    reclaim lines") from the Intel performance tests
      usb: xhci: apply XHCI_AVOID_BEI quirk to all Intel xHCI controllers
     "Two x86 Intel PMU constraint handling fixes"
      MAINTAINERS: Update Intel Wired Ethernet Driver info
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    For supporting Intel LBR branches filtering, Intel LBR sharing logic
    mechanism is introduced from commit b36817e88630 ("perf/x86: Add Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    In my defense, I can't find this documented in the AMD or Intel manual.
    MAINTAINERS: Update Intel Wired Ethernet Driver info
    Author: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: Intel Linux Wireless <ilw@linux.intel.com>
    usb: xhci: apply XHCI_AVOID_BEI quirk to all Intel xHCI controllers
    When a device with an isochronous endpoint is plugged into the Intel
    However, under Intel xHCI host controllers, if the event ring is full
    This patch is to apply XHCI_AVOID_BEI quirk to Intel xHC devices. And
    commit 69e848c2090a ("Intel xhci: Support EHCI/xHCI port switching.").
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
         which is necessary to handle Intel Haswell EP processors correctly
      kernel.  Nothing special, just driver fixes (mainly embedded Intel it
      ASoC: Intel: remove conflicts when load/unload multiple firmware images
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    "Intel Xeon Processor E5-1600 and E5-2600 v3 Product Families, Volume 2 of 2.
      xhci: Workaround for PME stuck issues in Intel xhci
    ASoC: Intel: remove conflicts when load/unload multiple firmware images
      ASoC: Intel: reset the DSP while suspending
      ASoC: Intel: save and restore the CSR register
      ASoC: Intel: update MMX ID to 3
    xhci: Workaround for PME stuck issues in Intel xhci
    The xhci in Intel Sunrisepoint and Cherryview platforms need a driver
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     "Misc fixes: EFI fixes, an Intel Quark fix, an asm fix and an FPU
    The commit 8bbc2a135b63 ("x86/intel/quark: Add Intel Quark
    platform support") introduced a minimal support of Intel Quark
    Fixes: 8bbc2a135b63 ("x86/intel/quark: Add Intel Quark platform support")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    12) Fix accidental removal of support for bluetooth in CSR based Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Enable Intel Powerclamp driver on Atom* Processor C2000 Product
    Intel Wired LAN Driver Updates 2015-02-26
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: d58cf5ff6500 (spi: dw-pci: describe Intel MID controllers better)
    Here's one important fix for the 4.0-rc series. Refactoring of Intel
    ASoC: Intel: reset the DSP while suspending
    ASoC: Intel: save and restore the CSR register
    ASoC: Intel: update MMX ID to 3
    Bluetooth: btusb: Fix issue with CSR based Intel Wireless controllers
    Older Wireless controllers from Intel used CSR chips to provide support
    The commit d0ac9eb72 (Bluetooth: btusb: Ignore unknown Intel devices
         SPI host controllers resets at startup on Intel BayTrail and
      Revert "ACPI / LPSS: Remove non-existing clock control from Intel Lynxpoint I2C"
      i2c: designware-pci: update Intel copyright line
      i2c: designware: Add Intel Baytrail PMIC I2C bus support
      ASoC: Intel: add SNDRV_PCM_INFO_DRAIN_TRIGGER flag
    Pull Intel Quark SoC support from Ingo Molnar:
     "This adds support for Intel Quark X1000 SoC boards, used in the low
      power 32-bit x86 Intel Galileo microcontroller board intended for the
      x86/intel/quark: Add Intel Quark platform support
      Revert "ACPI / LPSS: Remove non-existing clock control from Intel Lynxpoint I2C"
      thermal: Intel SoC DTS: Add Braswell support
    x86/intel/quark: Add Intel Quark platform support
    Add Intel Quark platform support. Quark needs to pull down all
    Intel's Quark X1000 SoC contains a set of registers called
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Revert "ACPI / LPSS: Remove non-existing clock control from Intel Lynxpoint I2C"
    from Intel Lynxpoint I2C") because it causes touchpad to not load on Dell
    i2c: designware-pci: update Intel copyright line
    ASoC: Intel: add SNDRV_PCM_INFO_DRAIN_TRIGGER flag
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ehci-pci: disable for Intel MID platforms (update)
      ehci-pci: disable for Intel MID platforms
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: set initial runtime PM status to active for ACPI-enumerated ADSP
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       An early consumer of this code is Intel's emerging NVMe hardware;
       - Break out the IO virtual address allocator from the Intel IOMMU so
         drivers for Intel HDMI/DP
       - More enhancements / fixes for Intel SST driver
      ASoC: Intel: Clean data after SST fw fetch
      ASoC: Intel: fix platform_no_drv_owner.cocci warnings
    ASoC: Intel: Clean data after SST fw fetch
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
         Subsystem) driver for Intel chips (Ken Xue).
       - New SFI-based cpufreq driver for Intel platforms using SFI
        - Add Wellsburg (X99) to Intel PCH root port ACS quirk (Alex Williamson)
      ACPI / LPSS: Remove non-existing clock control from Intel Lynxpoint I2C
    "Intel(R) 64 and IA-23 Architectures Software Developer's Manual".
     "Various Intel Atom SoC updates (mostly to enhance debuggability), plus
    Intel Wired LAN Driver Updates 2015-02-09
    3f:0e.0 System peripheral: Intel Corporation Xeon E5/Core i7 Processor Home Agent (rev 07)
    ASoC: Intel: fix platform_no_drv_owner.cocci warnings
    Intel Wired LAN Driver Updates 2015-02-05
    ASoC: Intel: sst: Fix firmware name size handling
    hold 32 byte. Since eg. commit 64b9c90b8600 ("ASoC: Intel: Fix BYTCR firmware
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5817
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5461
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5162
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5458
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4855
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5062
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5633
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5639
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5631
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3331
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3676
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5485
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5128
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5126
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5415
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3192
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5548
      ASoC: Intel: fix sst firmware path for cht-bsw-rt5672
      MAINTAINERS: ASoC: add maintainer for Intel BDW/HSW ASoC driver
      ASoC: Intel: Used lock version to update shim registers
      ASoC: rt5640: Add RT5642 ACPI ID for Intel Baytrail
    test on Intel VT-d (2M IOMMU pagesize support), this achieves about
    ASoC: Fix for Intel firmware name
    ASoC: Intel: fix sst firmware path for cht-bsw-rt5672
      I see fixes from Intel I'll forward the pull as I should have email"
    ASoC: Intel: fix sst firmware path
    ASoC: Intel: Add Cherrytrail & Braswell machine driver cht_bsw_rt5645
    Add machine driver for two Intel Cherryview-based platforms, Cherrytrail
    ASoC: Intel: add a status for runtime suspend/resume
     - Support for new Intel Bluetooth controllers
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: initial scalar variable ba
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ehci-pci: disable for Intel MID platforms (update)
    disable for Intel MID platforms).
    - MIPS IDs removed from the list since it was discovered and tested on Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Add support rt5645 in sst driver
    Intel Moorestown platform support was removed few years ago. This is a follow
    MAINTAINERS: ASoC: add maintainer for Intel BDW/HSW ASoC driver
    Adding myself as the Intel BDW/HSW ASoC driver maintainer.
    The Intel Snowfield Peak Bluetooth controllers use a strict scanning
    ehci-pci: disable for Intel MID platforms
    On some Intel MID platforms the ChipIdea USB controller is used. The EHCI PCI
    The Bluetooth controllers from Intel use a strict scanning filter
    And another thing, some of Intel's drivers seem to use skb->protocol where
    Add support for Freescale MMA9553L Intelligent Pedometer Platform.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     "Intel had a few more fixes lined up and no point me sitting on them,
    Bluetooth: btusb: Limit hardware error handling to Intel Snowfield Peak
    In general all Intel Bluetooth devices support retrieving of additional
    Intel specific error handling for Snowfield Peak and later devices.
      ASoC: Intel: Add NULL checks for the stream pointer
      ASoC: Intel: Don't change offset of block allocator during fixed allocate
    Bluetooth: btusb: Ignore unknown Intel devices with generic descriptor
    The Intel Bluetooth devices use the generic USB device/interface class
    users, just ignore unknown Intel Bluetooth devices.
    All the released Intel Bluetooth devices have an entry in the device
    thermal: Intel SoC DTS: Add Braswell support
    Added Intel Braswell CPU id for SOC DTS. Since this doesn't support
    Bluetooth: btusb: Provide hardware error handler for Intel devices
    The Intel Bluetooth controllers can provide an additional exception
    into functional state and then read the Intel exception info
    When loading the Intel firmware it can happen that the firmware loading
    Bluetooth: btusb: Add firmware loading for Intel Snowfield Peak devices
    The Intel Snowfield Peak devices do not come with Bluetooth firmware
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Airmont supports the same architectural and non-architectural
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: remove an unused struct member
    stmmac: Enable Intel Quark SoC X1000 Ethernet support
    Intel Quark SoC.
    The series has been tested on Intel Galileo board.
    stmmac: pci: add MSI support for Intel Quark X1000
    In Intel Quark SoC X1000, both of the Ethernet controllers support
    servicing in stmmac_pci for Intel Quark X1000.
    stmmac: pci: introduce Intel Quark X1000 runtime detection
    stmmac: pci: add support for Intel Quark X1000
    The Intel Quark SoC X1000 provides two 10/100 Mbps Ethernet MAC
      PCI: Add Wellsburg (X99) to Intel PCH root port ACS quirk
    ASoC: Intel: Used lock version to update shim registers
    The clock information is being kept in the custom register on Intel MID
    Fixes: d58cf5ff6500 (spi: dw-pci: describe Intel MID controllers better)
      hwmon: (i5500_temp) New driver for the Intel 5500/5520/X58 chipsets
    ASoC: rt5640: Add RT5642 ACPI ID for Intel Baytrail
    i2c: designware: Add Intel Baytrail PMIC I2C bus support
    hardware on select Intel BayTrail SoC platforms using the X-Powers AXP288 PMIC.
    Indeed, Intel SDM specifically states that for the RET instruction "In 64-bit
    Intel SDM says for CMPXCHG: "To simplify the interface to the processorâ€™s bus,
    Intel Wired LAN Driver Updates 2015-01-22
      embedded in the Intel 5500/5520/X58 chipsets.
      hwmon: (i5500_temp) New driver for the Intel 5500/5520/X58 chipsets
    hwmon: (i5500_temp) New driver for the Intel 5500/5520/X58 chipsets
    The Intel 5500, 5520 and X58 chipsets embed a digital thermal sensor.
    PCI: Add Wellsburg (X99) to Intel PCH root port ACS quirk
    Intel has confirmed that the Wellsburg chipset, while not reporting ACS,
    The Adaptec 3405 is actually an Intel 80333 I/O processor where the exposed
    Without this fix, booting a system with the Intel IOMMU enabled and an
    ACPI / LPSS: Remove non-existing clock control from Intel Lynxpoint I2C
    Intel Lynxpoint I2C does not have clock parameter register like SPI and UART
    With the Intel 82527EI (driver: e1000e) there is an issue when running
    mfd: lpc_sch: Enable WDT for Intel Quark X1000
    [   65.630364] Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS
      ahci: Remove Device ID for Intel Sunrise Point PCH
    the unnecssary dependency on the Intel IOMMU driver and move the
    Intel Wired LAN Driver Updates 2015-01-16
    two TPM chips such as 4th gen Intel systems.
    The Intel SDM, the AMD APM, and my laptop all agree that sysret
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       way newer Intel devices handle this
    gpio: sch: Add support for Intel Quark X1000 SoC
    Intel Quark X1000 provides a total of 16 GPIOs. The GPIOs are split between
    GPIO-SCH is the GPIO pins on legacy bridge for Intel Quark SoC.
    Intel Quark X1000 has 2 GPIOs powered by the core power well and 6 from
    all its call-backs into the Intel and AMD IOMMU drivers.
    [    0.385300] Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS BRIVTIN1.86B.0051.L05.1406240953 06/24/2014
    [    1.137620] pci 0000:00:1c.0: Intel PCH root port ACS workaround enabled
    [    1.157128] pci 0000:00:1c.7: Intel PCH root port ACS workaround enabled
    Of course AMD and Intel setup differs in nonsensical ways. Intels
    ASoC: Intel: initial stream_hw_id to invalid value
    Add the slot_width "25" support in the TDM mode for the Intel platform.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2015-01-13
       - Fix a problem that Intel SoC DTS thermal driver does not work when
      ACPI/int340x_thermal: enumerate INT3401 for Intel SoC DTS thermal driver
    ahci: Remove Device ID for Intel Sunrise Point PCH
    This patch removes a duplicate AHCI-mode SATA Device ID for the Intel Sunrise Point PCH.
      mmc: sdhci-pci: Add support for Intel SPT
    In some cases (e.g. Intel Bay Trail machines), the kernel will happily
    mmc: sdhci-pci: Add support for Intel SPT
    Add ACPI HID INT344D for an Intel SDIO host controller.
    ASoC: Intel: Split hsw_pcm_data for playback and capture
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Sanity test was done on my machine with Intel processor.
    Intel Wired LAN Driver Updates 2015-01-06
    of the descriptor should be truncated to 32-bit.  Citing Intel SDM 2.1.1.1
    According to Intel SDM: "If the ESP register is used as a base register for
    This patch improve checks required by Intel Software Developer Manual.
       - a domain structure leak fix in the Intel VT-d driver
    ASoC: Intel: Add stream direction for pcm-module map
    ASoC: Intel: Always enable DRAM block for FW dump
    spi: dw-pci: describe Intel MID controllers better
    There are more that one SPI controller on the Intel MID boards. This patch
    ASoC: Intel: Select RT5672 ASRC clock source on Cherrytrail and Braswell
    ASoC: Intel: Add NULL checks for the stream pointer
    ACPI/int340x_thermal: enumerate INT3401 for Intel SoC DTS thermal driver
    Intel SoC DTS thermal driver on Baytrail platform uses IRQ 86 for
    Intel SoC DTS thermal driver is built.
    for Intel MID devices.
    ASoC: Intel: Don't change offset of block allocator during fixed allocate
    ASoC: Intel: Delete an unnecessary check before the function call "release_firmware"
    ASoC: Intel: Delete an unnecessary check before the function call "sst_dma_free"
      specific fixes (Intel, dwc, rockchip, rt5677), in addition to typo
      ASoC: Intel: correct the fixed free block allocation
      ASoC: Intel: Fix BYTCR machine driver MODULE_ALIAS
      ASoC: Intel: Fix BYTCR firmware name
      ASoC: Intel: Add I2C dependency to two new machines
    Intel Wired LAN Driver Updates 2014-12-31
       - New CPU IDs of future Intel Xeon CPUs for the Intel RAPL power
     Hardware name: Intel Corp. VALLEYVIEW B3 PLATFORM/NOTEBOOK, BIOS MNW2CRB1.X64.0071.R30.1408131301 08/13/2014
     "Just a couple of fixes for the new Intel Skylake HD-audio support"
    ASoC: Intel: Store the entry_point read from FW file
    ASoC: Intel: correct the fixed free block allocation
    One new device support here, dwc3 now supports Intel's
    - Various people at Intel have done a lot more work than myself on the
    been implemented properly in the rcar-du driver and that the Intel
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    spi: pxa2xx: Add definition for Intel Quark DDS_RATE register
    Intel Quark DDS_RATE register is defined only in register access macro. Add
    ASoC: Intel: fix sparse non static symbol warnings
    usb: dwc3: pci: add support for Intel Sunrise Point PCH
    Add PCI IDs for Intel Sunrise Point PCH.
    ASoC: Intel: Fix BYTCR machine driver MODULE_ALIAS
    ASoC: Intel: Fix BYTCR firmware name
    ASoC: Intel: Add I2C dependency to two new machines
    ASoC: Intel: fix platform_no_drv_owner.cocci warnings
    ASoC: Intel: fix platform_no_drv_owner.cocci warnings
    Rename the device_control callback of the Intel PCH DMA driver to terminate_all
    Split the device_control callback of the Intel MID DMA driver to make use
    Enable Intel Powerclamp driver on Xeon cpu id 0x56, package C-state
    This adds the SFI based cpu freq driver for some of the Intel's
       - Intel Skylake HD-audio HDMI codec support,
       - Intel ACPI support, and
      ASoC: Intel: fix possible acpi enumeration panic
      ASoC: Intel: fix return value check in sst_acpi_probe()
    Fixes: d6d71ee4a14a "PM: Introduce Intel PowerClamp Driver"
    Some network cards (Intel) produce per-channel regdomains and rely on
      thermal: Intel SoC DTS: Don't do thermal zone update inside spin_lock
      Input: i8042 - do not try to load on Intel NUC D54250WYK
    period. Intel hardware doesn't support such things, but some other
    Exynos7 and Intel ACPI support plus a fix for register cache sync on the
    ASoC: Intel: fix possible acpi enumeration panic
    Cc: Intel GFX <intel-gfx@lists.freedesktop.org>
    ASoC: Intel: fix return value check in sst_acpi_probe()
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - DMAR device hotplug in the Intel VT-d driver.  It is now possible
    Add support for Freescale MMA9551L Intelligent Motion-Sensing Platform.
    The fourth patch adds support for coherent_rmb() to the Intel fm10k, igb,
      In the driver side, the biggest changes are the support for new Intel
       - Lots of updates for the newer Intel SoC support, including support
         Intel Quark X1000 and Samsung Exynos 7 controllers"
      spi: spi-pxa2xx: SPI support for Intel Quark X1000
      series.  Mainly new hardware support, with Intels new embedded SoC as
       - New driver for the Intel CherryView/Braswell pin controller, the
         first Intel pin controller to fully take advantage of the pin
       - Split out Intel pin controllers to their own subdirectory.
      pinctrl: Add Intel Cherryview/Braswell pin controller support
      Circuit) chips on the Intel Baytrail-T and Baytrail-T-CR platforms.
      Intel platforms should be able to handle power management of the DMA
         in Volume 3, section 14.4, of the Intel SDM in the intel_pstate
       - New Intel Broadwell-H ID for intel_pstate (Dirk Brandewie).
         by the PMIC chips on the Intel Baytrail-T and Baytrail-T-CR
       - Intel RAPL (Running Average Power Limit) power capping driver fixes
        Hardware name: Intel Corporation S2600CP/S2600CP, BIOS RMLSDP.86I.00.29.D696.1311111329 11/11/2013
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      x86, mpx: Add documentation on Intel MPX
    Intel SDM table 6-2 ("Priority Among Simultaneous Exceptions and Interrupts")
       - More prep patches for Intel PT, including a a thread stack and more
       - More Intel PT work, including a facility to export sample data
    Intel Wired LAN Driver Updates 2014-12-09
    kernel: [  255.139514] Hardware name: Intel RML,PCH/Ibis_QC_18, BIOS 1.0.10 05/15/2012
    thermal: Intel SoC DTS: Don't do thermal zone update inside spin_lock
    Hardware name: Intel Corp. VALLEYVIEW B3 PLATFORM/NOTEBOOK, BIOS BYTICRB1.86C.0092.R31.1408290850 08/29/2014
      mmc: sdhci-acpi: Add two host capabilities for Intel
    Intel Wired LAN Driver Updates 2014-12-06
    Update the Intel Ethernet drivers to use eth_skb_pad() and skb_put_padto
      x86: Add support for Intel HWP feature detection.
    interesting thing for most users is the Intel driver updates which will
     - Lots of updates for the newer Intel SoC support, including support
    Intel Wired LAN Driver Updates 2014-12-05
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    on Intel hardware are tied to a fixed CRTC, go ahead and set state->crtc
    Source: Intel Architecture Instruction Set Extensions Programming
    x2APIC has no registers for DFR and ICR2 (see Intel SDM 10.12.1.2 "x2APIC
    ALSA: hda - Define the DCAPS preset for the old Intel chipsets
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison<John.C.Harrison@Intel.com>
    Input: i8042 - do not try to load on Intel NUC D54250WYK
    The Intel NUC D54250WYK has no PS/2 controller, however the DSDT declares
    mmc: sdhci-acpi: Add two host capabilities for Intel
    Intel host controllers are capable of doing the bus
      In addition to UFS, there's a blacklist for the Intel Multi-Flex array
      scsi: add Intel Multi-Flex to scsi scan blacklist
    ASoC: Intel: Move capture PCM pin to PCM0 for Broadwell/Haswell
    ASoC: Intel: Correct the xmax volume
    ASoC: Intel: Remove useless loopback volume control for Broadwell
    spi: spi-pxa2xx: SPI support for Intel Quark X1000
    There are two SPI controllers exported by PCI subsystem for Intel Quark X1000.
    Intel Quark X1000.
    This piece of work is derived from Dan O'Donovan's initial work for Intel Quark
    ASoC: Intel: Fix stream volume set no effect issue on Broadwell
     "Misc fixes: two Intel uncore driver fixes, a CPU-hotplug fix and a
    ASoC: Intel: chv_platform_data can be static
    Intel Wired LAN Driver Updates 2014-11-20
    Intel.  First updates the driver to clear the status bits on allocation
    ASoC: Intel: add support for Cherrytrail and Braswell in SST driver
    ASoC: Intel: Add Cherrytrail & Braswell machine driver cht_bsw_rt5672
    Add machine driver for two Intel Cherryview-based platforms, Cherrytrail and
    ASoC: Intel: byt_rvp_platform_data can be static
    scsi: add Intel Multi-Flex to scsi scan blacklist
    Intel Multi-Flex LUNs choke on REPORT SUPPORTED OPERATION CODES
    order as we should have been.  On Intel, this is all just
                                                   -- Intel SDM Volume 3B
    ASoC: Intel: add BYTCR machine driver with RT5640
    To reference Intel SDM 5.5 ("Privilege Levels"): "Privilege levels are checked
    MONITOR. Apparetnly, the Intel SDM description that led to this patch is
    ASoC: Intel: cleanup runtime_pm initialization
    Intel Wired LAN Driver Updates 2014-11-18
    in each IRQ enable/status registers. On Intel platforms it is more
    customized PMIC for Intel platform and the amount of shared IRQs are
    Intel: 0  1  2  3  4  5  6  7      0  1  2  3  4  5  6  7
    According to Intel VT-d specification, _DSM method to support DMAR
    On Intel platforms, an IO Hub (PCI/PCIe host bridge) may contain DMAR
    bridge hotplug on Intel platforms.
    According to Section 8.8 "Remapping Hardware Unit Hot Plug" in "Intel
    http://www.asrock.com/mb/Intel/Z87E-ITX/?cat=Download&os=All
    x86, mpx: Add documentation on Intel MPX
    information about Intel MPX.
    According to Intel SDM extension, MPX configuration and status registers
    ASoC: Intel: add missing ACPI device table
    Intel audio devices enumerated from ACPI.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ahci: Add Device IDs for Intel Sunrise Point PCH
    ASoC: Intel: mrfld- add ACPI module
    ASoC: rt5670 : Add ACPI match ID for Intel CHT/BSW platforms
    So on Intel CherryTrail/Braswell platforms, the codec can be enumerated from
    The Intel drivers were pretty much just using the plain vanilla GFP flags
    x86: Add support for Intel HWP feature detection.
    is reproduced on some HP laptops based on Intel Bay Trail [1] as well as on
    This patch uses the per CPU model functions to handle the differences. Intel
    Intel Wired LAN Driver Updates 2014-11-11
      - Intel Sandy Bridge - Thermal Management Controller [8086:0103];
      - Intel Xeon E5 v3/Core i7 Power Control Unit [8086:2fc0];
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Intel SDM 25.4.2 says "If CALL or JMP accesses a TSS descriptor directly
    Although Intel SDM mentions bit 63 is reserved, MOV to CR3 can have bit 63 set.
    As Intel SDM states in section 4.10.4 "Invalidation of TLBs and
    According to Intel SDM push of segment selectors is done in the following
    destination. This is the reverse of the usual Intel convention in which the
    Real-mode exceptions do not deliver error code. As can be seen in Intel SDM
     - More prep patches for Intel PT, including a a thread stack and
    This has been tested on Intel Galileo board with recent net-next tree.
    ASoC: Intel: mrfld - remove non static definition
    According to Intel Vt-d specs(Feb 2011, Revision 1.3), Chapter 9.1 and 9.2,
    ASoC: Intel: mrfld - add shim save restore
    ASoC: Intel: mrfld - create separate module for pci part
    ASoC: Intel: mrfld - remove unnecessary check for pointer
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    ASoC: Intel: Fix build with CONFIG_SLEEP enabled.
    ASoC: Intel: Fix the driver data not set issue
    pinctrl: Add Intel Cherryview/Braswell pin controller support
    This driver supports the pin/GPIO controllers found in newer Intel SoCs
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      pinctrl: baytrail: show output gpio state correctly on Intel Baytrail
    Intel Wired LAN Driver Updates 2014-11-03
    ASoC: Intel: Correct a macro for FW message
    Adding ACPI ID used on newer Intel SoCs.
    KVM: x86: Enable Intel AVX-512 for guest
    Expose Intel AVX-512 feature bits to guest. Also add checks for
    should be generated even if CPL>0. This is according to Intel SDM Table 6-2:
    This is according to Intel SDM 5.6.1 ("Accessing Data in Code Segments").
      processors, and Intel 64 processors.
    Intel's formulation could mean that it isn't even zeroed, but current
    As Intel SDM says: "In 64-bit mode, the effective address components are added
    Intel SDM 17.2.4 (Debug Control Register (DR7)) says: "The processor clears the
    KVM does not deliver x2APIC broadcast messages with physical mode.  Intel SDM
    In addition, the local-apic enables cluster mode broadcast. As Intel SDM
    ASoC: Intel: fix missing mutex
      x86: Don't enable F00F workaround on Intel Quark processors
    ASoC: Intel: Add jack detection for Broadwell
    ASoC: Intel: more probe modularization for sst
    ASoC: Intel: modularize driver probe and remove
    ASoC: Intel: move the driver context allocation to routine
    ASoC: Intel: move the lock and wq initialization to routine
    ASoC: Intel: move the driver wq init to a routine
    ASoC: Intel: mfld-pcm: Fix to Store device context in sst_data
    ASoC: Intel: sst - add compressed ops handling
    ASoC: Intel: use correct firmware name
    ASoC: Intel: sst: load firmware using async callback
    ASoC: Intel: use lock when changing SST state.
    ASoC: Intel: sst: add runtime power management handling
    ASoC: Intel: mrfld: Fix runtime pm calls in sst_open_pcm_stream
    Intel Wired LAN Driver Updates 2014-10-30
    ASoC: Intel: Work around to fix HW D3 potential crash issue
      ASoC: Intel: HSW/BDW only support S16 and S24 formats.
    ASoC: Intel: fix build with runtime PM disabled.
    ASoC: Intel: Add debug output when boot fails.
    Hardware name: Intel Corporation W2600CR/W2600CR, BIOS SE5C600.86B.99.99.x028.061320111235 06/13/2011
    ASoC: Intel: Fix block is enabled multiple times issue
     - More Intel PT work, including a facility to export sample data (comms,
    ASoC: Intel: Add PM support to HSW/BDW PCM driver
    ASoC: Intel: Add PM support to HSW/BDW IPC driver
    ASoC: Intel: Add PM support to the HSW/BDW DSP core.
    ASoC: Intel: Add generic support for DSP wake, sleep and stall
    ASoC: Intel: dw_pdata can be static
    Intel PT decoding works by synthesizing events (primarily branch events)
    Add an index of the event identifiers, in preparation for Intel PT.
    Intel PT decodes trace information on that basis.  In full-trace mode, that
    information can be recorded when the Intel PT trace is read, but in
    sample-mode the Intel PT trace data is embedded in a sample and it is in
    Intel PT sampling is used by calling perf_event__synthesize_id_index().
    ASoC: Intel: Add dependency on DesignWare DMA controller
    There's also a boot crash on Intel E5-1630 v3 CPUs reported for another
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    MAINTAINERS: Add entry for Intel pin controller drivers
    Add MAINTAINERS entry for Intel pin controller drivers. I will be
    pinctrl: Move Intel Baytrail pinctrl driver under intel directory
    We are going to have more pinctrl drivers for Intel hardware so separate
    Intel MID platforms has no legacy interrupts, so no IRQ descriptors
    x86: Don't enable F00F workaround on Intel Quark processors
    The Intel Quark processor is a part of family 5, but does not have the
    ASoC: Intel: Make ADSP memory block allocation more generic
    ASoC: Intel: update scratch allocator to use generic block allocator
    ASoC: Intel: Add call to calculate offsets internally within the DSP.
    ASoC: Intel: Add runtime module support.
    ASoC: Intel: Add DMA firmware loading support
    Two DMA engines are supported, DesignWare and Intel MID.
    ASoC: Intel: Add runtime module lookup API call
    ASoC: Intel: Provide streams with dynamic module information
    pinctrl: baytrail: show output gpio state correctly on Intel Baytrail
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: mrfld: Define sst_res_info for acpi
    ASoC: Intel: mrfld - Define ipc_info structure
    ASoC: Intel: mrfld: Replace pci_id with unique device id
    ahci: Add Device IDs for Intel Sunrise Point PCH
    This patch adds the AHCI-mode SATA Device IDs for the Intel Sunrise Point PCH.
    We also have a new PCI ID for Intel Braswell platform so they can use
    Intel Wired LAN Driver Updates 2014-10-23
        Hardware name: Intel Corporation S2600CP/S2600CP, BIOS RMLSDP.86I.00.29.D696.1311111329 11/11/2013
    written to certain MSRs. The behavior is "almost" identical for AMD and Intel
    non-canonical address is written on Intel but not on AMD (which ignores the top
    Intel and AMD.  To eliminate the differences between the architecutres, the
    Some references from Intel and AMD manuals:
    According to Intel SDM description of WRMSR instruction #GP is expected on
     "Intel, nouveau, radeon and qxl.
    As result, functionfs does not work on Intel platforms using dwc3 driver
      pwm: lpss: Add ACPI and PCI IDs for Intel Braswell
    usb: dwc3: pci: Add PCI ID for Intel Braswell
    ASoC: Intel: Add new dependency for Haswell machine
    ASoC: Intel: Add new dependency for Broadwell machine
    ASoC: Intel: sst: Add makefile and kconfig changes
    ASoC: Intel: sst: Add some helper functions
    ASoC: Intel: sst: add stream operations
    ASoC: Intel: sst: Add IPC handling
    ASoC: Intel: sst - add pcm ops handling
    ASoC: Intel: mrfld - Add DSP load and management
    ASoC: Intel: mrfld - add the dsp sst driver
    ASoC: Intel: mrfld: fix semicolon.cocci warnings
    ASoC: Intel: Make HSW/BDW pointer debug verbose
    ASoC: Intel: Add 4 channel support to DSP.
    ASoC: Intel: Add TDM support to HSW/BDW SSP port
    ASoC: Intel: mrfld: add the DSP mixers
    ASoC: Intel: mfld-pcm: add FE and BE ops
    ASoC: Intel: mrfld: add the DSP DAPM widgets
    ASoC: Intel: mrfld: add DSP core controls
    ASoC: Intel: mrfld: add the gain controls
      i2c: i801: Add Device IDs for Intel Sunrise Point PCH
      a new Intel HD-audio controller"
      ALSA: hda_intel: Add Device IDs for Intel Sunrise Point PCH
    Intel Wired LAN Driver Updates 2014-10-16
    ASoC: Intel: HSW/BDW only support S16 and S24 formats.
    i2c: i801: Add Device IDs for Intel Sunrise Point PCH
    This patch adds the I2C/SMBus Device IDs for the Intel Sunrise Point PCH.
    ALSA: hda_intel: Add Device IDs for Intel Sunrise Point PCH
    This patch adds the HD Audio Device IDs for the Intel Sunrise Point PCH.
      - Add support for Intel Braswell in lpc_ich
      - Add support for Intel 9 Series PCH in lpc_ich
      - Add support for Intel Quark ILB in lpc_sch"
     Hardware name: Intel Corporation S2600CP/S2600CP, BIOS RMLSDP.86I.00.29.D696.1311111329 11/11/2013
       - fix and update Intel Quark [Galileo] SoC platform support
       - Optimized support for Intel "Cluster-on-Die" (CoD) topologies (Dave
       - Enhance Intel memory events support (Stephane Eranian)
       - Refactor the Intel uncore driver to be more maintainable (Zheng
       - Enhance and fix Intel CPU and uncore PMU drivers (Peter Zijlstra,
       - Don't truncate Intel style addresses in 'annotate' (Alex Converse)
       - Intel PT prep work, from Adrian Hunter, including:
    Hardware name: Intel Corporation W2600CR/W2600CR, BIOS SE5C600.86B.99.99.x028.061320111235 06/13/2011
       - sdhci: Add support for Intel Braswell
      mmc: sdhci-pci: Set SDHCI_QUIRK2_STOP_WITH_TC for Intel BYT host controllers
      mmc: sdhci-acpi: Set SDHCI_QUIRK2_STOP_WITH_TC for Intel host controllers
       - Real system support for the Intel drivers and a bunch of fixes and
      ASoC: Intel: byt-rt5640: fix coccinelle warnings
      Move Intel SNB device ids from sb_edac to pci_ids.h
    Results are from a quad core Intel E3-1270 V2@3.50GHz box with bnx2x 10G card.
    applications, in networking (Intel DPDK, EZchip NPS) and with the advent
         adding support for 133MHz I2C source clock on Intel Baytrail to it
        - Add ACS quirk for Intel 10G NICs (Alex Williamson)
      10) Add driver for Intel FM10000 Ethernet Switch, from Alexander
      Update Intel Ethernet Driver maintainers list
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Move Intel SNB device ids from sb_edac to pci_ids.h
    Intel IA32 SDM Table 15-14 defines channel 0xf as 'not specified', but
     - Real system support for the Intel drivers and a bunch of fixes and
         improvements (including improved Windows support on Intel and
    Intel processors which don't report cache information via cpuid(2)
    report this data. For Intel that callback is is intel_size_cache().
    of intel_size_cache() on Intel processors which currently no code
    See Intel Quark Core DevMan_001.pdf section 6.4.11
       - Lots of enhancements to the Designware driver to support new Intel
    Update Intel Ethernet Driver maintainers list
    I will no longer be working for Intel as of today.  As such I am removing
    customized AXP288 PMIC for Intel Baytrail-CR platforms. GPADC device
    X-Powers AXP288 is a customized PMIC for Intel Baytrail-CR platforms. Similar
    driver needs an input source clock, and this is not an Intel LPSS device
     - Real system support for the Intel drivers and a bunch of fixes and
        ignored on Intel processors and causes reserved bit page faults on
    ASoC: Intel: byt-rt5640: fix coccinelle warnings
    Intel Wired LAN Driver Updates 2014-10-02
    Hardware name: Intel Corporation W2600CR/W2600CR, BIOS SE5C600.86B.99.99.x028.061320111235 06/13/2011
    mmc: sdhci-pci: Set SDHCI_QUIRK2_STOP_WITH_TC for Intel BYT host controllers
    Add quirk SDHCI_QUIRK2_STOP_WITH_TC for Intel BYT host controllers.
    mmc: sdhci-acpi: Set SDHCI_QUIRK2_STOP_WITH_TC for Intel host controllers
    Add quirk SDHCI_QUIRK2_STOP_WITH_TC for Intel host controllers.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: byt-rt5640: Set card as fully routed
    ASoC: Intel: byt-rt5640: Add quirk for Dell Venue 8 Pro tablet
    Convert two more Intel NIC drivers to dev_consume_skb_any() to help
    For the Intel e1000e driver, the same change was applied in 2008 with
      PCI: Add ACS quirk for Intel 10G NICs
    ASoC: Intel: byt-rt5640: Enable DMIC interface for default DAPM route
    PCI: Add ACS quirk for Intel 10G NICs
    Intel has verified there is no peer-to-peer between functions for the below
    Generalize the Solarflare quirk and add these Intel 10G NICs.
    ASoC: Intel: byt-rt5640: Add quirk for Asus T100
    ASoC: Intel: byt-rt5640: Remove IN2N pin from DAPM route table
    [   73.420837] Hardware name: Intel Corporation SandyBridge Platform/LosLunas CRB, BIOS ASNBCPT1.86C.0075.P00.1106281639 06/28/2011
    ASoC: Intel: byt-max98090: Set card as fully routed
    Intel Wired LAN Driver Updates 2014-09-23
    interface.  The Intel FM10000 Ethernet Switch is a 48-port Ethernet switch
    places to clear key memory when it's freed and Intel claims copyright
    the copyright lines by adding Intel Corp. to them.
    mfd: lpc_sch: Add support for Intel Quark X1000
    Intel Quark X1000 SoC supports IRQ based GPIO. This patch will
    pci_ids: Add support for Intel Quark ILB
    This patch adds the PCI id for Intel Quark ILB.
    mfd: lpc_ich: Add Device IDs for Intel 9 Series PCH
    This patch adds the LPC Device IDs for the Intel 9 Series PCH.
    mfd: lpc_ich: Add PCI ID for Intel Braswell
    ASoC: Intel: mfld-pcm: add control for powering up/down dsp
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested on an Intel Xeon server with 48 cores, Ivybridge and on
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Both these Intel and AMD systems break an assumption which is
    Intel mode is dependent on BIOS options and I do not know of a
            Hardware name: Intel Corporation S2600WTT/S2600WTT, BIOS GRNDSDP1.86B.0036.R05.1407140519 07/14/2014
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    reserved bits which were not according to Intel SDM.  However, residue was left
    set and the D-bit clear." - Intel SDM "Interrupt 13â€”General Protection
    Put the code to check present of the Intel bug from parport_EPP_supported
    For controllers with errata like Intel CF118, we previously waited for a
    Some newer Intel SoCs, like Braswell already have more than 256 GPIOs
    for newer Intel SoCs like Braswell. In order to support GPIO controllers
    But, like Intel Quark X1000 SOC, which has a single PCI function exporting
    fm10k: Add skeletal frame for Intel(R) FM10000 Ethernet Switch Host Interface Driver
    fm10k driver which supports the Intel(R) FM10000 Ethernet Switch Host
    Intel Wired LAN Driver Updates 2014-09-18
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    spi/pxa2xx-pci: Add support for Intel Braswell
    example, when the Intel PT PMU is added, it will be possible to specify:
    Decoding an Intel PT trace of the kernel requires an accurate kernel
    Intel PT trace data would not contain TSC packets, and the decoder would
    ASoC: Intel: mrfld: Use snd_soc_dai_get_drvdata to derive drv data
    ASoC: Intel: mrfld: add bytes control for modules
    ASoC: Intel: mfld-pcm: don't call trigger ops to DSP for internal streams
    Hardware name: Intel Corporation W2600CR/W2600CR, BIOS SE5C600.86B.99.99.x028.061320111235 06/13/2011
    Added following branding Strings for Intel custom HBAs support.
    Intel(R) Integrated RAID Module RMS3JC080       0x1000          0x0097          0x8086                  0x3521
    Intel(R) RAID Controller RS3GC008               0x1000          0x0097          0x8086                  0x3522
    Intel(R) RAID Controller RS3FC044               0x1000          0x0097          0x8086                  0x3523
    Intel(R) RAID Controller RS3UC080               0x1000          0x0097          0x8086                  0x3524
    places to clear key memory when it's freed and Intel claims copyright
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2014-09-12
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      serial: 8250_dw: Add ACPI ID for Intel Braswell
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3467
    The original motivation for these patches was for an Intel CPU
    serial: 8250_pci: Add PCI IDs for Intel Braswell
    Add new PCI IDs to cover newer Intel SoCs such as Braswell.
    like Intel Bay Trail. In order to support such systems, we explicitly bind
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Due to HW issue, SDHCI host controller on Intel
    mmc: sdhci-pci: enable runtime pm for Intel Merrifield platform
    Enable runtime pm support on Intel Merrifield platform.
    [    2.197370]  Intel Corporation Medfield/iCDKB
    mmc: sdhci: Add PCI IDs for Intel Braswell
    The new split Intel uncore driver code that recently went
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    serial: 8250_dw: Add ACPI ID for Intel Braswell
    Another new ACPI identifier for the 8250 dw bindings to cover newer Intel
    with limited LE buffers (e.g. both Intel and Broadcom seem to have this
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ata_piix: Add Device IDs for Intel 9 Series PCH
      ahci: Add Device IDs for Intel 9 Series PCH
       - New Intel Haswell CPU ID for the RAPL driver from Jason Baron.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2014-09-06
    Intel Wired LAN Driver Updates 2014-09-04
    cfg80211: add Intel Mobile Communications copyright
    mac80211: add Intel Mobile Communications copyright
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [  992.956915] Hardware name: Intel Corporation S2600CO/S2600CO, BIOS SE5C600.86B.02.03.0003.041920141333 04/19/2014
    iwlwifi: add Intel Mobile Communications copyright
    drm/i915: Add "Intel Corporation" as module author
    Intel to the list.
    Cc: John Harrison <John.C.Harrison@Intel.com>
    page table entries.  Intel ignores it; AMD ignores it in PDEs, but reserves it
    struct kvm_vcpu_arch (mmio_gfn). On Intel EPT-enabled hosts, KVM sets
    (3) Guest attempts to read or write to gpa X again. On Intel, this
    Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
    iwlwifi: Remove module build requirement for Intel Wireless WiFi
      spi/pxa2xx: Add ACPI ID for Intel Braswell
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1330
     - New Intel Braswell device ID for the ACPI LPSS (Low-Power Subsystem)
     - New Intel Braswell CPU ID for intel_pstate from Mika Westerberg
      ACPI / LPSS: Add ACPI IDs for Intel Braswell
      usb: pch_udc: usb gadget device support for Intel Quark X1000
    Intel Wired LAN Driver Updates 2014-08-27
    ata_piix: Add Device IDs for Intel 9 Series PCH
    This patch adds the IDE mode SATA Device IDs for the Intel 9 Series PCH.
    ahci: Add Device IDs for Intel 9 Series PCH
    This patch adds the AHCI mode SATA Device IDs for the Intel 9 Series PCH.
      ACPI / LPSS: Add ACPI IDs for Intel Braswell
    This is pretty much the same as Intel Baytrail, only the CPU ID is
    log with its "Intel pstate controlling ..." message for each CPU.
    through MSR's on other Intel architectures. While selecting IOSF_MBI is
    ACPI / LPSS: Add ACPI IDs for Intel Braswell
    Enable more identifiers for the existing devices for Intel Braswell and
    Which breaks the boot on Intel MID platforms such as Medfield:
     "Intel and radeon fixes.
    The most interesting part is the addition of Intel Quark X1000 support
      * More Intel PT prep stuff, including:
    side since it seems no one from outside Intel is using it for now.
    pwm: lpss: Add ACPI and PCI IDs for Intel Braswell
      ASoC: Intel: Restore Baytrail ADSP streams only when ADSP was in reset
      ASoC: Intel: Wait Baytrail ADSP boot at resume_early stage
      ASoC: Intel: Merge Baytrail ADSP suspend_noirq into suspend_late
      ASoC: Intel: Update Baytrail ADSP firmware name
      i2c: i801: Add PCI ID for Intel Braswell
    spi/pxa2xx: Add ACPI ID for Intel Braswell
    usb: pch_udc: usb gadget device support for Intel Quark X1000
    This patch is to enable the USB gadget device for Intel Quark X1000
    the integrated Intel xhci controller on a Haswell laptop:
    00:14.0 USB controller [0c03]: Intel Corporation 8 Series USB xHCI HC [8086:9c31] (rev 04)
    i2c: i801: Add PCI ID for Intel Braswell
    Intel SDM 10.5.4.1 says "When the timer generates an interrupt, it disarms
    Intel CLTS), but never from common code; hence, there's no need for
      * Don't truncate Intel style addresses in 'annotate'. (Alex Converse)
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5476
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5389
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5456
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5290
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5291
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5289
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4984
    Intel Wired LAN Driver Updates 2014-08-15
    ASoC: Intel: add mrfld DSP defines
    ASoC: Intel: mfld-pcm: Change sst_ops prototypes to take dev parameter
    ASoC: Intel: mfld-pcm: Use function instead of ioctl
    ASoC: Intel: Fix to use byte control interface
     "Two Intel-platform-specific updates to intel_idle, and a cosmetic
    Power efficiency improves on Baytrail (Intel Atom Processor E3000)
    perf annotate: Don't truncate Intel style addresses
     - Lots of updates and fixes, especially to the DaVinci, Intel,
    [   80.785688] Hardware name: Intel Corporation S2600CO/S2600CO, BIOS SE5C600.86B.02.03.0003.041920141333 04/19/2014
       - sdhci-pci: Add support for Intel Quark X1000
    Intel Wired LAN Driver Updates 2014-08-12
      The testing in tip, Linux-next and inside of Intel on various machines
    When doing a system-wide trace with Intel PT, the jump label set up as a
    causes an Intel PT decoding error because the object code (obtained from
    perf/x86/intel: Update Intel models
    Fix missing include in Intel i40e driver. Without this include linux next
    ASoC: Intel: Restore Baytrail ADSP streams only when ADSP was in reset
    ASoC: Intel: Wait Baytrail ADSP boot at resume_early stage
    ASoC: Intel: Merge Baytrail ADSP suspend_noirq into suspend_late
      i2c: i801: Add device ID for Intel Wildcat Point PCH
       - use the gpiolib irqchip helpers for the ST SPEAr and Intel Baytrail
       - new driver for Intel PMICs (generic) and specifically Crystal Cove
    Unlike other Intel LPSS devices, the PWM does not have the
       - Intel Braswell support
       - Lots of updates and fixes, especially to the DaVinci, Intel,
      ALSA: hda - add PCI IDs for Intel Braswell
      ASoC: Intel: update stream only on stream IPC msgs
    x86-64 Intel Core2 Q8400, system memory 4GB, Ubuntu 12.04,
    ASoC: Intel: Update Baytrail ADSP firmware name
    ("fw_sst_0f28: Add firmware for Intel Baytrail SST DSP").
       - preparations for hotplug support in the Intel IOMMU driver
            Hardware name: Intel Corporation Shark Bay Client platform/WhiteTip Mountain 1, BIOS HSWLPTU1.86C.0119.R00.1303230105 03/23/2013
       - Intel SOC driver updates, by Aubrey Li.
      x86/platform: New Intel Atom SOC power management controller driver
       - Various fixes and prep work related to supporting Intel PT (Adrian
       - More prep work to support Intel PT: (Adrian Hunter)
    Intel did some benchmarking on our network throughput when Linux on Hyper-V
    Based on experimentation Intel did, they say there was some improvement in throughput
     - Intel QAT crypto driver
       - One new edac driver for Intel E3-12xx DRAM controllers.
        - Add DMA alias quirk for Intel 82801 bridge (Alex Williamson)
      PCI: Add bridge DMA alias quirk for Intel 82801 bridge
     - Lots of updates and fixes, especially to the DaVinci, Intel,
    ALSA: hda - add PCI IDs for Intel Braswell
    Add HD Audio Device PCI ID for the Intel Braswell platform.
    It is an HDA Intel PCH controller.
    Reported-by: Intel QA Team.
    Intel Wired LAN Driver Updates
    Intel XL710 adapters. This patch is limited to only new FCoE
       - fixing a preemption issue in the Intel iwmmxt code.
    The "ii_pci20kc" module is a comedi driver for Intelligent Instruments
    ASoC: Intel: update stream only on stream IPC msgs
    ASoC: Intel: Don't issue ipc when processing response
    ASoC: Intel: Delete message when IPC timeout occurs
    ASoC: Intel: Add dependency to DW_DMAC for BDW platform
    ASoC: Intel: mfld-pcm: Allocate platform data
    ASoC: Intel: mfld-pcm: Fix to use correct sst_data pointer
    This has been run through Intel's LKP tests across a wide range
    ASoC: Intel: Check ops before we derefference pointers.
    ASoC: Intel: Add debug to set DX state
    ASoC: Intel: Add notification trace for reset.
    ASoC: Intel: Add macros for SST shim register bits.
    ASoC: Intel: Fix naming of HMDC register macros.
    Intel Wired LAN Driver Updates 2014-07-25
    According to the Intel SDM vol 3A (order code 253668-051US, June 2014),
    Up to 2002/2003, Intel used an "old format" for the microcode update
    hunt down an old copy of the Intel SDM to validate this through its
    Sometime in 2002/2003 (AFAICT, for the Prescott processors), Intel
    that the microcode container is in the old format, is because Intel
    ever since, as Intel seems to set all reserved fields to zero on the
     o More prep work to support Intel PT: (Adrian Hunter)
    x86/platform: New Intel Atom SOC power management controller driver
    Intel Wired LAN Driver Updates 2014-07-24
     Hardware name: Intel Corporation S2600CO/S2600CO, BIOS SE5C600.86B.02.02.0002.122320131210 12/23/2013
    E.g: Intel PT decoding uses sched_switch events to determine which task
    is running on which cpu.  The Intel PT data comes straight from the
    Intel PT decoding walks the object code to reconstruct the trace.  A
    Haswell and newer Intel CPUs have support for RTM, and in that case DR6.RTM is
    platforms with Intel CPUs.
    For example: on Intel i7-3770 @ 3.4GHz the policy->cpuinfo.min_freq = 1600000
    of load without and with this patch. On Intel i7-3770 @ 3.40GHz:
    Tested on Intel i7-3770 CPU @ 3.40GHz and on ARM quad core 1500MHz Krait
    Benchmarks on Intel i7 shows a performance improvement on low and medium
    According to Intel 64 and IA-32 Architectures SDM, Volume 3,
     "Intel fixes came in late, but since I debugged one of them I'll send
      o Various fixes and prep work related to supporting Intel PT (Adrian Hunter)
    i2c: i801: Add device ID for Intel Wildcat Point PCH
    Intel_swap_events extension.
    Intel Wired LAN Driver Updates 2014-07-16
    ASoC: Intel: Add Broadwell Machine support
    ASoC: Intel: Update FW version readback
     "Tooling fixes and an Intel PMU driver fixlet"
      Intel ISA PCIC probe: Ricoh RF5C296/396 ISA-to-PCMCIA at port 0x3e0 ofs 0x00, 2 sockets
      ALSA: hda - Revert stream assignment order for Intel controllers
    When the initialization of Intel HDMI controller fails due to missing
    ASoC: Intel: mfld: add generic parameter interface
    ASoC: Intel: mfld: add dsp error codes
    ASoC: Intel: add sst shim register start-end variables
    ASoC: Intel: Start with all memory banks disabled
    ASoC: Intel: Use a table for ADSP SRAM shift
    ASoC: Intel: Merge wild cat point ADSP DRAM regions
    ASoC: Intel: Add dummy read for SRAM block enable
    ASoC: Intel: Cleanup HSW pcm format support
    ALSA: hda - Revert stream assignment order for Intel controllers
    machine with Intel controller (8086:1e20) + VIA VT1802 codec, the
    the stream assignment order, and follow the old behavior for Intel
    USB: ehci-pci: USB host controller support for Intel Quark X1000
    The EHCI packet buffer in/out threshold is programmable for Intel Quark X1000
    Intel Atom E600 series processors. As such, its drivers are only
    mmc: sdhci-pci: SDIO host controller support for Intel Quark X1000
    This patch is to enable SDIO host controller for Intel Quark X1000.
    function to do this common work.  Model this function in the Intel
      PCI: Add bridge DMA alias quirk for Intel 82801 bridge
    (e.g. Intel and Broadcom) but some do not (e.g. CSR). It's therefore
    Intel Wired LAN Driver Updates 2014-07-02
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    The NVIDIA Tegra 3 based Apalis T30 module contains an Intel i210 resp.
    Tested with the Intel NUC DN2820FYK,
    Bluetooth: Ignore isochronous endpoints for Intel USB bootloader
    The isochronous endpoints are not valid when the Intel Bluetooth
    Bluetooth: Handle Intel USB bootloader with buggy interrupt
    The interrupt interface for the Intel USB bootloader devices is only
    Bluetooth: Add support for Intel bootloader devices
    Intel Bluetooth devices that boot up in bootloader mode can not
    S:  Manufacturer=Intel(R) Corporation
    S:  Product=Intel(R) Wilkins Peak 2x2
    PCI: Add bridge DMA alias quirk for Intel 82801 bridge
    Bluetooth: Set HCI_QUIRK_INVALID_BADDR for Intel USB default address
    When the Intel USB controller has a default address, then set the quirk
    Add a driver for the E3-1200 series of Intel DRAM controllers, based on
    calls. According to the Intel datasheet for the E3-1200 processor:
    Bluetooth: Check for default address of Intel USB controllers
    Some Intel Bluetooth controllers come with a default address. If this
    Bluetooth: Add public address configration for Intel USB devices
    For the Intel based USB devices add support for configuration of
    I noticed this behavior on systems with Ivy Bridge processors: Intel
    Xeon CPU E5-2630 v2 and Intel Xeon CPU E7-8890 v2. On both systems,
    this bit is set. Although I read Intel System Programmer's Manual to
    Intel Wired LAN Driver Updates 2014-07-01
     NIC: Intel ixgbe/82599 chip
    Intel Wired LAN Driver Updates 2014-06-26
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4006
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5221
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4800
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5073
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4852
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4582
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5116
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4937
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4913
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4023
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4924
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3333
    For Intel Haswell/Broadwell display HD-A controller, the 24MHz HD-A link BCLK
    Intel specific fields, as Takashi suggested.
    Intel Wired LAN Driver Updates 2014-06-24
    conformance with operational characteristics of other Intel SR-IOV
    xhci_bus_suspend needs to clear all root port wake on bits. Otherwise some Intel
    ASoC: Intel: byt-max98090: Do not change speaker and DMIC with jack state
    ASoC: Intel: byt-max98090: Do not enable MAX98090 microphone detection
    ASoC: Intel: byt-max98090: Fix jack type in order to report correctly
    ASoC: Intel: byt-max98090: Do not report SND_JACK_LINEIN
    ASoC: Intel: byt-max98090: Fix mic detect GPIO polarity
    ASoC: Intel: byt-max98090: Move MICBIAS widget to supply of Headset Mic
    ASoC: Intel: use common stream allocation method for compressed stream
    ASoC: Intel: add mrfld pipelines
    ASoC: Intel: mfld-pcm: modularize stream allocation code
    ASoC: Intel: add the mrfld fw IPC definations
    Intel Wired LAN Driver Updates 2014-06-20
    Some Intel MID platforms assumes identity mapping between GSI and IRQ,
    Some platforms, such as Intel MID and mshypv, do not support legacy
    Intel CE4100 platforms has i8259 legacy interrupt controllers, so don't
    Intel CE4100 platforms need IOAPIC support becasue some devices are
    ASoc: Intel: mfld-pcm: report pcm delay
    ASoC: Intel: mfld-pcm rename period callback arg
    ASoC: Intel: mfld_pcm: move stream handling to dai_ops
    ASoC: Intel: byt-rt5640: Enable headset mic bias voltage
    ASoC: Intel: Show Baytrail SST DSP firmware details during init
    Intel Optimized IPSEC Cryptograhpic library. For additional information,
    Intel Optimized IPSEC Cryptographic library. When both AES and AVX features
    Intel Core i5-4570:
    crypto: qat - Intel(R) QAT DH895xcc accelerator
    crypto: qat - Intel(R) QAT accelengine part of fw loader
    crypto: qat - Intel(R) QAT ucode part of fw loader
    crypto: qat - Intel(R) QAT crypto interface
    crypto: qat - Intel(R) QAT FW interface
    crypto: qat - Intel(R) QAT transport code
    crypto: qat - Intel(R) QAT driver framework
    This patch adds a common infractructure that will be used by all Intel(R)
      included in Intel SoCs, mvebu cpuidle driver fix related to sysfs)
    This is clearly stated in Intel's CMOVcc documentation.  The solution is to
    Recent Intel CPUs have 10 variable range MTRRs. Since operating systems
    This switches the Intel MID GPIO driver over to using the gpiolib
      slow speeds on Intel hardware"
    The ptp_pch driver is for a companion chip to the Intel Atom E600
    Thinkpad R61 with an Intel hotplug controller.  The controller probably has
    the Intel CF118 erratum, which means it doesn't report Command Completed
    For controllers with errata like Intel CF118, we previously timed out
    events for some commands but not others.  In the case of Intel CF118 (see
    gpio: Add support for Intel Crystal Cove PMIC
    Devices based on Intel SoC products such as Baytrail have a Power
    Also adds Intel SoC PMIC support to the build files.
    This patch provides the common I2C driver code for Intel SoC PMICs.
    On Intel Baytrail, some I2C host controllers are held in reset when the OS
    The NVIDIA Tegra 3 based Apalis T30 module contains an Intel i210 or
    Any comment containing "current Intel hardware supports" quickly
       - Intel HDMI audio fixes for Broadwell and Haswell / ValleyView
         Intel SoCs like Bay Trail.  From: Srinivas Pandruvada.
      thermal: Intel SoC DTS thermal
      Support is added for the Broadcom Kona family of SoCs and the Intel
    Intel Wired LAN Driver Updates 2014-06-11
    drm/i915: Intel-specific primary plane handling (v8)
    Intel hardware allows the primary plane to be disabled independently of
     - Provide an Intel-specific set of primary plane formats
    Intel Wired LAN Driver Updates 2014-06-09
       - addition of the Intel MID watchdog
      watchdog: add Intel MID watchdog driver support
    This patch adds platform code for Intel Merrifield.
    watchdog: add Intel MID watchdog driver support
    Add initial Intel MID watchdog driver support.
    This driver is an initial implementation of generic Intel MID watchdog
    driver. Currently it supports Intel Merrifield platform.
    Intel Wired LAN Driver Updates 2014-06-08
    Intel Wired LAN Driver Updates 2014-06-06
    in the i40e driver like all the other Intel Ethernet drivers.
    other Intel Ethernet drivers.
    events like Intel BTS) it is necessary to identify whether the process
    Intel Wired LAN Driver Updates 2014-06-05
    Based on ext4 and using the Intel VM scalability test
    size.  for example, Intel Nehalem later system will have memory range [0,
    Intel Wired LAN Driver Updates
       - More updates and fixes to the Freescale SSI, Intel and rsnd drivers
       - Intel RAPL (Running Average Power Limit) driver updates from Jacob
     "IOSF (Intel OnChip System Fabric) updates:
         because the x86 Intel uncore module wasn't ready in time for this)"
       - Intel BayTrail updates from Jin Yao, Mika Westerberg.
    - More updates and fixes to the Freescale SSI, Intel and rsnd drivers.
    These are based on Intel x86 CPU. So we can add a dependency on
        - Add Intel Patsburg (X79) root port ACS quirk (Alex Williamson)
        - Add new ID for Intel GPU "spurious interrupt" quirk (Thomas Jarosch)
    Intel Haswell has the same I2C host controller than Baytrail and it can
    example on Asus T100, an Intel Baytrail based tablet/laptop.
    ASoC: Intel: byt-rt5640: Use card PM ops from core
    ASoC: Intel: Use devm_snd_soc_register_card
    ASoC: Intel: remove duplicate headers
    ASoC: Intel: Clear stored Baytrail DSP DMA pointer before stream start
    ASoC: Intel: byt/hsw: Add missing kthread_stop to error/cleanup path
    ASoC: Intel: Add Baytrail byt-max98090 machine driver
     Hardware name: Intel Corporation S2600CP/S2600CP, BIOS SE5C600.86B.99.99.x036.091920111209 09/19/2011
    Intel Wired LAN Driver Updates
    IB/qib: Additional Intel branding changes
    as it will not be present on all platforms such as Intel
    desktops and laptops using Intel-MID.
    Intel chipsets.  Add a dev_flag bit to identify devices to be handled as
    from Intel EHCI to xHCI controller. If tried the USB2 port will be left
    "Intel xhci: refactor EHCI/xHCI port switching"
     "Just two small stable fixes: an HD-audio fix for the new Intel
      ALSA: hda - Fix onboard audio on Intel H97/Z97 chipsets
    Intel Wired LAN Driver Updates
    xhci: Switch only Intel Lynx Point-LP ports to EHCI on shutdown.
    Patch "xhci: Switch Intel Lynx Point ports to EHCI on shutdown."
    the extended config space.  For Intel NICs, this alias often seems to
    The pch_uart driver is for a companion chip to the Intel Atom E600
    The pch_phub driver is for a companion chip to the Intel Atom E600
    ASoC: Intel: avoid format string leak to thread name
    To seed up suspend and resume of devices included into Intel SoCs
    Intel Wired LAN Driver Updates
    The gpio-pch driver is for a companion chip to the Intel Atom E600
    ALSA: hda - Fix onboard audio on Intel H97/Z97 chipsets
    The recent Intel H97/Z97 chipsets need the similar setups like other
    Intel chipsets for snooping, etc.  Especially without snooping, the
    Intel Wired LAN Driver Updates
    value in the STAR MSR, but force CPL=3 (Intel instead forces
    access to the device, though it currently works on Intel hardware.
    The i2c-eg20t driver is for a companion chip to the Intel Atom E600
    The pch_dma driver is for a companion chip to the Intel Atom E600
    ASoC: Intel fixes for v3.15
    Haswell/Baytrail drivers from Intel.  It's a bit larger than is good for
      ahci: disable DEVSLP for Intel Valleyview
      are for the new Intel DSP ASoC drivers, so the impact must be fairly
      ASoC: Intel: Fix Baytrail SST DSP firmware loading
      ASoC: Intel: Fix block offset calculations.
      ASoC: Intel: Fix check for pdata usage before dereference.
      ASoC: Intel: Fix stream position pointer.
      ASoC: Intel: Fix allow hw_params to be called more than once.
      ASoC: Intel: Fix Audio DSP usage when IOMMU is enabled.
      ASoC: Intel: Fix Haswell/Broadwell DSP page table creation.
      ASoC: Intel: Fix allocated block list usage when adding blocks.
    Most of the code is re-used from the Intel/PCI HDA driver.  It brings
    Intel fixes for regressions, black screens and hangs, for 3.15.
    ASoC: Intel: Fix pcm stream context restore crash
      Hardware name: Intel Corporation Montevina platform/To be filled by O.E.M., BIOS AMVACRB1.86C.0066.B00.0805070703 05/07/2008
    The pch_can driver is for a companion chip to the Intel Atom E600
    The pch_gbe driver is for a companion chip to the Intel Atom E600
    The spi-topcliff-pch driver is for a companion chip to the Intel Atom
    ASoC: Intel: remove codec memeber from codec structs
    ASoC: Intel: add drain_notify support
    This patch adds the support to implement drain_notify in Intels mfld driver
    ASoC: Intel: Revert "rename pcm dias to media dai"
    ASoC: Intel: Fix simultaneous Baytrail SST capture and playback
    ("ASoC: Intel: Only export one Baytrail DAI") leading to non-working
    thermal: Intel SoC DTS thermal
    In the Intel SoCs like Bay Trail, there are 2 additional digital temperature
    This is a port to ARMv8 (Crypto Extensions) of the Intel implementation of the
    optional PMULL/PMULL2 instruction (polynomial multiply long, what Intel call
    ASoC: Intel: Only export one Baytrail DAI
    ASoC: Intel: Make Baytrail PCM data per stream rather than per DAI device
    ASoC: Intel fixes for v3.15
    Haswell/Baytrail drivers from Intel.  It's a bit larger than is good for
    unlikely path.  Microbenchmarks on Intel and AMD x86-64 showed that
    ASoC: Intel: Fix Baytrail SST DSP firmware loading
    Commit 10df350977b1 ("ASoC: Intel: Fix Audio DSP usage when IOMMU is
    ASoC: Intel: Use ACPI device for Baytrail PCM buffer allocation
    ("ASoC: Intel: Fix Audio DSP usage when IOMMU is enabled.") by using only
    ASoC: Intel: Allow byt-5640 machine driver and SST core go to suspend
    ASoC: Intel: Add Baytrail suspend/resume support
    ASoC: Intel: Allow Rx/Tx message list can be cleared prior to suspend
    ASoC: Intel: Move Baytrail extended fw address saving to sst_byt_boot()
    ASoC: Intel: Pass stream start position to sst_byt_stream_start()
    ASoC: Intel: Simplify Baytrail stream control IPC construction
    ASoC: Intel: Sample Baytrail DSP DMA pointer only after each period
    ASoC: Intel: Build Medfield compressed ops
    Since commit 4b68b4e1c564 (ASoC: Intel: split the pcm and compress to
    ASoC: Intel: rename pcm dias to media dai
    ASoC: Intel: remove unused sst-mfld platform dais
    ASoC: Intel: split the pcm and compress to different files
    ASoC: Intel: mark sst_set_stream_status as non static
    ASoc: Intel: rename sst-mfld-platform.c
    ASoC: Intel: remove FSF snail mail address
    ASoC: Intel: move component registration blob
    ASoC: Intel: Add support to unload/reload firmware modules.
    ASoC: Intel: Fix block offset calculations.
    The Intel 64 and IA-32 Architectures Software Developer's Manual says
    Intel Wired LAN Driver Updates
    Erratum is #23 in Intel 6 Series Chipset and Intel C200 Series Chipset
    ASoC: Intel: Fix check for pdata usage before dereference.
    drm/i915:Add the VCS2 switch in Intel_ring_setup_status_page
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
       - A recently added PNP quirk related to Intel chipsets intorduced a
    ASoC: Intel: Fix stream position pointer.
    ASoC: Intel: Fix allow hw_params to be called more than once.
    ASoC: Intel: Fix Audio DSP usage when IOMMU is enabled.
    The Intel IOMMU requires that the ACPI device is used to allocate all
    ASoC: Intel: Fix Haswell/Broadwell DSP page table creation.
    ASoC: Intel: Fix allocated block list usage when adding blocks.
    ASoC: Intel: Fix block allocation so we only allocate blocks once.
     "Mostly tooling fixes, plus an Intel RAPL PMU driver fix"
    Tjmax on some Intel CPUs is below 85 degrees C. One known example is
    Tjmax of 70 or 80 degrees C. Also, the Intel IA32 System Programming
    a wierd regression on Intel G33 that in a stunning display of failure
    In 64-bit code, such instructions are treated differently by Intel
    and AMD CPUs: Intel ignores the prefix altogether,
      ASoC: Intel: Fix audio crash due to negative address offset
      ASoC: Intel: Fix incorrect sizeof() in sst_hsw_stream_get_volume()
      ASoC: Intel: some incorrect sizeof() usages
      PCI: Add Patsburg (X79) to Intel PCH root port ACS quirk
      PCI: Add new ID for Intel GPU "spurious interrupt" quirk
    relevent to Intel devices, so we could use "#if defined(CONFIG_X86) &&
    Fixes: cb171f7abb9a (PNP: Work around BIOS defects in Intel MCH area reporting)
    PCI: Add new ID for Intel GPU "spurious interrupt" quirk
    Add this PCI ID to the quirk table.  Probably all other Intel GPU PCI IDs
    See f67fd55fa96f ("PCI: Add quirk for still enabled interrupts on Intel
    Intel Wired LAN Driver Updates
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4619
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4563
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4388
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4711
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3868
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4199
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4847
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4558
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4863
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4799
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4257
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4588
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4199
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4780
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3059
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3254
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4624
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4624
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3338
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4627
      xhci: Switch Intel Lynx Point ports to EHCI on shutdown.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4388
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4704
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4639
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4689
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4522
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4357
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2424
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4413
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4597
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4269
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4386
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4590
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3680
       - Workaround for BIOSes that don't report the entire Intel MCH area
      PNP: Work around BIOS defects in Intel MCH area reporting
    Intel Wired LAN Driver Updates
      PNP: Work around BIOS defects in Intel MCH area reporting
    xhci: Switch Intel Lynx Point ports to EHCI on shutdown.
    Pointer commands on Intel LynxPoint xHCs (resulting in an endpoint that
    Revert "Bluetooth: Enable autosuspend for Intel Bluetooth device"
    Enabling autosuspend for Intel Bluetooth devices has been shown to not
    causes random packet loss on Intel PCH C_CAN hardware.
    I really wonder why all user manuals (C_CAN, Intel PCH and some more)
    ahci: disable DEVSLP for Intel Valleyview
    On Intel Valleyview SoC, SATA device sleep is not reliable. When
    ASoC: Intel: Cancel hsw_notification_work before freeing the stream
    PNP: Work around BIOS defects in Intel MCH area reporting
    Work around BIOSes that don't report the entire Intel MCH area.
    The Intel perf event uncore driver tripped over this when it claimed the
    Intel Wired LAN Driver Updates
    According to Intel specifications, PAE and non-PAE does not have any reserved
    ASoC: Intel: Fix audio crash due to race condition in stream deletion
    Intel Wired LAN Driver Updates
    ASoC: Intel: Fix audio crash due to negative address offset
    According to Intel specifications, only general purpose registers and segment
    Intel Wired LAN Driver Updates
       - an Intel uncore PMU driver potential crash fix
    ASoC: Intel: Fix incorrect sizeof() in sst_hsw_stream_get_volume()
    ASoC: Intel: some incorrect sizeof() usages
    export perf_assign_events to allow building perf Intel uncore driver
    Export __hrtimer_start_range_ns() to allow building perf Intel uncore
    00:1f.2 SATA controller: Intel Corporation 82801JI (ICH10 Family) SATA
      x86/gpu: Fix sign extension issue in Intel graphics stolen memory quirks
     "Tooling fixes, plus a simple hardware-enablement patch for the Intel
      perf/x86: Enable DRAM RAPL support on Intel Haswell
    Intel Atom E600 series processors. As such, its drivers are only
    The friendly Intel kbuild test robot reported:
    00:1f.2 SATA controller: Intel Corporation 82801JI (ICH10 Family) SATA AHCI Controller
    [   10.261572] iTCO_wdt: Intel TCO WatchDog Timer Driver v1.11
    Some fixes from Intel.
    ASoC: Intel: Fix a self assignment in sst_mem_block_alloc_scratch()
    ASoC: Intel: Fix incorrect sizeof() in sst_hsw_stream_get_volume()
    PCI: Add Patsburg (X79) to Intel PCH root port ACS quirk
    Intel has updated Red Hat bz1037684 to note that X79 PCH root ports also
    specifically identified by Intel:
    Cc: Yang Zhang <yang.z.zhang@Intel.com>
    x86/gpu: Fix sign extension issue in Intel graphics stolen memory quirks
    Intel Wired LAN Driver Updates
    Intel HCA and indeed will corrupt memory
       - Intel BayTrail support for intel_idle and ACPI idle from Len Brown.
       - Intel CPU model 54 (Atom N2000 series) support for intel_idle from
       - intel_idle fix for Intel Ivy Town residency targets from Len Brown.
       - turbostat updates (Intel Broadwell support and output cleanups)
      What is left is proper memory handling for Intel GPUs, and a change to
      x86/gpu: Print the Intel graphics stolen memory range
      x86/gpu: Add Intel graphics stolen memory quirk for gen2 platforms
      x86/gpu: Add vfunc for Intel graphics stolen memory base address
    Intel test builder caught a few instances that should test if kzalloc failed to
      mmc: sdhci-acpi: Intel SDIO has broken card detect
    cleaning up a git failure with merging the Intel branch (combined with
     - DPCM support for Intel Haswell and Bay Trail platforms.
    mmc: sdhci-acpi: Intel SDIO has broken card detect
    Intel SDIO has broken card detect so add a quirk to reflect that.
      MAINTAINERS: update Intel C600 SAS driver maintainers
    MAINTAINERS: update Intel C600 SAS driver maintainers
      mfd: lpc_ich: Add support for Intel Bay Trail SoC
      Intel Low Power Subsystem.
      pwm: add support for Intel Low Power Subsystem PWM
      will be showing up in Intel Broadwell CPU's"
      Intel MPX.  There's also a fix/workaround for OS X guests, nested
    perf/x86: Enable DRAM RAPL support on Intel Haswell
    available from the Intel website for confirmation.
    Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>
      refactors.  There are a few new drivers, most notably, the Intel
       - A couple of Intel HDMI fixes
       - DPCM support for Intel Haswell and Bay Trail platforms, lots of
    The Intel DDX uses these to implement scanline waits in the X server.
    [   63.664869] Hardware name: Intel Corporation Shark Bay Client
       - Intel RAPL (Running Average Power Limits) driver cleanups from
            [1] "Pentium Processor Family Developer's Manual", Intel Corporation,
                and Programming Manual", Intel Corporation, 1995, order number
    pwm: add support for Intel Low Power Subsystem PWM
    Add support for Intel Low Power I/O subsystem PWM controllers found on
    Intel BayTrail SoC.
    Intel Wired LAN Driver Updates
       - Intel CPU hardware-enablement: new vector instructions support
      x86, Intel: Convert to the new bit access MSR accessors
        Intel Corporation 7 Series/C210 Series Chipset Family
    This patch adds support for the GPIO buttons on some Intel Bay Trail
    Intel Wired LAN Driver Updates
    just avoid calling the function at all if there aren't an Intel IOMMU
    cleaning up a git failure with merging the Intel branch (combined with
     - DPCM support for Intel Haswell and Bay Trail platforms.
    Intel Wired LAN Driver Updates
    cleaning up a git failure with merging the Intel branch (combined with
     - DPCM support for Intel Haswell and Bay Trail platforms.
    cleaning up a git failure with merging the Intel branch (combined with
     - DPCM support for Intel Haswell and Bay Trail platforms.
    I've been working on USB for seven years at Intel, and it's time for a
    change of pace.  I'm pleased to announce that I'll be joining the Intel
    Intel Wired LAN Driver Updates
      ACPI / LPSS: Add Intel BayTrail ACPI mode PWM
    ALSA: hda - verify pin:cvt connection on preparing a stream for Intel HDMI codec
    This is a temporary fix for some Intel HDMI codecs to avoid no sound output for
    Intel Wired LAN Driver Updates
    Upcoming Intel silicon adds a new RDSEED instruction, which is similar
    engine in the CPU without hundreds of Intel engineers knowing about
    Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>
    mfd: lpc_ich: Add support for Intel Bay Trail SoC
    the Intel Bay Trail Atom SoC.
    gpio: ich: Add support for Intel Avoton
      - Caching output levels (see Intel external design spec, table 48-29)
    mfd: lpc_ich: Add support for Intel Avoton GPIOs
    Backmerge to help out Intel guys.
    Intel Wired LAN Driver Updates
    consistent and to align with other Intel drivers.
    not load/store-latency on Intel systems.
    x86, Intel: Convert to the new bit access MSR accessors
    Intel Wired LAN Driver Updates
    cleaning up a git failure with merging the Intel branch (combined with
     - DPCM support for Intel Haswell and Bay Trail platforms.
     - DPCM support for Intel Haswell and Bay Trail platforms.
    ASoC: Intel: don't select RT5640 if !I2C
    The rt5640 driver won't compile without I2C enabled. Hence, the Intel
     - DPCM support for Intel Haswell and Bay Trail platforms.
    On Intel BayTrail, there was case whereby the resulting fast mode
    On certain motherboards (mainly Intel NUC series) bios keeps the
    actually succeeding on Intel NUC platforms.
    occurs with Intel BT controller where fallback is not attempted as the error
    the preemption will resolve tick rate errata on older Intel CPUs.
    All the I2C controllers on Intel BayTrail LPSS subsystem able
    i2c: i801: enable Intel BayTrail SMBUS
    Add Device ID of Intel BayTrail SMBus Controller.
    Intel Baytrail I2C controllers can be enumerated from PCI as well as from
    The Intel BayTrail HSUART power-on default reference clock is 44.2368 MHz,
    Intel Wired LAN Driver Updates
       devices from Intel
    Intel Wired LAN Driver Updates
    ASoC: Intel: Clean up indentation for Haswell machine driver/Kconfig
    ASoC: Intel: Use .dai_fmt for setting Haswell BE format.
    ASoC: Intel: Check Haswell IPC process_reply/notification return value.
    The patch 22981243589c: "ASoC: Intel: Add Haswell/Broadwell IPC" from
    Lan Tianyu (Intel) & Jinhyuk Choi (Broadcom) found an issue where the
    Fixes: f7d01fd6754c ('ASoC: Intel: Add Intel Baytrail SST DSP IPC support')
    written by an Intel employee (including Daniel post-2010).
    Notice how the TRB address is all zeros. I've seen this both on Intel
    This fixes TR dequeue validation failing on Intel XHCI controllers with the
    Nec XHCI controllers don't seem to care, but without this Intel XHCI
    Current Intel DMAR/IOMMU driver assumes that all PCI devices associated
    Current Intel IOMMU driver only matches a PCIe root port with the first
    [    6.834252] Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS BRIVTIN1.86B.0047.R00.1402050741 02/05/2014
    [   14.694176] Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.99.99.x059.091020121352 09/10/2012
    [   14.837562] Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.99.99.x059.091020121352 09/10/2012
    [   14.982020] Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.99.99.x059.091020121352 09/10/2012
    [    6.815122] Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS BRIVTIN1.86B.0047.R00.1402050741 02/05/2014
    [  164.356468] Hardware name: Intel Corp. VALLEYVIEW B0 PLATFORM/NOTEBOOK, BIOS BYTICRB1.X64.0062.R70.1310112051 10/11/2013
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3618
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3698
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4509
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2744
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4336
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4253
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4454
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4194
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3544
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2613
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4078
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3832
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4405
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3240
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3240
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3240
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4429
      In particular, nested virtualization on Intel is broken in 3.13 and
    reduce power consumption by about 0.25 W (personally confirmed on Intel
    announced in the document "Intel Architecture Instruction Set Extensions
    Intel Wired LAN Driver Updates
    MAINTAINERS: Intel nic drivers
    involved with the domain over its lifetime.  For instance, the Intel
    ASoC: Intel: Baytrail: Fix implicit declaration of function 'memcpy_fromio'
    ASoC: Intel: byt-rt5640: Use init time DAI format
    ASoC: Intel: byt-rt5640: Update internal mic and speaker kcontrol names
    Fixes: 22981243589c ('ASoC: Intel: Add Haswell/Broadwell IPC')
    Fixes: 22981243589c ('ASoC: Intel: Add Haswell/Broadwell IPC')
    ASoC: Intel: sst-firmware: missing curly braces (harmless)
    ASoC: Intel: sst-acpi: Fix Oops in case of missing firmware
    I swear I tested missing firmware in commit e5161d7987f1 ("ASoC: Intel:
    Unfortunately same wasn't done in commit 6dda27cbbd1d ("ASoC: Intel:
    KVM: x86: Enable Intel MPX for guest
    Subject: [PATCH v5 3/3] KVM: x86: Enable Intel MPX for guest
    This patch enable Intel MPX feature to guest.
    Tested on an Intel S7000FC4UR system with a 7300 chipset.
    ASoC: Intel: Add build support for Baytrail SST
    ASoC: Intel: Add Baytrail SST and byt-rt5640 machine driver probing
    ASoC: Intel: Add machine driver for Baytrail SST with RT5640 codec
    ASoC: Intel: Add Intel Baytrail SST PCM platform driver
    the ALSA SoC layer and uses Intel Baytrail SST DSP IPC for DSP control.
    ASoC: Intel: Add Intel Baytrail SST DSP IPC support
    ASoC: Intel: Add Intel Baytrail SST DSP support
    ASoC: Intel: Add Baytrail SST ID and Baytrail specific register bits
    KVM: x86: Intel MPX vmx and msr handle
    Subject: [PATCH v5 1/3] KVM: x86: Intel MPX vmx and msr handle
    This patch handle vmx and msr of Intel MPX feature.
    ASoC: Intel: Add Haswell Machine support
    ASoC: Intel: Add build support for Haswell ADSP
    ASoC: Intel: Add trace support for Haswell/Broadwell SST IPC messages.
    ASoC: Intel: Add Haswell and Broadwell PCM platform driver
    ASoC: Intel: Add Haswell/Broadwell IPC
    ASoC: Intel: Add support for Haswell/Broadwell DSP
    The current code simply assumes Intel Arch PerfMon v2+ to have
    This patch adds a new uncore PMU for Intel SNB/IVB/HSW client
    This patch adds the PCI ids for the Intel SandyBridge,
      ASoC: rt5640: Add ACPI ID for Intel Baytrail
    Intel Wired LAN Driver Updates
    On a system with four Intel processors, it generates too many messages
    including the Intel Atom Processor Z36xxx and Z37xxx Series.
    ASoC: Intel: Fix build for sst-dsp.c on PPC architecture
    ASoC: Intel: sst-acpi: Add support for multiple machine drivers per platform
    Intel Baytrail is based on Silvermont core so MSR_FSB_FREQ[2:0] == 0 means
    ASoC: Intel: Fix sparse warnings for firmware loader
    ASoC: Intel: sst-acpi: Request firmware before SST platform driver probing
    ASoC: Intel: Move extended fw base and size fields in struct sst_pdata
    ASoC: Intel: Rename SST trace event header to be less generic.
    The Intel audio DSP SST trace event header has been renamed from sst.h
    ASoC: Intel: Add GFP_KERNEL flag to firmware DMA buffer.
    ACPI / LPSS: Add Intel BayTrail ACPI mode PWM
    Intel BayTrail LPSS consists of two PWM controllers which can
    platform device objects to be created for Intel BayTrail PWM
    option in the Intel Baytrail BIOS, the EHCI device is handed off to the OS
    ASoC: Intel: Add build support for Intel SST DSP core.
    This adds kernel build support for Intel SST core audio.
    ASoC: Intel: Add trace support for generic SST IPC messages.
    ASoC: Intel: Add Intel SST audio DSP Firmware loader.
    Provide services for Intel SST drivers to load SST modular firmware.
    ASoC: Intel: Add common SST driver loader on ACPI systems
    ASoC: Intel: Add Intel SST audio DSP low level shim driver.
    Add support for Intel Smart Sound Technology (SST) audio DSPs.
    for Intel audio DSPs. These files make up  the low level part of the SST
    audio driver stack and will be used by many Intel SST cores like
      PCI: Enable quirks for PCIe ACS on Intel PCH root ports
    option in the Intel Baytrail BIOS, the EHCI device is handed off to the OS
    Intel Wired LAN Driver Updates
    [  209.688937] Hardware name: Intel Corporation Shark Bay Client platform/WhiteTip Mountain 1, BIOS HSWLPTU1.86C.0133.R00.1309172123 09/17/2013
    ASoC: Intel: Add a mfld prefix to Intel SST drivers.
    In order to differentiate the different Intel SST audio core drivers we
    PCI: Enable quirks for PCIe ACS on Intel PCH root ports
    Many of the currently available Intel PCH-based root ports do not provide
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4209
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4054
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3669
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3228
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3807
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1480
    dma: dw: add a PCI ID for Intel Haswell SoC
      Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.01.08.0003.022620131521 02/26/2013
      Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.01.08.0003.022620131521 02/26/2013
      Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.01.08.0003.022620131521 02/26/2013
    x86/gpu: Print the Intel graphics stolen memory range
    x86/gpu: Add Intel graphics stolen memory quirk for gen2 platforms
    x86/gpu: Add vfunc for Intel graphics stolen memory base address
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1715
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2062
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3155
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1606
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3283
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3486
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3486
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3587
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3587
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4360
    ASoC: rt5640: Add ACPI ID for Intel Baytrail
    Realtek RT5640 uses ACPI ID "10EC5640" for Intel Baytrail platforms.
    microcode with Intel microcode blobs in order to see what happens. What
    Forcing Intel driver fixes the problem so add this machine the ACPI
    However, this apparently broke some Intel systems, and commit
    Cc: Yang Zhang <yang.z.zhang@Intel.com>
       - various fixes to generic IOMMU code and the Intel IOMMU driver
      mtd: nand: add Intel manufacturer ID
      mmc: sdhci-pci: add broken HS200 quirk for Intel Merrifield
    Ivybridge   4 threads:  Intel(R) Core(TM) i3-3240 CPU @ 3.40GHz
    Ivybridge   8 threads:  Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
    towice"). The problem was reported by Intel's "0-day" tool.
    values, and it only sets lpm_capable to one for Intel host controllers
    Current Intel SOC cores use a MailBox Interface (MBI) to provide access to unit
      x86, cpufeature: Define the Intel MPX feature flag
    Pull Intel SoC changes from Ingo Molnar:
     "Improved Intel SoC platform support"
      x86, tsc: Add static (MSR) TSC calibration on Intel Atom SoCs
      arch: x86: New MailBox support driver for Intel SOC's
    Pull Intel MID updates from Ingo Molnar:
     "This tree improves Intel MID (Mobile Internet Device) platform
    mtd: nand: add Intel manufacturer ID
    Add the Intel manufacturer Id.
    Tested with Intel JS29F32G08ACMD1(4096 + 224) which is ONFI 2.0 compliant
       - Add Intel RAPL energy counter support (Stephane Eranian)
    The actual data lives in the Intel download center, and that ought to also
    Intel Wired LAN Driver Updates
    Intel Wired LAN Driver Updates
    already established in the other Intel drivers.
    interfaces using Intel XL710 adapter firmware APIs.
    Intel XL710 series of adapters support QoS as per the
    On Intel XL710 adapters DCBX is performed by the adapter
    Intel Wired LAN Driver Updates
    Intel Wired LAN Driver Updates
    This commit unifies support for SW and HW (Intel) overclocking solutions
    Intel Wired LAN Driver Updates
    When Intel MID finds a match between SFI table from FW and registered
    x86, tsc: Add static (MSR) TSC calibration on Intel Atom SoCs
    See Intel 64 and IA-32 System Programming Guid section 16.12 and 30.11.5
    [  246.044451] Hardware name: Intel Corporation S4600LH ........../SVRBD-ROW_T, BIOS SE5C600.86B.01.08.0003.022620131521 02/26/2013
    Cc: Yang Zhang <yang.z.zhang@Intel.com>
    Intel Wired LAN Driver Updates
    We want to support all Intel MID (Mobile Internet Device) platforms
    In order make the driver more portable and support other Intel MID
    Intel Wired LAN Driver Updates
    Some Intel CPUs do not set the 'valid' bit in IA32_THERM_STATUS if the
    Intel's turbostat code uses only 7 bits from MSR_IA32_TEMPERATURE_TARGET to
    Intel Wired LAN Driver Updates, ixgbe: Add LER support
    Intel Wired LAN Driver Updates
    Intel(c) 64 and IA-32 Architectures Software Developer's Manual,
    This caused some strange booting lockup issues on an Intel G33
    mmc: sdhci-pci: add broken HS200 quirk for Intel Merrifield
    [   53.850150] Hardware name: Intel Corporation Merrifield/SALT BAY,
    Newer Intel PCHs with LPSS have the same SDHCI controller than Haswell but
    Cc: Yang Zhang <yang.z.zhang@Intel.com>
    Cc: janet.morgan@Intel.com
    Cc: tony.luck@Intel.com
    perf/x86/intel: Add Intel RAPL PP1 energy counter support
    This patch adds support for the Intel RAPL energy counter
    Intel Wired LAN Driver Updates
            - Two Intel E100 Fast Ethernets
    Intel Wired LAN Driver Updates
    [  204.269993] Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS BRIVTIN1.86B.0047.L09.1312061514 12/06/2013
    Clean up most sparse warnings in Intel DMA and interrupt remapping
    [    8.981556] Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.99.99.x059.091020121352 09/10/2012
    [   13.352474] Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T,                                               BIOS SE5C600.86B.99.99.x059.091020121352 09/10/2012
    [   13.129367] Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.99.99.x059.091020121352 09/10/2012
    In Intel IOMMU driver, it calculate page table level from adjusted guest
    This patch enhances Intel IOMMU driver to correctly handle 64bit agaw.
    This patch adds the device ID for Intel Broadwell display HD-Audio controller,
    arch: x86: New MailBox support driver for Intel SOC's
    Current Intel SOC cores use a MailBox Interface (MBI) to provide access to
    According to Table C-1 of Intel SDM 3C, a VM exit happens on an I/O instruction when
    Intel Wired LAN Driver Updates
    Intel Xeon W3565 and one i7 920 connected by ixgbe adapters. The results are
    (cpu is Intel(R) Xeon(R) CPU X5660  @ 2.80GHz)
    Per the Intel 915G/915GV/... Chipset spec (document number 301467-005),
    Per the Intel 915G/915GV/... Chipset spec (document number 301467-005),
    Per the Intel 915G/915GV/... Chipset spec (document number 301467-005),
    Currently Intel interrupt remapping drivers uses the "present" flag bit
    [   89.237411] Hardware name: Intel Corporation 2012 Client Platform/Emerald Lake 2, BIOS ACRVMBY1.86C.0078.P00.1201161002 01/16/2012
    Intel Wired LAN Driver Updates
    Intel Wired LAN Driver Updates
    The Intel P-state driver is currently undocumented. Add some
    Intel Wired LAN Driver Updates
    The Intel Software Developer’s Manual covers few more TLB
      Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS BRIVTIIN1.86B.0044.L09.1311181644 11/18/2013
    Intel Wired LAN Driver Updates
    the Intel Ethernet Controller XL710 family.
    This is the driver for the Intel(R) XL710 X710 Virtual Function.
    Intel P-state driver initializing.
    Intel pstate controlling: cpu 0
     - Intel Valley View device ID and energy unit encoding update for the
       (recently added) Intel RAPL (Running Average Power Limit) driver from
     - Intel Bay Trail SoC GPIO and ACPI device IDs for the Low Power
    This patch adds support for RAPL on Intel ValleyView based SoC
    should provide even better speedup for future Intel x86_64 cpus.
    Intel Wired LAN Driver Updates
    This caused Intel NHM-EX and WSM-EX servers to experience a large number
    Intel Wired LAN Driver Updates
    Intel Wired LAN Driver Updates
    (measured with rdtsc over maximum length flow keys on an i7 Intel
    On Intel-based x86 architectures, the library can exploit the crc32l
    instruction, part of the Intel SSE4.2 instruction set, if the
    Newer Intel PCHs with LPSS have the same Designware controllers than
    upcoming support for Intel MPX (Memory Protection Extensions.)
    Acked-by: Vinod Koul <vinod.koul@Intel.com>
    processors and oldish Intel that do not have the FlexPriority feature
    Newer Intel platforms support more than one method to report H/W event.
    especially for newer Intel platform, like Ivybridge-EX, which contains
    Intel Wired LAN Driver Updates
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3467
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3467
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3363
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2934
    shutdown on HP systems.  The quirk was broadly applied to all Intel Haswell and
    Intel Wired LAN Driver Updates
    lengthy timeout of non-existing firmware loads.  Especially the Intel
    Newer Intel PCHs with LPSS have the same Designware controllers than
    Some features, like Intel MPX, work only if the kernel uses eagerfpu
    Add definitions for Intel MPX and add it to the supported list.
    Intel Wired LAN Driver Updates
    x86, cpufeature: Define the Intel MPX feature flag
    Define the Intel MPX (Memory Protection Extensions) CPU feature flag
     - intel_idle fix for the C6 state definition on Intel Avoton/Rangeley
    MAINTAINERS: Update Intel Wired Ethernet LAN Maintainers
    Intel IvyBridge. These events are blacklisted by using
    Since erratum AVR31 in "Intel Atom Processor C2000 Product Family
    Bluetooth: Enable autosuspend for Intel Bluetooth device
    This patch enables autosuspend for Intel Bluetooth device.
    After btusb is loaded for Intel Bluetooth device, the power/control
    For Intel Bluetooth device, the autosuspend needs to be enabled so the
    Bluetooth: Add support for Intel Bluetooth device [8087:0a2a]
    This patch adds support for new Intel Bluetooth device.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2869
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1333
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3585
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2800
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3517
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3335
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3335
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3342
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3342
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2059
    The code isn't used by anyone, and the Intel driver isn't planning
    ALSA: hda - fixup ALC262 to skip depop delay before D3 on Intel BayleyBay
    And Realteck ALC262 applies this on Intel Baytrail BayleyBay platform to reduce
    triggered on big endian systems, and the code only runs for Intel xHCI
    triggered on big endian systems, and the code only runs for Intel xHCI
    Intel Wired LAN Driver Updates
    ALSA: hda - fixup ALC262 to remove depop delay on Intel BayleyBay board
    And Intel Baytrail BayleyBay board applies this fixup to reduce driver
    Lan Tianyu (Intel) & Jinhyuk Choi (Broadcom) found anr issue where
    Corrected the MWAIT flag for C-State C6 on Intel Avoton/Rangeley processors.
    The Intel LPSS SPI private register bits have to be restored
    perf/x86: Add Intel RAPL PMU support
    This patch adds a new uncore PMU to expose the Intel
    The RAPL counters are available on Intel SandyBridge,
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3341
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3059
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2835
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3576
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3544
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2145
    Newer Intel PCHs have the same GPIO controller than Haswell but the ACPI ID
    Newer Intel PCHs with LPSS have the same SPI controllers than Haswell but
    We have other Intel platforms coming having the Smart Sound Technology (SST)
    reflected only Intel MID platform.
      expected to work, updates to the Intel IPC driver for hardware I've
      13:00.0 Ethernet controller: Intel Corporation 82599EB 10-Gigabit SFI/SFP+ Network Connection (rev 01)
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3093
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2901
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3432
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3093
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3093
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3093
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3093
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2919
      intel_idle: Support Intel Atom Processor C2000 Product Family
      i2c: i801: Add Device IDs for Intel Wildcat Point-LP PCH
       - sdhci-pci: Add support for Intel Clovertrail and Merrifield"
    Tested on Intel Atom E6xx and Eg20t Chipset.
      ACPI / LPSS: add ACPI IDs for newer Intel PCHs
       - Support for Intel Wildcat Point-LP PCH through the lpc_ich driver
      mfd: lpc_ich: Add Device IDs for Intel Wildcat Point-LP PCH
      Intel:
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3297
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3470
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2800
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2800
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3233
    Newer Intel PCHs with LPSS have the same Designware I2C controllers than
    i2c: i801: Add Device IDs for Intel Wildcat Point-LP PCH
    This patch adds the SMBus Device IDs for the Intel Wildcat Point-LP PCH.
        - Remove Intel Haswell D3 delays (Todd E Brandt)
     - New power capping framework and the the Intel Running Average Power
      ahci: Add Device IDs for Intel Wildcat Point-LP
    Support the next generation Intel Atom processor
    is named the "Intel(R) Atom(TM) Processor C2000 Product Family".
    is named the "Intel Atom Processor Z3000 Series",
    as well as various "Intel Pentium Processor"
    and "Intel Celeron Processor" brands, depending
    intel_idle: Support Intel Atom Processor C2000 Product Family
    Support the "Intel(R) Atom(TM) Processor C2000 Product Family",
    Intel Atom processor architecture, formerly code-named Silvermont.
    ACPI / LPSS: add ACPI IDs for newer Intel PCHs
    Some recent Intel PCHs with LPSS have different ACPI IDs for the LPSS
         * Intel HDMI detection improvements
     "The biggest change adds support for Intel 'CPER' (UEFI Common Platform
     "Update the 'intel mid' (mobile internet device) platform code as Intel
          . x86 Intel PEBS processing speedups,           by Peter Zijlstra
          . for Intel Ivy Bridge-EP uncore PMUs,          by Zheng Yan
    [**] Single threaded run on MacBook Air w/ Intel Core i5-3317U
    Do not load the Intel pstate driver if the platform firmware
    table. For the OS control mode, the Intel pstate driver will be
    so on). For the OS control mode in HP BIOS, the Intel p-state driver
    management in HP BIOS, the Intel p-state driver will be ignored.
      Lots of stuff in here, including some new drivers for Intel's "MIC"
    with Intel GMA-950 nicely:
    "HDA Intel MID" is no correct name for Haswell HDMI controllers.
    Give them a better name, "HDA Intel HDMI".
    ahci: Add Device IDs for Intel Wildcat Point-LP
    This patch adds the AHCI-mode SATA Device IDs for the Intel Wildcat Point-LP PCH.
    mfd: lpc_ich: Add Device IDs for Intel Wildcat Point-LP PCH
    Intel Wildcat Point-LP PCH.
    ALSA: hda - Add Device IDs for Intel Wildcat Point-LP PCH
    This patch adds the HD Audio Device IDs for the Intel Wildcat Point-LP PCH.
    to explain why some Intel display codecs need this workaround.
    mmc: sdhci-pci: Add SDIO/MMC device ID support for Intel Clovertrail
     "Mainly Intel regression fixes and quirks, along with a simple one
      drm/i915: No LVDS hardware on Intel D410PT and D425KT
      drm/i915: No LVDS hardware on Intel D410PT and D425KT
    validating things like Intel's SMEP and SMAP protections. Additionally,
    drm/i915: No LVDS hardware on Intel D410PT and D425KT
    The Intel D410PT(LW) and D425KT Mini-ITX desktop boards both show up as
    LVDS.  According to Intel's documentation, the D410PTL and D410PLTW
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
      PowerCap: Introduce Intel RAPL power capping driver
      ACPI / platform: Add ACPI IDs for Intel SST audio device
       table_lookup_model() to return garbage on Intel CPUs (intel.c's
    Intel Wired LAN Driver Updates
    On Intel Haswell codecs the hdmi_setup_audio_infoframe() is already
    Tested on non-Haswell Intel HDMI codec by plugging sink in during
    [  217.146178] igb: Intel(R) Gigabit Ethernet Network Driver - version 5.0.5-k
    [  217.154050] igb: Copyright (c) 2007-2013 Intel Corporation.
    Currently probe of lpc_sch fails on Intel Poulsbo because of ACPI resource
    Intel Wired LAN Driver Updates
    mmc: sdhci-pci: add Intel Merrifield support
    Implement initial SDHCI Intel Merrifield support.  This patch is based
    Assign david.a.cohen@linux.intel.com as maintainer of Intel MID gpio
    PowerCap: Introduce Intel RAPL power capping driver
    The Intel Running Average Power Limit (RAPL) technology provides platform
    This feature is present in all Sandy Bridge and later Intel processors.
    As Intel rolling out more SoC's after Moorestown, we need to
    When Intel mid uses SFI table to enumerate devices, it requires an extra
    Intel mid sfi code doesn't need struct devs_id.get_platform_data != NULL.
    (e.g. Intel with the iwldvm driver) can't transmit when the invalid
    There's plenty of evidence to suggest that the Intel driver for
      It seems Intel hw designers decided that was too nice a facility to
      Ville also had a patch to use stop machine for the two times Intel
    Assign david.a.cohen@linux.intel.com as maintainer of Intel MID gpio
    initially for Langwell, it supports now other Intel Mid SoC's.
    gpio: langwell: add Intel Merrifield support
    Intel Merrifield support to gpio-langwell.
    ACPI / platform: Add ACPI IDs for Intel SST audio device
    This adds ACPI IDs for Intel Smart Sound Technology (SST) device found in
    Intel Haswell and BayTrail platforms.
    If processor is an Intel that support sysenter instruction sysenter/sysexit
    Haswell LynxPoint and LynxPoint-LP with the recent Intel BIOS show
    Lynx Point to list of Intel switchable hosts."
    little endian systems, this bug would only affect big endian Intel
    This will enable intel_powerclamp driver on newer Intel CPUs
    hdmi_setup_audio_infoframe(). Tested on Intel HDMI.
    On Intel HDMI codecs (but not on NVIDIA), setting the converter channel
    Tested on Intel HDMI with a speaker mask of FL | FR | FC | RC, which
    Tested on Intel HDMI to correctly generate various channel maps, for
      usb: chipidea: add Intel Clovertrail pci id
    The flags are based on the Intel TSX events, but should be fairly
    usb: chipidea: add Intel Clovertrail pci id
    Intelligent Power Sharing and the intel-ips module. This leaves us with
    CC: Intel GFX <intel-gfx@lists.freedesktop.org>
    serial: 8250_pci: add support for Intel BayTrail
    Intel BayTrail has two HS-UARTs with 64 byte fifo, support
      PCI: Remove Intel Haswell D3 delays
    Intel Wired LAN Driver Updates
    Add PCI id for Intel Merrifield
    Sample Implementation of Intel MIC User Space Daemon.
    the Intel MIC Host Driver. The virtio devices currently supported are
    Intel MIC Card Driver Changes for Virtio Devices.
    Intel MIC. It allows virtio drivers on the card to communicate with their
    Intel MIC Host Driver Changes for Virtio Devices.
    Intel MIC. It allows creating user space backends on the host and instantiating
    virtio devices for them on the Intel MIC card. It uses the existing VRINGH
    Intel MIC Card Driver for X100 family.
    a) Initializes the Intel MIC X100 platform device and driver.
    Intel MIC Host Driver, card OS state management.
    Intel MIC Host Driver Interrupt/SMPT support.
    Intel MIC Host Driver for X100 family.
    a) Initializes the Intel MIC X100 PCIe devices.
    PCI: Remove Intel Haswell D3 delays
    The latest Intel Haswell chipsets have a hardware optimization which
    According to Intel Vt-D specs, the offset of Invalidation complete
    See Intel's VT-d spec, Revision 1.3, Chapter 10.4, Page 98;
    relevant for non-AMD/Intel IOMMUs, where get_maintainers.pl doesn't
    The 0-DAY kernel build service from Intel reported the missing
      x86/intel/lpss: Add pin control support to Intel low power subsystem
    to support Intel's BayTrail devices.
    Add PCI id for Intel BayTrail.
    x86/intel/lpss: Add pin control support to Intel low power subsystem
    On Intel SNB (SNB, SNB-EP), the event MEM_LOAD_UOPS_MISS_RETIRED
    Intel Wired LAN Driver Updates
       3) ACPI Intel LPSS (Low-Power Subsystem) driver crash fix
      10) Intel Haswell CPU models for intel_pstate from Nell Hardcastle.
     3) New i40e ethernet driver from the Intel folks.
    Intel Wired LAN Driver Updates
    This series implements the new i40e driver for Intel's upcoming
    Intel(R) Ethernet Controller XL710 Family of devices.
    design than other Intel Ethernet silicon, and therefore needed a new
      Hardware name: Intel XXX
    This is the driver for the Intel(R) Ethernet Controller XL710 Family.
      x86: add early quirk for reserving Intel graphics stolen memory v5
      x86: add early quirk for reserving Intel graphics stolen memory v5
           fix, Intel DP device list support)
    In case of Intel Lynxpoint we have the device bound to the ACPI power
     "Fixes for Intel SMAP support, to fix SIGSEGVs during bootup"
       - Intel CPUs:
            . for Intel Silvermont (22nm Atom) CPUs, by Zheng Yan
            . for Intel SNB-EP uncore PMUs, by Zheng Yan
            . for Intel uncore PMUs: add filter support for QPI boxes, by Zheng Yan
        of Intel Thunderbolt support on systems that use ACPI for signalling
    Add support for new Intel NTB devices on upcoming Xeon hardware.  Since
    This is intended to add VGA arbiter support for Intel HD graphics on
    work.  On Intel HD graphics we already attempt to disable VGA regions
    device to transfer VGA to.  In a test case where Intel IGD removes only
    This resolves the case where an Intel IGD device can be configured to
    x86: add early quirk for reserving Intel graphics stolen memory v5
    Systems with Intel graphics controllers set aside memory exclusively for
    Intel HDMI codecs when CA is set to 0 (possibly the codec zeroes
    Intel LPSS devices that are enumerated from ACPI have both MMIO and IRQ
    unlike other Intel CPU, its event code for MSR_OFFCORE_RSP_1 is 0x02b7.
    Some Intel LPSS I2C devices make the SDA hold time and *CNT parameters
    non-optimal values with regarding to the bus speed. For example on Intel
    Documentation/networking/: Update Intel wired LAN driver documentation
    Updates the documentation to the Intel wired LAN drivers.
    as in the recent Intel SSE3 recovery implementation.
    Once the Intel backlight driver works correctly for all machines, this
    Tested on an Intel test platform for binding and runtime power off for
    Intel Wired LAN Driver Updates
    with other Intel based drivers such as ixgbe.
        -+-[0000:40]-+-07.0-[0000:46]--+-00.0  Intel 82576 NIC
                                       \-00.1  Intel 82576 NIC
    other Intel based drivers such as ixgbe.
    Intel DZ77RE-75K board.
    Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>
    Intel Xeon Processor E5-2600 Product Family Uncore Performance
      One is a fix that the ChromeOS developers ran into on some Intel
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>
    x86-opcode-map.txt according to the Intel(R) 64 and IA-32
    As the Intel _DSM method seems to ignore this parameter, let's comply to
    setting. All encoders in the Intel driver take this to mean a negative
    exact and would change the existing behavior of the Intel driver.
    Transcend mass storage stick (8564:1000) on the root hub of an Intel
    Transcend mass storage stick (8564:1000) on the root hub of an Intel
    Return -1 (like Intels apply_microcode) when the loading fails, also
    [  639.232276] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-61)
    Tested on Intel i7-3770 CPU @ 3.40GHz and on Quad core 1500MHz Krait.
    [   20.954501] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   30.948922] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   40.943359] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   50.937812] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   60.932236] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   70.926688] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   80.921111] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   90.915542] Bluetooth: hci0 sending Intel patch command (0xfc2f) failed (-110)
    [  100.909955] Bluetooth: hci0 sending Intel patch command (0xfc11) failed (-110)
    [  110.904394] Bluetooth: hci0 sending Intel patch command (0xfc60) failed (-110)
    [  120.898831] Bluetooth: hci0 exiting Intel manufacturer mode failed (-110)
    The same issue is seen with Intel Pantherpoint xhci controller. So enabling
    contain the commit ad808333d8201d53075a11bc8dd83b81f3d68f0b "Intel xhci:
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1330
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3059
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2744
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2744
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3487
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3365
    Intel EHCI to xHCI port switchover.
    Intel xhci: refactor EHCI/xHCI port switching
    xHCI when an Intel xHCI host is detected, and it also finds an Intel EHCI host.
    This means we will no longer have to add Intel xHCI hosts to a quirks list when
    the PCI device IDs change.  Simply continuing to add new Intel xHCI PCI device
    The Intelligent Instrumentation PCI-20001C board is a legacy PC/XT/AT
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2665
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3335
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3339
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1347
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3484
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3403
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2904
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2200
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3182
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2650
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1330
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2335
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1602
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3448
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2901
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2212
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2889
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3063
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2915
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3299
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1330
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3107
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3345
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2782
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2482
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1330
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2771
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2924
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2924
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2924
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3200
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2743
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3032
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2193
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3283
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3157
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2753
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3054
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3385
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3384
      that if the Intel graphics driver is used, so we've decided to follow
    According to Intel SDM 27.5.2(Loading Host Segment and Descriptor
    1) tdp is enabled. It is only triggered only on AMD host since on Intel host
    There's plenty of evidence to suggest that the Intel driver for
    be necessary (on Intel hardware), as the syncing after the subsequent
    But there's not only Intel HW out there, and we'd rather be on a safe
    References: http://www.intel.com/newsroom/kits/restricted/ha$well!/pdfs/4th_Gen_Intel_Core_PressBriefing_5-29.pdf (page 57)
    spi/pxa2xx: enable DMA on newer Intel LPSS silicon
    There is an additional bit in the Intel LPSS SPI private registers that
      Add trivial driver to disable Intel Smart Connect
      Add support driver for Intel Rapid Start Technology
     - cpupower updates from Thomas Renninger, including Intel Haswell
     "A fix for a bug that prevents some guests from working on old Intel
    Add trivial driver to disable Intel Smart Connect
    Intel Smart Connect is an Intel-specific ACPI interface for configuring
    Add support driver for Intel Rapid Start Technology
    Intel Rapid Start Technology is a firmware-based suspend-to-disk
       - Intel's Coleto Creek and Avoton SoCs support from the lpc_ich
      mfd: lpc_ich: iTCO_wdt patch for Intel Coleto Creek DeviceIDs
    used in the Intel hardware such as Intel Medfield.
      i2c: i801: SMBus patch for Intel Coleto Creek DeviceIDs
       - hda: Intel BayTrail support, ALC5505 DSP support
      ahci: AHCI-mode SATA patch for Intel Coleto Creek DeviceIDs
      ata_piix: IDE-mode SATA patch for Intel Coleto Creek DeviceIDs
    drm/i915: quirk away phantom LVDS on Intel's D525MW mainboard
    drm/i915: quirk away phantom LVDS on Intel's D510MO mainboard
            .ident = "Intel D510MO",
                    DMI_MATCH(DMI_BOARD_VENDOR, "Intel"),
         Intel BayTrail PCH (Platform Controller Hub) support is added to
         the ACPI driver for Intel Low-Power Subsystems (LPSS) and that
      pinctrl: add Intel BayTrail GPIO/pinctrl support
       - Intel Haswell PMU support by Andi Kleen
    Intel(R) PRO/1000 gigabit ethernet card to work. So enable the
    On a ThinkPad X230 with an Intel HD 4000 with Xen during the bootup
    The other solution (from Intel - Ronghui) was to create one extra ring that only has the
    what Intel suggests, but with a twist. The twist is to negotiate how many of these
      ACPI / LPSS: add support for Intel BayTrail
    pre-kernel/VMM module that uses Intel TXT to perform a
    according to latest Intel SDM Vol 3(June 2013), table 15-20.
    but that cause kbuild performance drop 6% on every Intel machine, and
    Intel Open Source Technology Center
    abort due to event constraints. As an example on Intel
    Recent Intel CPUs like Haswell and IvyBridge have a new
    on Intel Haswell chip. Users would see connections be "0" in codec#.
    On a ThinkPad X230 with an Intel HD 4000 with Xen during the bootup
    * PTP_1588_CLOCK_PCH: The PCH EG20T is only compatible with Intel Atom
    * INTEL_MID_PTI: It is specific to the Penwell type of Intel Atom
    ahci: AHCI-mode SATA patch for Intel Coleto Creek DeviceIDs
    This patch adds the AHCI-mode SATA DeviceIDs for the Intel Coleto Creek PCH.
    ata_piix: IDE-mode SATA patch for Intel Coleto Creek DeviceIDs
    This patch adds the IDE-mode SATA DeviceIDs for the Intel Coleto Creek PCH.
    Tests on Intel Core i5-4570:
    i2c: i801: SMBus patch for Intel Coleto Creek DeviceIDs
    This patch adds the i801 SMBus Controller DeviceIDs for the Intel Coleto Creek PCH.
    mfd: lpc_ich: iTCO_wdt patch for Intel Coleto Creek DeviceIDs
    the Intel Coleto Creek PCH.
    with Intel Lynxpoint Low-Power Subsystem (LPSS) where some devices
    systems based on the Intel Lynxpoint PCH (Platform Controller Hub).
    Intel LPSS provides an extra TX byte counter and an extra TX
    ACPI / LPSS: add support for Intel BayTrail
    Intel BayTrail has almost the same Low Power Subsystem than Lynxpoint with
    pinctrl: add Intel BayTrail GPIO/pinctrl support
    Add support for gpio on Intel BayTrail platforms. BayTrail supports 3 banks
    For Intel Haswell HDMI codecs, the pins choose converter 0 by default.
    mfd: lpc_ich: Add support for Intel Avoton SoC
    Intel Avoton SoC, to the lpc_ich driver.
    Machines: each with two Intel Xeon 2680 CPUs and X520 (82599) optical
    2.0 Link Power Management.  Hosts with BESL support, including Intel
    This patch protects display audio crash for Intel Haswell C3 stepping board.
    For Intel Haswell chip, HDA controller and codec have
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3300
    already supported on Intel.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3360
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2598
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3359
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3318
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3036
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3279
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3219
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3279
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2979
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3187
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3302
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2886
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3271
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2886
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3281
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3280
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1095
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3267
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3179
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3239
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3160
      ata_piix: add PCI IDs for Intel BayTail
    [  257.316329] Hardware name: Intel Corporation S5520HC/S5520HC, BIOS S5500.86B.01.00.0057.031020111721 03/10/2011
    Intel's 0-day kernel build tester caught this build failure.  This patch
    perf/x86/intel: Prevent some shift wrapping bugs in the Intel uncore driver
     "Here are some more fixes for v3.10.  The Moorestown update broke Intel
      serial: 8250_dw: add ACPI ID for Intel BayTrail
      i2c: designware: add Intel BayTrail ACPI ID
    serial: 8250_dw: add ACPI ID for Intel BayTrail
    This is the same controller as on Intel Lynxpoint but the
    This is done to avoid possible panic's found in other Intel drivers
    broke Intel Medfield devices.
    i2c: designware: add Intel BayTrail ACPI ID
    This is the same controller as on Intel Lynxpoint but the ACPI ID is
    ALSA: hda - add PCI IDs for Intel BayTrail
    Add HD Audio Device PCI ID for the Intel BayTrail platform.
    mac80211 and the Intel drivers all define crypto
    ata_piix: add PCI IDs for Intel BayTail
    Adds IDE-mode SATA Device IDs for the Intel BayTrail platform.
    spi/pxa2xx: add Intel BayTrail ACPI ID
    Intel BayTrail has one general purpose SPI controller that is compatible
    with Intel Low Power Subsystem SPI. The controller is enumerated from ACPI
     "Misc fixes plus a small hw-enablement patch for Intel IB model 58
     - Intel Lynxpoint LPSS (Low-Power Subsystem) support improvements from
     - Add an Intel CMCI hotplug fix
       - suspend/resume enhancements by Feng Tang: on certain new Intel Atom
    According to Intel Vol3b 18.9, the IvyBridge model 58 uncore is
    Sandy Bridge was misspelled.  Either that or the Intel marketing
    btusb for fw loading for the Intel Bluetooth device. Other than that we have
      ACPI / scan: Add special handler for Intel Lynxpoint LPSS devices
    One testbox of mine (Intel Nehalem, 16-way) uses MWAIT for its idle routine,
    tcrypt results, with Intel i5-2450M:
    tcrypt results, with Intel i5-2450M:
    tcrypt results, with Intel i5-2450M:
    tcrypt results, with Intel i5-2450M:
    tcrypt results, with Intel i5-2450M:
    Bluetooth: Add support for Intel Bluetooth device [8087:07dc]
    This patch adds support for Intel Bluetooth device by adding
    mask is examined by the Intel IOMMU driver to determine whether to allow
    Intel(R) Xeon(R) CPU E5-2620 0 @ 2.00GHz
    IOMMU used the same per-irq data structure as the Intel
    The PCI-e device 0001:03:00.0 is the Intel PCI-e e1000e network card, remove
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    "Fourth Generation Intel(R) Core(TM) Processors",
    which are based on Intel(R) microarchitecture code name Haswell.
    "Fourth Generation Intel(R) Core(TM) Processors",
    which are based on Intel(R) microarchitecture code name Haswell.
    The Intel DQSW67 desktop board is such a sucker for exmaple.
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Refer to Intel SDM volum 3, chapter 33.2.
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    NFC chips connected behind an Intel Management Engine controller.
    outside Intel we can fix this by switching to use dynamic adapter numbering
    ioatdma: channel reset scheme fixup on Intel Atom S1200 platforms
    The Intel Atom S1200 family ioatdma changed the channel reset behavior.
    ioatdma: Adding PCI IDs for Intel Atom S1200 product family ioatdma devices
    These should be good for the IOAT DMA devices on the Intel Atom S1269,
    We already did this on vendor == Intel and family == 5 because of the
    the proper exception in the F0 0F case except on Intel family 5
    My Intel DQ67SW desktop board has such an implementation.
            Tested on the Intel Panther Point xHCI host, with USB storage and mouse, with
      3) ata_piix: Intel Haswell platform quirk
      ACPI / scan: Add special handler for Intel Lynxpoint LPSS devices
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Commit e2eed58b4fbf ("IB/qib: change QLogic to Intel") moved a firmware
    mtd: m25p80: n25q064 is Micron, not Intel/Numonyx
    "ata_piix: make DVD Drive recognisable on systems with Intel Sandybridge
     Network controller [0280]: Intel Corporation Centrino Advanced-N 6235
     Subsystem: Intel Corporation Device [8086:5260]
    PCI-to-EISA bridge, the Intel 82375. It worked with the 3.2 kernel.
    which is available on Intel Sandy Bridge and
    Loosely based on Intel's Lin Ming patch posted on LKML
    set the SEND bit to send an Intel On-chip System Fabric sideband (IOSF-SB)
    provided Intel drivers which did not have this fix.
       - QLogic -> Intel update for qib driver
      IB/qib: change QLogic to Intel
     "Exynos and Intel fixes.
      ahci: Add Device IDs for Intel Wellsburg PCH
      i2c: iSMT: add Intel Avoton DeviceIDs
    IB/qib: change QLogic to Intel
    i2c: iSMT: add Intel Avoton DeviceIDs
    This patch adds the iSMT SMBus Controller DeviceIDs for the Intel Avoton SOC.
    Devices on the Intel Lynxpoint Low Power Subsystem (LPSS) have
    ACPI / scan: Add special handler for Intel Lynxpoint LPSS devices
    Devices on the Intel Lynxpoint Low Power Subsystem (LPSS) have some
    Introduce a special ACPI scan handler for Intel Lynxpoint LPSS
    The problem can be tested by activating BTS on Intel processors.
    silicon bug in Intel's EHCI controllers).  The workaround goes through
      perf,x86: fix link failure for non-Intel configs
    perf,x86: fix link failure for non-Intel configs
    On some new Intel Atom processors (Penwell and Cloverview), there is
    Intel LPSS SPI controllers need to have bit 0 (disable_ssp_dma_finish) set
    MTMR table is used in the recent ACPI BIOS enabled Intel MID
    VRTC is used in Intel MID platforms as a replacement of the
    BIOS enabled Intel MID platforms. The format of this table has
     "Intel Virtualization Technology for Directed I/O Architecture Specification"
     http://download.intel.com/technology/computing/vptech/Intel(r)_VT_for_Direct_IO.pdf
    USB: EHCI: work around silicon bug in Intel's EHCI controllers
    (if not all) Intel EHCI controllers.  After a QH has been unlinked
    Nevertheless, Intel's controllers have been observed to perform a
    ahci: Add Device IDs for Intel Wellsburg PCH
    This patch adds the RAID-mode SATA Device IDs for the Intel Wellsburg PCH
      perf/x86: Add Intel IvyBridge event scheduling constraints
       - new drivers for Intel ismt & Broadcom bcm2835
      i2c: i801: Add Device IDs for Intel Wellsburg PCH
      i2c: Adding support for Intel iSMT SMBus 2.0 host controller
       - The Intel SCH and ICH drivers got a couple fixes from Aaron Sierra
      mfd: lpc_ich: Add Device IDs for Intel Wellsburg PCH
       Intel for persistence.
      ahci: Add Device IDs for Intel Wellsburg PCH
      ata_piix: Add Device IDs for Intel Wellsburg PCH
      ahci: AHCI-mode SATA patch for Intel Avoton DeviceIDs
      ata_piix: IDE-mode SATA patch for Intel Avoton DeviceIDs
      x86/microcode_intel_early.c: Early update ucode on Intel's CPU
      x86/microcode_intel_lib.c: Early update ucode on Intel's CPU
       - Support of new Intel HD-audio controller, new IDT codecs
      ALSA: hda - Disable runtime PM for Intel 5 Series/3400
    [1] Intel 5100 Memory Controller Hub Chipset
    [2] Intel 7300 Chipset MemoryController Hub (MCH)
    ahci: Add Device IDs for Intel Wellsburg PCH
    This patch adds the AHCI-mode SATA Device IDs for the Intel Wellsburg PCH
    ata_piix: Add Device IDs for Intel Wellsburg PCH
    This patch adds the IDE-mode SATA Device IDs for the Intel Wellsburg PCH
     - Support for Intel Lynxpoint LPSS from Mika Westerberg.
     - cpuidle update from Len Brown including Intel Haswell support, C1
     - Intel P-states driver for Sandy Bridge processors from Dirk
      spi/pxa2xx: add support for Intel Low Power Subsystem SPI
         but Intel folks reshaped it for mainline
    CPU: Intel(R) Core(TM)2 Duo CPU     E7500  @ 2.93GHz
    SSD: Intel X25-M 120GB (Test Partition: 60GB)
    perf/x86: Add Intel IvyBridge event scheduling constraints
    Intel IvyBridge processor has different constraints compared
       Intel, Google, et al.
    Whilst IOMMU is enabled for the Intel GPU on Ironlake, it appears that
    The Intel PRM says the M1 and M2 divisors must be in the range of 10-20 and 5-9.
    The Intel PRM says the M1 and M2 divisors must be in the range of 10-20 and 5-9.
    24 core Intel box's first exposure to 3.0.12-rt30-rc3 didn't go well.
    Intel NHM EP, NHM EX, SNB EP 2S and 4S test-machines.
    i2c: i801: Add Device IDs for Intel Wellsburg PCH
    This patch adds the SMBus Device IDs for the Intel Wellsburg PCH
    ALSA: hda - Disable runtime PM for Intel 5 Series/3400
    mfd: lpc_ich: Add Device IDs for Intel Wellsburg PCH
    This patch adds the Watchdog Timer Device IDs for the Intel Wellsburg PCH
      Intel Extended command set, Manufacturer ID: 0x89, Device ID: 0x17
      Intel Extended command set, Manufacturer ID: 0x89, Device ID: 0x18
      Intel Extended command set, Manufacturer ID: 0x89, Device ID: 0x18
      Intel Extended command set, Manufacturer ID: 0x89, Device ID: 0x17
    Intel Wireless devices are able to make a TCP connection
    Intel Lynxpoint PCH Low Power Subsystem has DMA controller to support general
    of SPDIF device is supposed by the updated alsa-lib HDA-Intel.conf,
      x86: add support for Intel Low Power Subsystem
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    i2c: Adding support for Intel iSMT SMBus 2.0 host controller
    The iSMT (Intel SMBus Message Transport) supports multi-master I2C/SMBus,
    ALSA: hda_intel: Add Device IDs for Intel Wellsburg PCH
    This patch adds the HD Audio Device IDs for the Intel Wellsburg PCH
    Add a P-state driver for the Intel Sandy bridge processor. In cpufreq
    next-generation Intel(R) Microarchitecture, code named "Haswell" (HSW).
    next-generation Intel(R) Microarchitecture code named "Haswell".
    i2c: i801: SMBus patch for Intel Avoton DeviceIDs
    This patch adds the PCU SMBus DeviceID for the Intel Avoton SOC.
    Intel Lynxpoint PCH Low Power Subsystem has two general purpose SPI
    spi/pxa2xx: add support for Intel Low Power Subsystem SPI
    Intel LPSS SPI is pretty much the same as the PXA27xx SPI except that it
    This patch implements a board-specific fixup for Intel Haswell Machines:
    PM: Introduce Intel PowerClamp Driver
    Intel PowerClamp driver performs synchronized idle injection across
    Add gpio support for Intel Lynxpoint chipset.
    done in all the other Intel wired ethernet drivers.
    ich8lan.h header file (the convention for Intel wired ethernet drivers is
    (the convention for Intel wired ethernet drivers is to use the name of the
      perf/x86: Enable Intel Lincroft/Penwell/Cloverview Atom support
    However, now that acpi-cpufreq supports both AMD and Intel CPUs with HW
    x86/microcode_intel_early.c: Early update ucode on Intel's CPU
    Implementation of early update ucode on Intel's CPU.
    in kernel/x86/microcode/GenuineIntel.bin in the cpio data. All ucode
    x86/microcode_intel_lib.c: Early update ucode on Intel's CPU
    are called both in early boot time and in microcode Intel driver.
     "Intel, radeon and exynos fixes.  Nothing too major or wierd: one dmar
     - NICs 2x Intel Dual port 82599 based (driver ixgbe)
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
      Intel VT-d (both capable of interrupt remapping). The systems were
    The irq-remapped case just calls into the specific Intel or
    i2c-designware: add support for Intel Lynxpoint
    Intel Lynxpoint has two I2C controllers. These controllers are enumerated
    We are going to use it on 64-bit kernel on Intel Lynxpoint so make sure we
    ahci: AHCI-mode SATA patch for Intel Avoton DeviceIDs
    This patch adds the AHCI and RAID-mode SATA DeviceIDs for the Intel Avoton SOC.
    ata_piix: IDE-mode SATA patch for Intel Avoton DeviceIDs
    This patch adds the IDE-mode SATA DeviceIDs for the Intel Avoton SOC.
    commit 69e848c2090aebba5698a1620604c7dccb448684 "Intel xhci: Support
    single MSI mode as if MRSM bit was set (some Intel chips
    perf/x86: Enable Intel Lincroft/Penwell/Cloverview Atom support
    Intel Lynxpoint LPSS peripheral drivers depend on LPSS clock tree being
    Intel Lynxpoint Low Power Subsystem hosts peripherals like UART, I2C and
    x86: add support for Intel Low Power Subsystem
    chips like Intel Lynxpoint. Typically we already have a Linux driver for
    needed to support the Intel LPSS drivers.
    Add some module aliases to ensure that udev can load the module on Intel
    Infineon(now Intel) HSPA Modem platform NCM cannot support ARP.
      The correct fix for the Intel ironlake failure is in this, and should
    This instruction present from Intel Westmere and AMD Bulldozer CPUs.
    Pid: 0, comm: swapper/0 Tainted: G        W    3.8.0-rc1-next-20121224-medusa_ntz+ #2 Intel Corp. Stoutland Platform
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Rather straightforward conversion, except for ones for Intel Mac.
    As Intel Mac have only unique codec SSIDs, we need to remap the fixup
      ALSA: hda - Disable runtime D3 for Intel CPT & co
    ALSA: hda - Disable runtime D3 for Intel CPT & co
    for a workaround to address a pre-silicon bug on the Intel 5520 IO hub that
    These files were removed by commit 1a8359e411eb ("x86/mid: Remove Intel
    Cc: Intel SCU Linux support <intel-linux-scu@intel.com>
    According to Intel SDM Vol3 Section 5.5 "Privilege Levels" and 5.6
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Pid: 1268, comm: modprobe Not tainted 3.7.0-WR5.0.1.0_standard+ #30 Intel Corporation S5520HC/S5520HC
      hwmon: (it87) Report thermal sensor type as Intel PECI if appropriate
    type for temp2 as Intel PECI (6) if the chip is configured to report
    hwmon: (it87) Report thermal sensor type as Intel PECI if appropriate
    IT8721 and IT8728 support Intel PECI temperature reporting. Each sensor
    If configured for Intel PECI, the driver reported the wrong sensor type for
    "Intel PECI (6)".
      ended up with some Intel fixes on top as well.
    i2400m: add Intel 6150 device IDs
    Add device IDs for WiMAX function of Intel 6150 cards.
     - Optimised crc32c implementation for Intel.
    According to Intel SDM Volume 3 Section 10.8.1 "Interrupt Handling with
    the Pentium 4 and Intel Xeon Processors" and Section 10.8.2 "Interrupt
      x86, just like any other CPU.  Enabled on Intel CPUs for now.
      xhci: Add Lynx Point LP to list of Intel switchable hosts
    Intel has an architectural guarantee that the TLB entry causing
    Cc: Intel Linux Wireless <ilw@linux.intel.com>
    Intel's Sandy Bridge and Ivy Bridge processor generations support RAPL
    (Run-Time-Average-Power-Limiting).  Per the Intel SDM
    (Intel® 64 and IA-32 Architectures Software Developer Manual)
      ACPICA: Remove extra spaces after periods in the Intel license
      "xhci: Intel Lynx Point LP support.
      Here's a patch to add the new Intel Lynx Point LP chipset to the list of Intel
    xhci: Add Lynx Point LP to list of Intel switchable hosts
    "Intel xhci: Support EHCI/xHCI port switching."
    default case on all/most Intel machines.
    only the FPU flag, if any, unlike the Intel 486s with CPUID, which
    "Intel® 64 and IA-32 Architectures Software Developer Manual",
      ALSA: hda - Limit runtime PM support only to known Intel chips
    The Intel 82855PM host bridge / Mobility FireGL 9000 RV250 combination
    At least on Intel this should remove a locked bus cycle on successful
    ALSA: hda - Limit runtime PM support only to known Intel chips
    on the recent Intel platforms, it's safer to limit the support to such
    support, and mark it for Intel controllers.
     "A correction for oops on module init with older Intel hosts."
    Test plaform can be Intel Sandybridge or other recent platforms.
    ACPICA: Remove extra spaces after periods in the Intel license
    Currently the feature is supported on Intel platforms only.
    Note that  CPUID Fn8000_001D_EAX slightly differs to Intel's CPUID function 4.
    The corresponding bits on Intel are defined as "maximum number of threads
    CPUID 0x8000001d works quite similar to Intels' CPUID function 4.
    being tied to the Intel PIIX4.  Since the PIIX4's interrupt is registered
      the Intel Panther Point xHCI host bandwidth checking checking.
    Intel Core i5-2450M:
    Intel Core 2 Duo processor, iozone 'write' operation on an existing
      Zou, MDR, Robert Love @ Intel for helping to track this down."
     "Most of the kernel diffstat relates to a group of Intel P6 and KNC
      perf/x86: Enable overflow on Intel KNC with a custom knc_pmu_handle_irq()
      perf/x86: Make Intel KNC use full 40-bit width of counters
    Tested: Intel iommu and swiotlb (iommu=soft) on x86-64 with
    perf/x86: Enable overflow on Intel KNC with a custom knc_pmu_handle_irq()
    Although based on the Intel P6 design, the interrupt mechnanism
    for KNC more closely resembles the Intel architectural
    perf/x86: Make Intel KNC use full 40-bit width of counters
    Early versions of Intel KNC chips have a bug where bits above 32
    perf/x86: Add hardware events translations for Intel P6 cpus
    Add support for Intel P6 processors to display 'events' sysfs
    perf/x86: Add hardware events translations for Intel cpus
    Add support for Intel processors to display 'events' sysfs
    According to Intel SDM Volume 3B, FP_ASSIST is limited to Counter 1 only,
    the commit e3567d2c15a7a8e2f992a5f7c7683453ca406d82 "xhci: Add Intel
    the commit e3567d2c15a7a8e2f992a5f7c7683453ca406d82 "xhci: Add Intel
    support resource (be it community, OEM, Intel phone, Intel email, etc)
    Add the current e1000 maintainer to the list of Intel maintainers.
    ignored the threshold except for certain Intel PCI-based controllers.
    * Intel PEBS in VT-x context uses the DS address as a guest linear address,
      support for Intel Atom CE4110/4150/4170."
    Intel PEBS in VT-x context uses the DS address as a guest linear
      "Intel PEBS in VT-x context uses the DS address as a guest linear address,
    iwlwifi: don't print the Intel banner twice
    NCR machines with LVDS panels using Intel chipsets need to have the
    reported as "model name : Intel(R) Atom(TM) CPU CE41{1|5|7}0 @ 1.{2|6}0GHz"
       - Support for an upcoming Intel CPU, the Xeon-Phi / Knights Corner
      perf/x86: Add support for Intel Xeon-Phi Knights Corner PMU
    by Intel with some minor cleanups and additional commit log text.
    Lynx Point LP Platform Controller Hub (PCH) chipset from Intel.  This patch
    impressive on my two other test hosts though, AMD barcelona and Intel
    Intel VT-d, AMD Vi, and AMD GART - that can use SWIOTLB as fallback) I can
    Fix build failure in Intel PIIX4 I2C driver.
       - Intel's ICH LPC now supports Lynx Point
    samples) failing to run over Intel IB HCAs.
      Intels, a streamlines guest page table walker, guest APIC speedups,
    perf/x86: Add support for Intel Xeon-Phi Knights Corner PMU
    PMU, as documented in the "Intel Xeon Phi Coprocessor (codename:
      feature on Intel CPUs: a hardware feature that prevents unintended
      xhci: Intel Panther Point BEI quirk.
        - Reassign invalid bus number ranges (Intel DP43BF workaround)
      (The v3.6 kernel had the Intel CPU side code, see commits
      mode on Intel Nehalem+ CPUs, which mode is automatically entered when
    Unlocking may take up to 1.4 seconds on some Intel flashes. So
    "3 Volt Intel StrataFlash Memory" 28F128J3,28F640J3,28F320J3 manual
    MAINTAINERS: update Intel C600 SAS driver maintainers
    xhci: Intel Panther Point BEI quirk.
    the Intel Panther Point xHCI host controller, and the driver submits
    Intel chipset developers confirm that this bug will be hit if the BEI
    the commit 69e848c2090aebba5698a1620604c7dccb448684 "Intel xhci: Support
    The Intel XHCI specification says that after clearing the run/stop bit
    ALSA: hda - add PCI identifier for Intel 5 Series/3400
    removes the use of the COMBO mode on recent Intel hardware.
      x86/kconfig: Remove outdated reference to Intel CPUs in CONFIG_SWIOTLB
      perf/x86: Fix Intel Ivy Bridge support
    While unspecified, the behaviour of Intel processors is to first
    perf/x86: Fix Intel Ivy Bridge support
    This patch updates the existing Intel IvyBridge (model 58)
    CPUs with FXSAVE but no XMM/MXCSR (Pentium II from Intel,
    We don't discover all the devices on the Intel DP43BF motherboard
    e1000e: Intel(R) PRO/1000 Network Driver - 2.0.0-k
    e1000e: Copyright(c) 1999 - 2012 Intel Corporation.
    e1000e 0000:00:00.0: eth0: Intel(R) PRO/1000 Network Connection
    00:03.0 Audio device: Intel Corporation Device 0d0c (rev 02)
    00:1b.0 Audio device: Intel Corporation Lynx Point HD Audio Controller
    mfd: lpc_ich: Add Device IDs for Intel Lynx Point-LP PCH
    This patch adds the Watchdog Timer Device IDs for the Intel Lynx Point-LP PCH.
      perf/x86: Enable Intel Cedarview Atom suppport
    This commit is for ZPODD on Intel ZPODD capable platforms, on other
    For an upcoming Intel xHCI roothub, this will translate into ACPI calls
    Upcoming Intel systems will have an ACPI method to control whether a USB
      i2c-i801: Add Device IDs for Intel Lynx Point-LP PCH
    i2c-i801: Add Device IDs for Intel Lynx Point-LP PCH
    Add the SMBus Device IDs for the Intel Lynx Point-LP PCH.
    includes support for Intel's dynamic acceleration.
    that of Intel and VIA. It makes sense to consolidate this support into one
    Intel Core i5-2450M:
    Intel Core i5-2450M:
    Tested on Intel Core i5-2450M and AMD FX-8100.
    Intel Core i5-2450M:
    Adding Intel and STM sensor hub in the list of drivers with
    04:00.0 Ethernet controller: Intel Corporation 82574L Gigabit Network Connection
    e1000e: Intel(R) PRO/1000 Network Driver - 2.0.0-k
    e1000e: Copyright(c) 1999 - 2012 Intel Corporation.
    ALSA: HDMI - Enable HBR feature on Intel chips
    HDMI channel remapping apparently effects HBR packets on Intel's chips.
       Intel xHCI bug fix patch I pushed just before I left for vacation.
     - Commits 29d2145 and a96874a fix issues with the Intel Panther Point
    My test platform (Intel DX79SI) boots reliably under BIOS, but frequently
    x86/kconfig: Remove outdated reference to Intel CPUs in CONFIG_SWIOTLB
    Intel xhci: Only switch the switchable ports
    commit ID 69e848c2090aebba5698a1620604c7dccb448684 "Intel xhci: Support
    On Intel Panther Point chipset USB 3.0 devices show up as
    commit ID 69e848c2090aebba5698a1620604c7dccb448684 "Intel xhci: Support
    perf/x86: Enable Intel Cedarview Atom suppport
    This patch enables perf_events support for Intel Cedarview
    a dual port Intel 82599 FCoE CNA, w/ 256LUNs on one port and about 32LUNs
    setting on my Intel DN2800MT (Cedarview) board.  Without it, mode
    saves a VMREAD and VMWRITE on Intel (for rsp, since it is not usually
      ata_piix: Add Device IDs for Intel Lynx Point-LP PCH
      ahci: Add Device IDs for Intel Lynx Point-LP PCH
    [SCSI] mpt2sas: To include more Intel Branding
    while the legacy Intel driver uses the old output stuff.
    It also diverges on the backlight handling. The legacy Intel driver adds a panel
     "Intel: edid fixes, power consumption fix, s/r fix, haswell fix
            are dual-socket Intel 5675 Xeons w/48 GB memory.  I've got ~160
      perf/x86: Add Intel Westmere-EX uncore support
    Intel Core i5-2450M CPU (fam: 6, model: 42, step: 7)
    ata_piix: Add Device IDs for Intel Lynx Point-LP PCH
    This patch adds the IDE-mode SATA Device IDs for the Intel Lynx Point-LP PCH
    ahci: Add Device IDs for Intel Lynx Point-LP PCH
    This patch adds the AHCI-mode SATA Device IDs for the Intel Lynx Point-LP PCH
    v2: add a flag for userspace to query to know if Intel kernel driver can
    Fix up a new coccinelle warnings reported by Fengguang Wu + Intel
    perf/x86: Add Intel Westmere-EX uncore support
       by Intel, which ones were designed by Marvell after the acquisition
    Intel xhci: Work around immediate reboot on shutdown.
    one more patch for 3.6.  It works around an issue on a couple Intel
    The Intel desktop boards DH77EB and DH77DF have a hardware issue that
    shutdown.  The Intel Windows driver switches the ports back to EHCI, so
    the commit 69e848c2090aebba5698a1620604c7dccb448684 "Intel xhci: Support
    On Intel systems corrected machine check interrupts (CMCI) may be sent to
    ALSA: hda_intel: Add Device IDs for Intel Lynx Point-LP PCH
    This patch adds the Intel HD Audio Device IDs for the Intel Lynx Point-LP PCH
    a HW base Intel x86 PEBS event, and user could add more SW/HW event
      x86, nops: Missing break resulting in incorrect selection on Intel
    Intel Core i5-2500 CPU (fam:6, model:42, step:7)
    Intel Core i5-2500 CPU (fam:6, model:42, step:7)
     "The biggest changes are Intel Nehalem-EX PMU uncore support, uprobes
      perf/x86: Fix LLC-* and node-* events on Intel SandyBridge
      perf/x86: Add Intel Nehalem-EX uncore support
    specifically 'advanced' PMUs like AMD IBS and Intel PEBS which provide
    This VFIO IOMMU backend is designed primarily for AMD-Vi and Intel
          of the fake one (needed to properly represent Intel memory
      Some cpuidle updates, mostly for non-Intel
    perf/x86: Fix LLC-* and node-* events on Intel SandyBridge
    perf/x86: Add Intel Nehalem-EX uncore support
    Intel hw only has one MUX for encoders, so outputs are either not
    x86, nops: Missing break resulting in incorrect selection on Intel
    The Intel case falls through into the generic case which then changes
      PCI: reimplement P2P bridge 1K I/O windows (Intel P64H2)
       - Intel Haswell audio support
      - full big real mode emulation on pre-Westmere Intel hosts (can be
      - EPT accessed/dirty bits support for new Intel processors"
       - Intel uncore PMU support for Nehalem and Sandy Bridge CPUs, we
      perf/x86: Move Intel specific code to intel_pmu_init()
      perf/x86: Rename Intel specific macros
    Add the RDSEED and ADX features documented in section 9.1 of the Intel
    For example when using the Intel e100 ethernet driver on a ColdFire platform
    It's unlikely that Intel (for example) was paid off by the US
    to the specifications claimed by Intel.  Short of using a tunnelling
    address space. Refer to section 4.10.1 in IA32 Intel Software Developer's Manual
    mPIPE ("Multicore Programmable Intelligent Packet Engine").  This
    Implement the attribute for the Intel IOMMU driver.
      PCI: reimplement P2P bridge 1K I/O windows (Intel P64H2)
    here was an artifact of the Intel 1K window support from 9d265124d051 and
    and the EN1K bit in the CNF register in the Intel 82870P2 (P64H2).
    PCI: reimplement P2P bridge 1K I/O windows (Intel P64H2)
    EN1K bit in the CNF register in the Intel 82870P2 (P64H2).
    is disabled or when two-dimentional paging (e.g. EPT on Intel) is active.
    Recent Intel microcode resolved the SNB-PEBS issues, so conditionally
    perf/x86: Move Intel specific code to intel_pmu_init()
    There is some Intel specific code in the generic x86 path. Move it to
    perf/x86: Rename Intel specific macros
    There are macros that are Intel specific and not x86 generic. Rename
    v3: Kill #ifdef X86, this is Intel after all. Noticed by Ben Widawsky.
    SATA controller: Intel Corporation 82801JI (ICH10 Family) SATA AHCI
    The legacy PM callbacks provided by the Intel IPS driver are
    or receive hashing offload but not both as done in other Intel GbE drivers
    According to Intel 64 and IA-32 SDM and Optimization Reference Manual, beginning
            NIC: Intel 82599 (10GB bandwidth)
    Add IOMMU group support to Intel VT-d code.  This driver sets up
    AMD-Vi & Intel VT-d support re-added in following patches.
    Kconfig: Fix Kconfig for Intel ixgbe and igb PTP support.
    perf/x86: Add Intel Nehalem and Sandy Bridge-EP uncore support
    perf/x86: Add Intel Nehalem and Sandy Bridge uncore PMU support
    perf/x86: Add generic Intel uncore PMU support
    This patch adds the generic Intel uncore PMU support, including helper
    Tjmax values from Intel datasheets.
      Intel adds edp edid caching for some strange Dell Vostros that black
    ALSA: hda_intel: activate COMBO mode for Intel client chipsets
    This patch activates the COMBO position_fix for recent Intel client chipsets.
    COMBO mode is the recommended setting for Intel chipsets and eliminates HD
        CPU0: Intel(R) Core(TM)2 Quad CPU    Q9550  @ 2.83GHz stepping 0a
        Performance Events: PEBS fmt0+, Core2 events, Intel PMU driver.
        CPU0: Intel(R) Core(TM)2 Quad CPU    Q9550  @ 2.83GHz stepping 0a
        Performance Events: PEBS fmt0+, Core2 events, Intel PMU driver.
    Intel Core 2    : x2.0   x1.9
    Intel Atom N260 : x1.5   x1.4
    Intel Core 2, x86-64  : x1.9
    Intel Atom N260, i386 : x1.4
    EPT Dirty bit use bit 9 as Intel SDM definition, to avoid conflict, change
    v3: Kill #ifdef X86, this is Intel after all. Noticed by Ben Widawsky.
    Intel Core i5-2500 CPU (fam:6, model:42, step:7)
    Intel Core i5-2500 CPU (fam:6, model:42, step:7)
    on FB-DIMM/RAMBUS and modern Intel controllers.
         cpudesc : Intel(R) Xeon(R) CPU E5540 @ 2.53GHz
         cpuid : GenuineIntel,6,26,5
      updates to Intel Ivy-Bridge which info got recently released,
      perf/x86: Fix Intel shared extra MSR allocation
     "A bunch of fixes for Intel and exynos, nothing too major, a new intel
    Intel-iommu initialization doesn't currently reserve the memory
      acpi_video: Intel video is not always i915
    perf/x86: Fix Intel shared extra MSR allocation
    when Intel extra_reg allocation changes event state.
    perf/x86: Fix Intel shared extra MSR allocation
    when Intel extra_reg allocation changes event state.
    Intel platforms: NHM EP/EX, WSM EP, SNB EP/EP4S, and thus fixes the
    Intel Software Developers Manual vol2 says they have
    acpi_video: Intel video is not always i915
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
      to properly represent the Intel i3/i5/i7, Xeon 3xxx/5xxx/7xxx, and
      Intel E5-xxxx memory controllers.
      None of the above premises is true on Intel memory controllers since
    supported only 4GB: but now Intel's D2700MUD boards support 8GB, and
       * Support for 5 new chipsets: Intel's ICH LPC and SCH Centerton,
      gpio: Add Intel Centerton support to gpio-sch
    For example, on an Intel motherboard where the DMI table is reliable,
    Also, modern Intel controllers seem to be capable of handling such
      watchdog: Add watchdog driver for Intel Atom E6XX
    watchdog: Add watchdog driver for Intel Atom E6XX
    Intel Atom E6XX (TunnelCreek) processor.
          skid now, like PEBS does on the Intel side, because it takes
      xhci: Add Intel U1/U2 timeout policy.
    gpio: Add Intel Centerton support to gpio-sch
    This patch adds the Intel Centerton processor device ID for GPIO.
      Intel-VT-d specific IRQ remapping details and introducing struct
    The Intel Windows folks are disabling hub-initiated LPM for all USB
    xhci: Add Intel U1/U2 timeout policy.
    All Intel xHCI host controllers support USB 3.0 Link Power Management.
    An example will be provided for the Intel xHCI host controller in the
    host-specific delay to process the ERDY should be.  The Intel HW
      x86/microcode: Ensure that module is only loaded on supported Intel CPUs
    MAINTAINERS: Update qib and ipath entries from QLogic to Intel
    Add gpio support for Intel MSIC chips found in Intel Medfield platforms.
    lpc_sch: Add Intel Centerton Multifunction Device support
    This patch adds the Intel Centerton processor DeviceID for the
    pci_ids: Add Intel Centerton Legacy Block DeviceID
     "Two fixes from Intel, one a regression, one because I merged an early
    x86/microcode: Ensure that module is only loaded on supported Intel CPUs
    Remove the Intel specific interfaces from dmar.h and remove
    remapping enabled is Intel specific too. So move it to the
    The files contain code mostly relevant for the Intel
    This cpuid range does not exist on real HW and Intel spec says that
     "Some minor fixes from Intel and a radeon fix.
    Lynx Point Platform Controller Hub (PCH) chipset from Intel.  This patch
    xhci: isoc, Intel xHCI, and suspend races.
    The third and fourth patches fix issues seen on Intel xHCI host controllers.
    Intel Lynx Point chipset.
    xhci: Add Lynx Point to list of Intel switchable hosts.
    The upcoming Intel Lynx Point chipset includes an xHCI host controller
    the Intel Panther Point xHCI host.  This time, ports from both EHCI
    "Intel xhci: Support EHCI/xHCI port switching."
    with an Intel Panther Point chipset, the PCI quirks code or the EHCI
    "Intel xhci: Support EHCI/xHCI port switching."
    mfd: Convert Intel MSIC driver to use devm_* interfaces.
    gpio: Add support for Intel ICHx/3100/Series[56] GPIO
    This driver works on many Intel chipsets, including the ICH6, ICH7,
    Additional Intel chipsets should be easily supported if needed, eg the
    mfd: Add LPC driver for Intel ICH chipsets
    Some boards such as the Intel D2700MUD allow you to have over 4GB of RAM.
    DMI: Intel Corporation S2600CP/S2600CP, BIOS SE5C600.86B.99.99.x032.072520111118 07/25/2011
    Pid: 1, comm: swapper/0 Not tainted 3.4.0-rc2upstream-00001-gf5154e8 #1 Intel Corporation S2600CP/S2600CP
    Pid: 5036, comm: insmod Tainted: G           O 3.4.0-rc2upstream-dirty #2 Intel Corporation S2600CP/S2600CP
    with a dual core hyperthread Intel i5-2520M cpu with 3M of cpu cache.
      Pid: 129, comm: kworker/u:3 Not tainted 3.3.0-rc5-isci+ #1 Intel Corporation SandyBridge Platform/To be filled by O.E.M.
    00:16.3 Serial controller: Intel Corporation Patsburg KT Controller (rev 05) (prog-if 02 [16550])
           Subsystem: Intel Corporation Device 7270
    serial/8250_pci: Clear FIFOs for Intel ME Serial Over Lan device on BI
    When using Serial Over Lan (SOL) over the virtual serial port in a Intel
      ata_piix: IDE-mode SATA patch for Intel DH89xxCC DeviceIDs
    was introduced as an architectural MSR by Intel @ P6.
    Code paths that can touch this MSR invalidly are when vendor == Intel &&
    As a result, most wifi clients (aside from Intel STAs on Windows)
    Intel spec says that TMR needs to be set/cleared
      Intel has 3 regression fixers (more info in intel merge commit), along
    ata_piix: IDE-mode SATA patch for Intel DH89xxCC DeviceIDs
    This patch adds the IDE-mode SATA DeviceIDs for the Intel DH89xxCC PCH.
    made sure it doesn't break Intel host controllers.  I have not heard
    The DMA functionality fails to work on some Intel based platforms. Some
    recent Intel platforms have an IOMMU. Transferring the DMA descriptors,
    KVM: x86: expose Intel cpu new features (HLE, RTM) to guest
    Intel recently release 2 new features, HLE and RTM.
    hanging. This effects Intel Xeon C55xx, C35xx, E5-2600.
     "This pull just contains a forward of the Intel fixes from Daniel.
      Disable MCP limit exceeded messages from Intel IPS driver
         E Robertson and Alan Cox @ Intel.
    Disable MCP limit exceeded messages from Intel IPS driver
     * Intel PCH now supports 8-bit bus transfers.
      mmc: sdhci-pci: allow 8-bit bus width for Intel PCH
    * Intel Sandy Bridge i7-2620M 4Mb L3
    CPU: Intel Sandy Bridge i7-2620M 4Mb L3
      i2c-i801: Add device IDs for Intel Lynx Point
    the rest. But the problem is broader than that, only one Intel driver (ixgb)
    Intel drivers and follow established convention.
    mmc: sdhci-pci: allow 8-bit bus width for Intel PCH
    i2c-i801: Add device IDs for Intel Lynx Point
    Add the SMBus controller device IDs for the Intel Lynx Point PCH.
    Intel devices.
     - i740fb to support those old Intel chips
     3) new Intel SATA PCI IDs
      ata_piix: IDE-mode SATA patch for Intel Lynx Point DeviceIDs
      ahci: AHCI-mode SATA patch for Intel Lynx Point DeviceIDs
          processes, (please AMD just follow Intel and let open source guys
      x86/mid/thermal: Convert to use Intel MSIC API
      x86/config: Select MSIC MFD driver on Intel Medfield platform
      x86/mid: Remove Intel Moorestown
      x86, cpufeature: Add CPU features from Intel document 319433-012A
    On Intel CPUs the processor typically uses the highest frequency
    Newer memory controllers, like the ones found on Intel Sandy Bridge and
    I can't find any documentation supporting this behavior in Intel 5100
    [1] Intel® 5100 Memory Controller Hub Chipset
    [1] Intel 5100 Memory Controller Hub Chipset Doc.Nr: 318378
       the tooling side, on CPUs that support it.  (modern x86 Intel CPUs
      perf/x86: Add LBR software filter support for Intel CPUs
    platform-x86: intel_mid_thermal: convert to use Intel MSIC API
    Intel MSIC MFD driver provides common register access interface to the
    Same commit to Intel by ajax in 9962c9252e46eda7058067cbe73bdf1ed74b0d37
    The VRM model table was missing several Intel CPUs, resulting in wrong VRM table
    Register in the configuration space of some Intel PCI graphics adapters,
    Tested on Intel/ARM.
    Tested on Intel/ARM.
    Tested on Intel/ARM.
    Tested on Intel/ARM.
     "Two minor updates from Jesse for Intel SNB fixes, and a few fixes from
      Samsung for exynos.  The pull req has Alan's commit in it since Intel
    Intel Core2 T8100 (fam:6, model:23, step:6):
     x86_64, Intel Core 2, ~0.5% faster
     i386, Intel Atom N270, ~1% faster
    ata_piix: IDE-mode SATA patch for Intel Lynx Point DeviceIDs
    This patch adds the IDE-mode SATA DeviceIDs for the Intel Lynx Point PCH.
    ahci: AHCI-mode SATA patch for Intel Lynx Point DeviceIDs
    This patch adds the AHCI-mode SATA DeviceIDs for the Intel Lynx Point PCH.
    Intel employees changed it, we can also relicense
    [   21.725323] ioatdma: Intel(R) QuickData Technology Driver 4.00
    an adverse effect on PCMCIA support on Intel StrongARM and probably PXA
    x86/mid/thermal: Convert to use Intel MSIC API
    Intel MSIC MFD driver provides common register access interface
    With SandyBridge, Intel has changed these Socket PCI devices to
    In this version, the Intel x86 code simply flushes (resets) the LBR
     - ALL but Intel x86 architecture
    perf/x86: Add LBR software filter support for Intel CPUs
    The SW filter is enabled on all Intel processors. It is bypassed
    perf/x86: Implement PERF_SAMPLE_BRANCH for Intel CPUs
    This patch implements PERF_SAMPLE_BRANCH support for Intel
    perf/x86: Disable LBR support for older Intel Atom processors
    The patch adds a restriction for Intel Atom LBR support. Only
    perf/x86: Add Intel LBR mappings for PERF_SAMPLE_BRANCH filters
    filters to the actual Intel x86LBR filters, whenever they exist.
    If precise sampling is enabled on Intel x86 then perf_event uses PEBS.
    On Intel x86 PERF_SAMPLE_BRANCH_STACK is implemented using LBR,
    perf/x86: Add Intel LBR sharing logic
    The Intel LBR on some recent processor is capable
    perf/x86: Add Intel LBR MSR definitions
    not be available on all HW platforms. On Intel x86 it is
    [  848.434137] Pid: 5107, comm: kworker/u:2 Not tainted 3.2.0-isci+ #8 Intel Corporation S2600CP/S2600CP
    recommended by Intel hardware guys.
    The HP iPAQ hx4700 has 128Mb of flash provided by two Intel StrataFlash devices.
    Intel, radeon, exynos fixes.
    Intel: fixes a few Ivybridge hangs, along with fixing RC6 on SNB (still
    x86, cpufeature: Add CPU features from Intel document 319433-012A
    Add CPU features from the Intel Archicture Instruction Set Extensions
    The first fixes an issue we saw with an Intel Panther Point xHCI host,
    On some systems with an Intel Panther Point xHCI host controller, the
    Bluetooth: Add Intel copyright to mgmt files
    This patch adds the appropriate Intel copyright to mgmt files.
    Following the good example of the Intel (and more recently Atheros)
    Following the good example of the Intel (and more recently Atheros)
    Resurrect Intel740 driver: i740fb
    Intel740 graphics cards and adaptation for recent kernels. The old driver by
    xHCI bug fix for broken BIOS on some Intel systems.
    Intel systems with buggy BIOSes that don't provide a legacy PCI IRQ line
    Intel has a PCI USB xhci host controller on a new platform. It doesn't
    probe the device if the manufacturer is found to be Intel. This
    PCI: Add quirk for still enabled interrupts on Intel Sandy Bridge GPUs
    Some BIOS implementations leave the Intel GPU interrupts enabled,
    - Intel DH61CR: Affected
    - Intel DH67BL: Affected
    - Intel S1200KP server board: Affected
    According to reports on the net, the Intel DH61WW board is also affected.
    Many thanks to Jesse Barnes from Intel for helping
    with the register configuration and to Intel in general
      x86: autoload microcode driver on Intel and AMD systems v2
    The test is unnecessary because Intel wired GbE hardware older (i.e. less)
    Intel AMT: ENABLED
    Intel AMT: DISABLED
    This patch adds the HD Audio DeviceIDs for the Intel Lynx Point PCH.
    can: Kconfig: add more information about Intel EG20T PCH CAN controller
    small number of Intel-verified SFP+ modules on their NICs.  To maintain
    syscall opcode "0f05", which is not available on Intel CPUs
    Depending on the architecture (AMD or Intel) pretended by
    keep and redacted any mention of these fields from the published Intel
      watchdog: iTCO_wdt: add Intel Lynx Point DeviceIDs
    watchdog: iTCO_wdt: add Intel Lynx Point DeviceIDs
    This patch adds the TCO Watchdog DeviceIDs for the Intel Lynx Point PCH.
    x86: autoload microcode driver on Intel and AMD systems v2
    Use the new x86 cpuid autoprobe interface for the Intel coretemp
    This enables auto-loading of the VIA and Intel specific drivers
    with a reference to the Intel Software Developers manual which
    x86/config: Select MSIC MFD driver on Intel Medfield platform
    On Intel Medfield platform we use MSIC MFD driver to create
    x86/mid: Remove Intel Moorestown
     (KVM: expose latest Intel cpu new features (BMI1/BMI2/FMA/AVX2) to guest)
    Examples on my dual socket quad core ht machine (Intel CPU E5540
    The way this driver was added by f0ae849 (usb: Add Intel Langwell USB
    introduced a regression on machines with Intel controller and Nvidia
    align_buffer_size when an Intel controller is found, and the Nvidia
    HDMI controller is probed after Intel although Nvidia chips require
      x86/kprobes: Fix typo transferred from Intel manual
    igb: Update Copyright on all Intel copyrighted files.
    ML7831 is companion chip for Intel Atom E6xx series.
    The Intel documentation at
    function on recent Intel CPUs. But it does not return mwait
    RDRAND for Intel architectures), use it to initialize /dev/random's
    x86/kprobes: Fix typo transferred from Intel manual
    This is what the Intel manuals show, but it's not correct.
     * Runtime PM support for Intel Medfield SDIO.
    Performance of twofish-x86_64-3way on Intel Pentium 4 and Atom is lower than
    necessary to have the Intel x86 architecture manual open on the page
    the reboot path broke Intel Nehalem and Westmere boxes when
    Intel PRM Vol 3 - Display Registers Updated -
    devices that are capable of doing 64-bit DMAs (like an Intel e1000) do
    Machine checks on Intel cpus interrupt execution on all cpus, regardless
           prompt "Intel MID APB Timer Support" if X86_INTEL_MID
    PMU virtualization needs to talk to Intel-specific bits of perf; these are
    KVM: expose latest Intel cpu new features (BMI1/BMI2/FMA/AVX2) to guest
    Intel latest cpu add 6 new features, refer http://software.intel.com/file/36945
    ICH10 and Intel Series 5 chipset specs. It also makes ioapic_mmio_write
    On recent Intel processors, we could have achieved the same goal by using
    On some of the recent Intel SNB platforms, by default bios is pre-enabling
    perf events: Add Intel x86 mapping for PERF_COUNT_HW_REF_CPU_CYCLES
    Add event maps for Intel x86 processors (with architected PMU v2 or later).
    perf events: Enable raw event support for Intel unhalted_reference_cycles event
    unhalted_reference_cycles event avaialble since Intel Core 2 processors.
    gma500: Add support for Intel GMBUS
    mode, 1080@60i. The Intel driver does not clear all the interlaced bits.
      ALSA: HDA: Use LPIB Position fix for Intel SCH Poulsbo
    The Intel x86_64 specification, however, says that the result of BSR/BSF in
    such a case is undefined.  That said, when queried, one of the Intel CPU
    architects said that the behaviour on all Intel CPUs is that:
    Further, it was indicated that they (Intel) are unlikely to get away with
    ALSA: HDA: Use LPIB Position fix for Intel SCH Poulsbo
    ML7831 is companion chip for Intel Atom E6xx series.
    The controller chip is an Intel Poulsbo 8086:811b (rev 07) controller,
    Intel has asked that this driver now be removed from the tree, and I am
    Intel CPUs report non-available architectural events in cpuid leaf
    code is running (Intel without VT-d, AMD without GART, IBM Calgary and Xen PV
    Although Intel's manual[1] says bit 1 of it shall be set to 1,
    [1] Intel(R) 64 and IA-32 Architectures Software Developer's Manual
     > when no rotation or frequency adjustment is needed. On Intel CPU this
      x86/rtc, mrst: Don't register a platform RTC device for for Intel MID platforms
      x86/mtrr: Resolve inconsistency with Intel processor manual
      perf/x86: Enable raw event access to Intel offcore events
    x86/rtc, mrst: Don't register a platform RTC device for for Intel MID platforms
    Intel MID x86 platforms have a memory mapped virtual RTC
    x86/mtrr: Resolve inconsistency with Intel processor manual
    Following is from Notes of section 11.5.3 of Intel processor
    For the Pentium 4 and Intel Xeon processors, after the sequence of
    Since new Intel software developers manual introduces
    On the Intel MID devices SCU commands are issued to manage power
    On a Intel Nehalem or even AMD64, there are 4 counters capable
    This patch adds support for legacy Bosch CC770 and Intel AN82527 CAN
    can: cc770: add driver core for the Bosch CC770 and Intel AN82527
    This patch adds support for legacy Bosch CC770 and Intel AN82527 CAN
    can: cc770: add driver core for the Bosch CC770 and Intel AN82527
    Intel Celeron T1600 (x86_64) (fam:6, model:15, step:13):
    Intel Atom N270 (i586):
    Intel Celeron T1600 (x86_64) (fam:6, model:15, step:13):
    Intel Atom N270 (i586):
    Intel Atom N270:
    Encryption/decryption of sse2-i586 vs generic on Intel Atom N270:
    Encryption/decryption of sse2-i586 vs generic on Intel Xeon E7330:
    Intel Celeron T1600 (fam:6, model:15, step:13):
    ML7831 is companion chip for Intel Atom E6xx series.
    handling on the Intel Poulsbo, Oaktrail, Cedarview and Medfield hardware.
    The Intel HDMI chips (ironlake at least) are found to have ~250ms delay
     Intel Westmere
    ML7831 is companion chip for Intel Atom E6xx series.
    ML7831 is companion chip for Intel Atom E6xx series.
    ML7831 is companion chip for Intel Atom E6xx series.
    perf/x86: Enable raw event access to Intel offcore events
    Note: Intel IOMMU hardware doesn't support arbitrary page sizes,
    because Intel's IOMMU page size capabilities seem to have the potential
    Intel Celeron T1600 (fam:6, model:15, step:13):
    Intel Celeron T1600 (fam:6, model:15, step:13):
    Input: usbtouchscreen - add ELO IntelliTouch 2700 support
    Both AMD and Intel i7 EDAC drivers use MCE features and are thus
    [  229.214401] Pid: 5, comm: kworker/u:0 Not tainted 3.0.0-isci-11.7.29+ #30.353196] Buffer  Intel Corporation Stoakley/Pearlcity Workstation
    ML7831 is companion chip for Intel Atom E6xx series.
      PCI: Workaround for Intel MPS errata
    PCI: Workaround for Intel MPS errata
    Intel 5000 and 5100 series memory controllers have a known issue if read
    Intel Medfield platform blocks access to eMMC boot partitions which
    mfd: Add Intel MSIC driver
    Add support for Intel MSIC chip found on Intel Medfield platforms. This
    Convert the Intel IOMMU driver to use the new interface for
     vendor_id  : GenuineIntel
     model name : Intel(R) Xeon(R) CPU           E7330  @ 2.40GHz
    Encryption/decryption of twofish 3-way vs x86_64-asm on Intel Xeon E7330:
    speed tests on AMD Phenom II (~5% on Intel Xeon E7330).
    intel: Output microcode revision in /proc/cpuinfo") did it for Intel.
    decimal format but both AMD and Intel patch levels are handled as hex
    This is patch for Conexant codec of Intel HDA driver, adding new quirk
    update level on Intel CPUs. This patch adds a new "microcode"
    Intel does not have guest/host-only bit in perf counters like AMD
    This patch adds GO/HO tracking to Intel perf code and provides interface
    ata_piix: make DVD Drive recognisable on systems with Intel Sandybridge chipsets(v2)
    This quirk patch fixes one kind of bug inside some Intel Sandybridge
     # cpudesc : Intel(R) Core(TM)2 Quad CPU Q6600 @ 2.40GHz
     # cpuid : GenuineIntel,6,15,11
     # cpudesc : Intel(R) Core(TM)2 Quad CPU Q6600 @ 2.40GHz
     # cpuid : GenuineIntel,6,15,11
        HDA Intel 0000:20:01.0: PCI INT A -> GSI 17 (level, low) -> IRQ 17
        HDA Intel 0000:20:01.0: setting latency timer to 64
    useful for people who are very used to the Intel syntax.
    1. Somewhat suprisingly, according to the Intel spec, if L1 allows WRMSR to
    KVM: Intelligent device lookup on I/O bus
    Add ELD support for Intel Eaglelake, IbexPeak/Ironlake,
     http://download.intel.com/technology/computing/vptech/Intel(r)_VT_for_Direct_IO.pdf
    The Intel Panther Point xHCI host tracks SuperSpeed endpoints in a
    Sometimes, when a USB 3.0 device is disconnected, the Intel Panther
    ML7831 is companion chip for Intel Atom E6xx series.
    ML7831 is completely compatible for Intel EG20T PCH.
    Intel validation group).
    xhci: Add software BW checking quirk to Intel PPT xHCI
    The xHCI host controller in the Intel Panther Point chipset needs to have
    disabled while we are trying to issue a request. For example on Intel
    supposed. Again on Intel Medfield platform we get:
    [    4.185608] Pid: 4, comm: kworker/0:0 Not tainted 3.0.0+ #240 Intel Corporation Medfield/iCDKA
    the older Intel SSD drives and any other SATA drive that may exhibit the
    PORT_RESUME. In Intel Oaktrail platform, MPH (Multi-Port Host
    As described at [1] some STAs (i.e. Intel 5100 Windows) can end up
    exact behavior during a stress test between a rt2800pci AP and a Intel
    xscale: Move the Intel XScale IXP drivers
    Move the Intel XScale IXP drivers into drivers/net/ethernet/xscale/
    i825xx: Move the Intel 82586/82593/82596 based drivers
    intel: Move the Intel wired LAN drivers
    Moves the Intel wired LAN drivers into drivers/net/ethernet/intel/ and
    Both AMD and Intel i7 EDAC drivers use MCE features and are thus
    path - I do not have H/W for it and 64-bit PPC VMs (qemu on Intel)
    Tested and enabled on Intel HDA controllers. Option is disabled by
      mrst_pmu: driver for Intel Moorestown Power Management Unit
    mrst_pmu: driver for Intel Moorestown Power Management Unit
    flag differently when the bridge vendor is Intel. If the self member is
    Intel has introduced a new RDRAND instruction, a Digital Random Number
      cpupower: Show Intel turbo ratio support via ./cpupower frequency-info
    IA32-Intel Devel guide Volume 3A - 14.3.2.1
    cpupower: Show Intel turbo ratio support via ./cpupower frequency-info
    It shows on Intel machines supporting Turbo Boost how many cores
    Intel-specific tools in tools/power/x86
      tpm_tis: Probing function for Intel iTPM bug
    This saves about 200ms of resume time on dual core Intel Atom N5xx based
      ahci: RAID-mode SATA patch for Intel Panther Point DeviceIDs
    Both AMD IOMMU and Intel VT-d2 hardware support interrupt
    the Intel side.  Users wishing to re-enable device assignment
    ahci: RAID-mode SATA patch for Intel Panther Point DeviceIDs
    This patch adds an additional SATA RAID controller DeviceID for the Intel Panther Point PCH.
        CPU: Intel Architectural Perfmon, speed 2400.15 MHz (estimated)
    Other Intel devices seem to use the stored eeprom value for initial WoL
    same as the default for most Intel and non-Intel hardware currently
    binaries for the Intel analysis side; both read the PPC perf.data
    mmc: sdhci-pci: allow 8-bit bus width for Intel Medfield eMMCs
    As a result, WSM-EP, SNB, and later hardware from Intel will run in its
    (Intel Virtualization Technology for Directed I/O:
    http://download.intel.com/technology/computing/vptech/Intel(r)_VT_for_Direct_IO.pdf)
    tpm_tis: Probing function for Intel iTPM bug
    This patch introduces a function for automatic probing for the Intel iTPM
    The probing for the Intel iTPM is only invoked if the user has not passed
    modprobe tpm_tis interrupts=1 [add 'itpm=1' for Intel TPM ]
    The IRTE is defined in Sec 9.5 of the Intel VT-d Specification.
        00:00.0 Host bridge: Intel Corporation N10 Family DMI Bridge
        00:02.0 VGA compatible controller: Intel Corporation N10 Family Integrated Graphics Controller
        00:02.1 Display controller: Intel Corporation N10 Family Integrated Graphics Controller
        00:1b.0 Audio device: Intel Corporation N10/ICH 7 Family High Definition Audio Controller (rev 02)
        00:1c.0 PCI bridge: Intel Corporation N10/ICH 7 Family PCI Express Port 1 (rev 02)
        00:1c.3 PCI bridge: Intel Corporation N10/ICH 7 Family PCI Express Port 4 (rev 02)
        00:1d.0 USB Controller: Intel Corporation N10/ICH 7 Family USB UHCI Controller #1 (rev 02)
        00:1d.1 USB Controller: Intel Corporation N10/ICH 7 Family USB UHCI Controller #2 (rev 02)
        00:1d.2 USB Controller: Intel Corporation N10/ICH 7 Family USB UHCI Controller #3 (rev 02)
        00:1d.3 USB Controller: Intel Corporation N10/ICH 7 Family USB UHCI Controller #4 (rev 02)
        00:1d.7 USB Controller: Intel Corporation N10/ICH 7 Family USB2 EHCI Controller (rev 02)
        00:1e.0 PCI bridge: Intel Corporation 82801 Mobile PCI Bridge (rev e2)
        00:1f.0 ISA bridge: Intel Corporation NM10 Family LPC Controller (rev 02)
        00:1f.2 SATA controller: Intel Corporation N10/ICH7 Family SATA AHCI Controller (rev 02)
    The Intel HDMI encoder can support 8bpc or 12bpc.  Set the appropriate
    Testing suggests that at least some Lenovos and some Intels will
    Some BIOSes will reset the Intel MISC_ENABLE MSR (specifically the
    for Intel devices that use another uCode image). Thus
    the Intel released X driver bits) but for console quite frankly if it's
    isci: Intel(R) C600 Series Chipset Storage Control Unit Driver
    perf_events: Add Intel Sandy Bridge offcore_response low-level support
    This patch adds Intel Sandy Bridge offcore_response support by
    perf_events: Update Intel extra regs shared constraints management
    used for offcore_response events on Intel Nehalem/Westmere. The
      watchdog: Intel SCU Watchdog: Fix build and remove duplicate code
      8250_pci: add -ENODEV code for Intel EG20T PCH
    watchdog: Intel SCU Watchdog: Fix build and remove duplicate code
    Trying to build the Intel SCU Watchdog fails for me with gcc 4.6.0 -
    00:03.0 Communication controller [0780]: Intel Corporation Mobile 4 Series Chipset MEI Controller [8086:2a44] (rev 07)
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
    Xeon E5520 + Intel S5520UR MB).  He is using Cyrus IMAPd and it's built on
    Intel motherboard turn on zone_reclaim_mode by default and traditional
    ALSA: hda - Fix SSYNC register value for non-Intel controllers
    SSYNC register was once defined as 0x34-37 in the old Intel datasheet,
    platform such as Intel CE4100.
      PM / Intel IOMMU: Fix init_iommu_pm_ops() for CONFIG_PM unset
    ML7213 is companion chip of Intel Atom E6xx series for IVI(In-Vehicle Infotainment).
    ML7213 is compatible for Intel EG20T PCH.
    PM / Intel IOMMU: Fix init_iommu_pm_ops() for CONFIG_PM unset
    134fac3f457f3dd753ecdb25e6da3e5f6629f696 (PCI / Intel IOMMU: Use
    * Intel Ibex Peak laptop. This model is the new 1 codec n converters m
    NVIDIA GeForce 520 and Intel Ibex Peak. A future change will modify the
    8250_pci: add -ENODEV code for Intel EG20T PCH
    Intel EG20T PCH has UART device which is compatible with 8250.
    1. Intel C1E is somehow involved
      Intel xhci: Limit number of active endpoints to 64.
      Intel xhci: Ignore spurious successful event.
      Intel xhci: Support EHCI/xHCI port switching.
      Intel xhci: Add PCI id for Panther Point xHCI host.
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
    Intel xhci: Limit number of active endpoints to 64.
    fail.  This patch adds a new xHCI quirk for these Intel hosts, and the new
    Intel xhci: Ignore spurious successful event.
    Intel xhci: Support EHCI/xHCI port switching.
    The Intel Panther Point chipsets contain an EHCI and xHCI host controller
    the Intel chipset group to release this patch early to allow good Linux
    This driver implements an Extra ACPI EC driver for products based on Intel
    Intel xhci: Add PCI id for Panther Point xHCI host.
    This adds the PCI ID for the xHCI (USB 3.0) host controller in the Intel
         Intermittent problem with BogoMIPs calculation on Intel AP CPUs -
       Re: bogomips discrepancy on Intel Core2 Quad CPU -
       and all ATI/AMD and Intel codecs. I doubt this will be a performance
    The Intel manual changed the name of the CPUID bit to match the
    instruction name. We should follow suit for sanity's sake. (See Intel SDM
      i2c-i801: SMBus patch for Intel Panther Point DeviceIDs
    i2c-i801: SMBus patch for Intel Panther Point DeviceIDs
    This patch adds the SMBus controller DeviceID for the Intel Panther Point PCH.
    RDTSC is completely unordered on modern Intel and AMD CPUs.  The
    Intel manual says that lfence;rdtsc causes all previous instructions
      x86/PCI: irq and pci_ids patch for Intel Panther Point DeviceIDs
      Intel PTI implementaiton of MIPI 1149.7.
      HID: hid-multitouch: add support for Elo TouchSystems 2515 IntelliTouch Plus
      ALSA: hda - add Intel Panther Point HDMI codec id
    On various newer Intel systems the PCI bus(ses) the non-core devices
    ALSA: hda - add Intel Panther Point HDMI codec id
      x86, cpu: Change NOP selection for certain Intel CPUs
     - on at least some Intel cores, prefetch(NULL) ends up with some
    HID: hid-multitouch: add support for Elo TouchSystems 2515 IntelliTouch Plus
    This patch adds support for Elo TouchSystems 2515 IntelliTouch Plus
            and interrupt (shared, with Intel GFX on some chipsets
    Intel processors are adding enhancements to REP MOVSB/STOSB and the use of
    Intel processors are adding enhancements to REP MOVSB/STOSB and the use of
    According to Chapter 10 of Intel Software Developer Manual
    solution for Intel mobile platforms starting with the
    Intel PTI implementaiton of MIPI 1149.7.
    through an Intel Penwell PTI port and out of the mobile
    and other parts of an Intel mobile solution, the PTI driver
    an Intel Atom (non-netbook) mobile device containing a MIPI
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
    Intel 3000 chipset, and write-combining is enabled, the controller
      ptrace.  This is e.g. on Intel the "orig_eax" register; on Sparc the kernel
    (called if a guest running on AMD was migrated to an Intel host)
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
    x86/PCI: irq and pci_ids patch for Intel Panther Point DeviceIDs
    This patch adds the LPC Controller DeviceIDs for the Intel Panther Point PCH.
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
      perf events, x86: Fix Intel Nehalem and Westmere last level cache event definitions
    Tested on GR-LEON4-ITX board (LEON4/GRLIB with GRUSBHC) and x86 with Intel
    perf events, x86: Fix Intel Nehalem and Westmere last level cache event definitions
    The Intel Nehalem offcore bits implemented in:
      e994d7d23a0b: perf: Fix LLC-* events on Intel Nehalem/Westmere
    Extend the Intel SandyBridge PMU driver with definitions
    Extend the Intel Westmere PMU driver with definitions for generic front-end and
    perf, x86: Add new stalled cycles events for Intel and AMD CPUs
    Extend the Intel and AMD event definitions with generic front-end and
    Use the UOPS_EXECUTED.*,c=1,i=1 event on Intel CPUs - it is a rather
      watchdog: iTCO_wdt: TCO Watchdog patch for Intel Panther Point PCH
    watchdog: iTCO_wdt: TCO Watchdog patch for Intel Panther Point PCH
    This patch adds the TCO Watchdog DeviceIDs for the Intel Panther Point PCH.
     Since this driver is only used with Intel x86 motherboard chipsets,
      ahci: AHCI-mode SATA patch for Intel Panther Point DeviceIDs
      ata_piix: IDE-mode SATA patch for Intel Panther Point DeviceIDs
    ahci: AHCI-mode SATA patch for Intel Panther Point DeviceIDs
    This patch adds the AHCI-mode SATA DeviceIDs for the Intel Panther Point PCH.
    ata_piix: IDE-mode SATA patch for Intel Panther Point DeviceIDs
    This patch adds the IDE-mode SATA DeviceIDs for the Intel Panther
      perf, x86: Update/fix Intel Nehalem cache events
    perf, x86: Update/fix Intel Nehalem cache events
    Andi Kleen pointed out that the Intel offcore support patches were merged
     | Some raw events -- like the Intel OFFCORE events -- support additional
     | For example on a multi socket Intel Nehalem:
      e994d7d23a0b: perf: Fix LLC-* events on Intel Nehalem/Westmere
    Intel VT-d Protected Memory Regions (PMRs) are supposed to be disabled,
    ALSA: hda - ALSA HD Audio patch for Intel Panther Point DeviceIDs
    This patch adds the HD Audio Controller DeviceIDs for the Intel Panther Point PCH.
    x86, cpu: Change NOP selection for certain Intel CPUs
    Due to a decoder implementation quirk, some specific Intel CPUs
    firmware. Mike has tested Chelsio and Intel cards.
    This fixes aggregation problems with Intel 5100 Windows STAs (and maybe
    This fixes aggregation problems with Intel 5100 Windows STAs (and maybe
    Since Intel no longer supports 3945, there is no chance to get proper
    This is the basic thermal sensor driver for Intel MID platform using the
      PCI / Intel IOMMU: Use syscore_ops instead of sysdev class and sysdev
      perf, x86: Fix Intel fixed counters base initialization
    of predefined events Intel releases for each CPU has some events which
      pci_ids: Add Intel Tunnel Creek LPC Bridge device ID.
    There are two different variations on how Intel hardware addresses the
    There are two different variations on how Intel hardware addresses the
    PCI / Intel IOMMU: Use syscore_ops instead of sysdev class and sysdev
    The Intel IOMMU subsystem uses a sysdev class and a sysdev for
    Intel Poulsbo SCH and Tunnel Creek provide almost the
    pci_ids: Add Intel Tunnel Creek LPC Bridge device ID.
      i2c-i801: SMBus patch for Intel DH89xxCC DeviceIDs
    i2c-i801: SMBus patch for Intel DH89xxCC DeviceIDs
    Add the SMBus Controller DeviceIDs for the Intel DH89xxCC PCH.
    perf, x86: Fix Intel fixed counters base initialization
      PCI/lpc: irq and pci_ids patch for Intel DH89xxCC DeviceIDs
      gpio; Make Intel chipset gpio drivers depend on x86
      watchdog: Intel SCU Watchdog Timer Driver for Moorestown and Medfield platforms.
    gpio; Make Intel chipset gpio drivers depend on x86
    A correction to Intel cpu model CPUID data (patch queued)
    this MSR, a general description exists in Intel's developer's
    be modified pending clarification from Intel.
      ahci: AHCI mode SATA patch for Intel Patsburg SATA RAID controller
    watchdog: Intel SCU Watchdog Timer Driver for Moorestown and Medfield platforms.
    Intel Archiecture Software Developer's Manual section 7.1.3 specifies that a
    Failure to do so can lead to unspecified behavior (Intel XMC erratas include
    Hardware timestamping for Intel 82580 didn't work in either 2.6.36 or
    2.6.37. Comparing it to Intel's igb-2.4.12 I found that the
    ML7213 is companion chip of Intel Atom E6xx series for IVI(In-Vehicle Infotainment).
    ML7213 is completely compatible for Intel EG20T PCH.
    ahci: AHCI mode SATA patch for Intel Patsburg SATA RAID controller
    This patch adds an updated SATA RAID DeviceID for the Intel Patsburg PCH.
    although this looks to be only defined on Intel systems and has a
    Add support to the ndo_fcoe_ddp_target() to allow the Intel 82599 device to
    Successfully tested by me on a Dell and Intel whitebox which exhibited
    perf: Fix LLC-* events on Intel Nehalem/Westmere
    On Intel Nehalem and Westmere CPUs the generic perf LLC-* events count the
    Intel Nehalem/Westmere have a special OFFCORE_RESPONSE event
    - Adds support to the Intel perf_event core to schedule per
    This patch updates PEBS event constraints for Intel Atom, Nehalem, Westmere.
    In this 3rd version, we drop BR_INST_RETIRED.MISPRED from Intel Atom as it does
    o both Intel Nehalem and Westmere. I misssed those in the earlier patches.
    perf, x86: Add Intel SandyBridge CPU support
    chip for the Atom E6xx series and compatible with the Intel EG20T
    Intel 82580 to timestamp IPv6 packets.
    igb: Update Intel copyright notice for driver source.
    in the Intel internal documention according to Chris Wilson).
    staging: gma500: Intel GMA500 staging driver
    Intel 945-GME.
    The current code does not follow Intel documentation: It misses some things
    Intel WiFi devices 3945 and 4965 now have their own driver in the folder
    Intel WiFi devices 3945 and 4965 now have their own driver in the folder
    "mXT224" is used in the Intel mid firmware in SFI tables to identify the
    [ tglx: A sane timer on an Intel chip - I can't believe it ]
        PCI: SR-IOV quirk for Intel 82576 NIC
        Please refer to Intel 82576 Gigabit Ethernet Controller Datasheet
    The DMA latency issue is observed only in Intel pinetrail platforms
    issue in Intel pinetrail platfroms in user space using any one of
    This lower CPU usage from ~10% to ~2% on Intel Atom when running
    PCI/lpc: irq and pci_ids patch for Intel DH89xxCC DeviceIDs
    This patch adds the LPC Controller DeviceIDs for the Intel DH89xxCC PCH.
    was not officially supported by Intel at the time when Pentium-III
    when in AP-mode (kworker at ~50% on Intel Atom N270). By batching commands
    ML7213 is companion chip of Intel Atom E6xx series for IVI(In-Vehicle Infotainment).
    ML7213 is completely compatible for Intel EG20T PCH.
    ML7213 is companion chip of Intel Atom E6xx series for IVI(In-Vehicle Infotainment).
    ML7213 is completely compatible for Intel EG20T PCH.
    Intel PCI_CLASS_DISPLAY devices (and functions) to work in multi-gpu
      ahci: AHCI mode SATA patch for Intel DH89xxCC DeviceIDs
    ahci: AHCI mode SATA patch for Intel DH89xxCC DeviceIDs
    This patch adds the AHCI-mode SATA DeviceID for the Intel DH89xxCC PCH.
    Under Dell Inspiron 1525, and Intel SandyBridge SDP's the
    This patch enables support for Intel i340 Quad Port Fiber Adapter.
    The ML7213 is companion chip for Intel Atom E6xx series.
    The ML7213 is completely compatible for Intel EG20T PCH.
    ASoC: Add dependency on INTEL_SCU_IPC for Intel MID drivers
    The ML7213 is companion chip for Intel Atom E6xx series.
    The ML7213 is completely compatible for Intel EG20T PCH.
      x86/PCI: irq and pci_ids patch for Intel Patsburg
    case for Intel and Nvidia HDMIs, where hdmi_pcm_open() is called.
      i2c-eg20t: add driver for Intel EG20T
      watchdog: iTCO_wdt: TCO Watchdog patch for Intel DH89xxCC PCH
      watchdog: iTCO_wdt: TCO Watchdog patch for Intel NM10 DeviceIDs
    ML7213 is a companion chip for Intel Atom E6xx series.  This driver can be
    Intel_idle driver uses CLOCK_EVT_NOTIFY_BROADCAST_ENTER
    watchdog: iTCO_wdt: TCO Watchdog patch for Intel DH89xxCC PCH
    This patch adds the DeviceIDs for TCO Watchdog on the Intel DH89xxCC PCH.
    watchdog: iTCO_wdt: TCO Watchdog patch for Intel NM10 DeviceIDs
    This patch adds the Intel NM10 DeviceIDs for iTCO Watchdog.
    I have tested it on a PQ7-M102XL (Intel Atom) board.
    of Intel(R) Turbo Boost Technology.
    On Intel Core i3/i5/i7 (Nehalem) and newer processors,
      x86, cpu: Clear XD_DISABLED flag on Intel to regain NX
    This improves the IGD/DIS picking using firstly if Intel, then
    i2c-eg20t: add driver for Intel EG20T
    I2C driver for Intel EG20T PCH
    This driver supports only Intelligent Ethernet Adapters.
    Documentation/networking: Update Intel Wired LAN docs
    - Update the Intel Wired LAN documentation with the latest
    on Intel Moorestown platform, at the same time it provides a general
    Recent Intel new system have different order in MADT, aka will list all thread0
    x86/PCI: irq and pci_ids patch for Intel Patsburg
    This patch adds an additional LPC Controller DeviceID for the Intel
    Wei Yonjun reported this caused a regression against Intel VGA hotplug
    As has been pointed out by Daniel Halperin some devices (e.g. Intel IWL5100)
    Atom processor and Intel 945GME gpu. The codepath for
    which was observed in Intel Pinetrail platforms.
    On platforms with Intel 7500 chipset, there were some reports of system
    delayed by two HPET clock cycles on Intel chipsets which showed
    Intel Wired LAN drivers: Use static const
    MAINTAINERS: Update Intel Wired LAN info
    Update with Intel Wired Ethernet public git trees.
    Update Intel Wired LAN ixgbevf documentation.
    Update Intel Wired LAN ixgbe documentation.
    Update Intel Wired LAN igbvf documentation.
    Update Intel Wired LAN igb documentation.
    Update Intel Wired LAN e1000e documentation.
    Update Intel Wired LAN e1000 documentation.
    With this patch, pktgen on Intel SR1625 server with two E5530
    ALSA: HDA: Remove unconnected PCM devices for Intel HDMI
    - verified on Intel 32/64 bit, Intel Atom, ST-Ericsson U8500 (ARM)
    CAN register of Intel PCH EG20T has 2 sets of interface register.
      watchdog: iTCO_wdt: TCO Watchdog patch for Intel Patsburg PCH
    watchdog: iTCO_wdt: TCO Watchdog patch for Intel Patsburg PCH
    This patch adds an additional LPC Controller DeviceID for the Intel Patsburg PCH for TCO Watchdog.
    Intel.  Thanks for all the fish.
    UART driver of Intel EG20T(Topcliff) PCH
    Intel EG20T PCH is the platform controller hub that is going to be used in
    Intel's general embedded platform. All IO peripherals in
    Intel EG20T PCH are actually devices sitting on AMBA bus.
    Intel EG20T PCH has UART I/F. Using this I/F, it is able to access system
       "Intel(R) Centrino(R) Wireless-N 100"
       "Intel(R) Centrino(R) Wireless-N 130"
       "Intel(R) Centrino(R) Wireless-N 1030"
       "Intel(R) Centrino(R) Advanced-N 6230"
       "Intel(R) Centrino(R) Advanced-N 6205"
       "Intel(R) Centrino(R) Wireless-N 6150"
    devices such as HDAudio or Intel SST. Disabling interrupts
    (ATI Mobility Radeon X1600) in a Intel Core-2 Duo MacBookPro
    and decryption driver that is used on the Intel mobile platform.
    This patch adds support for the EHCI IP block present on the Intel
    Intel's upcoming general embedded platform. All IO peripherals in
    crypto: aesni-intel - RFC4106 AES-GCM Driver Using Intel New Instructions
    be implemented in assembly code. The assembly code leverages Intel(R)
    x86, cpu: Clear XD_DISABLED flag on Intel to regain NX
    Intel CPUs have an additional MSR bit to indicate if the BIOS was
    cannot be inappropriately controlled by the BIOS on Intel CPUs. If, under
    Intel development code by Feng, Alek, myself into a single coherent patch
    > >       gpu: Add Intel GMA500(Poulsbo) Stub Driver
    Today's -tip fails to build due to upstream commit e26fd11 ("gpu: Add Intel
            tristate "Intel GMA500 Stub Driver"
              Choose this option if you have a system that has Intel 830M, 845G,
    ath9k: Fix a DMA latency issue for Intel Pinetrail platforms.
    Throughput was severely affected in Intel Pinetrail platforms
    This is the convention used by Intel Wimax
      i2c-i801: Add Intel Patsburg device ID
    i2c-i801: Add Intel Patsburg device ID
    Add support for the Intel Patsburg PCH SMBus Controller.
      watchdog: iTCO_wdt: TCO Watchdog patch for Intel Patsburg DeviceIDs
    iTCO_wdt: Intel TCO WatchDog Timer Driver v1.05
    iTCO_wdt: Intel TCO WatchDog Timer Driver v1.05
    watchdog: iTCO_wdt: TCO Watchdog patch for Intel Patsburg DeviceIDs
    This patch adds the Intel Patsburg (PCH) DeviceIDs for iTCO Watchdog.
      PCI: update Intel chipset names and defines
      x86/PCI: irq and pci_ids patch for Intel Patsburg DeviceIDs
      mmc: sdhci: Intel Medfield support
    Intel's upcoming general embedded platform.  All IO peripherals in
      gpu: Add Intel GMA500(Poulsbo) Stub Driver
    hand, the Intel HPET specs (1.0a) says (3.2.5.1):
    X86:    Intel P4 2-core
    gpu: Add Intel GMA500(Poulsbo) Stub Driver
    The only Wimedia LLC Protocol (WLP) hardware was an Intel i1480 chip
    a product.  This hardware and firmware is no longer available as Intel
    Intel's upcoming general embedded platform. All IO peripherals in
    the dependency on Intel IOMMU, kvm_iommu_map_pages will be a nop anyway
    (I'm currently trying to verify which steps actually matter outside Intel
    mmc: sdhci: Intel Medfield support
    Basic support for the Intel Medfield devices
    USB OTG: Add common data structure for Intel MID Platform (Langwell/Penwell)
    Intel Penwell/Langwell MID Platform OTG Transceiver drivers. After switched
    usb: Add Intel Langwell USB OTG Transceiver Driver
    on the Intel MID platforms. It folds up the original patch set which includes
    Intel's upcoming general embedded platform. All IO peripherals in
      ata: Intel IDE-R support
    It is documented in Intel specification update 290745-025, currently
    ata: Intel IDE-R support
    Intel IDE-R devices are part of the Intel AMT management setup. They don't
      x86, VT-d: Make Intel VT-d IOMMU use IOMMU_INIT_* macros.
      x86, earlyprintk: Add hsu early console for Intel Medfield platform
      x86, earlyprintk: Add earlyprintk for Intel Moorestown platform
    apparently, on a number of Intel DP55-series motherboards:
    Missed a few init functions on non-Intel platforms the first time :-(
    V4L/DVB: gspca_cpia1: Disable illuminator controls if not an Intel Play QX3
    The illuminator controls should only be available to the user for the Intel
    V4L/DVB: gspca_cpia1: Add basic v4l2 illuminator controls for the Intel Play QX3
    This patch adds basic V4L2 controls for the illuminators on the Intel
    PCI: update Intel chipset names and defines
    This patch updates the defines for Intel devices in
    x86/PCI: irq and pci_ids patch for Intel Patsburg DeviceIDs
    This patch adds the LPC Controller DeviceIDs for the Intel Patsburg PCH.
    Intel to choose the nearest online node or first node.  Fake NUMA would be
      MAINTAINERS: update Intel LAN Ethernet info
    in Intel's upcoming general embedded platform. All IO peripherals in
    x86, earlyprintk: Add hsu early console for Intel Medfield platform
    Intel Medfield platform has a high speed UART device, which
    also for Intel MID platforms like the mrst early console
    x86, earlyprintk: Add earlyprintk for Intel Moorestown platform
    Intel Moorestown platform has a spi-uart device(Maxim3110),
    MAINTAINERS: update Intel LAN Ethernet info
    Staging: sst: Intel SST audio driver
    This is the Intel SST audio driver.
      oprofile: Add Support for Intel CPU Family 6 / Model 29
      KVM: Fix reboot on Intel hosts
    KVM: Fix reboot on Intel hosts
    particularly for large send. This is fixed in this patch for all Intel e1000,
    This patch adds support for the Intel(r) DH89xxCC series. The new
    device will be using Intel(r) i347-AT4 and Marvell(r) M88E1322 and
      oprofile: Add Support for Intel CPU Family 6 / Model 22 (Intel Celeron 540)
    oprofile: Add Support for Intel CPU Family 6 / Model 29
    I tested oprofile on Intel(R) Xeon(R) CPU E7440 reporting itself as
    The DP infoframe is tested OK on Intel SandyBridge/CougarPoint platform.
    At least on Intel, adjusting the max CPUID level can expose new CPUID
    implementation using Intel New Instructions) to leverage cryptd for
      ALSA: hda_intel: ALSA HD Audio patch for Intel Patsburg DeviceIDs
    oprofile: Add Support for Intel CPU Family 6 / Model 22 (Intel Celeron 540)
    This patch adds CPU type detection for the Intel Celeron 540, which is
    comments.  I have tested this patch on an Intel Celeron 540 machine
    ALSA: hda - Reduce pci id list for Intel with class id
    Most of Intel controllers work as generic HD-audio without quirks,
    PCI_CLASS_MULTIMEDIA_HD_AUDIO for Intel so that the driver will work
    added on an Intel ICH9 chipset. Venki added a workaround (commit
    ALSA: hda_intel: ALSA HD Audio patch for Intel Patsburg DeviceIDs
    This patch adds the Intel Patsburg (PCH) HD Audio Controller DeviceIDs.
      ahci: AHCI and RAID mode SATA patch for Intel Patsburg DeviceIDs
      ata_piix: IDE Mode SATA patch for Intel Patsburg DeviceIDs
    ahci: AHCI and RAID mode SATA patch for Intel Patsburg DeviceIDs
    This patch adds the Intel Patsburg (PCH) SATA AHCI and RAID Controller
    ata_piix: IDE Mode SATA patch for Intel Patsburg DeviceIDs
    This patch adds the Intel Patsburg (PCH) IDE mode SATA Controller DeviceIDs.
    Tests with recent firmware on Intel X25-M 80GB and OCZ Vertex 60GB SSDs
    is now disadvanteous: adds 25% overhead on Intel, adds 230% on OCZ (YMMV).
    native Intel backlight controller.
    It's part of the generic Intel driver infrastructure so rename it in
    VGA compatible controller [0300]: Intel Corporation 82G33/G31 Express
    slot). Tested with an Intel ixgbe 10GE card.
    x86, VT-d: Make Intel VT-d IOMMU use IOMMU_INIT_* macros.
    from Intel and AMD, VMware ran a few experiments to compare these
    Intel and Nvidia HDMI codec drivers have own implementations of
      perf, x86: Fix Intel-nhm PMU programming errata workaround
    perf, x86: Fix Intel-nhm PMU programming errata workaround
    Affects all Nehalem-class Intel PMUs.
      Intel MID platform battery driver
    USB: UHCI: add support for Intel's wakeup flags
    vendor-specific wakeup settings found in Intel's ICHx hardware.  A
    This device is used by some of the Intel MID platforms. It's not similar
      mtd: m25p80: add support for the Intel/Numonyx {16,32,64}0S33B SPI flash chips
    So I'm resubmitting with fixes for other Intel Device Drivers with
      ALSA: hda - Add PC-beep whitelist for an Intel board
    mtd: m25p80: add support for the Intel/Numonyx {16,32,64}0S33B SPI flash chips
    present for select models of Intel cpus when people are
    oprofile: add support for Intel processor model 30
    Newer Intel processors identifying themselves as model 30 are not recognized by
    model name      : Intel(R) Xeon(R) CPU           X3470  @ 2.93GHz
    oprofile: available events for CPU type "Intel Architectural Perfmon"
    See Intel 64 and IA-32 Architectures Software Developer's Manual
    be used in Intel's upcoming general embedded platforms. This
    Intel variants don't support it.
    Power limit notification feature is published in Intel 64 and IA-32
    It is implemented first on Intel Sandy Bridge platform.
    ALSA: hda - Add PC-beep whitelist for an Intel board
    An Intel board needs a white-list entry to enable PC-beep.
    Intel SCU message formats depend upon the processor type. Replace the
    Intel Core i3/5 platforms with integrated graphics support both CPU and
    sil164 transmitters are used for DVI outputs on Intel/nvidia and ATI setups.
    Enable Intel(R) Advanced Vector Extension(AVX) for guest.
    On Intel, we call skip_emulated_instruction() even if we injected a #GP,
    On Intel, we call skip_emulated_instruction() even if we injected a #GP,
    On Intel, we call skip_emulated_instruction() even if we injected a #GP,
    The two MSRs and features are new starting with Intel's Sandy Bridge processor.
    Please check Intel 64 and IA-32 Architectures SDMV Vol 3A 14.5.6 Power Limit
    Without this patch, Intel Moorestown platform graphics unit will be
    of Intel(R) Moorestown platform and DMA controllers in Penwell of
    Intel(R) Medfield platfrom
    versions of the Intel SDM.
      wimax/i2400m: Add PID & VID for Intel WiMAX 6250
    those on the Intel Q35 chipset.
    wimax/i2400m: Add PID & VID for Intel WiMAX 6250
    It turns out that there is a bit in the _CST for Intel FFH C3
    ref: Intel Processor Vendor-Specific ACPI Interface Specification
    remapping.  Not all Intel IOMMUs have the hardware, and the
    Intel Wireless WiFi Next Gen AGN support two major categories:
     1. Intel Wireless WiFi 4965 AGN device
     2. Intel Wireless-N/Advanced-N/Ultimate-N family
    Intel has defined CPUID leaf 7 as the next set of feature flags (see
    Some x86 platforms like Intel MID platforms don't have i8042 controllers,
    This caused hibernate on Intel hardware to result in a lot of memory
      perf_events: Fix Intel Westmere event constraints
    Intel MID platform battery driver
    functionality on Intel MID platforms. This provides the basic functions.
    as documented in the Intel Architectures Software Developer's Manual.
    perf_events: Fix Intel Westmere event constraints
    Based on Intel Vol3b (March 2010), the event
    update the event table for Intel Westmere accordingly.
    Fixes to 'cpuid10_edx' to comply with Intel documentation.
    According to the Intel Manual, Volume 2A, Table 3-12, the cpuid for
    Staging: mid: Intel MID touch screen driver
    showing up on Intel CPU because events would move around more
      intel_idle: native hardware cpuidle driver for latest Intel processors
    intel_idle: native hardware cpuidle driver for latest Intel processors
    Intel Atom Processors, Intel Core i3/i5/i7 Processors
    and associated Intel Xeon processors.
    It does not support the Intel Core2 processor or earlier.
    can: Add support for Janz VMOD-ICAN3 Intelligent CAN module
    Intel Penwell chip has two 96 pins GPIO blocks, which are very similiar as
    Intel Langwell chip GPIO block, except for pin number difference. This
    While investigating Intel i5 Arrandale GPU lockups with -rc4, I
    Intel processors.
    The thermal sensors of Intel(R) CPUs can be detected by CPUID instruction,
      x86/PCI: irq and pci_ids patch for additional Intel Cougar Point DeviceIDs
      KVM: VMX: enable VMXON check with SMX enabled (Intel TXT)
      IPC driver for Intel Mobile Internet Device (MID) platforms
    Disabling PCI PME# isn't good enough, because some systems (Intel)
    In addition, the patch improves the handling of the Intel Moorestown
    [    8.328665] Intel ICH 0000:00:1f.5: PCI INT B -> GSI 17 (level, low) -> IRQ 17
    [    8.328753] Intel ICH 0000:00:1f.5: setting latency timer to 64
    KVM: VMX: enable VMXON check with SMX enabled (Intel TXT)
      x86: Improve Intel microcode loader performance
    fe:00.0 Host bridge: Intel Corporation QuickPath Architecture Generic
    IPC driver for Intel Mobile Internet Device (MID) platforms
    Intel x86 platforms.
    KVM: x86 emulator: add decoding of X,Y parameters from Intel SDM
    Add decoding of X,Y parameters from Intel SDM which are used by string
    one of them. Intel analog of VMMCALL is already marked privileged.
    When using iommu_domain_alloc with the Intel iommu, the domain address
    Add id for Intel CougarPoint HDMI audio codec.
    mtd/nand: Add Intel Moorestown/Denali NAND support
    standard PS/2 device (bare or IntelliMouse protocol).
    active (originally suggested by Gleb). Intel confirmed that this is
    Intel Wireless WiMAX Connection 5150 and 5350 devices.
    According to Intel Wimax i3200, i5x50 and i6x60 device specification documents,
    According to Intel Wimax i3200, i5x50 and i6x50 specification
    According to Intel Wimax i3200, i5x50 and i6x50 device specification
    x86/PCI: irq and pci_ids patch for additional Intel Cougar Point DeviceIDs
    This patch adds additional LPC Controller DeviceIDs for the Intel Cougar
    staging: Intel Restricted Access Region Handler
    The Intel Restricted Access Region Handler provides a buffer allocation
    the D945GCLF2 and breaks snd-hda-intel/ snd-hda-codec-realtek on the Intel
    00:1b.0 Audio device [0403]: Intel Corporation N10/ICH 7 Family High Definition Audio Controller [8086:27d8] (rev 01)
    The public Intel Xeon 5500 volume 2 datasheet describes, on page 53,
    where to find documentation on the Intel processors.
    idle at high frequency. Specifically, older Intel and various
    URLs for the Intel and AMD manuals where this is discussed in depth.
    And modify the Intel PEBS code accordingly. The PEBS implementation
    broken SPDIF output on Intel DG45FC motherboard (IDT 92HD73E1X5 codec).
    [    8.328665] Intel ICH 0000:00:1f.5: PCI INT B -> GSI 17 (level, low) -> IRQ 17
    [    8.328753] Intel ICH 0000:00:1f.5: setting latency timer to 64
    Multiple Lenovo ThinkPad models with Intel Core i5/i7 CPUs can
    For AMD's and Intel's P6 generic performance counters have pairwise
    to match the header file (and verified with ath9k's usage) and updating Intel's
    Description: When using Intel smartspeed, the patch displays a
    - Intel 865 8086:2571
    as usual. Let's do the same for standard PS/2 protocols (bare, Intellimouse
    and Intellimouse Explorer) to provide better compatibility. Thsi should fix
    Intel definitions have spilled into agp.h. Create a header file for
    e1000e on 8 core Intel
      [WATCHDOG] iTCO_wdt: TCO Watchdog patch for additional Intel Cougar Point DeviceIDs
    According to Intel Software Devel Manual Volume 3B, the
    [WATCHDOG] iTCO_wdt: TCO Watchdog patch for additional Intel Cougar Point DeviceIDs
    This patch adds the Intel Cougar Point PCH LPC Controller DeviceIDs for iTCO Watchdog.
    Download Intel&#174; Parallel Studio Eval
    See why Intel Parallel Studio got high marks during beta.
    Cc: Intel Linux Wireless <ilw@linux.intel.com>
    ARCHITECTURAL PERFORMANCE MONITORING section in the Intel 64 and IA-32
    > Again, on the Intel DP55KG board:
    > Is this something Intel has to fix or is it a bug in the kernel?
    "Intel I/O Controller Hub 9 (ICH9) Family Specification Update"
    Cc: Intel Linux Wireless <ilw@linux.intel.com>
    Intel X58 have asc7621a chip. So added X58 entry in Kconfig for asc7621.
    Intel SSDs have a limit of 0xffff as queue_max_hw_sectors(q).  Such a
    Implement the workaround for Intel Errata AAK100 and AAP53.
    Affected machines: IntelliStation Z20/Z30.  Note that the i2c-i801 driver no
    igb: add support for Intel I350 Gigabit Network Connection
    Tested this with 10 Intel 82599 ports w. TYAN S7025 E5520 CPU's.
    This patch adds support for S3 memory integrity protection within an Intel(R)
      ALSA: hda - New Intel HDA controller
    e1000e on 8 core Intel
    ALSA: hda - New Intel HDA controller
    x86: Improve Intel microcode loader performance
    Intel generic_load_microcode() logic.
    Implement simple suport Intel Last-Branch-Record, it supports all
    The Intel LBR is a FIFO of From,To addresses describing the last few
    This patch implements support for Intel Precise Event Based Sampling,
    This data is written to the Intel Debug-Store, which can be programmed
      gpio: add Intel SCH GPIO controller driver
    gpio: add Intel SCH GPIO controller driver
    mfd: Introduce lpc_sch for Intel SCH LPC bridge
    Intel Poulsbo (SCH) chipset LPC bridge controller contains several
    joint venture. These boards are now made by GE Intelligent platorms.
      i2c-i801: Add Intel Cougar Point device IDs
    i2c-i801: Add Intel Cougar Point device IDs
    Add the Intel Cougar Point (PCH) SMBus controller device IDs.
    ata_piix: IDE Mode SATA patch for Intel Cougar Point DeviceIDs
    ahci: AHCI and RAID mode SATA patch for Intel Cougar Point DeviceIDs
      ALSA: hda - enable snoop for Intel Cougar Point
    Inject #UD if guest attempts to do so. This is in accordance to Intel
    Move to/from Control Registers chapter of Intel SDM says.  "Reserved bits
    Intel/ATI - Lenovo W500/T500 - use ATPX ACPI method
    Intel/Nvidia - - use _DSM ACPI method
    v11: fix bug in resuming Intel for 2nd time.
    Tested on W500 (Intel/ATI) and T500 (Intel/ATI)
    The timberdale FPGA is found on the Intel in-Vehicle Infotainment reference board
    This patch add supports for the radio system on the Intel Russellville board.
    driver. The drive works fine with this enabled on an Intel AHCI so
    ALSA: hda - enable snoop for Intel Cougar Point
    x86/PCI: irq and pci_ids patch for Intel Cougar Point DeviceIDs
    This patch adds the Intel Cougar Point (PCH) LPC and SMBus Controller DeviceIDs.
    Print official names for Pineview and Ironlake, which is Intel
    GMA3150 and Intel HD graphics.
    supporting Intelligent Power Sharing, a feature which allows for
            Kernel driver in use: HDA Intel
    ALSA: hda - Clean up Intel Mac unsol codes
    IntelMac models with Realtek ALC885 codecs.
    The Intel Architecture Optimization Reference Manual states that a short
    HDA Intel -> hda_intel
    Implement Intel Core Solo/Duo, aka.
    Intel Architectural Performance Monitoring Version 1.
      x86: Add quirk for Intel DG45FC board to avoid low memory corruption
    x86: Add quirk for Intel DG45FC board to avoid low memory corruption
    Intel DG45ID board due to low memory corruption. The Intel DG45FC
    perf_events, x86: Implement Intel Westmere support
    The new Intel documentation includes Westmere arch specific
    Intel Fixed counter events and the BTS special event are also handled via
      net: Fix IPv6 GSO type checks in Intel ethernet drivers
      MAINTAINERS: Add Intel igbvf maintainer
    net: Fix IPv6 GSO type checks in Intel ethernet drivers
    The following patch fixes the check for IPv6 GSO packet in Intel
    MAINTAINERS: Add Intel igbvf maintainer
    Add igbvf to the list of supported Intel drivers and Alex to the list of
    The Intel WiMax Wireless Link 6050 can show under more than one USB
      [WATCHDOG] iTCO_wdt: Add Intel Cougar Point and PCH DeviceIDs
    This has been tested to work on both Intel and AMD platforms.
    [WATCHDOG] iTCO_wdt: Add Intel Cougar Point and PCH DeviceIDs
    This patch adds the Intel Cougar Point and PCH DeviceIDs for iTCO Watchdog.
    reserved vector in the Intel IA32 manuals).
    others, just before we strat probing for Intellimouse Explorer.
    ALSA: hda_intel: ALSA HD Audio patch for Intel Cougar Point DeviceIDs
    This patch adds the Intel Cougar Point (PCH) HD Audio Controller DeviceIDs.
    Intel platforms with <= 8 logical cpu's, logical flat mode works fine
    Tested only with the Intel i915 driver on an Intel GM45 Express
    Celsius. Since these CPUs are always coupled with Intel NM10 chipset in
      x86/pci: Intel ioh bus num reg accessing fix
    Tested only with the Intel i915 driver on an Intel GM45 Express
    the sysfs attributes local_cpu* on Intel machines with no ACPI NUMA
    x86/pci: Intel ioh bus num reg accessing fix
      PCI: add Intel 82599 Virtual Function specific reset method
      PCI: add Intel USB specific reset method
      [WATCHDOG] iTCO_wdt: add PCI ID for the Intel EP80579 (Tolapai) SoC
      in executing request_firmware() (on Intel CPUs at least) which doesn't
    [WATCHDOG] iTCO_wdt: add PCI ID for the Intel EP80579 (Tolapai) SoC
    add PCI ID for the Intel EP80579 (Tolapai) SoC
      leds: LED driver for Intel NAS SS4200 series (v5)
    PCI: add Intel 82599 Virtual Function specific reset method
    PCI: add Intel USB specific reset method
      Revert "Intel IOMMU: Avoid memory allocation failures in dma map api calls"
    Intel reported a performance regression caused by the following commit:
    resolving the issue.  Intel re-tested with this patch and saw a 0.6%
    A GPIO driver for the Timberdale FPGA found on the Intel Atom board
    leds: LED driver for Intel NAS SS4200 series (v5)
    http://downloadcenter.intel.com/SearchResult.aspx?lang=eng&ProductFamily=Server+Products&ProductLine=Intel%C2%AE+Storage+Systems&ProductProduct=Intel%C2%AE+Entry+Storage+System+SS4200-E&OSVersion=OS+Independent
    Currently, ARB_DISABLE is a NOP on all of the recent Intel platforms.
    Note that "Intel Correct Machine Check Interrupts" already
    Intel(R) PXA27x Processor Family Specification Update (Nov 2005)
    However, Intel ICH9 chipsets (and some later chipsets) have issues when SW
    the IST under an Intel chipset.  Make sure that when we fall behind the
    be scheduled within the IST, since this doesn't trigger the Intel chipset
    IbexPeak is the first Intel HDMI audio codec to support channel mapping.
    the PCI devices since it is limited (to 64KB on Intel Architecture[1])
    Pull more Intel changes in, especially one to init the GTT properly
    Update copyright from Intel-NE, Inc. to Intel Corporation.  Use proper
    even if it uses an Intel GPU.  The current driver default was reported
    Quirk for the ALC662 found on the Intel D945GCLF2 (and possibly other)
      [WATCHDOG] iTCO_wdt: Add support for Intel Ibex Peak
      x86: Fix typo in Intel CPU cache size descriptor
      x86: Add new Intel CPU cache size descriptors
            With the iMac 24-inch 3.06GHz Intel Core 2 Duo
            With the iMac 24-inch 2.66GHz Intel Core 2 Duo
    Revert "Intel IOMMU: Avoid memory allocation failures in dma map api calls"
    commit eb3fa7cb51 said Intel IOMMU
        Intel IOMMU driver needs memory during DMA map calls to setup its
    This merges the upstream Intel tree and fixes up numerous conflicts
    Intel driver.
    The Intel 82801 is sometimes used on systems with a BMC connected. The
      x86: Remove CPU cache size output for non-Intel too
    Have Intel and AMD IOMMUs request ACS, and Xen does as well during early
    [WATCHDOG] iTCO_wdt: Add support for Intel Ibex Peak
    Add the Intel Ibex Peak (PCH) Device IDs to iTCO_wdt.c.
     30:1e.0 PCI bridge: Intel Corporation 82801 PCI Bridge (rev e1)
     00:1e.0 PCI bridge: Intel Corporation 82801 PCI Bridge (rev e1)
    Some of the Intel ICH Specs (ICH2 to ICH5) documents the io-apic
        Intel/Marvell Dev Platforms, followed by 3rd party platforms, followed
            Intel/Marvell   Lubbock
            Intel/Marvell   Mainstone
            Intel/Marvell   Zylonite
            Intel/Marvell   Littleton
            Intel/Marvell   TavorEVB
            Intel/Marvell   SAAR
            Intel Research  MOTE2
            Intel research  Stargate2
      kernel crash during kms graphic boot on Intel GM4500 platform
    Update MAINTAINERS with the Intel supported iwmc3200wifi entry.
    Intel, the PDC is not initialized on VIA CPU's.  The resulting behavior
    This trivial patch ensures that init_intel_pdc() is called on Intel and
    3. later call srat_detect_node for Intel/AMD, will use first_online
    Example on a Intel(R) Core(TM)2 Duo CPU E6850 @ 3.00GHz:
      [CPUFREQ] acpi-cpufreq: blacklist Intel 0f68: Fix HT detection and put in notification message
    [ 1624.024524] iwlagn: Intel(R) Wireless WiFi Link AGN driver for Linux, 1.3.27kds
    [ 1624.024527] iwlagn: Copyright(c) 2003-2009 Intel Corporation
    [ 1624.024909] iwlagn 0000:01:00.0: Detected Intel Wireless WiFi Link 1000 Series BGN REV=0x6C
    [ 1624.024524] iwlagn: Intel(R) Wireless WiFi Link AGN driver for Linux, 1.3.27kds
    [ 1624.024527] iwlagn: Copyright(c) 2003-2009 Intel Corporation
    [ 1624.024909] iwlagn 0000:01:00.0: Detected Intel Wireless WiFi Link 1000 Series BGN REV=0x6C
    [CPUFREQ] acpi-cpufreq: blacklist Intel 0f68: Fix HT detection and put in notification message
    occur on Intel NICs if the packet size falls below the threshold),
    Intel VT-d, GART, and swiotlb already use
    registered device acceping those events. It means that the HDA Intel
    x86: Remove CPU cache size output for non-Intel too
      Intel GenuineIntel
      Intel GenuineIntel
    x86: Fix typo in Intel CPU cache size descriptor
    Cc: <stable@kernel.org> # .3x.x: 85160b9: x86: Add new Intel CPU cache size descriptors
    x86: Add new Intel CPU cache size descriptors
    The latest rev of Intel doc AP-485 details new cache descriptors
    If HW IOMMU initialization fails (Intel VT-d often does this,
    found in upcoming Intel CPU.
    x86/PCI: read root resources from IOH on Intel
    Some versions of the user space Intel WiMAX daemon need to have full
    EOI(using IO-APIC EOI register) on Intel platforms and for
    way of using it seems to be what the Intel drivers do
    The Intel IbexPeak HDMI codec supports 2 converters and 3 pins,
    The new Intel HDMI codec supports 2 independant HDMI/DisplayPort pipes.
    orientation as Intel based 6730 (this is not true for any other related
    x86: Add Intel FMA instructions to x86 opcode map
    Add Intel FMA(FUSED-MULTIPLY-ADD) instructions to x86 opcode map
    Add Intel AVX(Advanced Vector Extensions) instruction set
    Intel will help maintaining the coretemp driver.
      requests even on my laptop running the Intel X25-M SSD for which the
    Add Intel AES opcodes to x86 opcode map. These opcodes are
    iwmc3200top: Add Intel Wireless MultiCom 3200 top driver.
    This patch adds Intel Wireless MultiCom 3200 top driver.
    wimax/i6x50: add Intel WiFi/WiMAX Link 6050 Series support
    Add support for the WiMAX device in the Intel WiFi/WiMAX Link 6050
    In the Intel Wireless Multicomm 3200, the initialization is
    during boot (say on an Intel system) and then rmmod'd:
    official name used in Intel's documents.
    perf_events: Add event constraints support for Intel processors
    On some Intel processors, not all events can be measured in all
    into account event constraints for Intel P6, Core and Nehalem
    processors. There is no contraints on Intel Atom. There are
    constraints on Intel Yonah (Core Duo) but they are not provided in
    Intel fixed counters do not support all the filters possible with a
    For example, on an Intel Ibex Peak (PCH) controller:
    Note, this patch only adds CMPXCHG8B for the obvious Intel CPU's,
    LRO'd packets, not the packets/bytes on the wire.  The Intel 82599 NIC has
    Since the recent kernel can handle MSI properly on non-Intel platforms,
    A driver for the Intel 3200 and 3210 memory controllers.  It has only had
    Following patch adds support for mobile Penryn CPUs. Intel documents this
    Fix Atom CPUs support. Intel documents TjMax at 90 degrees C but
    gpio: add Intel Moorestown Platform Langwell chip gpio driver
    The Langwell chip is the IO hub for Intel Moorestown platform which has a
    USB: EHCI: Add Intel Moorestown EHCI controller HOSTPCx extensions and support phy low power mode
    The Intel Moorestown EHCI controller supports non-standard HOSTPCx register
    Intel EHCI HCDs should turn off the flag.
    WPCD376I chipset (found on e.g. Intel DG45FC motherboards).
    drivers/hwmon/coretemp.c: enable the Intel Atom
    Enable the coretemp driver on an Intel Atom.
    x86:    Intel Pentium D 3GHz with 8G RAM (no-brand machine)
    Intel x86-64 processors didn't support NX, and even recent systems
    On Intel platforms, we can use logical flat mode if there are <= 8
    at least one more firmware type confirmed for Radeon 9xxx and Intel
    buggy Intel video driver.
    Intel has officially abandoned this project and does not want to
    IWMC3200(Intel Wireless Multicomm 3200 WiFi driver).
      intel_txt: Force IOMMU on for Intel TXT launch
      x86, intel_txt: Intel TXT Sx shutdown support
      x86, intel_txt: Intel TXT reboot/halt shutdown support
      x86, intel_txt: Intel TXT boot support
      x86: add specific support for Intel Atom architecture
    The card includes Intel ce5039(Zarlink zl10039) tuner
    and Intel ce6313 (Zarlink zl10313) demod.
      Linux f7ea8425-d45b-490f-a738-d181d0df6963.host.elastichosts.com 2.6.30.4-elastic-lon-p #2 SMP PREEMPT Thu Aug 20 14:30:50 BST 2009 x86_64 Intel(R) Xeon(R) CPU E5420 @ 2.50GHz GenuineIntel GNU/Linux
    It is observed that for some hardware, particularly Intel 82599, there is too
    (returning 0), because the MSR number is the same as Intel's.
    Intel specification.
    an Intel host.
    The performance counter MSRs are different for AMD and Intel CPUs and they
    This fixes booting a 64bit Windows guest with an AMD CPUID on an Intel host.
    Intel Westmere and onwards processors will support this feature.
    determining mode numbers.  On new Intel platforms it's necessary to
    'version': Intel(R) QuickData specfication revision
    Up until this point the driver for Intel(R) QuickData Technology
    Add LCD backlight support for the Intel GMA965 found in the MacBookAir
    This also depends on the oscillator frequency. Intel seems to have
    from Intel's base.
     Audio device [0403]: Intel Corporation 82801H (ICH8 Family) HD Audio
    There are several sources of unnecessary power consumption on Intel
    The Intel Optimization Reference Guide says:
            In Intel Atom microarchitecture, the address generation unit
            For Intel Atom processors, use segments with base set to 0
    identify its VLAN to allow such discovery. Intel is pursuing this issue
    The initial entry in the blacklist function is the Intel 0f68 processor.  It's
    Intel Linux wireless folks can be reached via this address.
    Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
    [    8.650254] CPU31: Intel(R) Xeon(R) CPU           E5540  @ 2.53GHz stepping 04
    Intelligence about IRQ muxing is missing, so for the moment this
    x86: add specific support for Intel Atom architecture
    optimized for Intel Atom CPUs. If GCC supports tuning options for
    Intel Atom they will be used.
      ALSA: hda: add model for Intel DG45ID/DG45FC boards
    ALSA: hda: add model for Intel DG45ID/DG45FC boards
    Now that we're using the scaling property in the Intel driver I noticed
    With manageability (Intel AMT) enabled via BIOS, PHY wakeup does not get
    ECNVRAM, and the Intel GPUs will get UCMS_STEP.
    ALSA: hda: add HP automute support to Intel ALC889/ALC889A models
    ALSA: hda: add 2-channel mode to Intel ALC889/ALC889A models
    Intel X38 MCHBAR is a 64bits register, base from 0x48, so its higher base
    (per paragraph 13.5.2.3 of the "Intel 64 and IA-32 Architectures
      x86: Add quirk for Intel DG45ID board to avoid low memory corruption
    reported to me internally at Intel.
    ALSA: hda - Add better Intel IbexPeak platform support
    intel_txt: Force IOMMU on for Intel TXT launch
    the kernel must enable Intel Virtualization Technology for Directed I/O
    (VT-d or Intel IOMMU) in order to replace this broad protection with the
    x86, intel_txt: Intel TXT Sx shutdown support
    Support for graceful handling of sleep states (S3/S4/S5) after an Intel(R) TXT launch.
    x86, intel_txt: Intel TXT reboot/halt shutdown support
    Support for graceful handling of kernel reboots after an Intel(R) TXT launch.
    x86, intel_txt: Intel TXT boot support
    This patch adds kernel configuration and boot support for Intel Trusted
    Execution Technology (Intel TXT).
    Intel's technology for safer computing, Intel Trusted Execution
    Technology (Intel TXT), defines platform-level enhancements that
    Intel TXT was formerly known by the code name LaGrande Technology (LT).
    Intel TXT in Brief:
    Intel TXT is part of the vPro(TM) brand and is also available some
    This site also has a link to the Intel TXT MLE Developers Manual, which
    x86: Add quirk for Intel DG45ID board to avoid low memory corruption
    AMI BIOS with low memory corruption was found on Intel DG45ID
    (somewhat optimistic) hope of future boards/BIOSes from Intel
    Add device ID for Intel 82801JI SATA AHCI controller.
    Revert "USB: Add Intel Langwell USB OTG Transceiver Drive"
      ALSA: hda - Missing volume controls for Intel HDA (ALC269/EeePC)
      ALSA: hda - Missing volume controls for Intel HDA (ALC269/EeePC)
    The Intel x86 architecture right now only supports 32 machine check
    ALSA: hda - Missing volume controls for Intel HDA (ALC269/EeePC)
    I'm taking my sabbatical from Intel for July/August 2009.
    reads to the P6 EVNTSEL MSRs. That fixed crashes on Intel machines.
      drm/i915: Add missing dependency on Intel AGP support.
    However, this is not the case for certain Intel processors, such as
        Intel AES-NI instructions are not detected.
      Intel-IOMMU, intr-remap: source-id checking
      Intel-IOMMU, intr-remap: set the whole 128bits of irte when modify/free it
    Intel-IOMMU, intr-remap: source-id checking
    Intel-IOMMU, intr-remap: set the whole 128bits of irte when modify/free it
      Fix !CONFIG_DMAR build failure introduced by Intel IOMMU Pass Through Support
      Intel IOMMU Pass Through Support
    drm/i915: Add missing dependency on Intel AGP support.
    Users could accidentally enable AGP but not the Intel AGP support, and get
      x86: nmi: Add Intel processor 0x6f4 to NMI perfctr1 workaround
    missed a spot, which caused all Intel-PMU samples to have a
    x86: nmi: Add Intel processor 0x6f4 to NMI perfctr1 workaround
    Expand Intel NMI perfctr1 workaround to include a Core2 processor stepping
    lock, especially on CPU's where the serialization is expensive (eg Intel
    lock, especially on CPU's where the serialization is expensive (eg Intel
    USB: Add Intel Langwell USB OTG Transceiver Drive
    This driver is used for Intel Langwell* USB OTG controller in Intel
    accomplished in modified EHCI driver and Intel Langwell USB OTG client
    This patch is the first version Intel Langwell USB OTG Transceiver
    USB: Add Intel Langwell USB Device Controller driver
    Intel Langwell USB Device Controller is a High-Speed USB OTG device
    controller in Intel Moorestown platform. It can work in OTG device mode
    with Intel Langwell USB OTG transceiver driver as well as device-only
    This patch is the first version Intel Langwell USB OTG device controller
    issues.  Intel Langwell USB OTG transceiver driver and EHCI driver
     - USB OTG protocol support with Intel Langwell USB OTG transceiver
      On this hardware there is an Intel P30 flash, following patch
    up in lower values on latest (Intel and AMD) hardware as these can switch
      perf_counter/x86: Fix the model number of Intel Core2 processors
      perf_counter, x86: Correct some event and umask values for Intel processors
    addition to the check for the EST flag it also checked if the vendor is Intel.
    through the crypto API -- so we're already using the Intel crc32c
    combination which fails boot probing - MCP5x + Intel SSD and there are
    perf_counter/x86: Fix the model number of Intel Core2 processors
    Fix the model number of Intel Core2 processors according to the
    documentation: Intel Processor Identification with the CPUID
    Re-inject event instead. This is what Intel suggest. Also use correct
    been made unusable. Clear it here to pass an Intel VMX
    Intel TXT(Trusted Execution Technology) required VMX off for all cpu to work
    perf_counter, x86: Correct some event and umask values for Intel processors
    Correct some event and UMASK values according to Intel SDM,
    ( Note: these are straight from the Intel manuals - not tested yet.)
    on the Russellville board, a development board for Intel Atom CPU
    makes it possible to support e.g. the Intel P30 48F4400 chips which
    Newer Intel CPUs support a new class of machine checks called recoverable
    mce_severity rule checking engine.  Following the Intel
    only works on Intel systems, on AMD there are quite a lot of systems
    On Intel platforms machine check exceptions are always broadcast to
      asserting the machine check pin.  This follows Intel hardware
    non Intel CPUs or also on very old Intel systems.
    is a common problem on Intel Nehalem which has both SMT (two
    This patch provides support for the next generation Intel desktop
    fixed and submitted by Intel ...
    standard Intel machine check architecture described in the IA32 SDM.
    WinChip C3 and Intel P5.  I made those a separate CONFIG option
    x86, mce: unify Intel thermal init
    x86, mce: unify Intel thermal init, prepare
    ARB_DISABLE is a NOP on all of the recent Intel platforms.
    model name      : Intel(R) Xeon(R) CPU           E5405  @ 2.00GHz
    lguest: fix on Intel when KVM loaded (unhandled trap 13)
    IXP42x: Identify Intel IXP425 rev. A0 processors.
    iwmc3200wifi: Add new Intel Wireless Multicomm 802.11 driver
    This driver supports Intel's full MAC wireless multicomm 802.11 hardware.
    Xiaohui Xin and some other folks at Intel have been looking into what's
    There are a number of small form factor desktop systems with Intel mobile
    'perfmon' is the CPU feature name that is Intel-only, while we do
    Traditionally Intel based NIC drivers request I/O port even though it
    Intel PCIE 10Gb driver (ixgbe) also requests I/O port but it doesn't
    perf_counter: fix fixed-purpose counter support on v2 Intel-PERFMON
    [ Impact: add quirk for three fixed-purpose counters on certain Intel CPUs ]
    Fix !CONFIG_DMAR build failure introduced by Intel IOMMU Pass Through Support
    counters. In difference to the Intel pmu, there is no single status
    Intel is moved to Intel only functions. In the end, checks and calls
    This function is Intel only and not necessary for AMD cpus.
    This function is Intel only and not necessary for AMD cpus.
    This separates the perfcounter interrupt handler for AMD and Intel
    X86_FEATURE_ARCH_PERFMON is an Intel hardware feature that does not
    work on AMD CPUs. The flag is now only used in Intel specific code
    Intel IOMMU Pass Through Support
    Copyright(c) 2009 Intel Corporation.
    Intel 82576 chipset supports SCTP checksum offloading.  This
    lock, especially on CPU's where the serialization is expensive (eg Intel
    lock, especially on CPU's where the serialization is expensive (eg Intel
    It was pointed out that the Intel wired ethernet drivers do not need to
    Remove this unused Kconfig variable, which Intel apparently once
      ALSA: Intel8x0: Add hp_only quirk for SSID 0x1028016a (Dell Inspiron 8600)
      ALSA: Intel8x0: Remove conflicting quirk for SSID 0x103c0934
      ALSA: Intel8x0: Add hp_only quirk for SSID 0x1028016a (Dell Inspiron 8600)
      ALSA: Intel8x0: Remove conflicting quirk for SSID 0x103c0934
    ALSA: Intel8x0: Add hp_only quirk for SSID 0x1028016a (Dell Inspiron 8600)
    ALSA: Intel8x0: Remove conflicting quirk for SSID 0x103c0934
    That change is causing only one Intel CPU's microcode to be updated e.g.
    because Intel's request_microcode_user() involves a copy_from_user() from
    Support the Intel 854 Chipset in fbdev.
      Intel-IOMMU Alignment Issue in dma_pte_clear_range()
    Impact: save/restore Intel-AVX state properly between tasks
    Intel Advanced Vector Extensions (AVX) introduce 256-bit vector processing
    Some drivers like Intel8x0 or Intel HDA are broken for some hardware variants.
      PCI: SR-IOV quirk for Intel 82576 NIC
      ALSA: hda - enable SPDIF output for Intel DX58SO board
    Intel-IOMMU Alignment Issue in dma_pte_clear_range()
      Intel IOMMU Suspend/Resume Support - Interrupt Remapping
      Intel IOMMU Suspend/Resume Support - Queued Invalidation
      Intel IOMMU Suspend/Resume Support - DMAR
    PCI: SR-IOV quirk for Intel 82576 NIC
    Please refer to Intel 82576 Gigabit Ethernet Controller Datasheet
    are added for the Intel/Nvidia chipset models and passed by the DMI_MATCH
    Impact: fix boot crash on Intel Perfmon Version 1 systems
    Intel Perfmon v1 does not support the global MSRs, nor does
    ALSA: hda - enable SPDIF output for Intel DX58SO board
    The Intel Management Engine Interface (aka HECI: Host Embedded
    host or Intel AMT firmware can initiate transactions.
    The core hardware architecture of Intel Active Management Technology
    (Intel AMT) is resident in firmware. The micro-controller within the
    - Intel(R) Quiet System Technology (QST) is implemented as a firmware
    health monitoring and fan speed control capabilities of Intel(R) QST
    Most recent Intel desktop chipsets have one or more of the above ME
    Driver for Intelligent Instruments PCI-20001C carrier board
    Intel IOMMU Suspend/Resume Support - Interrupt Remapping
    Intel IOMMU Suspend/Resume Support - Queued Invalidation
    Intel IOMMU Suspend/Resume Support - DMAR
    This patch implements the suspend and resume feature for Intel IOMMU
    V4L/DVB (11216): Add driver for Intel CE6230 DVB-T USB2.0
    Add driver for Intel CE6230 DVB-T USB 2.0 COFDM demodulator
    V4L/DVB (11215): zl10353: add support for Intel CE6230 and Intel CE6231
    Add chip IDs and configuration registers needed for Intel CE6230 and
    Intel CE6231.
    ACPI: Populate DIDL before registering ACPI video device on Intel
    Intel graphics hardware that implements the ACPI IGD OpRegion spec
    Tested both 32 and 32 PAE modes on Intel X58 and Q35 platforms.
    warnings, the Intel IOMMU driver works fine in a 32-bit kernel.
    Convert the Intel 6300ESB watchdog timer to a platform device driver.
    control for Intel IOMMU, which can be used by other components of kernel to
    (although it can be cleared in the descriptor itself). Since Intel
    even on Intel.  Implement fake support for this MSR to avoid the
    Tested on Intel only, but SVM /should/ work as well, but who knows...
    Intel.
     Output Intel HDA Function Id in /proc/asound/cardX/codec#X
    This patch enables support for the new Intel 82552 adapter (new PHY paired
    With this patch, we can get correct pci cfg size of new Intel CPUs/IOHs
         PowerTOP version 1.9       (C) 2007 Intel Corporation
    RS600s are an AMD IGP for Intel CPUs, that look like RS690s from
    When we switch controllers the Intel Multi-Flex reports
    This adds the Intel Multi-Flex device to scsi_dh_alua's
    Build and boot tested on a 4 way Intel x86_64 workstation.
    Build and boot tested on a 4 way Intel x86_64 workstation.
    Build and boot tested on a 4 way Intel x86_64 workstation.
    Build and boot tested on a 4 way Intel x86_64 workstation.
    Build and boot tested on a 4 way Intel x86_64 workstation.
      x86: work around Fedora-11 x86-32 kernel failures on Intel Atom CPUs
    x86: work around Fedora-11 x86-32 kernel failures on Intel Atom CPUs
    Work around Intel Atom erratum AAH41 (probabilistically) - it's triggering
    for Intel and AMD processors to view / debug the state of each CPU.
    Impact: fix lguest boot crash on modern Intel machines
    This code is only applied to Intel Pentium and AMD K7 32-bit cpus.
    Update copyright to the new legal entity, Intel-NE, Inc., an Intel
    Upcoming server platforms from Intel based on the Nehalem performance
    Resetting the counter width of the performance counters on Intel's
       Intel Corporation Mobile 915GM/GMS/910GML
    - IWL5000 now supports Intel Wireless Wifi 100, 6000, and 6050 series.
    Intel CMCI (Corrected Machine Check Interrupt) is a new
    Intel Nehalem CPUs available on some machine check banks.
    The threshold handler on AMD (and soon on Intel) could be theoretically
    interrupt handler. Since Intel needs a similar handler
    be used by both the Intel or AMD MC code.
    This is needed for the next patch which adds an Intel specific
    ALSA: hda - add support for "Maxdata Favorit 100XS" (Intel HDA/ALC260)
    Intel 8257x Ethernet boards have a feature called Serial Over Lan.
    Testing based on dm-crypt on an Intel Core 2 E6400 (two cores) machine
    The test result on an Intel Core2 E6400 (two cores) is as follow:
    broken in half after latest changes for Intel 915 mode setting support.
    this by make Intel frame buffers depend on CONFIG_INTEL_AGP.
    Since Intel-based models have an inverted x axis, while AMD-based models
    "HDA Intel at 0xf8400000 irq 21".
    crypto: aes-ni - Add support to Intel AES-NI instructions for x86_64 platform
    Intel AES-NI is a new set of Single Instruction Multiple Data (SIMD)
    Intel processor, as of 2009. These instructions enable fast and secure
    Intel AES-NI AES acceleration instructions touch XMM state, to use
    The Intel AES-NI AES acceleration instructions need key_enc, key_dec
      iommu: fix Intel IOMMU write-buffer flushing
    Fix Intel IOMMU write-buffer flushing
    iommu: fix Intel IOMMU write-buffer flushing
      0000: 44 4d 41 52 98 00 00 00 01 6f 49 6e 74 65 6c 20  DMAR.....oIntel
      ALSA: hda - add id for Intel IbexPeak integrated HDMI codec
      x86: add clflush before monitor for Intel 7400 series
    Intel reported a 10% regression (mysql+sysbench) on a 16-way machine
    ALSA: hda - add id for Intel IbexPeak integrated HDMI codec
    iwlwifi: add new HW_REV_TYPEs for Intel WiFi Link 100, 6000 and 6050 Series
    x86: add clflush before monitor for Intel 7400 series
    For Intel 7400 series CPUs, the recommendation is to use a clflush on the
    [1] "MONITOR/MWAIT Recommendations for Intel Xeon Processor 7400 series"
    license used for Intel ACPI CA code.
      x86: add cache descriptors for Intel Core i7
      PCI: irq and pci_ids patch for Intel Tigerpoint DeviceIDs
    x86: add cache descriptors for Intel Core i7
            CPU0: Intel(R) Xeon(R) CPU            5110  @ 1.60GHz stepping 06
            CPU0: Intel(R) Xeon(R) CPU            5110  @ 1.60GHz stepping 06
            CPU0: Intel(R) Xeon(R) CPU            5110  @ 1.60GHz stepping 06
    iwlwifi: add recognition of Intel WiFi Link 100 Series
    add configuration for new Intel WiFi Link 100 series as part of the
    iwlwifi: add recognition of Intel WiFi Link 6000 and 6050 Series
    add configuration for new Intel WiFi Link Series as part of the iwlagn
    Move X86_ELAN (old, NCR hw platform built on Intel CPUs) from the
    PCI: irq and pci_ids patch for Intel Tigerpoint DeviceIDs
    This patch adds the Intel Tigerpoint LPC Controller DeviceIDs.
    of some devices (most importantly, USB controllers and HDA Intel)
      x86: unmask CPUID levels on Intel CPUs, fix
      x86: unmask CPUID levels on Intel CPUs
    x86: unmask CPUID levels on Intel CPUs, fix
    Impact: fix boot hang on pre-model-15 Intel CPUs
    ALSA: hda - Add model=ref for Intel board with STAC9221
    x86: unmask CPUID levels on Intel CPUs
    the Intel Network drivers.
      ALSA: hda - add support for Intel DX58SO board
    Intel "Smackover" x58 BIOS don't have HPET enabled in the BIOS, so allow
    ALSA: hda - add support for Intel DX58SO board
    The Intel DX58SO board works fine with model ALC883_3ST_6ch_INTEL.
    a Intel chipset system.  The problem is that the system has a fancy Nvidia
    This adds more LPC controller IO range decode quirks for the Intel ICH
    with the WiMAX kernel API and to speak the Intel 2400m Wireless WiMAX
    This is seen on an Intel host that tries to execute the VMMCALL
    GUEST_PAT support is a new feature introduced by Intel Core i7 architecture.
    It moves the Intel and radeon drivers to using the sarea from
    such as the one utilising Intel's CRC32C instruction can be
    Impact: extend performance counter support on x86 Intel CPUs
    Modern Intel CPUs have 3 "fixed-function" performance counters, which
      x86: fix resume (S2R) broken by Intel microcode module, on A110L
    x86: fix resume (S2R) broken by Intel microcode module, on A110L
    Subject         : resume (S2R) broken by Intel microcode module, on A110L
    This caused the silent output on some Intel desktops due to missing
    Intel CPUs.  None of the other iommu_init() functions makes noise when
    ALSA: hda - Add Intel vendor id string
    Added Intel codec vendor id string (0x8086).
    Also fixed Intel-HDMI codec name strings, too.
    Originally designed by Intel, now sold by Crossbow (www.xbow.com).
    x86: support always running TSC on Intel CPUs
    Add support for CPUID_0x80000007_Bit8 on Intel CPUs as well. This bit means
    With Intel CPUs, we have 3 classes
    We still have CONSTANT_TSC _set_ and NONSTOP_TSC _not_set_ on some older Intel
    x86: support always running TSC on Intel CPUs, add cpufeature definition
    always valid Intel Linux Wireless, which will be routed
    Implement performance counters for x86 Intel CPUs.
    which is available in Core2 and later Intel CPUs.
    (September 2008) of Intel 64 and IA-32 Architectures Software Develper's Manual,
      x86/oprofile: fix Intel cpu family 6 detection
    x86/oprofile: fix Intel cpu family 6 detection
    The Intel AP-485 says this is a "Intel Pentium M processor model D". Seems like
    Referring to the Intel AP-485:
    PXA935 has changed its implementor ID from Intel to Marvell, this
    the messages consistant with other Intel driver link messages.
    the messages consistant with other Intel driver link messages.
    the messages consistant with other Intel driver link messages.
    the messages consistant with other Intel driver link messages.
    worked, both Thinkpads with Intel chipsets.  Checkin
    This patch fixes the bug 0004240: ALC888 - Intel HDA - Headphone Controlling.
    worked, both Thinkpads with Intel chipsets.  This reverts the default
            Intel 82566MM (PCI ID 8086:1049)
            Intel 82566DC (PCI ID 8086:104b)
            Intel 82541GI (PCI ID 8086:1076)
    Bugzilla #9868: On Intel motherboards with the ICH9 based I/O controllers
    Intel datasheets [2] state that the timer registers are in an
    - The ELD retrieval routines rely on the Intel HDA interface,
    b99170288421c79f0c2efa8b33e26e65f4bb7fb8 (oprofile: Implement Intel
    "tbench 8" is 4.4 % faster on a dual quad core (HP BL460c G1), Intel E5450 @3.00GHz
    Revert "x86: blacklist DMAR on Intel G31/G33 chipsets"
    ("PCI/iommu: blacklist DMAR on Intel G31/G33 chipsets"), where we do
    voltage sensors.  This driver has been tested on an IntelliStation Z30.
      non-cacheable and non-bufferable from the IntelR XScaleTM core.
    Intel graphics card and an Integrated Graphics Device BIOS implementation
       but also Intel Core7i has it.
    ALSA: hda - Intel HDMI audio support
    Add support for Intel G45 integrated HDMI audio codecs.
    Intel is currently shipping support for adapters with a phy
            HDA Intel 0000:00:1b.0: BAR 0: can't reserve mem region [0xfe9dc000-0xfe9dffff]
    This is only an interim hack until Intel fixes the requeue issue.
    I wrote a new module for Intel X38 chipset.  This chipset is very similar
    to Intel 3200 chipset, but there are some different points, so I copyed
    This is Intel's web page describing this chipset.
      i2c-i801: Add support for Intel Ibex Peak
      oprofile: Implement Intel architectural perfmon support
      uwb: add Intel i1480 HWA to the UWB RC quirk table
      Update NetEffect maintainer emails to Intel emails
      [IA64] Add Variable Page Size and IA64 Support in Intel IOMMU
    Current Intel errata for the GM965 says that using MSI may cause interrupts
    support. Data from the Intel 64 Architecture x2APIC Specification,
    ACPI: thinkpad-acpi: Remove firmware backlight delays for Intel ACPI IGD OpRegion
    i2c-i801: Add support for Intel Ibex Peak
    Adds the Intel Ibex Peak (PCH) SMBus Controller Device IDs.
    The Intel 7300 Memory Controller supports dynamic throttling of memory which can
    Refer to "Intel 7300 Memory Controller Hub (MCH)" datasheet
    x86/PCI: irq and pci_ids patch for Intel Ibex Peak DeviceIDs
    This patch updates the Intel Ibex Peak (PCH) LPC and SMBus Controller
    The current Intel IOMMU code assumes that both host page size and Intel
    It only affects the Intel G33 series and newer.
    This adds support for the RS400 family of IGPs for Intel CPUs.
    Add Intel ACPI IGD OpRegion support
    work on some newer Intel-based graphics systems. Tested on Thinkpad T61
    [IA64] Add Variable Page Size and IA64 Support in Intel IOMMU
    The patch contains Intel IOMMU IA64 specific code. It defines new
    For a generic kernel with CONFIG_DMAR=y, if Intel IOMMU is detected,
    Update NetEffect maintainer emails to Intel emails
    Intel acquired NetEffect, so update the nes driver maintainer contacts
    3) According to the specification update for Intel 5000 MCHs, all the
    Tested on Intel's L443GX with redhat's 2.6.18 with whole EDAC subsystem
    agpgart: Detected an Intel 440GX Chipset.
    newer Intel Apple hardware.  This has been fairly well tested; we've been
    Add support for Intel's 945GME graphics chip to the intelfb driver.  I
    This patch instead uses what both the latest Intel and AMD spec suggests.
    oprofile: Implement Intel architectural perfmon support
    Newer Intel CPUs (Core1+) have support for architectural
    This patch implements support for that in oprofile's Intel
    motherboard with an Intel 82810E Northbridge and 82801AA Southbridge.
    Intel drivers.
      crypto: crc32c - Use Intel CRC32 instruction
    Instead of making init a two pass sequence, to satisfy the Intel's TLB
      ata_piix: IDE Mode SATA patch for Intel Ibex Peak DeviceIDs
    ata_piix: IDE Mode SATA patch for Intel Ibex Peak DeviceIDs
    This patch updates the Intel Ibex Peak (PCH) IDE mode SATA Controller DeviceIDs.
    Intel doesn't yet ship hardware to the public with this enabled, but when they
    PXA26x (PXA261/262) is actually a PXA250 with stacked Intel(R)
            with Intel C1E ]
    On Intel CPUs it is rather common and a good hint that BIOSes which do provide
    uwb: add Intel i1480 HWA to the UWB RC quirk table
    The Intel i1480 HWA uses WHCI commands/events even though reporting itself as
    Intel.
    Add the driver for the WLP capability of the Intel i1480 device.
    Add the driver for downloading the firmware to an Intel i1480 device.
    by the Intel RC algorithms, so move it into those.
      PCI/iommu: blacklist DMAR on Intel G31/G33 chipsets
    Just FYI, many Windows/Intel platform users also seems to be struck
    by this, and HGST has issued a note pointing to Intel ICH8/9 driver.
    processor which doesn't support NX (ie, old Intel P4 -based64-bit
    Current implementation just cover Intel VMX side.
    PCI/iommu: blacklist DMAR on Intel G31/G33 chipsets
    Some BIOSes (the Intel DG33BU, for example) wrongly claim to have DMAR
      ahci: RAID mode SATA patch for Intel Ibex Peak DeviceIDs
    ahci: RAID mode SATA patch for Intel Ibex Peak DeviceIDs
    Add the Intel Ibex Peak (PCH) SATA RAID Controller DeviceIDs.
    On all hardware (some Intel ICH4, PIIX4 and PIIX4E chipsets) affected by a
    Unfortunately, several non-Intel x86 implementations, both hardware
    x86: blacklist DMAR on Intel G31/G33 chipsets
    Some BIOSes (the Intel DG33BU, for example) wrongly claim to have DMAR
    On an Intel computer this will for instance happen when using a
    the dump), Pentium class machines and AMD/Intel 64 bit boxen.
    crypto: crc32c - Use Intel CRC32 instruction
    From NHM processor onward, Intel processors can support hardware accelerated
    x86: cpufeature: add Intel features from CPUID and AVX specs
    Add all Intel CPUID features currently documented in the CPUID spec
    Added Intel processor SSE4.2 feature flag.
    INIT is blocked when Intel VT is enabled.  This leads to a partially reset
      ata_piix: IDE Mode SATA patch for Intel Ibex Peak DeviceIDs
      ahci: RAID mode SATA patch for Intel Ibex Peak DeviceIDs
    ata_piix: IDE Mode SATA patch for Intel Ibex Peak DeviceIDs
    This patch adds the Intel Ibex Peak (PCH) IDE mode SATA Controller DeviceIDs.
    ahci: RAID mode SATA patch for Intel Ibex Peak DeviceIDs
    This patch adds the Intel Ibex Peak (PCH) SATA RAID Controller DeviceIDs.
      x86/PCI: irq and pci_ids patch for Intel Ibex Peak PCHs
    Unfortunately, several non-Intel x86 implementations, both hardware
    An example of size saving, on x86 with only Intel CPU support:
    and/or cmpxchg64 natively. However, while defined in an Intel-specific
    compilation when support for Intel CPUs is disabled.
    contains code specific to Intel CPUs. However, movsl_mask is used in
    the compilation when support for Intel CPUs is compiled out.
    than 32 bits as immediates. Intel's add/sub documentation specifies they
    actually improves performances on Intel Xeon, AMD64, Pentium M. It does not
    x86/PCI: irq and pci_ids patch for Intel Ibex Peak PCHs
    This patch adds the Intel Ibex Peak (PCH) LPC and SMBus Controller DeviceIDs.
    applesmc: support for Intel iMac
    >               Intel(R) Pentium(R) D CPU 2.80GHz stepping 04
      ALSA: hda_intel: ALSA HD Audio patch for Intel Ibex Peak DeviceIDs
    ALSA: hda_intel: ALSA HD Audio patch for Intel Ibex Peak DeviceIDs
    This patch adds the Intel Ibex Peak (PCH) HD Audio Controller DeviceIDs.
    On my Intel chipset (965GM), the GTT is entirely erased across
    rewrite call to anything other than the Intel resume function.
    the GATT.  This is needed on Intel (at least) as the entire GATT is
    (see "[PATCH 2/4] [RFC][MTD] cfi_probe: remove Intel chip workaround"
    x86: Intel microcode patch loader style corrections
    on systems with more capable HPETs than at least Intel seems to ship.
    for Intel processors.
    to Intel's microcode patching solution.
    x86: moved Intel microcode patch loader declarations to seperate header file
    Intel specific microcode declarations have been moved to a seperate header file.
    module parameter is passed, and an Intel Mac board is detected, the
    core Intel Xeon system running an OLTP workload on DB2 v9.5
      x3850 M2 server with 2 processors (quad-core Intel Xeon processors at
    Preliminary support for the Intel 5100 MCH.  CE and UE errors are reported
    8250: fix break handling for Intel 82571
    Intel 82571 has a "Serial Over LAN" feature that doesn't properly
    Microsoft Intellimouse I have works correctly.
    support for Intel I/OAT DMA engine ver.3 (aka CB3 device).
      KVM: VMX: Fake emulate Intel perfctr MSRs
    KVM: VMX: Fake emulate Intel perfctr MSRs
    Intel machines where this is a bit expensive.
    and multicast filtering is disabled. This patch changes all Intel
    ...while Len is on sabbatical from Intel
    Intel and Centaur(?) only support "sysenter" from 32-bit compat usermode.
    Although it wasn't actually using ihex records before, we use the Intel
    EEPROMs on an Intel 82801 bus (basically twice as fast.)
    i2c: Add Intel SCH SMBus support
    New i2c bus driver for the Intel SCH chipsets (AF82US15W, AF82US15L,
    The segment descriptor registers (what Intel calls "segment cache") is
    00:1f.0 ISA bridge: Intel Corporation 6300ESB LPC Interface Controller (rev 02)
    00:1f.0 ISA bridge [0601]: Intel Corporation 82801FB/FR (ICH6/ICH6R) LPC Interface Bridge [8086:2640] (rev 03)
    Interrupt remapping (part of Intel Virtualization Tech for directed I/O)
    Queued invalidation (part of Intel Virtualization Technology for
    x64, x2apic/intr-remap: Intel vt-d, IOMMU code reorganization
    code reorganization of the generic Intel vt-d parsing related routines and linux
    iommu routines specific to Intel vt-d.
    tpm: add Intel TPM TIS device HID
    This patch adds Intel TPM TIS device HID:  ICO0102
    Some drivers could do with using records like Intel HEX, but with each
    of the Intel IXP4xx networking processor series.
    This patch brings support for gpio/gpiolib framework to Intel IOP3xx
    within the same kernel, depending on whether its an Intel or AMD
    > kernel with the above config file started up fine on both the Intel and AMD
      x86: fix Intel Mac booting with EFI
    x86: fix Intel Mac booting with EFI
    resume causes 32-bit Intel Mac machines to reboot very early when
      drm/i915: add support for Intel series 4 chipsets.
      [agp]: fixup chipset flush for new Intel G4x.
    00:1f.0 ISA bridge: Intel Corporation 6300ESB LPC Interface Controller (rev 02)
    drm/i915: add support for Intel series 4 chipsets.
    [agp]: fixup chipset flush for new Intel G4x.
      [AGP] intel_agp: Add support for Intel 4 series chipsets
    [AGP] intel_agp: Add support for Intel 4 series chipsets
    RS400 (Intel based IGP) ones.
    00:1f.0 ISA bridge [0601]: Intel Corporation 82801FB/FR (ICH6/ICH6R) LPC Interface Bridge [8086:2640] (rev 03)
    Add PJ Waskiewicz to the list of maintainers for Intel 10/100/1000/10GbE
    the Silicon Image ATA card and Intel E1000 GIGE card.  Hangs were seen with
    Use bdl_pos_adj=32 as default except for Intel hardwares confirmed
    [4294014.568167] ACPI: DSDT override uses original SSDTs unless "acpi_no_auto_ssdt"<6>CPU0: Intel(R) Pentium(R) Dual  CPU  E2160  @ 1.80GHz stepping 0d
    SFF P667 with the Intel 815E chipset. Unhiding it reveals
    One more machine with a hidden Intel SMBus. Unhiding it reveals a SMSC
    6. Intel NOR StrataFlash X16 64Mbit PC28F640P30T85;
    The hypercall instructions on Intel and AMD are different.  KVM allows the
    guest to choose one or the other (the default is Intel), and if the guest
    instruction.  This allows live migration between Intel and AMD machines.
    00:1f.0 ISA bridge [0601]: Intel Corporation 82801FB/FR (ICH6/ICH6R) LPC Interface Bridge [8086:2640] (rev 03)
    x86: Move the 64-bit Intel specific parts out of setup_64.c
    Input: i8042 - add Intel D845PESV to nopnp list
    introduces such an entry for Intel D845PESV -- this system doesn't
    Add the Intel ICH9DO controller ID's for the iTCO_wdt kernel driver and bump
    i5k_amb: support Intel 5400 chipset
    Minor rework to support the Intel 5400 chipset.
      New maintainer for Intel ethernet adapters
    New maintainer for Intel ethernet adapters
    to other Linux/Open Source work within Intel. Good luck to Jeff ;)
    The latest rev of Intel doc AP-485 details a new cache
      x86: sysfs cpu?/topology is empty in 2.6.25 (32-bit Intel system)
      on the filesystem.  System is an Intel Core 2 Quad running a 64bit
    x86: sysfs cpu?/topology is empty in 2.6.25 (32-bit Intel system)
    [MAINTAINERS] New maintainer for Intel ethernet adapters
    to other Linux/Open Source work within Intel. Good luck to Jeff ;)
    I was unable to access a computer containing an Intel EtherExpress 16 network
    the IPv6 address of the computer with the Intel EtherExpress 16 network card
    Correcting these problems allows the computer with the Intel EtherExpress 16
    p.s. There is some information on the Intel EtherExpress 16 at
    Datasheet for the Intel 82586 ethernet controller used by the card
    libata: Add Intel SCH PATA driver
    This patch adds Intel SCH chipsets (AF82US15W, AF82US15L, AF82UL11L)
    Open MPI, Intel MPI and other applications don't respect the iWARP
      PCI: Add Intel SCH PCI IDs
    edac: new support for Intel 3100 chipset
    Add Intel 3100 chipset support to e752x EDAC driver.
    fbdev: intelfb: add support for the Intel Integrated Graphics Controller 965G/965GM
    have a notebook with an Intel Mobile GM965/GL960 Integrated Graphics
    I also have an Intel Mobile GM945 and I compared the results, the programming
    interface of the 9xx series from Intel is mostly the same, so I think the
    it from 12.5 kbps to 50 kbps.  The Intel (i810) and Matrox framebuffer drivers
    it from 12.5 kbps to 50 kbps.  The Intel (i810) and Matrox framebuffer drivers
    the non-x86 architectures but I haven't tested those.  I've tested Intel,
    Most Intel hosts have a stable tsc, and playing with the offset only
    Looking at Intel Volume 3b, page 148, table 20-11 and noticed
    Based on an original patch by Rajesh Shah from Intel.
      [MTD] [NOR] Fix Intel CFI driver for collie flash
    Tested this EEH patch with Intel 10G pci-express ixgbe adapter.
    It is based on the original driver from Intel, but has been re-worked
    [ALSA] HDA-Intel - Patch to support RV7xx HDMI Audio
    ACPICA: update Intel copyright
    PCI: Add Intel SCH PCI IDs
    This patch adds Intel SCH chipsets (US15W, US15L, UL11L) PCI IDs, these
    [MTD] [NOR] Fix Intel CFI driver for collie flash
    implementation found in the Intel VT-d hardware.  It works by building a list
    placed downstream of a particular Intel bridge.
    This patch has been tested on Intel x86_64 platform with EFI 64/32
    It is based on the original driver from Intel, but has been re-worked
    taken from Intel PXA270 Developers Manual.
              (Intel-defined) can be used for IPIs. The node identifier
              fits within the Intel-defined portion of the APICID register.
    Intel recommends to not use large pages for the first 1MB
    Intel x86 processor
    "good" Intel cpu?
    This is on a Intel machine with 36bit physical address space. The PTE
    Updates based on the "Intel® Itanium® Architecture Software Developer's Manual
      model name      : Intel(R) Pentium(R) D CPU 3.00GHz
    * Intel IXP422
       Text specific to Intel hardware is now at the end.
    Intel ethernet adapter: Update MAINTAINERS
    Add to help text that the Intel I2C ICH (i801) driver is also needed
    Intel Tiger platforms hang when calling SAL_GET_PHYSICAL_ID_INFO
    - link for Intel Zappa BIOS is dead
    Add the Intel ICH10 SMBus Controller DeviceID's and updates
    running on a Intel 82575 Ethernet controller with a 1000BASE-SX PHY.  The
    This patch enables snoop on Intel SCH chipset, eliminating static during
      PCI: irq: patch for Intel ICH10 DeviceID's
      PCI: pci_ids: patch for Intel ICH10 DeviceID's
    PCI: irq: patch for Intel ICH10 DeviceID's
    This patch adds the Intel ICH10 LPC Controller DeviceID's.
    PCI: pci_ids: patch for Intel ICH10 DeviceID's
    This patch adds the Intel ICH10 LPC and SMBus Controller DeviceID's.
    Following patch will finally solve the detection of Intel Mobile CPUs which
    some bit so we know if TjMax is 100C or 85C. Intel claims this works for mobiles
    only, respect that and set for desktops the TjMax to 100C. Intel provided some
    This patch has been tested on Intel x86_64 platform with EFI64/32
            "Can you also add a comment which points at the Intel
             The 'Intel E7320 Memory Controller Hub (MCH) Datasheet' at
    00:00.0 Host bridge: Intel Corporation Mobile 945GM/PM/GMS/940GML and 945GT Express Memory Controller Hub (rev 03)
    00:02.0 VGA compatible controller: Intel Corporation Mobile 945GM/GMS/940GML Express Integrated Graphics Controller (rev 03)
    00:02.1 Display controller: Intel Corporation Mobile 945GM/GMS/940GML Express Integrated Graphics Controller (rev 03)
    00:1b.0 Audio device: Intel Corporation 82801G (ICH7 Family) High Definition Audio Controller (rev 02)
    00:1c.0 PCI bridge: Intel Corporation 82801G (ICH7 Family) PCI Express Port 1 (rev 02)
    00:1c.1 PCI bridge: Intel Corporation 82801G (ICH7 Family) PCI Express Port 2 (rev 02)
    00:1c.2 PCI bridge: Intel Corporation 82801G (ICH7 Family) PCI Express Port 3 (rev 02)
    00:1d.0 USB Controller: Intel Corporation 82801G (ICH7 Family) USB UHCI #1 (rev 02)
    00:1d.1 USB Controller: Intel Corporation 82801G (ICH7 Family) USB UHCI #2 (rev 02)
    00:1d.2 USB Controller: Intel Corporation 82801G (ICH7 Family) USB UHCI #3 (rev 02)
    00:1d.3 USB Controller: Intel Corporation 82801G (ICH7 Family) USB UHCI #4 (rev 02)
    00:1d.7 USB Controller: Intel Corporation 82801G (ICH7 Family) USB2 EHCI Controller (rev 02)
    00:1e.0 PCI bridge: Intel Corporation 82801 Mobile PCI Bridge (rev e2)
    00:1f.0 ISA bridge: Intel Corporation 82801GBM (ICH7-M) LPC Interface Bridge (rev 02)
    00:1f.1 IDE interface: Intel Corporation 82801G (ICH7 Family) IDE Controller (rev 02)
    00:1f.2 SATA controller: Intel Corporation 82801GBM/GHM (ICH7 Family) Serial ATA Storage Controller AHCI (rev 02)
    00:1f.3 SMBus: Intel Corporation 82801G (ICH7 Family) SMBus Controller (rev 02)
    05:00.0 Network controller: Intel Corporation PRO/Wireless 3945ABG Network Connection (rev 02)
      [MTD] Unlocking all Intel flash that is locked on power up.
      i915: Add chipset id for Intel Integrated Graphics Device
    i915: Add chipset id for Intel Integrated Graphics Device
    This one adds new pci ids for Intel intergrated graphics chipset, with gtt
    families of Intel chips.
    Certain Intel chipsets contains a global write buffer, and this can require
    will add support to the Intel driver to use this interface.
    After /dev/*/cpuid was introduced, Intel changed the semantics of the
    This is needed for example for Intel 48F4400 512MBit chips, since they
    [MTD] Unlocking all Intel flash that is locked on power up.
    Patch for unlocking all Intel flash that has instant locking on power up.
    The patch has been tested on Intel M18, P30 and J3D Strata Flash.
             Intel parts with legacy unlocking will not be unlocked.
    Intel menlow platform specific driver for thermal management extension.
    Intel menlow driver needs to get the pointer of themal_zone_device
    EHCI Glue driver for Intel IXP4XX EHCI USB controller
      ata_piix: IDE mode SATA patch for Intel ICH10 DeviceID's
      ahci: RAID mode SATA patch for Intel ICH10 DeviceID's
    ata_piix: IDE mode SATA patch for Intel ICH10 DeviceID's
    This patch adds the Intel ICH10 IDE mode SATA Controller DeviceID's.
    ahci: RAID mode SATA patch for Intel ICH10 DeviceID's
    This patch adds the Intel ICH10 SATA RAID Controllers DeviceID's.
    I'm working on cleaning up Intel's FCoE stack, which generates new MAC
      [ALSA] HDA-Intel - Add support for Intel SCH
      [ALSA] hda_intel: ALSA HD Audio patch for Intel ICH10 DeviceID's
    [ALSA] HDA-Intel - Add support for Intel SCH
    This patch adds support for Intel's SCH mobile chipset.
    [ALSA] hda_intel: ALSA HD Audio patch for Intel ICH10 DeviceID's
    This patch adds the Intel ICH10 HD Audio Controller DeviceID's.
    AC_KNBCAP_DELTA is incorrectly defined as (1<<8). According to the Intel
    [ALSA] HDA-Intel - Add support for RV6xx HDMI audio
    [ALSA] HDA-Intel - Add support for RV610/RV630 HDMI audio
      KVM: Disable vapic support on Intel machines with FlexPriority
    KVM: Disable vapic support on Intel machines with FlexPriority
    mode on Intel so that the CPU will not bark at us.  This fixes some old
    as a tss when emulating real mode on Intel.  This patch moves the allocation
    Unfortunately, this trick only works on Intel hardware, as AMD lacks a
    not available in 32-bit mode on Intel processors, so the SCE bit is
    Intel i386/x86_64 CPUs.  After changing page attribute to be
    Intel i386/x86_64 CPU.  Because on Intel i386/x86_64 CPU, only if the
    the corresponding page is executable (refer to section 4.13.2 of Intel
    x86: c_p_a() fix: reorder TLB / cache flushes to follow Intel recommendation
    Intel recommends to first flush the TLBs and then the caches
    The procedure is still not fully compliant to the Intel documentation
    because Intel recommends a all CPU synchronization step between
    However on all new Intel CPUs this is now meaningless anyways
    non-Intel machines (AMD machines apparently don't need it and it's untested
    on other non-Intel machines, so best keep it off).
    Previously it was only run for Intel CPUs, but AMD Fam10h implements MWAIT too.
    x86 setup: initialize LDTR and TR to make life easier to Intel VT
    Intel VT doesn't like to engage when the protected-mode state isn't
    I actually think this is true on Intel too for C2 states
    to handle this like Intel on AMD too.
    The Intel check simply checks for CONSTANT_TSC too without hardcoding
    Intel vendor. This is equivalent on 64bit because all 64bit capable Intel
    On Intel there is no CPU supplied CONSTANT_TSC bit currently,
    CONSTANT_TSC bit set or on Intel CPUs which are new enough
    It expands either to LFENCE (for Intel CPUs) or MFENCE (for
    LFENCE is available on XMM2 or higher Intel CPUs - not XMM or higher...
    x86: Implement support to synchronize RDTSC with LFENCE on Intel CPUs
    According to Intel RDTSC can be always synchronized with LFENCE
    Refer to Intel system programming guide Part 1 Section 7.8.5
    implementation has been reviewed by Intel and AMD engineers.
    The Intel documentation says "P6 family" and later processors all have it.
    Citing Intel's Instruction set reference:
    This instruction is not supported on Intel processors earlier than the
    Intel486 processors.
    This instruction encoding is not supported on Intel processors earlier
    [    3.726156] Intel machine check architecture supported.
    [    3.726165] Intel machine check reporting enabled on CPU#0.
    [    3.726167] CPU0: Intel P4/Xeon Extended MCE MSRs (12) available
    [    3.798946] Intel machine check architecture supported.
    [    3.798952] Intel machine check reporting enabled on CPU#1.
    [    3.798955] CPU1: Intel P4/Xeon Extended MCE MSRs (12) available
    [    3.799161] CPU1: Intel(R) Pentium(R) 4 CPU 3.00GHz stepping 09
    driver to the linux community. This product is the Intel(R) 82575
      ACPI: Delete Intel Customer Reference Board (CRB) from OSI(Linux) DMI list
    ACPI: Delete Intel Customer Reference Board (CRB) from OSI(Linux) DMI list
    So when it is seen in the BIOS for an Intel Customer Reference Board,
    The E7221 chipset is a 915 rebadged for the Intel server line.
      [NET]: Fix interrupt semaphore corruption in Intel drivers.
    [NET]: Fix interrupt semaphore corruption in Intel drivers.
    Several of the Intel ethernet drivers keep an atomic counter used to
    Unfortunately, this trips up the semaphore used here in the Intel
      x86: add support for the latest Intel processors to Oprofile
    x86: add support for the latest Intel processors to Oprofile
    The latest Intel processors (the 45nm ones) have a model number of 23
      [NET]: Fix TX timeout regression in Intel drivers.
    [NET]: Fix TX timeout regression in Intel drivers.
    breakout consistent in Intel ethernet drivers.")
    controversial in that it can be incorrect in non-Dell non-Intel systems
      [NET] Intel ethernet drivers: update MAINTAINERS
      [NET]: Make ->poll() breakout consistent in Intel ethernet drivers.
    [NET] Intel ethernet drivers: update MAINTAINERS
    [NET]: Make ->poll() breakout consistent in Intel ethernet drivers.
      [CASSINI]: Program parent Intel31154 bridge when necessary.
    [CASSINI]: Program parent Intel31154 bridge when necessary.
    based on discussions with Intel CPU architects and verified at
      x86: intel_cacheinfo.c: cpu cache info entry for Intel Tolapai
    x86: intel_cacheinfo.c: cpu cache info entry for Intel Tolapai
    This patch adds a cpu cache info entry for the Intel Tolapai cpu.
     Intel machine check architecture supported.
     Intel machine check reporting enabled on CPU#1.
    driver.  The EFI frame buffer driver in this patch is based on the Intel Mac
     - Non-Intel(R) hardware also has DMA engines;
    (this isn't called on Intel as the hardware does the decode for us)
    [MTD] [NOR] Support Intel P3x flash support with CFI version 1.5
    hermes: clarify Intel reference in Kconfig help
    The Intel device supported by the hermes driver core is the IPW2011.  The
    "Intel PRO/Wireless" wording suggests the later Centrino devices and may
    Intel 5000 series chipsets.
    Originally based on a patch by Kristen Carlson Accardi @ Intel.
    This patch removes dead code spotted by the Intel C Compiler.
    Convert CFI tables from Atmel cmdset_0001 chips to Intel format and set
      [MTD] [NOR] Fix deadlock in Intel chip driver caused by get_chip recursion
    [MTD] [NOR] Fix deadlock in Intel chip driver caused by get_chip recursion
    Intel IOMMU: Iommu floppy workaround
    Intel IOMMU: Iommu Gfx workaround
    Intel IOMMU: DMAR fault handling support
    MSI interrupt handler registrations and fault handling support for Intel-IOMMU
    Intel IOMMU: Intel iommu cmdline option - forcedac
    Intel IOMMU: Avoid memory allocation failures in dma map api calls
    Intel IOMMU driver needs memory during DMA map calls to setup its internal
    Intel IOMMU: Intel IOMMU driver
    Intel IOMMU: IOVA allocation and management routines
    Intel IOMMU: clflush_cache_range now takes size param
    Intel IOMMU: PCI generic helper function
    Intel IOMMU: DMAR detection and parsing logic
    This patch supports the upcomming Intel IOMMU hardware a.k.a.  Intel(R)
    For detailed info on the specification of "Intel(R) Virtualization Technology
    Intel x86_64 CPUs.  After changing page attribute to be executable with
    these functions, the page remains un-executable on Intel x86_64 CPU.
    Because on Intel x86_64 CPU, only if the "NX" bits of all four level
    section 4.13.2 of Intel 64 and IA-32 Architectures Software Developer's
    and by 4-5% on an Intel dual-core system too:
    Intel FB: more interlaced mode support
    Intel FB: allow odd- and even-field-first in interlaced modes, and
    Intel FB: force even line count in interlaced mode
    Intel FB: the chip adds two halflines automatically in interlaced mode,
    Intel FB: obvious changes and corrections
    Intel FB: obvious changes and corrections
    Intel FB: whitespace, bracket and other clean-ups
    Intel FB: whitespace, bracket and other clean-ups
    Intel FB: support for interlaced video modes
    Intel framebuffer now supports interlaced video modes.
    Add device ids for new revs of the Intel I/OAT DMA engine
    [ALSA] Intel HD Audio: Use list_for_each_entry(_safe)
    Intel HD Audio: Use list_for_each_entry(_safe) instead of
    [ALSA] hda-codec - Fix PM on ALC885 Intel Macs
    Fix power-management on ALC885 Intel Macs.
    i2c-i801: Add support for the Intel Tolapai SMBus
    Add the Intel Tolapai SMBus Controller DID.
      [MTD] map driver for NOR flash on the Intel Vermilion Range chipset
    According to Intel Software Developer's Manual, Vol. 3B, Appendix H.4.2,
    Intel manual (and KVM definition) say the TPR is 4 bits wide.  Also fix
    On this machine (Intel), writing to the CR4 bits 0x00000800 and
    0x00001000 cause a GPF.  The Intel manual is a little unclear, but
    According to latest memory ordering specification documents from Intel
    ahci: RAID mode SATA patch for Intel Tolapai
    There is another outstanding issue with ata_piix.c.  Intel has never
    Here are Intel's datasheets for the affected chipsets: ICH5 Datasheet:
       http://lkml.org/lkml/2007/7/6/292 (It was already tested by an Intel
    This patch adds the mac80211 based wireless drivers for the Intel
    PRO/Wireless 3945ABG/BG Network Connection and Intel Wireless WiFi
    ixgbe: driver for Intel(R) 82598 PCI-Express 10GbE adapters (v4)
    This patch adds support for the Intel 82598 PCI-Express 10GbE
    The TKIP mixing code was added for the benefit of Intel's ipw3945
    [MTD] map driver for NOR flash on the Intel Vermilion Range chipset
    Subject: [PATCH] Intel FB pixel clock calculation fix
    Intel framebuffer mis-calculated pixel clocks.
      PCI: irq and pci_ids patch for Intel Tolapai
    usb flash memories listed in the patch are being used in Intel's
    PCI: irq and pci_ids patch for Intel Tolapai
    This patch adds the Intel Tolapai LPC and SMBus Controller DID's.
    Fix the NMI watchdog on Intel CoreDuo processor where the kernel would
    using PERFEVTSEL0.  The other Intel processors supporting the
      ata_piix: IDE mode SATA patch for Intel Tolapai
    ata_piix: IDE mode SATA patch for Intel Tolapai
    This patch adds the Intel Tolapai IDE mode SATA controller DID's.
    chipsets, e.g. Intel E7520, when the driver is loaded.
    orders of magnitude faster on 64-bit Intel hardware.
    This fixes oopses and some guest failures on AMD machines (the Intel
      that just shouldn't break at this late stage in the game.  My new Intel
    2007 i686 Intel(R) Celeron(R) M processor 1.50GHz GenuineIntel
    task to swap any special-purpose registers like the fpu or Intel's VT
    structure by name in the setup code.  Additionally, "Intel SpeedStep
    i386: Reserve the right performance counter for the Intel PerfMon NMI watchdog
    The Intel PerfMon NMI watchdog reserves the first performance counter,
    [ALSA] HDA-Intel - Add support for MSI K9AGM2-FIH motherboard
    Volume).  This should fix another recording problem on Intel Macs.
    [ALSA] hda-codec - Fix pin configs for Intel Macs
    [ALSA] hda-codec - Add support of newer version of Intel iMac
    Added the pin configs for newer version of Intel iMac.
    the iq31244 board and can be found on Intel "Baxter Creek" ss4000e nas.
    The appletouch geyser3 devices found in the Intel Macs (and possibly
    Here's a driver for the Intel 3000 and 3010 memory controllers,
    Thompson) for the Intel 5000X/V/P (Blackford/Greencreek) chipset to the in
            - 2.9GHz Intel Core 2 CPU
    KVM: Emulate hlt on real mode for Intel
    The Intel(R) IOP series of i/o processors integrate an Xscale core with
    Intel Xscale series of I/O processors, iop-adma, is provided in a later
    It was tested on Intel ICH7 and Serverworks/Broadcom HT1000 EHCI
    Some Intel features are spread around in different CPUID leafs like 0x5,
    Display Intel Dynamic Acceleration feature in /proc/cpuinfo. This feature
    Refer to Intel Software Developer's Manual for more details about the feature.
    Intel E7520/7320/7525 detected.<6>Disabling irq balancing and affinity
    I've quit Intel and gone into business as a Linux consultant.  Update
    Intel Macs (and possibly other machines) provide a PNP entry for the RTC,
    pci_ids: update patch for Intel ICH9M
    This patch updates the Intel ICH9M LPC Controller DID's, due to a
    Volume).  This should fix another recording problem on Intel Macs.
    implement all the necessary MSRs of the standard Intel machine
    Add handling of Intel-iMac-specific pinconfig of the sound card.
    Intel-iMac now handled as a separated subsystem.
    [ALSA] HDA-Intel: Fix headphone squeal on Conexant audio
    This option is needed on the Apple Intel Laptops too.
    vmlfb: framebuffer driver for Intel Vermilion Range
    Add the Intel Vermilion Range framebuffer support.
    1. Intelligent owner selection (like an idle core in a busy package).
    Use stop_machine_run in the Intel RNG driver
    Replace call_smp_function with stop_machine_run in the Intel RNG driver.
    Intel-based Apple's computers are supported (MacBook Pro, MacBook, MacMini).
    Intel Core CPUs.
    fixed array to a pointer.  I assume the Intel compiler doesn't support
    The Blackfin architecture was jointly developed by Intel and Analog Devices
      [AGPGART] Intel-agp adjustments
    Intel hosts only support syscall/sysret in long more (and only if efer.sce
    Intel procesors, update the segment registers after the mode switch has taken
    The data (struct) got set to NULL  for all, but Intel in different
    Quoting from Intel's "MultiProcessor Specification" (Version 1.4), B-3:
    Intel's documentation suggests the implementation of a time-out
    Quoting from Intel's "MultiProcessor Specification" (Version 1.4), B-3:
    Intel's documentation suggests the implementation of a time-out
    across all processors." as written in the AMD and Intel manuals.
    set, I expect that also the Intel-style MTRR bits are not updated.
    AMD and Intel x86 CPU manuals state that it is the responsibility of
    instead of PERFSEL0/PERFCTR0 on processors supporting Intel architectural
    perfmon, such as Intel Core 2. Although all PMU events can work on
              on processors supporting the Intel architectural perfmon (e.g. Core 2 Duo).
    instead of PERFSEL0/PERFCTR0 on processors supporting Intel architectural
    perfmon, such as Intel Core 2. Although all PMU events can work on
              on processors supporting the Intel architectural perfmon (e.g. Core 2 Duo).
       is to use logical flat mode on both AMD and Intel systems, and
    build & booted on a couple of AMD and Intel SMP systems.
    For Intel users running in combined mode, it is now wholly dependent on
    PCI based SNI RM machines have their EISA bus behind an Intel PCI/EISA
    [AGPGART] Intel-agp adjustments
    Add Intel KIXRP435 Reference Platform based on IXP43x processor.
    reported by Valerie Clement <valerie.clement@bull.net> and the Intel
    We'll revert it until root cause is known.  Intel has a repeatable
      myri10ge: more Intel chipsets providing aligned PCIe completions
    myri10ge: more Intel chipsets providing aligned PCIe completions
    Add the Intel 5000 southbridge (aka Intel 6310/6311/6321ESB) PCIe ports
    and the Intel E30x0 chipsets to the whitelist of aligned PCIe completion.
      [AGPGART] intel_agp: PCI id update for Intel 965GM
    [AGPGART] intel_agp: PCI id update for Intel 965GM
    Update PCI id info for Intel 965GM chipset.
    ordering that causes systems based on Intel x86 CPUs using the microcode
    Intel virtualization extensions do not support virtualizing real mode.  So
    It was found that the Toshiba laptops with hidden Intel SMBus have SMM
    According to Intel only specific Intel models (Banias/Dothan) are broken
    EFI partitions are also used by Apple on their Intel-based machines and
    Add checking for closed ROM window on Intel ESB2 Southbridge.
      ahci: RAID mode SATA patch for Intel ICH9M
    ahci: RAID mode SATA patch for Intel ICH9M
    This patch adds the Intel ICH9M RAID controller DID for SATA support.
    on hardware of Qtuantek QT1010 tuner, Zarlink ZL10353 (Intel CE 6353)
      [MTD] [NOR] Intel: remove ugly PROGREGION macros
      hwif->ide_dma_clear_irq for Intel ICHx controllers.
    of Intel space. This looks a little weird, but I've been assured
    For reference, the relevant Intel xAPIC spec is kept at
    can not be used to boot the kernel on Intel platforms, making the boot time
    We don't need to allocate pgds in PAE mode, (PDPs in Intel terminology) as
    Eric Wollesen ported the Bluesmoke Memory Controller driver for the Intel
    [MTD] [NOR] Intel: remove ugly PROGREGION macros
    [MTD] Fix default timeouts for Intel NOR flash
    HDA Intel: probe of 0000:00:14.2 failed with error -12
    This patch adds limited support for Intel-based MacPro workstations.
    fixes video1394 DMA on machines with DMA bounce buffers, especially Intel
      PCI: Speed up the Intel SMBus unhiding quirk
    PCI: Speed up the Intel SMBus unhiding quirk
    Speed up the Intel SMBus PCI quirk by avoiding tests which can only
    on the Intel P64H2.  It turns out however that pci_setup_bridge() in
    Synchronize with version 0.46 of the Intel PIIX/ICH driver:
    - SLC90E66 only supports MW DMA modes 1/2 and SW DMA mode 2 (just like Intel
    According to the datasheet, Intel 82371MX (MPIIX) actually has only a
    This patch is needed to allow the new Intel-based Macs to suspend to ram
    The Intel driver also gets a new memory type for pages that can be bound cached to the intel GTT.
    00:02.0 VGA compatible controller: Intel Corporation Mobile
    Intel hosts, without long mode, and with nx support disabled in the bios
    With that, "nmi_watchdog=2" stops working for me on Intel Core 2 CPU
      [ALSA] hda_intel: ALSA HD Audio patch for Intel ICH9
    [ALSA] hda_intel: ALSA HD Audio patch for Intel ICH9
    This patch adds the Intel ICH9 HD Audio controller DID's for ALSA.
    Intel cpu.
    the Intel PIIX and SMsC SLC90E66 IDE drivers because:
    I have a system with AMCC PowerPC 405EP and PHY Intel LXT971A.  Linux
      [PATCH] ata_piix: IDE mode SATA patch for Intel ICH9
    >         tristate "Intel PIIX/ICH SATA support"
    >           support for select Intel PIIX/ICH PATA host controllers.
    [PATCH] ata_piix: IDE mode SATA patch for Intel ICH9
    This updated patch adds the Intel ICH9 IDE mode SATA controller DID's.
    Enable PEC on recent Intel SMBus controllers (ICH6, ICH7, ICH8, ICH9
    Add the Intel ICH9/ICH8/ESB2 SMBus Controller text to
    The following patchset adds a driver for Intel's hardware virtualization
    SMP hosts and UP guests are supported.  At the moment only Intel
    - wait until AMD and Intel release processors with nested page tables
    [PATCH] ide-cd: Handle strange interrupt on the Intel ESB2
    Additional updates to conform with Rev 2.2 of Volume 2 of "Intel
    Based on Rev 2.2 of Volume 2 of "Intel Itanium Architecture Software
    Rev 2.2 of Volume 2 of "Intel Itanium Architecture Software Developer's
    Rev 2.2 of Volume 2 of "Intel Itanium Architecture Software Developer's
    This patch supports the two Intel customer reference platforms iq81340mc
    David Binderman and his Intel C compiler rightly observe that
    [PATCH] i386: i386 add Intel BTS cpufeature bit and detection (take 2)
    detection code for Intel's Branch Trace Store (BTS) feature. This
    feature can be found on Intel P4 and Core 2 processors among others.
    [PATCH] x86-64: x86-64 add Intel BTS cpufeature bit and detection (take 2)
    detection code for Intel's Branch Trace Store (BTS) feature. This
    feature can be found on Intel P4 and Core 2 processors among others.
    Add genapic_force. Used by the next Intel quirks patch.
      region can also be uncacheable) and even further as per Intel's
    Add an option to compile for Intel's Core 2
    The Kconfig help is a mouthful due to the inventiveness of Intel's
    [PATCH] i386: add Intel Core related PMU MSRs
    - add Intel Precise-Event Based sampling (PEBS) related MSR
    - add Intel Data Save (DS) Area related MSR
    - add Intel Core microarchitecure performance counter MSRs
    [PATCH] x86-64: x86-64 add Intel Core related PMU MSRs definitions
    monitoring for the processors based on Intel Core microarchitecture.
            - add Intel Precise-Event Based sampling (PEBS) related MSR
            - add Intel Data Save (DS) Area related MSR
            - add Intel Core microarchitecure performance counter MSRs
    X86_FEATURE_DS to match Intel's documentation for the Debug Store save area on
    Precise Event Based Sampling (PEBS) feature for Intel 64-bit processors.
    to X86_FEATURE_DS to match Intel's documentation for the Debug Store
      i2c-i801: SMBus patch for Intel ICH9
      PCI: irq: irq and pci_ids patch for Intel ICH9
    i2c-i801: SMBus patch for Intel ICH9
    This updated patch adds the Intel ICH9 LPC and SMBus Controller DID's.  Thi=
    PCI: irq: irq and pci_ids patch for Intel ICH9
    This updated patch adds the Intel ICH9 LPC and SMBus Controller DID's.
    I think some were with Intel ones.
    Current Wireless USB host hardware (Intel i1480 for example) allows up
      [PATCH] ahci: AHCI mode SATA patch for Intel ICH9
    [PATCH] Fix Intel/Sharp command set erase suspend bug
    [PATCH] ahci: AHCI mode SATA patch for Intel ICH9
    This patch adds the Intel ICH9 AHCI controller DID's for SATA support.
    cares about the aperture size is the Intel "stolen memory" calculation,
       Intel APIC is an unbelievable piece of sh*t, and has the edge-detect logic
      Revert "[PATCH] MMCONFIG and new Intel motherboards"
    Revert "[PATCH] MMCONFIG and new Intel motherboards"
    Several more Intel CPUs are now capable using the p4-clockmod cpufreq
    [MTD] NOR: leave Intel chips in read-array mode on suspend
    [MTD] MAPS: Support for BIOS flash chips on Intel ESB2 southbridge
    Add MTD map driver for BIOS flash chips connected to the Intel ESB2
    This patch breaks C-state discovery on my IBM IntelliStation Z30 because
    -[0000:00]-+-00.0  Intel Corporation 5000P Chipset Memory Controller Hub
    Refer to IA-32 Intel® Architecture Software Developer's Manual at
    Add in the support for Intel Enhanced Speedstep - MSR based transitions.
    below it is easier to add support for other address spaces like Intel
     Intel CPUs are handled in speedstep-centrino driver. Even though most of the
    Intel processors starting with the Core Duo support
    Refer: Intel Architecture Software Developer's Manual
    Refer: Intel Processor Vendor-Specific ACPI: Interface Specification
    iIDMA (Intelligent Interleaved Direct Memory Access) allows for
      [WATCHDOG] iTCO_wdt (Intel TCO Timer) driver
      [WATCHDOG] iTCO_wdt (Intel TCO Timer) driver
    [WATCHDOG] iTCO_wdt (Intel TCO Timer) driver
    [WATCHDOG] iTCO_wdt (Intel TCO Timer) driver
    These drivers are included in the Intel 82801 I/O Controller
    Hub family (from ICH0 up to ICH7) and in the Intel 6300ESB
      drm: Add support for Intel i965G chipsets.
    [PATCH] fix Intel RNG detection
    Previously, since determination whether there was an Intel random number
      [ARM] 3856/1: Add clocksource for Intel IXP4xx platforms
    [ARM] 3856/1: Add clocksource for Intel IXP4xx platforms
    Intel's "Lubbock" reference hardware, so that on more sensible hardware it
      [PATCH] i386/x86-64: New Intel feature flags
    [PATCH] i386/x86-64: New Intel feature flags
    As described in "Intel Processor idenfication and the CPUID instruction
    [PATCH] MMCONFIG and new Intel motherboards
    [PATCH] x86: i386/x86-64 Add nmi watchdog support for new Intel CPUs
    Intel now has support for Architectural Performance Monitoring Counters
    ( Refer to IA-32 Intel Architecture Software Developer's Manual
    feature is present starting from Intel Core Duo and Intel Core Solo processors.
    [ALSA] hda-codec - Add 5 stack audio support for Intel 965 systems
    This patch restores the Intel HDA Sigmatel codec pin configuration on
    Simple patch to enable Message Signalled Interrupts for the HDA Intel
     Intel Corporation 82801FB/FBM/FR/FW/FRW (ICH6 Family) High Definition Audio Controller (rev 03)
    [ALSA] hda-codec - Add support for new Intel boards with Stac9227 codec
    This patch adds full 5.1 audio support for Intel boards
    [ALSA] hda-codec - add missing device ids for Intel 945 boards
    This patch adds missing device ids for Intel 945 motherboards.
    [ALSA] hda-codec - Fix headphone output for some Intel 945 systems
    This patch enables headphone output at initialization for Intel
    This patch adds missing device ids for Intel 915 and D102GGC
      [AGPGART] Intel 965 Express support.
    drm: Add support for Intel i965G chipsets.
    Those changes were needed for EFI-environment Intel macs, but broke some
    newer Intel 965 boards, so for now it's better to revert to our old
    Intel 965 boards, which will be applied once they get wider testing.
    Add the CPU identification needed by oprofile for Intel (r) Core (tm) 2
    [AGPGART] Intel 965 Express support.
    * when the board is plugged to one of the new Intel PCIe chipsets that
    Adds PCI Error recovery callbacks to the Intel 10-gigabit ethernet ixgb
    [PATCH] x86: Disable MMCONFIG on Intel SDV using DMI blacklist
    we blacklist the Intel SDV with the original BIOS bug that
    added to detect a broken BIOS in a preproduction Intel SDV. However it also
    Input: psmouse - fix Intellimouse 4.0 initialization
    Reading the Intel VSC and AHCI it seems like writing 0x302 is incorrect.
    [PATCH] x86_64: On Intel systems when CPU has C3 don't use TSC
    On Intel systems generally the TSC stops in C3 or deeper,
      [I/OAT]: Remove pci_module_init() from Intel I/OAT DMA engine
    [I/OAT]: Remove pci_module_init() from Intel I/OAT DMA engine
    Fix of performance and stability issues on Intel NOR chips. It fixes:
    [PATCH] mbxfb: Add framebuffer driver for the Intel 2700G
    Intel PCIE chipsets will cause a device reset to occur.  This will
    in Intel 80331/80321 manuals.
    Intel 945 board.
    [PATCH] Add Computone IntelliPort Plus serial hotplug support
    Add "Computone IntelliPort Plus serial" hotplug support
    According to the Intel PXA27x Processor Family Specification
      [ALSA] Add Intel D965 board support
    [ALSA] Add Intel D965 board support
    Added the support for Intel D965 boards with STAC9227 codec.
    Hyok says Intel Xscale is not currently supported by uCLinux.
      Input: psmouse - add support for Intellimouse 4.0
      [PATCH] x86_64: i386/x86-64 Add nmi watchdog support for new Intel CPUs
    [PATCH] x86_64: i386/x86-64 Add nmi watchdog support for new Intel CPUs
    Intel now has support for Architectural Performance Monitoring Counters
    ( Refer to IA-32 Intel Architecture Software Developer's Manual
    feature is present starting from Intel Core Duo and Intel Core Solo processors.
    information that gets printed for Intel and AMD processors for NUMA
    Intel systems report the cache level data from CPUID 4 in sysfs.
    [PATCH] imacfb: Add Intel-based Macintosh Framebuffer Support
    This patch adds a new framebuffer driver for the Intel Based macs.  This
    [PATCH] Add Intel HW RNG driver
    Input: psmouse - add support for Intellimouse 4.0
    Add support for the H-Wheel present on Microsoft Intellimouse 4.0
      [PATCH] hwmon-vid: Add support for Intel Core and Conroe
    [PATCH] hwmon-vid: Add support for Intel Core and Conroe
    This patch adds support for two new VID codes, supporting Intel mobile Core
    [PATCH] UHCI: Work around old Intel bug
    Some old Intel UHCI controllers have a bug that has shown up in a few
    keeping up with the latest in Intel power management.  I get a steady
    Move various QLogic, Vitesse, and Intel storage controller PCI IDs to the
    but bugs happen.  Apparently especially on the Apple Intel Macs.
    [I/OAT]: Driver for the Intel(R) I/OAT DMA engine
    Instead of trying to make PPC64 MSI fit in a Intel-centric MSI layer, a
    According to Intel ICH spec, there are several rules that Base Address
    to something human-readable, but Intel brandnames don't change
    defined" and it must be set to zero on Intel XScale CPUs or the cache does
    One known offender is the Intel Modem driver.
      STMicro and Intel Sibley flashes with internal ECC.  Those flashes
    [MTD] Merge STMicro NOR_ECC code with Intel Sibley code
    In 2005, Intel Sibley flashes copied this strategy and Nico added support for
    [PATCH] Add PCI ID for the Intel IDE Controller which is in the Intel Mac Minis shipped in first quarter 2006
       because there are lots of Intel boxes which have a bogus hotplug area
    Add support to oprofile for the Intel Core Solo and Core Duo processors.
        on the Intel Tiger box.
    Intel PXA27x developers manual section 5.4.1.1 lists a priority
    being different from Intel before.
    Fail to resume on Tecra M2 with ADM1032 and Intel 82801DBM
    This adds Auke Kok to the list of maintainers for the Intel NICs.
    [ALSA] hda-codec - Adds HDA support for Intel D945Pvs board with subdevice id 0x0707
    chip on the Intel D945Pvs board with subdevice id 0x0707.
    [PATCH] x86_64: fix sync before RDTSC on Intel cpus
    Intel platforms..
    Intel EM64T CPUs handle uncanonical return addresses differently
    EFI on some machines, e.g., Intel Tiger, reports that the VGA framebuffer
    This patch adds support for the Intel ixp23xx series of CPUs.  The
    ADI Engineering Roadrunner, Intel IXDP2351, and IP Fabrics Double
    faster than kmalloc.  On a Intel P4 system it speeds up a select of a
      Kconfig help: MTD_JEDECPROBE already supports Intel
    Kconfig help: MTD_JEDECPROBE already supports Intel
    Intel chips are already supported.
    >From Intel's IA-32 opcode map described in IA-32 Intel Architecture Software
    My test system, an Intel S870BN4 'Tiger4', aka Dell PowerEdge 7250, with
    and Intel showed it was a loss. That was probably because the store
    [PATCH] i386/x86-64: List Intel LaGrange AKA SMX in /proc/cpuinfo
    On vSMPowered boxes with Intel CPUs this is working correctly as
    While AMD formally permits multi-byte execution breakpoints, Intel
    code for both common AMD and Intel CPUs. Use this option
    Add support for the Intel Pentium M series to the hwmon-vid driver.
    Modules: HDA Intel driver
    Modules: HDA Codec driver,HDA Intel driver
    [ALSA] hda-codec - Add missing model entries for Intel 945 boards
    Added the missing entries for Intel 945 boards.
    Modules: Intel8x0 driver
    Modules: Documentation,HDA Intel driver
    Modules: Intel8x0 driver
    driver supports the Intel 31244.
    This patch adds support for Intel's IXDP28x5 platform. This
    on all chipsets (NVidia, Intel, AMD, ATI) I tried it on.
    Fixes a local DOS on Intel systems that lead to an endless
    on Intel processors with cpuid level > 4, it causes intel_cacheinfo.c to
    on newer Intel processors.  Moving topology.c to arch/i386/kernel fixes
    Fix a kernel oops for Intel P30 flashes, where the wait queue head was not
    [PATCH] Necessary evil to get sata_vsc to initialize with Intel iq3124h hba
    avoids issues with the Intel icc compiler. Function call
    [PATCH] i2c-i801: I2C patch for Intel ICH8
    This patch adds the Intel ICH8 DID to the i2c-i801.c and Kconfig files for I2C
    [PATCH] x86_64: Only switch to IPI broadcast timer on Intel when C3 is supported
    [PATCH] piix: add Intel ICH8M device IDs
    Modules: Documentation,Intel8x0 driver
    Add SigmaTel HDA support for the Intel D975XBK motherboard.
    [PATCH] PCI: irq and pci_ids: patch for Intel ICH8
    This patch adds the Intel ICH8 DID's to the irq.c and pci_ids.h files.
    [libata ahci] Isolate Intel-ism, add JMicron JMB360 support
    Isolate some PCI config register bitbanging to Intel hardware, as it
    [X86] Add new Intel cache descriptors.
    Modules: Intel8x0 driver
    [ALSA] hda-intel - patch for Intel ICH8
    Modules: HDA Intel driver
    This patch adds the Intel ICH8 HD Audio DID to the hda_intel.c audio driver.
    Modules: Intel8x0 driver
    [PATCH] EDAC: drivers for Intel i82860, i82875
    [PATCH] EDAC: drivers for AMD 76x and Intel E750x, E752x
    [PATCH] Intel ICH8 SATA: add PCI device IDs
    [PATCH] ahci: AHCI mode SATA patch for Intel ICH8
    This patch adds the Intel ICH8 DID's to the ahci.c file for AHCI mode
    Tested on Intel and IBM x86-64 memory hot-add capable systems.
    This patch adds support for the Intel IXDP2351 to the CS89x0 driver.
    [PATCH] x86_64: On Intel CPUs don't do an additional CPU sync before RDTSC
    RDTSC serialization using cpuid is not needed for Intel platforms.
    [PATCH] x86_64: Don't try to synchronize the TSC over CPUs on Intel CPUs at boot.
    interrupt (IRQ 0). This is needed because Intel CPUs stop the local
    APIC timer in C3.  This is currently only enabled for Intel CPUs.
    [PATCH] x86_64: Use X86_FEATURE_CONSTANT_TSC now to clean up Intel speedstep drivers
    - Fixes compiling warning on kernel 2.6.15 with the Intel C compiler.
    [PATCH] PCI Quirk: 1K I/O space granularity on Intel P64H2
    granularity option on the Intel P64H2 PCI Bridge.  I had to change
    coming up sends a xTPR message to the chipset.  Intel chipsets (at least)
    Table was updated to treat future Intel x86 CPUs as VRD10.
    [ARM] 3206/1: Modifications to the bus arbiter controller for the Intel PXA27x
    for the Intel PXA27x Application Processor Family.  Up to 5%
    only applies changes to the Intel Mainstone development platform.
    This patch is not compatible with preproduction Intel PXA27x
    This patch is based on the Intel Linux Preview Kit released to the
    I skimmed Intel's ICH7 datasheet and that basically says the wakeup
    This patch adds support for a new arm/ixp4xx machine - the Iomega NAS 100d network attached storage product.  The NAS100D is a consumer device containing a 266MHz Intel IXP420 processor, 16MB of flash, 64MB of RAM, a 160Gb internal IDE hard disk, and 802.11b/g wireless on an Atheros mini-PCI card.
    worse especially on chips like the Intel P4.
    Modules: AC97 Codec,ATIIXP driver,Intel8x0 driver
    - Add support for several Intel mobos
    Modules: HDA Intel driver
    Modules: HDA Intel driver
    Modules: Intel8x0 driver
    Modules: HDA Intel driver
    Fix PM support on HDA-Intel driver.
    Modules: Intel8x0 driver,Intel8x0-modem driver
    Fix PM support on Intel8x0 and modem drivers.
    [ALSA] Remove xxx_t typedefs: PCI Intel8x0
    Modules: Intel8x0 driver,Intel8x0-modem driver
    Remove xxx_t typedefs from the PCI Intel8x0 and modem drivers.
    [ALSA] Remove xxx_t typedefs: HDA-Intel
    Modules: HDA Intel driver
    Remove xxx_t typedefs from the HDA-Intel driver.
    Modules: Intel8x0 driver,Intel8x0-modem driver
    Modules: HDA Intel driver
    such as IntelliMouse and Explorer, to make sure that the mouse will
    [PATCH] add boot option to control Intel SATA/PATA combined mode
    Recent models of Intel/Sharp and Spansion CFI flash now have significant
    "autoselect" and Intel calls "read device identifier".  Currently these
    [PATCH] x86_64: Log machine checks from boot on Intel systems
    on some AMD systems. But give Intel EM64T systems a chance because they are
    K8_NUMA.  CONFIG_K8_NUMA is not needed for Intel EM64T NUMA boxes.  It also
    The current value was correct before the introduction of Intel EM64T support -
    TODO: figure out optimized versions for Intel Netburst based EM64T
    [PATCH] x86_64: x86_64/i386 fix Intel cache detection code assumption about threads sharing
    Fix the Intel cache detection code assumption that number of threads
    [PATCH] x86-64/i386: Intel HT, Multi core detection fixes
    [PATCH] x86_64: Force correct address space size for MTRR on some 64bit Intel Xeons
    the the Intel IXDP425 evaluation board. It uses the
    The specific bits are shown in the Intel IA-64 Architecture Software
    Change to the extended cfi table parsing for Intel NOR flash that uses
    - Intel chip driver has a reboot notifier so no need to reset the chip here.
    Intels Sibley flash needs JFFS2 write buffer functionality
    {MTD] add support for Intel's "Sibley" flash
    Modules: Intel8x0 driver
    Modules: Intel8x0 driver
    Modules: Intel8x0 driver
    Modules: Intel8x0 driver
    Modules: Intel8x0-modem driver,VIA82xx-modem driver,HDA Codec driver
    Modules: Intel8x0 driver
    Modules: Intel8x0 driver
    Modules: HDA Intel driver
    This patch is to make the Intel HDA code work for NVIDIA azalia controller.
    Current users: cache entries for Intel CPU's and cpufreq subsystem.
    Intel P4 running at 3001.171 Mhz, the truncation to 3001 Mhz leads to an
    [PATCH] fec_8xx: Add support for Intel PHY LX971
    The following patch add support for the Intel LX971 PHY.
    (written at a time when Intel's PIIX3 was about the only motherboard with
    Run tested on Intel SE440BX-2 mobo.
    Intel chipset ports in development that are waiting on this to go
    The common oprofile code assumes the name "PMU" (from Intel's
    Intel Documentation.
     Intel(R) PXA 255 Processor - Developers Manual - Jan 2004 - Page 12-33
    HDA Intel driver
    with EM64T (i.e. Intel x86_64). Also add an entry for myself so that
        Intel Pro/Wireless 2011 and 2011B have the same numeric ID, so use
    [PATCH] x86-64: Use physflat on Intel for < 8 CPUs with CPU hotplug
    [PATCH] x86-64: Use SRAT data on Intel systems too.
    Intel8x0 driver,Intel8x0-modem driver,Maestro3 driver,RME32 driver
    HDA Intel driver,ICE1712 driver,ICE1724 driver,KORG1212 driver
    ES1938 driver,ES1968 driver,FM801 driver,Intel8x0 driver
    Intel8x0-modem driver,Maestro3 driver,SonicVibes driver,VIA82xx driver
    HDA generic driver,HDA Intel driver,ICE1712 driver,ICE1724 driver
    Documentation,Intel8x0 driver
    HDA Intel driver
    ENS1370/1+ driver,ES1938 driver,ES1968 driver,Intel8x0 driver
    Intel8x0-modem driver,Maestro3 driver,RME32 driver,RME96 driver
    HDA Codec driver,HDA Intel driver,HDA generic driver
    HDA Intel driver
    Intel8x0 driver
    Intel 6300ESB chipset.
    sets the WDT_LOCK bit of watchdog timer for Intel 6300ESB chipset. So, we
    Add support for Intel assabet specific board support for
    Intel 82855PM chipset.
    Intel 82855PM chipset.
    controllers on my Intel motherboard don't work.
    [ARM] 2871/1: Fixes an issue with gettimeofday not working correctly on Intel IOP3xx processors
    This prepares us for updating to the latest Intel driver code, plus
        Communications and Intel PRO/Wireless 2011B.
    [PATCH] orinoco: Remove entry for Intel PRO/Wireless 2011B.
        Remove entry for Intel PRO/Wireless 2011B.
    Intel CPU will be detected as unknown rather than 9.0
    bigsmp as soon as it finds more than 8 logical CPUs, Intel processors and
    Intel8x0 driver
    Intel8x0 driver
    HDA Intel driver
    Intel8x0 driver,AC97 Codec
    Intel8x0 driver
    HDA Intel driver
    HDA Intel driver
    Intel's XSC3 core and noticed that alloc_init_supersection currently
    Tested on Intel IXP2350 CPU with 36-bit static I/O mappings.
    vendor_id       : GenuineIntel
    model name      : Mobile Intel(R) Pentium(R) 4 CPU 3.33GHz
    vendor_id       : GenuineIntel
    model name      : Mobile Intel(R) Pentium(R) 4 CPU 3.33GHz
    in many current Intel and AMD motherboards.
            intelfb: Framebuffer driver for Intel(R) 830M/845G/852GM/855GM/865G/915G chi
    [PATCH] ahci: AHCI mode SATA patch for Intel ICH7-M DH
    has been set.  This patch only touches the path used for Intel chipsets
    Intel 82855PM chipset.  Tested on Toshiba Tecra M2.
    ENS1370/1+ driver,ES1968 driver,Intel8x0 driver,VIA82xx driver
    HDA Intel driver
    Intel8x0 driver,AC97 Codec
    Platform Module (TPM 1.1b) [1] which is embedded on Intel- mainboards or in
    writing value 0x40 to offset 0x80. Blame Philips and Intel for the
    This patch implements the iomap API for Intel IXP4xx NPU systems.
    [MTD] Add mapping driver for Intel PXA27x Mainstone board flash.
    MDREFR register for Intel XScale PXA27x.
    For example on x86_64, we always have NUMA configured in.  On Intel EM64T
    Documentation,HDA Codec driver,HDA generic driver,HDA Intel driver
    HDA Codec driver,HDA Intel driver
    Intel8x0 driver
    HDA Intel driver
    Intel8x0 driver
    ATIIXP-modem driver,Intel8x0-modem driver,VIA82xx-modem driver
    kobject_register failed for Intel(R) 830M/845G/852GM/855GM/865G/915G
    Boot tested on Altix, HP rx2600 and Intel Tiger
    HDA Intel driver
    Documentation,HDA Intel driver
    They are (almost) compatible with Intel ICH6/7.
    Documentation,HDA Intel driver
    This patch changes the Intel HD Audio device driver to include
    Documentation,HDA Intel driver
    Intel8x0 driver,Intel8x0-modem driver,Maestro3 driver,RME32 driver
    EMU10K1/EMU10K2 driver,HDA Intel driver,ICE1712 driver,ICE1724 driver
    Intel8x0-modem driver
    [MTD] CFI DEBUG_LOCK_BITS fixes for Intel NOR flash:
    [MTD] Add reboot notifier to Intel NOR flash driver
    [MTD] Avoid compile warnings for Intel CFI flash without OTP support.
    Skip jiffy delay after each block lock/unlock for Intel CFI flash
    [MTD] Support for protection register support on Intel FLASH chips
    - Make core_id match what Intel uses
      Make this the default on Intel systems.
    It is unnecessary on modern Intel or AMD systems, and that is all we support
    [PATCH] Intel 6300ESB TCO timer support
    with the Intel assembler manual (there was some disagreement as to
    [PATCH] intel8x0: fix for Intel AC'97 audio driver
    This patch fixes a typo in the Intel AC'97 audio driver intel8x0.c for
    Intel ESB2.
    This patch just adds Intel's Hance Rapid south bridge IDs to ICH4 region quirk.
    Testing credits go to Ken Chen from Intel.
    [PATCH] hda_intel: Intel ESB2 support
    This adds the Intel ESB2 HD Audio DID to the hda_intel.c audio driver.
    [PATCH] irq and pci_ids for Intel ICH7DH & ICH7-M DH
    This patch adds the Intel ICH7DH and ICH7-M DH DID's to the irq.c and
    Intel(R) PXA27x Processor Family Specification Update.
    this patch is besed on "Intel(R) Itanium(R) Processor Family Interrupt
    Clean up the code greatly.  Now uses the infrastructure from the Intel dual
    [PATCH] x86_64: add support for Intel dual-core detection and displaying
    Appended patch adds the support for Intel dual-core detection and displaying
    documented in IA-32 Intel Architecture Software Developer's Manual (vol 2a)
    On Intel Noconas the TSC ticks with a constant frequency.  Don't scale the
    This generalizes an earlier patch by Intel for this.
    [PATCH] i2c-i801: I2C patch for Intel ESB2
    This patch adds the Intel ESB2 DID's to the i2c-i801.c and Kconfig files for
    [PATCH] ahci: AHCI mode SATA patch for Intel ESB2
    This patch adds the Intel ESB2 DID's to the ahci.c file for AHCI mode SATA
    [PATCH] ata_piix: IDE mode SATA patch for Intel ESB2
    This patch adds the Intel ESB2 DID's to the ata_piix.c and quirks.c file for
    [PATCH] intel8x0: AC'97 audio patch for Intel ESB2
    This patch adds the Intel ESB2 DID's to the intel8x0.c file for AC'97 audio
    [PATCH] piix: IDE PATA patch for Intel ESB2
    This patch adds the Intel ESB2 DID's to the piix.c file for IDE PATA support.
    [PATCH] irq and pci_ids: patch for Intel ESB2
    This patch adds the Intel ESB2 DID's to the irq.c and pci_ids.h files.
