

================================================================
== Vitis HLS Report for 'MPCcore_Pipeline_VITIS_LOOP_64_4'
================================================================
* Date:           Mon Feb 12 12:02:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_v1_v4_NPC_SDA_20khz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k410t-fbg900-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.527 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_4  |        6|        6|         1|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.52>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 4 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%xn_currents_V_107_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %xn_currents_V_107"   --->   Operation 5 'read' 'xn_currents_V_107_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%xn_currents_V_106_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %xn_currents_V_106"   --->   Operation 6 'read' 'xn_currents_V_106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%xn_currents_V_105_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %xn_currents_V_105"   --->   Operation 7 'read' 'xn_currents_V_105_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%xn_currents_V_104_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %xn_currents_V_104"   --->   Operation 8 'read' 'xn_currents_V_104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%xn_currents_V_103_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %xn_currents_V_103"   --->   Operation 9 'read' 'xn_currents_V_103_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%xn_currents_V_102_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %xn_currents_V_102"   --->   Operation 10 'read' 'xn_currents_V_102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.02ns)   --->   "%store_ln0 = store i3 0, i3 %i_V"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc94"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_V_2 = load i3 %i_V"   --->   Operation 13 'load' 'i_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln1073 = icmp_eq  i3 %i_V_2, i3 6"   --->   Operation 15 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.16ns)   --->   "%add_ln886 = add i3 %i_V_2, i3 1"   --->   Operation 17 'add' 'add_ln886' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln1073, void %for.inc94.split, void %for.end96.exitStub" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:64]   --->   Operation 18 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_V_1_cast = zext i3 %i_V_2"   --->   Operation 19 'zext' 'i_V_1_cast' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:64]   --->   Operation 20 'specloopname' 'specloopname_ln64' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Xk_V_addr = getelementptr i16 %Xk_V, i64 0, i64 %i_V_1_cast" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:65]   --->   Operation 21 'getelementptr' 'Xk_V_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.10ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.6i16.i3, i16 %xn_currents_V_102_read, i16 %xn_currents_V_103_read, i16 %xn_currents_V_104_read, i16 %xn_currents_V_105_read, i16 %xn_currents_V_106_read, i16 %xn_currents_V_107_read, i3 %i_V_2" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:65]   --->   Operation 22 'mux' 'tmp' <Predicate = (!icmp_ln1073)> <Delay = 1.10> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.42ns)   --->   "%store_ln65 = store i16 %tmp, i3 %Xk_V_addr" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:65]   --->   Operation 23 'store' 'store_ln65' <Predicate = (!icmp_ln1073)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 24 [1/1] (1.02ns)   --->   "%store_ln64 = store i3 %add_ln886, i3 %i_V" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:64]   --->   Operation 24 'store' 'store_ln64' <Predicate = (!icmp_ln1073)> <Delay = 1.02>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc94" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:64]   --->   Operation 25 'br' 'br_ln64' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ Xk_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xn_currents_V_102]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xn_currents_V_103]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xn_currents_V_104]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xn_currents_V_105]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xn_currents_V_106]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xn_currents_V_107]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                    (alloca           ) [ 01]
xn_currents_V_107_read (read             ) [ 00]
xn_currents_V_106_read (read             ) [ 00]
xn_currents_V_105_read (read             ) [ 00]
xn_currents_V_104_read (read             ) [ 00]
xn_currents_V_103_read (read             ) [ 00]
xn_currents_V_102_read (read             ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
i_V_2                  (load             ) [ 00]
specpipeline_ln0       (specpipeline     ) [ 00]
icmp_ln1073            (icmp             ) [ 01]
empty                  (speclooptripcount) [ 00]
add_ln886              (add              ) [ 00]
br_ln64                (br               ) [ 00]
i_V_1_cast             (zext             ) [ 00]
specloopname_ln64      (specloopname     ) [ 00]
Xk_V_addr              (getelementptr    ) [ 00]
tmp                    (mux              ) [ 00]
store_ln65             (store            ) [ 00]
store_ln64             (store            ) [ 00]
br_ln64                (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Xk_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xk_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xn_currents_V_102">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn_currents_V_102"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xn_currents_V_103">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn_currents_V_103"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xn_currents_V_104">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn_currents_V_104"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xn_currents_V_105">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn_currents_V_105"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xn_currents_V_106">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn_currents_V_106"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="xn_currents_V_107">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn_currents_V_107"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.6i16.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_V_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="xn_currents_V_107_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xn_currents_V_107_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="xn_currents_V_106_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xn_currents_V_106_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="xn_currents_V_105_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xn_currents_V_105_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="xn_currents_V_104_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xn_currents_V_104_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="xn_currents_V_103_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xn_currents_V_103_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="xn_currents_V_102_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xn_currents_V_102_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="Xk_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Xk_V_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln65_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="3" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_V_2_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_2/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln1073_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="2" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln886_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_V_1_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_V_1_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="0" index="3" bw="16" slack="0"/>
<pin id="127" dir="0" index="4" bw="16" slack="0"/>
<pin id="128" dir="0" index="5" bw="16" slack="0"/>
<pin id="129" dir="0" index="6" bw="16" slack="0"/>
<pin id="130" dir="0" index="7" bw="3" slack="0"/>
<pin id="131" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln64_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_V_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="102" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="78" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="72" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="66" pin="2"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="60" pin="2"/><net_sink comp="122" pin=4"/></net>

<net id="137"><net_src comp="54" pin="2"/><net_sink comp="122" pin=5"/></net>

<net id="138"><net_src comp="48" pin="2"/><net_sink comp="122" pin=6"/></net>

<net id="139"><net_src comp="102" pin="1"/><net_sink comp="122" pin=7"/></net>

<net id="140"><net_src comp="122" pin="8"/><net_sink comp="91" pin=1"/></net>

<net id="145"><net_src comp="111" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="44" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="141" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Xk_V | {1 }
 - Input state : 
	Port: MPCcore_Pipeline_VITIS_LOOP_64_4 : xn_currents_V_102 | {1 }
	Port: MPCcore_Pipeline_VITIS_LOOP_64_4 : xn_currents_V_103 | {1 }
	Port: MPCcore_Pipeline_VITIS_LOOP_64_4 : xn_currents_V_104 | {1 }
	Port: MPCcore_Pipeline_VITIS_LOOP_64_4 : xn_currents_V_105 | {1 }
	Port: MPCcore_Pipeline_VITIS_LOOP_64_4 : xn_currents_V_106 | {1 }
	Port: MPCcore_Pipeline_VITIS_LOOP_64_4 : xn_currents_V_107 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_2 : 1
		icmp_ln1073 : 2
		add_ln886 : 2
		br_ln64 : 3
		i_V_1_cast : 2
		Xk_V_addr : 3
		tmp : 2
		store_ln65 : 4
		store_ln64 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    mux   |             tmp_fu_122            |    0    |    25   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln886_fu_111         |    0    |    11   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln1073_fu_105        |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|          | xn_currents_V_107_read_read_fu_48 |    0    |    0    |
|          | xn_currents_V_106_read_read_fu_54 |    0    |    0    |
|   read   | xn_currents_V_105_read_read_fu_60 |    0    |    0    |
|          | xn_currents_V_104_read_read_fu_66 |    0    |    0    |
|          | xn_currents_V_103_read_read_fu_72 |    0    |    0    |
|          | xn_currents_V_102_read_read_fu_78 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |         i_V_1_cast_fu_117         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    44   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_V_reg_146|    3   |
+-----------+--------+
|   Total   |    3   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   44   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    3   |    -   |
+-----------+--------+--------+
|   Total   |    3   |   44   |
+-----------+--------+--------+
