AR address_sequencer behavioral C:/Users/user/FPGA/uart/address_sequencer.vhd sub00/vhpl07 1466735059
EN vga_sync NULL C:/Users/user/FPGA/uart/vga_sync.vhd sub00/vhpl16 1466735064
EN in_mem NULL C:/Users/user/FPGA/uart/in_mem.vhd sub00/vhpl14 1466735068
AR uart_interface behavioral C:/Users/sujit/Projects/minor/uart/uart_interface.vhd sub00/vhpl01 1466910090
AR ram_sequencer behavioral C:/Users/user/FPGA/uart/ram_sequencer.vhd sub00/vhpl09 1466735061
AR output_buffer behavioral C:/Users/user/FPGA/uart/output_buffer.vhd sub00/vhpl19 1466735067
EN address_sequencer NULL C:/Users/user/FPGA/uart/address_sequencer.vhd sub00/vhpl06 1466735058
AR vga_sync behavioral C:/Users/user/FPGA/uart/vga_sync.vhd sub00/vhpl17 1466735065
AR dual_port_ram_sync behavioral C:/Users/user/FPGA/uart/dualPortRAM.vhd sub00/vhpl05 1466735057
AR in_mem behavioral C:/Users/user/FPGA/uart/in_mem.vhd sub00/vhpl15 1466735069
EN dual_port_ram_sync NULL C:/Users/user/FPGA/uart/dualPortRAM.vhd sub00/vhpl04 1466735056
EN uart_interface NULL C:/Users/sujit/Projects/minor/uart/uart_interface.vhd sub00/vhpl00 1466910089
EN baud_rate_gen NULL C:/Users/sujit/Projects/minor/uart/baud_rate_generator.vhd sub00/vhpl02 1466910091
EN output_buffer NULL C:/Users/user/FPGA/uart/output_buffer.vhd sub00/vhpl18 1466735066
AR rx_interface behavioral C:/Users/sujit/Projects/minor/uart/rx_interface.vhd sub00/vhpl13 1466910094
AR fifo behavioral C:/Users/user/FPGA/uart/fifo.vhd sub00/vhpl21 1466561050
EN fifo NULL C:/Users/user/FPGA/uart/fifo.vhd sub00/vhpl20 1466561049
EN uart_rx NULL C:/Users/sujit/Projects/minor/uart/receiver.vhd sub00/vhpl11 1466910087
EN rx_interface NULL C:/Users/sujit/Projects/minor/uart/rx_interface.vhd sub00/vhpl10 1466910093
EN ram_sequencer NULL C:/Users/user/FPGA/uart/ram_sequencer.vhd sub00/vhpl08 1466735060
AR uart_rx arch C:/Users/sujit/Projects/minor/uart/receiver.vhd sub00/vhpl12 1466910088
AR baud_rate_gen behavioral C:/Users/sujit/Projects/minor/uart/baud_rate_generator.vhd sub00/vhpl03 1466910092
