
segment_display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  08008780  08008780  00018780  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ac0  08008ac0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08008ac0  08008ac0  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008ac0  08008ac0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ac0  08008ac0  00018ac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ac4  08008ac4  00018ac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008ac8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  200001e0  08008ca4  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  08008ca4  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000090af  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001dac  00000000  00000000  000292bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a08  00000000  00000000  0002b068  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000900  00000000  00000000  0002ba70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000176e6  00000000  00000000  0002c370  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000073f1  00000000  00000000  00043a56  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00079f06  00000000  00000000  0004ae47  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c4d4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035a8  00000000  00000000  000c4dc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008764 	.word	0x08008764

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08008764 	.word	0x08008764

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8000c90:	4b05      	ldr	r3, [pc, #20]	; (8000ca8 <LL_EXTI_EnableIT_0_31+0x20>)
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	4904      	ldr	r1, [pc, #16]	; (8000ca8 <LL_EXTI_EnableIT_0_31+0x20>)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	600b      	str	r3, [r1, #0]
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	40010400 	.word	0x40010400

08000cac <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000cb4:	4b05      	ldr	r3, [pc, #20]	; (8000ccc <LL_EXTI_EnableIT_32_63+0x20>)
 8000cb6:	6a1a      	ldr	r2, [r3, #32]
 8000cb8:	4904      	ldr	r1, [pc, #16]	; (8000ccc <LL_EXTI_EnableIT_32_63+0x20>)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	620b      	str	r3, [r1, #32]
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr
 8000ccc:	40010400 	.word	0x40010400

08000cd0 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8000cd8:	4b06      	ldr	r3, [pc, #24]	; (8000cf4 <LL_EXTI_DisableIT_0_31+0x24>)
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	43db      	mvns	r3, r3
 8000ce0:	4904      	ldr	r1, [pc, #16]	; (8000cf4 <LL_EXTI_DisableIT_0_31+0x24>)
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	600b      	str	r3, [r1, #0]
}
 8000ce6:	bf00      	nop
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	40010400 	.word	0x40010400

08000cf8 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <LL_EXTI_DisableIT_32_63+0x24>)
 8000d02:	6a1a      	ldr	r2, [r3, #32]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	43db      	mvns	r3, r3
 8000d08:	4904      	ldr	r1, [pc, #16]	; (8000d1c <LL_EXTI_DisableIT_32_63+0x24>)
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	620b      	str	r3, [r1, #32]
}
 8000d0e:	bf00      	nop
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	40010400 	.word	0x40010400

08000d20 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8000d28:	4b05      	ldr	r3, [pc, #20]	; (8000d40 <LL_EXTI_EnableEvent_0_31+0x20>)
 8000d2a:	685a      	ldr	r2, [r3, #4]
 8000d2c:	4904      	ldr	r1, [pc, #16]	; (8000d40 <LL_EXTI_EnableEvent_0_31+0x20>)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	604b      	str	r3, [r1, #4]

}
 8000d34:	bf00      	nop
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	40010400 	.word	0x40010400

08000d44 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8000d4c:	4b05      	ldr	r3, [pc, #20]	; (8000d64 <LL_EXTI_EnableEvent_32_63+0x20>)
 8000d4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d50:	4904      	ldr	r1, [pc, #16]	; (8000d64 <LL_EXTI_EnableEvent_32_63+0x20>)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000d58:	bf00      	nop
 8000d5a:	370c      	adds	r7, #12
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	40010400 	.word	0x40010400

08000d68 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8000d70:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <LL_EXTI_DisableEvent_0_31+0x24>)
 8000d72:	685a      	ldr	r2, [r3, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	43db      	mvns	r3, r3
 8000d78:	4904      	ldr	r1, [pc, #16]	; (8000d8c <LL_EXTI_DisableEvent_0_31+0x24>)
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	604b      	str	r3, [r1, #4]
}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	40010400 	.word	0x40010400

08000d90 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <LL_EXTI_DisableEvent_32_63+0x24>)
 8000d9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	4904      	ldr	r1, [pc, #16]	; (8000db4 <LL_EXTI_DisableEvent_32_63+0x24>)
 8000da2:	4013      	ands	r3, r2
 8000da4:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	40010400 	.word	0x40010400

08000db8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8000dc0:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000dc2:	689a      	ldr	r2, [r3, #8]
 8000dc4:	4904      	ldr	r1, [pc, #16]	; (8000dd8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	608b      	str	r3, [r1, #8]

}
 8000dcc:	bf00      	nop
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	40010400 	.word	0x40010400

08000ddc <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8000de4:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000de6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000de8:	4904      	ldr	r1, [pc, #16]	; (8000dfc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	40010400 	.word	0x40010400

08000e00 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8000e08:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000e0a:	689a      	ldr	r2, [r3, #8]
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	43db      	mvns	r3, r3
 8000e10:	4904      	ldr	r1, [pc, #16]	; (8000e24 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000e12:	4013      	ands	r3, r2
 8000e14:	608b      	str	r3, [r1, #8]

}
 8000e16:	bf00      	nop
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	40010400 	.word	0x40010400

08000e28 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000e32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	43db      	mvns	r3, r3
 8000e38:	4904      	ldr	r1, [pc, #16]	; (8000e4c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	40010400 	.word	0x40010400

08000e50 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8000e58:	4b05      	ldr	r3, [pc, #20]	; (8000e70 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000e5a:	68da      	ldr	r2, [r3, #12]
 8000e5c:	4904      	ldr	r1, [pc, #16]	; (8000e70 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	60cb      	str	r3, [r1, #12]
}
 8000e64:	bf00      	nop
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	40010400 	.word	0x40010400

08000e74 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8000e7c:	4b05      	ldr	r3, [pc, #20]	; (8000e94 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e80:	4904      	ldr	r1, [pc, #16]	; (8000e94 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000e88:	bf00      	nop
 8000e8a:	370c      	adds	r7, #12
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	40010400 	.word	0x40010400

08000e98 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8000ea0:	4b06      	ldr	r3, [pc, #24]	; (8000ebc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8000ea2:	68da      	ldr	r2, [r3, #12]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	43db      	mvns	r3, r3
 8000ea8:	4904      	ldr	r1, [pc, #16]	; (8000ebc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8000eaa:	4013      	ands	r3, r2
 8000eac:	60cb      	str	r3, [r1, #12]
}
 8000eae:	bf00      	nop
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	40010400 	.word	0x40010400

08000ec0 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8000ec8:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8000eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	43db      	mvns	r3, r3
 8000ed0:	4904      	ldr	r1, [pc, #16]	; (8000ee4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000ed6:	bf00      	nop
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	40010400 	.word	0x40010400

08000ee8 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	73fb      	strb	r3, [r7, #15]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	7a1b      	ldrb	r3, [r3, #8]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	f000 80c2 	beq.w	8001082 <LL_EXTI_Init+0x19a>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d05b      	beq.n	8000fbe <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	7a5b      	ldrb	r3, [r3, #9]
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d00e      	beq.n	8000f2c <LL_EXTI_Init+0x44>
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d017      	beq.n	8000f42 <LL_EXTI_Init+0x5a>
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d120      	bne.n	8000f58 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff ff24 	bl	8000d68 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff feaf 	bl	8000c88 <LL_EXTI_EnableIT_0_31>
          break;
 8000f2a:	e018      	b.n	8000f5e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff fecd 	bl	8000cd0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff fef0 	bl	8000d20 <LL_EXTI_EnableEvent_0_31>
          break;
 8000f40:	e00d      	b.n	8000f5e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff fe9e 	bl	8000c88 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff fee5 	bl	8000d20 <LL_EXTI_EnableEvent_0_31>
          break;
 8000f56:	e002      	b.n	8000f5e <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	73fb      	strb	r3, [r7, #15]
          break;
 8000f5c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	7a9b      	ldrb	r3, [r3, #10]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d02b      	beq.n	8000fbe <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	7a9b      	ldrb	r3, [r3, #10]
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d00e      	beq.n	8000f8c <LL_EXTI_Init+0xa4>
 8000f6e:	2b03      	cmp	r3, #3
 8000f70:	d017      	beq.n	8000fa2 <LL_EXTI_Init+0xba>
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d120      	bne.n	8000fb8 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff ff8c 	bl	8000e98 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff ff17 	bl	8000db8 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8000f8a:	e019      	b.n	8000fc0 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff ff35 	bl	8000e00 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff ff58 	bl	8000e50 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8000fa0:	e00e      	b.n	8000fc0 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff ff06 	bl	8000db8 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ff4d 	bl	8000e50 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8000fb6:	e003      	b.n	8000fc0 <LL_EXTI_Init+0xd8>
          default:
            status = ERROR;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	73fb      	strb	r3, [r7, #15]
            break;
 8000fbc:	e000      	b.n	8000fc0 <LL_EXTI_Init+0xd8>
        }
      }
 8000fbe:	bf00      	nop
    }
#if defined(EXTI_32_63_SUPPORT)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d071      	beq.n	80010ac <LL_EXTI_Init+0x1c4>
    {
      switch (EXTI_InitStruct->Mode)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	7a5b      	ldrb	r3, [r3, #9]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d00e      	beq.n	8000fee <LL_EXTI_Init+0x106>
 8000fd0:	2b02      	cmp	r3, #2
 8000fd2:	d017      	beq.n	8001004 <LL_EXTI_Init+0x11c>
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d120      	bne.n	800101a <LL_EXTI_Init+0x132>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff fed7 	bl	8000d90 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fe60 	bl	8000cac <LL_EXTI_EnableIT_32_63>
          break;
 8000fec:	e018      	b.n	8001020 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff fe80 	bl	8000cf8 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fea1 	bl	8000d44 <LL_EXTI_EnableEvent_32_63>
          break;
 8001002:	e00d      	b.n	8001020 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff fe4f 	bl	8000cac <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fe96 	bl	8000d44 <LL_EXTI_EnableEvent_32_63>
          break;
 8001018:	e002      	b.n	8001020 <LL_EXTI_Init+0x138>
        default:
          status = ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	73fb      	strb	r3, [r7, #15]
          break;
 800101e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	7a9b      	ldrb	r3, [r3, #10]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d041      	beq.n	80010ac <LL_EXTI_Init+0x1c4>
      {
        switch (EXTI_InitStruct->Trigger)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	7a9b      	ldrb	r3, [r3, #10]
 800102c:	2b02      	cmp	r3, #2
 800102e:	d00e      	beq.n	800104e <LL_EXTI_Init+0x166>
 8001030:	2b03      	cmp	r3, #3
 8001032:	d017      	beq.n	8001064 <LL_EXTI_Init+0x17c>
 8001034:	2b01      	cmp	r3, #1
 8001036:	d120      	bne.n	800107a <LL_EXTI_Init+0x192>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff ff3f 	bl	8000ec0 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fec8 	bl	8000ddc <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800104c:	e02f      	b.n	80010ae <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff fee8 	bl	8000e28 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff ff09 	bl	8000e74 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001062:	e024      	b.n	80010ae <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff feb7 	bl	8000ddc <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fefe 	bl	8000e74 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001078:	e019      	b.n	80010ae <LL_EXTI_Init+0x1c6>
          default:
            status = ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	73fb      	strb	r3, [r7, #15]
            break;
 800107e:	bf00      	nop
 8001080:	e015      	b.n	80010ae <LL_EXTI_Init+0x1c6>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff fe22 	bl	8000cd0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fe69 	bl	8000d68 <LL_EXTI_DisableEvent_0_31>
#if defined(EXTI_32_63_SUPPORT)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fe2c 	bl	8000cf8 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fe73 	bl	8000d90 <LL_EXTI_DisableEvent_32_63>
 80010aa:	e000      	b.n	80010ae <LL_EXTI_Init+0x1c6>
      }
 80010ac:	bf00      	nop
#endif
  }
  return status;
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b089      	sub	sp, #36	; 0x24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	fa93 f3a3 	rbit	r3, r3
 80010d2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	fab3 f383 	clz	r3, r3
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	2103      	movs	r1, #3
 80010de:	fa01 f303 	lsl.w	r3, r1, r3
 80010e2:	43db      	mvns	r3, r3
 80010e4:	401a      	ands	r2, r3
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	fa93 f3a3 	rbit	r3, r3
 80010f0:	61bb      	str	r3, [r7, #24]
  return(result);
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	fab3 f383 	clz	r3, r3
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	6879      	ldr	r1, [r7, #4]
 80010fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001100:	431a      	orrs	r2, r3
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	601a      	str	r2, [r3, #0]
}
 8001106:	bf00      	nop
 8001108:	3724      	adds	r7, #36	; 0x24
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr

08001112 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8001112:	b480      	push	{r7}
 8001114:	b085      	sub	sp, #20
 8001116:	af00      	add	r7, sp, #0
 8001118:	60f8      	str	r0, [r7, #12]
 800111a:	60b9      	str	r1, [r7, #8]
 800111c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	685a      	ldr	r2, [r3, #4]
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	43db      	mvns	r3, r3
 8001126:	401a      	ands	r2, r3
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	6879      	ldr	r1, [r7, #4]
 800112c:	fb01 f303 	mul.w	r3, r1, r3
 8001130:	431a      	orrs	r2, r3
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	605a      	str	r2, [r3, #4]
}
 8001136:	bf00      	nop
 8001138:	3714      	adds	r7, #20
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001142:	b480      	push	{r7}
 8001144:	b089      	sub	sp, #36	; 0x24
 8001146:	af00      	add	r7, sp, #0
 8001148:	60f8      	str	r0, [r7, #12]
 800114a:	60b9      	str	r1, [r7, #8]
 800114c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	689a      	ldr	r2, [r3, #8]
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	fa93 f3a3 	rbit	r3, r3
 800115c:	613b      	str	r3, [r7, #16]
  return(result);
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	fab3 f383 	clz	r3, r3
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	2103      	movs	r1, #3
 8001168:	fa01 f303 	lsl.w	r3, r1, r3
 800116c:	43db      	mvns	r3, r3
 800116e:	401a      	ands	r2, r3
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	fa93 f3a3 	rbit	r3, r3
 800117a:	61bb      	str	r3, [r7, #24]
  return(result);
 800117c:	69bb      	ldr	r3, [r7, #24]
 800117e:	fab3 f383 	clz	r3, r3
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	6879      	ldr	r1, [r7, #4]
 8001186:	fa01 f303 	lsl.w	r3, r1, r3
 800118a:	431a      	orrs	r2, r3
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8001190:	bf00      	nop
 8001192:	3724      	adds	r7, #36	; 0x24
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800119c:	b480      	push	{r7}
 800119e:	b089      	sub	sp, #36	; 0x24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	68da      	ldr	r2, [r3, #12]
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	fa93 f3a3 	rbit	r3, r3
 80011b6:	613b      	str	r3, [r7, #16]
  return(result);
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	fab3 f383 	clz	r3, r3
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	2103      	movs	r1, #3
 80011c2:	fa01 f303 	lsl.w	r3, r1, r3
 80011c6:	43db      	mvns	r3, r3
 80011c8:	401a      	ands	r2, r3
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	fa93 f3a3 	rbit	r3, r3
 80011d4:	61bb      	str	r3, [r7, #24]
  return(result);
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	fab3 f383 	clz	r3, r3
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	6879      	ldr	r1, [r7, #4]
 80011e0:	fa01 f303 	lsl.w	r3, r1, r3
 80011e4:	431a      	orrs	r2, r3
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	60da      	str	r2, [r3, #12]
}
 80011ea:	bf00      	nop
 80011ec:	3724      	adds	r7, #36	; 0x24
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b089      	sub	sp, #36	; 0x24
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	60f8      	str	r0, [r7, #12]
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6a1a      	ldr	r2, [r3, #32]
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	fa93 f3a3 	rbit	r3, r3
 8001210:	613b      	str	r3, [r7, #16]
  return(result);
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	fab3 f383 	clz	r3, r3
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	210f      	movs	r1, #15
 800121c:	fa01 f303 	lsl.w	r3, r1, r3
 8001220:	43db      	mvns	r3, r3
 8001222:	401a      	ands	r2, r3
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	fa93 f3a3 	rbit	r3, r3
 800122e:	61bb      	str	r3, [r7, #24]
  return(result);
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	fab3 f383 	clz	r3, r3
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	6879      	ldr	r1, [r7, #4]
 800123a:	fa01 f303 	lsl.w	r3, r1, r3
 800123e:	431a      	orrs	r2, r3
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8001244:	bf00      	nop
 8001246:	3724      	adds	r7, #36	; 0x24
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001250:	b480      	push	{r7}
 8001252:	b089      	sub	sp, #36	; 0x24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	0a1b      	lsrs	r3, r3, #8
 8001264:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	fa93 f3a3 	rbit	r3, r3
 800126c:	613b      	str	r3, [r7, #16]
  return(result);
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	fab3 f383 	clz	r3, r3
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	210f      	movs	r1, #15
 8001278:	fa01 f303 	lsl.w	r3, r1, r3
 800127c:	43db      	mvns	r3, r3
 800127e:	401a      	ands	r2, r3
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	0a1b      	lsrs	r3, r3, #8
 8001284:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	fa93 f3a3 	rbit	r3, r3
 800128c:	61bb      	str	r3, [r7, #24]
  return(result);
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	fab3 f383 	clz	r3, r3
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	fa01 f303 	lsl.w	r3, r1, r3
 800129c:	431a      	orrs	r2, r3
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80012a2:	bf00      	nop
 80012a4:	3724      	adds	r7, #36	; 0x24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b088      	sub	sp, #32
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
 80012b6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80012bc:	2300      	movs	r3, #0
 80012be:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	fa93 f3a3 	rbit	r3, r3
 80012cc:	613b      	str	r3, [r7, #16]
  return(result);
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	fab3 f383 	clz	r3, r3
 80012d4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80012d6:	e048      	b.n	800136a <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	2101      	movs	r1, #1
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	fa01 f303 	lsl.w	r3, r1, r3
 80012e4:	4013      	ands	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d03a      	beq.n	8001364 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	461a      	mov	r2, r3
 80012f4:	69b9      	ldr	r1, [r7, #24]
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff fede 	bl	80010b8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d003      	beq.n	800130c <LL_GPIO_Init+0x5e>
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2b02      	cmp	r3, #2
 800130a:	d106      	bne.n	800131a <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	461a      	mov	r2, r3
 8001312:	69b9      	ldr	r1, [r7, #24]
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff ff14 	bl	8001142 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	691b      	ldr	r3, [r3, #16]
 800131e:	461a      	mov	r2, r3
 8001320:	69b9      	ldr	r1, [r7, #24]
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ff3a 	bl	800119c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	2b02      	cmp	r3, #2
 800132e:	d119      	bne.n	8001364 <LL_GPIO_Init+0xb6>
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	fa93 f3a3 	rbit	r3, r3
 800133a:	60bb      	str	r3, [r7, #8]
  return(result);
 800133c:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800133e:	fab3 f383 	clz	r3, r3
 8001342:	2b07      	cmp	r3, #7
 8001344:	d807      	bhi.n	8001356 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	461a      	mov	r2, r3
 800134c:	69b9      	ldr	r1, [r7, #24]
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ff51 	bl	80011f6 <LL_GPIO_SetAFPin_0_7>
 8001354:	e006      	b.n	8001364 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	461a      	mov	r2, r3
 800135c:	69b9      	ldr	r1, [r7, #24]
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f7ff ff76 	bl	8001250 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	3301      	adds	r3, #1
 8001368:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	fa22 f303 	lsr.w	r3, r2, r3
 8001374:	2b00      	cmp	r3, #0
 8001376:	d1af      	bne.n	80012d8 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2b01      	cmp	r3, #1
 800137e:	d003      	beq.n	8001388 <LL_GPIO_Init+0xda>
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	2b02      	cmp	r3, #2
 8001386:	d107      	bne.n	8001398 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	6819      	ldr	r1, [r3, #0]
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	461a      	mov	r2, r3
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff febd 	bl	8001112 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3720      	adds	r7, #32
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b083      	sub	sp, #12
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f043 0201 	orr.w	r2, r3, #1
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	601a      	str	r2, [r3, #0]
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr

080013c2 <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 80013c2:	b480      	push	{r7}
 80013c4:	b083      	sub	sp, #12
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f023 0201 	bic.w	r2, r3, #1
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	601a      	str	r2, [r3, #0]
}
 80013d6:	bf00      	nop
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr

080013e2 <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 80013e2:	b480      	push	{r7}
 80013e4:	b085      	sub	sp, #20
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	60f8      	str	r0, [r7, #12]
 80013ea:	60b9      	str	r1, [r7, #8]
 80013ec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	0219      	lsls	r1, r3, #8
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	430b      	orrs	r3, r1
 80013fe:	431a      	orrs	r2, r3
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	601a      	str	r2, [r3, #0]
}
 8001404:	bf00      	nop
 8001406:	3714      	adds	r7, #20
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001424:	f023 0307 	bic.w	r3, r3, #7
 8001428:	68b9      	ldr	r1, [r7, #8]
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	430a      	orrs	r2, r1
 800142e:	431a      	orrs	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	609a      	str	r2, [r3, #8]
}
 8001434:	bf00      	nop
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	609a      	str	r2, [r3, #8]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	609a      	str	r2, [r3, #8]
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	611a      	str	r2, [r3, #16]
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	431a      	orrs	r2, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	601a      	str	r2, [r3, #0]
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	431a      	orrs	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	605a      	str	r2, [r3, #4]
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff ff65 	bl	80013c2 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	6899      	ldr	r1, [r3, #8]
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	461a      	mov	r2, r3
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f7ff ff6d 	bl	80013e2 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	4619      	mov	r1, r3
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff ffb6 	bl	8001480 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff ff44 	bl	80013a2 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff ffa0 	bl	8001460 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	6919      	ldr	r1, [r3, #16]
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	461a      	mov	r2, r3
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff ff70 	bl	8001410 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	691b      	ldr	r3, [r3, #16]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d002      	beq.n	800153e <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f7ff ff81 	bl	8001440 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4619      	mov	r1, r3
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7ff ffa9 	bl	800149c <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	4619      	mov	r1, r3
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff ffb6 	bl	80014c2 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8001556:	2300      	movs	r3, #0
}
 8001558:	4618      	mov	r0, r3
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	683a      	ldr	r2, [r7, #0]
 800156e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	683a      	ldr	r2, [r7, #0]
 80015a6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80015c4:	bf00      	nop
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	639a      	str	r2, [r3, #56]	; 0x38
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr

08001624 <LL_TIM_OC_SetCompareCH5>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH5 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR5, CompareValue);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001634:	bf00      	nop
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <LL_TIM_OC_SetCompareCH6>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH6 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	695b      	ldr	r3, [r3, #20]
 8001668:	f043 0201 	orr.w	r2, r3, #1
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	615a      	str	r2, [r3, #20]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a2f      	ldr	r2, [pc, #188]	; (8001750 <LL_TIM_Init+0xd4>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d007      	beq.n	80016a8 <LL_TIM_Init+0x2c>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800169e:	d003      	beq.n	80016a8 <LL_TIM_Init+0x2c>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a2c      	ldr	r2, [pc, #176]	; (8001754 <LL_TIM_Init+0xd8>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d106      	bne.n	80016b6 <LL_TIM_Init+0x3a>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a25      	ldr	r2, [pc, #148]	; (8001750 <LL_TIM_Init+0xd4>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d013      	beq.n	80016e6 <LL_TIM_Init+0x6a>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016c4:	d00f      	beq.n	80016e6 <LL_TIM_Init+0x6a>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a22      	ldr	r2, [pc, #136]	; (8001754 <LL_TIM_Init+0xd8>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d00b      	beq.n	80016e6 <LL_TIM_Init+0x6a>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a21      	ldr	r2, [pc, #132]	; (8001758 <LL_TIM_Init+0xdc>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d007      	beq.n	80016e6 <LL_TIM_Init+0x6a>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a20      	ldr	r2, [pc, #128]	; (800175c <LL_TIM_Init+0xe0>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d003      	beq.n	80016e6 <LL_TIM_Init+0x6a>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a1f      	ldr	r2, [pc, #124]	; (8001760 <LL_TIM_Init+0xe4>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d106      	bne.n	80016f4 <LL_TIM_Init+0x78>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	68fa      	ldr	r2, [r7, #12]
 80016f8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	4619      	mov	r1, r3
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff ff3b 	bl	800157c <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	881b      	ldrh	r3, [r3, #0]
 800170a:	4619      	mov	r1, r3
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff ff27 	bl	8001560 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a0e      	ldr	r2, [pc, #56]	; (8001750 <LL_TIM_Init+0xd4>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d00b      	beq.n	8001732 <LL_TIM_Init+0xb6>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a0e      	ldr	r2, [pc, #56]	; (8001758 <LL_TIM_Init+0xdc>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d007      	beq.n	8001732 <LL_TIM_Init+0xb6>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4a0d      	ldr	r2, [pc, #52]	; (800175c <LL_TIM_Init+0xe0>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d003      	beq.n	8001732 <LL_TIM_Init+0xb6>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a0c      	ldr	r2, [pc, #48]	; (8001760 <LL_TIM_Init+0xe4>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d105      	bne.n	800173e <LL_TIM_Init+0xc2>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	7c1b      	ldrb	r3, [r3, #16]
 8001736:	4619      	mov	r1, r3
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff ff2d 	bl	8001598 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f7ff ff8c 	bl	800165c <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40012c00 	.word	0x40012c00
 8001754:	40000400 	.word	0x40000400
 8001758:	40014000 	.word	0x40014000
 800175c:	40014400 	.word	0x40014400
 8001760:	40014800 	.word	0x40014800

08001764 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800177a:	d01f      	beq.n	80017bc <LL_TIM_OC_Init+0x58>
 800177c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001780:	d804      	bhi.n	800178c <LL_TIM_OC_Init+0x28>
 8001782:	2b01      	cmp	r3, #1
 8001784:	d00c      	beq.n	80017a0 <LL_TIM_OC_Init+0x3c>
 8001786:	2b10      	cmp	r3, #16
 8001788:	d011      	beq.n	80017ae <LL_TIM_OC_Init+0x4a>
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
#endif /* TIM_CCER_CC5E */
    default:
      break;
 800178a:	e033      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 800178c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001790:	d022      	beq.n	80017d8 <LL_TIM_OC_Init+0x74>
 8001792:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001796:	d026      	beq.n	80017e6 <LL_TIM_OC_Init+0x82>
 8001798:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800179c:	d015      	beq.n	80017ca <LL_TIM_OC_Init+0x66>
      break;
 800179e:	e029      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80017a0:	6879      	ldr	r1, [r7, #4]
 80017a2:	68f8      	ldr	r0, [r7, #12]
 80017a4:	f000 f82c 	bl	8001800 <OC1Config>
 80017a8:	4603      	mov	r3, r0
 80017aa:	75fb      	strb	r3, [r7, #23]
      break;
 80017ac:	e022      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80017ae:	6879      	ldr	r1, [r7, #4]
 80017b0:	68f8      	ldr	r0, [r7, #12]
 80017b2:	f000 f8a5 	bl	8001900 <OC2Config>
 80017b6:	4603      	mov	r3, r0
 80017b8:	75fb      	strb	r3, [r7, #23]
      break;
 80017ba:	e01b      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80017bc:	6879      	ldr	r1, [r7, #4]
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f000 f922 	bl	8001a08 <OC3Config>
 80017c4:	4603      	mov	r3, r0
 80017c6:	75fb      	strb	r3, [r7, #23]
      break;
 80017c8:	e014      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	68f8      	ldr	r0, [r7, #12]
 80017ce:	f000 f99f 	bl	8001b10 <OC4Config>
 80017d2:	4603      	mov	r3, r0
 80017d4:	75fb      	strb	r3, [r7, #23]
      break;
 80017d6:	e00d      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 80017d8:	6879      	ldr	r1, [r7, #4]
 80017da:	68f8      	ldr	r0, [r7, #12]
 80017dc:	f000 fa04 	bl	8001be8 <OC5Config>
 80017e0:	4603      	mov	r3, r0
 80017e2:	75fb      	strb	r3, [r7, #23]
      break;
 80017e4:	e006      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 80017e6:	6879      	ldr	r1, [r7, #4]
 80017e8:	68f8      	ldr	r0, [r7, #12]
 80017ea:	f000 fa5f 	bl	8001cac <OC6Config>
 80017ee:	4603      	mov	r3, r0
 80017f0:	75fb      	strb	r3, [r7, #23]
      break;
 80017f2:	bf00      	nop
  }

  return result;
 80017f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3718      	adds	r7, #24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
	...

08001800 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001812:	2300      	movs	r3, #0
 8001814:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6a1b      	ldr	r3, [r3, #32]
 800181a:	f023 0201 	bic.w	r2, r3, #1
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a1b      	ldr	r3, [r3, #32]
 8001826:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f023 0303 	bic.w	r3, r3, #3
 800183a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	4313      	orrs	r3, r2
 800184c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	f023 0202 	bic.w	r2, r3, #2
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	691b      	ldr	r3, [r3, #16]
 8001858:	4313      	orrs	r3, r2
 800185a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	f023 0201 	bic.w	r2, r3, #1
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	4313      	orrs	r3, r2
 8001868:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a20      	ldr	r2, [pc, #128]	; (80018f0 <OC1Config+0xf0>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d00b      	beq.n	800188a <OC1Config+0x8a>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a1f      	ldr	r2, [pc, #124]	; (80018f4 <OC1Config+0xf4>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d007      	beq.n	800188a <OC1Config+0x8a>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a1e      	ldr	r2, [pc, #120]	; (80018f8 <OC1Config+0xf8>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d003      	beq.n	800188a <OC1Config+0x8a>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a1d      	ldr	r2, [pc, #116]	; (80018fc <OC1Config+0xfc>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d11e      	bne.n	80018c8 <OC1Config+0xc8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	f023 0208 	bic.w	r2, r3, #8
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	695b      	ldr	r3, [r3, #20]
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4313      	orrs	r3, r2
 8001898:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	f023 0204 	bic.w	r2, r3, #4
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	4313      	orrs	r3, r2
 80018a8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	4313      	orrs	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	68fa      	ldr	r2, [r7, #12]
 80018d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	4619      	mov	r1, r3
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7ff fe6a 	bl	80015b4 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80018e6:	2300      	movs	r3, #0
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3718      	adds	r7, #24
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40012c00 	.word	0x40012c00
 80018f4:	40014000 	.word	0x40014000
 80018f8:	40014400 	.word	0x40014400
 80018fc:	40014800 	.word	0x40014800

08001900 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800190e:	2300      	movs	r3, #0
 8001910:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6a1b      	ldr	r3, [r3, #32]
 800191a:	f023 0210 	bic.w	r2, r3, #16
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a1b      	ldr	r3, [r3, #32]
 8001926:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800193a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001942:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001946:	683a      	ldr	r2, [r7, #0]
 8001948:	6812      	ldr	r2, [r2, #0]
 800194a:	0212      	lsls	r2, r2, #8
 800194c:	4313      	orrs	r3, r2
 800194e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	f023 0220 	bic.w	r2, r3, #32
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	011b      	lsls	r3, r3, #4
 800195c:	4313      	orrs	r3, r2
 800195e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	f023 0210 	bic.w	r2, r3, #16
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	011b      	lsls	r3, r3, #4
 800196c:	4313      	orrs	r3, r2
 800196e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4a21      	ldr	r2, [pc, #132]	; (80019f8 <OC2Config+0xf8>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d00b      	beq.n	8001990 <OC2Config+0x90>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4a20      	ldr	r2, [pc, #128]	; (80019fc <OC2Config+0xfc>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d007      	beq.n	8001990 <OC2Config+0x90>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4a1f      	ldr	r2, [pc, #124]	; (8001a00 <OC2Config+0x100>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d003      	beq.n	8001990 <OC2Config+0x90>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	4a1e      	ldr	r2, [pc, #120]	; (8001a04 <OC2Config+0x104>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d11f      	bne.n	80019d0 <OC2Config+0xd0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	019b      	lsls	r3, r3, #6
 800199c:	4313      	orrs	r3, r2
 800199e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	019b      	lsls	r3, r3, #6
 80019ac:	4313      	orrs	r3, r2
 80019ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	699b      	ldr	r3, [r3, #24]
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	4313      	orrs	r3, r2
 80019be:	613b      	str	r3, [r7, #16]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	69db      	ldr	r3, [r3, #28]
 80019ca:	00db      	lsls	r3, r3, #3
 80019cc:	4313      	orrs	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	68fa      	ldr	r2, [r7, #12]
 80019da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	4619      	mov	r1, r3
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff fdf4 	bl	80015d0 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3718      	adds	r7, #24
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40012c00 	.word	0x40012c00
 80019fc:	40014000 	.word	0x40014000
 8001a00:	40014400 	.word	0x40014400
 8001a04:	40014800 	.word	0x40014800

08001a08 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001a16:	2300      	movs	r3, #0
 8001a18:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6a1b      	ldr	r3, [r3, #32]
 8001a22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a1b      	ldr	r3, [r3, #32]
 8001a2e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69db      	ldr	r3, [r3, #28]
 8001a3a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	f023 0303 	bic.w	r3, r3, #3
 8001a42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	6812      	ldr	r2, [r2, #0]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	691b      	ldr	r3, [r3, #16]
 8001a60:	021b      	lsls	r3, r3, #8
 8001a62:	4313      	orrs	r3, r2
 8001a64:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	021b      	lsls	r3, r3, #8
 8001a72:	4313      	orrs	r3, r2
 8001a74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a21      	ldr	r2, [pc, #132]	; (8001b00 <OC3Config+0xf8>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d00b      	beq.n	8001a96 <OC3Config+0x8e>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a20      	ldr	r2, [pc, #128]	; (8001b04 <OC3Config+0xfc>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d007      	beq.n	8001a96 <OC3Config+0x8e>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a1f      	ldr	r2, [pc, #124]	; (8001b08 <OC3Config+0x100>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d003      	beq.n	8001a96 <OC3Config+0x8e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a1e      	ldr	r2, [pc, #120]	; (8001b0c <OC3Config+0x104>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d11f      	bne.n	8001ad6 <OC3Config+0xce>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	695b      	ldr	r3, [r3, #20]
 8001aa0:	029b      	lsls	r3, r3, #10
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	029b      	lsls	r3, r3, #10
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	617b      	str	r3, [r7, #20]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	011b      	lsls	r3, r3, #4
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	69db      	ldr	r3, [r3, #28]
 8001ad0:	015b      	lsls	r3, r3, #5
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	68db      	ldr	r3, [r3, #12]
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7ff fd7f 	bl	80015ec <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	697a      	ldr	r2, [r7, #20]
 8001af2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40012c00 	.word	0x40012c00
 8001b04:	40014000 	.word	0x40014000
 8001b08:	40014400 	.word	0x40014400
 8001b0c:	40014800 	.word	0x40014800

08001b10 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a1b      	ldr	r3, [r3, #32]
 8001b2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6a1b      	ldr	r3, [r3, #32]
 8001b36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	69db      	ldr	r3, [r3, #28]
 8001b42:	613b      	str	r3, [r7, #16]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b4a:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	6812      	ldr	r2, [r2, #0]
 8001b5a:	0212      	lsls	r2, r2, #8
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	031b      	lsls	r3, r3, #12
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	031b      	lsls	r3, r3, #12
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a15      	ldr	r2, [pc, #84]	; (8001bd8 <OC4Config+0xc8>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d00b      	beq.n	8001ba0 <OC4Config+0x90>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a14      	ldr	r2, [pc, #80]	; (8001bdc <OC4Config+0xcc>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d007      	beq.n	8001ba0 <OC4Config+0x90>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a13      	ldr	r2, [pc, #76]	; (8001be0 <OC4Config+0xd0>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d003      	beq.n	8001ba0 <OC4Config+0x90>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a12      	ldr	r2, [pc, #72]	; (8001be4 <OC4Config+0xd4>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d107      	bne.n	8001bb0 <OC4Config+0xa0>
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	699b      	ldr	r3, [r3, #24]
 8001baa:	019b      	lsls	r3, r3, #6
 8001bac:	4313      	orrs	r3, r2
 8001bae:	617b      	str	r3, [r7, #20]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	697a      	ldr	r2, [r7, #20]
 8001bb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f7ff fd20 	bl	8001608 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001bce:	2300      	movs	r3, #0
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40012c00 	.word	0x40012c00
 8001bdc:	40014000 	.word	0x40014000
 8001be0:	40014400 	.word	0x40014400
 8001be4:	40014800 	.word	0x40014800

08001be8 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6a1b      	ldr	r3, [r3, #32]
 8001bfe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a1b      	ldr	r3, [r3, #32]
 8001c0a:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c10:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	6812      	ldr	r2, [r2, #0]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	691b      	ldr	r3, [r3, #16]
 8001c2e:	041b      	lsls	r3, r3, #16
 8001c30:	4313      	orrs	r3, r2
 8001c32:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	041b      	lsls	r3, r3, #16
 8001c40:	4313      	orrs	r3, r2
 8001c42:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a15      	ldr	r2, [pc, #84]	; (8001c9c <OC5Config+0xb4>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d00b      	beq.n	8001c64 <OC5Config+0x7c>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a14      	ldr	r2, [pc, #80]	; (8001ca0 <OC5Config+0xb8>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d007      	beq.n	8001c64 <OC5Config+0x7c>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a13      	ldr	r2, [pc, #76]	; (8001ca4 <OC5Config+0xbc>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d003      	beq.n	8001c64 <OC5Config+0x7c>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a12      	ldr	r2, [pc, #72]	; (8001ca8 <OC5Config+0xc0>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d109      	bne.n	8001c78 <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	021b      	lsls	r3, r3, #8
 8001c72:	431a      	orrs	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	4619      	mov	r1, r3
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f7ff fccd 	bl	8001624 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	68ba      	ldr	r2, [r7, #8]
 8001c8e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40012c00 	.word	0x40012c00
 8001ca0:	40014000 	.word	0x40014000
 8001ca4:	40014400 	.word	0x40014400
 8001ca8:	40014800 	.word	0x40014800

08001cac <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a1b      	ldr	r3, [r3, #32]
 8001cc2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6a1b      	ldr	r3, [r3, #32]
 8001cce:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cd4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001cdc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001ce0:	683a      	ldr	r2, [r7, #0]
 8001ce2:	6812      	ldr	r2, [r2, #0]
 8001ce4:	0212      	lsls	r2, r2, #8
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	691b      	ldr	r3, [r3, #16]
 8001cf4:	051b      	lsls	r3, r3, #20
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	051b      	lsls	r3, r3, #20
 8001d06:	4313      	orrs	r3, r2
 8001d08:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a14      	ldr	r2, [pc, #80]	; (8001d60 <OC6Config+0xb4>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d00b      	beq.n	8001d2a <OC6Config+0x7e>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a13      	ldr	r2, [pc, #76]	; (8001d64 <OC6Config+0xb8>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d007      	beq.n	8001d2a <OC6Config+0x7e>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a12      	ldr	r2, [pc, #72]	; (8001d68 <OC6Config+0xbc>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d003      	beq.n	8001d2a <OC6Config+0x7e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a11      	ldr	r2, [pc, #68]	; (8001d6c <OC6Config+0xc0>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d109      	bne.n	8001d3e <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	029b      	lsls	r3, r3, #10
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	4619      	mov	r1, r3
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7ff fc78 	bl	8001640 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68ba      	ldr	r2, [r7, #8]
 8001d54:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3710      	adds	r7, #16
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40012c00 	.word	0x40012c00
 8001d64:	40014000 	.word	0x40014000
 8001d68:	40014400 	.word	0x40014400
 8001d6c:	40014800 	.word	0x40014800

08001d70 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d82:	4a07      	ldr	r2, [pc, #28]	; (8001da0 <LL_InitTick+0x30>)
 8001d84:	3b01      	subs	r3, #1
 8001d86:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001d88:	4b05      	ldr	r3, [pc, #20]	; (8001da0 <LL_InitTick+0x30>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d8e:	4b04      	ldr	r3, [pc, #16]	; (8001da0 <LL_InitTick+0x30>)
 8001d90:	2205      	movs	r2, #5
 8001d92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	e000e010 	.word	0xe000e010

08001da4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001dac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f7ff ffdd 	bl	8001d70 <LL_InitTick>
}
 8001db6:	bf00      	nop
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
	...

08001dc0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001dc8:	4b0e      	ldr	r3, [pc, #56]	; (8001e04 <LL_mDelay+0x44>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8001dce:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dd6:	d00c      	beq.n	8001df2 <LL_mDelay+0x32>
  {
    Delay++;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3301      	adds	r3, #1
 8001ddc:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001dde:	e008      	b.n	8001df2 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001de0:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <LL_mDelay+0x44>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d002      	beq.n	8001df2 <LL_mDelay+0x32>
    {
      Delay--;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3b01      	subs	r3, #1
 8001df0:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d1f3      	bne.n	8001de0 <LL_mDelay+0x20>
    }
  }
}
 8001df8:	bf00      	nop
 8001dfa:	3714      	adds	r7, #20
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	e000e010 	.word	0xe000e010

08001e08 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001e10:	4a04      	ldr	r2, [pc, #16]	; (8001e24 <LL_SetSystemCoreClock+0x1c>)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6013      	str	r3, [r2, #0]
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20000004 	.word	0x20000004

08001e28 <LL_TIM_ClearFlag_UPDATE>:
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f06f 0201 	mvn.w	r2, #1
 8001e36:	611a      	str	r2, [r3, #16]
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	691b      	ldr	r3, [r3, #16]
 8001e50:	f003 0301 	and.w	r3, r3, #1
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	bf0c      	ite	eq
 8001e58:	2301      	moveq	r3, #1
 8001e5a:	2300      	movne	r3, #0
 8001e5c:	b2db      	uxtb	r3, r3
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
 8001e72:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	683a      	ldr	r2, [r7, #0]
 8001e78:	619a      	str	r2, [r3, #24]
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001e86:	b480      	push	{r7}
 8001e88:	b083      	sub	sp, #12
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e96:	bf00      	nop
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
	...

08001ea4 <resetSegments>:
void updateDisplay(void);
void setDigit(uint8_t pos);

/*Reset (turn-off) all the segments of display*/
void resetSegments(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8001ea8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001eac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eb0:	f7ff ffdb 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8001eb4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001eb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ebc:	f7ff ffd5 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_1);
 8001ec0:	2102      	movs	r1, #2
 8001ec2:	480e      	ldr	r0, [pc, #56]	; (8001efc <resetSegments+0x58>)
 8001ec4:	f7ff ffd1 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_5);
 8001ec8:	2120      	movs	r1, #32
 8001eca:	480c      	ldr	r0, [pc, #48]	; (8001efc <resetSegments+0x58>)
 8001ecc:	f7ff ffcd 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8001ed0:	2110      	movs	r1, #16
 8001ed2:	480a      	ldr	r0, [pc, #40]	; (8001efc <resetSegments+0x58>)
 8001ed4:	f7ff ffc9 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_0);
 8001ed8:	2101      	movs	r1, #1
 8001eda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ede:	f7ff ffc4 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_1);
 8001ee2:	2102      	movs	r1, #2
 8001ee4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ee8:	f7ff ffbf 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_3);
 8001eec:	2108      	movs	r1, #8
 8001eee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ef2:	f7ff ffba 	bl	8001e6a <LL_GPIO_SetOutputPin>
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	48000400 	.word	0x48000400

08001f00 <setSegments>:

/*Set (turn-on) all the segments of display*/
void setSegments(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8001f04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f0c:	f7ff ffbb 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8001f10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f18:	f7ff ffb5 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_1);
 8001f1c:	2102      	movs	r1, #2
 8001f1e:	480e      	ldr	r0, [pc, #56]	; (8001f58 <setSegments+0x58>)
 8001f20:	f7ff ffb1 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_5);
 8001f24:	2120      	movs	r1, #32
 8001f26:	480c      	ldr	r0, [pc, #48]	; (8001f58 <setSegments+0x58>)
 8001f28:	f7ff ffad 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8001f2c:	2110      	movs	r1, #16
 8001f2e:	480a      	ldr	r0, [pc, #40]	; (8001f58 <setSegments+0x58>)
 8001f30:	f7ff ffa9 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0);
 8001f34:	2101      	movs	r1, #1
 8001f36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f3a:	f7ff ffa4 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_1);
 8001f3e:	2102      	movs	r1, #2
 8001f40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f44:	f7ff ff9f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_3);
 8001f48:	2108      	movs	r1, #8
 8001f4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f4e:	f7ff ff9a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	48000400 	.word	0x48000400

08001f5c <resetDigits>:

/* Reset (turn-off) all digits*/
void resetDigits(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_2);
 8001f60:	2104      	movs	r1, #4
 8001f62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f66:	f7ff ff8e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_0);
 8001f6a:	2101      	movs	r1, #1
 8001f6c:	480a      	ldr	r0, [pc, #40]	; (8001f98 <resetDigits+0x3c>)
 8001f6e:	f7ff ff8a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4);
 8001f72:	2110      	movs	r1, #16
 8001f74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f78:	f7ff ff85 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_12);
 8001f7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f84:	f7ff ff7f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_7);
 8001f88:	2180      	movs	r1, #128	; 0x80
 8001f8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f8e:	f7ff ff7a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	48000400 	.word	0x48000400

08001f9c <setDigits>:

/* Reset (turn-on) all digits*/
void setDigits(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
	DIGIT_1_ON;
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	480d      	ldr	r0, [pc, #52]	; (8001fd8 <setDigits+0x3c>)
 8001fa4:	f7ff ff61 	bl	8001e6a <LL_GPIO_SetOutputPin>
	DIGIT_2_ON;
 8001fa8:	2110      	movs	r1, #16
 8001faa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fae:	f7ff ff5c 	bl	8001e6a <LL_GPIO_SetOutputPin>
	DIGIT_3_ON;
 8001fb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fba:	f7ff ff56 	bl	8001e6a <LL_GPIO_SetOutputPin>
	DIGIT_4_ON;
 8001fbe:	2104      	movs	r1, #4
 8001fc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fc4:	f7ff ff51 	bl	8001e6a <LL_GPIO_SetOutputPin>
	DIGIT_TIME_ON;
 8001fc8:	2180      	movs	r1, #128	; 0x80
 8001fca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fce:	f7ff ff4c 	bl	8001e6a <LL_GPIO_SetOutputPin>
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	48000400 	.word	0x48000400

08001fdc <setDecimalPoint>:

void setDecimalPoint(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
 8001fe0:	2102      	movs	r1, #2
 8001fe2:	4802      	ldr	r0, [pc, #8]	; (8001fec <setDecimalPoint+0x10>)
 8001fe4:	f7ff ff4f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	48000400 	.word	0x48000400

08001ff0 <setOne>:

/* Functions to display numbers 0 - 9 */
void setOne(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
	// B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ffa:	f7ff ff44 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8001ffe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002002:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002006:	f7ff ff3e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
	...

08002010 <setTwo>:

void setTwo(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
	// A,B,G,E,D
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002014:	2101      	movs	r1, #1
 8002016:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800201a:	f7ff ff34 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800201e:	2102      	movs	r1, #2
 8002020:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002024:	f7ff ff2f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002028:	2110      	movs	r1, #16
 800202a:	4807      	ldr	r0, [pc, #28]	; (8002048 <setTwo+0x38>)
 800202c:	f7ff ff2b 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002030:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002034:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002038:	f7ff ff25 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800203c:	2120      	movs	r1, #32
 800203e:	4802      	ldr	r0, [pc, #8]	; (8002048 <setTwo+0x38>)
 8002040:	f7ff ff21 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002044:	bf00      	nop
 8002046:	bd80      	pop	{r7, pc}
 8002048:	48000400 	.word	0x48000400

0800204c <setThree>:

void setThree(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
	// A,B,G,C,D
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002050:	2101      	movs	r1, #1
 8002052:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002056:	f7ff ff16 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800205a:	2102      	movs	r1, #2
 800205c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002060:	f7ff ff11 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002064:	2110      	movs	r1, #16
 8002066:	4807      	ldr	r0, [pc, #28]	; (8002084 <setThree+0x38>)
 8002068:	f7ff ff0d 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800206c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002070:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002074:	f7ff ff07 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002078:	2120      	movs	r1, #32
 800207a:	4802      	ldr	r0, [pc, #8]	; (8002084 <setThree+0x38>)
 800207c:	f7ff ff03 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002080:	bf00      	nop
 8002082:	bd80      	pop	{r7, pc}
 8002084:	48000400 	.word	0x48000400

08002088 <setFour>:

void setFour(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
	// F,B,G,C
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800208c:	2108      	movs	r1, #8
 800208e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002092:	f7ff fef8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002096:	2101      	movs	r1, #1
 8002098:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800209c:	f7ff fef3 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80020a0:	2110      	movs	r1, #16
 80020a2:	4805      	ldr	r0, [pc, #20]	; (80020b8 <setFour+0x30>)
 80020a4:	f7ff feef 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80020a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b0:	f7ff fee9 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	48000400 	.word	0x48000400

080020bc <setFive>:

void setFive(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
	// A,F,G,C,D
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80020c0:	2108      	movs	r1, #8
 80020c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020c6:	f7ff fede 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80020ca:	2120      	movs	r1, #32
 80020cc:	4809      	ldr	r0, [pc, #36]	; (80020f4 <setFive+0x38>)
 80020ce:	f7ff feda 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80020d2:	2110      	movs	r1, #16
 80020d4:	4807      	ldr	r0, [pc, #28]	; (80020f4 <setFive+0x38>)
 80020d6:	f7ff fed6 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80020da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020e2:	f7ff fed0 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80020e6:	2102      	movs	r1, #2
 80020e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020ec:	f7ff fecb 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80020f0:	bf00      	nop
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	48000400 	.word	0x48000400

080020f8 <setSix>:

void setSix(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
	// A,F,G,E,C,D
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80020fc:	2108      	movs	r1, #8
 80020fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002102:	f7ff fec0 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002106:	2120      	movs	r1, #32
 8002108:	480c      	ldr	r0, [pc, #48]	; (800213c <setSix+0x44>)
 800210a:	f7ff febc 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800210e:	2110      	movs	r1, #16
 8002110:	480a      	ldr	r0, [pc, #40]	; (800213c <setSix+0x44>)
 8002112:	f7ff feb8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002116:	f44f 7180 	mov.w	r1, #256	; 0x100
 800211a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800211e:	f7ff feb2 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002122:	2102      	movs	r1, #2
 8002124:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002128:	f7ff fead 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800212c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002130:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002134:	f7ff fea7 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002138:	bf00      	nop
 800213a:	bd80      	pop	{r7, pc}
 800213c:	48000400 	.word	0x48000400

08002140 <setSeven>:

void setSeven(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
	// A,B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002144:	2101      	movs	r1, #1
 8002146:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800214a:	f7ff fe9c 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800214e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002152:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002156:	f7ff fe96 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800215a:	2102      	movs	r1, #2
 800215c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002160:	f7ff fe91 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002164:	bf00      	nop
 8002166:	bd80      	pop	{r7, pc}

08002168 <setEight>:

void setEight(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
	// A,B,C,D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800216c:	2108      	movs	r1, #8
 800216e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002172:	f7ff fe88 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002176:	2120      	movs	r1, #32
 8002178:	480f      	ldr	r0, [pc, #60]	; (80021b8 <setEight+0x50>)
 800217a:	f7ff fe84 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800217e:	2110      	movs	r1, #16
 8002180:	480d      	ldr	r0, [pc, #52]	; (80021b8 <setEight+0x50>)
 8002182:	f7ff fe80 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002186:	f44f 7180 	mov.w	r1, #256	; 0x100
 800218a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800218e:	f7ff fe7a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002192:	2102      	movs	r1, #2
 8002194:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002198:	f7ff fe75 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800219c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021a4:	f7ff fe6f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80021a8:	2101      	movs	r1, #1
 80021aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021ae:	f7ff fe6a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	48000400 	.word	0x48000400

080021bc <setNine>:

void setNine(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
	// A,B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80021c0:	2101      	movs	r1, #1
 80021c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021c6:	f7ff fe5e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80021ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021d2:	f7ff fe58 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80021d6:	2102      	movs	r1, #2
 80021d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021dc:	f7ff fe53 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80021e0:	2110      	movs	r1, #16
 80021e2:	4805      	ldr	r0, [pc, #20]	; (80021f8 <setNine+0x3c>)
 80021e4:	f7ff fe4f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80021e8:	2108      	movs	r1, #8
 80021ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021ee:	f7ff fe4a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	48000400 	.word	0x48000400

080021fc <setZero>:

void setZero(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
	// A,B,C,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002200:	2108      	movs	r1, #8
 8002202:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002206:	f7ff fe3e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800220a:	2120      	movs	r1, #32
 800220c:	480d      	ldr	r0, [pc, #52]	; (8002244 <setZero+0x48>)
 800220e:	f7ff fe3a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002212:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002216:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800221a:	f7ff fe34 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800221e:	2102      	movs	r1, #2
 8002220:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002224:	f7ff fe2f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002228:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800222c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002230:	f7ff fe29 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002234:	2101      	movs	r1, #1
 8002236:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800223a:	f7ff fe24 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	48000400 	.word	0x48000400

08002248 <setA>:

void setA(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
	// A,B,C,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800224c:	2108      	movs	r1, #8
 800224e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002252:	f7ff fe18 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002256:	2110      	movs	r1, #16
 8002258:	480d      	ldr	r0, [pc, #52]	; (8002290 <setA+0x48>)
 800225a:	f7ff fe14 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800225e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002262:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002266:	f7ff fe0e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800226a:	2102      	movs	r1, #2
 800226c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002270:	f7ff fe09 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002274:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002278:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800227c:	f7ff fe03 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002280:	2101      	movs	r1, #1
 8002282:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002286:	f7ff fdfe 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	48000400 	.word	0x48000400

08002294 <seta>:

void seta(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
	// A,B,C,E,D,G
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002298:	2120      	movs	r1, #32
 800229a:	480f      	ldr	r0, [pc, #60]	; (80022d8 <seta+0x44>)
 800229c:	f7ff fdf3 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80022a0:	2110      	movs	r1, #16
 80022a2:	480d      	ldr	r0, [pc, #52]	; (80022d8 <seta+0x44>)
 80022a4:	f7ff fdef 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80022a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022b0:	f7ff fde9 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80022b4:	2102      	movs	r1, #2
 80022b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022ba:	f7ff fde4 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80022be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022c6:	f7ff fdde 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80022ca:	2101      	movs	r1, #1
 80022cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022d0:	f7ff fdd9 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80022d4:	bf00      	nop
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	48000400 	.word	0x48000400

080022dc <setb>:

void setb(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
	// C,D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80022e0:	2108      	movs	r1, #8
 80022e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022e6:	f7ff fdce 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80022ea:	2110      	movs	r1, #16
 80022ec:	480a      	ldr	r0, [pc, #40]	; (8002318 <setb+0x3c>)
 80022ee:	f7ff fdca 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80022f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022fa:	f7ff fdc4 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80022fe:	2120      	movs	r1, #32
 8002300:	4805      	ldr	r0, [pc, #20]	; (8002318 <setb+0x3c>)
 8002302:	f7ff fdc0 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002306:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800230a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800230e:	f7ff fdba 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	48000400 	.word	0x48000400

0800231c <setC>:

void setC(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
	// A,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002320:	2108      	movs	r1, #8
 8002322:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002326:	f7ff fdae 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800232a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800232e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002332:	f7ff fda8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002336:	2102      	movs	r1, #2
 8002338:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800233c:	f7ff fda3 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002340:	2120      	movs	r1, #32
 8002342:	4802      	ldr	r0, [pc, #8]	; (800234c <setC+0x30>)
 8002344:	f7ff fd9f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002348:	bf00      	nop
 800234a:	bd80      	pop	{r7, pc}
 800234c:	48000400 	.word	0x48000400

08002350 <setc>:

void setc(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
	// D,E,G
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002354:	2120      	movs	r1, #32
 8002356:	4807      	ldr	r0, [pc, #28]	; (8002374 <setc+0x24>)
 8002358:	f7ff fd95 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800235c:	2110      	movs	r1, #16
 800235e:	4805      	ldr	r0, [pc, #20]	; (8002374 <setc+0x24>)
 8002360:	f7ff fd91 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002364:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002368:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800236c:	f7ff fd8b 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002370:	bf00      	nop
 8002372:	bd80      	pop	{r7, pc}
 8002374:	48000400 	.word	0x48000400

08002378 <setd>:

void setd(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
	// B,C,D,E,G
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800237c:	2120      	movs	r1, #32
 800237e:	480d      	ldr	r0, [pc, #52]	; (80023b4 <setd+0x3c>)
 8002380:	f7ff fd81 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002384:	2110      	movs	r1, #16
 8002386:	480b      	ldr	r0, [pc, #44]	; (80023b4 <setd+0x3c>)
 8002388:	f7ff fd7d 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800238c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002390:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002394:	f7ff fd77 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002398:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800239c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023a0:	f7ff fd71 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80023a4:	2101      	movs	r1, #1
 80023a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023aa:	f7ff fd6c 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	48000400 	.word	0x48000400

080023b8 <setE>:

void setE(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
	// A,D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80023bc:	2108      	movs	r1, #8
 80023be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023c2:	f7ff fd60 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80023c6:	2110      	movs	r1, #16
 80023c8:	4809      	ldr	r0, [pc, #36]	; (80023f0 <setE+0x38>)
 80023ca:	f7ff fd5c 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80023ce:	2120      	movs	r1, #32
 80023d0:	4807      	ldr	r0, [pc, #28]	; (80023f0 <setE+0x38>)
 80023d2:	f7ff fd58 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80023d6:	2102      	movs	r1, #2
 80023d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023dc:	f7ff fd53 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80023e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023e8:	f7ff fd4d 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80023ec:	bf00      	nop
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	48000400 	.word	0x48000400

080023f4 <setF>:

void setF(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
	// A,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80023f8:	2108      	movs	r1, #8
 80023fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023fe:	f7ff fd42 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002402:	2110      	movs	r1, #16
 8002404:	4807      	ldr	r0, [pc, #28]	; (8002424 <setF+0x30>)
 8002406:	f7ff fd3e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800240a:	2102      	movs	r1, #2
 800240c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002410:	f7ff fd39 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002414:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002418:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800241c:	f7ff fd33 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002420:	bf00      	nop
 8002422:	bd80      	pop	{r7, pc}
 8002424:	48000400 	.word	0x48000400

08002428 <setG>:

void setG(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
	// A,C,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800242c:	2108      	movs	r1, #8
 800242e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002432:	f7ff fd28 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002436:	2120      	movs	r1, #32
 8002438:	480a      	ldr	r0, [pc, #40]	; (8002464 <setG+0x3c>)
 800243a:	f7ff fd24 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800243e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002442:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002446:	f7ff fd1e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800244a:	2102      	movs	r1, #2
 800244c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002450:	f7ff fd19 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002454:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002458:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800245c:	f7ff fd13 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002460:	bf00      	nop
 8002462:	bd80      	pop	{r7, pc}
 8002464:	48000400 	.word	0x48000400

08002468 <setH>:

void setH(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
	// B,C,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800246c:	2108      	movs	r1, #8
 800246e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002472:	f7ff fd08 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002476:	2110      	movs	r1, #16
 8002478:	480a      	ldr	r0, [pc, #40]	; (80024a4 <setH+0x3c>)
 800247a:	f7ff fd04 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800247e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002482:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002486:	f7ff fcfe 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800248a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800248e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002492:	f7ff fcf8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002496:	2101      	movs	r1, #1
 8002498:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800249c:	f7ff fcf3 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80024a0:	bf00      	nop
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	48000400 	.word	0x48000400

080024a8 <seth>:

void seth(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
	// C,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80024ac:	2108      	movs	r1, #8
 80024ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024b2:	f7ff fce8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80024b6:	2110      	movs	r1, #16
 80024b8:	4808      	ldr	r0, [pc, #32]	; (80024dc <seth+0x34>)
 80024ba:	f7ff fce4 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80024be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024c6:	f7ff fcde 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80024ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024d2:	f7ff fcd8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80024d6:	bf00      	nop
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	48000400 	.word	0x48000400

080024e0 <setI>:

void setI(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
	// E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80024e4:	2108      	movs	r1, #8
 80024e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024ea:	f7ff fccc 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80024ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024f6:	f7ff fcc6 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
	...

08002500 <setJ>:

void setJ(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
	// B,C,D,E
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002504:	2120      	movs	r1, #32
 8002506:	480b      	ldr	r0, [pc, #44]	; (8002534 <setJ+0x34>)
 8002508:	f7ff fcbd 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800250c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002510:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002514:	f7ff fcb7 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002518:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800251c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002520:	f7ff fcb1 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002524:	2101      	movs	r1, #1
 8002526:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800252a:	f7ff fcac 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	48000400 	.word	0x48000400

08002538 <setL>:

void setL(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
	// D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800253c:	2108      	movs	r1, #8
 800253e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002542:	f7ff fca0 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002546:	2120      	movs	r1, #32
 8002548:	4805      	ldr	r0, [pc, #20]	; (8002560 <setL+0x28>)
 800254a:	f7ff fc9c 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800254e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002552:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002556:	f7ff fc96 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	48000400 	.word	0x48000400

08002564 <setn>:

void setn(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
	// C,E,G
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002568:	2110      	movs	r1, #16
 800256a:	4808      	ldr	r0, [pc, #32]	; (800258c <setn+0x28>)
 800256c:	f7ff fc8b 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002570:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002574:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002578:	f7ff fc85 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800257c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002580:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002584:	f7ff fc7f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002588:	bf00      	nop
 800258a:	bd80      	pop	{r7, pc}
 800258c:	48000400 	.word	0x48000400

08002590 <setO>:

void setO(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
	// A,B,C,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002594:	2108      	movs	r1, #8
 8002596:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800259a:	f7ff fc74 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800259e:	2120      	movs	r1, #32
 80025a0:	480d      	ldr	r0, [pc, #52]	; (80025d8 <setO+0x48>)
 80025a2:	f7ff fc70 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80025a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025ae:	f7ff fc6a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80025b2:	2102      	movs	r1, #2
 80025b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025b8:	f7ff fc65 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80025bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80025c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025c4:	f7ff fc5f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80025c8:	2101      	movs	r1, #1
 80025ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025ce:	f7ff fc5a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80025d2:	bf00      	nop
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	48000400 	.word	0x48000400

080025dc <seto>:

void seto(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
	// C,D,E,G
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80025e0:	2120      	movs	r1, #32
 80025e2:	480a      	ldr	r0, [pc, #40]	; (800260c <seto+0x30>)
 80025e4:	f7ff fc4f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80025e8:	2110      	movs	r1, #16
 80025ea:	4808      	ldr	r0, [pc, #32]	; (800260c <seto+0x30>)
 80025ec:	f7ff fc4b 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80025f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025f8:	f7ff fc45 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80025fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002600:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002604:	f7ff fc3f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002608:	bf00      	nop
 800260a:	bd80      	pop	{r7, pc}
 800260c:	48000400 	.word	0x48000400

08002610 <setP>:

void setP(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
	// A,B,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002614:	2108      	movs	r1, #8
 8002616:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800261a:	f7ff fc34 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800261e:	2110      	movs	r1, #16
 8002620:	480a      	ldr	r0, [pc, #40]	; (800264c <setP+0x3c>)
 8002622:	f7ff fc30 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002626:	2102      	movs	r1, #2
 8002628:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800262c:	f7ff fc2b 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002630:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002634:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002638:	f7ff fc25 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 800263c:	2101      	movs	r1, #1
 800263e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002642:	f7ff fc20 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	48000400 	.word	0x48000400

08002650 <setq>:

void setq(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
	// A,B,C,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002654:	2108      	movs	r1, #8
 8002656:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800265a:	f7ff fc14 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800265e:	2110      	movs	r1, #16
 8002660:	480a      	ldr	r0, [pc, #40]	; (800268c <setq+0x3c>)
 8002662:	f7ff fc10 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002666:	f44f 7180 	mov.w	r1, #256	; 0x100
 800266a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800266e:	f7ff fc0a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002672:	2102      	movs	r1, #2
 8002674:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002678:	f7ff fc05 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 800267c:	2101      	movs	r1, #1
 800267e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002682:	f7ff fc00 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	48000400 	.word	0x48000400

08002690 <setr>:

void setr(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
	// E,G
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002694:	2110      	movs	r1, #16
 8002696:	4805      	ldr	r0, [pc, #20]	; (80026ac <setr+0x1c>)
 8002698:	f7ff fbf5 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800269c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80026a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026a4:	f7ff fbef 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	48000400 	.word	0x48000400

080026b0 <setS>:

void setS(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
	// A,C,D,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80026b4:	2108      	movs	r1, #8
 80026b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026ba:	f7ff fbe4 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80026be:	2110      	movs	r1, #16
 80026c0:	4809      	ldr	r0, [pc, #36]	; (80026e8 <setS+0x38>)
 80026c2:	f7ff fbe0 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80026c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026ce:	f7ff fbda 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80026d2:	2102      	movs	r1, #2
 80026d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026d8:	f7ff fbd5 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80026dc:	2120      	movs	r1, #32
 80026de:	4802      	ldr	r0, [pc, #8]	; (80026e8 <setS+0x38>)
 80026e0:	f7ff fbd1 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80026e4:	bf00      	nop
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	48000400 	.word	0x48000400

080026ec <sett>:

void sett(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
	// D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80026f0:	2108      	movs	r1, #8
 80026f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026f6:	f7ff fbc6 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80026fa:	2110      	movs	r1, #16
 80026fc:	4807      	ldr	r0, [pc, #28]	; (800271c <sett+0x30>)
 80026fe:	f7ff fbc2 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002702:	2120      	movs	r1, #32
 8002704:	4805      	ldr	r0, [pc, #20]	; (800271c <sett+0x30>)
 8002706:	f7ff fbbe 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800270a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800270e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002712:	f7ff fbb8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002716:	bf00      	nop
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	48000400 	.word	0x48000400

08002720 <setU>:

void setU(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
	// B,C,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002724:	2108      	movs	r1, #8
 8002726:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800272a:	f7ff fbac 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800272e:	2120      	movs	r1, #32
 8002730:	480a      	ldr	r0, [pc, #40]	; (800275c <setU+0x3c>)
 8002732:	f7ff fba8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002736:	f44f 7180 	mov.w	r1, #256	; 0x100
 800273a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800273e:	f7ff fba2 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002742:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002746:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800274a:	f7ff fb9c 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 800274e:	2101      	movs	r1, #1
 8002750:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002754:	f7ff fb97 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002758:	bf00      	nop
 800275a:	bd80      	pop	{r7, pc}
 800275c:	48000400 	.word	0x48000400

08002760 <setu>:

void setu(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
	// C,D,E
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002764:	2120      	movs	r1, #32
 8002766:	4808      	ldr	r0, [pc, #32]	; (8002788 <setu+0x28>)
 8002768:	f7ff fb8d 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800276c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002770:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002774:	f7ff fb87 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002778:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800277c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002780:	f7ff fb81 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002784:	bf00      	nop
 8002786:	bd80      	pop	{r7, pc}
 8002788:	48000400 	.word	0x48000400

0800278c <sety>:

void sety(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
	// B,C,D,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002790:	2108      	movs	r1, #8
 8002792:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002796:	f7ff fb76 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800279a:	2110      	movs	r1, #16
 800279c:	4809      	ldr	r0, [pc, #36]	; (80027c4 <sety+0x38>)
 800279e:	f7ff fb72 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80027a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027aa:	f7ff fb6c 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80027ae:	2120      	movs	r1, #32
 80027b0:	4804      	ldr	r0, [pc, #16]	; (80027c4 <sety+0x38>)
 80027b2:	f7ff fb68 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80027b6:	2101      	movs	r1, #1
 80027b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027bc:	f7ff fb63 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80027c0:	bf00      	nop
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	48000400 	.word	0x48000400

080027c8 <setK>:

void setK(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
	// A,C,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80027cc:	2108      	movs	r1, #8
 80027ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027d2:	f7ff fb58 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80027d6:	2110      	movs	r1, #16
 80027d8:	480a      	ldr	r0, [pc, #40]	; (8002804 <setK+0x3c>)
 80027da:	f7ff fb54 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80027de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027e6:	f7ff fb4e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80027ea:	2102      	movs	r1, #2
 80027ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027f0:	f7ff fb49 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80027f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027fc:	f7ff fb43 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002800:	bf00      	nop
 8002802:	bd80      	pop	{r7, pc}
 8002804:	48000400 	.word	0x48000400

08002808 <setM>:

void setM(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
	// A,B,D,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800280c:	2108      	movs	r1, #8
 800280e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002812:	f7ff fb38 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002816:	2120      	movs	r1, #32
 8002818:	4807      	ldr	r0, [pc, #28]	; (8002838 <setM+0x30>)
 800281a:	f7ff fb34 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800281e:	2102      	movs	r1, #2
 8002820:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002824:	f7ff fb2f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002828:	2101      	movs	r1, #1
 800282a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800282e:	f7ff fb2a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002832:	bf00      	nop
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	48000400 	.word	0x48000400

0800283c <setV>:

void setV(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
	// B,D,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002840:	2108      	movs	r1, #8
 8002842:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002846:	f7ff fb1e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800284a:	2120      	movs	r1, #32
 800284c:	4804      	ldr	r0, [pc, #16]	; (8002860 <setV+0x24>)
 800284e:	f7ff fb1a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002852:	2101      	movs	r1, #1
 8002854:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002858:	f7ff fb15 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800285c:	bf00      	nop
 800285e:	bd80      	pop	{r7, pc}
 8002860:	48000400 	.word	0x48000400

08002864 <setW>:

void setW(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
	// B,C,D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002868:	2108      	movs	r1, #8
 800286a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800286e:	f7ff fb0a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002872:	2120      	movs	r1, #32
 8002874:	480c      	ldr	r0, [pc, #48]	; (80028a8 <setW+0x44>)
 8002876:	f7ff fb06 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800287a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800287e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002882:	f7ff fb00 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002886:	2101      	movs	r1, #1
 8002888:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800288c:	f7ff fafb 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002890:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002894:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002898:	f7ff faf5 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800289c:	2110      	movs	r1, #16
 800289e:	4802      	ldr	r0, [pc, #8]	; (80028a8 <setW+0x44>)
 80028a0:	f7ff faf1 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80028a4:	bf00      	nop
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	48000400 	.word	0x48000400

080028ac <setX>:

void setX(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
	// A,G,D
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80028b0:	2110      	movs	r1, #16
 80028b2:	4807      	ldr	r0, [pc, #28]	; (80028d0 <setX+0x24>)
 80028b4:	f7ff fae7 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80028b8:	2120      	movs	r1, #32
 80028ba:	4805      	ldr	r0, [pc, #20]	; (80028d0 <setX+0x24>)
 80028bc:	f7ff fae3 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80028c0:	2102      	movs	r1, #2
 80028c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028c6:	f7ff fade 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80028ca:	bf00      	nop
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	48000400 	.word	0x48000400

080028d4 <setZ>:

void setZ(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
	// A,B,D,E,G
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80028d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028e0:	f7ff fad1 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80028e4:	2120      	movs	r1, #32
 80028e6:	4809      	ldr	r0, [pc, #36]	; (800290c <setZ+0x38>)
 80028e8:	f7ff facd 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80028ec:	2102      	movs	r1, #2
 80028ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028f2:	f7ff fac8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80028f6:	2101      	movs	r1, #1
 80028f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028fc:	f7ff fac3 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002900:	2110      	movs	r1, #16
 8002902:	4802      	ldr	r0, [pc, #8]	; (800290c <setZ+0x38>)
 8002904:	f7ff fabf 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002908:	bf00      	nop
 800290a:	bd80      	pop	{r7, pc}
 800290c:	48000400 	.word	0x48000400

08002910 <setUnderscore>:

void setUnderscore(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
	// D
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002914:	2120      	movs	r1, #32
 8002916:	4802      	ldr	r0, [pc, #8]	; (8002920 <setUnderscore+0x10>)
 8002918:	f7ff fab5 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800291c:	bf00      	nop
 800291e:	bd80      	pop	{r7, pc}
 8002920:	48000400 	.word	0x48000400

08002924 <displayNumber>:

/**
 * Pre-process number before it is displayed. Extract digits of the number
 */
void displayNumber(char *text)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 800292c:	2300      	movs	r3, #0
 800292e:	73fb      	strb	r3, [r7, #15]

	dDisplayData.digit_num = 4;
 8002930:	4b0f      	ldr	r3, [pc, #60]	; (8002970 <displayNumber+0x4c>)
 8002932:	2204      	movs	r2, #4
 8002934:	711a      	strb	r2, [r3, #4]
	dDisplayData.negative = 0;
 8002936:	4b0e      	ldr	r3, [pc, #56]	; (8002970 <displayNumber+0x4c>)
 8002938:	2200      	movs	r2, #0
 800293a:	715a      	strb	r2, [r3, #5]
	dDisplayData.resolution = 0;
 800293c:	4b0c      	ldr	r3, [pc, #48]	; (8002970 <displayNumber+0x4c>)
 800293e:	2200      	movs	r2, #0
 8002940:	719a      	strb	r2, [r3, #6]

	for (i = 0; i < 4; i++) {
 8002942:	2300      	movs	r3, #0
 8002944:	73fb      	strb	r3, [r7, #15]
 8002946:	e009      	b.n	800295c <displayNumber+0x38>
		dDisplayData.digit[i] = *text++;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	1c5a      	adds	r2, r3, #1
 800294c:	607a      	str	r2, [r7, #4]
 800294e:	7bfa      	ldrb	r2, [r7, #15]
 8002950:	7819      	ldrb	r1, [r3, #0]
 8002952:	4b07      	ldr	r3, [pc, #28]	; (8002970 <displayNumber+0x4c>)
 8002954:	5499      	strb	r1, [r3, r2]
	for (i = 0; i < 4; i++) {
 8002956:	7bfb      	ldrb	r3, [r7, #15]
 8002958:	3301      	adds	r3, #1
 800295a:	73fb      	strb	r3, [r7, #15]
 800295c:	7bfb      	ldrb	r3, [r7, #15]
 800295e:	2b03      	cmp	r3, #3
 8002960:	d9f2      	bls.n	8002948 <displayNumber+0x24>
	}
}
 8002962:	bf00      	nop
 8002964:	3714      	adds	r7, #20
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	200001fc 	.word	0x200001fc

08002974 <setDigit>:

/*
 * Turns required digit ON
 */
void setDigit(uint8_t pos)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	4603      	mov	r3, r0
 800297c:	71fb      	strb	r3, [r7, #7]
	switch(pos)
 800297e:	79fb      	ldrb	r3, [r7, #7]
 8002980:	2b03      	cmp	r3, #3
 8002982:	d823      	bhi.n	80029cc <setDigit+0x58>
 8002984:	a201      	add	r2, pc, #4	; (adr r2, 800298c <setDigit+0x18>)
 8002986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800298a:	bf00      	nop
 800298c:	080029c3 	.word	0x080029c3
 8002990:	080029b7 	.word	0x080029b7
 8002994:	080029a9 	.word	0x080029a9
 8002998:	0800299d 	.word	0x0800299d
	{
		case 3:
			DIGIT_4_ON;
 800299c:	2104      	movs	r1, #4
 800299e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029a2:	f7ff fa62 	bl	8001e6a <LL_GPIO_SetOutputPin>
			break;
 80029a6:	e011      	b.n	80029cc <setDigit+0x58>
		case 2:
			DIGIT_3_ON;
 80029a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029b0:	f7ff fa5b 	bl	8001e6a <LL_GPIO_SetOutputPin>
			break;
 80029b4:	e00a      	b.n	80029cc <setDigit+0x58>
		case 1:
			DIGIT_2_ON;
 80029b6:	2110      	movs	r1, #16
 80029b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029bc:	f7ff fa55 	bl	8001e6a <LL_GPIO_SetOutputPin>
			break;
 80029c0:	e004      	b.n	80029cc <setDigit+0x58>
		case 0:
			DIGIT_1_ON;
 80029c2:	2101      	movs	r1, #1
 80029c4:	4803      	ldr	r0, [pc, #12]	; (80029d4 <setDigit+0x60>)
 80029c6:	f7ff fa50 	bl	8001e6a <LL_GPIO_SetOutputPin>
			break;
 80029ca:	bf00      	nop
	}
}
 80029cc:	bf00      	nop
 80029ce:	3708      	adds	r7, #8
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	48000400 	.word	0x48000400

080029d8 <updateDisplay>:
/**
 * Display data in dDisplayData.
 * Sets every digit to display its value and decimal point.
 */
void updateDisplay(void)
{
 80029d8:	b590      	push	{r4, r7, lr}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 4; i++)
 80029de:	2300      	movs	r3, #0
 80029e0:	71fb      	strb	r3, [r7, #7]
 80029e2:	e1e7      	b.n	8002db4 <updateDisplay+0x3dc>
	{
		switch(dDisplayData.digit[i])
 80029e4:	79fb      	ldrb	r3, [r7, #7]
 80029e6:	4ad3      	ldr	r2, [pc, #844]	; (8002d34 <updateDisplay+0x35c>)
 80029e8:	5cd3      	ldrb	r3, [r2, r3]
 80029ea:	3b30      	subs	r3, #48	; 0x30
 80029ec:	2b49      	cmp	r3, #73	; 0x49
 80029ee:	f200 81bf 	bhi.w	8002d70 <updateDisplay+0x398>
 80029f2:	a201      	add	r2, pc, #4	; (adr r2, 80029f8 <updateDisplay+0x20>)
 80029f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f8:	08002b21 	.word	0x08002b21
 80029fc:	08002b2f 	.word	0x08002b2f
 8002a00:	08002b3d 	.word	0x08002b3d
 8002a04:	08002b4b 	.word	0x08002b4b
 8002a08:	08002b59 	.word	0x08002b59
 8002a0c:	08002b67 	.word	0x08002b67
 8002a10:	08002b75 	.word	0x08002b75
 8002a14:	08002b83 	.word	0x08002b83
 8002a18:	08002b91 	.word	0x08002b91
 8002a1c:	08002b9f 	.word	0x08002b9f
 8002a20:	08002d71 	.word	0x08002d71
 8002a24:	08002d71 	.word	0x08002d71
 8002a28:	08002d71 	.word	0x08002d71
 8002a2c:	08002d71 	.word	0x08002d71
 8002a30:	08002d71 	.word	0x08002d71
 8002a34:	08002d71 	.word	0x08002d71
 8002a38:	08002d71 	.word	0x08002d71
 8002a3c:	08002bad 	.word	0x08002bad
 8002a40:	08002d71 	.word	0x08002d71
 8002a44:	08002bd7 	.word	0x08002bd7
 8002a48:	08002d71 	.word	0x08002d71
 8002a4c:	08002c01 	.word	0x08002c01
 8002a50:	08002c0f 	.word	0x08002c0f
 8002a54:	08002c1d 	.word	0x08002c1d
 8002a58:	08002c2b 	.word	0x08002c2b
 8002a5c:	08002c47 	.word	0x08002c47
 8002a60:	08002c55 	.word	0x08002c55
 8002a64:	08002d0b 	.word	0x08002d0b
 8002a68:	08002c63 	.word	0x08002c63
 8002a6c:	08002d19 	.word	0x08002d19
 8002a70:	08002d71 	.word	0x08002d71
 8002a74:	08002c7f 	.word	0x08002c7f
 8002a78:	08002c9b 	.word	0x08002c9b
 8002a7c:	08002d71 	.word	0x08002d71
 8002a80:	08002d71 	.word	0x08002d71
 8002a84:	08002cc5 	.word	0x08002cc5
 8002a88:	08002d71 	.word	0x08002d71
 8002a8c:	08002ce1 	.word	0x08002ce1
 8002a90:	08002d27 	.word	0x08002d27
 8002a94:	08002d39 	.word	0x08002d39
 8002a98:	08002d47 	.word	0x08002d47
 8002a9c:	08002d71 	.word	0x08002d71
 8002aa0:	08002d55 	.word	0x08002d55
 8002aa4:	08002d71 	.word	0x08002d71
 8002aa8:	08002d71 	.word	0x08002d71
 8002aac:	08002d71 	.word	0x08002d71
 8002ab0:	08002d71 	.word	0x08002d71
 8002ab4:	08002d63 	.word	0x08002d63
 8002ab8:	08002d71 	.word	0x08002d71
 8002abc:	08002bbb 	.word	0x08002bbb
 8002ac0:	08002bc9 	.word	0x08002bc9
 8002ac4:	08002be5 	.word	0x08002be5
 8002ac8:	08002bf3 	.word	0x08002bf3
 8002acc:	08002d71 	.word	0x08002d71
 8002ad0:	08002d71 	.word	0x08002d71
 8002ad4:	08002d71 	.word	0x08002d71
 8002ad8:	08002c39 	.word	0x08002c39
 8002adc:	08002d71 	.word	0x08002d71
 8002ae0:	08002d71 	.word	0x08002d71
 8002ae4:	08002d71 	.word	0x08002d71
 8002ae8:	08002d71 	.word	0x08002d71
 8002aec:	08002d71 	.word	0x08002d71
 8002af0:	08002c71 	.word	0x08002c71
 8002af4:	08002c8d 	.word	0x08002c8d
 8002af8:	08002d71 	.word	0x08002d71
 8002afc:	08002ca9 	.word	0x08002ca9
 8002b00:	08002cb7 	.word	0x08002cb7
 8002b04:	08002d71 	.word	0x08002d71
 8002b08:	08002cd3 	.word	0x08002cd3
 8002b0c:	08002cef 	.word	0x08002cef
 8002b10:	08002d71 	.word	0x08002d71
 8002b14:	08002d71 	.word	0x08002d71
 8002b18:	08002d71 	.word	0x08002d71
 8002b1c:	08002cfd 	.word	0x08002cfd
		{
			case '0':
			  setDigit(i);
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7ff ff26 	bl	8002974 <setDigit>
			  setZero();
 8002b28:	f7ff fb68 	bl	80021fc <setZero>
			  break;
 8002b2c:	e120      	b.n	8002d70 <updateDisplay+0x398>
			case '1':
			  setDigit(i);
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7ff ff1f 	bl	8002974 <setDigit>
			  setOne();
 8002b36:	f7ff fa5b 	bl	8001ff0 <setOne>
			  break;
 8002b3a:	e119      	b.n	8002d70 <updateDisplay+0x398>
			case '2':
			  setDigit(i);
 8002b3c:	79fb      	ldrb	r3, [r7, #7]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff ff18 	bl	8002974 <setDigit>
			  setTwo();
 8002b44:	f7ff fa64 	bl	8002010 <setTwo>
			  break;
 8002b48:	e112      	b.n	8002d70 <updateDisplay+0x398>
			case '3':
			  setDigit(i);
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff ff11 	bl	8002974 <setDigit>
			  setThree();
 8002b52:	f7ff fa7b 	bl	800204c <setThree>
			  break;
 8002b56:	e10b      	b.n	8002d70 <updateDisplay+0x398>
			case '4':
			  setDigit(i);
 8002b58:	79fb      	ldrb	r3, [r7, #7]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff ff0a 	bl	8002974 <setDigit>
			  setFour();
 8002b60:	f7ff fa92 	bl	8002088 <setFour>
			  break;
 8002b64:	e104      	b.n	8002d70 <updateDisplay+0x398>
			case '5':
			  setDigit(i);
 8002b66:	79fb      	ldrb	r3, [r7, #7]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff ff03 	bl	8002974 <setDigit>
			  setFive();
 8002b6e:	f7ff faa5 	bl	80020bc <setFive>
			  break;
 8002b72:	e0fd      	b.n	8002d70 <updateDisplay+0x398>
			case '6':
			  setDigit(i);
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7ff fefc 	bl	8002974 <setDigit>
			  setSix();
 8002b7c:	f7ff fabc 	bl	80020f8 <setSix>
			  break;
 8002b80:	e0f6      	b.n	8002d70 <updateDisplay+0x398>
			case '7':
			  setDigit(i);
 8002b82:	79fb      	ldrb	r3, [r7, #7]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff fef5 	bl	8002974 <setDigit>
			  setSeven();
 8002b8a:	f7ff fad9 	bl	8002140 <setSeven>
			  break;
 8002b8e:	e0ef      	b.n	8002d70 <updateDisplay+0x398>
			case '8':
			  setDigit(i);
 8002b90:	79fb      	ldrb	r3, [r7, #7]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff feee 	bl	8002974 <setDigit>
			  setEight();
 8002b98:	f7ff fae6 	bl	8002168 <setEight>
			  break;
 8002b9c:	e0e8      	b.n	8002d70 <updateDisplay+0x398>
			case '9':
			  setDigit(i);
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff fee7 	bl	8002974 <setDigit>
			  setNine();
 8002ba6:	f7ff fb09 	bl	80021bc <setNine>
			  break;
 8002baa:	e0e1      	b.n	8002d70 <updateDisplay+0x398>
			case 'A':
			  setDigit(i);
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7ff fee0 	bl	8002974 <setDigit>
			  setA();
 8002bb4:	f7ff fb48 	bl	8002248 <setA>
			  break;
 8002bb8:	e0da      	b.n	8002d70 <updateDisplay+0x398>
			case 'a':
			  setDigit(i);
 8002bba:	79fb      	ldrb	r3, [r7, #7]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff fed9 	bl	8002974 <setDigit>
			  seta();
 8002bc2:	f7ff fb67 	bl	8002294 <seta>
			  break;
 8002bc6:	e0d3      	b.n	8002d70 <updateDisplay+0x398>
			case 'b':
			  setDigit(i);
 8002bc8:	79fb      	ldrb	r3, [r7, #7]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7ff fed2 	bl	8002974 <setDigit>
			  setb();
 8002bd0:	f7ff fb84 	bl	80022dc <setb>
			  break;
 8002bd4:	e0cc      	b.n	8002d70 <updateDisplay+0x398>
			case 'C':
			  setDigit(i);
 8002bd6:	79fb      	ldrb	r3, [r7, #7]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff fecb 	bl	8002974 <setDigit>
			  setC();
 8002bde:	f7ff fb9d 	bl	800231c <setC>
			  break;
 8002be2:	e0c5      	b.n	8002d70 <updateDisplay+0x398>
			case 'c':
			  setDigit(i);
 8002be4:	79fb      	ldrb	r3, [r7, #7]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff fec4 	bl	8002974 <setDigit>
			  setc();
 8002bec:	f7ff fbb0 	bl	8002350 <setc>
			  break;
 8002bf0:	e0be      	b.n	8002d70 <updateDisplay+0x398>
			case 'd':
			  setDigit(i);
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7ff febd 	bl	8002974 <setDigit>
			  setd();
 8002bfa:	f7ff fbbd 	bl	8002378 <setd>
			  break;
 8002bfe:	e0b7      	b.n	8002d70 <updateDisplay+0x398>
			case 'E':
			  setDigit(i);
 8002c00:	79fb      	ldrb	r3, [r7, #7]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff feb6 	bl	8002974 <setDigit>
			  setE();
 8002c08:	f7ff fbd6 	bl	80023b8 <setE>
			  break;
 8002c0c:	e0b0      	b.n	8002d70 <updateDisplay+0x398>
			case 'F':
			  setDigit(i);
 8002c0e:	79fb      	ldrb	r3, [r7, #7]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7ff feaf 	bl	8002974 <setDigit>
			  setF();
 8002c16:	f7ff fbed 	bl	80023f4 <setF>
			  break;
 8002c1a:	e0a9      	b.n	8002d70 <updateDisplay+0x398>
			case 'G':
			  setDigit(i);
 8002c1c:	79fb      	ldrb	r3, [r7, #7]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7ff fea8 	bl	8002974 <setDigit>
			  setG();
 8002c24:	f7ff fc00 	bl	8002428 <setG>
			  break;
 8002c28:	e0a2      	b.n	8002d70 <updateDisplay+0x398>
			case 'H':
			  setDigit(i);
 8002c2a:	79fb      	ldrb	r3, [r7, #7]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff fea1 	bl	8002974 <setDigit>
			  setH();
 8002c32:	f7ff fc19 	bl	8002468 <setH>
			  break;
 8002c36:	e09b      	b.n	8002d70 <updateDisplay+0x398>
			case 'h':
			  setDigit(i);
 8002c38:	79fb      	ldrb	r3, [r7, #7]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff fe9a 	bl	8002974 <setDigit>
			  seth();
 8002c40:	f7ff fc32 	bl	80024a8 <seth>
			  break;
 8002c44:	e094      	b.n	8002d70 <updateDisplay+0x398>
			case 'I':
			  setDigit(i);
 8002c46:	79fb      	ldrb	r3, [r7, #7]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff fe93 	bl	8002974 <setDigit>
			  setI();
 8002c4e:	f7ff fc47 	bl	80024e0 <setI>
			  break;
 8002c52:	e08d      	b.n	8002d70 <updateDisplay+0x398>
			case 'J':
			  setDigit(i);
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff fe8c 	bl	8002974 <setDigit>
			  setJ();
 8002c5c:	f7ff fc50 	bl	8002500 <setJ>
			  break;
 8002c60:	e086      	b.n	8002d70 <updateDisplay+0x398>
			case 'L':
			  setDigit(i);
 8002c62:	79fb      	ldrb	r3, [r7, #7]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff fe85 	bl	8002974 <setDigit>
			  setL();
 8002c6a:	f7ff fc65 	bl	8002538 <setL>
			  break;
 8002c6e:	e07f      	b.n	8002d70 <updateDisplay+0x398>
			case 'n':
			  setDigit(i);
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff fe7e 	bl	8002974 <setDigit>
			  setn();
 8002c78:	f7ff fc74 	bl	8002564 <setn>
			  break;
 8002c7c:	e078      	b.n	8002d70 <updateDisplay+0x398>
			case 'O':
			  setDigit(i);
 8002c7e:	79fb      	ldrb	r3, [r7, #7]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff fe77 	bl	8002974 <setDigit>
			  setO();
 8002c86:	f7ff fc83 	bl	8002590 <setO>
			  break;
 8002c8a:	e071      	b.n	8002d70 <updateDisplay+0x398>
			case 'o':
			  setDigit(i);
 8002c8c:	79fb      	ldrb	r3, [r7, #7]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff fe70 	bl	8002974 <setDigit>
			  seto();
 8002c94:	f7ff fca2 	bl	80025dc <seto>
			  break;
 8002c98:	e06a      	b.n	8002d70 <updateDisplay+0x398>
			case 'P':
			  setDigit(i);
 8002c9a:	79fb      	ldrb	r3, [r7, #7]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff fe69 	bl	8002974 <setDigit>
			  setP();
 8002ca2:	f7ff fcb5 	bl	8002610 <setP>
			  break;
 8002ca6:	e063      	b.n	8002d70 <updateDisplay+0x398>
			case 'q':
			  setDigit(i);
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff fe62 	bl	8002974 <setDigit>
			  setq();
 8002cb0:	f7ff fcce 	bl	8002650 <setq>
			  break;
 8002cb4:	e05c      	b.n	8002d70 <updateDisplay+0x398>
			case 'r':
			  setDigit(i);
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff fe5b 	bl	8002974 <setDigit>
			  setr();
 8002cbe:	f7ff fce7 	bl	8002690 <setr>
			  break;
 8002cc2:	e055      	b.n	8002d70 <updateDisplay+0x398>
			case 'S':
			  setDigit(i);
 8002cc4:	79fb      	ldrb	r3, [r7, #7]
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7ff fe54 	bl	8002974 <setDigit>
			  setS();
 8002ccc:	f7ff fcf0 	bl	80026b0 <setS>
			  break;
 8002cd0:	e04e      	b.n	8002d70 <updateDisplay+0x398>
			case 't':
			  setDigit(i);
 8002cd2:	79fb      	ldrb	r3, [r7, #7]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7ff fe4d 	bl	8002974 <setDigit>
			  sett();
 8002cda:	f7ff fd07 	bl	80026ec <sett>
			  break;
 8002cde:	e047      	b.n	8002d70 <updateDisplay+0x398>
			case 'U':
			  setDigit(i);
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff fe46 	bl	8002974 <setDigit>
			  setU();
 8002ce8:	f7ff fd1a 	bl	8002720 <setU>
			  break;
 8002cec:	e040      	b.n	8002d70 <updateDisplay+0x398>
			case 'u':
			  setDigit(i);
 8002cee:	79fb      	ldrb	r3, [r7, #7]
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff fe3f 	bl	8002974 <setDigit>
			  setu();
 8002cf6:	f7ff fd33 	bl	8002760 <setu>
			  break;
 8002cfa:	e039      	b.n	8002d70 <updateDisplay+0x398>
			case 'y':
			  setDigit(i);
 8002cfc:	79fb      	ldrb	r3, [r7, #7]
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7ff fe38 	bl	8002974 <setDigit>
			  sety();
 8002d04:	f7ff fd42 	bl	800278c <sety>
			  break;
 8002d08:	e032      	b.n	8002d70 <updateDisplay+0x398>
			case 'K':
			  setDigit(i);
 8002d0a:	79fb      	ldrb	r3, [r7, #7]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff fe31 	bl	8002974 <setDigit>
			  setK();
 8002d12:	f7ff fd59 	bl	80027c8 <setK>
			  break;
 8002d16:	e02b      	b.n	8002d70 <updateDisplay+0x398>
			case 'M':
			  setDigit(i);
 8002d18:	79fb      	ldrb	r3, [r7, #7]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7ff fe2a 	bl	8002974 <setDigit>
			  setM();
 8002d20:	f7ff fd72 	bl	8002808 <setM>
			  break;
 8002d24:	e024      	b.n	8002d70 <updateDisplay+0x398>
			case 'V':
			  setDigit(i);
 8002d26:	79fb      	ldrb	r3, [r7, #7]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff fe23 	bl	8002974 <setDigit>
			  setV();
 8002d2e:	f7ff fd85 	bl	800283c <setV>
			  break;
 8002d32:	e01d      	b.n	8002d70 <updateDisplay+0x398>
 8002d34:	200001fc 	.word	0x200001fc
			case 'W':
			  setDigit(i);
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff fe1a 	bl	8002974 <setDigit>
			  setW();
 8002d40:	f7ff fd90 	bl	8002864 <setW>
			  break;
 8002d44:	e014      	b.n	8002d70 <updateDisplay+0x398>
			case 'X':
			  setDigit(i);
 8002d46:	79fb      	ldrb	r3, [r7, #7]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff fe13 	bl	8002974 <setDigit>
			  setX();
 8002d4e:	f7ff fdad 	bl	80028ac <setX>
			  break;
 8002d52:	e00d      	b.n	8002d70 <updateDisplay+0x398>
			case 'Z':
			  setDigit(i);
 8002d54:	79fb      	ldrb	r3, [r7, #7]
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7ff fe0c 	bl	8002974 <setDigit>
			  setZ();
 8002d5c:	f7ff fdba 	bl	80028d4 <setZ>
			  break;
 8002d60:	e006      	b.n	8002d70 <updateDisplay+0x398>
			case '_':
			  setDigit(i);
 8002d62:	79fb      	ldrb	r3, [r7, #7]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff fe05 	bl	8002974 <setDigit>
			  setUnderscore();
 8002d6a:	f7ff fdd1 	bl	8002910 <setUnderscore>
			  break;
 8002d6e:	bf00      	nop
		}

		if(dDisplayData.resolution == i)
 8002d70:	4b14      	ldr	r3, [pc, #80]	; (8002dc4 <updateDisplay+0x3ec>)
 8002d72:	799b      	ldrb	r3, [r3, #6]
 8002d74:	79fa      	ldrb	r2, [r7, #7]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d101      	bne.n	8002d7e <updateDisplay+0x3a6>
		{
			setDecimalPoint();
 8002d7a:	f7ff f92f 	bl	8001fdc <setDecimalPoint>
		}

		disp_time_saved = disp_time;
 8002d7e:	4b12      	ldr	r3, [pc, #72]	; (8002dc8 <updateDisplay+0x3f0>)
 8002d80:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002d84:	4a11      	ldr	r2, [pc, #68]	; (8002dcc <updateDisplay+0x3f4>)
 8002d86:	e9c2 3400 	strd	r3, r4, [r2]
		while((disp_time_saved + 2) > disp_time){};
 8002d8a:	bf00      	nop
 8002d8c:	4b0f      	ldr	r3, [pc, #60]	; (8002dcc <updateDisplay+0x3f4>)
 8002d8e:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002d92:	1c8b      	adds	r3, r1, #2
 8002d94:	f142 0400 	adc.w	r4, r2, #0
 8002d98:	4a0b      	ldr	r2, [pc, #44]	; (8002dc8 <updateDisplay+0x3f0>)
 8002d9a:	e9d2 1200 	ldrd	r1, r2, [r2]
 8002d9e:	42a2      	cmp	r2, r4
 8002da0:	bf08      	it	eq
 8002da2:	4299      	cmpeq	r1, r3
 8002da4:	d3f2      	bcc.n	8002d8c <updateDisplay+0x3b4>

		resetDigits();
 8002da6:	f7ff f8d9 	bl	8001f5c <resetDigits>
		resetSegments();
 8002daa:	f7ff f87b 	bl	8001ea4 <resetSegments>
	for(uint8_t i = 0; i < 4; i++)
 8002dae:	79fb      	ldrb	r3, [r7, #7]
 8002db0:	3301      	adds	r3, #1
 8002db2:	71fb      	strb	r3, [r7, #7]
 8002db4:	79fb      	ldrb	r3, [r7, #7]
 8002db6:	2b03      	cmp	r3, #3
 8002db8:	f67f ae14 	bls.w	80029e4 <updateDisplay+0xc>
	}
}
 8002dbc:	bf00      	nop
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd90      	pop	{r4, r7, pc}
 8002dc4:	200001fc 	.word	0x200001fc
 8002dc8:	20000208 	.word	0x20000208
 8002dcc:	20000210 	.word	0x20000210

08002dd0 <TIM3_IRQHandler>:

//Update displayed data and keep display ON
void TIM3_IRQHandler(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
	if(LL_TIM_IsActiveFlag_UPDATE(TIM3))
 8002dd4:	4806      	ldr	r0, [pc, #24]	; (8002df0 <TIM3_IRQHandler+0x20>)
 8002dd6:	f7ff f835 	bl	8001e44 <LL_TIM_IsActiveFlag_UPDATE>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d001      	beq.n	8002de4 <TIM3_IRQHandler+0x14>
	{
		updateDisplay();
 8002de0:	f7ff fdfa 	bl	80029d8 <updateDisplay>
	}

	LL_TIM_ClearFlag_UPDATE(TIM3);
 8002de4:	4802      	ldr	r0, [pc, #8]	; (8002df0 <TIM3_IRQHandler+0x20>)
 8002de6:	f7ff f81f 	bl	8001e28 <LL_TIM_ClearFlag_UPDATE>
}
 8002dea:	bf00      	nop
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40000400 	.word	0x40000400

08002df4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002df8:	4b04      	ldr	r3, [pc, #16]	; (8002e0c <NVIC_GetPriorityGrouping+0x18>)
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	0a1b      	lsrs	r3, r3, #8
 8002dfe:	f003 0307 	and.w	r3, r3, #7
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr
 8002e0c:	e000ed00 	.word	0xe000ed00

08002e10 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	4603      	mov	r3, r0
 8002e18:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002e1a:	79fb      	ldrb	r3, [r7, #7]
 8002e1c:	f003 021f 	and.w	r2, r3, #31
 8002e20:	4907      	ldr	r1, [pc, #28]	; (8002e40 <NVIC_EnableIRQ+0x30>)
 8002e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e26:	095b      	lsrs	r3, r3, #5
 8002e28:	2001      	movs	r0, #1
 8002e2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002e32:	bf00      	nop
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	e000e100 	.word	0xe000e100

08002e44 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	6039      	str	r1, [r7, #0]
 8002e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	da0b      	bge.n	8002e70 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	b2da      	uxtb	r2, r3
 8002e5c:	490c      	ldr	r1, [pc, #48]	; (8002e90 <NVIC_SetPriority+0x4c>)
 8002e5e:	79fb      	ldrb	r3, [r7, #7]
 8002e60:	f003 030f 	and.w	r3, r3, #15
 8002e64:	3b04      	subs	r3, #4
 8002e66:	0112      	lsls	r2, r2, #4
 8002e68:	b2d2      	uxtb	r2, r2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e6e:	e009      	b.n	8002e84 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	b2da      	uxtb	r2, r3
 8002e74:	4907      	ldr	r1, [pc, #28]	; (8002e94 <NVIC_SetPriority+0x50>)
 8002e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e7a:	0112      	lsls	r2, r2, #4
 8002e7c:	b2d2      	uxtb	r2, r2
 8002e7e:	440b      	add	r3, r1
 8002e80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	e000ed00 	.word	0xe000ed00
 8002e94:	e000e100 	.word	0xe000e100

08002e98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b089      	sub	sp, #36	; 0x24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	60b9      	str	r1, [r7, #8]
 8002ea2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f003 0307 	and.w	r3, r3, #7
 8002eaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	f1c3 0307 	rsb	r3, r3, #7
 8002eb2:	2b04      	cmp	r3, #4
 8002eb4:	bf28      	it	cs
 8002eb6:	2304      	movcs	r3, #4
 8002eb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	3304      	adds	r3, #4
 8002ebe:	2b06      	cmp	r3, #6
 8002ec0:	d902      	bls.n	8002ec8 <NVIC_EncodePriority+0x30>
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	3b03      	subs	r3, #3
 8002ec6:	e000      	b.n	8002eca <NVIC_EncodePriority+0x32>
 8002ec8:	2300      	movs	r3, #0
 8002eca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	43da      	mvns	r2, r3
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	401a      	ands	r2, r3
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ee0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eea:	43d9      	mvns	r1, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ef0:	4313      	orrs	r3, r2
         );
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3724      	adds	r7, #36	; 0x24
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
	...

08002f00 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8002f08:	4b08      	ldr	r3, [pc, #32]	; (8002f2c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002f0a:	695a      	ldr	r2, [r3, #20]
 8002f0c:	4907      	ldr	r1, [pc, #28]	; (8002f2c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002f14:	4b05      	ldr	r3, [pc, #20]	; (8002f2c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002f16:	695a      	ldr	r2, [r3, #20]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
}
 8002f20:	bf00      	nop
 8002f22:	3714      	adds	r7, #20
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	40021000 	.word	0x40021000

08002f30 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8002f3a:	4a12      	ldr	r2, [pc, #72]	; (8002f84 <LL_SYSCFG_SetEXTISource+0x54>)
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	3302      	adds	r3, #2
 8002f42:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	0c1b      	lsrs	r3, r3, #16
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	ea02 0103 	and.w	r1, r2, r3
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	0c1b      	lsrs	r3, r3, #16
 8002f54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	fa93 f3a3 	rbit	r3, r3
 8002f5c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	fab3 f383 	clz	r3, r3
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	409a      	lsls	r2, r3
 8002f68:	4806      	ldr	r0, [pc, #24]	; (8002f84 <LL_SYSCFG_SetEXTISource+0x54>)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	3302      	adds	r3, #2
 8002f72:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8002f76:	bf00      	nop
 8002f78:	3714      	adds	r7, #20
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	40010000 	.word	0x40010000

08002f88 <LL_GPIO_SetPinMode>:
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b089      	sub	sp, #36	; 0x24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	fa93 f3a3 	rbit	r3, r3
 8002fa2:	613b      	str	r3, [r7, #16]
  return(result);
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	fab3 f383 	clz	r3, r3
 8002faa:	005b      	lsls	r3, r3, #1
 8002fac:	2103      	movs	r1, #3
 8002fae:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb2:	43db      	mvns	r3, r3
 8002fb4:	401a      	ands	r2, r3
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	fa93 f3a3 	rbit	r3, r3
 8002fc0:	61bb      	str	r3, [r7, #24]
  return(result);
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	fab3 f383 	clz	r3, r3
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd0:	431a      	orrs	r2, r3
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	601a      	str	r2, [r3, #0]
}
 8002fd6:	bf00      	nop
 8002fd8:	3724      	adds	r7, #36	; 0x24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr

08002fe2 <LL_GPIO_SetPinPull>:
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	b089      	sub	sp, #36	; 0x24
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	60f8      	str	r0, [r7, #12]
 8002fea:	60b9      	str	r1, [r7, #8]
 8002fec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	68da      	ldr	r2, [r3, #12]
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	fa93 f3a3 	rbit	r3, r3
 8002ffc:	613b      	str	r3, [r7, #16]
  return(result);
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	fab3 f383 	clz	r3, r3
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	2103      	movs	r1, #3
 8003008:	fa01 f303 	lsl.w	r3, r1, r3
 800300c:	43db      	mvns	r3, r3
 800300e:	401a      	ands	r2, r3
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	fa93 f3a3 	rbit	r3, r3
 800301a:	61bb      	str	r3, [r7, #24]
  return(result);
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	fab3 f383 	clz	r3, r3
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	fa01 f303 	lsl.w	r3, r1, r3
 800302a:	431a      	orrs	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	60da      	str	r2, [r3, #12]
}
 8003030:	bf00      	nop
 8003032:	3724      	adds	r7, #36	; 0x24
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <LL_GPIO_ResetOutputPin>:
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b08a      	sub	sp, #40	; 0x28
 800305c:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800305e:	f107 0310 	add.w	r3, r7, #16
 8003062:	2200      	movs	r2, #0
 8003064:	601a      	str	r2, [r3, #0]
 8003066:	605a      	str	r2, [r3, #4]
 8003068:	609a      	str	r2, [r3, #8]
 800306a:	60da      	str	r2, [r3, #12]
 800306c:	611a      	str	r2, [r3, #16]
 800306e:	615a      	str	r2, [r3, #20]
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8003070:	1d3b      	adds	r3, r7, #4
 8003072:	2200      	movs	r2, #0
 8003074:	601a      	str	r2, [r3, #0]
 8003076:	605a      	str	r2, [r3, #4]
 8003078:	609a      	str	r2, [r3, #8]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800307a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800307e:	f7ff ff3f 	bl	8002f00 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003082:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003086:	f7ff ff3b 	bl	8002f00 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, DISP_B_Pin|DISP_A_Pin|DISP_3_Pin|DISP_F_Pin
 800308a:	f641 119f 	movw	r1, #6559	; 0x199f
 800308e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003092:	f7ff ffd3 	bl	800303c <LL_GPIO_ResetOutputPin>
                            |DISP_1_Pin|DISP_TIME_Pin|DISP_C_Pin|DISP_E_Pin
                            |DISP_2_Pin);

    /**/
    LL_GPIO_ResetOutputPin(GPIOB, DISP_0_Pin|DISP_DP_Pin|DISP_G_Pin|DISP_D_Pin);
 8003096:	2133      	movs	r1, #51	; 0x33
 8003098:	482a      	ldr	r0, [pc, #168]	; (8003144 <MX_GPIO_Init+0xec>)
 800309a:	f7ff ffcf 	bl	800303c <LL_GPIO_ResetOutputPin>

    /**/
      GPIO_InitStruct.Pin = DISP_B_Pin|DISP_A_Pin|DISP_3_Pin|DISP_F_Pin
 800309e:	f641 139f 	movw	r3, #6559	; 0x199f
 80030a2:	613b      	str	r3, [r7, #16]
                              |DISP_1_Pin|DISP_TIME_Pin|DISP_C_Pin|DISP_E_Pin
                              |DISP_2_Pin;
      GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80030a4:	2301      	movs	r3, #1
 80030a6:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80030a8:	2300      	movs	r3, #0
 80030aa:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80030ac:	2300      	movs	r3, #0
 80030ae:	61fb      	str	r3, [r7, #28]
      GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80030b0:	2300      	movs	r3, #0
 80030b2:	623b      	str	r3, [r7, #32]
      LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030b4:	f107 0310 	add.w	r3, r7, #16
 80030b8:	4619      	mov	r1, r3
 80030ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030be:	f7fe f8f6 	bl	80012ae <LL_GPIO_Init>

      /**/
      GPIO_InitStruct.Pin = DISP_0_Pin|DISP_DP_Pin|DISP_G_Pin|DISP_D_Pin;
 80030c2:	2333      	movs	r3, #51	; 0x33
 80030c4:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80030c6:	2301      	movs	r3, #1
 80030c8:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80030ca:	2300      	movs	r3, #0
 80030cc:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80030ce:	2300      	movs	r3, #0
 80030d0:	61fb      	str	r3, [r7, #28]
      GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80030d2:	2300      	movs	r3, #0
 80030d4:	623b      	str	r3, [r7, #32]
      LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030d6:	f107 0310 	add.w	r3, r7, #16
 80030da:	4619      	mov	r1, r3
 80030dc:	4819      	ldr	r0, [pc, #100]	; (8003144 <MX_GPIO_Init+0xec>)
 80030de:	f7fe f8e6 	bl	80012ae <LL_GPIO_Init>

      /**/
        LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE3);
 80030e2:	f04f 4170 	mov.w	r1, #4026531840	; 0xf0000000
 80030e6:	2001      	movs	r0, #1
 80030e8:	f7ff ff22 	bl	8002f30 <LL_SYSCFG_SetEXTISource>

        /**/
        LL_GPIO_SetPinPull(BUTTON_GPIO_Port, BUTTON_Pin, LL_GPIO_PULL_NO);
 80030ec:	2200      	movs	r2, #0
 80030ee:	2108      	movs	r1, #8
 80030f0:	4814      	ldr	r0, [pc, #80]	; (8003144 <MX_GPIO_Init+0xec>)
 80030f2:	f7ff ff76 	bl	8002fe2 <LL_GPIO_SetPinPull>

        /**/
        LL_GPIO_SetPinMode(BUTTON_GPIO_Port, BUTTON_Pin, LL_GPIO_MODE_INPUT);
 80030f6:	2200      	movs	r2, #0
 80030f8:	2108      	movs	r1, #8
 80030fa:	4812      	ldr	r0, [pc, #72]	; (8003144 <MX_GPIO_Init+0xec>)
 80030fc:	f7ff ff44 	bl	8002f88 <LL_GPIO_SetPinMode>

        /**/
        EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_3;
 8003100:	2308      	movs	r3, #8
 8003102:	607b      	str	r3, [r7, #4]
        EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8003104:	2300      	movs	r3, #0
 8003106:	60bb      	str	r3, [r7, #8]
        EXTI_InitStruct.LineCommand = ENABLE;
 8003108:	2301      	movs	r3, #1
 800310a:	733b      	strb	r3, [r7, #12]
        EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800310c:	2300      	movs	r3, #0
 800310e:	737b      	strb	r3, [r7, #13]
        EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8003110:	2301      	movs	r3, #1
 8003112:	73bb      	strb	r3, [r7, #14]
        LL_EXTI_Init(&EXTI_InitStruct);
 8003114:	1d3b      	adds	r3, r7, #4
 8003116:	4618      	mov	r0, r3
 8003118:	f7fd fee6 	bl	8000ee8 <LL_EXTI_Init>

        /* EXTI interrupt init*/
        NVIC_SetPriority(EXTI3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800311c:	f7ff fe6a 	bl	8002df4 <NVIC_GetPriorityGrouping>
 8003120:	4603      	mov	r3, r0
 8003122:	2200      	movs	r2, #0
 8003124:	2100      	movs	r1, #0
 8003126:	4618      	mov	r0, r3
 8003128:	f7ff feb6 	bl	8002e98 <NVIC_EncodePriority>
 800312c:	4603      	mov	r3, r0
 800312e:	4619      	mov	r1, r3
 8003130:	2009      	movs	r0, #9
 8003132:	f7ff fe87 	bl	8002e44 <NVIC_SetPriority>
        NVIC_EnableIRQ(EXTI3_IRQn);
 8003136:	2009      	movs	r0, #9
 8003138:	f7ff fe6a 	bl	8002e10 <NVIC_EnableIRQ>
}
 800313c:	bf00      	nop
 800313e:	3728      	adds	r7, #40	; 0x28
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	48000400 	.word	0x48000400

08003148 <NVIC_GetPriorityGrouping>:
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800314c:	4b04      	ldr	r3, [pc, #16]	; (8003160 <NVIC_GetPriorityGrouping+0x18>)
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	0a1b      	lsrs	r3, r3, #8
 8003152:	f003 0307 	and.w	r3, r3, #7
}
 8003156:	4618      	mov	r0, r3
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr
 8003160:	e000ed00 	.word	0xe000ed00

08003164 <NVIC_EnableIRQ>:
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	4603      	mov	r3, r0
 800316c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800316e:	79fb      	ldrb	r3, [r7, #7]
 8003170:	f003 021f 	and.w	r2, r3, #31
 8003174:	4907      	ldr	r1, [pc, #28]	; (8003194 <NVIC_EnableIRQ+0x30>)
 8003176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317a:	095b      	lsrs	r3, r3, #5
 800317c:	2001      	movs	r0, #1
 800317e:	fa00 f202 	lsl.w	r2, r0, r2
 8003182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	e000e100 	.word	0xe000e100

08003198 <NVIC_SetPriority>:
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	6039      	str	r1, [r7, #0]
 80031a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80031a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	da0b      	bge.n	80031c4 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	490c      	ldr	r1, [pc, #48]	; (80031e4 <NVIC_SetPriority+0x4c>)
 80031b2:	79fb      	ldrb	r3, [r7, #7]
 80031b4:	f003 030f 	and.w	r3, r3, #15
 80031b8:	3b04      	subs	r3, #4
 80031ba:	0112      	lsls	r2, r2, #4
 80031bc:	b2d2      	uxtb	r2, r2
 80031be:	440b      	add	r3, r1
 80031c0:	761a      	strb	r2, [r3, #24]
}
 80031c2:	e009      	b.n	80031d8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	b2da      	uxtb	r2, r3
 80031c8:	4907      	ldr	r1, [pc, #28]	; (80031e8 <NVIC_SetPriority+0x50>)
 80031ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ce:	0112      	lsls	r2, r2, #4
 80031d0:	b2d2      	uxtb	r2, r2
 80031d2:	440b      	add	r3, r1
 80031d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	e000ed00 	.word	0xe000ed00
 80031e8:	e000e100 	.word	0xe000e100

080031ec <NVIC_EncodePriority>:
{
 80031ec:	b480      	push	{r7}
 80031ee:	b089      	sub	sp, #36	; 0x24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	f1c3 0307 	rsb	r3, r3, #7
 8003206:	2b04      	cmp	r3, #4
 8003208:	bf28      	it	cs
 800320a:	2304      	movcs	r3, #4
 800320c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	3304      	adds	r3, #4
 8003212:	2b06      	cmp	r3, #6
 8003214:	d902      	bls.n	800321c <NVIC_EncodePriority+0x30>
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3b03      	subs	r3, #3
 800321a:	e000      	b.n	800321e <NVIC_EncodePriority+0x32>
 800321c:	2300      	movs	r3, #0
 800321e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003220:	f04f 32ff 	mov.w	r2, #4294967295
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43da      	mvns	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	401a      	ands	r2, r3
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003234:	f04f 31ff 	mov.w	r1, #4294967295
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	fa01 f303 	lsl.w	r3, r1, r3
 800323e:	43d9      	mvns	r1, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003244:	4313      	orrs	r3, r2
}
 8003246:	4618      	mov	r0, r3
 8003248:	3724      	adds	r7, #36	; 0x24
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
	...

08003254 <LL_AHB1_GRP1_EnableClock>:
{
 8003254:	b480      	push	{r7}
 8003256:	b085      	sub	sp, #20
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800325c:	4b08      	ldr	r3, [pc, #32]	; (8003280 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800325e:	695a      	ldr	r2, [r3, #20]
 8003260:	4907      	ldr	r1, [pc, #28]	; (8003280 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4313      	orrs	r3, r2
 8003266:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8003268:	4b05      	ldr	r3, [pc, #20]	; (8003280 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800326a:	695a      	ldr	r2, [r3, #20]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4013      	ands	r3, r2
 8003270:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003272:	68fb      	ldr	r3, [r7, #12]
}
 8003274:	bf00      	nop
 8003276:	3714      	adds	r7, #20
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr
 8003280:	40021000 	.word	0x40021000

08003284 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800328c:	4b08      	ldr	r3, [pc, #32]	; (80032b0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800328e:	69da      	ldr	r2, [r3, #28]
 8003290:	4907      	ldr	r1, [pc, #28]	; (80032b0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4313      	orrs	r3, r2
 8003296:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003298:	4b05      	ldr	r3, [pc, #20]	; (80032b0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800329a:	69da      	ldr	r2, [r3, #28]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4013      	ands	r3, r2
 80032a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80032a2:	68fb      	ldr	r3, [r7, #12]
}
 80032a4:	bf00      	nop
 80032a6:	3714      	adds	r7, #20
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr
 80032b0:	40021000 	.word	0x40021000

080032b4 <LL_I2C_Enable>:
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f043 0201 	orr.w	r2, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	601a      	str	r2, [r3, #0]
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <LL_I2C_EnableClockStretching>:
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	601a      	str	r2, [r3, #0]
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <LL_I2C_DisableGeneralCall>:
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	601a      	str	r2, [r3, #0]
}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <LL_I2C_SetOwnAddress2>:
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003328:	f023 0306 	bic.w	r3, r3, #6
 800332c:	68b9      	ldr	r1, [r7, #8]
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	430a      	orrs	r2, r1
 8003332:	431a      	orrs	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	60da      	str	r2, [r3, #12]
}
 8003338:	bf00      	nop
 800333a:	3714      	adds	r7, #20
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <LL_I2C_DisableOwnAddress2>:
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	60da      	str	r2, [r3, #12]
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <LL_I2C_EnableIT_RX>:
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f043 0204 	orr.w	r2, r3, #4
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	601a      	str	r2, [r3, #0]
}
 8003378:	bf00      	nop
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <LL_I2C_DisableIT_RX>:
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f023 0204 	bic.w	r2, r3, #4
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	601a      	str	r2, [r3, #0]
}
 8003398:	bf00      	nop
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <LL_I2C_IsActiveFlag_TXIS>:
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	bf0c      	ite	eq
 80033b8:	2301      	moveq	r3, #1
 80033ba:	2300      	movne	r3, #0
 80033bc:	b2db      	uxtb	r3, r3
}
 80033be:	4618      	mov	r0, r3
 80033c0:	370c      	adds	r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr

080033ca <LL_I2C_IsActiveFlag_RXNE>:
{
 80033ca:	b480      	push	{r7}
 80033cc:	b083      	sub	sp, #12
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE));
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	f003 0304 	and.w	r3, r3, #4
 80033da:	2b04      	cmp	r3, #4
 80033dc:	bf0c      	ite	eq
 80033de:	2301      	moveq	r3, #1
 80033e0:	2300      	movne	r3, #0
 80033e2:	b2db      	uxtb	r3, r3
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <LL_I2C_IsActiveFlag_STOP>:
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF));
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	f003 0320 	and.w	r3, r3, #32
 8003400:	2b20      	cmp	r3, #32
 8003402:	bf0c      	ite	eq
 8003404:	2301      	moveq	r3, #1
 8003406:	2300      	movne	r3, #0
 8003408:	b2db      	uxtb	r3, r3
}
 800340a:	4618      	mov	r0, r3
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <LL_I2C_ClearFlag_STOP>:
{
 8003416:	b480      	push	{r7}
 8003418:	b083      	sub	sp, #12
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	69db      	ldr	r3, [r3, #28]
 8003422:	f043 0220 	orr.w	r2, r3, #32
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	61da      	str	r2, [r3, #28]
}
 800342a:	bf00      	nop
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr

08003436 <LL_I2C_EnableAutoEndMode>:
{
 8003436:	b480      	push	{r7}
 8003438:	b083      	sub	sp, #12
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	605a      	str	r2, [r3, #4]
}
 800344a:	bf00      	nop
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
	...

08003458 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
 8003464:	603b      	str	r3, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	685a      	ldr	r2, [r3, #4]
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	0d5b      	lsrs	r3, r3, #21
 800346e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003472:	4b0b      	ldr	r3, [pc, #44]	; (80034a0 <LL_I2C_HandleTransfer+0x48>)
 8003474:	430b      	orrs	r3, r1
 8003476:	43db      	mvns	r3, r3
 8003478:	401a      	ands	r2, r3
 800347a:	68b9      	ldr	r1, [r7, #8]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	4319      	orrs	r1, r3
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	041b      	lsls	r3, r3, #16
 8003484:	4319      	orrs	r1, r3
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	4319      	orrs	r1, r3
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	430b      	orrs	r3, r1
 800348e:	431a      	orrs	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	605a      	str	r2, [r3, #4]
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             SlaveAddr | SlaveAddrSize | TransferSize << I2C_CR2_NBYTES_Pos | EndMode | Request);
}
 8003494:	bf00      	nop
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	03ff7bff 	.word	0x03ff7bff

080034a4 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b0:	b2db      	uxtb	r3, r3
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr

080034be <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 80034be:	b480      	push	{r7}
 80034c0:	b083      	sub	sp, #12
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	6078      	str	r0, [r7, #4]
 80034c6:	460b      	mov	r3, r1
 80034c8:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 80034ca:	78fa      	ldrb	r2, [r7, #3]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80034d0:	bf00      	nop
 80034d2:	370c      	adds	r7, #12
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <MX_I2C1_Init>:
volatile uint8_t ubReceiveIndex = 0;
/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b08e      	sub	sp, #56	; 0x38
 80034e0:	af00      	add	r7, sp, #0
  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 80034e2:	f107 031c 	add.w	r3, r7, #28
 80034e6:	2200      	movs	r2, #0
 80034e8:	601a      	str	r2, [r3, #0]
 80034ea:	605a      	str	r2, [r3, #4]
 80034ec:	609a      	str	r2, [r3, #8]
 80034ee:	60da      	str	r2, [r3, #12]
 80034f0:	611a      	str	r2, [r3, #16]
 80034f2:	615a      	str	r2, [r3, #20]
 80034f4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034f6:	1d3b      	adds	r3, r7, #4
 80034f8:	2200      	movs	r2, #0
 80034fa:	601a      	str	r2, [r3, #0]
 80034fc:	605a      	str	r2, [r3, #4]
 80034fe:	609a      	str	r2, [r3, #8]
 8003500:	60da      	str	r2, [r3, #12]
 8003502:	611a      	str	r2, [r3, #16]
 8003504:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003506:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800350a:	f7ff fea3 	bl	8003254 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 800350e:	23c0      	movs	r3, #192	; 0xc0
 8003510:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003512:	2302      	movs	r3, #2
 8003514:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8003516:	2303      	movs	r3, #3
 8003518:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 800351a:	2301      	movs	r3, #1
 800351c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800351e:	2301      	movs	r3, #1
 8003520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8003522:	2304      	movs	r3, #4
 8003524:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003526:	1d3b      	adds	r3, r7, #4
 8003528:	4619      	mov	r1, r3
 800352a:	4821      	ldr	r0, [pc, #132]	; (80035b0 <MX_I2C1_Init+0xd4>)
 800352c:	f7fd febf 	bl	80012ae <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8003530:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003534:	f7ff fea6 	bl	8003284 <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003538:	f7ff fe06 	bl	8003148 <NVIC_GetPriorityGrouping>
 800353c:	4603      	mov	r3, r0
 800353e:	2200      	movs	r2, #0
 8003540:	2100      	movs	r1, #0
 8003542:	4618      	mov	r0, r3
 8003544:	f7ff fe52 	bl	80031ec <NVIC_EncodePriority>
 8003548:	4603      	mov	r3, r0
 800354a:	4619      	mov	r1, r3
 800354c:	201f      	movs	r0, #31
 800354e:	f7ff fe23 	bl	8003198 <NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003552:	201f      	movs	r0, #31
 8003554:	f7ff fe06 	bl	8003164 <NVIC_EnableIRQ>

  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 8003558:	4816      	ldr	r0, [pc, #88]	; (80035b4 <MX_I2C1_Init+0xd8>)
 800355a:	f7ff ff6c 	bl	8003436 <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 800355e:	4815      	ldr	r0, [pc, #84]	; (80035b4 <MX_I2C1_Init+0xd8>)
 8003560:	f7ff fef0 	bl	8003344 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8003564:	4813      	ldr	r0, [pc, #76]	; (80035b4 <MX_I2C1_Init+0xd8>)
 8003566:	f7ff fec5 	bl	80032f4 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 800356a:	4812      	ldr	r0, [pc, #72]	; (80035b4 <MX_I2C1_Init+0xd8>)
 800356c:	f7ff feb2 	bl	80032d4 <LL_I2C_EnableClockStretching>

  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8003570:	2300      	movs	r3, #0
 8003572:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 8003574:	4b10      	ldr	r3, [pc, #64]	; (80035b8 <MX_I2C1_Init+0xdc>)
 8003576:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8003578:	2300      	movs	r3, #0
 800357a:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 800357c:	2300      	movs	r3, #0
 800357e:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 2;
 8003580:	2302      	movs	r3, #2
 8003582:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8003584:	2300      	movs	r3, #0
 8003586:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8003588:	2300      	movs	r3, #0
 800358a:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 800358c:	f107 031c 	add.w	r3, r7, #28
 8003590:	4619      	mov	r1, r3
 8003592:	4808      	ldr	r0, [pc, #32]	; (80035b4 <MX_I2C1_Init+0xd8>)
 8003594:	f7fd ffa8 	bl	80014e8 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8003598:	2200      	movs	r2, #0
 800359a:	2100      	movs	r1, #0
 800359c:	4805      	ldr	r0, [pc, #20]	; (80035b4 <MX_I2C1_Init+0xd8>)
 800359e:	f7ff feb9 	bl	8003314 <LL_I2C_SetOwnAddress2>

  LL_I2C_Enable(I2C1);
 80035a2:	4804      	ldr	r0, [pc, #16]	; (80035b4 <MX_I2C1_Init+0xd8>)
 80035a4:	f7ff fe86 	bl	80032b4 <LL_I2C_Enable>
}
 80035a8:	bf00      	nop
 80035aa:	3738      	adds	r7, #56	; 0x38
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	48000400 	.word	0x48000400
 80035b4:	40005400 	.word	0x40005400
 80035b8:	2000090e 	.word	0x2000090e

080035bc <i2c_master_write>:

void i2c_master_write(uint8_t data, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag)
{
 80035bc:	b590      	push	{r4, r7, lr}
 80035be:	b085      	sub	sp, #20
 80035c0:	af02      	add	r7, sp, #8
 80035c2:	4604      	mov	r4, r0
 80035c4:	4608      	mov	r0, r1
 80035c6:	4611      	mov	r1, r2
 80035c8:	461a      	mov	r2, r3
 80035ca:	4623      	mov	r3, r4
 80035cc:	71fb      	strb	r3, [r7, #7]
 80035ce:	4603      	mov	r3, r0
 80035d0:	71bb      	strb	r3, [r7, #6]
 80035d2:	460b      	mov	r3, r1
 80035d4:	717b      	strb	r3, [r7, #5]
 80035d6:	4613      	mov	r3, r2
 80035d8:	713b      	strb	r3, [r7, #4]
	if(read_flag)
 80035da:	793b      	ldrb	r3, [r7, #4]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d003      	beq.n	80035e8 <i2c_master_write+0x2c>
	{
		register_addr |= (1 << 7);
 80035e0:	79bb      	ldrb	r3, [r7, #6]
 80035e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80035e6:	71bb      	strb	r3, [r7, #6]
	}

	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 2, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 80035e8:	7979      	ldrb	r1, [r7, #5]
 80035ea:	4b14      	ldr	r3, [pc, #80]	; (800363c <i2c_master_write+0x80>)
 80035ec:	9301      	str	r3, [sp, #4]
 80035ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	2302      	movs	r3, #2
 80035f6:	2200      	movs	r2, #0
 80035f8:	4811      	ldr	r0, [pc, #68]	; (8003640 <i2c_master_write+0x84>)
 80035fa:	f7ff ff2d 	bl	8003458 <LL_I2C_HandleTransfer>

	LL_I2C_TransmitData8(I2C1, register_addr);
 80035fe:	79bb      	ldrb	r3, [r7, #6]
 8003600:	4619      	mov	r1, r3
 8003602:	480f      	ldr	r0, [pc, #60]	; (8003640 <i2c_master_write+0x84>)
 8003604:	f7ff ff5b 	bl	80034be <LL_I2C_TransmitData8>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8003608:	e00a      	b.n	8003620 <i2c_master_write+0x64>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 800360a:	480d      	ldr	r0, [pc, #52]	; (8003640 <i2c_master_write+0x84>)
 800360c:	f7ff feca 	bl	80033a4 <LL_I2C_IsActiveFlag_TXIS>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d004      	beq.n	8003620 <i2c_master_write+0x64>
		{
			LL_I2C_TransmitData8(I2C1, data);
 8003616:	79fb      	ldrb	r3, [r7, #7]
 8003618:	4619      	mov	r1, r3
 800361a:	4809      	ldr	r0, [pc, #36]	; (8003640 <i2c_master_write+0x84>)
 800361c:	f7ff ff4f 	bl	80034be <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8003620:	4807      	ldr	r0, [pc, #28]	; (8003640 <i2c_master_write+0x84>)
 8003622:	f7ff fee5 	bl	80033f0 <LL_I2C_IsActiveFlag_STOP>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d0ee      	beq.n	800360a <i2c_master_write+0x4e>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 800362c:	4804      	ldr	r0, [pc, #16]	; (8003640 <i2c_master_write+0x84>)
 800362e:	f7ff fef2 	bl	8003416 <LL_I2C_ClearFlag_STOP>
}
 8003632:	bf00      	nop
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	bd90      	pop	{r4, r7, pc}
 800363a:	bf00      	nop
 800363c:	80002000 	.word	0x80002000
 8003640:	40005400 	.word	0x40005400

08003644 <i2c_master_read>:


uint8_t* i2c_master_read(uint8_t* buffer, uint8_t length, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af02      	add	r7, sp, #8
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	4608      	mov	r0, r1
 800364e:	4611      	mov	r1, r2
 8003650:	461a      	mov	r2, r3
 8003652:	4603      	mov	r3, r0
 8003654:	70fb      	strb	r3, [r7, #3]
 8003656:	460b      	mov	r3, r1
 8003658:	70bb      	strb	r3, [r7, #2]
 800365a:	4613      	mov	r3, r2
 800365c:	707b      	strb	r3, [r7, #1]
	aReceiveBuffer_read = buffer;
 800365e:	4a31      	ldr	r2, [pc, #196]	; (8003724 <i2c_master_read+0xe0>)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6013      	str	r3, [r2, #0]

	if(read_flag)
 8003664:	7c3b      	ldrb	r3, [r7, #16]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <i2c_master_read+0x2e>
	{
		register_addr |= (1 << 7);
 800366a:	78bb      	ldrb	r3, [r7, #2]
 800366c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003670:	70bb      	strb	r3, [r7, #2]
	}

	end_of_read_flag = 0;
 8003672:	4b2d      	ldr	r3, [pc, #180]	; (8003728 <i2c_master_read+0xe4>)
 8003674:	2200      	movs	r2, #0
 8003676:	701a      	strb	r2, [r3, #0]

	LL_I2C_EnableIT_RX(I2C1);
 8003678:	482c      	ldr	r0, [pc, #176]	; (800372c <i2c_master_read+0xe8>)
 800367a:	f7ff fe73 	bl	8003364 <LL_I2C_EnableIT_RX>

	//poziadam slejva o citanie z jeho registra
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 800367e:	7879      	ldrb	r1, [r7, #1]
 8003680:	4b2b      	ldr	r3, [pc, #172]	; (8003730 <i2c_master_read+0xec>)
 8003682:	9301      	str	r3, [sp, #4]
 8003684:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003688:	9300      	str	r3, [sp, #0]
 800368a:	2301      	movs	r3, #1
 800368c:	2200      	movs	r2, #0
 800368e:	4827      	ldr	r0, [pc, #156]	; (800372c <i2c_master_read+0xe8>)
 8003690:	f7ff fee2 	bl	8003458 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8003694:	e00a      	b.n	80036ac <i2c_master_read+0x68>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 8003696:	4825      	ldr	r0, [pc, #148]	; (800372c <i2c_master_read+0xe8>)
 8003698:	f7ff fe84 	bl	80033a4 <LL_I2C_IsActiveFlag_TXIS>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d004      	beq.n	80036ac <i2c_master_read+0x68>
		{
			LL_I2C_TransmitData8(I2C1, register_addr);
 80036a2:	78bb      	ldrb	r3, [r7, #2]
 80036a4:	4619      	mov	r1, r3
 80036a6:	4821      	ldr	r0, [pc, #132]	; (800372c <i2c_master_read+0xe8>)
 80036a8:	f7ff ff09 	bl	80034be <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 80036ac:	481f      	ldr	r0, [pc, #124]	; (800372c <i2c_master_read+0xe8>)
 80036ae:	f7ff fe9f 	bl	80033f0 <LL_I2C_IsActiveFlag_STOP>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d0ee      	beq.n	8003696 <i2c_master_read+0x52>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 80036b8:	481c      	ldr	r0, [pc, #112]	; (800372c <i2c_master_read+0xe8>)
 80036ba:	f7ff feac 	bl	8003416 <LL_I2C_ClearFlag_STOP>
	while(LL_I2C_IsActiveFlag_STOP(I2C1)){}
 80036be:	bf00      	nop
 80036c0:	481a      	ldr	r0, [pc, #104]	; (800372c <i2c_master_read+0xe8>)
 80036c2:	f7ff fe95 	bl	80033f0 <LL_I2C_IsActiveFlag_STOP>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1f9      	bne.n	80036c0 <i2c_master_read+0x7c>

	//citam register od slejva
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, length, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
 80036cc:	7879      	ldrb	r1, [r7, #1]
 80036ce:	78fa      	ldrb	r2, [r7, #3]
 80036d0:	4b18      	ldr	r3, [pc, #96]	; (8003734 <i2c_master_read+0xf0>)
 80036d2:	9301      	str	r3, [sp, #4]
 80036d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	4613      	mov	r3, r2
 80036dc:	2200      	movs	r2, #0
 80036de:	4813      	ldr	r0, [pc, #76]	; (800372c <i2c_master_read+0xe8>)
 80036e0:	f7ff feba 	bl	8003458 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1)){};
 80036e4:	bf00      	nop
 80036e6:	4811      	ldr	r0, [pc, #68]	; (800372c <i2c_master_read+0xe8>)
 80036e8:	f7ff fe82 	bl	80033f0 <LL_I2C_IsActiveFlag_STOP>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d0f9      	beq.n	80036e6 <i2c_master_read+0xa2>

	//End of transfer
	LL_I2C_ClearFlag_STOP(I2C1);
 80036f2:	480e      	ldr	r0, [pc, #56]	; (800372c <i2c_master_read+0xe8>)
 80036f4:	f7ff fe8f 	bl	8003416 <LL_I2C_ClearFlag_STOP>
	LL_I2C_DisableIT_RX(I2C1);
 80036f8:	480c      	ldr	r0, [pc, #48]	; (800372c <i2c_master_read+0xe8>)
 80036fa:	f7ff fe43 	bl	8003384 <LL_I2C_DisableIT_RX>
	I2C1->ICR |= (1 << 4);
 80036fe:	4b0b      	ldr	r3, [pc, #44]	; (800372c <i2c_master_read+0xe8>)
 8003700:	69db      	ldr	r3, [r3, #28]
 8003702:	4a0a      	ldr	r2, [pc, #40]	; (800372c <i2c_master_read+0xe8>)
 8003704:	f043 0310 	orr.w	r3, r3, #16
 8003708:	61d3      	str	r3, [r2, #28]
	ubReceiveIndex = 0;
 800370a:	4b0b      	ldr	r3, [pc, #44]	; (8003738 <i2c_master_read+0xf4>)
 800370c:	2200      	movs	r2, #0
 800370e:	701a      	strb	r2, [r3, #0]
	end_of_read_flag = 1;
 8003710:	4b05      	ldr	r3, [pc, #20]	; (8003728 <i2c_master_read+0xe4>)
 8003712:	2201      	movs	r2, #1
 8003714:	701a      	strb	r2, [r3, #0]

	return aReceiveBuffer_read;
 8003716:	4b03      	ldr	r3, [pc, #12]	; (8003724 <i2c_master_read+0xe0>)
 8003718:	681b      	ldr	r3, [r3, #0]
}
 800371a:	4618      	mov	r0, r3
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	20000228 	.word	0x20000228
 8003728:	20000218 	.word	0x20000218
 800372c:	40005400 	.word	0x40005400
 8003730:	80002000 	.word	0x80002000
 8003734:	80002400 	.word	0x80002400
 8003738:	20000219 	.word	0x20000219

0800373c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXT line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 800373c:	b598      	push	{r3, r4, r7, lr}
 800373e:	af00      	add	r7, sp, #0
	/* Check RXNE flag value in ISR register */
	if(LL_I2C_IsActiveFlag_RXNE(I2C1))
 8003740:	4812      	ldr	r0, [pc, #72]	; (800378c <I2C1_EV_IRQHandler+0x50>)
 8003742:	f7ff fe42 	bl	80033ca <LL_I2C_IsActiveFlag_RXNE>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01c      	beq.n	8003786 <I2C1_EV_IRQHandler+0x4a>
	{
		/* Call function Master Reception Callback */
		aReceiveBuffer_read[ubReceiveIndex++] = LL_I2C_ReceiveData8(I2C1);
 800374c:	4b10      	ldr	r3, [pc, #64]	; (8003790 <I2C1_EV_IRQHandler+0x54>)
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	4b10      	ldr	r3, [pc, #64]	; (8003794 <I2C1_EV_IRQHandler+0x58>)
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	b2db      	uxtb	r3, r3
 8003756:	1c59      	adds	r1, r3, #1
 8003758:	b2c8      	uxtb	r0, r1
 800375a:	490e      	ldr	r1, [pc, #56]	; (8003794 <I2C1_EV_IRQHandler+0x58>)
 800375c:	7008      	strb	r0, [r1, #0]
 800375e:	18d4      	adds	r4, r2, r3
 8003760:	480a      	ldr	r0, [pc, #40]	; (800378c <I2C1_EV_IRQHandler+0x50>)
 8003762:	f7ff fe9f 	bl	80034a4 <LL_I2C_ReceiveData8>
 8003766:	4603      	mov	r3, r0
 8003768:	7023      	strb	r3, [r4, #0]
		(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
 800376a:	4b0a      	ldr	r3, [pc, #40]	; (8003794 <I2C1_EV_IRQHandler+0x58>)
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b13      	cmp	r3, #19
 8003772:	d903      	bls.n	800377c <I2C1_EV_IRQHandler+0x40>
 8003774:	4b07      	ldr	r3, [pc, #28]	; (8003794 <I2C1_EV_IRQHandler+0x58>)
 8003776:	2200      	movs	r2, #0
 8003778:	701a      	strb	r2, [r3, #0]
 800377a:	e001      	b.n	8003780 <I2C1_EV_IRQHandler+0x44>
 800377c:	4b05      	ldr	r3, [pc, #20]	; (8003794 <I2C1_EV_IRQHandler+0x58>)
 800377e:	781b      	ldrb	r3, [r3, #0]
		end_of_read_flag = 0;
 8003780:	4b05      	ldr	r3, [pc, #20]	; (8003798 <I2C1_EV_IRQHandler+0x5c>)
 8003782:	2200      	movs	r2, #0
 8003784:	701a      	strb	r2, [r3, #0]
	}
}
 8003786:	bf00      	nop
 8003788:	bd98      	pop	{r3, r4, r7, pc}
 800378a:	bf00      	nop
 800378c:	40005400 	.word	0x40005400
 8003790:	20000228 	.word	0x20000228
 8003794:	20000219 	.word	0x20000219
 8003798:	20000218 	.word	0x20000218

0800379c <NVIC_SetPriorityGrouping>:
{
 800379c:	b480      	push	{r7}
 800379e:	b085      	sub	sp, #20
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037ac:	4b0c      	ldr	r3, [pc, #48]	; (80037e0 <NVIC_SetPriorityGrouping+0x44>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037b8:	4013      	ands	r3, r2
 80037ba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037ce:	4a04      	ldr	r2, [pc, #16]	; (80037e0 <NVIC_SetPriorityGrouping+0x44>)
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	60d3      	str	r3, [r2, #12]
}
 80037d4:	bf00      	nop
 80037d6:	3714      	adds	r7, #20
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr
 80037e0:	e000ed00 	.word	0xe000ed00

080037e4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80037e4:	b480      	push	{r7}
 80037e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80037e8:	4b05      	ldr	r3, [pc, #20]	; (8003800 <LL_RCC_HSI_Enable+0x1c>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a04      	ldr	r2, [pc, #16]	; (8003800 <LL_RCC_HSI_Enable+0x1c>)
 80037ee:	f043 0301 	orr.w	r3, r3, #1
 80037f2:	6013      	str	r3, [r2, #0]
}
 80037f4:	bf00      	nop
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr
 80037fe:	bf00      	nop
 8003800:	40021000 	.word	0x40021000

08003804 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8003808:	4b06      	ldr	r3, [pc, #24]	; (8003824 <LL_RCC_HSI_IsReady+0x20>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	2b02      	cmp	r3, #2
 8003812:	bf0c      	ite	eq
 8003814:	2301      	moveq	r3, #1
 8003816:	2300      	movne	r3, #0
 8003818:	b2db      	uxtb	r3, r3
}
 800381a:	4618      	mov	r0, r3
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr
 8003824:	40021000 	.word	0x40021000

08003828 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8003830:	4b07      	ldr	r3, [pc, #28]	; (8003850 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	00db      	lsls	r3, r3, #3
 800383c:	4904      	ldr	r1, [pc, #16]	; (8003850 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800383e:	4313      	orrs	r3, r2
 8003840:	600b      	str	r3, [r1, #0]
}
 8003842:	bf00      	nop
 8003844:	370c      	adds	r7, #12
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	40021000 	.word	0x40021000

08003854 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800385c:	4b06      	ldr	r3, [pc, #24]	; (8003878 <LL_RCC_SetSysClkSource+0x24>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f023 0203 	bic.w	r2, r3, #3
 8003864:	4904      	ldr	r1, [pc, #16]	; (8003878 <LL_RCC_SetSysClkSource+0x24>)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4313      	orrs	r3, r2
 800386a:	604b      	str	r3, [r1, #4]
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr
 8003878:	40021000 	.word	0x40021000

0800387c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003880:	4b04      	ldr	r3, [pc, #16]	; (8003894 <LL_RCC_GetSysClkSource+0x18>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 030c 	and.w	r3, r3, #12
}
 8003888:	4618      	mov	r0, r3
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	40021000 	.word	0x40021000

08003898 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80038a0:	4b06      	ldr	r3, [pc, #24]	; (80038bc <LL_RCC_SetAHBPrescaler+0x24>)
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038a8:	4904      	ldr	r1, [pc, #16]	; (80038bc <LL_RCC_SetAHBPrescaler+0x24>)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	604b      	str	r3, [r1, #4]
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr
 80038bc:	40021000 	.word	0x40021000

080038c0 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80038c8:	4b06      	ldr	r3, [pc, #24]	; (80038e4 <LL_RCC_SetAPB1Prescaler+0x24>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038d0:	4904      	ldr	r1, [pc, #16]	; (80038e4 <LL_RCC_SetAPB1Prescaler+0x24>)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	604b      	str	r3, [r1, #4]
}
 80038d8:	bf00      	nop
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr
 80038e4:	40021000 	.word	0x40021000

080038e8 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80038f0:	4b06      	ldr	r3, [pc, #24]	; (800390c <LL_RCC_SetAPB2Prescaler+0x24>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80038f8:	4904      	ldr	r1, [pc, #16]	; (800390c <LL_RCC_SetAPB2Prescaler+0x24>)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	604b      	str	r3, [r1, #4]
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr
 800390c:	40021000 	.word	0x40021000

08003910 <LL_APB1_GRP1_EnableClock>:
{
 8003910:	b480      	push	{r7}
 8003912:	b085      	sub	sp, #20
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003918:	4b08      	ldr	r3, [pc, #32]	; (800393c <LL_APB1_GRP1_EnableClock+0x2c>)
 800391a:	69da      	ldr	r2, [r3, #28]
 800391c:	4907      	ldr	r1, [pc, #28]	; (800393c <LL_APB1_GRP1_EnableClock+0x2c>)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4313      	orrs	r3, r2
 8003922:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003924:	4b05      	ldr	r3, [pc, #20]	; (800393c <LL_APB1_GRP1_EnableClock+0x2c>)
 8003926:	69da      	ldr	r2, [r3, #28]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4013      	ands	r3, r2
 800392c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800392e:	68fb      	ldr	r3, [r7, #12]
}
 8003930:	bf00      	nop
 8003932:	3714      	adds	r7, #20
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr
 800393c:	40021000 	.word	0x40021000

08003940 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003948:	4b08      	ldr	r3, [pc, #32]	; (800396c <LL_APB2_GRP1_EnableClock+0x2c>)
 800394a:	699a      	ldr	r2, [r3, #24]
 800394c:	4907      	ldr	r1, [pc, #28]	; (800396c <LL_APB2_GRP1_EnableClock+0x2c>)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4313      	orrs	r3, r2
 8003952:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003954:	4b05      	ldr	r3, [pc, #20]	; (800396c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003956:	699a      	ldr	r2, [r3, #24]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4013      	ands	r3, r2
 800395c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800395e:	68fb      	ldr	r3, [r7, #12]
}
 8003960:	bf00      	nop
 8003962:	3714      	adds	r7, #20
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr
 800396c:	40021000 	.word	0x40021000

08003970 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8003978:	4b06      	ldr	r3, [pc, #24]	; (8003994 <LL_FLASH_SetLatency+0x24>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f023 0207 	bic.w	r2, r3, #7
 8003980:	4904      	ldr	r1, [pc, #16]	; (8003994 <LL_FLASH_SetLatency+0x24>)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4313      	orrs	r3, r2
 8003986:	600b      	str	r3, [r1, #0]
}
 8003988:	bf00      	nop
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	40022000 	.word	0x40022000

08003998 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800399c:	4b04      	ldr	r3, [pc, #16]	; (80039b0 <LL_FLASH_GetLatency+0x18>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0307 	and.w	r3, r3, #7
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	40022000 	.word	0x40022000

080039b4 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b04      	cmp	r3, #4
 80039c0:	d106      	bne.n	80039d0 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80039c2:	4b09      	ldr	r3, [pc, #36]	; (80039e8 <LL_SYSTICK_SetClkSource+0x34>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a08      	ldr	r2, [pc, #32]	; (80039e8 <LL_SYSTICK_SetClkSource+0x34>)
 80039c8:	f043 0304 	orr.w	r3, r3, #4
 80039cc:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 80039ce:	e005      	b.n	80039dc <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80039d0:	4b05      	ldr	r3, [pc, #20]	; (80039e8 <LL_SYSTICK_SetClkSource+0x34>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a04      	ldr	r2, [pc, #16]	; (80039e8 <LL_SYSTICK_SetClkSource+0x34>)
 80039d6:	f023 0304 	bic.w	r3, r3, #4
 80039da:	6013      	str	r3, [r2, #0]
}
 80039dc:	bf00      	nop
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr
 80039e8:	e000e010 	.word	0xe000e010

080039ec <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 80039ec:	b480      	push	{r7}
 80039ee:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80039f0:	4b05      	ldr	r3, [pc, #20]	; (8003a08 <LL_SYSTICK_EnableIT+0x1c>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a04      	ldr	r2, [pc, #16]	; (8003a08 <LL_SYSTICK_EnableIT+0x1c>)
 80039f6:	f043 0302 	orr.w	r3, r3, #2
 80039fa:	6013      	str	r3, [r2, #0]
}
 80039fc:	bf00      	nop
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	e000e010 	.word	0xe000e010

08003a0c <main>:

float get_altitude(float p, int16_t temp);
float get_azimuth(float x, float y);

int main(void)
{
 8003a0c:	b590      	push	{r4, r7, lr}
 8003a0e:	b085      	sub	sp, #20
 8003a10:	af02      	add	r7, sp, #8

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8003a12:	2001      	movs	r0, #1
 8003a14:	f7ff ff94 	bl	8003940 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8003a18:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003a1c:	f7ff ff78 	bl	8003910 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a20:	2003      	movs	r0, #3
 8003a22:	f7ff febb 	bl	800379c <NVIC_SetPriorityGrouping>

  SystemClock_Config();
 8003a26:	f000 f8f7 	bl	8003c18 <SystemClock_Config>

  MX_GPIO_Init();
 8003a2a:	f7ff fb15 	bl	8003058 <MX_GPIO_Init>
  MX_I2C1_Init();
 8003a2e:	f7ff fd55 	bl	80034dc <MX_I2C1_Init>

  setSegments();
 8003a32:	f7fe fa65 	bl	8001f00 <setSegments>
  setDigits();
 8003a36:	f7fe fab1 	bl	8001f9c <setDigits>

  LL_mDelay(2000);
 8003a3a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003a3e:	f7fe f9bf 	bl	8001dc0 <LL_mDelay>

  resetDigits();
 8003a42:	f7fe fa8b 	bl	8001f5c <resetDigits>
  resetSegments();
 8003a46:	f7fe fa2d 	bl	8001ea4 <resetSegments>

  while(!lsm6ds0_init());
 8003a4a:	bf00      	nop
 8003a4c:	f000 fcd8 	bl	8004400 <lsm6ds0_init>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0fa      	beq.n	8003a4c <main+0x40>
  while(!lps25hb_init());
 8003a56:	bf00      	nop
 8003a58:	f000 fd36 	bl	80044c8 <lps25hb_init>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d0fa      	beq.n	8003a58 <main+0x4c>
//  while(!hts221_init());
  while(!lis3mdl_init());
 8003a62:	bf00      	nop
 8003a64:	f000 fe0e 	bl	8004684 <lis3mdl_init>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d0fa      	beq.n	8003a64 <main+0x58>

  MX_TIM3_Init();
 8003a6e:	f000 fc0b 	bl	8004288 <MX_TIM3_Init>

  while (1)
  {
	  if (change_state) {
 8003a72:	4b59      	ldr	r3, [pc, #356]	; (8003bd8 <main+0x1cc>)
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d005      	beq.n	8003a86 <main+0x7a>
		  pos = 0; change_state = 0;
 8003a7a:	4b58      	ldr	r3, [pc, #352]	; (8003bdc <main+0x1d0>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	701a      	strb	r2, [r3, #0]
 8003a80:	4b55      	ldr	r3, [pc, #340]	; (8003bd8 <main+0x1cc>)
 8003a82:	2200      	movs	r2, #0
 8003a84:	701a      	strb	r2, [r3, #0]
	  }

	  /* Display chosen state */
	  if (switch_state == 1) {
 8003a86:	4b56      	ldr	r3, [pc, #344]	; (8003be0 <main+0x1d4>)
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d125      	bne.n	8003ada <main+0xce>
		  lis3mdl_get_mag(mag, (mag+1), (mag+2));
 8003a8e:	4b55      	ldr	r3, [pc, #340]	; (8003be4 <main+0x1d8>)
 8003a90:	4a55      	ldr	r2, [pc, #340]	; (8003be8 <main+0x1dc>)
 8003a92:	4619      	mov	r1, r3
 8003a94:	4855      	ldr	r0, [pc, #340]	; (8003bec <main+0x1e0>)
 8003a96:	f000 fd93 	bl	80045c0 <lis3mdl_get_mag>
		  azimuth = get_azimuth(*mag, *(mag+1));
 8003a9a:	4b54      	ldr	r3, [pc, #336]	; (8003bec <main+0x1e0>)
 8003a9c:	edd3 7a00 	vldr	s15, [r3]
 8003aa0:	4b52      	ldr	r3, [pc, #328]	; (8003bec <main+0x1e0>)
 8003aa2:	ed93 7a01 	vldr	s14, [r3, #4]
 8003aa6:	eef0 0a47 	vmov.f32	s1, s14
 8003aaa:	eeb0 0a67 	vmov.f32	s0, s15
 8003aae:	f000 f8eb 	bl	8003c88 <get_azimuth>
 8003ab2:	eef0 7a40 	vmov.f32	s15, s0
 8003ab6:	4b4e      	ldr	r3, [pc, #312]	; (8003bf0 <main+0x1e4>)
 8003ab8:	edc3 7a00 	vstr	s15, [r3]
		  snprintf(string, sizeof(string), "MAG_%2.1f", azimuth);
 8003abc:	4b4c      	ldr	r3, [pc, #304]	; (8003bf0 <main+0x1e4>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7fc fd41 	bl	8000548 <__aeabi_f2d>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	460c      	mov	r4, r1
 8003aca:	e9cd 3400 	strd	r3, r4, [sp]
 8003ace:	4a49      	ldr	r2, [pc, #292]	; (8003bf4 <main+0x1e8>)
 8003ad0:	2110      	movs	r1, #16
 8003ad2:	4849      	ldr	r0, [pc, #292]	; (8003bf8 <main+0x1ec>)
 8003ad4:	f001 fc94 	bl	8005400 <sniprintf>
 8003ad8:	e031      	b.n	8003b3e <main+0x132>
	  }

	  else if (switch_state == 2) {
 8003ada:	4b41      	ldr	r3, [pc, #260]	; (8003be0 <main+0x1d4>)
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d106      	bne.n	8003af0 <main+0xe4>
//		  temp = hts221_get_temp();
		  snprintf(string, sizeof(string), "tEMP_");;
 8003ae2:	4b45      	ldr	r3, [pc, #276]	; (8003bf8 <main+0x1ec>)
 8003ae4:	4a45      	ldr	r2, [pc, #276]	; (8003bfc <main+0x1f0>)
 8003ae6:	6810      	ldr	r0, [r2, #0]
 8003ae8:	6018      	str	r0, [r3, #0]
 8003aea:	8892      	ldrh	r2, [r2, #4]
 8003aec:	809a      	strh	r2, [r3, #4]
 8003aee:	e026      	b.n	8003b3e <main+0x132>
	  }

	  else if (switch_state == 3) {
 8003af0:	4b3b      	ldr	r3, [pc, #236]	; (8003be0 <main+0x1d4>)
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	2b03      	cmp	r3, #3
 8003af6:	d106      	bne.n	8003b06 <main+0xfa>
//		  hts221_get_hum(hum);
		  snprintf(string, sizeof(string), "HUM_");
 8003af8:	4b3f      	ldr	r3, [pc, #252]	; (8003bf8 <main+0x1ec>)
 8003afa:	4a41      	ldr	r2, [pc, #260]	; (8003c00 <main+0x1f4>)
 8003afc:	6810      	ldr	r0, [r2, #0]
 8003afe:	6018      	str	r0, [r3, #0]
 8003b00:	7912      	ldrb	r2, [r2, #4]
 8003b02:	711a      	strb	r2, [r3, #4]
 8003b04:	e01b      	b.n	8003b3e <main+0x132>
	  }

	  else if (switch_state == 4) {
 8003b06:	4b36      	ldr	r3, [pc, #216]	; (8003be0 <main+0x1d4>)
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d106      	bne.n	8003b1c <main+0x110>
//		  lps25hb_get_press(press);
		  snprintf(string, sizeof(string), "bar_");
 8003b0e:	4b3a      	ldr	r3, [pc, #232]	; (8003bf8 <main+0x1ec>)
 8003b10:	4a3c      	ldr	r2, [pc, #240]	; (8003c04 <main+0x1f8>)
 8003b12:	6810      	ldr	r0, [r2, #0]
 8003b14:	6018      	str	r0, [r3, #0]
 8003b16:	7912      	ldrb	r2, [r2, #4]
 8003b18:	711a      	strb	r2, [r3, #4]
 8003b1a:	e010      	b.n	8003b3e <main+0x132>
	  }

	  else if (switch_state == 5) {
 8003b1c:	4b30      	ldr	r3, [pc, #192]	; (8003be0 <main+0x1d4>)
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	2b05      	cmp	r3, #5
 8003b22:	d106      	bne.n	8003b32 <main+0x126>
//		  lps25hb_get_press(press);
//		  int16_t temperature = lps25hb_get_temp();
//		  alt = get_altitude(*press, temperature);
		  snprintf(string, sizeof(string), "ALt_");
 8003b24:	4b34      	ldr	r3, [pc, #208]	; (8003bf8 <main+0x1ec>)
 8003b26:	4a38      	ldr	r2, [pc, #224]	; (8003c08 <main+0x1fc>)
 8003b28:	6810      	ldr	r0, [r2, #0]
 8003b2a:	6018      	str	r0, [r3, #0]
 8003b2c:	7912      	ldrb	r2, [r2, #4]
 8003b2e:	711a      	strb	r2, [r3, #4]
 8003b30:	e005      	b.n	8003b3e <main+0x132>
	  }

	  else {
		snprintf(string, sizeof(string), "Error");
 8003b32:	4b31      	ldr	r3, [pc, #196]	; (8003bf8 <main+0x1ec>)
 8003b34:	4a35      	ldr	r2, [pc, #212]	; (8003c0c <main+0x200>)
 8003b36:	6810      	ldr	r0, [r2, #0]
 8003b38:	6018      	str	r0, [r3, #0]
 8003b3a:	8892      	ldrh	r2, [r2, #4]
 8003b3c:	809a      	strh	r2, [r3, #4]
	  }

	  /* Get direction of displaying values */
	  if(backwards) {
 8003b3e:	4b34      	ldr	r3, [pc, #208]	; (8003c10 <main+0x204>)
 8003b40:	781b      	ldrb	r3, [r3, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d020      	beq.n	8003b88 <main+0x17c>
		  for (uint8_t i = 0; i < 4; i++) {
 8003b46:	2300      	movs	r3, #0
 8003b48:	71fb      	strb	r3, [r7, #7]
 8003b4a:	e00c      	b.n	8003b66 <main+0x15a>
			  string_disp[i] = string[pos-2+i];
 8003b4c:	4b23      	ldr	r3, [pc, #140]	; (8003bdc <main+0x1d0>)
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	1e9a      	subs	r2, r3, #2
 8003b52:	79fb      	ldrb	r3, [r7, #7]
 8003b54:	441a      	add	r2, r3
 8003b56:	79fb      	ldrb	r3, [r7, #7]
 8003b58:	4927      	ldr	r1, [pc, #156]	; (8003bf8 <main+0x1ec>)
 8003b5a:	5c89      	ldrb	r1, [r1, r2]
 8003b5c:	4a2d      	ldr	r2, [pc, #180]	; (8003c14 <main+0x208>)
 8003b5e:	54d1      	strb	r1, [r2, r3]
		  for (uint8_t i = 0; i < 4; i++) {
 8003b60:	79fb      	ldrb	r3, [r7, #7]
 8003b62:	3301      	adds	r3, #1
 8003b64:	71fb      	strb	r3, [r7, #7]
 8003b66:	79fb      	ldrb	r3, [r7, #7]
 8003b68:	2b03      	cmp	r3, #3
 8003b6a:	d9ef      	bls.n	8003b4c <main+0x140>
		  }

		  --pos;
 8003b6c:	4b1b      	ldr	r3, [pc, #108]	; (8003bdc <main+0x1d0>)
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	3b01      	subs	r3, #1
 8003b72:	b2da      	uxtb	r2, r3
 8003b74:	4b19      	ldr	r3, [pc, #100]	; (8003bdc <main+0x1d0>)
 8003b76:	701a      	strb	r2, [r3, #0]

		  if (pos <= 1) {
 8003b78:	4b18      	ldr	r3, [pc, #96]	; (8003bdc <main+0x1d0>)
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d823      	bhi.n	8003bc8 <main+0x1bc>
			  backwards = 0;
 8003b80:	4b23      	ldr	r3, [pc, #140]	; (8003c10 <main+0x204>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	701a      	strb	r2, [r3, #0]
 8003b86:	e01f      	b.n	8003bc8 <main+0x1bc>
		  }
	  }

	  else {
		  for (uint8_t i = 0; i < 4; i++) {
 8003b88:	2300      	movs	r3, #0
 8003b8a:	71bb      	strb	r3, [r7, #6]
 8003b8c:	e00c      	b.n	8003ba8 <main+0x19c>
			  string_disp[i] = string[pos+i];
 8003b8e:	4b13      	ldr	r3, [pc, #76]	; (8003bdc <main+0x1d0>)
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	461a      	mov	r2, r3
 8003b94:	79bb      	ldrb	r3, [r7, #6]
 8003b96:	441a      	add	r2, r3
 8003b98:	79bb      	ldrb	r3, [r7, #6]
 8003b9a:	4917      	ldr	r1, [pc, #92]	; (8003bf8 <main+0x1ec>)
 8003b9c:	5c89      	ldrb	r1, [r1, r2]
 8003b9e:	4a1d      	ldr	r2, [pc, #116]	; (8003c14 <main+0x208>)
 8003ba0:	54d1      	strb	r1, [r2, r3]
		  for (uint8_t i = 0; i < 4; i++) {
 8003ba2:	79bb      	ldrb	r3, [r7, #6]
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	71bb      	strb	r3, [r7, #6]
 8003ba8:	79bb      	ldrb	r3, [r7, #6]
 8003baa:	2b03      	cmp	r3, #3
 8003bac:	d9ef      	bls.n	8003b8e <main+0x182>
		  }

		  ++pos;
 8003bae:	4b0b      	ldr	r3, [pc, #44]	; (8003bdc <main+0x1d0>)
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	b2da      	uxtb	r2, r3
 8003bb6:	4b09      	ldr	r3, [pc, #36]	; (8003bdc <main+0x1d0>)
 8003bb8:	701a      	strb	r2, [r3, #0]

		  if (pos >= (sizeof(string)/sizeof(string[1])-4)) {
 8003bba:	4b08      	ldr	r3, [pc, #32]	; (8003bdc <main+0x1d0>)
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	2b0b      	cmp	r3, #11
 8003bc0:	d902      	bls.n	8003bc8 <main+0x1bc>
			  backwards = 1;
 8003bc2:	4b13      	ldr	r3, [pc, #76]	; (8003c10 <main+0x204>)
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  displayNumber(string_disp);
 8003bc8:	4812      	ldr	r0, [pc, #72]	; (8003c14 <main+0x208>)
 8003bca:	f7fe feab 	bl	8002924 <displayNumber>
	  LL_mDelay(500);
 8003bce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003bd2:	f7fe f8f5 	bl	8001dc0 <LL_mDelay>
	  if (change_state) {
 8003bd6:	e74c      	b.n	8003a72 <main+0x66>
 8003bd8:	20000001 	.word	0x20000001
 8003bdc:	2000021a 	.word	0x2000021a
 8003be0:	20000000 	.word	0x20000000
 8003be4:	20000264 	.word	0x20000264
 8003be8:	20000268 	.word	0x20000268
 8003bec:	20000260 	.word	0x20000260
 8003bf0:	2000023c 	.word	0x2000023c
 8003bf4:	08008780 	.word	0x08008780
 8003bf8:	20000240 	.word	0x20000240
 8003bfc:	0800878c 	.word	0x0800878c
 8003c00:	08008794 	.word	0x08008794
 8003c04:	0800879c 	.word	0x0800879c
 8003c08:	080087a4 	.word	0x080087a4
 8003c0c:	080087ac 	.word	0x080087ac
 8003c10:	2000021b 	.word	0x2000021b
 8003c14:	2000025c 	.word	0x2000025c

08003c18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8003c1c:	2000      	movs	r0, #0
 8003c1e:	f7ff fea7 	bl	8003970 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 8003c22:	f7ff feb9 	bl	8003998 <LL_FLASH_GetLatency>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d001      	beq.n	8003c30 <SystemClock_Config+0x18>
  {
  Error_Handler();  
 8003c2c:	f000 f88c 	bl	8003d48 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 8003c30:	f7ff fdd8 	bl	80037e4 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8003c34:	bf00      	nop
 8003c36:	f7ff fde5 	bl	8003804 <LL_RCC_HSI_IsReady>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d1fa      	bne.n	8003c36 <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8003c40:	2010      	movs	r0, #16
 8003c42:	f7ff fdf1 	bl	8003828 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8003c46:	2000      	movs	r0, #0
 8003c48:	f7ff fe26 	bl	8003898 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8003c4c:	2000      	movs	r0, #0
 8003c4e:	f7ff fe37 	bl	80038c0 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8003c52:	2000      	movs	r0, #0
 8003c54:	f7ff fe48 	bl	80038e8 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8003c58:	2000      	movs	r0, #0
 8003c5a:	f7ff fdfb 	bl	8003854 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8003c5e:	bf00      	nop
 8003c60:	f7ff fe0c 	bl	800387c <LL_RCC_GetSysClkSource>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1fa      	bne.n	8003c60 <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000);
 8003c6a:	4806      	ldr	r0, [pc, #24]	; (8003c84 <SystemClock_Config+0x6c>)
 8003c6c:	f7fe f89a 	bl	8001da4 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8003c70:	2004      	movs	r0, #4
 8003c72:	f7ff fe9f 	bl	80039b4 <LL_SYSTICK_SetClkSource>
  LL_SYSTICK_EnableIT();
 8003c76:	f7ff feb9 	bl	80039ec <LL_SYSTICK_EnableIT>
  LL_SetSystemCoreClock(8000000);
 8003c7a:	4802      	ldr	r0, [pc, #8]	; (8003c84 <SystemClock_Config+0x6c>)
 8003c7c:	f7fe f8c4 	bl	8001e08 <LL_SetSystemCoreClock>
}
 8003c80:	bf00      	nop
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	007a1200 	.word	0x007a1200

08003c88 <get_azimuth>:

float get_azimuth(float x, float y)
{
 8003c88:	b5b0      	push	{r4, r5, r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	ed87 0a01 	vstr	s0, [r7, #4]
 8003c92:	edc7 0a00 	vstr	s1, [r7]
	return atan2(x, y) * 180.0/M_PI;
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f7fc fc56 	bl	8000548 <__aeabi_f2d>
 8003c9c:	4604      	mov	r4, r0
 8003c9e:	460d      	mov	r5, r1
 8003ca0:	6838      	ldr	r0, [r7, #0]
 8003ca2:	f7fc fc51 	bl	8000548 <__aeabi_f2d>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	460b      	mov	r3, r1
 8003caa:	ec43 2b11 	vmov	d1, r2, r3
 8003cae:	ec45 4b10 	vmov	d0, r4, r5
 8003cb2:	f004 facb 	bl	800824c <atan2>
 8003cb6:	ec51 0b10 	vmov	r0, r1, d0
 8003cba:	f04f 0200 	mov.w	r2, #0
 8003cbe:	4b10      	ldr	r3, [pc, #64]	; (8003d00 <get_azimuth+0x78>)
 8003cc0:	f7fc fc9a 	bl	80005f8 <__aeabi_dmul>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	460c      	mov	r4, r1
 8003cc8:	4618      	mov	r0, r3
 8003cca:	4621      	mov	r1, r4
 8003ccc:	a30a      	add	r3, pc, #40	; (adr r3, 8003cf8 <get_azimuth+0x70>)
 8003cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd2:	f7fc fdbb 	bl	800084c <__aeabi_ddiv>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	460c      	mov	r4, r1
 8003cda:	4618      	mov	r0, r3
 8003cdc:	4621      	mov	r1, r4
 8003cde:	f7fc ff83 	bl	8000be8 <__aeabi_d2f>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	ee07 3a90 	vmov	s15, r3
}
 8003ce8:	eeb0 0a67 	vmov.f32	s0, s15
 8003cec:	3708      	adds	r7, #8
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bdb0      	pop	{r4, r5, r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	f3af 8000 	nop.w
 8003cf8:	54442d18 	.word	0x54442d18
 8003cfc:	400921fb 	.word	0x400921fb
 8003d00:	40668000 	.word	0x40668000

08003d04 <set_state>:
	float numerator = (pow(press, exponent) - 1) * temp;
	return numerator/0.0065;
}

void set_state(uint8_t state)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	71fb      	strb	r3, [r7, #7]
	switch_state = state;
 8003d0e:	4a06      	ldr	r2, [pc, #24]	; (8003d28 <set_state+0x24>)
 8003d10:	79fb      	ldrb	r3, [r7, #7]
 8003d12:	7013      	strb	r3, [r2, #0]
	change_state = 1;
 8003d14:	4b05      	ldr	r3, [pc, #20]	; (8003d2c <set_state+0x28>)
 8003d16:	2201      	movs	r2, #1
 8003d18:	701a      	strb	r2, [r3, #0]
}
 8003d1a:	bf00      	nop
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	20000000 	.word	0x20000000
 8003d2c:	20000001 	.word	0x20000001

08003d30 <get_state>:

uint8_t get_state()
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
	return switch_state;
 8003d34:	4b03      	ldr	r3, [pc, #12]	; (8003d44 <get_state+0x14>)
 8003d36:	781b      	ldrb	r3, [r3, #0]
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	20000000 	.word	0x20000000

08003d48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003d4c:	bf00      	nop
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
	...

08003d58 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8003d60:	4b07      	ldr	r3, [pc, #28]	; (8003d80 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8003d62:	695a      	ldr	r2, [r3, #20]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4013      	ands	r3, r2
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	bf0c      	ite	eq
 8003d6e:	2301      	moveq	r3, #1
 8003d70:	2300      	movne	r3, #0
 8003d72:	b2db      	uxtb	r3, r3
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	40010400 	.word	0x40010400

08003d84 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8003d8c:	4a04      	ldr	r2, [pc, #16]	; (8003da0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6153      	str	r3, [r2, #20]
}
 8003d92:	bf00      	nop
 8003d94:	370c      	adds	r7, #12
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	40010400 	.word	0x40010400

08003da4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003da8:	bf00      	nop
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr

08003db2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003db2:	b480      	push	{r7}
 8003db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003db6:	e7fe      	b.n	8003db6 <HardFault_Handler+0x4>

08003db8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003dbc:	e7fe      	b.n	8003dbc <MemManage_Handler+0x4>

08003dbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003dc2:	e7fe      	b.n	8003dc2 <BusFault_Handler+0x4>

08003dc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003dc8:	e7fe      	b.n	8003dc8 <UsageFault_Handler+0x4>

08003dca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003dce:	bf00      	nop
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ddc:	bf00      	nop
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr

08003de6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003de6:	b480      	push	{r7}
 8003de8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003dea:	bf00      	nop
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003df4:	b490      	push	{r4, r7}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  disp_time++;
 8003df8:	4b06      	ldr	r3, [pc, #24]	; (8003e14 <SysTick_Handler+0x20>)
 8003dfa:	e9d3 1200 	ldrd	r1, r2, [r3]
 8003dfe:	1c4b      	adds	r3, r1, #1
 8003e00:	f142 0400 	adc.w	r4, r2, #0
 8003e04:	4a03      	ldr	r2, [pc, #12]	; (8003e14 <SysTick_Handler+0x20>)
 8003e06:	e9c2 3400 	strd	r3, r4, [r2]
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e0a:	bf00      	nop
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bc90      	pop	{r4, r7}
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	20000208 	.word	0x20000208

08003e18 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af02      	add	r7, sp, #8
	if(checkButtonState(GPIO_PORT_BUTTON,
 8003e1e:	2314      	movs	r3, #20
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	231e      	movs	r3, #30
 8003e24:	2200      	movs	r2, #0
 8003e26:	2103      	movs	r1, #3
 8003e28:	4812      	ldr	r0, [pc, #72]	; (8003e74 <EXTI3_IRQHandler+0x5c>)
 8003e2a:	f000 f825 	bl	8003e78 <checkButtonState>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d011      	beq.n	8003e58 <EXTI3_IRQHandler+0x40>
													GPIO_PIN_BUTTON,
													BUTTON_EXTI_TRIGGER,
													BUTTON_EXTI_SAMPLES_WINDOW,
													BUTTON_EXTI_SAMPLES_REQUIRED))
	{
		uint8_t state_actual = get_state();
 8003e34:	f7ff ff7c 	bl	8003d30 <get_state>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	71fb      	strb	r3, [r7, #7]
		if (state_actual >= 5) set_state(1);
 8003e3c:	79fb      	ldrb	r3, [r7, #7]
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d903      	bls.n	8003e4a <EXTI3_IRQHandler+0x32>
 8003e42:	2001      	movs	r0, #1
 8003e44:	f7ff ff5e 	bl	8003d04 <set_state>
 8003e48:	e006      	b.n	8003e58 <EXTI3_IRQHandler+0x40>
		else set_state(++state_actual);
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	71fb      	strb	r3, [r7, #7]
 8003e50:	79fb      	ldrb	r3, [r7, #7]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f7ff ff56 	bl	8003d04 <set_state>
	}


	  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_3) != RESET)
 8003e58:	2008      	movs	r0, #8
 8003e5a:	f7ff ff7d 	bl	8003d58 <LL_EXTI_IsActiveFlag_0_31>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d002      	beq.n	8003e6a <EXTI3_IRQHandler+0x52>
	  {
	    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_3);
 8003e64:	2008      	movs	r0, #8
 8003e66:	f7ff ff8d 	bl	8003d84 <LL_EXTI_ClearFlag_0_31>

	  }
}
 8003e6a:	bf00      	nop
 8003e6c:	3708      	adds	r7, #8
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	48000400 	.word	0x48000400

08003e78 <checkButtonState>:

uint8_t checkButtonState(GPIO_TypeDef* PORT, uint8_t PIN, uint8_t edge, uint8_t samples_window, uint8_t samples_required)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	4608      	mov	r0, r1
 8003e82:	4611      	mov	r1, r2
 8003e84:	461a      	mov	r2, r3
 8003e86:	4603      	mov	r3, r0
 8003e88:	70fb      	strb	r3, [r7, #3]
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	70bb      	strb	r3, [r7, #2]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	707b      	strb	r3, [r7, #1]
	uint8_t button_state = 0, it = 0;
 8003e92:	2300      	movs	r3, #0
 8003e94:	73fb      	strb	r3, [r7, #15]
 8003e96:	2300      	movs	r3, #0
 8003e98:	73bb      	strb	r3, [r7, #14]

	while(it < samples_window)
 8003e9a:	e01b      	b.n	8003ed4 <checkButtonState+0x5c>
	{
		if((!(PORT->IDR & (1 << PIN)) == edge) /*LL_GPIO_IsInputPinSet(PORT, PIN)*/)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	78fa      	ldrb	r2, [r7, #3]
 8003ea2:	2101      	movs	r1, #1
 8003ea4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	bf0c      	ite	eq
 8003eae:	2301      	moveq	r3, #1
 8003eb0:	2300      	movne	r3, #0
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	78bb      	ldrb	r3, [r7, #2]
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d103      	bne.n	8003ec4 <checkButtonState+0x4c>
		{
			button_state += 1;
 8003ebc:	7bfb      	ldrb	r3, [r7, #15]
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	73fb      	strb	r3, [r7, #15]
 8003ec2:	e001      	b.n	8003ec8 <checkButtonState+0x50>
		}
		else
		{
			button_state = 0;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	73fb      	strb	r3, [r7, #15]
		}

		it++;
 8003ec8:	7bbb      	ldrb	r3, [r7, #14]
 8003eca:	3301      	adds	r3, #1
 8003ecc:	73bb      	strb	r3, [r7, #14]
		LL_mDelay(1);
 8003ece:	2001      	movs	r0, #1
 8003ed0:	f7fd ff76 	bl	8001dc0 <LL_mDelay>
	while(it < samples_window)
 8003ed4:	7bba      	ldrb	r2, [r7, #14]
 8003ed6:	787b      	ldrb	r3, [r7, #1]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d3df      	bcc.n	8003e9c <checkButtonState+0x24>
	}

	if(button_state >= samples_required)
 8003edc:	7bfa      	ldrb	r2, [r7, #15]
 8003ede:	7e3b      	ldrb	r3, [r7, #24]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d301      	bcc.n	8003ee8 <checkButtonState+0x70>
	{
		return 1;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e000      	b.n	8003eea <checkButtonState+0x72>
	}

	else
	{
		return 0;
 8003ee8:	2300      	movs	r3, #0
	}
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
	...

08003ef4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003efc:	4b11      	ldr	r3, [pc, #68]	; (8003f44 <_sbrk+0x50>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d102      	bne.n	8003f0a <_sbrk+0x16>
		heap_end = &end;
 8003f04:	4b0f      	ldr	r3, [pc, #60]	; (8003f44 <_sbrk+0x50>)
 8003f06:	4a10      	ldr	r2, [pc, #64]	; (8003f48 <_sbrk+0x54>)
 8003f08:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003f0a:	4b0e      	ldr	r3, [pc, #56]	; (8003f44 <_sbrk+0x50>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003f10:	4b0c      	ldr	r3, [pc, #48]	; (8003f44 <_sbrk+0x50>)
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	4413      	add	r3, r2
 8003f18:	466a      	mov	r2, sp
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d907      	bls.n	8003f2e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003f1e:	f000 fbf9 	bl	8004714 <__errno>
 8003f22:	4602      	mov	r2, r0
 8003f24:	230c      	movs	r3, #12
 8003f26:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003f28:	f04f 33ff 	mov.w	r3, #4294967295
 8003f2c:	e006      	b.n	8003f3c <_sbrk+0x48>
	}

	heap_end += incr;
 8003f2e:	4b05      	ldr	r3, [pc, #20]	; (8003f44 <_sbrk+0x50>)
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4413      	add	r3, r2
 8003f36:	4a03      	ldr	r2, [pc, #12]	; (8003f44 <_sbrk+0x50>)
 8003f38:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	2000021c 	.word	0x2000021c
 8003f48:	20000270 	.word	0x20000270

08003f4c <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f50:	4b1f      	ldr	r3, [pc, #124]	; (8003fd0 <SystemInit+0x84>)
 8003f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f56:	4a1e      	ldr	r2, [pc, #120]	; (8003fd0 <SystemInit+0x84>)
 8003f58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003f60:	4b1c      	ldr	r3, [pc, #112]	; (8003fd4 <SystemInit+0x88>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a1b      	ldr	r2, [pc, #108]	; (8003fd4 <SystemInit+0x88>)
 8003f66:	f043 0301 	orr.w	r3, r3, #1
 8003f6a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8003f6c:	4b19      	ldr	r3, [pc, #100]	; (8003fd4 <SystemInit+0x88>)
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	4918      	ldr	r1, [pc, #96]	; (8003fd4 <SystemInit+0x88>)
 8003f72:	4b19      	ldr	r3, [pc, #100]	; (8003fd8 <SystemInit+0x8c>)
 8003f74:	4013      	ands	r3, r2
 8003f76:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003f78:	4b16      	ldr	r3, [pc, #88]	; (8003fd4 <SystemInit+0x88>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a15      	ldr	r2, [pc, #84]	; (8003fd4 <SystemInit+0x88>)
 8003f7e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003f82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f86:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003f88:	4b12      	ldr	r3, [pc, #72]	; (8003fd4 <SystemInit+0x88>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a11      	ldr	r2, [pc, #68]	; (8003fd4 <SystemInit+0x88>)
 8003f8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f92:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003f94:	4b0f      	ldr	r3, [pc, #60]	; (8003fd4 <SystemInit+0x88>)
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	4a0e      	ldr	r2, [pc, #56]	; (8003fd4 <SystemInit+0x88>)
 8003f9a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003f9e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8003fa0:	4b0c      	ldr	r3, [pc, #48]	; (8003fd4 <SystemInit+0x88>)
 8003fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa4:	4a0b      	ldr	r2, [pc, #44]	; (8003fd4 <SystemInit+0x88>)
 8003fa6:	f023 030f 	bic.w	r3, r3, #15
 8003faa:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8003fac:	4b09      	ldr	r3, [pc, #36]	; (8003fd4 <SystemInit+0x88>)
 8003fae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fb0:	4908      	ldr	r1, [pc, #32]	; (8003fd4 <SystemInit+0x88>)
 8003fb2:	4b0a      	ldr	r3, [pc, #40]	; (8003fdc <SystemInit+0x90>)
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003fb8:	4b06      	ldr	r3, [pc, #24]	; (8003fd4 <SystemInit+0x88>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003fbe:	4b04      	ldr	r3, [pc, #16]	; (8003fd0 <SystemInit+0x84>)
 8003fc0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003fc4:	609a      	str	r2, [r3, #8]
#endif
}
 8003fc6:	bf00      	nop
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr
 8003fd0:	e000ed00 	.word	0xe000ed00
 8003fd4:	40021000 	.word	0x40021000
 8003fd8:	f87fc00c 	.word	0xf87fc00c
 8003fdc:	ff00fccc 	.word	0xff00fccc

08003fe0 <NVIC_GetPriorityGrouping>:
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fe4:	4b04      	ldr	r3, [pc, #16]	; (8003ff8 <NVIC_GetPriorityGrouping+0x18>)
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	0a1b      	lsrs	r3, r3, #8
 8003fea:	f003 0307 	and.w	r3, r3, #7
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr
 8003ff8:	e000ed00 	.word	0xe000ed00

08003ffc <NVIC_EnableIRQ>:
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	4603      	mov	r3, r0
 8004004:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8004006:	79fb      	ldrb	r3, [r7, #7]
 8004008:	f003 021f 	and.w	r2, r3, #31
 800400c:	4907      	ldr	r1, [pc, #28]	; (800402c <NVIC_EnableIRQ+0x30>)
 800400e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004012:	095b      	lsrs	r3, r3, #5
 8004014:	2001      	movs	r0, #1
 8004016:	fa00 f202 	lsl.w	r2, r0, r2
 800401a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800401e:	bf00      	nop
 8004020:	370c      	adds	r7, #12
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	e000e100 	.word	0xe000e100

08004030 <NVIC_SetPriority>:
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	4603      	mov	r3, r0
 8004038:	6039      	str	r1, [r7, #0]
 800403a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800403c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004040:	2b00      	cmp	r3, #0
 8004042:	da0b      	bge.n	800405c <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	b2da      	uxtb	r2, r3
 8004048:	490c      	ldr	r1, [pc, #48]	; (800407c <NVIC_SetPriority+0x4c>)
 800404a:	79fb      	ldrb	r3, [r7, #7]
 800404c:	f003 030f 	and.w	r3, r3, #15
 8004050:	3b04      	subs	r3, #4
 8004052:	0112      	lsls	r2, r2, #4
 8004054:	b2d2      	uxtb	r2, r2
 8004056:	440b      	add	r3, r1
 8004058:	761a      	strb	r2, [r3, #24]
}
 800405a:	e009      	b.n	8004070 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	b2da      	uxtb	r2, r3
 8004060:	4907      	ldr	r1, [pc, #28]	; (8004080 <NVIC_SetPriority+0x50>)
 8004062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004066:	0112      	lsls	r2, r2, #4
 8004068:	b2d2      	uxtb	r2, r2
 800406a:	440b      	add	r3, r1
 800406c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004070:	bf00      	nop
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr
 800407c:	e000ed00 	.word	0xe000ed00
 8004080:	e000e100 	.word	0xe000e100

08004084 <NVIC_EncodePriority>:
{
 8004084:	b480      	push	{r7}
 8004086:	b089      	sub	sp, #36	; 0x24
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f003 0307 	and.w	r3, r3, #7
 8004096:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	f1c3 0307 	rsb	r3, r3, #7
 800409e:	2b04      	cmp	r3, #4
 80040a0:	bf28      	it	cs
 80040a2:	2304      	movcs	r3, #4
 80040a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	3304      	adds	r3, #4
 80040aa:	2b06      	cmp	r3, #6
 80040ac:	d902      	bls.n	80040b4 <NVIC_EncodePriority+0x30>
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	3b03      	subs	r3, #3
 80040b2:	e000      	b.n	80040b6 <NVIC_EncodePriority+0x32>
 80040b4:	2300      	movs	r3, #0
 80040b6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040b8:	f04f 32ff 	mov.w	r2, #4294967295
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	fa02 f303 	lsl.w	r3, r2, r3
 80040c2:	43da      	mvns	r2, r3
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	401a      	ands	r2, r3
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040cc:	f04f 31ff 	mov.w	r1, #4294967295
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	fa01 f303 	lsl.w	r3, r1, r3
 80040d6:	43d9      	mvns	r1, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040dc:	4313      	orrs	r3, r2
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3724      	adds	r7, #36	; 0x24
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
	...

080040ec <LL_APB1_GRP1_EnableClock>:
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80040f4:	4b08      	ldr	r3, [pc, #32]	; (8004118 <LL_APB1_GRP1_EnableClock+0x2c>)
 80040f6:	69da      	ldr	r2, [r3, #28]
 80040f8:	4907      	ldr	r1, [pc, #28]	; (8004118 <LL_APB1_GRP1_EnableClock+0x2c>)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8004100:	4b05      	ldr	r3, [pc, #20]	; (8004118 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004102:	69da      	ldr	r2, [r3, #28]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4013      	ands	r3, r2
 8004108:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800410a:	68fb      	ldr	r3, [r7, #12]
}
 800410c:	bf00      	nop
 800410e:	3714      	adds	r7, #20
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr
 8004118:	40021000 	.word	0x40021000

0800411c <LL_TIM_EnableCounter>:
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f043 0201 	orr.w	r2, r3, #1
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	601a      	str	r2, [r3, #0]
}
 8004130:	bf00      	nop
 8004132:	370c      	adds	r7, #12
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr

0800413c <LL_TIM_EnableARRPreload>:
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	601a      	str	r2, [r3, #0]
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <LL_TIM_OC_DisableFast>:
{
 800415c:	b4b0      	push	{r4, r5, r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	2b01      	cmp	r3, #1
 800416a:	d028      	beq.n	80041be <LL_TIM_OC_DisableFast+0x62>
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	2b04      	cmp	r3, #4
 8004170:	d023      	beq.n	80041ba <LL_TIM_OC_DisableFast+0x5e>
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	2b10      	cmp	r3, #16
 8004176:	d01e      	beq.n	80041b6 <LL_TIM_OC_DisableFast+0x5a>
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	2b40      	cmp	r3, #64	; 0x40
 800417c:	d019      	beq.n	80041b2 <LL_TIM_OC_DisableFast+0x56>
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004184:	d013      	beq.n	80041ae <LL_TIM_OC_DisableFast+0x52>
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800418c:	d00d      	beq.n	80041aa <LL_TIM_OC_DisableFast+0x4e>
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004194:	d007      	beq.n	80041a6 <LL_TIM_OC_DisableFast+0x4a>
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800419c:	d101      	bne.n	80041a2 <LL_TIM_OC_DisableFast+0x46>
 800419e:	2307      	movs	r3, #7
 80041a0:	e00e      	b.n	80041c0 <LL_TIM_OC_DisableFast+0x64>
 80041a2:	2308      	movs	r3, #8
 80041a4:	e00c      	b.n	80041c0 <LL_TIM_OC_DisableFast+0x64>
 80041a6:	2306      	movs	r3, #6
 80041a8:	e00a      	b.n	80041c0 <LL_TIM_OC_DisableFast+0x64>
 80041aa:	2305      	movs	r3, #5
 80041ac:	e008      	b.n	80041c0 <LL_TIM_OC_DisableFast+0x64>
 80041ae:	2304      	movs	r3, #4
 80041b0:	e006      	b.n	80041c0 <LL_TIM_OC_DisableFast+0x64>
 80041b2:	2303      	movs	r3, #3
 80041b4:	e004      	b.n	80041c0 <LL_TIM_OC_DisableFast+0x64>
 80041b6:	2302      	movs	r3, #2
 80041b8:	e002      	b.n	80041c0 <LL_TIM_OC_DisableFast+0x64>
 80041ba:	2301      	movs	r3, #1
 80041bc:	e000      	b.n	80041c0 <LL_TIM_OC_DisableFast+0x64>
 80041be:	2300      	movs	r3, #0
 80041c0:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	3318      	adds	r3, #24
 80041c6:	461a      	mov	r2, r3
 80041c8:	4629      	mov	r1, r5
 80041ca:	4b09      	ldr	r3, [pc, #36]	; (80041f0 <LL_TIM_OC_DisableFast+0x94>)
 80041cc:	5c5b      	ldrb	r3, [r3, r1]
 80041ce:	4413      	add	r3, r2
 80041d0:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80041d2:	6822      	ldr	r2, [r4, #0]
 80041d4:	4629      	mov	r1, r5
 80041d6:	4b07      	ldr	r3, [pc, #28]	; (80041f4 <LL_TIM_OC_DisableFast+0x98>)
 80041d8:	5c5b      	ldrb	r3, [r3, r1]
 80041da:	4619      	mov	r1, r3
 80041dc:	2304      	movs	r3, #4
 80041de:	408b      	lsls	r3, r1
 80041e0:	43db      	mvns	r3, r3
 80041e2:	4013      	ands	r3, r2
 80041e4:	6023      	str	r3, [r4, #0]
}
 80041e6:	bf00      	nop
 80041e8:	370c      	adds	r7, #12
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bcb0      	pop	{r4, r5, r7}
 80041ee:	4770      	bx	lr
 80041f0:	080087b4 	.word	0x080087b4
 80041f4:	080087c0 	.word	0x080087c0

080041f8 <LL_TIM_SetClockSource>:
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800420a:	f023 0307 	bic.w	r3, r3, #7
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	431a      	orrs	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	609a      	str	r2, [r3, #8]
}
 8004216:	bf00      	nop
 8004218:	370c      	adds	r7, #12
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr

08004222 <LL_TIM_SetTriggerOutput>:
{
 8004222:	b480      	push	{r7}
 8004224:	b083      	sub	sp, #12
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
 800422a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	605a      	str	r2, [r3, #4]
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <LL_TIM_DisableMasterSlaveMode>:
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	609a      	str	r2, [r3, #8]
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <LL_TIM_EnableIT_UPDATE>:
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	f043 0201 	orr.w	r2, r3, #1
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	60da      	str	r2, [r3, #12]
}
 800427c:	bf00      	nop
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b08e      	sub	sp, #56	; 0x38
 800428c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800428e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004292:	2200      	movs	r2, #0
 8004294:	601a      	str	r2, [r3, #0]
 8004296:	605a      	str	r2, [r3, #4]
 8004298:	609a      	str	r2, [r3, #8]
 800429a:	60da      	str	r2, [r3, #12]
 800429c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800429e:	1d3b      	adds	r3, r7, #4
 80042a0:	2220      	movs	r2, #32
 80042a2:	2100      	movs	r1, #0
 80042a4:	4618      	mov	r0, r3
 80042a6:	f000 fa5f 	bl	8004768 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80042aa:	2002      	movs	r0, #2
 80042ac:	f7ff ff1e 	bl	80040ec <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 2));
 80042b0:	f7ff fe96 	bl	8003fe0 <NVIC_GetPriorityGrouping>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2202      	movs	r2, #2
 80042b8:	2102      	movs	r1, #2
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7ff fee2 	bl	8004084 <NVIC_EncodePriority>
 80042c0:	4603      	mov	r3, r0
 80042c2:	4619      	mov	r1, r3
 80042c4:	201d      	movs	r0, #29
 80042c6:	f7ff feb3 	bl	8004030 <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 80042ca:	201d      	movs	r0, #29
 80042cc:	f7ff fe96 	bl	8003ffc <NVIC_EnableIRQ>

  //TIM3 clock = 8MHz
  TIM_InitStruct.Prescaler = 7999; 								//1kHz
 80042d0:	f641 733f 	movw	r3, #7999	; 0x1f3f
 80042d4:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80042d6:	2300      	movs	r3, #0
 80042d8:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 19;								//20ms
 80042da:	2313      	movs	r3, #19
 80042dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80042de:	2300      	movs	r3, #0
 80042e0:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80042e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042e6:	4619      	mov	r1, r3
 80042e8:	4817      	ldr	r0, [pc, #92]	; (8004348 <MX_TIM3_Init+0xc0>)
 80042ea:	f7fd f9c7 	bl	800167c <LL_TIM_Init>

  //LL_TIM_DisableARRPreload(TIM3);
  LL_TIM_EnableARRPreload(TIM3);
 80042ee:	4816      	ldr	r0, [pc, #88]	; (8004348 <MX_TIM3_Init+0xc0>)
 80042f0:	f7ff ff24 	bl	800413c <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80042f4:	2100      	movs	r1, #0
 80042f6:	4814      	ldr	r0, [pc, #80]	; (8004348 <MX_TIM3_Init+0xc0>)
 80042f8:	f7ff ff7e 	bl	80041f8 <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_ACTIVE;
 80042fc:	2310      	movs	r3, #16
 80042fe:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004300:	2300      	movs	r3, #0
 8004302:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004304:	2300      	movs	r3, #0
 8004306:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8004308:	2300      	movs	r3, #0
 800430a:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800430c:	2300      	movs	r3, #0
 800430e:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8004310:	1d3b      	adds	r3, r7, #4
 8004312:	461a      	mov	r2, r3
 8004314:	2101      	movs	r1, #1
 8004316:	480c      	ldr	r0, [pc, #48]	; (8004348 <MX_TIM3_Init+0xc0>)
 8004318:	f7fd fa24 	bl	8001764 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 800431c:	2101      	movs	r1, #1
 800431e:	480a      	ldr	r0, [pc, #40]	; (8004348 <MX_TIM3_Init+0xc0>)
 8004320:	f7ff ff1c 	bl	800415c <LL_TIM_OC_DisableFast>

  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8004324:	2100      	movs	r1, #0
 8004326:	4808      	ldr	r0, [pc, #32]	; (8004348 <MX_TIM3_Init+0xc0>)
 8004328:	f7ff ff7b 	bl	8004222 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800432c:	4806      	ldr	r0, [pc, #24]	; (8004348 <MX_TIM3_Init+0xc0>)
 800432e:	f7ff ff8b 	bl	8004248 <LL_TIM_DisableMasterSlaveMode>

  LL_TIM_EnableIT_UPDATE(TIM3);
 8004332:	4805      	ldr	r0, [pc, #20]	; (8004348 <MX_TIM3_Init+0xc0>)
 8004334:	f7ff ff98 	bl	8004268 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM3);
 8004338:	4803      	ldr	r0, [pc, #12]	; (8004348 <MX_TIM3_Init+0xc0>)
 800433a:	f7ff feef 	bl	800411c <LL_TIM_EnableCounter>

}
 800433e:	bf00      	nop
 8004340:	3738      	adds	r7, #56	; 0x38
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	40000400 	.word	0x40000400

0800434c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800434c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004384 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004350:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004352:	e003      	b.n	800435c <LoopCopyDataInit>

08004354 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004354:	4b0c      	ldr	r3, [pc, #48]	; (8004388 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004356:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004358:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800435a:	3104      	adds	r1, #4

0800435c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800435c:	480b      	ldr	r0, [pc, #44]	; (800438c <LoopForever+0xa>)
	ldr	r3, =_edata
 800435e:	4b0c      	ldr	r3, [pc, #48]	; (8004390 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004360:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004362:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004364:	d3f6      	bcc.n	8004354 <CopyDataInit>
	ldr	r2, =_sbss
 8004366:	4a0b      	ldr	r2, [pc, #44]	; (8004394 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004368:	e002      	b.n	8004370 <LoopFillZerobss>

0800436a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800436a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800436c:	f842 3b04 	str.w	r3, [r2], #4

08004370 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004370:	4b09      	ldr	r3, [pc, #36]	; (8004398 <LoopForever+0x16>)
	cmp	r2, r3
 8004372:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004374:	d3f9      	bcc.n	800436a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004376:	f7ff fde9 	bl	8003f4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800437a:	f000 f9d1 	bl	8004720 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800437e:	f7ff fb45 	bl	8003a0c <main>

08004382 <LoopForever>:

LoopForever:
    b LoopForever
 8004382:	e7fe      	b.n	8004382 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004384:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8004388:	08008ac8 	.word	0x08008ac8
	ldr	r0, =_sdata
 800438c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004390:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8004394:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8004398:	20000270 	.word	0x20000270

0800439c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800439c:	e7fe      	b.n	800439c <ADC1_2_IRQHandler>
	...

080043a0 <lsm6ds0_read_byte>:
#include "lsm6ds0.h"

uint8_t addres = LSM6DS0_DEVICE_ADDRESS_0;

uint8_t lsm6ds0_read_byte(uint8_t reg_addr)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af02      	add	r7, sp, #8
 80043a6:	4603      	mov	r3, r0
 80043a8:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 80043aa:	2300      	movs	r3, #0
 80043ac:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, addres, 0));
 80043ae:	4b08      	ldr	r3, [pc, #32]	; (80043d0 <lsm6ds0_read_byte+0x30>)
 80043b0:	7819      	ldrb	r1, [r3, #0]
 80043b2:	79fa      	ldrb	r2, [r7, #7]
 80043b4:	f107 000f 	add.w	r0, r7, #15
 80043b8:	2300      	movs	r3, #0
 80043ba:	9300      	str	r3, [sp, #0]
 80043bc:	460b      	mov	r3, r1
 80043be:	2101      	movs	r1, #1
 80043c0:	f7ff f940 	bl	8003644 <i2c_master_read>
 80043c4:	4603      	mov	r3, r0
 80043c6:	781b      	ldrb	r3, [r3, #0]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	20000008 	.word	0x20000008

080043d4 <lsm6ds0_write_byte>:


void lsm6ds0_write_byte(uint8_t reg_addr, uint8_t value)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
 80043da:	4603      	mov	r3, r0
 80043dc:	460a      	mov	r2, r1
 80043de:	71fb      	strb	r3, [r7, #7]
 80043e0:	4613      	mov	r3, r2
 80043e2:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, addres, 0);
 80043e4:	4b05      	ldr	r3, [pc, #20]	; (80043fc <lsm6ds0_write_byte+0x28>)
 80043e6:	781a      	ldrb	r2, [r3, #0]
 80043e8:	79f9      	ldrb	r1, [r7, #7]
 80043ea:	79b8      	ldrb	r0, [r7, #6]
 80043ec:	2300      	movs	r3, #0
 80043ee:	f7ff f8e5 	bl	80035bc <i2c_master_write>
}
 80043f2:	bf00      	nop
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	20000008 	.word	0x20000008

08004400 <lsm6ds0_init>:
	*z = (zz >> 4) / 1000.0f;
}


uint8_t lsm6ds0_init(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 8004406:	2301      	movs	r3, #1
 8004408:	71fb      	strb	r3, [r7, #7]

	LL_mDelay(100);
 800440a:	2064      	movs	r0, #100	; 0x64
 800440c:	f7fd fcd8 	bl	8001dc0 <LL_mDelay>

	uint8_t val = lsm6ds0_read_byte(LSM6DS0_WHO_AM_I_ADDRES);
 8004410:	200f      	movs	r0, #15
 8004412:	f7ff ffc5 	bl	80043a0 <lsm6ds0_read_byte>
 8004416:	4603      	mov	r3, r0
 8004418:	71bb      	strb	r3, [r7, #6]

	if(val == LSM6DS0_WHO_AM_I_VALUE)
 800441a:	79bb      	ldrb	r3, [r7, #6]
 800441c:	2b68      	cmp	r3, #104	; 0x68
 800441e:	d102      	bne.n	8004426 <lsm6ds0_init+0x26>
	{
		status = 1;
 8004420:	2301      	movs	r3, #1
 8004422:	71fb      	strb	r3, [r7, #7]
 8004424:	e011      	b.n	800444a <lsm6ds0_init+0x4a>
	}
	else			//if the device is not found on one address, try another one
	{
		addres = LSM6DS0_DEVICE_ADDRESS_1;
 8004426:	4b0f      	ldr	r3, [pc, #60]	; (8004464 <lsm6ds0_init+0x64>)
 8004428:	22d6      	movs	r2, #214	; 0xd6
 800442a:	701a      	strb	r2, [r3, #0]
		val = lsm6ds0_read_byte(LSM6DS0_WHO_AM_I_ADDRES);
 800442c:	200f      	movs	r0, #15
 800442e:	f7ff ffb7 	bl	80043a0 <lsm6ds0_read_byte>
 8004432:	4603      	mov	r3, r0
 8004434:	71bb      	strb	r3, [r7, #6]
		if(val == LSM6DS0_WHO_AM_I_VALUE)
 8004436:	79bb      	ldrb	r3, [r7, #6]
 8004438:	2b68      	cmp	r3, #104	; 0x68
 800443a:	d102      	bne.n	8004442 <lsm6ds0_init+0x42>
		{
			status = 1;
 800443c:	2301      	movs	r3, #1
 800443e:	71fb      	strb	r3, [r7, #7]
 8004440:	e003      	b.n	800444a <lsm6ds0_init+0x4a>
		}
		else
		{
			status = 0;
 8004442:	2300      	movs	r3, #0
 8004444:	71fb      	strb	r3, [r7, #7]
			return status;
 8004446:	79fb      	ldrb	r3, [r7, #7]
 8004448:	e007      	b.n	800445a <lsm6ds0_init+0x5a>
		}
	}

	uint8_t ctrl1 = 8 << 4; // +-2g res
 800444a:	2380      	movs	r3, #128	; 0x80
 800444c:	717b      	strb	r3, [r7, #5]
	lsm6ds0_write_byte(LSM6DS0_ADDRESS_CTRL1, ctrl1);
 800444e:	797b      	ldrb	r3, [r7, #5]
 8004450:	4619      	mov	r1, r3
 8004452:	2010      	movs	r0, #16
 8004454:	f7ff ffbe 	bl	80043d4 <lsm6ds0_write_byte>

	return status;
 8004458:	79fb      	ldrb	r3, [r7, #7]
}
 800445a:	4618      	mov	r0, r3
 800445c:	3708      	adds	r7, #8
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	20000008 	.word	0x20000008

08004468 <lps25hb_read_byte>:
#include "lps25hb.h"

uint8_t address_lps = LPS25HB_DEVICE_ADDRESS_0;

uint8_t lps25hb_read_byte(uint8_t reg_addr)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b086      	sub	sp, #24
 800446c:	af02      	add	r7, sp, #8
 800446e:	4603      	mov	r3, r0
 8004470:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8004472:	2300      	movs	r3, #0
 8004474:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, address_lps, 0));
 8004476:	4b08      	ldr	r3, [pc, #32]	; (8004498 <lps25hb_read_byte+0x30>)
 8004478:	7819      	ldrb	r1, [r3, #0]
 800447a:	79fa      	ldrb	r2, [r7, #7]
 800447c:	f107 000f 	add.w	r0, r7, #15
 8004480:	2300      	movs	r3, #0
 8004482:	9300      	str	r3, [sp, #0]
 8004484:	460b      	mov	r3, r1
 8004486:	2101      	movs	r1, #1
 8004488:	f7ff f8dc 	bl	8003644 <i2c_master_read>
 800448c:	4603      	mov	r3, r0
 800448e:	781b      	ldrb	r3, [r3, #0]
}
 8004490:	4618      	mov	r0, r3
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	20000009 	.word	0x20000009

0800449c <lps25hb_write_byte>:


void lps25hb_write_byte(uint8_t reg_addr, uint8_t value)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	4603      	mov	r3, r0
 80044a4:	460a      	mov	r2, r1
 80044a6:	71fb      	strb	r3, [r7, #7]
 80044a8:	4613      	mov	r3, r2
 80044aa:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, address_lps, 0);
 80044ac:	4b05      	ldr	r3, [pc, #20]	; (80044c4 <lps25hb_write_byte+0x28>)
 80044ae:	781a      	ldrb	r2, [r3, #0]
 80044b0:	79f9      	ldrb	r1, [r7, #7]
 80044b2:	79b8      	ldrb	r0, [r7, #6]
 80044b4:	2300      	movs	r3, #0
 80044b6:	f7ff f881 	bl	80035bc <i2c_master_write>
}
 80044ba:	bf00      	nop
 80044bc:	3708      	adds	r7, #8
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	20000009 	.word	0x20000009

080044c8 <lps25hb_init>:
	*press = (pressure >> 4) / 1000.0f;
}


uint8_t lps25hb_init(void)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 80044ce:	2301      	movs	r3, #1
 80044d0:	71fb      	strb	r3, [r7, #7]

	LL_mDelay(100);
 80044d2:	2064      	movs	r0, #100	; 0x64
 80044d4:	f7fd fc74 	bl	8001dc0 <LL_mDelay>

	uint8_t val = lps25hb_read_byte(LPS25HB_WHO_AM_I_ADDRES);
 80044d8:	200f      	movs	r0, #15
 80044da:	f7ff ffc5 	bl	8004468 <lps25hb_read_byte>
 80044de:	4603      	mov	r3, r0
 80044e0:	71bb      	strb	r3, [r7, #6]

	if(val == LPS25HB_WHO_AM_I_VALUE)
 80044e2:	79bb      	ldrb	r3, [r7, #6]
 80044e4:	2bbd      	cmp	r3, #189	; 0xbd
 80044e6:	d102      	bne.n	80044ee <lps25hb_init+0x26>
	{
		status = 1;
 80044e8:	2301      	movs	r3, #1
 80044ea:	71fb      	strb	r3, [r7, #7]
 80044ec:	e011      	b.n	8004512 <lps25hb_init+0x4a>
	}
	else			//if the device is not found on one address, try another one
	{
		address_lps = LPS25HB_DEVICE_ADDRESS_1;
 80044ee:	4b0f      	ldr	r3, [pc, #60]	; (800452c <lps25hb_init+0x64>)
 80044f0:	22ba      	movs	r2, #186	; 0xba
 80044f2:	701a      	strb	r2, [r3, #0]
		val = lps25hb_read_byte(LPS25HB_WHO_AM_I_ADDRES);
 80044f4:	200f      	movs	r0, #15
 80044f6:	f7ff ffb7 	bl	8004468 <lps25hb_read_byte>
 80044fa:	4603      	mov	r3, r0
 80044fc:	71bb      	strb	r3, [r7, #6]
		if(val == LPS25HB_WHO_AM_I_VALUE)
 80044fe:	79bb      	ldrb	r3, [r7, #6]
 8004500:	2bbd      	cmp	r3, #189	; 0xbd
 8004502:	d102      	bne.n	800450a <lps25hb_init+0x42>
		{
			status = 1;
 8004504:	2301      	movs	r3, #1
 8004506:	71fb      	strb	r3, [r7, #7]
 8004508:	e003      	b.n	8004512 <lps25hb_init+0x4a>
		}
		else
		{
			status = 0;
 800450a:	2300      	movs	r3, #0
 800450c:	71fb      	strb	r3, [r7, #7]
			return status;
 800450e:	79fb      	ldrb	r3, [r7, #7]
 8004510:	e007      	b.n	8004522 <lps25hb_init+0x5a>
		}
	}

	uint8_t ctrl1 = 0b11000000;
 8004512:	23c0      	movs	r3, #192	; 0xc0
 8004514:	717b      	strb	r3, [r7, #5]
	lps25hb_write_byte(LPS25HB_ADDRESS_CTRL1, ctrl1);
 8004516:	797b      	ldrb	r3, [r7, #5]
 8004518:	4619      	mov	r1, r3
 800451a:	2020      	movs	r0, #32
 800451c:	f7ff ffbe 	bl	800449c <lps25hb_write_byte>

	return status;
 8004520:	79fb      	ldrb	r3, [r7, #7]
}
 8004522:	4618      	mov	r0, r3
 8004524:	3708      	adds	r7, #8
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	20000009 	.word	0x20000009

08004530 <lis3mdl_read_byte>:
static uint8_t sLIS3MDLI2Caddress = LIS3MDL_DEVICE_ADDRESS;

uint64_t lastMovementTick = 0;

uint8_t lis3mdl_read_byte(uint8_t reg_addr)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b086      	sub	sp, #24
 8004534:	af02      	add	r7, sp, #8
 8004536:	4603      	mov	r3, r0
 8004538:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 800453a:	2300      	movs	r3, #0
 800453c:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, sLIS3MDLI2Caddress, 0));
 800453e:	4b08      	ldr	r3, [pc, #32]	; (8004560 <lis3mdl_read_byte+0x30>)
 8004540:	7819      	ldrb	r1, [r3, #0]
 8004542:	79fa      	ldrb	r2, [r7, #7]
 8004544:	f107 000f 	add.w	r0, r7, #15
 8004548:	2300      	movs	r3, #0
 800454a:	9300      	str	r3, [sp, #0]
 800454c:	460b      	mov	r3, r1
 800454e:	2101      	movs	r1, #1
 8004550:	f7ff f878 	bl	8003644 <i2c_master_read>
 8004554:	4603      	mov	r3, r0
 8004556:	781b      	ldrb	r3, [r3, #0]
}
 8004558:	4618      	mov	r0, r3
 800455a:	3710      	adds	r7, #16
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	2000000a 	.word	0x2000000a

08004564 <lis3mdl_write_byte>:

void lis3mdl_write_byte(uint8_t reg_addr, uint8_t value)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	4603      	mov	r3, r0
 800456c:	460a      	mov	r2, r1
 800456e:	71fb      	strb	r3, [r7, #7]
 8004570:	4613      	mov	r3, r2
 8004572:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, sLIS3MDLI2Caddress, 0);
 8004574:	4b05      	ldr	r3, [pc, #20]	; (800458c <lis3mdl_write_byte+0x28>)
 8004576:	781a      	ldrb	r2, [r3, #0]
 8004578:	79f9      	ldrb	r1, [r7, #7]
 800457a:	79b8      	ldrb	r0, [r7, #6]
 800457c:	2300      	movs	r3, #0
 800457e:	f7ff f81d 	bl	80035bc <i2c_master_write>
}
 8004582:	bf00      	nop
 8004584:	3708      	adds	r7, #8
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	2000000a 	.word	0x2000000a

08004590 <lis3mdl_readArray>:

void lis3mdl_readArray(uint8_t * data, uint8_t reg, uint8_t length)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af02      	add	r7, sp, #8
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	460b      	mov	r3, r1
 800459a:	70fb      	strb	r3, [r7, #3]
 800459c:	4613      	mov	r3, r2
 800459e:	70bb      	strb	r3, [r7, #2]
	i2c_master_read(data, length, reg, sLIS3MDLI2Caddress, 1);
 80045a0:	4b06      	ldr	r3, [pc, #24]	; (80045bc <lis3mdl_readArray+0x2c>)
 80045a2:	7818      	ldrb	r0, [r3, #0]
 80045a4:	78fa      	ldrb	r2, [r7, #3]
 80045a6:	78b9      	ldrb	r1, [r7, #2]
 80045a8:	2301      	movs	r3, #1
 80045aa:	9300      	str	r3, [sp, #0]
 80045ac:	4603      	mov	r3, r0
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f7ff f848 	bl	8003644 <i2c_master_read>
}
 80045b4:	bf00      	nop
 80045b6:	3708      	adds	r7, #8
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	2000000a 	.word	0x2000000a

080045c0 <lis3mdl_get_mag>:

	return (((int16_t)((temp[1] << 8) | temp[0])) >> 3)  + 25;
}

void lis3mdl_get_mag(float* x, float* y, float* z)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b08a      	sub	sp, #40	; 0x28
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	607a      	str	r2, [r7, #4]
	int16_t xx, yy, zz;

	uint8_t temp;

	//get current scale and use it for final calculation
    temp = lis3mdl_read_byte(LIS3MDL_ADDRESS_CTRL3);
 80045cc:	2022      	movs	r0, #34	; 0x22
 80045ce:	f7ff ffaf 	bl	8004530 <lis3mdl_read_byte>
 80045d2:	4603      	mov	r3, r0
 80045d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	temp = temp >> 5;
 80045d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80045dc:	095b      	lsrs	r3, r3, #5
 80045de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    temp &= 0x03;			//full scale bits exctracted
 80045e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	lis3mdl_readArray(data, LIS3MDL_ADDRESS_XL, 6);
 80045ee:	f107 0314 	add.w	r3, r7, #20
 80045f2:	2206      	movs	r2, #6
 80045f4:	2128      	movs	r1, #40	; 0x28
 80045f6:	4618      	mov	r0, r3
 80045f8:	f7ff ffca 	bl	8004590 <lis3mdl_readArray>

	xx = ((uint16_t)data[1]) << 8 | data[0];
 80045fc:	7d7b      	ldrb	r3, [r7, #21]
 80045fe:	021b      	lsls	r3, r3, #8
 8004600:	b21a      	sxth	r2, r3
 8004602:	7d3b      	ldrb	r3, [r7, #20]
 8004604:	b21b      	sxth	r3, r3
 8004606:	4313      	orrs	r3, r2
 8004608:	84bb      	strh	r3, [r7, #36]	; 0x24
	yy = ((uint16_t)data[3]) << 8 | data[2];
 800460a:	7dfb      	ldrb	r3, [r7, #23]
 800460c:	021b      	lsls	r3, r3, #8
 800460e:	b21a      	sxth	r2, r3
 8004610:	7dbb      	ldrb	r3, [r7, #22]
 8004612:	b21b      	sxth	r3, r3
 8004614:	4313      	orrs	r3, r2
 8004616:	847b      	strh	r3, [r7, #34]	; 0x22
	zz = ((uint16_t)data[5]) << 8 | data[4];
 8004618:	7e7b      	ldrb	r3, [r7, #25]
 800461a:	021b      	lsls	r3, r3, #8
 800461c:	b21a      	sxth	r2, r3
 800461e:	7e3b      	ldrb	r3, [r7, #24]
 8004620:	b21b      	sxth	r3, r3
 8004622:	4313      	orrs	r3, r2
 8004624:	843b      	strh	r3, [r7, #32]

    const float range_scale = 6842.0f; //range +-4gaus
 8004626:	4b16      	ldr	r3, [pc, #88]	; (8004680 <lis3mdl_get_mag+0xc0>)
 8004628:	61fb      	str	r3, [r7, #28]

	*x = (float)(xx/range_scale);
 800462a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800462e:	ee07 3a90 	vmov	s15, r3
 8004632:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004636:	ed97 7a07 	vldr	s14, [r7, #28]
 800463a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	edc3 7a00 	vstr	s15, [r3]
	*y = (float)(yy/range_scale);
 8004644:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8004648:	ee07 3a90 	vmov	s15, r3
 800464c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004650:	ed97 7a07 	vldr	s14, [r7, #28]
 8004654:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	edc3 7a00 	vstr	s15, [r3]
	*z = (float)(zz/range_scale);
 800465e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8004662:	ee07 3a90 	vmov	s15, r3
 8004666:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800466a:	ed97 7a07 	vldr	s14, [r7, #28]
 800466e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	edc3 7a00 	vstr	s15, [r3]
}
 8004678:	bf00      	nop
 800467a:	3728      	adds	r7, #40	; 0x28
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	45d5d000 	.word	0x45d5d000

08004684 <lis3mdl_init>:


uint8_t lis3mdl_init(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 800468a:	2301      	movs	r3, #1
 800468c:	71fb      	strb	r3, [r7, #7]

	LL_mDelay(100);
 800468e:	2064      	movs	r0, #100	; 0x64
 8004690:	f7fd fb96 	bl	8001dc0 <LL_mDelay>

	uint8_t val = lis3mdl_read_byte(LIS3MDL_WHO_AM_I_ADDRES);
 8004694:	200f      	movs	r0, #15
 8004696:	f7ff ff4b 	bl	8004530 <lis3mdl_read_byte>
 800469a:	4603      	mov	r3, r0
 800469c:	71bb      	strb	r3, [r7, #6]

	if(val == LIS3MDL_WHO_AM_I_VALUE)
 800469e:	79bb      	ldrb	r3, [r7, #6]
 80046a0:	2b3d      	cmp	r3, #61	; 0x3d
 80046a2:	d102      	bne.n	80046aa <lis3mdl_init+0x26>
	{
		status = 1;
 80046a4:	2301      	movs	r3, #1
 80046a6:	71fb      	strb	r3, [r7, #7]
 80046a8:	e011      	b.n	80046ce <lis3mdl_init+0x4a>
	}
	else			//if the device is not found on one address, try another one
	{
		sLIS3MDLI2Caddress = LIS3MDL_DEVICE_ADDRESS_ALTERNATIVE;
 80046aa:	4b19      	ldr	r3, [pc, #100]	; (8004710 <lis3mdl_init+0x8c>)
 80046ac:	223c      	movs	r2, #60	; 0x3c
 80046ae:	701a      	strb	r2, [r3, #0]
		val = lis3mdl_read_byte(LIS3MDL_WHO_AM_I_ADDRES);
 80046b0:	200f      	movs	r0, #15
 80046b2:	f7ff ff3d 	bl	8004530 <lis3mdl_read_byte>
 80046b6:	4603      	mov	r3, r0
 80046b8:	71bb      	strb	r3, [r7, #6]
		if(val == LIS3MDL_WHO_AM_I_VALUE)
 80046ba:	79bb      	ldrb	r3, [r7, #6]
 80046bc:	2b3d      	cmp	r3, #61	; 0x3d
 80046be:	d102      	bne.n	80046c6 <lis3mdl_init+0x42>
		{
			status = 1;
 80046c0:	2301      	movs	r3, #1
 80046c2:	71fb      	strb	r3, [r7, #7]
 80046c4:	e003      	b.n	80046ce <lis3mdl_init+0x4a>
		}
		else
		{
			status = 0;
 80046c6:	2300      	movs	r3, #0
 80046c8:	71fb      	strb	r3, [r7, #7]
			return status;
 80046ca:	79fb      	ldrb	r3, [r7, #7]
 80046cc:	e01c      	b.n	8004708 <lis3mdl_init+0x84>
		}
	}

	uint8_t ctrl1 = LIS3MDL_CTRL1_OM_UHP | LIS3MDL_CTRL1_DO_80HZ | (1 << 7);
 80046ce:	23fc      	movs	r3, #252	; 0xfc
 80046d0:	717b      	strb	r3, [r7, #5]
	lis3mdl_write_byte(LIS3MDL_ADDRESS_CTRL1, ctrl1);
 80046d2:	797b      	ldrb	r3, [r7, #5]
 80046d4:	4619      	mov	r1, r3
 80046d6:	2020      	movs	r0, #32
 80046d8:	f7ff ff44 	bl	8004564 <lis3mdl_write_byte>

	uint8_t ctrl2 = LIS3MDL_CTRL2_FS_4GAUS;
 80046dc:	2300      	movs	r3, #0
 80046de:	713b      	strb	r3, [r7, #4]
	lis3mdl_write_byte(LIS3MDL_ADDRESS_CTRL2, ctrl2);
 80046e0:	793b      	ldrb	r3, [r7, #4]
 80046e2:	4619      	mov	r1, r3
 80046e4:	2021      	movs	r0, #33	; 0x21
 80046e6:	f7ff ff3d 	bl	8004564 <lis3mdl_write_byte>

	uint8_t ctrl3 = LIS3MDL_CTRL3_MD_CONTINUES;
 80046ea:	2300      	movs	r3, #0
 80046ec:	70fb      	strb	r3, [r7, #3]
	lis3mdl_write_byte(LIS3MDL_ADDRESS_CTRL3, ctrl3);
 80046ee:	78fb      	ldrb	r3, [r7, #3]
 80046f0:	4619      	mov	r1, r3
 80046f2:	2022      	movs	r0, #34	; 0x22
 80046f4:	f7ff ff36 	bl	8004564 <lis3mdl_write_byte>

	uint8_t ctrl4 = LIS3MDL_CTRL4_OMZ_UHP;
 80046f8:	230c      	movs	r3, #12
 80046fa:	70bb      	strb	r3, [r7, #2]
	lis3mdl_write_byte(LIS3MDL_ADDRESS_CTRL4, ctrl4);
 80046fc:	78bb      	ldrb	r3, [r7, #2]
 80046fe:	4619      	mov	r1, r3
 8004700:	2023      	movs	r0, #35	; 0x23
 8004702:	f7ff ff2f 	bl	8004564 <lis3mdl_write_byte>

	return status;
 8004706:	79fb      	ldrb	r3, [r7, #7]
}
 8004708:	4618      	mov	r0, r3
 800470a:	3708      	adds	r7, #8
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	2000000a 	.word	0x2000000a

08004714 <__errno>:
 8004714:	4b01      	ldr	r3, [pc, #4]	; (800471c <__errno+0x8>)
 8004716:	6818      	ldr	r0, [r3, #0]
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	2000000c 	.word	0x2000000c

08004720 <__libc_init_array>:
 8004720:	b570      	push	{r4, r5, r6, lr}
 8004722:	4e0d      	ldr	r6, [pc, #52]	; (8004758 <__libc_init_array+0x38>)
 8004724:	4c0d      	ldr	r4, [pc, #52]	; (800475c <__libc_init_array+0x3c>)
 8004726:	1ba4      	subs	r4, r4, r6
 8004728:	10a4      	asrs	r4, r4, #2
 800472a:	2500      	movs	r5, #0
 800472c:	42a5      	cmp	r5, r4
 800472e:	d109      	bne.n	8004744 <__libc_init_array+0x24>
 8004730:	4e0b      	ldr	r6, [pc, #44]	; (8004760 <__libc_init_array+0x40>)
 8004732:	4c0c      	ldr	r4, [pc, #48]	; (8004764 <__libc_init_array+0x44>)
 8004734:	f004 f816 	bl	8008764 <_init>
 8004738:	1ba4      	subs	r4, r4, r6
 800473a:	10a4      	asrs	r4, r4, #2
 800473c:	2500      	movs	r5, #0
 800473e:	42a5      	cmp	r5, r4
 8004740:	d105      	bne.n	800474e <__libc_init_array+0x2e>
 8004742:	bd70      	pop	{r4, r5, r6, pc}
 8004744:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004748:	4798      	blx	r3
 800474a:	3501      	adds	r5, #1
 800474c:	e7ee      	b.n	800472c <__libc_init_array+0xc>
 800474e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004752:	4798      	blx	r3
 8004754:	3501      	adds	r5, #1
 8004756:	e7f2      	b.n	800473e <__libc_init_array+0x1e>
 8004758:	08008ac0 	.word	0x08008ac0
 800475c:	08008ac0 	.word	0x08008ac0
 8004760:	08008ac0 	.word	0x08008ac0
 8004764:	08008ac4 	.word	0x08008ac4

08004768 <memset>:
 8004768:	4402      	add	r2, r0
 800476a:	4603      	mov	r3, r0
 800476c:	4293      	cmp	r3, r2
 800476e:	d100      	bne.n	8004772 <memset+0xa>
 8004770:	4770      	bx	lr
 8004772:	f803 1b01 	strb.w	r1, [r3], #1
 8004776:	e7f9      	b.n	800476c <memset+0x4>

08004778 <__cvt>:
 8004778:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800477c:	ec55 4b10 	vmov	r4, r5, d0
 8004780:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004782:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004786:	2d00      	cmp	r5, #0
 8004788:	460e      	mov	r6, r1
 800478a:	4691      	mov	r9, r2
 800478c:	4619      	mov	r1, r3
 800478e:	bfb8      	it	lt
 8004790:	4622      	movlt	r2, r4
 8004792:	462b      	mov	r3, r5
 8004794:	f027 0720 	bic.w	r7, r7, #32
 8004798:	bfbb      	ittet	lt
 800479a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800479e:	461d      	movlt	r5, r3
 80047a0:	2300      	movge	r3, #0
 80047a2:	232d      	movlt	r3, #45	; 0x2d
 80047a4:	bfb8      	it	lt
 80047a6:	4614      	movlt	r4, r2
 80047a8:	2f46      	cmp	r7, #70	; 0x46
 80047aa:	700b      	strb	r3, [r1, #0]
 80047ac:	d004      	beq.n	80047b8 <__cvt+0x40>
 80047ae:	2f45      	cmp	r7, #69	; 0x45
 80047b0:	d100      	bne.n	80047b4 <__cvt+0x3c>
 80047b2:	3601      	adds	r6, #1
 80047b4:	2102      	movs	r1, #2
 80047b6:	e000      	b.n	80047ba <__cvt+0x42>
 80047b8:	2103      	movs	r1, #3
 80047ba:	ab03      	add	r3, sp, #12
 80047bc:	9301      	str	r3, [sp, #4]
 80047be:	ab02      	add	r3, sp, #8
 80047c0:	9300      	str	r3, [sp, #0]
 80047c2:	4632      	mov	r2, r6
 80047c4:	4653      	mov	r3, sl
 80047c6:	ec45 4b10 	vmov	d0, r4, r5
 80047ca:	f001 fda9 	bl	8006320 <_dtoa_r>
 80047ce:	2f47      	cmp	r7, #71	; 0x47
 80047d0:	4680      	mov	r8, r0
 80047d2:	d102      	bne.n	80047da <__cvt+0x62>
 80047d4:	f019 0f01 	tst.w	r9, #1
 80047d8:	d026      	beq.n	8004828 <__cvt+0xb0>
 80047da:	2f46      	cmp	r7, #70	; 0x46
 80047dc:	eb08 0906 	add.w	r9, r8, r6
 80047e0:	d111      	bne.n	8004806 <__cvt+0x8e>
 80047e2:	f898 3000 	ldrb.w	r3, [r8]
 80047e6:	2b30      	cmp	r3, #48	; 0x30
 80047e8:	d10a      	bne.n	8004800 <__cvt+0x88>
 80047ea:	2200      	movs	r2, #0
 80047ec:	2300      	movs	r3, #0
 80047ee:	4620      	mov	r0, r4
 80047f0:	4629      	mov	r1, r5
 80047f2:	f7fc f969 	bl	8000ac8 <__aeabi_dcmpeq>
 80047f6:	b918      	cbnz	r0, 8004800 <__cvt+0x88>
 80047f8:	f1c6 0601 	rsb	r6, r6, #1
 80047fc:	f8ca 6000 	str.w	r6, [sl]
 8004800:	f8da 3000 	ldr.w	r3, [sl]
 8004804:	4499      	add	r9, r3
 8004806:	2200      	movs	r2, #0
 8004808:	2300      	movs	r3, #0
 800480a:	4620      	mov	r0, r4
 800480c:	4629      	mov	r1, r5
 800480e:	f7fc f95b 	bl	8000ac8 <__aeabi_dcmpeq>
 8004812:	b938      	cbnz	r0, 8004824 <__cvt+0xac>
 8004814:	2230      	movs	r2, #48	; 0x30
 8004816:	9b03      	ldr	r3, [sp, #12]
 8004818:	454b      	cmp	r3, r9
 800481a:	d205      	bcs.n	8004828 <__cvt+0xb0>
 800481c:	1c59      	adds	r1, r3, #1
 800481e:	9103      	str	r1, [sp, #12]
 8004820:	701a      	strb	r2, [r3, #0]
 8004822:	e7f8      	b.n	8004816 <__cvt+0x9e>
 8004824:	f8cd 900c 	str.w	r9, [sp, #12]
 8004828:	9b03      	ldr	r3, [sp, #12]
 800482a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800482c:	eba3 0308 	sub.w	r3, r3, r8
 8004830:	4640      	mov	r0, r8
 8004832:	6013      	str	r3, [r2, #0]
 8004834:	b004      	add	sp, #16
 8004836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800483a <__exponent>:
 800483a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800483c:	2900      	cmp	r1, #0
 800483e:	4604      	mov	r4, r0
 8004840:	bfba      	itte	lt
 8004842:	4249      	neglt	r1, r1
 8004844:	232d      	movlt	r3, #45	; 0x2d
 8004846:	232b      	movge	r3, #43	; 0x2b
 8004848:	2909      	cmp	r1, #9
 800484a:	f804 2b02 	strb.w	r2, [r4], #2
 800484e:	7043      	strb	r3, [r0, #1]
 8004850:	dd20      	ble.n	8004894 <__exponent+0x5a>
 8004852:	f10d 0307 	add.w	r3, sp, #7
 8004856:	461f      	mov	r7, r3
 8004858:	260a      	movs	r6, #10
 800485a:	fb91 f5f6 	sdiv	r5, r1, r6
 800485e:	fb06 1115 	mls	r1, r6, r5, r1
 8004862:	3130      	adds	r1, #48	; 0x30
 8004864:	2d09      	cmp	r5, #9
 8004866:	f803 1c01 	strb.w	r1, [r3, #-1]
 800486a:	f103 32ff 	add.w	r2, r3, #4294967295
 800486e:	4629      	mov	r1, r5
 8004870:	dc09      	bgt.n	8004886 <__exponent+0x4c>
 8004872:	3130      	adds	r1, #48	; 0x30
 8004874:	3b02      	subs	r3, #2
 8004876:	f802 1c01 	strb.w	r1, [r2, #-1]
 800487a:	42bb      	cmp	r3, r7
 800487c:	4622      	mov	r2, r4
 800487e:	d304      	bcc.n	800488a <__exponent+0x50>
 8004880:	1a10      	subs	r0, r2, r0
 8004882:	b003      	add	sp, #12
 8004884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004886:	4613      	mov	r3, r2
 8004888:	e7e7      	b.n	800485a <__exponent+0x20>
 800488a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800488e:	f804 2b01 	strb.w	r2, [r4], #1
 8004892:	e7f2      	b.n	800487a <__exponent+0x40>
 8004894:	2330      	movs	r3, #48	; 0x30
 8004896:	4419      	add	r1, r3
 8004898:	7083      	strb	r3, [r0, #2]
 800489a:	1d02      	adds	r2, r0, #4
 800489c:	70c1      	strb	r1, [r0, #3]
 800489e:	e7ef      	b.n	8004880 <__exponent+0x46>

080048a0 <_printf_float>:
 80048a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048a4:	b08d      	sub	sp, #52	; 0x34
 80048a6:	460c      	mov	r4, r1
 80048a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80048ac:	4616      	mov	r6, r2
 80048ae:	461f      	mov	r7, r3
 80048b0:	4605      	mov	r5, r0
 80048b2:	f002 fe19 	bl	80074e8 <_localeconv_r>
 80048b6:	6803      	ldr	r3, [r0, #0]
 80048b8:	9304      	str	r3, [sp, #16]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7fb fc88 	bl	80001d0 <strlen>
 80048c0:	2300      	movs	r3, #0
 80048c2:	930a      	str	r3, [sp, #40]	; 0x28
 80048c4:	f8d8 3000 	ldr.w	r3, [r8]
 80048c8:	9005      	str	r0, [sp, #20]
 80048ca:	3307      	adds	r3, #7
 80048cc:	f023 0307 	bic.w	r3, r3, #7
 80048d0:	f103 0208 	add.w	r2, r3, #8
 80048d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80048d8:	f8d4 b000 	ldr.w	fp, [r4]
 80048dc:	f8c8 2000 	str.w	r2, [r8]
 80048e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80048e8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80048ec:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80048f0:	9307      	str	r3, [sp, #28]
 80048f2:	f8cd 8018 	str.w	r8, [sp, #24]
 80048f6:	f04f 32ff 	mov.w	r2, #4294967295
 80048fa:	4ba7      	ldr	r3, [pc, #668]	; (8004b98 <_printf_float+0x2f8>)
 80048fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004900:	f7fc f914 	bl	8000b2c <__aeabi_dcmpun>
 8004904:	bb70      	cbnz	r0, 8004964 <_printf_float+0xc4>
 8004906:	f04f 32ff 	mov.w	r2, #4294967295
 800490a:	4ba3      	ldr	r3, [pc, #652]	; (8004b98 <_printf_float+0x2f8>)
 800490c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004910:	f7fc f8ee 	bl	8000af0 <__aeabi_dcmple>
 8004914:	bb30      	cbnz	r0, 8004964 <_printf_float+0xc4>
 8004916:	2200      	movs	r2, #0
 8004918:	2300      	movs	r3, #0
 800491a:	4640      	mov	r0, r8
 800491c:	4649      	mov	r1, r9
 800491e:	f7fc f8dd 	bl	8000adc <__aeabi_dcmplt>
 8004922:	b110      	cbz	r0, 800492a <_printf_float+0x8a>
 8004924:	232d      	movs	r3, #45	; 0x2d
 8004926:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800492a:	4a9c      	ldr	r2, [pc, #624]	; (8004b9c <_printf_float+0x2fc>)
 800492c:	4b9c      	ldr	r3, [pc, #624]	; (8004ba0 <_printf_float+0x300>)
 800492e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004932:	bf8c      	ite	hi
 8004934:	4690      	movhi	r8, r2
 8004936:	4698      	movls	r8, r3
 8004938:	2303      	movs	r3, #3
 800493a:	f02b 0204 	bic.w	r2, fp, #4
 800493e:	6123      	str	r3, [r4, #16]
 8004940:	6022      	str	r2, [r4, #0]
 8004942:	f04f 0900 	mov.w	r9, #0
 8004946:	9700      	str	r7, [sp, #0]
 8004948:	4633      	mov	r3, r6
 800494a:	aa0b      	add	r2, sp, #44	; 0x2c
 800494c:	4621      	mov	r1, r4
 800494e:	4628      	mov	r0, r5
 8004950:	f000 f9e6 	bl	8004d20 <_printf_common>
 8004954:	3001      	adds	r0, #1
 8004956:	f040 808d 	bne.w	8004a74 <_printf_float+0x1d4>
 800495a:	f04f 30ff 	mov.w	r0, #4294967295
 800495e:	b00d      	add	sp, #52	; 0x34
 8004960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004964:	4642      	mov	r2, r8
 8004966:	464b      	mov	r3, r9
 8004968:	4640      	mov	r0, r8
 800496a:	4649      	mov	r1, r9
 800496c:	f7fc f8de 	bl	8000b2c <__aeabi_dcmpun>
 8004970:	b110      	cbz	r0, 8004978 <_printf_float+0xd8>
 8004972:	4a8c      	ldr	r2, [pc, #560]	; (8004ba4 <_printf_float+0x304>)
 8004974:	4b8c      	ldr	r3, [pc, #560]	; (8004ba8 <_printf_float+0x308>)
 8004976:	e7da      	b.n	800492e <_printf_float+0x8e>
 8004978:	6861      	ldr	r1, [r4, #4]
 800497a:	1c4b      	adds	r3, r1, #1
 800497c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004980:	a80a      	add	r0, sp, #40	; 0x28
 8004982:	d13e      	bne.n	8004a02 <_printf_float+0x162>
 8004984:	2306      	movs	r3, #6
 8004986:	6063      	str	r3, [r4, #4]
 8004988:	2300      	movs	r3, #0
 800498a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800498e:	ab09      	add	r3, sp, #36	; 0x24
 8004990:	9300      	str	r3, [sp, #0]
 8004992:	ec49 8b10 	vmov	d0, r8, r9
 8004996:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800499a:	6022      	str	r2, [r4, #0]
 800499c:	f8cd a004 	str.w	sl, [sp, #4]
 80049a0:	6861      	ldr	r1, [r4, #4]
 80049a2:	4628      	mov	r0, r5
 80049a4:	f7ff fee8 	bl	8004778 <__cvt>
 80049a8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80049ac:	2b47      	cmp	r3, #71	; 0x47
 80049ae:	4680      	mov	r8, r0
 80049b0:	d109      	bne.n	80049c6 <_printf_float+0x126>
 80049b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049b4:	1cd8      	adds	r0, r3, #3
 80049b6:	db02      	blt.n	80049be <_printf_float+0x11e>
 80049b8:	6862      	ldr	r2, [r4, #4]
 80049ba:	4293      	cmp	r3, r2
 80049bc:	dd47      	ble.n	8004a4e <_printf_float+0x1ae>
 80049be:	f1aa 0a02 	sub.w	sl, sl, #2
 80049c2:	fa5f fa8a 	uxtb.w	sl, sl
 80049c6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80049ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049cc:	d824      	bhi.n	8004a18 <_printf_float+0x178>
 80049ce:	3901      	subs	r1, #1
 80049d0:	4652      	mov	r2, sl
 80049d2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80049d6:	9109      	str	r1, [sp, #36]	; 0x24
 80049d8:	f7ff ff2f 	bl	800483a <__exponent>
 80049dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049de:	1813      	adds	r3, r2, r0
 80049e0:	2a01      	cmp	r2, #1
 80049e2:	4681      	mov	r9, r0
 80049e4:	6123      	str	r3, [r4, #16]
 80049e6:	dc02      	bgt.n	80049ee <_printf_float+0x14e>
 80049e8:	6822      	ldr	r2, [r4, #0]
 80049ea:	07d1      	lsls	r1, r2, #31
 80049ec:	d501      	bpl.n	80049f2 <_printf_float+0x152>
 80049ee:	3301      	adds	r3, #1
 80049f0:	6123      	str	r3, [r4, #16]
 80049f2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d0a5      	beq.n	8004946 <_printf_float+0xa6>
 80049fa:	232d      	movs	r3, #45	; 0x2d
 80049fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a00:	e7a1      	b.n	8004946 <_printf_float+0xa6>
 8004a02:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004a06:	f000 8177 	beq.w	8004cf8 <_printf_float+0x458>
 8004a0a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004a0e:	d1bb      	bne.n	8004988 <_printf_float+0xe8>
 8004a10:	2900      	cmp	r1, #0
 8004a12:	d1b9      	bne.n	8004988 <_printf_float+0xe8>
 8004a14:	2301      	movs	r3, #1
 8004a16:	e7b6      	b.n	8004986 <_printf_float+0xe6>
 8004a18:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004a1c:	d119      	bne.n	8004a52 <_printf_float+0x1b2>
 8004a1e:	2900      	cmp	r1, #0
 8004a20:	6863      	ldr	r3, [r4, #4]
 8004a22:	dd0c      	ble.n	8004a3e <_printf_float+0x19e>
 8004a24:	6121      	str	r1, [r4, #16]
 8004a26:	b913      	cbnz	r3, 8004a2e <_printf_float+0x18e>
 8004a28:	6822      	ldr	r2, [r4, #0]
 8004a2a:	07d2      	lsls	r2, r2, #31
 8004a2c:	d502      	bpl.n	8004a34 <_printf_float+0x194>
 8004a2e:	3301      	adds	r3, #1
 8004a30:	440b      	add	r3, r1
 8004a32:	6123      	str	r3, [r4, #16]
 8004a34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a36:	65a3      	str	r3, [r4, #88]	; 0x58
 8004a38:	f04f 0900 	mov.w	r9, #0
 8004a3c:	e7d9      	b.n	80049f2 <_printf_float+0x152>
 8004a3e:	b913      	cbnz	r3, 8004a46 <_printf_float+0x1a6>
 8004a40:	6822      	ldr	r2, [r4, #0]
 8004a42:	07d0      	lsls	r0, r2, #31
 8004a44:	d501      	bpl.n	8004a4a <_printf_float+0x1aa>
 8004a46:	3302      	adds	r3, #2
 8004a48:	e7f3      	b.n	8004a32 <_printf_float+0x192>
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e7f1      	b.n	8004a32 <_printf_float+0x192>
 8004a4e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004a52:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004a56:	4293      	cmp	r3, r2
 8004a58:	db05      	blt.n	8004a66 <_printf_float+0x1c6>
 8004a5a:	6822      	ldr	r2, [r4, #0]
 8004a5c:	6123      	str	r3, [r4, #16]
 8004a5e:	07d1      	lsls	r1, r2, #31
 8004a60:	d5e8      	bpl.n	8004a34 <_printf_float+0x194>
 8004a62:	3301      	adds	r3, #1
 8004a64:	e7e5      	b.n	8004a32 <_printf_float+0x192>
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	bfd4      	ite	le
 8004a6a:	f1c3 0302 	rsble	r3, r3, #2
 8004a6e:	2301      	movgt	r3, #1
 8004a70:	4413      	add	r3, r2
 8004a72:	e7de      	b.n	8004a32 <_printf_float+0x192>
 8004a74:	6823      	ldr	r3, [r4, #0]
 8004a76:	055a      	lsls	r2, r3, #21
 8004a78:	d407      	bmi.n	8004a8a <_printf_float+0x1ea>
 8004a7a:	6923      	ldr	r3, [r4, #16]
 8004a7c:	4642      	mov	r2, r8
 8004a7e:	4631      	mov	r1, r6
 8004a80:	4628      	mov	r0, r5
 8004a82:	47b8      	blx	r7
 8004a84:	3001      	adds	r0, #1
 8004a86:	d12b      	bne.n	8004ae0 <_printf_float+0x240>
 8004a88:	e767      	b.n	800495a <_printf_float+0xba>
 8004a8a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004a8e:	f240 80dc 	bls.w	8004c4a <_printf_float+0x3aa>
 8004a92:	2200      	movs	r2, #0
 8004a94:	2300      	movs	r3, #0
 8004a96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a9a:	f7fc f815 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a9e:	2800      	cmp	r0, #0
 8004aa0:	d033      	beq.n	8004b0a <_printf_float+0x26a>
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	4a41      	ldr	r2, [pc, #260]	; (8004bac <_printf_float+0x30c>)
 8004aa6:	4631      	mov	r1, r6
 8004aa8:	4628      	mov	r0, r5
 8004aaa:	47b8      	blx	r7
 8004aac:	3001      	adds	r0, #1
 8004aae:	f43f af54 	beq.w	800495a <_printf_float+0xba>
 8004ab2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	db02      	blt.n	8004ac0 <_printf_float+0x220>
 8004aba:	6823      	ldr	r3, [r4, #0]
 8004abc:	07d8      	lsls	r0, r3, #31
 8004abe:	d50f      	bpl.n	8004ae0 <_printf_float+0x240>
 8004ac0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ac4:	4631      	mov	r1, r6
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	47b8      	blx	r7
 8004aca:	3001      	adds	r0, #1
 8004acc:	f43f af45 	beq.w	800495a <_printf_float+0xba>
 8004ad0:	f04f 0800 	mov.w	r8, #0
 8004ad4:	f104 091a 	add.w	r9, r4, #26
 8004ad8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ada:	3b01      	subs	r3, #1
 8004adc:	4543      	cmp	r3, r8
 8004ade:	dc09      	bgt.n	8004af4 <_printf_float+0x254>
 8004ae0:	6823      	ldr	r3, [r4, #0]
 8004ae2:	079b      	lsls	r3, r3, #30
 8004ae4:	f100 8103 	bmi.w	8004cee <_printf_float+0x44e>
 8004ae8:	68e0      	ldr	r0, [r4, #12]
 8004aea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004aec:	4298      	cmp	r0, r3
 8004aee:	bfb8      	it	lt
 8004af0:	4618      	movlt	r0, r3
 8004af2:	e734      	b.n	800495e <_printf_float+0xbe>
 8004af4:	2301      	movs	r3, #1
 8004af6:	464a      	mov	r2, r9
 8004af8:	4631      	mov	r1, r6
 8004afa:	4628      	mov	r0, r5
 8004afc:	47b8      	blx	r7
 8004afe:	3001      	adds	r0, #1
 8004b00:	f43f af2b 	beq.w	800495a <_printf_float+0xba>
 8004b04:	f108 0801 	add.w	r8, r8, #1
 8004b08:	e7e6      	b.n	8004ad8 <_printf_float+0x238>
 8004b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	dc2b      	bgt.n	8004b68 <_printf_float+0x2c8>
 8004b10:	2301      	movs	r3, #1
 8004b12:	4a26      	ldr	r2, [pc, #152]	; (8004bac <_printf_float+0x30c>)
 8004b14:	4631      	mov	r1, r6
 8004b16:	4628      	mov	r0, r5
 8004b18:	47b8      	blx	r7
 8004b1a:	3001      	adds	r0, #1
 8004b1c:	f43f af1d 	beq.w	800495a <_printf_float+0xba>
 8004b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b22:	b923      	cbnz	r3, 8004b2e <_printf_float+0x28e>
 8004b24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b26:	b913      	cbnz	r3, 8004b2e <_printf_float+0x28e>
 8004b28:	6823      	ldr	r3, [r4, #0]
 8004b2a:	07d9      	lsls	r1, r3, #31
 8004b2c:	d5d8      	bpl.n	8004ae0 <_printf_float+0x240>
 8004b2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b32:	4631      	mov	r1, r6
 8004b34:	4628      	mov	r0, r5
 8004b36:	47b8      	blx	r7
 8004b38:	3001      	adds	r0, #1
 8004b3a:	f43f af0e 	beq.w	800495a <_printf_float+0xba>
 8004b3e:	f04f 0900 	mov.w	r9, #0
 8004b42:	f104 0a1a 	add.w	sl, r4, #26
 8004b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b48:	425b      	negs	r3, r3
 8004b4a:	454b      	cmp	r3, r9
 8004b4c:	dc01      	bgt.n	8004b52 <_printf_float+0x2b2>
 8004b4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b50:	e794      	b.n	8004a7c <_printf_float+0x1dc>
 8004b52:	2301      	movs	r3, #1
 8004b54:	4652      	mov	r2, sl
 8004b56:	4631      	mov	r1, r6
 8004b58:	4628      	mov	r0, r5
 8004b5a:	47b8      	blx	r7
 8004b5c:	3001      	adds	r0, #1
 8004b5e:	f43f aefc 	beq.w	800495a <_printf_float+0xba>
 8004b62:	f109 0901 	add.w	r9, r9, #1
 8004b66:	e7ee      	b.n	8004b46 <_printf_float+0x2a6>
 8004b68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b6a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	bfa8      	it	ge
 8004b70:	461a      	movge	r2, r3
 8004b72:	2a00      	cmp	r2, #0
 8004b74:	4691      	mov	r9, r2
 8004b76:	dd07      	ble.n	8004b88 <_printf_float+0x2e8>
 8004b78:	4613      	mov	r3, r2
 8004b7a:	4631      	mov	r1, r6
 8004b7c:	4642      	mov	r2, r8
 8004b7e:	4628      	mov	r0, r5
 8004b80:	47b8      	blx	r7
 8004b82:	3001      	adds	r0, #1
 8004b84:	f43f aee9 	beq.w	800495a <_printf_float+0xba>
 8004b88:	f104 031a 	add.w	r3, r4, #26
 8004b8c:	f04f 0b00 	mov.w	fp, #0
 8004b90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b94:	9306      	str	r3, [sp, #24]
 8004b96:	e015      	b.n	8004bc4 <_printf_float+0x324>
 8004b98:	7fefffff 	.word	0x7fefffff
 8004b9c:	080087cd 	.word	0x080087cd
 8004ba0:	080087c9 	.word	0x080087c9
 8004ba4:	080087d5 	.word	0x080087d5
 8004ba8:	080087d1 	.word	0x080087d1
 8004bac:	080087d9 	.word	0x080087d9
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	9a06      	ldr	r2, [sp, #24]
 8004bb4:	4631      	mov	r1, r6
 8004bb6:	4628      	mov	r0, r5
 8004bb8:	47b8      	blx	r7
 8004bba:	3001      	adds	r0, #1
 8004bbc:	f43f aecd 	beq.w	800495a <_printf_float+0xba>
 8004bc0:	f10b 0b01 	add.w	fp, fp, #1
 8004bc4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004bc8:	ebaa 0309 	sub.w	r3, sl, r9
 8004bcc:	455b      	cmp	r3, fp
 8004bce:	dcef      	bgt.n	8004bb0 <_printf_float+0x310>
 8004bd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	44d0      	add	r8, sl
 8004bd8:	db15      	blt.n	8004c06 <_printf_float+0x366>
 8004bda:	6823      	ldr	r3, [r4, #0]
 8004bdc:	07da      	lsls	r2, r3, #31
 8004bde:	d412      	bmi.n	8004c06 <_printf_float+0x366>
 8004be0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004be2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004be4:	eba3 020a 	sub.w	r2, r3, sl
 8004be8:	eba3 0a01 	sub.w	sl, r3, r1
 8004bec:	4592      	cmp	sl, r2
 8004bee:	bfa8      	it	ge
 8004bf0:	4692      	movge	sl, r2
 8004bf2:	f1ba 0f00 	cmp.w	sl, #0
 8004bf6:	dc0e      	bgt.n	8004c16 <_printf_float+0x376>
 8004bf8:	f04f 0800 	mov.w	r8, #0
 8004bfc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004c00:	f104 091a 	add.w	r9, r4, #26
 8004c04:	e019      	b.n	8004c3a <_printf_float+0x39a>
 8004c06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c0a:	4631      	mov	r1, r6
 8004c0c:	4628      	mov	r0, r5
 8004c0e:	47b8      	blx	r7
 8004c10:	3001      	adds	r0, #1
 8004c12:	d1e5      	bne.n	8004be0 <_printf_float+0x340>
 8004c14:	e6a1      	b.n	800495a <_printf_float+0xba>
 8004c16:	4653      	mov	r3, sl
 8004c18:	4642      	mov	r2, r8
 8004c1a:	4631      	mov	r1, r6
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	47b8      	blx	r7
 8004c20:	3001      	adds	r0, #1
 8004c22:	d1e9      	bne.n	8004bf8 <_printf_float+0x358>
 8004c24:	e699      	b.n	800495a <_printf_float+0xba>
 8004c26:	2301      	movs	r3, #1
 8004c28:	464a      	mov	r2, r9
 8004c2a:	4631      	mov	r1, r6
 8004c2c:	4628      	mov	r0, r5
 8004c2e:	47b8      	blx	r7
 8004c30:	3001      	adds	r0, #1
 8004c32:	f43f ae92 	beq.w	800495a <_printf_float+0xba>
 8004c36:	f108 0801 	add.w	r8, r8, #1
 8004c3a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c3e:	1a9b      	subs	r3, r3, r2
 8004c40:	eba3 030a 	sub.w	r3, r3, sl
 8004c44:	4543      	cmp	r3, r8
 8004c46:	dcee      	bgt.n	8004c26 <_printf_float+0x386>
 8004c48:	e74a      	b.n	8004ae0 <_printf_float+0x240>
 8004c4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c4c:	2a01      	cmp	r2, #1
 8004c4e:	dc01      	bgt.n	8004c54 <_printf_float+0x3b4>
 8004c50:	07db      	lsls	r3, r3, #31
 8004c52:	d53a      	bpl.n	8004cca <_printf_float+0x42a>
 8004c54:	2301      	movs	r3, #1
 8004c56:	4642      	mov	r2, r8
 8004c58:	4631      	mov	r1, r6
 8004c5a:	4628      	mov	r0, r5
 8004c5c:	47b8      	blx	r7
 8004c5e:	3001      	adds	r0, #1
 8004c60:	f43f ae7b 	beq.w	800495a <_printf_float+0xba>
 8004c64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c68:	4631      	mov	r1, r6
 8004c6a:	4628      	mov	r0, r5
 8004c6c:	47b8      	blx	r7
 8004c6e:	3001      	adds	r0, #1
 8004c70:	f108 0801 	add.w	r8, r8, #1
 8004c74:	f43f ae71 	beq.w	800495a <_printf_float+0xba>
 8004c78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f103 3aff 	add.w	sl, r3, #4294967295
 8004c80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004c84:	2300      	movs	r3, #0
 8004c86:	f7fb ff1f 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c8a:	b9c8      	cbnz	r0, 8004cc0 <_printf_float+0x420>
 8004c8c:	4653      	mov	r3, sl
 8004c8e:	4642      	mov	r2, r8
 8004c90:	4631      	mov	r1, r6
 8004c92:	4628      	mov	r0, r5
 8004c94:	47b8      	blx	r7
 8004c96:	3001      	adds	r0, #1
 8004c98:	d10e      	bne.n	8004cb8 <_printf_float+0x418>
 8004c9a:	e65e      	b.n	800495a <_printf_float+0xba>
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	4652      	mov	r2, sl
 8004ca0:	4631      	mov	r1, r6
 8004ca2:	4628      	mov	r0, r5
 8004ca4:	47b8      	blx	r7
 8004ca6:	3001      	adds	r0, #1
 8004ca8:	f43f ae57 	beq.w	800495a <_printf_float+0xba>
 8004cac:	f108 0801 	add.w	r8, r8, #1
 8004cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	4543      	cmp	r3, r8
 8004cb6:	dcf1      	bgt.n	8004c9c <_printf_float+0x3fc>
 8004cb8:	464b      	mov	r3, r9
 8004cba:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004cbe:	e6de      	b.n	8004a7e <_printf_float+0x1de>
 8004cc0:	f04f 0800 	mov.w	r8, #0
 8004cc4:	f104 0a1a 	add.w	sl, r4, #26
 8004cc8:	e7f2      	b.n	8004cb0 <_printf_float+0x410>
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e7df      	b.n	8004c8e <_printf_float+0x3ee>
 8004cce:	2301      	movs	r3, #1
 8004cd0:	464a      	mov	r2, r9
 8004cd2:	4631      	mov	r1, r6
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	47b8      	blx	r7
 8004cd8:	3001      	adds	r0, #1
 8004cda:	f43f ae3e 	beq.w	800495a <_printf_float+0xba>
 8004cde:	f108 0801 	add.w	r8, r8, #1
 8004ce2:	68e3      	ldr	r3, [r4, #12]
 8004ce4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004ce6:	1a9b      	subs	r3, r3, r2
 8004ce8:	4543      	cmp	r3, r8
 8004cea:	dcf0      	bgt.n	8004cce <_printf_float+0x42e>
 8004cec:	e6fc      	b.n	8004ae8 <_printf_float+0x248>
 8004cee:	f04f 0800 	mov.w	r8, #0
 8004cf2:	f104 0919 	add.w	r9, r4, #25
 8004cf6:	e7f4      	b.n	8004ce2 <_printf_float+0x442>
 8004cf8:	2900      	cmp	r1, #0
 8004cfa:	f43f ae8b 	beq.w	8004a14 <_printf_float+0x174>
 8004cfe:	2300      	movs	r3, #0
 8004d00:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004d04:	ab09      	add	r3, sp, #36	; 0x24
 8004d06:	9300      	str	r3, [sp, #0]
 8004d08:	ec49 8b10 	vmov	d0, r8, r9
 8004d0c:	6022      	str	r2, [r4, #0]
 8004d0e:	f8cd a004 	str.w	sl, [sp, #4]
 8004d12:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004d16:	4628      	mov	r0, r5
 8004d18:	f7ff fd2e 	bl	8004778 <__cvt>
 8004d1c:	4680      	mov	r8, r0
 8004d1e:	e648      	b.n	80049b2 <_printf_float+0x112>

08004d20 <_printf_common>:
 8004d20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d24:	4691      	mov	r9, r2
 8004d26:	461f      	mov	r7, r3
 8004d28:	688a      	ldr	r2, [r1, #8]
 8004d2a:	690b      	ldr	r3, [r1, #16]
 8004d2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d30:	4293      	cmp	r3, r2
 8004d32:	bfb8      	it	lt
 8004d34:	4613      	movlt	r3, r2
 8004d36:	f8c9 3000 	str.w	r3, [r9]
 8004d3a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d3e:	4606      	mov	r6, r0
 8004d40:	460c      	mov	r4, r1
 8004d42:	b112      	cbz	r2, 8004d4a <_printf_common+0x2a>
 8004d44:	3301      	adds	r3, #1
 8004d46:	f8c9 3000 	str.w	r3, [r9]
 8004d4a:	6823      	ldr	r3, [r4, #0]
 8004d4c:	0699      	lsls	r1, r3, #26
 8004d4e:	bf42      	ittt	mi
 8004d50:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004d54:	3302      	addmi	r3, #2
 8004d56:	f8c9 3000 	strmi.w	r3, [r9]
 8004d5a:	6825      	ldr	r5, [r4, #0]
 8004d5c:	f015 0506 	ands.w	r5, r5, #6
 8004d60:	d107      	bne.n	8004d72 <_printf_common+0x52>
 8004d62:	f104 0a19 	add.w	sl, r4, #25
 8004d66:	68e3      	ldr	r3, [r4, #12]
 8004d68:	f8d9 2000 	ldr.w	r2, [r9]
 8004d6c:	1a9b      	subs	r3, r3, r2
 8004d6e:	42ab      	cmp	r3, r5
 8004d70:	dc28      	bgt.n	8004dc4 <_printf_common+0xa4>
 8004d72:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004d76:	6822      	ldr	r2, [r4, #0]
 8004d78:	3300      	adds	r3, #0
 8004d7a:	bf18      	it	ne
 8004d7c:	2301      	movne	r3, #1
 8004d7e:	0692      	lsls	r2, r2, #26
 8004d80:	d42d      	bmi.n	8004dde <_printf_common+0xbe>
 8004d82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d86:	4639      	mov	r1, r7
 8004d88:	4630      	mov	r0, r6
 8004d8a:	47c0      	blx	r8
 8004d8c:	3001      	adds	r0, #1
 8004d8e:	d020      	beq.n	8004dd2 <_printf_common+0xb2>
 8004d90:	6823      	ldr	r3, [r4, #0]
 8004d92:	68e5      	ldr	r5, [r4, #12]
 8004d94:	f8d9 2000 	ldr.w	r2, [r9]
 8004d98:	f003 0306 	and.w	r3, r3, #6
 8004d9c:	2b04      	cmp	r3, #4
 8004d9e:	bf08      	it	eq
 8004da0:	1aad      	subeq	r5, r5, r2
 8004da2:	68a3      	ldr	r3, [r4, #8]
 8004da4:	6922      	ldr	r2, [r4, #16]
 8004da6:	bf0c      	ite	eq
 8004da8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004dac:	2500      	movne	r5, #0
 8004dae:	4293      	cmp	r3, r2
 8004db0:	bfc4      	itt	gt
 8004db2:	1a9b      	subgt	r3, r3, r2
 8004db4:	18ed      	addgt	r5, r5, r3
 8004db6:	f04f 0900 	mov.w	r9, #0
 8004dba:	341a      	adds	r4, #26
 8004dbc:	454d      	cmp	r5, r9
 8004dbe:	d11a      	bne.n	8004df6 <_printf_common+0xd6>
 8004dc0:	2000      	movs	r0, #0
 8004dc2:	e008      	b.n	8004dd6 <_printf_common+0xb6>
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	4652      	mov	r2, sl
 8004dc8:	4639      	mov	r1, r7
 8004dca:	4630      	mov	r0, r6
 8004dcc:	47c0      	blx	r8
 8004dce:	3001      	adds	r0, #1
 8004dd0:	d103      	bne.n	8004dda <_printf_common+0xba>
 8004dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8004dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dda:	3501      	adds	r5, #1
 8004ddc:	e7c3      	b.n	8004d66 <_printf_common+0x46>
 8004dde:	18e1      	adds	r1, r4, r3
 8004de0:	1c5a      	adds	r2, r3, #1
 8004de2:	2030      	movs	r0, #48	; 0x30
 8004de4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004de8:	4422      	add	r2, r4
 8004dea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004dee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004df2:	3302      	adds	r3, #2
 8004df4:	e7c5      	b.n	8004d82 <_printf_common+0x62>
 8004df6:	2301      	movs	r3, #1
 8004df8:	4622      	mov	r2, r4
 8004dfa:	4639      	mov	r1, r7
 8004dfc:	4630      	mov	r0, r6
 8004dfe:	47c0      	blx	r8
 8004e00:	3001      	adds	r0, #1
 8004e02:	d0e6      	beq.n	8004dd2 <_printf_common+0xb2>
 8004e04:	f109 0901 	add.w	r9, r9, #1
 8004e08:	e7d8      	b.n	8004dbc <_printf_common+0x9c>
	...

08004e0c <_printf_i>:
 8004e0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e10:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004e14:	460c      	mov	r4, r1
 8004e16:	7e09      	ldrb	r1, [r1, #24]
 8004e18:	b085      	sub	sp, #20
 8004e1a:	296e      	cmp	r1, #110	; 0x6e
 8004e1c:	4617      	mov	r7, r2
 8004e1e:	4606      	mov	r6, r0
 8004e20:	4698      	mov	r8, r3
 8004e22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e24:	f000 80b3 	beq.w	8004f8e <_printf_i+0x182>
 8004e28:	d822      	bhi.n	8004e70 <_printf_i+0x64>
 8004e2a:	2963      	cmp	r1, #99	; 0x63
 8004e2c:	d036      	beq.n	8004e9c <_printf_i+0x90>
 8004e2e:	d80a      	bhi.n	8004e46 <_printf_i+0x3a>
 8004e30:	2900      	cmp	r1, #0
 8004e32:	f000 80b9 	beq.w	8004fa8 <_printf_i+0x19c>
 8004e36:	2958      	cmp	r1, #88	; 0x58
 8004e38:	f000 8083 	beq.w	8004f42 <_printf_i+0x136>
 8004e3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e40:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004e44:	e032      	b.n	8004eac <_printf_i+0xa0>
 8004e46:	2964      	cmp	r1, #100	; 0x64
 8004e48:	d001      	beq.n	8004e4e <_printf_i+0x42>
 8004e4a:	2969      	cmp	r1, #105	; 0x69
 8004e4c:	d1f6      	bne.n	8004e3c <_printf_i+0x30>
 8004e4e:	6820      	ldr	r0, [r4, #0]
 8004e50:	6813      	ldr	r3, [r2, #0]
 8004e52:	0605      	lsls	r5, r0, #24
 8004e54:	f103 0104 	add.w	r1, r3, #4
 8004e58:	d52a      	bpl.n	8004eb0 <_printf_i+0xa4>
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6011      	str	r1, [r2, #0]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	da03      	bge.n	8004e6a <_printf_i+0x5e>
 8004e62:	222d      	movs	r2, #45	; 0x2d
 8004e64:	425b      	negs	r3, r3
 8004e66:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004e6a:	486f      	ldr	r0, [pc, #444]	; (8005028 <_printf_i+0x21c>)
 8004e6c:	220a      	movs	r2, #10
 8004e6e:	e039      	b.n	8004ee4 <_printf_i+0xd8>
 8004e70:	2973      	cmp	r1, #115	; 0x73
 8004e72:	f000 809d 	beq.w	8004fb0 <_printf_i+0x1a4>
 8004e76:	d808      	bhi.n	8004e8a <_printf_i+0x7e>
 8004e78:	296f      	cmp	r1, #111	; 0x6f
 8004e7a:	d020      	beq.n	8004ebe <_printf_i+0xb2>
 8004e7c:	2970      	cmp	r1, #112	; 0x70
 8004e7e:	d1dd      	bne.n	8004e3c <_printf_i+0x30>
 8004e80:	6823      	ldr	r3, [r4, #0]
 8004e82:	f043 0320 	orr.w	r3, r3, #32
 8004e86:	6023      	str	r3, [r4, #0]
 8004e88:	e003      	b.n	8004e92 <_printf_i+0x86>
 8004e8a:	2975      	cmp	r1, #117	; 0x75
 8004e8c:	d017      	beq.n	8004ebe <_printf_i+0xb2>
 8004e8e:	2978      	cmp	r1, #120	; 0x78
 8004e90:	d1d4      	bne.n	8004e3c <_printf_i+0x30>
 8004e92:	2378      	movs	r3, #120	; 0x78
 8004e94:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e98:	4864      	ldr	r0, [pc, #400]	; (800502c <_printf_i+0x220>)
 8004e9a:	e055      	b.n	8004f48 <_printf_i+0x13c>
 8004e9c:	6813      	ldr	r3, [r2, #0]
 8004e9e:	1d19      	adds	r1, r3, #4
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	6011      	str	r1, [r2, #0]
 8004ea4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ea8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004eac:	2301      	movs	r3, #1
 8004eae:	e08c      	b.n	8004fca <_printf_i+0x1be>
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	6011      	str	r1, [r2, #0]
 8004eb4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004eb8:	bf18      	it	ne
 8004eba:	b21b      	sxthne	r3, r3
 8004ebc:	e7cf      	b.n	8004e5e <_printf_i+0x52>
 8004ebe:	6813      	ldr	r3, [r2, #0]
 8004ec0:	6825      	ldr	r5, [r4, #0]
 8004ec2:	1d18      	adds	r0, r3, #4
 8004ec4:	6010      	str	r0, [r2, #0]
 8004ec6:	0628      	lsls	r0, r5, #24
 8004ec8:	d501      	bpl.n	8004ece <_printf_i+0xc2>
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	e002      	b.n	8004ed4 <_printf_i+0xc8>
 8004ece:	0668      	lsls	r0, r5, #25
 8004ed0:	d5fb      	bpl.n	8004eca <_printf_i+0xbe>
 8004ed2:	881b      	ldrh	r3, [r3, #0]
 8004ed4:	4854      	ldr	r0, [pc, #336]	; (8005028 <_printf_i+0x21c>)
 8004ed6:	296f      	cmp	r1, #111	; 0x6f
 8004ed8:	bf14      	ite	ne
 8004eda:	220a      	movne	r2, #10
 8004edc:	2208      	moveq	r2, #8
 8004ede:	2100      	movs	r1, #0
 8004ee0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ee4:	6865      	ldr	r5, [r4, #4]
 8004ee6:	60a5      	str	r5, [r4, #8]
 8004ee8:	2d00      	cmp	r5, #0
 8004eea:	f2c0 8095 	blt.w	8005018 <_printf_i+0x20c>
 8004eee:	6821      	ldr	r1, [r4, #0]
 8004ef0:	f021 0104 	bic.w	r1, r1, #4
 8004ef4:	6021      	str	r1, [r4, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d13d      	bne.n	8004f76 <_printf_i+0x16a>
 8004efa:	2d00      	cmp	r5, #0
 8004efc:	f040 808e 	bne.w	800501c <_printf_i+0x210>
 8004f00:	4665      	mov	r5, ip
 8004f02:	2a08      	cmp	r2, #8
 8004f04:	d10b      	bne.n	8004f1e <_printf_i+0x112>
 8004f06:	6823      	ldr	r3, [r4, #0]
 8004f08:	07db      	lsls	r3, r3, #31
 8004f0a:	d508      	bpl.n	8004f1e <_printf_i+0x112>
 8004f0c:	6923      	ldr	r3, [r4, #16]
 8004f0e:	6862      	ldr	r2, [r4, #4]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	bfde      	ittt	le
 8004f14:	2330      	movle	r3, #48	; 0x30
 8004f16:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f1a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f1e:	ebac 0305 	sub.w	r3, ip, r5
 8004f22:	6123      	str	r3, [r4, #16]
 8004f24:	f8cd 8000 	str.w	r8, [sp]
 8004f28:	463b      	mov	r3, r7
 8004f2a:	aa03      	add	r2, sp, #12
 8004f2c:	4621      	mov	r1, r4
 8004f2e:	4630      	mov	r0, r6
 8004f30:	f7ff fef6 	bl	8004d20 <_printf_common>
 8004f34:	3001      	adds	r0, #1
 8004f36:	d14d      	bne.n	8004fd4 <_printf_i+0x1c8>
 8004f38:	f04f 30ff 	mov.w	r0, #4294967295
 8004f3c:	b005      	add	sp, #20
 8004f3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f42:	4839      	ldr	r0, [pc, #228]	; (8005028 <_printf_i+0x21c>)
 8004f44:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004f48:	6813      	ldr	r3, [r2, #0]
 8004f4a:	6821      	ldr	r1, [r4, #0]
 8004f4c:	1d1d      	adds	r5, r3, #4
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	6015      	str	r5, [r2, #0]
 8004f52:	060a      	lsls	r2, r1, #24
 8004f54:	d50b      	bpl.n	8004f6e <_printf_i+0x162>
 8004f56:	07ca      	lsls	r2, r1, #31
 8004f58:	bf44      	itt	mi
 8004f5a:	f041 0120 	orrmi.w	r1, r1, #32
 8004f5e:	6021      	strmi	r1, [r4, #0]
 8004f60:	b91b      	cbnz	r3, 8004f6a <_printf_i+0x15e>
 8004f62:	6822      	ldr	r2, [r4, #0]
 8004f64:	f022 0220 	bic.w	r2, r2, #32
 8004f68:	6022      	str	r2, [r4, #0]
 8004f6a:	2210      	movs	r2, #16
 8004f6c:	e7b7      	b.n	8004ede <_printf_i+0xd2>
 8004f6e:	064d      	lsls	r5, r1, #25
 8004f70:	bf48      	it	mi
 8004f72:	b29b      	uxthmi	r3, r3
 8004f74:	e7ef      	b.n	8004f56 <_printf_i+0x14a>
 8004f76:	4665      	mov	r5, ip
 8004f78:	fbb3 f1f2 	udiv	r1, r3, r2
 8004f7c:	fb02 3311 	mls	r3, r2, r1, r3
 8004f80:	5cc3      	ldrb	r3, [r0, r3]
 8004f82:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004f86:	460b      	mov	r3, r1
 8004f88:	2900      	cmp	r1, #0
 8004f8a:	d1f5      	bne.n	8004f78 <_printf_i+0x16c>
 8004f8c:	e7b9      	b.n	8004f02 <_printf_i+0xf6>
 8004f8e:	6813      	ldr	r3, [r2, #0]
 8004f90:	6825      	ldr	r5, [r4, #0]
 8004f92:	6961      	ldr	r1, [r4, #20]
 8004f94:	1d18      	adds	r0, r3, #4
 8004f96:	6010      	str	r0, [r2, #0]
 8004f98:	0628      	lsls	r0, r5, #24
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	d501      	bpl.n	8004fa2 <_printf_i+0x196>
 8004f9e:	6019      	str	r1, [r3, #0]
 8004fa0:	e002      	b.n	8004fa8 <_printf_i+0x19c>
 8004fa2:	066a      	lsls	r2, r5, #25
 8004fa4:	d5fb      	bpl.n	8004f9e <_printf_i+0x192>
 8004fa6:	8019      	strh	r1, [r3, #0]
 8004fa8:	2300      	movs	r3, #0
 8004faa:	6123      	str	r3, [r4, #16]
 8004fac:	4665      	mov	r5, ip
 8004fae:	e7b9      	b.n	8004f24 <_printf_i+0x118>
 8004fb0:	6813      	ldr	r3, [r2, #0]
 8004fb2:	1d19      	adds	r1, r3, #4
 8004fb4:	6011      	str	r1, [r2, #0]
 8004fb6:	681d      	ldr	r5, [r3, #0]
 8004fb8:	6862      	ldr	r2, [r4, #4]
 8004fba:	2100      	movs	r1, #0
 8004fbc:	4628      	mov	r0, r5
 8004fbe:	f7fb f90f 	bl	80001e0 <memchr>
 8004fc2:	b108      	cbz	r0, 8004fc8 <_printf_i+0x1bc>
 8004fc4:	1b40      	subs	r0, r0, r5
 8004fc6:	6060      	str	r0, [r4, #4]
 8004fc8:	6863      	ldr	r3, [r4, #4]
 8004fca:	6123      	str	r3, [r4, #16]
 8004fcc:	2300      	movs	r3, #0
 8004fce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fd2:	e7a7      	b.n	8004f24 <_printf_i+0x118>
 8004fd4:	6923      	ldr	r3, [r4, #16]
 8004fd6:	462a      	mov	r2, r5
 8004fd8:	4639      	mov	r1, r7
 8004fda:	4630      	mov	r0, r6
 8004fdc:	47c0      	blx	r8
 8004fde:	3001      	adds	r0, #1
 8004fe0:	d0aa      	beq.n	8004f38 <_printf_i+0x12c>
 8004fe2:	6823      	ldr	r3, [r4, #0]
 8004fe4:	079b      	lsls	r3, r3, #30
 8004fe6:	d413      	bmi.n	8005010 <_printf_i+0x204>
 8004fe8:	68e0      	ldr	r0, [r4, #12]
 8004fea:	9b03      	ldr	r3, [sp, #12]
 8004fec:	4298      	cmp	r0, r3
 8004fee:	bfb8      	it	lt
 8004ff0:	4618      	movlt	r0, r3
 8004ff2:	e7a3      	b.n	8004f3c <_printf_i+0x130>
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	464a      	mov	r2, r9
 8004ff8:	4639      	mov	r1, r7
 8004ffa:	4630      	mov	r0, r6
 8004ffc:	47c0      	blx	r8
 8004ffe:	3001      	adds	r0, #1
 8005000:	d09a      	beq.n	8004f38 <_printf_i+0x12c>
 8005002:	3501      	adds	r5, #1
 8005004:	68e3      	ldr	r3, [r4, #12]
 8005006:	9a03      	ldr	r2, [sp, #12]
 8005008:	1a9b      	subs	r3, r3, r2
 800500a:	42ab      	cmp	r3, r5
 800500c:	dcf2      	bgt.n	8004ff4 <_printf_i+0x1e8>
 800500e:	e7eb      	b.n	8004fe8 <_printf_i+0x1dc>
 8005010:	2500      	movs	r5, #0
 8005012:	f104 0919 	add.w	r9, r4, #25
 8005016:	e7f5      	b.n	8005004 <_printf_i+0x1f8>
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1ac      	bne.n	8004f76 <_printf_i+0x16a>
 800501c:	7803      	ldrb	r3, [r0, #0]
 800501e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005022:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005026:	e76c      	b.n	8004f02 <_printf_i+0xf6>
 8005028:	080087db 	.word	0x080087db
 800502c:	080087ec 	.word	0x080087ec

08005030 <_scanf_float>:
 8005030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005034:	469a      	mov	sl, r3
 8005036:	688b      	ldr	r3, [r1, #8]
 8005038:	4616      	mov	r6, r2
 800503a:	1e5a      	subs	r2, r3, #1
 800503c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005040:	b087      	sub	sp, #28
 8005042:	bf83      	ittte	hi
 8005044:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8005048:	189b      	addhi	r3, r3, r2
 800504a:	9301      	strhi	r3, [sp, #4]
 800504c:	2300      	movls	r3, #0
 800504e:	bf86      	itte	hi
 8005050:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005054:	608b      	strhi	r3, [r1, #8]
 8005056:	9301      	strls	r3, [sp, #4]
 8005058:	680b      	ldr	r3, [r1, #0]
 800505a:	4688      	mov	r8, r1
 800505c:	f04f 0b00 	mov.w	fp, #0
 8005060:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005064:	f848 3b1c 	str.w	r3, [r8], #28
 8005068:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800506c:	4607      	mov	r7, r0
 800506e:	460c      	mov	r4, r1
 8005070:	4645      	mov	r5, r8
 8005072:	465a      	mov	r2, fp
 8005074:	46d9      	mov	r9, fp
 8005076:	f8cd b008 	str.w	fp, [sp, #8]
 800507a:	68a1      	ldr	r1, [r4, #8]
 800507c:	b181      	cbz	r1, 80050a0 <_scanf_float+0x70>
 800507e:	6833      	ldr	r3, [r6, #0]
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	2b49      	cmp	r3, #73	; 0x49
 8005084:	d071      	beq.n	800516a <_scanf_float+0x13a>
 8005086:	d84d      	bhi.n	8005124 <_scanf_float+0xf4>
 8005088:	2b39      	cmp	r3, #57	; 0x39
 800508a:	d840      	bhi.n	800510e <_scanf_float+0xde>
 800508c:	2b31      	cmp	r3, #49	; 0x31
 800508e:	f080 8088 	bcs.w	80051a2 <_scanf_float+0x172>
 8005092:	2b2d      	cmp	r3, #45	; 0x2d
 8005094:	f000 8090 	beq.w	80051b8 <_scanf_float+0x188>
 8005098:	d815      	bhi.n	80050c6 <_scanf_float+0x96>
 800509a:	2b2b      	cmp	r3, #43	; 0x2b
 800509c:	f000 808c 	beq.w	80051b8 <_scanf_float+0x188>
 80050a0:	f1b9 0f00 	cmp.w	r9, #0
 80050a4:	d003      	beq.n	80050ae <_scanf_float+0x7e>
 80050a6:	6823      	ldr	r3, [r4, #0]
 80050a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050ac:	6023      	str	r3, [r4, #0]
 80050ae:	3a01      	subs	r2, #1
 80050b0:	2a01      	cmp	r2, #1
 80050b2:	f200 80ea 	bhi.w	800528a <_scanf_float+0x25a>
 80050b6:	4545      	cmp	r5, r8
 80050b8:	f200 80dc 	bhi.w	8005274 <_scanf_float+0x244>
 80050bc:	2601      	movs	r6, #1
 80050be:	4630      	mov	r0, r6
 80050c0:	b007      	add	sp, #28
 80050c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050c6:	2b2e      	cmp	r3, #46	; 0x2e
 80050c8:	f000 809f 	beq.w	800520a <_scanf_float+0x1da>
 80050cc:	2b30      	cmp	r3, #48	; 0x30
 80050ce:	d1e7      	bne.n	80050a0 <_scanf_float+0x70>
 80050d0:	6820      	ldr	r0, [r4, #0]
 80050d2:	f410 7f80 	tst.w	r0, #256	; 0x100
 80050d6:	d064      	beq.n	80051a2 <_scanf_float+0x172>
 80050d8:	9b01      	ldr	r3, [sp, #4]
 80050da:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80050de:	6020      	str	r0, [r4, #0]
 80050e0:	f109 0901 	add.w	r9, r9, #1
 80050e4:	b11b      	cbz	r3, 80050ee <_scanf_float+0xbe>
 80050e6:	3b01      	subs	r3, #1
 80050e8:	3101      	adds	r1, #1
 80050ea:	9301      	str	r3, [sp, #4]
 80050ec:	60a1      	str	r1, [r4, #8]
 80050ee:	68a3      	ldr	r3, [r4, #8]
 80050f0:	3b01      	subs	r3, #1
 80050f2:	60a3      	str	r3, [r4, #8]
 80050f4:	6923      	ldr	r3, [r4, #16]
 80050f6:	3301      	adds	r3, #1
 80050f8:	6123      	str	r3, [r4, #16]
 80050fa:	6873      	ldr	r3, [r6, #4]
 80050fc:	3b01      	subs	r3, #1
 80050fe:	2b00      	cmp	r3, #0
 8005100:	6073      	str	r3, [r6, #4]
 8005102:	f340 80ac 	ble.w	800525e <_scanf_float+0x22e>
 8005106:	6833      	ldr	r3, [r6, #0]
 8005108:	3301      	adds	r3, #1
 800510a:	6033      	str	r3, [r6, #0]
 800510c:	e7b5      	b.n	800507a <_scanf_float+0x4a>
 800510e:	2b45      	cmp	r3, #69	; 0x45
 8005110:	f000 8085 	beq.w	800521e <_scanf_float+0x1ee>
 8005114:	2b46      	cmp	r3, #70	; 0x46
 8005116:	d06a      	beq.n	80051ee <_scanf_float+0x1be>
 8005118:	2b41      	cmp	r3, #65	; 0x41
 800511a:	d1c1      	bne.n	80050a0 <_scanf_float+0x70>
 800511c:	2a01      	cmp	r2, #1
 800511e:	d1bf      	bne.n	80050a0 <_scanf_float+0x70>
 8005120:	2202      	movs	r2, #2
 8005122:	e046      	b.n	80051b2 <_scanf_float+0x182>
 8005124:	2b65      	cmp	r3, #101	; 0x65
 8005126:	d07a      	beq.n	800521e <_scanf_float+0x1ee>
 8005128:	d818      	bhi.n	800515c <_scanf_float+0x12c>
 800512a:	2b54      	cmp	r3, #84	; 0x54
 800512c:	d066      	beq.n	80051fc <_scanf_float+0x1cc>
 800512e:	d811      	bhi.n	8005154 <_scanf_float+0x124>
 8005130:	2b4e      	cmp	r3, #78	; 0x4e
 8005132:	d1b5      	bne.n	80050a0 <_scanf_float+0x70>
 8005134:	2a00      	cmp	r2, #0
 8005136:	d146      	bne.n	80051c6 <_scanf_float+0x196>
 8005138:	f1b9 0f00 	cmp.w	r9, #0
 800513c:	d145      	bne.n	80051ca <_scanf_float+0x19a>
 800513e:	6821      	ldr	r1, [r4, #0]
 8005140:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005144:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005148:	d13f      	bne.n	80051ca <_scanf_float+0x19a>
 800514a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800514e:	6021      	str	r1, [r4, #0]
 8005150:	2201      	movs	r2, #1
 8005152:	e02e      	b.n	80051b2 <_scanf_float+0x182>
 8005154:	2b59      	cmp	r3, #89	; 0x59
 8005156:	d01e      	beq.n	8005196 <_scanf_float+0x166>
 8005158:	2b61      	cmp	r3, #97	; 0x61
 800515a:	e7de      	b.n	800511a <_scanf_float+0xea>
 800515c:	2b6e      	cmp	r3, #110	; 0x6e
 800515e:	d0e9      	beq.n	8005134 <_scanf_float+0x104>
 8005160:	d815      	bhi.n	800518e <_scanf_float+0x15e>
 8005162:	2b66      	cmp	r3, #102	; 0x66
 8005164:	d043      	beq.n	80051ee <_scanf_float+0x1be>
 8005166:	2b69      	cmp	r3, #105	; 0x69
 8005168:	d19a      	bne.n	80050a0 <_scanf_float+0x70>
 800516a:	f1bb 0f00 	cmp.w	fp, #0
 800516e:	d138      	bne.n	80051e2 <_scanf_float+0x1b2>
 8005170:	f1b9 0f00 	cmp.w	r9, #0
 8005174:	d197      	bne.n	80050a6 <_scanf_float+0x76>
 8005176:	6821      	ldr	r1, [r4, #0]
 8005178:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800517c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005180:	d195      	bne.n	80050ae <_scanf_float+0x7e>
 8005182:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005186:	6021      	str	r1, [r4, #0]
 8005188:	f04f 0b01 	mov.w	fp, #1
 800518c:	e011      	b.n	80051b2 <_scanf_float+0x182>
 800518e:	2b74      	cmp	r3, #116	; 0x74
 8005190:	d034      	beq.n	80051fc <_scanf_float+0x1cc>
 8005192:	2b79      	cmp	r3, #121	; 0x79
 8005194:	d184      	bne.n	80050a0 <_scanf_float+0x70>
 8005196:	f1bb 0f07 	cmp.w	fp, #7
 800519a:	d181      	bne.n	80050a0 <_scanf_float+0x70>
 800519c:	f04f 0b08 	mov.w	fp, #8
 80051a0:	e007      	b.n	80051b2 <_scanf_float+0x182>
 80051a2:	eb12 0f0b 	cmn.w	r2, fp
 80051a6:	f47f af7b 	bne.w	80050a0 <_scanf_float+0x70>
 80051aa:	6821      	ldr	r1, [r4, #0]
 80051ac:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80051b0:	6021      	str	r1, [r4, #0]
 80051b2:	702b      	strb	r3, [r5, #0]
 80051b4:	3501      	adds	r5, #1
 80051b6:	e79a      	b.n	80050ee <_scanf_float+0xbe>
 80051b8:	6821      	ldr	r1, [r4, #0]
 80051ba:	0608      	lsls	r0, r1, #24
 80051bc:	f57f af70 	bpl.w	80050a0 <_scanf_float+0x70>
 80051c0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80051c4:	e7f4      	b.n	80051b0 <_scanf_float+0x180>
 80051c6:	2a02      	cmp	r2, #2
 80051c8:	d047      	beq.n	800525a <_scanf_float+0x22a>
 80051ca:	f1bb 0f01 	cmp.w	fp, #1
 80051ce:	d003      	beq.n	80051d8 <_scanf_float+0x1a8>
 80051d0:	f1bb 0f04 	cmp.w	fp, #4
 80051d4:	f47f af64 	bne.w	80050a0 <_scanf_float+0x70>
 80051d8:	f10b 0b01 	add.w	fp, fp, #1
 80051dc:	fa5f fb8b 	uxtb.w	fp, fp
 80051e0:	e7e7      	b.n	80051b2 <_scanf_float+0x182>
 80051e2:	f1bb 0f03 	cmp.w	fp, #3
 80051e6:	d0f7      	beq.n	80051d8 <_scanf_float+0x1a8>
 80051e8:	f1bb 0f05 	cmp.w	fp, #5
 80051ec:	e7f2      	b.n	80051d4 <_scanf_float+0x1a4>
 80051ee:	f1bb 0f02 	cmp.w	fp, #2
 80051f2:	f47f af55 	bne.w	80050a0 <_scanf_float+0x70>
 80051f6:	f04f 0b03 	mov.w	fp, #3
 80051fa:	e7da      	b.n	80051b2 <_scanf_float+0x182>
 80051fc:	f1bb 0f06 	cmp.w	fp, #6
 8005200:	f47f af4e 	bne.w	80050a0 <_scanf_float+0x70>
 8005204:	f04f 0b07 	mov.w	fp, #7
 8005208:	e7d3      	b.n	80051b2 <_scanf_float+0x182>
 800520a:	6821      	ldr	r1, [r4, #0]
 800520c:	0588      	lsls	r0, r1, #22
 800520e:	f57f af47 	bpl.w	80050a0 <_scanf_float+0x70>
 8005212:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8005216:	6021      	str	r1, [r4, #0]
 8005218:	f8cd 9008 	str.w	r9, [sp, #8]
 800521c:	e7c9      	b.n	80051b2 <_scanf_float+0x182>
 800521e:	6821      	ldr	r1, [r4, #0]
 8005220:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8005224:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8005228:	d006      	beq.n	8005238 <_scanf_float+0x208>
 800522a:	0548      	lsls	r0, r1, #21
 800522c:	f57f af38 	bpl.w	80050a0 <_scanf_float+0x70>
 8005230:	f1b9 0f00 	cmp.w	r9, #0
 8005234:	f43f af3b 	beq.w	80050ae <_scanf_float+0x7e>
 8005238:	0588      	lsls	r0, r1, #22
 800523a:	bf58      	it	pl
 800523c:	9802      	ldrpl	r0, [sp, #8]
 800523e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005242:	bf58      	it	pl
 8005244:	eba9 0000 	subpl.w	r0, r9, r0
 8005248:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800524c:	bf58      	it	pl
 800524e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8005252:	6021      	str	r1, [r4, #0]
 8005254:	f04f 0900 	mov.w	r9, #0
 8005258:	e7ab      	b.n	80051b2 <_scanf_float+0x182>
 800525a:	2203      	movs	r2, #3
 800525c:	e7a9      	b.n	80051b2 <_scanf_float+0x182>
 800525e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005262:	9205      	str	r2, [sp, #20]
 8005264:	4631      	mov	r1, r6
 8005266:	4638      	mov	r0, r7
 8005268:	4798      	blx	r3
 800526a:	9a05      	ldr	r2, [sp, #20]
 800526c:	2800      	cmp	r0, #0
 800526e:	f43f af04 	beq.w	800507a <_scanf_float+0x4a>
 8005272:	e715      	b.n	80050a0 <_scanf_float+0x70>
 8005274:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005278:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800527c:	4632      	mov	r2, r6
 800527e:	4638      	mov	r0, r7
 8005280:	4798      	blx	r3
 8005282:	6923      	ldr	r3, [r4, #16]
 8005284:	3b01      	subs	r3, #1
 8005286:	6123      	str	r3, [r4, #16]
 8005288:	e715      	b.n	80050b6 <_scanf_float+0x86>
 800528a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800528e:	2b06      	cmp	r3, #6
 8005290:	d80a      	bhi.n	80052a8 <_scanf_float+0x278>
 8005292:	f1bb 0f02 	cmp.w	fp, #2
 8005296:	d968      	bls.n	800536a <_scanf_float+0x33a>
 8005298:	f1ab 0b03 	sub.w	fp, fp, #3
 800529c:	fa5f fb8b 	uxtb.w	fp, fp
 80052a0:	eba5 0b0b 	sub.w	fp, r5, fp
 80052a4:	455d      	cmp	r5, fp
 80052a6:	d14b      	bne.n	8005340 <_scanf_float+0x310>
 80052a8:	6823      	ldr	r3, [r4, #0]
 80052aa:	05da      	lsls	r2, r3, #23
 80052ac:	d51f      	bpl.n	80052ee <_scanf_float+0x2be>
 80052ae:	055b      	lsls	r3, r3, #21
 80052b0:	d468      	bmi.n	8005384 <_scanf_float+0x354>
 80052b2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80052b6:	6923      	ldr	r3, [r4, #16]
 80052b8:	2965      	cmp	r1, #101	; 0x65
 80052ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80052be:	f105 3bff 	add.w	fp, r5, #4294967295
 80052c2:	6123      	str	r3, [r4, #16]
 80052c4:	d00d      	beq.n	80052e2 <_scanf_float+0x2b2>
 80052c6:	2945      	cmp	r1, #69	; 0x45
 80052c8:	d00b      	beq.n	80052e2 <_scanf_float+0x2b2>
 80052ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80052ce:	4632      	mov	r2, r6
 80052d0:	4638      	mov	r0, r7
 80052d2:	4798      	blx	r3
 80052d4:	6923      	ldr	r3, [r4, #16]
 80052d6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80052da:	3b01      	subs	r3, #1
 80052dc:	f1a5 0b02 	sub.w	fp, r5, #2
 80052e0:	6123      	str	r3, [r4, #16]
 80052e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80052e6:	4632      	mov	r2, r6
 80052e8:	4638      	mov	r0, r7
 80052ea:	4798      	blx	r3
 80052ec:	465d      	mov	r5, fp
 80052ee:	6826      	ldr	r6, [r4, #0]
 80052f0:	f016 0610 	ands.w	r6, r6, #16
 80052f4:	d17a      	bne.n	80053ec <_scanf_float+0x3bc>
 80052f6:	702e      	strb	r6, [r5, #0]
 80052f8:	6823      	ldr	r3, [r4, #0]
 80052fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80052fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005302:	d142      	bne.n	800538a <_scanf_float+0x35a>
 8005304:	9b02      	ldr	r3, [sp, #8]
 8005306:	eba9 0303 	sub.w	r3, r9, r3
 800530a:	425a      	negs	r2, r3
 800530c:	2b00      	cmp	r3, #0
 800530e:	d149      	bne.n	80053a4 <_scanf_float+0x374>
 8005310:	2200      	movs	r2, #0
 8005312:	4641      	mov	r1, r8
 8005314:	4638      	mov	r0, r7
 8005316:	f000 fed7 	bl	80060c8 <_strtod_r>
 800531a:	6825      	ldr	r5, [r4, #0]
 800531c:	f8da 3000 	ldr.w	r3, [sl]
 8005320:	f015 0f02 	tst.w	r5, #2
 8005324:	f103 0204 	add.w	r2, r3, #4
 8005328:	ec59 8b10 	vmov	r8, r9, d0
 800532c:	f8ca 2000 	str.w	r2, [sl]
 8005330:	d043      	beq.n	80053ba <_scanf_float+0x38a>
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	e9c3 8900 	strd	r8, r9, [r3]
 8005338:	68e3      	ldr	r3, [r4, #12]
 800533a:	3301      	adds	r3, #1
 800533c:	60e3      	str	r3, [r4, #12]
 800533e:	e6be      	b.n	80050be <_scanf_float+0x8e>
 8005340:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005344:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005348:	4632      	mov	r2, r6
 800534a:	4638      	mov	r0, r7
 800534c:	4798      	blx	r3
 800534e:	6923      	ldr	r3, [r4, #16]
 8005350:	3b01      	subs	r3, #1
 8005352:	6123      	str	r3, [r4, #16]
 8005354:	e7a6      	b.n	80052a4 <_scanf_float+0x274>
 8005356:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800535a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800535e:	4632      	mov	r2, r6
 8005360:	4638      	mov	r0, r7
 8005362:	4798      	blx	r3
 8005364:	6923      	ldr	r3, [r4, #16]
 8005366:	3b01      	subs	r3, #1
 8005368:	6123      	str	r3, [r4, #16]
 800536a:	4545      	cmp	r5, r8
 800536c:	d8f3      	bhi.n	8005356 <_scanf_float+0x326>
 800536e:	e6a5      	b.n	80050bc <_scanf_float+0x8c>
 8005370:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005374:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005378:	4632      	mov	r2, r6
 800537a:	4638      	mov	r0, r7
 800537c:	4798      	blx	r3
 800537e:	6923      	ldr	r3, [r4, #16]
 8005380:	3b01      	subs	r3, #1
 8005382:	6123      	str	r3, [r4, #16]
 8005384:	4545      	cmp	r5, r8
 8005386:	d8f3      	bhi.n	8005370 <_scanf_float+0x340>
 8005388:	e698      	b.n	80050bc <_scanf_float+0x8c>
 800538a:	9b03      	ldr	r3, [sp, #12]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d0bf      	beq.n	8005310 <_scanf_float+0x2e0>
 8005390:	9904      	ldr	r1, [sp, #16]
 8005392:	230a      	movs	r3, #10
 8005394:	4632      	mov	r2, r6
 8005396:	3101      	adds	r1, #1
 8005398:	4638      	mov	r0, r7
 800539a:	f000 ff21 	bl	80061e0 <_strtol_r>
 800539e:	9b03      	ldr	r3, [sp, #12]
 80053a0:	9d04      	ldr	r5, [sp, #16]
 80053a2:	1ac2      	subs	r2, r0, r3
 80053a4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80053a8:	429d      	cmp	r5, r3
 80053aa:	bf28      	it	cs
 80053ac:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80053b0:	490f      	ldr	r1, [pc, #60]	; (80053f0 <_scanf_float+0x3c0>)
 80053b2:	4628      	mov	r0, r5
 80053b4:	f000 f858 	bl	8005468 <siprintf>
 80053b8:	e7aa      	b.n	8005310 <_scanf_float+0x2e0>
 80053ba:	f015 0504 	ands.w	r5, r5, #4
 80053be:	d1b8      	bne.n	8005332 <_scanf_float+0x302>
 80053c0:	681f      	ldr	r7, [r3, #0]
 80053c2:	ee10 2a10 	vmov	r2, s0
 80053c6:	464b      	mov	r3, r9
 80053c8:	ee10 0a10 	vmov	r0, s0
 80053cc:	4649      	mov	r1, r9
 80053ce:	f7fb fbad 	bl	8000b2c <__aeabi_dcmpun>
 80053d2:	b128      	cbz	r0, 80053e0 <_scanf_float+0x3b0>
 80053d4:	4628      	mov	r0, r5
 80053d6:	f000 f80d 	bl	80053f4 <nanf>
 80053da:	ed87 0a00 	vstr	s0, [r7]
 80053de:	e7ab      	b.n	8005338 <_scanf_float+0x308>
 80053e0:	4640      	mov	r0, r8
 80053e2:	4649      	mov	r1, r9
 80053e4:	f7fb fc00 	bl	8000be8 <__aeabi_d2f>
 80053e8:	6038      	str	r0, [r7, #0]
 80053ea:	e7a5      	b.n	8005338 <_scanf_float+0x308>
 80053ec:	2600      	movs	r6, #0
 80053ee:	e666      	b.n	80050be <_scanf_float+0x8e>
 80053f0:	080087fd 	.word	0x080087fd

080053f4 <nanf>:
 80053f4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80053fc <nanf+0x8>
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop
 80053fc:	7fc00000 	.word	0x7fc00000

08005400 <sniprintf>:
 8005400:	b40c      	push	{r2, r3}
 8005402:	b530      	push	{r4, r5, lr}
 8005404:	4b17      	ldr	r3, [pc, #92]	; (8005464 <sniprintf+0x64>)
 8005406:	1e0c      	subs	r4, r1, #0
 8005408:	b09d      	sub	sp, #116	; 0x74
 800540a:	681d      	ldr	r5, [r3, #0]
 800540c:	da08      	bge.n	8005420 <sniprintf+0x20>
 800540e:	238b      	movs	r3, #139	; 0x8b
 8005410:	602b      	str	r3, [r5, #0]
 8005412:	f04f 30ff 	mov.w	r0, #4294967295
 8005416:	b01d      	add	sp, #116	; 0x74
 8005418:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800541c:	b002      	add	sp, #8
 800541e:	4770      	bx	lr
 8005420:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005424:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005428:	bf14      	ite	ne
 800542a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800542e:	4623      	moveq	r3, r4
 8005430:	9304      	str	r3, [sp, #16]
 8005432:	9307      	str	r3, [sp, #28]
 8005434:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005438:	9002      	str	r0, [sp, #8]
 800543a:	9006      	str	r0, [sp, #24]
 800543c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005440:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005442:	ab21      	add	r3, sp, #132	; 0x84
 8005444:	a902      	add	r1, sp, #8
 8005446:	4628      	mov	r0, r5
 8005448:	9301      	str	r3, [sp, #4]
 800544a:	f002 fd8f 	bl	8007f6c <_svfiprintf_r>
 800544e:	1c43      	adds	r3, r0, #1
 8005450:	bfbc      	itt	lt
 8005452:	238b      	movlt	r3, #139	; 0x8b
 8005454:	602b      	strlt	r3, [r5, #0]
 8005456:	2c00      	cmp	r4, #0
 8005458:	d0dd      	beq.n	8005416 <sniprintf+0x16>
 800545a:	9b02      	ldr	r3, [sp, #8]
 800545c:	2200      	movs	r2, #0
 800545e:	701a      	strb	r2, [r3, #0]
 8005460:	e7d9      	b.n	8005416 <sniprintf+0x16>
 8005462:	bf00      	nop
 8005464:	2000000c 	.word	0x2000000c

08005468 <siprintf>:
 8005468:	b40e      	push	{r1, r2, r3}
 800546a:	b500      	push	{lr}
 800546c:	b09c      	sub	sp, #112	; 0x70
 800546e:	ab1d      	add	r3, sp, #116	; 0x74
 8005470:	9002      	str	r0, [sp, #8]
 8005472:	9006      	str	r0, [sp, #24]
 8005474:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005478:	4809      	ldr	r0, [pc, #36]	; (80054a0 <siprintf+0x38>)
 800547a:	9107      	str	r1, [sp, #28]
 800547c:	9104      	str	r1, [sp, #16]
 800547e:	4909      	ldr	r1, [pc, #36]	; (80054a4 <siprintf+0x3c>)
 8005480:	f853 2b04 	ldr.w	r2, [r3], #4
 8005484:	9105      	str	r1, [sp, #20]
 8005486:	6800      	ldr	r0, [r0, #0]
 8005488:	9301      	str	r3, [sp, #4]
 800548a:	a902      	add	r1, sp, #8
 800548c:	f002 fd6e 	bl	8007f6c <_svfiprintf_r>
 8005490:	9b02      	ldr	r3, [sp, #8]
 8005492:	2200      	movs	r2, #0
 8005494:	701a      	strb	r2, [r3, #0]
 8005496:	b01c      	add	sp, #112	; 0x70
 8005498:	f85d eb04 	ldr.w	lr, [sp], #4
 800549c:	b003      	add	sp, #12
 800549e:	4770      	bx	lr
 80054a0:	2000000c 	.word	0x2000000c
 80054a4:	ffff0208 	.word	0xffff0208

080054a8 <sulp>:
 80054a8:	b570      	push	{r4, r5, r6, lr}
 80054aa:	4604      	mov	r4, r0
 80054ac:	460d      	mov	r5, r1
 80054ae:	ec45 4b10 	vmov	d0, r4, r5
 80054b2:	4616      	mov	r6, r2
 80054b4:	f002 fb16 	bl	8007ae4 <__ulp>
 80054b8:	ec51 0b10 	vmov	r0, r1, d0
 80054bc:	b17e      	cbz	r6, 80054de <sulp+0x36>
 80054be:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80054c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	dd09      	ble.n	80054de <sulp+0x36>
 80054ca:	051b      	lsls	r3, r3, #20
 80054cc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80054d0:	2400      	movs	r4, #0
 80054d2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80054d6:	4622      	mov	r2, r4
 80054d8:	462b      	mov	r3, r5
 80054da:	f7fb f88d 	bl	80005f8 <__aeabi_dmul>
 80054de:	bd70      	pop	{r4, r5, r6, pc}

080054e0 <_strtod_l>:
 80054e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054e4:	461f      	mov	r7, r3
 80054e6:	b0a1      	sub	sp, #132	; 0x84
 80054e8:	2300      	movs	r3, #0
 80054ea:	4681      	mov	r9, r0
 80054ec:	4638      	mov	r0, r7
 80054ee:	460e      	mov	r6, r1
 80054f0:	9217      	str	r2, [sp, #92]	; 0x5c
 80054f2:	931c      	str	r3, [sp, #112]	; 0x70
 80054f4:	f001 fff5 	bl	80074e2 <__localeconv_l>
 80054f8:	4680      	mov	r8, r0
 80054fa:	6800      	ldr	r0, [r0, #0]
 80054fc:	f7fa fe68 	bl	80001d0 <strlen>
 8005500:	f04f 0a00 	mov.w	sl, #0
 8005504:	4604      	mov	r4, r0
 8005506:	f04f 0b00 	mov.w	fp, #0
 800550a:	961b      	str	r6, [sp, #108]	; 0x6c
 800550c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800550e:	781a      	ldrb	r2, [r3, #0]
 8005510:	2a0d      	cmp	r2, #13
 8005512:	d832      	bhi.n	800557a <_strtod_l+0x9a>
 8005514:	2a09      	cmp	r2, #9
 8005516:	d236      	bcs.n	8005586 <_strtod_l+0xa6>
 8005518:	2a00      	cmp	r2, #0
 800551a:	d03e      	beq.n	800559a <_strtod_l+0xba>
 800551c:	2300      	movs	r3, #0
 800551e:	930d      	str	r3, [sp, #52]	; 0x34
 8005520:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005522:	782b      	ldrb	r3, [r5, #0]
 8005524:	2b30      	cmp	r3, #48	; 0x30
 8005526:	f040 80ac 	bne.w	8005682 <_strtod_l+0x1a2>
 800552a:	786b      	ldrb	r3, [r5, #1]
 800552c:	2b58      	cmp	r3, #88	; 0x58
 800552e:	d001      	beq.n	8005534 <_strtod_l+0x54>
 8005530:	2b78      	cmp	r3, #120	; 0x78
 8005532:	d167      	bne.n	8005604 <_strtod_l+0x124>
 8005534:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005536:	9301      	str	r3, [sp, #4]
 8005538:	ab1c      	add	r3, sp, #112	; 0x70
 800553a:	9300      	str	r3, [sp, #0]
 800553c:	9702      	str	r7, [sp, #8]
 800553e:	ab1d      	add	r3, sp, #116	; 0x74
 8005540:	4a88      	ldr	r2, [pc, #544]	; (8005764 <_strtod_l+0x284>)
 8005542:	a91b      	add	r1, sp, #108	; 0x6c
 8005544:	4648      	mov	r0, r9
 8005546:	f001 fcf2 	bl	8006f2e <__gethex>
 800554a:	f010 0407 	ands.w	r4, r0, #7
 800554e:	4606      	mov	r6, r0
 8005550:	d005      	beq.n	800555e <_strtod_l+0x7e>
 8005552:	2c06      	cmp	r4, #6
 8005554:	d12b      	bne.n	80055ae <_strtod_l+0xce>
 8005556:	3501      	adds	r5, #1
 8005558:	2300      	movs	r3, #0
 800555a:	951b      	str	r5, [sp, #108]	; 0x6c
 800555c:	930d      	str	r3, [sp, #52]	; 0x34
 800555e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005560:	2b00      	cmp	r3, #0
 8005562:	f040 859a 	bne.w	800609a <_strtod_l+0xbba>
 8005566:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005568:	b1e3      	cbz	r3, 80055a4 <_strtod_l+0xc4>
 800556a:	4652      	mov	r2, sl
 800556c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005570:	ec43 2b10 	vmov	d0, r2, r3
 8005574:	b021      	add	sp, #132	; 0x84
 8005576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800557a:	2a2b      	cmp	r2, #43	; 0x2b
 800557c:	d015      	beq.n	80055aa <_strtod_l+0xca>
 800557e:	2a2d      	cmp	r2, #45	; 0x2d
 8005580:	d004      	beq.n	800558c <_strtod_l+0xac>
 8005582:	2a20      	cmp	r2, #32
 8005584:	d1ca      	bne.n	800551c <_strtod_l+0x3c>
 8005586:	3301      	adds	r3, #1
 8005588:	931b      	str	r3, [sp, #108]	; 0x6c
 800558a:	e7bf      	b.n	800550c <_strtod_l+0x2c>
 800558c:	2201      	movs	r2, #1
 800558e:	920d      	str	r2, [sp, #52]	; 0x34
 8005590:	1c5a      	adds	r2, r3, #1
 8005592:	921b      	str	r2, [sp, #108]	; 0x6c
 8005594:	785b      	ldrb	r3, [r3, #1]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d1c2      	bne.n	8005520 <_strtod_l+0x40>
 800559a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800559c:	961b      	str	r6, [sp, #108]	; 0x6c
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f040 8579 	bne.w	8006096 <_strtod_l+0xbb6>
 80055a4:	4652      	mov	r2, sl
 80055a6:	465b      	mov	r3, fp
 80055a8:	e7e2      	b.n	8005570 <_strtod_l+0x90>
 80055aa:	2200      	movs	r2, #0
 80055ac:	e7ef      	b.n	800558e <_strtod_l+0xae>
 80055ae:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80055b0:	b13a      	cbz	r2, 80055c2 <_strtod_l+0xe2>
 80055b2:	2135      	movs	r1, #53	; 0x35
 80055b4:	a81e      	add	r0, sp, #120	; 0x78
 80055b6:	f002 fb8d 	bl	8007cd4 <__copybits>
 80055ba:	991c      	ldr	r1, [sp, #112]	; 0x70
 80055bc:	4648      	mov	r0, r9
 80055be:	f001 fffa 	bl	80075b6 <_Bfree>
 80055c2:	3c01      	subs	r4, #1
 80055c4:	2c04      	cmp	r4, #4
 80055c6:	d806      	bhi.n	80055d6 <_strtod_l+0xf6>
 80055c8:	e8df f004 	tbb	[pc, r4]
 80055cc:	1714030a 	.word	0x1714030a
 80055d0:	0a          	.byte	0x0a
 80055d1:	00          	.byte	0x00
 80055d2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80055d6:	0730      	lsls	r0, r6, #28
 80055d8:	d5c1      	bpl.n	800555e <_strtod_l+0x7e>
 80055da:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80055de:	e7be      	b.n	800555e <_strtod_l+0x7e>
 80055e0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80055e4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80055e6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80055ea:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80055ee:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80055f2:	e7f0      	b.n	80055d6 <_strtod_l+0xf6>
 80055f4:	f8df b170 	ldr.w	fp, [pc, #368]	; 8005768 <_strtod_l+0x288>
 80055f8:	e7ed      	b.n	80055d6 <_strtod_l+0xf6>
 80055fa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80055fe:	f04f 3aff 	mov.w	sl, #4294967295
 8005602:	e7e8      	b.n	80055d6 <_strtod_l+0xf6>
 8005604:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005606:	1c5a      	adds	r2, r3, #1
 8005608:	921b      	str	r2, [sp, #108]	; 0x6c
 800560a:	785b      	ldrb	r3, [r3, #1]
 800560c:	2b30      	cmp	r3, #48	; 0x30
 800560e:	d0f9      	beq.n	8005604 <_strtod_l+0x124>
 8005610:	2b00      	cmp	r3, #0
 8005612:	d0a4      	beq.n	800555e <_strtod_l+0x7e>
 8005614:	2301      	movs	r3, #1
 8005616:	2500      	movs	r5, #0
 8005618:	9306      	str	r3, [sp, #24]
 800561a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800561c:	9308      	str	r3, [sp, #32]
 800561e:	9507      	str	r5, [sp, #28]
 8005620:	9505      	str	r5, [sp, #20]
 8005622:	220a      	movs	r2, #10
 8005624:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005626:	7807      	ldrb	r7, [r0, #0]
 8005628:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800562c:	b2d9      	uxtb	r1, r3
 800562e:	2909      	cmp	r1, #9
 8005630:	d929      	bls.n	8005686 <_strtod_l+0x1a6>
 8005632:	4622      	mov	r2, r4
 8005634:	f8d8 1000 	ldr.w	r1, [r8]
 8005638:	f002 fda0 	bl	800817c <strncmp>
 800563c:	2800      	cmp	r0, #0
 800563e:	d031      	beq.n	80056a4 <_strtod_l+0x1c4>
 8005640:	2000      	movs	r0, #0
 8005642:	9c05      	ldr	r4, [sp, #20]
 8005644:	9004      	str	r0, [sp, #16]
 8005646:	463b      	mov	r3, r7
 8005648:	4602      	mov	r2, r0
 800564a:	2b65      	cmp	r3, #101	; 0x65
 800564c:	d001      	beq.n	8005652 <_strtod_l+0x172>
 800564e:	2b45      	cmp	r3, #69	; 0x45
 8005650:	d114      	bne.n	800567c <_strtod_l+0x19c>
 8005652:	b924      	cbnz	r4, 800565e <_strtod_l+0x17e>
 8005654:	b910      	cbnz	r0, 800565c <_strtod_l+0x17c>
 8005656:	9b06      	ldr	r3, [sp, #24]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d09e      	beq.n	800559a <_strtod_l+0xba>
 800565c:	2400      	movs	r4, #0
 800565e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8005660:	1c73      	adds	r3, r6, #1
 8005662:	931b      	str	r3, [sp, #108]	; 0x6c
 8005664:	7873      	ldrb	r3, [r6, #1]
 8005666:	2b2b      	cmp	r3, #43	; 0x2b
 8005668:	d078      	beq.n	800575c <_strtod_l+0x27c>
 800566a:	2b2d      	cmp	r3, #45	; 0x2d
 800566c:	d070      	beq.n	8005750 <_strtod_l+0x270>
 800566e:	f04f 0c00 	mov.w	ip, #0
 8005672:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8005676:	2f09      	cmp	r7, #9
 8005678:	d97c      	bls.n	8005774 <_strtod_l+0x294>
 800567a:	961b      	str	r6, [sp, #108]	; 0x6c
 800567c:	f04f 0e00 	mov.w	lr, #0
 8005680:	e09a      	b.n	80057b8 <_strtod_l+0x2d8>
 8005682:	2300      	movs	r3, #0
 8005684:	e7c7      	b.n	8005616 <_strtod_l+0x136>
 8005686:	9905      	ldr	r1, [sp, #20]
 8005688:	2908      	cmp	r1, #8
 800568a:	bfdd      	ittte	le
 800568c:	9907      	ldrle	r1, [sp, #28]
 800568e:	fb02 3301 	mlale	r3, r2, r1, r3
 8005692:	9307      	strle	r3, [sp, #28]
 8005694:	fb02 3505 	mlagt	r5, r2, r5, r3
 8005698:	9b05      	ldr	r3, [sp, #20]
 800569a:	3001      	adds	r0, #1
 800569c:	3301      	adds	r3, #1
 800569e:	9305      	str	r3, [sp, #20]
 80056a0:	901b      	str	r0, [sp, #108]	; 0x6c
 80056a2:	e7bf      	b.n	8005624 <_strtod_l+0x144>
 80056a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80056a6:	191a      	adds	r2, r3, r4
 80056a8:	921b      	str	r2, [sp, #108]	; 0x6c
 80056aa:	9a05      	ldr	r2, [sp, #20]
 80056ac:	5d1b      	ldrb	r3, [r3, r4]
 80056ae:	2a00      	cmp	r2, #0
 80056b0:	d037      	beq.n	8005722 <_strtod_l+0x242>
 80056b2:	9c05      	ldr	r4, [sp, #20]
 80056b4:	4602      	mov	r2, r0
 80056b6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80056ba:	2909      	cmp	r1, #9
 80056bc:	d913      	bls.n	80056e6 <_strtod_l+0x206>
 80056be:	2101      	movs	r1, #1
 80056c0:	9104      	str	r1, [sp, #16]
 80056c2:	e7c2      	b.n	800564a <_strtod_l+0x16a>
 80056c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80056c6:	1c5a      	adds	r2, r3, #1
 80056c8:	921b      	str	r2, [sp, #108]	; 0x6c
 80056ca:	785b      	ldrb	r3, [r3, #1]
 80056cc:	3001      	adds	r0, #1
 80056ce:	2b30      	cmp	r3, #48	; 0x30
 80056d0:	d0f8      	beq.n	80056c4 <_strtod_l+0x1e4>
 80056d2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80056d6:	2a08      	cmp	r2, #8
 80056d8:	f200 84e4 	bhi.w	80060a4 <_strtod_l+0xbc4>
 80056dc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80056de:	9208      	str	r2, [sp, #32]
 80056e0:	4602      	mov	r2, r0
 80056e2:	2000      	movs	r0, #0
 80056e4:	4604      	mov	r4, r0
 80056e6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80056ea:	f100 0101 	add.w	r1, r0, #1
 80056ee:	d012      	beq.n	8005716 <_strtod_l+0x236>
 80056f0:	440a      	add	r2, r1
 80056f2:	eb00 0c04 	add.w	ip, r0, r4
 80056f6:	4621      	mov	r1, r4
 80056f8:	270a      	movs	r7, #10
 80056fa:	458c      	cmp	ip, r1
 80056fc:	d113      	bne.n	8005726 <_strtod_l+0x246>
 80056fe:	1821      	adds	r1, r4, r0
 8005700:	2908      	cmp	r1, #8
 8005702:	f104 0401 	add.w	r4, r4, #1
 8005706:	4404      	add	r4, r0
 8005708:	dc19      	bgt.n	800573e <_strtod_l+0x25e>
 800570a:	9b07      	ldr	r3, [sp, #28]
 800570c:	210a      	movs	r1, #10
 800570e:	fb01 e303 	mla	r3, r1, r3, lr
 8005712:	9307      	str	r3, [sp, #28]
 8005714:	2100      	movs	r1, #0
 8005716:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005718:	1c58      	adds	r0, r3, #1
 800571a:	901b      	str	r0, [sp, #108]	; 0x6c
 800571c:	785b      	ldrb	r3, [r3, #1]
 800571e:	4608      	mov	r0, r1
 8005720:	e7c9      	b.n	80056b6 <_strtod_l+0x1d6>
 8005722:	9805      	ldr	r0, [sp, #20]
 8005724:	e7d3      	b.n	80056ce <_strtod_l+0x1ee>
 8005726:	2908      	cmp	r1, #8
 8005728:	f101 0101 	add.w	r1, r1, #1
 800572c:	dc03      	bgt.n	8005736 <_strtod_l+0x256>
 800572e:	9b07      	ldr	r3, [sp, #28]
 8005730:	437b      	muls	r3, r7
 8005732:	9307      	str	r3, [sp, #28]
 8005734:	e7e1      	b.n	80056fa <_strtod_l+0x21a>
 8005736:	2910      	cmp	r1, #16
 8005738:	bfd8      	it	le
 800573a:	437d      	mulle	r5, r7
 800573c:	e7dd      	b.n	80056fa <_strtod_l+0x21a>
 800573e:	2c10      	cmp	r4, #16
 8005740:	bfdc      	itt	le
 8005742:	210a      	movle	r1, #10
 8005744:	fb01 e505 	mlale	r5, r1, r5, lr
 8005748:	e7e4      	b.n	8005714 <_strtod_l+0x234>
 800574a:	2301      	movs	r3, #1
 800574c:	9304      	str	r3, [sp, #16]
 800574e:	e781      	b.n	8005654 <_strtod_l+0x174>
 8005750:	f04f 0c01 	mov.w	ip, #1
 8005754:	1cb3      	adds	r3, r6, #2
 8005756:	931b      	str	r3, [sp, #108]	; 0x6c
 8005758:	78b3      	ldrb	r3, [r6, #2]
 800575a:	e78a      	b.n	8005672 <_strtod_l+0x192>
 800575c:	f04f 0c00 	mov.w	ip, #0
 8005760:	e7f8      	b.n	8005754 <_strtod_l+0x274>
 8005762:	bf00      	nop
 8005764:	08008804 	.word	0x08008804
 8005768:	7ff00000 	.word	0x7ff00000
 800576c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800576e:	1c5f      	adds	r7, r3, #1
 8005770:	971b      	str	r7, [sp, #108]	; 0x6c
 8005772:	785b      	ldrb	r3, [r3, #1]
 8005774:	2b30      	cmp	r3, #48	; 0x30
 8005776:	d0f9      	beq.n	800576c <_strtod_l+0x28c>
 8005778:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800577c:	2f08      	cmp	r7, #8
 800577e:	f63f af7d 	bhi.w	800567c <_strtod_l+0x19c>
 8005782:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005786:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005788:	930a      	str	r3, [sp, #40]	; 0x28
 800578a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800578c:	1c5f      	adds	r7, r3, #1
 800578e:	971b      	str	r7, [sp, #108]	; 0x6c
 8005790:	785b      	ldrb	r3, [r3, #1]
 8005792:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8005796:	f1b8 0f09 	cmp.w	r8, #9
 800579a:	d937      	bls.n	800580c <_strtod_l+0x32c>
 800579c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800579e:	1a7f      	subs	r7, r7, r1
 80057a0:	2f08      	cmp	r7, #8
 80057a2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80057a6:	dc37      	bgt.n	8005818 <_strtod_l+0x338>
 80057a8:	45be      	cmp	lr, r7
 80057aa:	bfa8      	it	ge
 80057ac:	46be      	movge	lr, r7
 80057ae:	f1bc 0f00 	cmp.w	ip, #0
 80057b2:	d001      	beq.n	80057b8 <_strtod_l+0x2d8>
 80057b4:	f1ce 0e00 	rsb	lr, lr, #0
 80057b8:	2c00      	cmp	r4, #0
 80057ba:	d151      	bne.n	8005860 <_strtod_l+0x380>
 80057bc:	2800      	cmp	r0, #0
 80057be:	f47f aece 	bne.w	800555e <_strtod_l+0x7e>
 80057c2:	9a06      	ldr	r2, [sp, #24]
 80057c4:	2a00      	cmp	r2, #0
 80057c6:	f47f aeca 	bne.w	800555e <_strtod_l+0x7e>
 80057ca:	9a04      	ldr	r2, [sp, #16]
 80057cc:	2a00      	cmp	r2, #0
 80057ce:	f47f aee4 	bne.w	800559a <_strtod_l+0xba>
 80057d2:	2b4e      	cmp	r3, #78	; 0x4e
 80057d4:	d027      	beq.n	8005826 <_strtod_l+0x346>
 80057d6:	dc21      	bgt.n	800581c <_strtod_l+0x33c>
 80057d8:	2b49      	cmp	r3, #73	; 0x49
 80057da:	f47f aede 	bne.w	800559a <_strtod_l+0xba>
 80057de:	49a0      	ldr	r1, [pc, #640]	; (8005a60 <_strtod_l+0x580>)
 80057e0:	a81b      	add	r0, sp, #108	; 0x6c
 80057e2:	f001 fdd7 	bl	8007394 <__match>
 80057e6:	2800      	cmp	r0, #0
 80057e8:	f43f aed7 	beq.w	800559a <_strtod_l+0xba>
 80057ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80057ee:	499d      	ldr	r1, [pc, #628]	; (8005a64 <_strtod_l+0x584>)
 80057f0:	3b01      	subs	r3, #1
 80057f2:	a81b      	add	r0, sp, #108	; 0x6c
 80057f4:	931b      	str	r3, [sp, #108]	; 0x6c
 80057f6:	f001 fdcd 	bl	8007394 <__match>
 80057fa:	b910      	cbnz	r0, 8005802 <_strtod_l+0x322>
 80057fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80057fe:	3301      	adds	r3, #1
 8005800:	931b      	str	r3, [sp, #108]	; 0x6c
 8005802:	f8df b274 	ldr.w	fp, [pc, #628]	; 8005a78 <_strtod_l+0x598>
 8005806:	f04f 0a00 	mov.w	sl, #0
 800580a:	e6a8      	b.n	800555e <_strtod_l+0x7e>
 800580c:	210a      	movs	r1, #10
 800580e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005812:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005816:	e7b8      	b.n	800578a <_strtod_l+0x2aa>
 8005818:	46be      	mov	lr, r7
 800581a:	e7c8      	b.n	80057ae <_strtod_l+0x2ce>
 800581c:	2b69      	cmp	r3, #105	; 0x69
 800581e:	d0de      	beq.n	80057de <_strtod_l+0x2fe>
 8005820:	2b6e      	cmp	r3, #110	; 0x6e
 8005822:	f47f aeba 	bne.w	800559a <_strtod_l+0xba>
 8005826:	4990      	ldr	r1, [pc, #576]	; (8005a68 <_strtod_l+0x588>)
 8005828:	a81b      	add	r0, sp, #108	; 0x6c
 800582a:	f001 fdb3 	bl	8007394 <__match>
 800582e:	2800      	cmp	r0, #0
 8005830:	f43f aeb3 	beq.w	800559a <_strtod_l+0xba>
 8005834:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	2b28      	cmp	r3, #40	; 0x28
 800583a:	d10e      	bne.n	800585a <_strtod_l+0x37a>
 800583c:	aa1e      	add	r2, sp, #120	; 0x78
 800583e:	498b      	ldr	r1, [pc, #556]	; (8005a6c <_strtod_l+0x58c>)
 8005840:	a81b      	add	r0, sp, #108	; 0x6c
 8005842:	f001 fdbb 	bl	80073bc <__hexnan>
 8005846:	2805      	cmp	r0, #5
 8005848:	d107      	bne.n	800585a <_strtod_l+0x37a>
 800584a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800584c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8005850:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005854:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005858:	e681      	b.n	800555e <_strtod_l+0x7e>
 800585a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8005a80 <_strtod_l+0x5a0>
 800585e:	e7d2      	b.n	8005806 <_strtod_l+0x326>
 8005860:	ebae 0302 	sub.w	r3, lr, r2
 8005864:	9306      	str	r3, [sp, #24]
 8005866:	9b05      	ldr	r3, [sp, #20]
 8005868:	9807      	ldr	r0, [sp, #28]
 800586a:	2b00      	cmp	r3, #0
 800586c:	bf08      	it	eq
 800586e:	4623      	moveq	r3, r4
 8005870:	2c10      	cmp	r4, #16
 8005872:	9305      	str	r3, [sp, #20]
 8005874:	46a0      	mov	r8, r4
 8005876:	bfa8      	it	ge
 8005878:	f04f 0810 	movge.w	r8, #16
 800587c:	f7fa fe42 	bl	8000504 <__aeabi_ui2d>
 8005880:	2c09      	cmp	r4, #9
 8005882:	4682      	mov	sl, r0
 8005884:	468b      	mov	fp, r1
 8005886:	dc13      	bgt.n	80058b0 <_strtod_l+0x3d0>
 8005888:	9b06      	ldr	r3, [sp, #24]
 800588a:	2b00      	cmp	r3, #0
 800588c:	f43f ae67 	beq.w	800555e <_strtod_l+0x7e>
 8005890:	9b06      	ldr	r3, [sp, #24]
 8005892:	dd7a      	ble.n	800598a <_strtod_l+0x4aa>
 8005894:	2b16      	cmp	r3, #22
 8005896:	dc61      	bgt.n	800595c <_strtod_l+0x47c>
 8005898:	4a75      	ldr	r2, [pc, #468]	; (8005a70 <_strtod_l+0x590>)
 800589a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800589e:	e9de 0100 	ldrd	r0, r1, [lr]
 80058a2:	4652      	mov	r2, sl
 80058a4:	465b      	mov	r3, fp
 80058a6:	f7fa fea7 	bl	80005f8 <__aeabi_dmul>
 80058aa:	4682      	mov	sl, r0
 80058ac:	468b      	mov	fp, r1
 80058ae:	e656      	b.n	800555e <_strtod_l+0x7e>
 80058b0:	4b6f      	ldr	r3, [pc, #444]	; (8005a70 <_strtod_l+0x590>)
 80058b2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80058b6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80058ba:	f7fa fe9d 	bl	80005f8 <__aeabi_dmul>
 80058be:	4606      	mov	r6, r0
 80058c0:	4628      	mov	r0, r5
 80058c2:	460f      	mov	r7, r1
 80058c4:	f7fa fe1e 	bl	8000504 <__aeabi_ui2d>
 80058c8:	4602      	mov	r2, r0
 80058ca:	460b      	mov	r3, r1
 80058cc:	4630      	mov	r0, r6
 80058ce:	4639      	mov	r1, r7
 80058d0:	f7fa fcdc 	bl	800028c <__adddf3>
 80058d4:	2c0f      	cmp	r4, #15
 80058d6:	4682      	mov	sl, r0
 80058d8:	468b      	mov	fp, r1
 80058da:	ddd5      	ble.n	8005888 <_strtod_l+0x3a8>
 80058dc:	9b06      	ldr	r3, [sp, #24]
 80058de:	eba4 0808 	sub.w	r8, r4, r8
 80058e2:	4498      	add	r8, r3
 80058e4:	f1b8 0f00 	cmp.w	r8, #0
 80058e8:	f340 8096 	ble.w	8005a18 <_strtod_l+0x538>
 80058ec:	f018 030f 	ands.w	r3, r8, #15
 80058f0:	d00a      	beq.n	8005908 <_strtod_l+0x428>
 80058f2:	495f      	ldr	r1, [pc, #380]	; (8005a70 <_strtod_l+0x590>)
 80058f4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80058f8:	4652      	mov	r2, sl
 80058fa:	465b      	mov	r3, fp
 80058fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005900:	f7fa fe7a 	bl	80005f8 <__aeabi_dmul>
 8005904:	4682      	mov	sl, r0
 8005906:	468b      	mov	fp, r1
 8005908:	f038 080f 	bics.w	r8, r8, #15
 800590c:	d073      	beq.n	80059f6 <_strtod_l+0x516>
 800590e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005912:	dd47      	ble.n	80059a4 <_strtod_l+0x4c4>
 8005914:	2400      	movs	r4, #0
 8005916:	46a0      	mov	r8, r4
 8005918:	9407      	str	r4, [sp, #28]
 800591a:	9405      	str	r4, [sp, #20]
 800591c:	2322      	movs	r3, #34	; 0x22
 800591e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8005a78 <_strtod_l+0x598>
 8005922:	f8c9 3000 	str.w	r3, [r9]
 8005926:	f04f 0a00 	mov.w	sl, #0
 800592a:	9b07      	ldr	r3, [sp, #28]
 800592c:	2b00      	cmp	r3, #0
 800592e:	f43f ae16 	beq.w	800555e <_strtod_l+0x7e>
 8005932:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005934:	4648      	mov	r0, r9
 8005936:	f001 fe3e 	bl	80075b6 <_Bfree>
 800593a:	9905      	ldr	r1, [sp, #20]
 800593c:	4648      	mov	r0, r9
 800593e:	f001 fe3a 	bl	80075b6 <_Bfree>
 8005942:	4641      	mov	r1, r8
 8005944:	4648      	mov	r0, r9
 8005946:	f001 fe36 	bl	80075b6 <_Bfree>
 800594a:	9907      	ldr	r1, [sp, #28]
 800594c:	4648      	mov	r0, r9
 800594e:	f001 fe32 	bl	80075b6 <_Bfree>
 8005952:	4621      	mov	r1, r4
 8005954:	4648      	mov	r0, r9
 8005956:	f001 fe2e 	bl	80075b6 <_Bfree>
 800595a:	e600      	b.n	800555e <_strtod_l+0x7e>
 800595c:	9a06      	ldr	r2, [sp, #24]
 800595e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005962:	4293      	cmp	r3, r2
 8005964:	dbba      	blt.n	80058dc <_strtod_l+0x3fc>
 8005966:	4d42      	ldr	r5, [pc, #264]	; (8005a70 <_strtod_l+0x590>)
 8005968:	f1c4 040f 	rsb	r4, r4, #15
 800596c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005970:	4652      	mov	r2, sl
 8005972:	465b      	mov	r3, fp
 8005974:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005978:	f7fa fe3e 	bl	80005f8 <__aeabi_dmul>
 800597c:	9b06      	ldr	r3, [sp, #24]
 800597e:	1b1c      	subs	r4, r3, r4
 8005980:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005984:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005988:	e78d      	b.n	80058a6 <_strtod_l+0x3c6>
 800598a:	f113 0f16 	cmn.w	r3, #22
 800598e:	dba5      	blt.n	80058dc <_strtod_l+0x3fc>
 8005990:	4a37      	ldr	r2, [pc, #220]	; (8005a70 <_strtod_l+0x590>)
 8005992:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8005996:	e9d2 2300 	ldrd	r2, r3, [r2]
 800599a:	4650      	mov	r0, sl
 800599c:	4659      	mov	r1, fp
 800599e:	f7fa ff55 	bl	800084c <__aeabi_ddiv>
 80059a2:	e782      	b.n	80058aa <_strtod_l+0x3ca>
 80059a4:	2300      	movs	r3, #0
 80059a6:	4e33      	ldr	r6, [pc, #204]	; (8005a74 <_strtod_l+0x594>)
 80059a8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80059ac:	4650      	mov	r0, sl
 80059ae:	4659      	mov	r1, fp
 80059b0:	461d      	mov	r5, r3
 80059b2:	f1b8 0f01 	cmp.w	r8, #1
 80059b6:	dc21      	bgt.n	80059fc <_strtod_l+0x51c>
 80059b8:	b10b      	cbz	r3, 80059be <_strtod_l+0x4de>
 80059ba:	4682      	mov	sl, r0
 80059bc:	468b      	mov	fp, r1
 80059be:	4b2d      	ldr	r3, [pc, #180]	; (8005a74 <_strtod_l+0x594>)
 80059c0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80059c4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80059c8:	4652      	mov	r2, sl
 80059ca:	465b      	mov	r3, fp
 80059cc:	e9d5 0100 	ldrd	r0, r1, [r5]
 80059d0:	f7fa fe12 	bl	80005f8 <__aeabi_dmul>
 80059d4:	4b28      	ldr	r3, [pc, #160]	; (8005a78 <_strtod_l+0x598>)
 80059d6:	460a      	mov	r2, r1
 80059d8:	400b      	ands	r3, r1
 80059da:	4928      	ldr	r1, [pc, #160]	; (8005a7c <_strtod_l+0x59c>)
 80059dc:	428b      	cmp	r3, r1
 80059de:	4682      	mov	sl, r0
 80059e0:	d898      	bhi.n	8005914 <_strtod_l+0x434>
 80059e2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80059e6:	428b      	cmp	r3, r1
 80059e8:	bf86      	itte	hi
 80059ea:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8005a84 <_strtod_l+0x5a4>
 80059ee:	f04f 3aff 	movhi.w	sl, #4294967295
 80059f2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80059f6:	2300      	movs	r3, #0
 80059f8:	9304      	str	r3, [sp, #16]
 80059fa:	e077      	b.n	8005aec <_strtod_l+0x60c>
 80059fc:	f018 0f01 	tst.w	r8, #1
 8005a00:	d006      	beq.n	8005a10 <_strtod_l+0x530>
 8005a02:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0a:	f7fa fdf5 	bl	80005f8 <__aeabi_dmul>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	3501      	adds	r5, #1
 8005a12:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005a16:	e7cc      	b.n	80059b2 <_strtod_l+0x4d2>
 8005a18:	d0ed      	beq.n	80059f6 <_strtod_l+0x516>
 8005a1a:	f1c8 0800 	rsb	r8, r8, #0
 8005a1e:	f018 020f 	ands.w	r2, r8, #15
 8005a22:	d00a      	beq.n	8005a3a <_strtod_l+0x55a>
 8005a24:	4b12      	ldr	r3, [pc, #72]	; (8005a70 <_strtod_l+0x590>)
 8005a26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a2a:	4650      	mov	r0, sl
 8005a2c:	4659      	mov	r1, fp
 8005a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a32:	f7fa ff0b 	bl	800084c <__aeabi_ddiv>
 8005a36:	4682      	mov	sl, r0
 8005a38:	468b      	mov	fp, r1
 8005a3a:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005a3e:	d0da      	beq.n	80059f6 <_strtod_l+0x516>
 8005a40:	f1b8 0f1f 	cmp.w	r8, #31
 8005a44:	dd20      	ble.n	8005a88 <_strtod_l+0x5a8>
 8005a46:	2400      	movs	r4, #0
 8005a48:	46a0      	mov	r8, r4
 8005a4a:	9407      	str	r4, [sp, #28]
 8005a4c:	9405      	str	r4, [sp, #20]
 8005a4e:	2322      	movs	r3, #34	; 0x22
 8005a50:	f04f 0a00 	mov.w	sl, #0
 8005a54:	f04f 0b00 	mov.w	fp, #0
 8005a58:	f8c9 3000 	str.w	r3, [r9]
 8005a5c:	e765      	b.n	800592a <_strtod_l+0x44a>
 8005a5e:	bf00      	nop
 8005a60:	080087ce 	.word	0x080087ce
 8005a64:	0800885b 	.word	0x0800885b
 8005a68:	080087d6 	.word	0x080087d6
 8005a6c:	08008818 	.word	0x08008818
 8005a70:	08008898 	.word	0x08008898
 8005a74:	08008870 	.word	0x08008870
 8005a78:	7ff00000 	.word	0x7ff00000
 8005a7c:	7ca00000 	.word	0x7ca00000
 8005a80:	fff80000 	.word	0xfff80000
 8005a84:	7fefffff 	.word	0x7fefffff
 8005a88:	f018 0310 	ands.w	r3, r8, #16
 8005a8c:	bf18      	it	ne
 8005a8e:	236a      	movne	r3, #106	; 0x6a
 8005a90:	4da0      	ldr	r5, [pc, #640]	; (8005d14 <_strtod_l+0x834>)
 8005a92:	9304      	str	r3, [sp, #16]
 8005a94:	4650      	mov	r0, sl
 8005a96:	4659      	mov	r1, fp
 8005a98:	2300      	movs	r3, #0
 8005a9a:	f1b8 0f00 	cmp.w	r8, #0
 8005a9e:	f300 810a 	bgt.w	8005cb6 <_strtod_l+0x7d6>
 8005aa2:	b10b      	cbz	r3, 8005aa8 <_strtod_l+0x5c8>
 8005aa4:	4682      	mov	sl, r0
 8005aa6:	468b      	mov	fp, r1
 8005aa8:	9b04      	ldr	r3, [sp, #16]
 8005aaa:	b1bb      	cbz	r3, 8005adc <_strtod_l+0x5fc>
 8005aac:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005ab0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	4659      	mov	r1, fp
 8005ab8:	dd10      	ble.n	8005adc <_strtod_l+0x5fc>
 8005aba:	2b1f      	cmp	r3, #31
 8005abc:	f340 8107 	ble.w	8005cce <_strtod_l+0x7ee>
 8005ac0:	2b34      	cmp	r3, #52	; 0x34
 8005ac2:	bfde      	ittt	le
 8005ac4:	3b20      	suble	r3, #32
 8005ac6:	f04f 32ff 	movle.w	r2, #4294967295
 8005aca:	fa02 f303 	lslle.w	r3, r2, r3
 8005ace:	f04f 0a00 	mov.w	sl, #0
 8005ad2:	bfcc      	ite	gt
 8005ad4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005ad8:	ea03 0b01 	andle.w	fp, r3, r1
 8005adc:	2200      	movs	r2, #0
 8005ade:	2300      	movs	r3, #0
 8005ae0:	4650      	mov	r0, sl
 8005ae2:	4659      	mov	r1, fp
 8005ae4:	f7fa fff0 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ae8:	2800      	cmp	r0, #0
 8005aea:	d1ac      	bne.n	8005a46 <_strtod_l+0x566>
 8005aec:	9b07      	ldr	r3, [sp, #28]
 8005aee:	9300      	str	r3, [sp, #0]
 8005af0:	9a05      	ldr	r2, [sp, #20]
 8005af2:	9908      	ldr	r1, [sp, #32]
 8005af4:	4623      	mov	r3, r4
 8005af6:	4648      	mov	r0, r9
 8005af8:	f001 fdaf 	bl	800765a <__s2b>
 8005afc:	9007      	str	r0, [sp, #28]
 8005afe:	2800      	cmp	r0, #0
 8005b00:	f43f af08 	beq.w	8005914 <_strtod_l+0x434>
 8005b04:	9a06      	ldr	r2, [sp, #24]
 8005b06:	9b06      	ldr	r3, [sp, #24]
 8005b08:	2a00      	cmp	r2, #0
 8005b0a:	f1c3 0300 	rsb	r3, r3, #0
 8005b0e:	bfa8      	it	ge
 8005b10:	2300      	movge	r3, #0
 8005b12:	930e      	str	r3, [sp, #56]	; 0x38
 8005b14:	2400      	movs	r4, #0
 8005b16:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005b1a:	9316      	str	r3, [sp, #88]	; 0x58
 8005b1c:	46a0      	mov	r8, r4
 8005b1e:	9b07      	ldr	r3, [sp, #28]
 8005b20:	4648      	mov	r0, r9
 8005b22:	6859      	ldr	r1, [r3, #4]
 8005b24:	f001 fd13 	bl	800754e <_Balloc>
 8005b28:	9005      	str	r0, [sp, #20]
 8005b2a:	2800      	cmp	r0, #0
 8005b2c:	f43f aef6 	beq.w	800591c <_strtod_l+0x43c>
 8005b30:	9b07      	ldr	r3, [sp, #28]
 8005b32:	691a      	ldr	r2, [r3, #16]
 8005b34:	3202      	adds	r2, #2
 8005b36:	f103 010c 	add.w	r1, r3, #12
 8005b3a:	0092      	lsls	r2, r2, #2
 8005b3c:	300c      	adds	r0, #12
 8005b3e:	f001 fcfb 	bl	8007538 <memcpy>
 8005b42:	aa1e      	add	r2, sp, #120	; 0x78
 8005b44:	a91d      	add	r1, sp, #116	; 0x74
 8005b46:	ec4b ab10 	vmov	d0, sl, fp
 8005b4a:	4648      	mov	r0, r9
 8005b4c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8005b50:	f002 f83e 	bl	8007bd0 <__d2b>
 8005b54:	901c      	str	r0, [sp, #112]	; 0x70
 8005b56:	2800      	cmp	r0, #0
 8005b58:	f43f aee0 	beq.w	800591c <_strtod_l+0x43c>
 8005b5c:	2101      	movs	r1, #1
 8005b5e:	4648      	mov	r0, r9
 8005b60:	f001 fe07 	bl	8007772 <__i2b>
 8005b64:	4680      	mov	r8, r0
 8005b66:	2800      	cmp	r0, #0
 8005b68:	f43f aed8 	beq.w	800591c <_strtod_l+0x43c>
 8005b6c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8005b6e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005b70:	2e00      	cmp	r6, #0
 8005b72:	bfab      	itete	ge
 8005b74:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005b76:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8005b78:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8005b7a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8005b7c:	bfac      	ite	ge
 8005b7e:	18f7      	addge	r7, r6, r3
 8005b80:	1b9d      	sublt	r5, r3, r6
 8005b82:	9b04      	ldr	r3, [sp, #16]
 8005b84:	1af6      	subs	r6, r6, r3
 8005b86:	4416      	add	r6, r2
 8005b88:	4b63      	ldr	r3, [pc, #396]	; (8005d18 <_strtod_l+0x838>)
 8005b8a:	3e01      	subs	r6, #1
 8005b8c:	429e      	cmp	r6, r3
 8005b8e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005b92:	f280 80af 	bge.w	8005cf4 <_strtod_l+0x814>
 8005b96:	1b9b      	subs	r3, r3, r6
 8005b98:	2b1f      	cmp	r3, #31
 8005b9a:	eba2 0203 	sub.w	r2, r2, r3
 8005b9e:	f04f 0101 	mov.w	r1, #1
 8005ba2:	f300 809b 	bgt.w	8005cdc <_strtod_l+0x7fc>
 8005ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8005baa:	930f      	str	r3, [sp, #60]	; 0x3c
 8005bac:	2300      	movs	r3, #0
 8005bae:	930a      	str	r3, [sp, #40]	; 0x28
 8005bb0:	18be      	adds	r6, r7, r2
 8005bb2:	9b04      	ldr	r3, [sp, #16]
 8005bb4:	42b7      	cmp	r7, r6
 8005bb6:	4415      	add	r5, r2
 8005bb8:	441d      	add	r5, r3
 8005bba:	463b      	mov	r3, r7
 8005bbc:	bfa8      	it	ge
 8005bbe:	4633      	movge	r3, r6
 8005bc0:	42ab      	cmp	r3, r5
 8005bc2:	bfa8      	it	ge
 8005bc4:	462b      	movge	r3, r5
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	bfc2      	ittt	gt
 8005bca:	1af6      	subgt	r6, r6, r3
 8005bcc:	1aed      	subgt	r5, r5, r3
 8005bce:	1aff      	subgt	r7, r7, r3
 8005bd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005bd2:	b1bb      	cbz	r3, 8005c04 <_strtod_l+0x724>
 8005bd4:	4641      	mov	r1, r8
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	4648      	mov	r0, r9
 8005bda:	f001 fe69 	bl	80078b0 <__pow5mult>
 8005bde:	4680      	mov	r8, r0
 8005be0:	2800      	cmp	r0, #0
 8005be2:	f43f ae9b 	beq.w	800591c <_strtod_l+0x43c>
 8005be6:	4601      	mov	r1, r0
 8005be8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005bea:	4648      	mov	r0, r9
 8005bec:	f001 fdca 	bl	8007784 <__multiply>
 8005bf0:	900c      	str	r0, [sp, #48]	; 0x30
 8005bf2:	2800      	cmp	r0, #0
 8005bf4:	f43f ae92 	beq.w	800591c <_strtod_l+0x43c>
 8005bf8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005bfa:	4648      	mov	r0, r9
 8005bfc:	f001 fcdb 	bl	80075b6 <_Bfree>
 8005c00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c02:	931c      	str	r3, [sp, #112]	; 0x70
 8005c04:	2e00      	cmp	r6, #0
 8005c06:	dc7a      	bgt.n	8005cfe <_strtod_l+0x81e>
 8005c08:	9b06      	ldr	r3, [sp, #24]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	dd08      	ble.n	8005c20 <_strtod_l+0x740>
 8005c0e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005c10:	9905      	ldr	r1, [sp, #20]
 8005c12:	4648      	mov	r0, r9
 8005c14:	f001 fe4c 	bl	80078b0 <__pow5mult>
 8005c18:	9005      	str	r0, [sp, #20]
 8005c1a:	2800      	cmp	r0, #0
 8005c1c:	f43f ae7e 	beq.w	800591c <_strtod_l+0x43c>
 8005c20:	2d00      	cmp	r5, #0
 8005c22:	dd08      	ble.n	8005c36 <_strtod_l+0x756>
 8005c24:	462a      	mov	r2, r5
 8005c26:	9905      	ldr	r1, [sp, #20]
 8005c28:	4648      	mov	r0, r9
 8005c2a:	f001 fe8f 	bl	800794c <__lshift>
 8005c2e:	9005      	str	r0, [sp, #20]
 8005c30:	2800      	cmp	r0, #0
 8005c32:	f43f ae73 	beq.w	800591c <_strtod_l+0x43c>
 8005c36:	2f00      	cmp	r7, #0
 8005c38:	dd08      	ble.n	8005c4c <_strtod_l+0x76c>
 8005c3a:	4641      	mov	r1, r8
 8005c3c:	463a      	mov	r2, r7
 8005c3e:	4648      	mov	r0, r9
 8005c40:	f001 fe84 	bl	800794c <__lshift>
 8005c44:	4680      	mov	r8, r0
 8005c46:	2800      	cmp	r0, #0
 8005c48:	f43f ae68 	beq.w	800591c <_strtod_l+0x43c>
 8005c4c:	9a05      	ldr	r2, [sp, #20]
 8005c4e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005c50:	4648      	mov	r0, r9
 8005c52:	f001 fee9 	bl	8007a28 <__mdiff>
 8005c56:	4604      	mov	r4, r0
 8005c58:	2800      	cmp	r0, #0
 8005c5a:	f43f ae5f 	beq.w	800591c <_strtod_l+0x43c>
 8005c5e:	68c3      	ldr	r3, [r0, #12]
 8005c60:	930c      	str	r3, [sp, #48]	; 0x30
 8005c62:	2300      	movs	r3, #0
 8005c64:	60c3      	str	r3, [r0, #12]
 8005c66:	4641      	mov	r1, r8
 8005c68:	f001 fec4 	bl	80079f4 <__mcmp>
 8005c6c:	2800      	cmp	r0, #0
 8005c6e:	da55      	bge.n	8005d1c <_strtod_l+0x83c>
 8005c70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c72:	b9e3      	cbnz	r3, 8005cae <_strtod_l+0x7ce>
 8005c74:	f1ba 0f00 	cmp.w	sl, #0
 8005c78:	d119      	bne.n	8005cae <_strtod_l+0x7ce>
 8005c7a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005c7e:	b9b3      	cbnz	r3, 8005cae <_strtod_l+0x7ce>
 8005c80:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005c84:	0d1b      	lsrs	r3, r3, #20
 8005c86:	051b      	lsls	r3, r3, #20
 8005c88:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005c8c:	d90f      	bls.n	8005cae <_strtod_l+0x7ce>
 8005c8e:	6963      	ldr	r3, [r4, #20]
 8005c90:	b913      	cbnz	r3, 8005c98 <_strtod_l+0x7b8>
 8005c92:	6923      	ldr	r3, [r4, #16]
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	dd0a      	ble.n	8005cae <_strtod_l+0x7ce>
 8005c98:	4621      	mov	r1, r4
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	4648      	mov	r0, r9
 8005c9e:	f001 fe55 	bl	800794c <__lshift>
 8005ca2:	4641      	mov	r1, r8
 8005ca4:	4604      	mov	r4, r0
 8005ca6:	f001 fea5 	bl	80079f4 <__mcmp>
 8005caa:	2800      	cmp	r0, #0
 8005cac:	dc67      	bgt.n	8005d7e <_strtod_l+0x89e>
 8005cae:	9b04      	ldr	r3, [sp, #16]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d171      	bne.n	8005d98 <_strtod_l+0x8b8>
 8005cb4:	e63d      	b.n	8005932 <_strtod_l+0x452>
 8005cb6:	f018 0f01 	tst.w	r8, #1
 8005cba:	d004      	beq.n	8005cc6 <_strtod_l+0x7e6>
 8005cbc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005cc0:	f7fa fc9a 	bl	80005f8 <__aeabi_dmul>
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005cca:	3508      	adds	r5, #8
 8005ccc:	e6e5      	b.n	8005a9a <_strtod_l+0x5ba>
 8005cce:	f04f 32ff 	mov.w	r2, #4294967295
 8005cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd6:	ea03 0a0a 	and.w	sl, r3, sl
 8005cda:	e6ff      	b.n	8005adc <_strtod_l+0x5fc>
 8005cdc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8005ce0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8005ce4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8005ce8:	36e2      	adds	r6, #226	; 0xe2
 8005cea:	fa01 f306 	lsl.w	r3, r1, r6
 8005cee:	930a      	str	r3, [sp, #40]	; 0x28
 8005cf0:	910f      	str	r1, [sp, #60]	; 0x3c
 8005cf2:	e75d      	b.n	8005bb0 <_strtod_l+0x6d0>
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	930a      	str	r3, [sp, #40]	; 0x28
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	930f      	str	r3, [sp, #60]	; 0x3c
 8005cfc:	e758      	b.n	8005bb0 <_strtod_l+0x6d0>
 8005cfe:	4632      	mov	r2, r6
 8005d00:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005d02:	4648      	mov	r0, r9
 8005d04:	f001 fe22 	bl	800794c <__lshift>
 8005d08:	901c      	str	r0, [sp, #112]	; 0x70
 8005d0a:	2800      	cmp	r0, #0
 8005d0c:	f47f af7c 	bne.w	8005c08 <_strtod_l+0x728>
 8005d10:	e604      	b.n	800591c <_strtod_l+0x43c>
 8005d12:	bf00      	nop
 8005d14:	08008830 	.word	0x08008830
 8005d18:	fffffc02 	.word	0xfffffc02
 8005d1c:	465d      	mov	r5, fp
 8005d1e:	f040 8086 	bne.w	8005e2e <_strtod_l+0x94e>
 8005d22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005d28:	b32a      	cbz	r2, 8005d76 <_strtod_l+0x896>
 8005d2a:	4aaf      	ldr	r2, [pc, #700]	; (8005fe8 <_strtod_l+0xb08>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d153      	bne.n	8005dd8 <_strtod_l+0x8f8>
 8005d30:	9b04      	ldr	r3, [sp, #16]
 8005d32:	4650      	mov	r0, sl
 8005d34:	b1d3      	cbz	r3, 8005d6c <_strtod_l+0x88c>
 8005d36:	4aad      	ldr	r2, [pc, #692]	; (8005fec <_strtod_l+0xb0c>)
 8005d38:	402a      	ands	r2, r5
 8005d3a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005d3e:	f04f 31ff 	mov.w	r1, #4294967295
 8005d42:	d816      	bhi.n	8005d72 <_strtod_l+0x892>
 8005d44:	0d12      	lsrs	r2, r2, #20
 8005d46:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d4e:	4298      	cmp	r0, r3
 8005d50:	d142      	bne.n	8005dd8 <_strtod_l+0x8f8>
 8005d52:	4ba7      	ldr	r3, [pc, #668]	; (8005ff0 <_strtod_l+0xb10>)
 8005d54:	429d      	cmp	r5, r3
 8005d56:	d102      	bne.n	8005d5e <_strtod_l+0x87e>
 8005d58:	3001      	adds	r0, #1
 8005d5a:	f43f addf 	beq.w	800591c <_strtod_l+0x43c>
 8005d5e:	4ba3      	ldr	r3, [pc, #652]	; (8005fec <_strtod_l+0xb0c>)
 8005d60:	402b      	ands	r3, r5
 8005d62:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005d66:	f04f 0a00 	mov.w	sl, #0
 8005d6a:	e7a0      	b.n	8005cae <_strtod_l+0x7ce>
 8005d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8005d70:	e7ed      	b.n	8005d4e <_strtod_l+0x86e>
 8005d72:	460b      	mov	r3, r1
 8005d74:	e7eb      	b.n	8005d4e <_strtod_l+0x86e>
 8005d76:	bb7b      	cbnz	r3, 8005dd8 <_strtod_l+0x8f8>
 8005d78:	f1ba 0f00 	cmp.w	sl, #0
 8005d7c:	d12c      	bne.n	8005dd8 <_strtod_l+0x8f8>
 8005d7e:	9904      	ldr	r1, [sp, #16]
 8005d80:	4a9a      	ldr	r2, [pc, #616]	; (8005fec <_strtod_l+0xb0c>)
 8005d82:	465b      	mov	r3, fp
 8005d84:	b1f1      	cbz	r1, 8005dc4 <_strtod_l+0x8e4>
 8005d86:	ea02 010b 	and.w	r1, r2, fp
 8005d8a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005d8e:	dc19      	bgt.n	8005dc4 <_strtod_l+0x8e4>
 8005d90:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005d94:	f77f ae5b 	ble.w	8005a4e <_strtod_l+0x56e>
 8005d98:	4a96      	ldr	r2, [pc, #600]	; (8005ff4 <_strtod_l+0xb14>)
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8005da0:	4650      	mov	r0, sl
 8005da2:	4659      	mov	r1, fp
 8005da4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005da8:	f7fa fc26 	bl	80005f8 <__aeabi_dmul>
 8005dac:	4682      	mov	sl, r0
 8005dae:	468b      	mov	fp, r1
 8005db0:	2900      	cmp	r1, #0
 8005db2:	f47f adbe 	bne.w	8005932 <_strtod_l+0x452>
 8005db6:	2800      	cmp	r0, #0
 8005db8:	f47f adbb 	bne.w	8005932 <_strtod_l+0x452>
 8005dbc:	2322      	movs	r3, #34	; 0x22
 8005dbe:	f8c9 3000 	str.w	r3, [r9]
 8005dc2:	e5b6      	b.n	8005932 <_strtod_l+0x452>
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005dca:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005dce:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005dd2:	f04f 3aff 	mov.w	sl, #4294967295
 8005dd6:	e76a      	b.n	8005cae <_strtod_l+0x7ce>
 8005dd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dda:	b193      	cbz	r3, 8005e02 <_strtod_l+0x922>
 8005ddc:	422b      	tst	r3, r5
 8005dde:	f43f af66 	beq.w	8005cae <_strtod_l+0x7ce>
 8005de2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005de4:	9a04      	ldr	r2, [sp, #16]
 8005de6:	4650      	mov	r0, sl
 8005de8:	4659      	mov	r1, fp
 8005dea:	b173      	cbz	r3, 8005e0a <_strtod_l+0x92a>
 8005dec:	f7ff fb5c 	bl	80054a8 <sulp>
 8005df0:	4602      	mov	r2, r0
 8005df2:	460b      	mov	r3, r1
 8005df4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005df8:	f7fa fa48 	bl	800028c <__adddf3>
 8005dfc:	4682      	mov	sl, r0
 8005dfe:	468b      	mov	fp, r1
 8005e00:	e755      	b.n	8005cae <_strtod_l+0x7ce>
 8005e02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e04:	ea13 0f0a 	tst.w	r3, sl
 8005e08:	e7e9      	b.n	8005dde <_strtod_l+0x8fe>
 8005e0a:	f7ff fb4d 	bl	80054a8 <sulp>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	460b      	mov	r3, r1
 8005e12:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005e16:	f7fa fa37 	bl	8000288 <__aeabi_dsub>
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	4682      	mov	sl, r0
 8005e20:	468b      	mov	fp, r1
 8005e22:	f7fa fe51 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e26:	2800      	cmp	r0, #0
 8005e28:	f47f ae11 	bne.w	8005a4e <_strtod_l+0x56e>
 8005e2c:	e73f      	b.n	8005cae <_strtod_l+0x7ce>
 8005e2e:	4641      	mov	r1, r8
 8005e30:	4620      	mov	r0, r4
 8005e32:	f001 ff1c 	bl	8007c6e <__ratio>
 8005e36:	ec57 6b10 	vmov	r6, r7, d0
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e40:	ee10 0a10 	vmov	r0, s0
 8005e44:	4639      	mov	r1, r7
 8005e46:	f7fa fe53 	bl	8000af0 <__aeabi_dcmple>
 8005e4a:	2800      	cmp	r0, #0
 8005e4c:	d077      	beq.n	8005f3e <_strtod_l+0xa5e>
 8005e4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d04a      	beq.n	8005eea <_strtod_l+0xa0a>
 8005e54:	4b68      	ldr	r3, [pc, #416]	; (8005ff8 <_strtod_l+0xb18>)
 8005e56:	2200      	movs	r2, #0
 8005e58:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005e5c:	4f66      	ldr	r7, [pc, #408]	; (8005ff8 <_strtod_l+0xb18>)
 8005e5e:	2600      	movs	r6, #0
 8005e60:	4b62      	ldr	r3, [pc, #392]	; (8005fec <_strtod_l+0xb0c>)
 8005e62:	402b      	ands	r3, r5
 8005e64:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e68:	4b64      	ldr	r3, [pc, #400]	; (8005ffc <_strtod_l+0xb1c>)
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	f040 80ce 	bne.w	800600c <_strtod_l+0xb2c>
 8005e70:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005e74:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e78:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8005e7c:	ec4b ab10 	vmov	d0, sl, fp
 8005e80:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8005e84:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005e88:	f001 fe2c 	bl	8007ae4 <__ulp>
 8005e8c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e90:	ec53 2b10 	vmov	r2, r3, d0
 8005e94:	f7fa fbb0 	bl	80005f8 <__aeabi_dmul>
 8005e98:	4652      	mov	r2, sl
 8005e9a:	465b      	mov	r3, fp
 8005e9c:	f7fa f9f6 	bl	800028c <__adddf3>
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	4952      	ldr	r1, [pc, #328]	; (8005fec <_strtod_l+0xb0c>)
 8005ea4:	4a56      	ldr	r2, [pc, #344]	; (8006000 <_strtod_l+0xb20>)
 8005ea6:	4019      	ands	r1, r3
 8005ea8:	4291      	cmp	r1, r2
 8005eaa:	4682      	mov	sl, r0
 8005eac:	d95b      	bls.n	8005f66 <_strtod_l+0xa86>
 8005eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eb0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d103      	bne.n	8005ec0 <_strtod_l+0x9e0>
 8005eb8:	9b08      	ldr	r3, [sp, #32]
 8005eba:	3301      	adds	r3, #1
 8005ebc:	f43f ad2e 	beq.w	800591c <_strtod_l+0x43c>
 8005ec0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8005ff0 <_strtod_l+0xb10>
 8005ec4:	f04f 3aff 	mov.w	sl, #4294967295
 8005ec8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005eca:	4648      	mov	r0, r9
 8005ecc:	f001 fb73 	bl	80075b6 <_Bfree>
 8005ed0:	9905      	ldr	r1, [sp, #20]
 8005ed2:	4648      	mov	r0, r9
 8005ed4:	f001 fb6f 	bl	80075b6 <_Bfree>
 8005ed8:	4641      	mov	r1, r8
 8005eda:	4648      	mov	r0, r9
 8005edc:	f001 fb6b 	bl	80075b6 <_Bfree>
 8005ee0:	4621      	mov	r1, r4
 8005ee2:	4648      	mov	r0, r9
 8005ee4:	f001 fb67 	bl	80075b6 <_Bfree>
 8005ee8:	e619      	b.n	8005b1e <_strtod_l+0x63e>
 8005eea:	f1ba 0f00 	cmp.w	sl, #0
 8005eee:	d11a      	bne.n	8005f26 <_strtod_l+0xa46>
 8005ef0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005ef4:	b9eb      	cbnz	r3, 8005f32 <_strtod_l+0xa52>
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	4b3f      	ldr	r3, [pc, #252]	; (8005ff8 <_strtod_l+0xb18>)
 8005efa:	4630      	mov	r0, r6
 8005efc:	4639      	mov	r1, r7
 8005efe:	f7fa fded 	bl	8000adc <__aeabi_dcmplt>
 8005f02:	b9c8      	cbnz	r0, 8005f38 <_strtod_l+0xa58>
 8005f04:	4630      	mov	r0, r6
 8005f06:	4639      	mov	r1, r7
 8005f08:	2200      	movs	r2, #0
 8005f0a:	4b3e      	ldr	r3, [pc, #248]	; (8006004 <_strtod_l+0xb24>)
 8005f0c:	f7fa fb74 	bl	80005f8 <__aeabi_dmul>
 8005f10:	4606      	mov	r6, r0
 8005f12:	460f      	mov	r7, r1
 8005f14:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8005f18:	9618      	str	r6, [sp, #96]	; 0x60
 8005f1a:	9319      	str	r3, [sp, #100]	; 0x64
 8005f1c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8005f20:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005f24:	e79c      	b.n	8005e60 <_strtod_l+0x980>
 8005f26:	f1ba 0f01 	cmp.w	sl, #1
 8005f2a:	d102      	bne.n	8005f32 <_strtod_l+0xa52>
 8005f2c:	2d00      	cmp	r5, #0
 8005f2e:	f43f ad8e 	beq.w	8005a4e <_strtod_l+0x56e>
 8005f32:	2200      	movs	r2, #0
 8005f34:	4b34      	ldr	r3, [pc, #208]	; (8006008 <_strtod_l+0xb28>)
 8005f36:	e78f      	b.n	8005e58 <_strtod_l+0x978>
 8005f38:	2600      	movs	r6, #0
 8005f3a:	4f32      	ldr	r7, [pc, #200]	; (8006004 <_strtod_l+0xb24>)
 8005f3c:	e7ea      	b.n	8005f14 <_strtod_l+0xa34>
 8005f3e:	4b31      	ldr	r3, [pc, #196]	; (8006004 <_strtod_l+0xb24>)
 8005f40:	4630      	mov	r0, r6
 8005f42:	4639      	mov	r1, r7
 8005f44:	2200      	movs	r2, #0
 8005f46:	f7fa fb57 	bl	80005f8 <__aeabi_dmul>
 8005f4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f4c:	4606      	mov	r6, r0
 8005f4e:	460f      	mov	r7, r1
 8005f50:	b933      	cbnz	r3, 8005f60 <_strtod_l+0xa80>
 8005f52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f56:	9010      	str	r0, [sp, #64]	; 0x40
 8005f58:	9311      	str	r3, [sp, #68]	; 0x44
 8005f5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005f5e:	e7df      	b.n	8005f20 <_strtod_l+0xa40>
 8005f60:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8005f64:	e7f9      	b.n	8005f5a <_strtod_l+0xa7a>
 8005f66:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005f6a:	9b04      	ldr	r3, [sp, #16]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1ab      	bne.n	8005ec8 <_strtod_l+0x9e8>
 8005f70:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005f74:	0d1b      	lsrs	r3, r3, #20
 8005f76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005f78:	051b      	lsls	r3, r3, #20
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	465d      	mov	r5, fp
 8005f7e:	d1a3      	bne.n	8005ec8 <_strtod_l+0x9e8>
 8005f80:	4639      	mov	r1, r7
 8005f82:	4630      	mov	r0, r6
 8005f84:	f7fa fde8 	bl	8000b58 <__aeabi_d2iz>
 8005f88:	f7fa facc 	bl	8000524 <__aeabi_i2d>
 8005f8c:	460b      	mov	r3, r1
 8005f8e:	4602      	mov	r2, r0
 8005f90:	4639      	mov	r1, r7
 8005f92:	4630      	mov	r0, r6
 8005f94:	f7fa f978 	bl	8000288 <__aeabi_dsub>
 8005f98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f9a:	4606      	mov	r6, r0
 8005f9c:	460f      	mov	r7, r1
 8005f9e:	b933      	cbnz	r3, 8005fae <_strtod_l+0xace>
 8005fa0:	f1ba 0f00 	cmp.w	sl, #0
 8005fa4:	d103      	bne.n	8005fae <_strtod_l+0xace>
 8005fa6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8005faa:	2d00      	cmp	r5, #0
 8005fac:	d06d      	beq.n	800608a <_strtod_l+0xbaa>
 8005fae:	a30a      	add	r3, pc, #40	; (adr r3, 8005fd8 <_strtod_l+0xaf8>)
 8005fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb4:	4630      	mov	r0, r6
 8005fb6:	4639      	mov	r1, r7
 8005fb8:	f7fa fd90 	bl	8000adc <__aeabi_dcmplt>
 8005fbc:	2800      	cmp	r0, #0
 8005fbe:	f47f acb8 	bne.w	8005932 <_strtod_l+0x452>
 8005fc2:	a307      	add	r3, pc, #28	; (adr r3, 8005fe0 <_strtod_l+0xb00>)
 8005fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc8:	4630      	mov	r0, r6
 8005fca:	4639      	mov	r1, r7
 8005fcc:	f7fa fda4 	bl	8000b18 <__aeabi_dcmpgt>
 8005fd0:	2800      	cmp	r0, #0
 8005fd2:	f43f af79 	beq.w	8005ec8 <_strtod_l+0x9e8>
 8005fd6:	e4ac      	b.n	8005932 <_strtod_l+0x452>
 8005fd8:	94a03595 	.word	0x94a03595
 8005fdc:	3fdfffff 	.word	0x3fdfffff
 8005fe0:	35afe535 	.word	0x35afe535
 8005fe4:	3fe00000 	.word	0x3fe00000
 8005fe8:	000fffff 	.word	0x000fffff
 8005fec:	7ff00000 	.word	0x7ff00000
 8005ff0:	7fefffff 	.word	0x7fefffff
 8005ff4:	39500000 	.word	0x39500000
 8005ff8:	3ff00000 	.word	0x3ff00000
 8005ffc:	7fe00000 	.word	0x7fe00000
 8006000:	7c9fffff 	.word	0x7c9fffff
 8006004:	3fe00000 	.word	0x3fe00000
 8006008:	bff00000 	.word	0xbff00000
 800600c:	9b04      	ldr	r3, [sp, #16]
 800600e:	b333      	cbz	r3, 800605e <_strtod_l+0xb7e>
 8006010:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006012:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006016:	d822      	bhi.n	800605e <_strtod_l+0xb7e>
 8006018:	a327      	add	r3, pc, #156	; (adr r3, 80060b8 <_strtod_l+0xbd8>)
 800601a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601e:	4630      	mov	r0, r6
 8006020:	4639      	mov	r1, r7
 8006022:	f7fa fd65 	bl	8000af0 <__aeabi_dcmple>
 8006026:	b1a0      	cbz	r0, 8006052 <_strtod_l+0xb72>
 8006028:	4639      	mov	r1, r7
 800602a:	4630      	mov	r0, r6
 800602c:	f7fa fdbc 	bl	8000ba8 <__aeabi_d2uiz>
 8006030:	2800      	cmp	r0, #0
 8006032:	bf08      	it	eq
 8006034:	2001      	moveq	r0, #1
 8006036:	f7fa fa65 	bl	8000504 <__aeabi_ui2d>
 800603a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800603c:	4606      	mov	r6, r0
 800603e:	460f      	mov	r7, r1
 8006040:	bb03      	cbnz	r3, 8006084 <_strtod_l+0xba4>
 8006042:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006046:	9012      	str	r0, [sp, #72]	; 0x48
 8006048:	9313      	str	r3, [sp, #76]	; 0x4c
 800604a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800604e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006052:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006054:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006056:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800605a:	1a9b      	subs	r3, r3, r2
 800605c:	930b      	str	r3, [sp, #44]	; 0x2c
 800605e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8006062:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8006066:	f001 fd3d 	bl	8007ae4 <__ulp>
 800606a:	4650      	mov	r0, sl
 800606c:	ec53 2b10 	vmov	r2, r3, d0
 8006070:	4659      	mov	r1, fp
 8006072:	f7fa fac1 	bl	80005f8 <__aeabi_dmul>
 8006076:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800607a:	f7fa f907 	bl	800028c <__adddf3>
 800607e:	4682      	mov	sl, r0
 8006080:	468b      	mov	fp, r1
 8006082:	e772      	b.n	8005f6a <_strtod_l+0xa8a>
 8006084:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8006088:	e7df      	b.n	800604a <_strtod_l+0xb6a>
 800608a:	a30d      	add	r3, pc, #52	; (adr r3, 80060c0 <_strtod_l+0xbe0>)
 800608c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006090:	f7fa fd24 	bl	8000adc <__aeabi_dcmplt>
 8006094:	e79c      	b.n	8005fd0 <_strtod_l+0xaf0>
 8006096:	2300      	movs	r3, #0
 8006098:	930d      	str	r3, [sp, #52]	; 0x34
 800609a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800609c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800609e:	6013      	str	r3, [r2, #0]
 80060a0:	f7ff ba61 	b.w	8005566 <_strtod_l+0x86>
 80060a4:	2b65      	cmp	r3, #101	; 0x65
 80060a6:	f04f 0200 	mov.w	r2, #0
 80060aa:	f43f ab4e 	beq.w	800574a <_strtod_l+0x26a>
 80060ae:	2101      	movs	r1, #1
 80060b0:	4614      	mov	r4, r2
 80060b2:	9104      	str	r1, [sp, #16]
 80060b4:	f7ff bacb 	b.w	800564e <_strtod_l+0x16e>
 80060b8:	ffc00000 	.word	0xffc00000
 80060bc:	41dfffff 	.word	0x41dfffff
 80060c0:	94a03595 	.word	0x94a03595
 80060c4:	3fcfffff 	.word	0x3fcfffff

080060c8 <_strtod_r>:
 80060c8:	4b05      	ldr	r3, [pc, #20]	; (80060e0 <_strtod_r+0x18>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	b410      	push	{r4}
 80060ce:	6a1b      	ldr	r3, [r3, #32]
 80060d0:	4c04      	ldr	r4, [pc, #16]	; (80060e4 <_strtod_r+0x1c>)
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	bf08      	it	eq
 80060d6:	4623      	moveq	r3, r4
 80060d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060dc:	f7ff ba00 	b.w	80054e0 <_strtod_l>
 80060e0:	2000000c 	.word	0x2000000c
 80060e4:	20000070 	.word	0x20000070

080060e8 <_strtol_l.isra.0>:
 80060e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060ec:	4680      	mov	r8, r0
 80060ee:	4689      	mov	r9, r1
 80060f0:	4692      	mov	sl, r2
 80060f2:	461e      	mov	r6, r3
 80060f4:	460f      	mov	r7, r1
 80060f6:	463d      	mov	r5, r7
 80060f8:	9808      	ldr	r0, [sp, #32]
 80060fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80060fe:	f001 f9ed 	bl	80074dc <__locale_ctype_ptr_l>
 8006102:	4420      	add	r0, r4
 8006104:	7843      	ldrb	r3, [r0, #1]
 8006106:	f013 0308 	ands.w	r3, r3, #8
 800610a:	d132      	bne.n	8006172 <_strtol_l.isra.0+0x8a>
 800610c:	2c2d      	cmp	r4, #45	; 0x2d
 800610e:	d132      	bne.n	8006176 <_strtol_l.isra.0+0x8e>
 8006110:	787c      	ldrb	r4, [r7, #1]
 8006112:	1cbd      	adds	r5, r7, #2
 8006114:	2201      	movs	r2, #1
 8006116:	2e00      	cmp	r6, #0
 8006118:	d05d      	beq.n	80061d6 <_strtol_l.isra.0+0xee>
 800611a:	2e10      	cmp	r6, #16
 800611c:	d109      	bne.n	8006132 <_strtol_l.isra.0+0x4a>
 800611e:	2c30      	cmp	r4, #48	; 0x30
 8006120:	d107      	bne.n	8006132 <_strtol_l.isra.0+0x4a>
 8006122:	782b      	ldrb	r3, [r5, #0]
 8006124:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006128:	2b58      	cmp	r3, #88	; 0x58
 800612a:	d14f      	bne.n	80061cc <_strtol_l.isra.0+0xe4>
 800612c:	786c      	ldrb	r4, [r5, #1]
 800612e:	2610      	movs	r6, #16
 8006130:	3502      	adds	r5, #2
 8006132:	2a00      	cmp	r2, #0
 8006134:	bf14      	ite	ne
 8006136:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800613a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800613e:	2700      	movs	r7, #0
 8006140:	fbb1 fcf6 	udiv	ip, r1, r6
 8006144:	4638      	mov	r0, r7
 8006146:	fb06 1e1c 	mls	lr, r6, ip, r1
 800614a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800614e:	2b09      	cmp	r3, #9
 8006150:	d817      	bhi.n	8006182 <_strtol_l.isra.0+0x9a>
 8006152:	461c      	mov	r4, r3
 8006154:	42a6      	cmp	r6, r4
 8006156:	dd23      	ble.n	80061a0 <_strtol_l.isra.0+0xb8>
 8006158:	1c7b      	adds	r3, r7, #1
 800615a:	d007      	beq.n	800616c <_strtol_l.isra.0+0x84>
 800615c:	4584      	cmp	ip, r0
 800615e:	d31c      	bcc.n	800619a <_strtol_l.isra.0+0xb2>
 8006160:	d101      	bne.n	8006166 <_strtol_l.isra.0+0x7e>
 8006162:	45a6      	cmp	lr, r4
 8006164:	db19      	blt.n	800619a <_strtol_l.isra.0+0xb2>
 8006166:	fb00 4006 	mla	r0, r0, r6, r4
 800616a:	2701      	movs	r7, #1
 800616c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006170:	e7eb      	b.n	800614a <_strtol_l.isra.0+0x62>
 8006172:	462f      	mov	r7, r5
 8006174:	e7bf      	b.n	80060f6 <_strtol_l.isra.0+0xe>
 8006176:	2c2b      	cmp	r4, #43	; 0x2b
 8006178:	bf04      	itt	eq
 800617a:	1cbd      	addeq	r5, r7, #2
 800617c:	787c      	ldrbeq	r4, [r7, #1]
 800617e:	461a      	mov	r2, r3
 8006180:	e7c9      	b.n	8006116 <_strtol_l.isra.0+0x2e>
 8006182:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006186:	2b19      	cmp	r3, #25
 8006188:	d801      	bhi.n	800618e <_strtol_l.isra.0+0xa6>
 800618a:	3c37      	subs	r4, #55	; 0x37
 800618c:	e7e2      	b.n	8006154 <_strtol_l.isra.0+0x6c>
 800618e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006192:	2b19      	cmp	r3, #25
 8006194:	d804      	bhi.n	80061a0 <_strtol_l.isra.0+0xb8>
 8006196:	3c57      	subs	r4, #87	; 0x57
 8006198:	e7dc      	b.n	8006154 <_strtol_l.isra.0+0x6c>
 800619a:	f04f 37ff 	mov.w	r7, #4294967295
 800619e:	e7e5      	b.n	800616c <_strtol_l.isra.0+0x84>
 80061a0:	1c7b      	adds	r3, r7, #1
 80061a2:	d108      	bne.n	80061b6 <_strtol_l.isra.0+0xce>
 80061a4:	2322      	movs	r3, #34	; 0x22
 80061a6:	f8c8 3000 	str.w	r3, [r8]
 80061aa:	4608      	mov	r0, r1
 80061ac:	f1ba 0f00 	cmp.w	sl, #0
 80061b0:	d107      	bne.n	80061c2 <_strtol_l.isra.0+0xda>
 80061b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061b6:	b102      	cbz	r2, 80061ba <_strtol_l.isra.0+0xd2>
 80061b8:	4240      	negs	r0, r0
 80061ba:	f1ba 0f00 	cmp.w	sl, #0
 80061be:	d0f8      	beq.n	80061b2 <_strtol_l.isra.0+0xca>
 80061c0:	b10f      	cbz	r7, 80061c6 <_strtol_l.isra.0+0xde>
 80061c2:	f105 39ff 	add.w	r9, r5, #4294967295
 80061c6:	f8ca 9000 	str.w	r9, [sl]
 80061ca:	e7f2      	b.n	80061b2 <_strtol_l.isra.0+0xca>
 80061cc:	2430      	movs	r4, #48	; 0x30
 80061ce:	2e00      	cmp	r6, #0
 80061d0:	d1af      	bne.n	8006132 <_strtol_l.isra.0+0x4a>
 80061d2:	2608      	movs	r6, #8
 80061d4:	e7ad      	b.n	8006132 <_strtol_l.isra.0+0x4a>
 80061d6:	2c30      	cmp	r4, #48	; 0x30
 80061d8:	d0a3      	beq.n	8006122 <_strtol_l.isra.0+0x3a>
 80061da:	260a      	movs	r6, #10
 80061dc:	e7a9      	b.n	8006132 <_strtol_l.isra.0+0x4a>
	...

080061e0 <_strtol_r>:
 80061e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80061e2:	4c06      	ldr	r4, [pc, #24]	; (80061fc <_strtol_r+0x1c>)
 80061e4:	4d06      	ldr	r5, [pc, #24]	; (8006200 <_strtol_r+0x20>)
 80061e6:	6824      	ldr	r4, [r4, #0]
 80061e8:	6a24      	ldr	r4, [r4, #32]
 80061ea:	2c00      	cmp	r4, #0
 80061ec:	bf08      	it	eq
 80061ee:	462c      	moveq	r4, r5
 80061f0:	9400      	str	r4, [sp, #0]
 80061f2:	f7ff ff79 	bl	80060e8 <_strtol_l.isra.0>
 80061f6:	b003      	add	sp, #12
 80061f8:	bd30      	pop	{r4, r5, pc}
 80061fa:	bf00      	nop
 80061fc:	2000000c 	.word	0x2000000c
 8006200:	20000070 	.word	0x20000070

08006204 <quorem>:
 8006204:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006208:	6903      	ldr	r3, [r0, #16]
 800620a:	690c      	ldr	r4, [r1, #16]
 800620c:	42a3      	cmp	r3, r4
 800620e:	4680      	mov	r8, r0
 8006210:	f2c0 8082 	blt.w	8006318 <quorem+0x114>
 8006214:	3c01      	subs	r4, #1
 8006216:	f101 0714 	add.w	r7, r1, #20
 800621a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800621e:	f100 0614 	add.w	r6, r0, #20
 8006222:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006226:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800622a:	eb06 030c 	add.w	r3, r6, ip
 800622e:	3501      	adds	r5, #1
 8006230:	eb07 090c 	add.w	r9, r7, ip
 8006234:	9301      	str	r3, [sp, #4]
 8006236:	fbb0 f5f5 	udiv	r5, r0, r5
 800623a:	b395      	cbz	r5, 80062a2 <quorem+0x9e>
 800623c:	f04f 0a00 	mov.w	sl, #0
 8006240:	4638      	mov	r0, r7
 8006242:	46b6      	mov	lr, r6
 8006244:	46d3      	mov	fp, sl
 8006246:	f850 2b04 	ldr.w	r2, [r0], #4
 800624a:	b293      	uxth	r3, r2
 800624c:	fb05 a303 	mla	r3, r5, r3, sl
 8006250:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006254:	b29b      	uxth	r3, r3
 8006256:	ebab 0303 	sub.w	r3, fp, r3
 800625a:	0c12      	lsrs	r2, r2, #16
 800625c:	f8de b000 	ldr.w	fp, [lr]
 8006260:	fb05 a202 	mla	r2, r5, r2, sl
 8006264:	fa13 f38b 	uxtah	r3, r3, fp
 8006268:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800626c:	fa1f fb82 	uxth.w	fp, r2
 8006270:	f8de 2000 	ldr.w	r2, [lr]
 8006274:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006278:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800627c:	b29b      	uxth	r3, r3
 800627e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006282:	4581      	cmp	r9, r0
 8006284:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006288:	f84e 3b04 	str.w	r3, [lr], #4
 800628c:	d2db      	bcs.n	8006246 <quorem+0x42>
 800628e:	f856 300c 	ldr.w	r3, [r6, ip]
 8006292:	b933      	cbnz	r3, 80062a2 <quorem+0x9e>
 8006294:	9b01      	ldr	r3, [sp, #4]
 8006296:	3b04      	subs	r3, #4
 8006298:	429e      	cmp	r6, r3
 800629a:	461a      	mov	r2, r3
 800629c:	d330      	bcc.n	8006300 <quorem+0xfc>
 800629e:	f8c8 4010 	str.w	r4, [r8, #16]
 80062a2:	4640      	mov	r0, r8
 80062a4:	f001 fba6 	bl	80079f4 <__mcmp>
 80062a8:	2800      	cmp	r0, #0
 80062aa:	db25      	blt.n	80062f8 <quorem+0xf4>
 80062ac:	3501      	adds	r5, #1
 80062ae:	4630      	mov	r0, r6
 80062b0:	f04f 0c00 	mov.w	ip, #0
 80062b4:	f857 2b04 	ldr.w	r2, [r7], #4
 80062b8:	f8d0 e000 	ldr.w	lr, [r0]
 80062bc:	b293      	uxth	r3, r2
 80062be:	ebac 0303 	sub.w	r3, ip, r3
 80062c2:	0c12      	lsrs	r2, r2, #16
 80062c4:	fa13 f38e 	uxtah	r3, r3, lr
 80062c8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80062cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062d6:	45b9      	cmp	r9, r7
 80062d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80062dc:	f840 3b04 	str.w	r3, [r0], #4
 80062e0:	d2e8      	bcs.n	80062b4 <quorem+0xb0>
 80062e2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80062e6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80062ea:	b92a      	cbnz	r2, 80062f8 <quorem+0xf4>
 80062ec:	3b04      	subs	r3, #4
 80062ee:	429e      	cmp	r6, r3
 80062f0:	461a      	mov	r2, r3
 80062f2:	d30b      	bcc.n	800630c <quorem+0x108>
 80062f4:	f8c8 4010 	str.w	r4, [r8, #16]
 80062f8:	4628      	mov	r0, r5
 80062fa:	b003      	add	sp, #12
 80062fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006300:	6812      	ldr	r2, [r2, #0]
 8006302:	3b04      	subs	r3, #4
 8006304:	2a00      	cmp	r2, #0
 8006306:	d1ca      	bne.n	800629e <quorem+0x9a>
 8006308:	3c01      	subs	r4, #1
 800630a:	e7c5      	b.n	8006298 <quorem+0x94>
 800630c:	6812      	ldr	r2, [r2, #0]
 800630e:	3b04      	subs	r3, #4
 8006310:	2a00      	cmp	r2, #0
 8006312:	d1ef      	bne.n	80062f4 <quorem+0xf0>
 8006314:	3c01      	subs	r4, #1
 8006316:	e7ea      	b.n	80062ee <quorem+0xea>
 8006318:	2000      	movs	r0, #0
 800631a:	e7ee      	b.n	80062fa <quorem+0xf6>
 800631c:	0000      	movs	r0, r0
	...

08006320 <_dtoa_r>:
 8006320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006324:	ec57 6b10 	vmov	r6, r7, d0
 8006328:	b097      	sub	sp, #92	; 0x5c
 800632a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800632c:	9106      	str	r1, [sp, #24]
 800632e:	4604      	mov	r4, r0
 8006330:	920b      	str	r2, [sp, #44]	; 0x2c
 8006332:	9312      	str	r3, [sp, #72]	; 0x48
 8006334:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006338:	e9cd 6700 	strd	r6, r7, [sp]
 800633c:	b93d      	cbnz	r5, 800634e <_dtoa_r+0x2e>
 800633e:	2010      	movs	r0, #16
 8006340:	f001 f8e0 	bl	8007504 <malloc>
 8006344:	6260      	str	r0, [r4, #36]	; 0x24
 8006346:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800634a:	6005      	str	r5, [r0, #0]
 800634c:	60c5      	str	r5, [r0, #12]
 800634e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006350:	6819      	ldr	r1, [r3, #0]
 8006352:	b151      	cbz	r1, 800636a <_dtoa_r+0x4a>
 8006354:	685a      	ldr	r2, [r3, #4]
 8006356:	604a      	str	r2, [r1, #4]
 8006358:	2301      	movs	r3, #1
 800635a:	4093      	lsls	r3, r2
 800635c:	608b      	str	r3, [r1, #8]
 800635e:	4620      	mov	r0, r4
 8006360:	f001 f929 	bl	80075b6 <_Bfree>
 8006364:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006366:	2200      	movs	r2, #0
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	1e3b      	subs	r3, r7, #0
 800636c:	bfbb      	ittet	lt
 800636e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006372:	9301      	strlt	r3, [sp, #4]
 8006374:	2300      	movge	r3, #0
 8006376:	2201      	movlt	r2, #1
 8006378:	bfac      	ite	ge
 800637a:	f8c8 3000 	strge.w	r3, [r8]
 800637e:	f8c8 2000 	strlt.w	r2, [r8]
 8006382:	4baf      	ldr	r3, [pc, #700]	; (8006640 <_dtoa_r+0x320>)
 8006384:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006388:	ea33 0308 	bics.w	r3, r3, r8
 800638c:	d114      	bne.n	80063b8 <_dtoa_r+0x98>
 800638e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006390:	f242 730f 	movw	r3, #9999	; 0x270f
 8006394:	6013      	str	r3, [r2, #0]
 8006396:	9b00      	ldr	r3, [sp, #0]
 8006398:	b923      	cbnz	r3, 80063a4 <_dtoa_r+0x84>
 800639a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800639e:	2800      	cmp	r0, #0
 80063a0:	f000 8542 	beq.w	8006e28 <_dtoa_r+0xb08>
 80063a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063a6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8006654 <_dtoa_r+0x334>
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	f000 8544 	beq.w	8006e38 <_dtoa_r+0xb18>
 80063b0:	f10b 0303 	add.w	r3, fp, #3
 80063b4:	f000 bd3e 	b.w	8006e34 <_dtoa_r+0xb14>
 80063b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80063bc:	2200      	movs	r2, #0
 80063be:	2300      	movs	r3, #0
 80063c0:	4630      	mov	r0, r6
 80063c2:	4639      	mov	r1, r7
 80063c4:	f7fa fb80 	bl	8000ac8 <__aeabi_dcmpeq>
 80063c8:	4681      	mov	r9, r0
 80063ca:	b168      	cbz	r0, 80063e8 <_dtoa_r+0xc8>
 80063cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80063ce:	2301      	movs	r3, #1
 80063d0:	6013      	str	r3, [r2, #0]
 80063d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	f000 8524 	beq.w	8006e22 <_dtoa_r+0xb02>
 80063da:	4b9a      	ldr	r3, [pc, #616]	; (8006644 <_dtoa_r+0x324>)
 80063dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80063de:	f103 3bff 	add.w	fp, r3, #4294967295
 80063e2:	6013      	str	r3, [r2, #0]
 80063e4:	f000 bd28 	b.w	8006e38 <_dtoa_r+0xb18>
 80063e8:	aa14      	add	r2, sp, #80	; 0x50
 80063ea:	a915      	add	r1, sp, #84	; 0x54
 80063ec:	ec47 6b10 	vmov	d0, r6, r7
 80063f0:	4620      	mov	r0, r4
 80063f2:	f001 fbed 	bl	8007bd0 <__d2b>
 80063f6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80063fa:	9004      	str	r0, [sp, #16]
 80063fc:	2d00      	cmp	r5, #0
 80063fe:	d07c      	beq.n	80064fa <_dtoa_r+0x1da>
 8006400:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006404:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006408:	46b2      	mov	sl, r6
 800640a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800640e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006412:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8006416:	2200      	movs	r2, #0
 8006418:	4b8b      	ldr	r3, [pc, #556]	; (8006648 <_dtoa_r+0x328>)
 800641a:	4650      	mov	r0, sl
 800641c:	4659      	mov	r1, fp
 800641e:	f7f9 ff33 	bl	8000288 <__aeabi_dsub>
 8006422:	a381      	add	r3, pc, #516	; (adr r3, 8006628 <_dtoa_r+0x308>)
 8006424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006428:	f7fa f8e6 	bl	80005f8 <__aeabi_dmul>
 800642c:	a380      	add	r3, pc, #512	; (adr r3, 8006630 <_dtoa_r+0x310>)
 800642e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006432:	f7f9 ff2b 	bl	800028c <__adddf3>
 8006436:	4606      	mov	r6, r0
 8006438:	4628      	mov	r0, r5
 800643a:	460f      	mov	r7, r1
 800643c:	f7fa f872 	bl	8000524 <__aeabi_i2d>
 8006440:	a37d      	add	r3, pc, #500	; (adr r3, 8006638 <_dtoa_r+0x318>)
 8006442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006446:	f7fa f8d7 	bl	80005f8 <__aeabi_dmul>
 800644a:	4602      	mov	r2, r0
 800644c:	460b      	mov	r3, r1
 800644e:	4630      	mov	r0, r6
 8006450:	4639      	mov	r1, r7
 8006452:	f7f9 ff1b 	bl	800028c <__adddf3>
 8006456:	4606      	mov	r6, r0
 8006458:	460f      	mov	r7, r1
 800645a:	f7fa fb7d 	bl	8000b58 <__aeabi_d2iz>
 800645e:	2200      	movs	r2, #0
 8006460:	4682      	mov	sl, r0
 8006462:	2300      	movs	r3, #0
 8006464:	4630      	mov	r0, r6
 8006466:	4639      	mov	r1, r7
 8006468:	f7fa fb38 	bl	8000adc <__aeabi_dcmplt>
 800646c:	b148      	cbz	r0, 8006482 <_dtoa_r+0x162>
 800646e:	4650      	mov	r0, sl
 8006470:	f7fa f858 	bl	8000524 <__aeabi_i2d>
 8006474:	4632      	mov	r2, r6
 8006476:	463b      	mov	r3, r7
 8006478:	f7fa fb26 	bl	8000ac8 <__aeabi_dcmpeq>
 800647c:	b908      	cbnz	r0, 8006482 <_dtoa_r+0x162>
 800647e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006482:	f1ba 0f16 	cmp.w	sl, #22
 8006486:	d859      	bhi.n	800653c <_dtoa_r+0x21c>
 8006488:	4970      	ldr	r1, [pc, #448]	; (800664c <_dtoa_r+0x32c>)
 800648a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800648e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006492:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006496:	f7fa fb3f 	bl	8000b18 <__aeabi_dcmpgt>
 800649a:	2800      	cmp	r0, #0
 800649c:	d050      	beq.n	8006540 <_dtoa_r+0x220>
 800649e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064a2:	2300      	movs	r3, #0
 80064a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80064a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80064a8:	1b5d      	subs	r5, r3, r5
 80064aa:	f1b5 0801 	subs.w	r8, r5, #1
 80064ae:	bf49      	itett	mi
 80064b0:	f1c5 0301 	rsbmi	r3, r5, #1
 80064b4:	2300      	movpl	r3, #0
 80064b6:	9305      	strmi	r3, [sp, #20]
 80064b8:	f04f 0800 	movmi.w	r8, #0
 80064bc:	bf58      	it	pl
 80064be:	9305      	strpl	r3, [sp, #20]
 80064c0:	f1ba 0f00 	cmp.w	sl, #0
 80064c4:	db3e      	blt.n	8006544 <_dtoa_r+0x224>
 80064c6:	2300      	movs	r3, #0
 80064c8:	44d0      	add	r8, sl
 80064ca:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80064ce:	9307      	str	r3, [sp, #28]
 80064d0:	9b06      	ldr	r3, [sp, #24]
 80064d2:	2b09      	cmp	r3, #9
 80064d4:	f200 8090 	bhi.w	80065f8 <_dtoa_r+0x2d8>
 80064d8:	2b05      	cmp	r3, #5
 80064da:	bfc4      	itt	gt
 80064dc:	3b04      	subgt	r3, #4
 80064de:	9306      	strgt	r3, [sp, #24]
 80064e0:	9b06      	ldr	r3, [sp, #24]
 80064e2:	f1a3 0302 	sub.w	r3, r3, #2
 80064e6:	bfcc      	ite	gt
 80064e8:	2500      	movgt	r5, #0
 80064ea:	2501      	movle	r5, #1
 80064ec:	2b03      	cmp	r3, #3
 80064ee:	f200 808f 	bhi.w	8006610 <_dtoa_r+0x2f0>
 80064f2:	e8df f003 	tbb	[pc, r3]
 80064f6:	7f7d      	.short	0x7f7d
 80064f8:	7131      	.short	0x7131
 80064fa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80064fe:	441d      	add	r5, r3
 8006500:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006504:	2820      	cmp	r0, #32
 8006506:	dd13      	ble.n	8006530 <_dtoa_r+0x210>
 8006508:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800650c:	9b00      	ldr	r3, [sp, #0]
 800650e:	fa08 f800 	lsl.w	r8, r8, r0
 8006512:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006516:	fa23 f000 	lsr.w	r0, r3, r0
 800651a:	ea48 0000 	orr.w	r0, r8, r0
 800651e:	f7f9 fff1 	bl	8000504 <__aeabi_ui2d>
 8006522:	2301      	movs	r3, #1
 8006524:	4682      	mov	sl, r0
 8006526:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800652a:	3d01      	subs	r5, #1
 800652c:	9313      	str	r3, [sp, #76]	; 0x4c
 800652e:	e772      	b.n	8006416 <_dtoa_r+0xf6>
 8006530:	9b00      	ldr	r3, [sp, #0]
 8006532:	f1c0 0020 	rsb	r0, r0, #32
 8006536:	fa03 f000 	lsl.w	r0, r3, r0
 800653a:	e7f0      	b.n	800651e <_dtoa_r+0x1fe>
 800653c:	2301      	movs	r3, #1
 800653e:	e7b1      	b.n	80064a4 <_dtoa_r+0x184>
 8006540:	900f      	str	r0, [sp, #60]	; 0x3c
 8006542:	e7b0      	b.n	80064a6 <_dtoa_r+0x186>
 8006544:	9b05      	ldr	r3, [sp, #20]
 8006546:	eba3 030a 	sub.w	r3, r3, sl
 800654a:	9305      	str	r3, [sp, #20]
 800654c:	f1ca 0300 	rsb	r3, sl, #0
 8006550:	9307      	str	r3, [sp, #28]
 8006552:	2300      	movs	r3, #0
 8006554:	930e      	str	r3, [sp, #56]	; 0x38
 8006556:	e7bb      	b.n	80064d0 <_dtoa_r+0x1b0>
 8006558:	2301      	movs	r3, #1
 800655a:	930a      	str	r3, [sp, #40]	; 0x28
 800655c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800655e:	2b00      	cmp	r3, #0
 8006560:	dd59      	ble.n	8006616 <_dtoa_r+0x2f6>
 8006562:	9302      	str	r3, [sp, #8]
 8006564:	4699      	mov	r9, r3
 8006566:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006568:	2200      	movs	r2, #0
 800656a:	6072      	str	r2, [r6, #4]
 800656c:	2204      	movs	r2, #4
 800656e:	f102 0014 	add.w	r0, r2, #20
 8006572:	4298      	cmp	r0, r3
 8006574:	6871      	ldr	r1, [r6, #4]
 8006576:	d953      	bls.n	8006620 <_dtoa_r+0x300>
 8006578:	4620      	mov	r0, r4
 800657a:	f000 ffe8 	bl	800754e <_Balloc>
 800657e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006580:	6030      	str	r0, [r6, #0]
 8006582:	f1b9 0f0e 	cmp.w	r9, #14
 8006586:	f8d3 b000 	ldr.w	fp, [r3]
 800658a:	f200 80e6 	bhi.w	800675a <_dtoa_r+0x43a>
 800658e:	2d00      	cmp	r5, #0
 8006590:	f000 80e3 	beq.w	800675a <_dtoa_r+0x43a>
 8006594:	ed9d 7b00 	vldr	d7, [sp]
 8006598:	f1ba 0f00 	cmp.w	sl, #0
 800659c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80065a0:	dd74      	ble.n	800668c <_dtoa_r+0x36c>
 80065a2:	4a2a      	ldr	r2, [pc, #168]	; (800664c <_dtoa_r+0x32c>)
 80065a4:	f00a 030f 	and.w	r3, sl, #15
 80065a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80065ac:	ed93 7b00 	vldr	d7, [r3]
 80065b0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80065b4:	06f0      	lsls	r0, r6, #27
 80065b6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80065ba:	d565      	bpl.n	8006688 <_dtoa_r+0x368>
 80065bc:	4b24      	ldr	r3, [pc, #144]	; (8006650 <_dtoa_r+0x330>)
 80065be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80065c2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80065c6:	f7fa f941 	bl	800084c <__aeabi_ddiv>
 80065ca:	e9cd 0100 	strd	r0, r1, [sp]
 80065ce:	f006 060f 	and.w	r6, r6, #15
 80065d2:	2503      	movs	r5, #3
 80065d4:	4f1e      	ldr	r7, [pc, #120]	; (8006650 <_dtoa_r+0x330>)
 80065d6:	e04c      	b.n	8006672 <_dtoa_r+0x352>
 80065d8:	2301      	movs	r3, #1
 80065da:	930a      	str	r3, [sp, #40]	; 0x28
 80065dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065de:	4453      	add	r3, sl
 80065e0:	f103 0901 	add.w	r9, r3, #1
 80065e4:	9302      	str	r3, [sp, #8]
 80065e6:	464b      	mov	r3, r9
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	bfb8      	it	lt
 80065ec:	2301      	movlt	r3, #1
 80065ee:	e7ba      	b.n	8006566 <_dtoa_r+0x246>
 80065f0:	2300      	movs	r3, #0
 80065f2:	e7b2      	b.n	800655a <_dtoa_r+0x23a>
 80065f4:	2300      	movs	r3, #0
 80065f6:	e7f0      	b.n	80065da <_dtoa_r+0x2ba>
 80065f8:	2501      	movs	r5, #1
 80065fa:	2300      	movs	r3, #0
 80065fc:	9306      	str	r3, [sp, #24]
 80065fe:	950a      	str	r5, [sp, #40]	; 0x28
 8006600:	f04f 33ff 	mov.w	r3, #4294967295
 8006604:	9302      	str	r3, [sp, #8]
 8006606:	4699      	mov	r9, r3
 8006608:	2200      	movs	r2, #0
 800660a:	2312      	movs	r3, #18
 800660c:	920b      	str	r2, [sp, #44]	; 0x2c
 800660e:	e7aa      	b.n	8006566 <_dtoa_r+0x246>
 8006610:	2301      	movs	r3, #1
 8006612:	930a      	str	r3, [sp, #40]	; 0x28
 8006614:	e7f4      	b.n	8006600 <_dtoa_r+0x2e0>
 8006616:	2301      	movs	r3, #1
 8006618:	9302      	str	r3, [sp, #8]
 800661a:	4699      	mov	r9, r3
 800661c:	461a      	mov	r2, r3
 800661e:	e7f5      	b.n	800660c <_dtoa_r+0x2ec>
 8006620:	3101      	adds	r1, #1
 8006622:	6071      	str	r1, [r6, #4]
 8006624:	0052      	lsls	r2, r2, #1
 8006626:	e7a2      	b.n	800656e <_dtoa_r+0x24e>
 8006628:	636f4361 	.word	0x636f4361
 800662c:	3fd287a7 	.word	0x3fd287a7
 8006630:	8b60c8b3 	.word	0x8b60c8b3
 8006634:	3fc68a28 	.word	0x3fc68a28
 8006638:	509f79fb 	.word	0x509f79fb
 800663c:	3fd34413 	.word	0x3fd34413
 8006640:	7ff00000 	.word	0x7ff00000
 8006644:	080087da 	.word	0x080087da
 8006648:	3ff80000 	.word	0x3ff80000
 800664c:	08008898 	.word	0x08008898
 8006650:	08008870 	.word	0x08008870
 8006654:	08008861 	.word	0x08008861
 8006658:	07f1      	lsls	r1, r6, #31
 800665a:	d508      	bpl.n	800666e <_dtoa_r+0x34e>
 800665c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006660:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006664:	f7f9 ffc8 	bl	80005f8 <__aeabi_dmul>
 8006668:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800666c:	3501      	adds	r5, #1
 800666e:	1076      	asrs	r6, r6, #1
 8006670:	3708      	adds	r7, #8
 8006672:	2e00      	cmp	r6, #0
 8006674:	d1f0      	bne.n	8006658 <_dtoa_r+0x338>
 8006676:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800667a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800667e:	f7fa f8e5 	bl	800084c <__aeabi_ddiv>
 8006682:	e9cd 0100 	strd	r0, r1, [sp]
 8006686:	e01a      	b.n	80066be <_dtoa_r+0x39e>
 8006688:	2502      	movs	r5, #2
 800668a:	e7a3      	b.n	80065d4 <_dtoa_r+0x2b4>
 800668c:	f000 80a0 	beq.w	80067d0 <_dtoa_r+0x4b0>
 8006690:	f1ca 0600 	rsb	r6, sl, #0
 8006694:	4b9f      	ldr	r3, [pc, #636]	; (8006914 <_dtoa_r+0x5f4>)
 8006696:	4fa0      	ldr	r7, [pc, #640]	; (8006918 <_dtoa_r+0x5f8>)
 8006698:	f006 020f 	and.w	r2, r6, #15
 800669c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80066a8:	f7f9 ffa6 	bl	80005f8 <__aeabi_dmul>
 80066ac:	e9cd 0100 	strd	r0, r1, [sp]
 80066b0:	1136      	asrs	r6, r6, #4
 80066b2:	2300      	movs	r3, #0
 80066b4:	2502      	movs	r5, #2
 80066b6:	2e00      	cmp	r6, #0
 80066b8:	d17f      	bne.n	80067ba <_dtoa_r+0x49a>
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d1e1      	bne.n	8006682 <_dtoa_r+0x362>
 80066be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f000 8087 	beq.w	80067d4 <_dtoa_r+0x4b4>
 80066c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80066ca:	2200      	movs	r2, #0
 80066cc:	4b93      	ldr	r3, [pc, #588]	; (800691c <_dtoa_r+0x5fc>)
 80066ce:	4630      	mov	r0, r6
 80066d0:	4639      	mov	r1, r7
 80066d2:	f7fa fa03 	bl	8000adc <__aeabi_dcmplt>
 80066d6:	2800      	cmp	r0, #0
 80066d8:	d07c      	beq.n	80067d4 <_dtoa_r+0x4b4>
 80066da:	f1b9 0f00 	cmp.w	r9, #0
 80066de:	d079      	beq.n	80067d4 <_dtoa_r+0x4b4>
 80066e0:	9b02      	ldr	r3, [sp, #8]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	dd35      	ble.n	8006752 <_dtoa_r+0x432>
 80066e6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80066ea:	9308      	str	r3, [sp, #32]
 80066ec:	4639      	mov	r1, r7
 80066ee:	2200      	movs	r2, #0
 80066f0:	4b8b      	ldr	r3, [pc, #556]	; (8006920 <_dtoa_r+0x600>)
 80066f2:	4630      	mov	r0, r6
 80066f4:	f7f9 ff80 	bl	80005f8 <__aeabi_dmul>
 80066f8:	e9cd 0100 	strd	r0, r1, [sp]
 80066fc:	9f02      	ldr	r7, [sp, #8]
 80066fe:	3501      	adds	r5, #1
 8006700:	4628      	mov	r0, r5
 8006702:	f7f9 ff0f 	bl	8000524 <__aeabi_i2d>
 8006706:	e9dd 2300 	ldrd	r2, r3, [sp]
 800670a:	f7f9 ff75 	bl	80005f8 <__aeabi_dmul>
 800670e:	2200      	movs	r2, #0
 8006710:	4b84      	ldr	r3, [pc, #528]	; (8006924 <_dtoa_r+0x604>)
 8006712:	f7f9 fdbb 	bl	800028c <__adddf3>
 8006716:	4605      	mov	r5, r0
 8006718:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800671c:	2f00      	cmp	r7, #0
 800671e:	d15d      	bne.n	80067dc <_dtoa_r+0x4bc>
 8006720:	2200      	movs	r2, #0
 8006722:	4b81      	ldr	r3, [pc, #516]	; (8006928 <_dtoa_r+0x608>)
 8006724:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006728:	f7f9 fdae 	bl	8000288 <__aeabi_dsub>
 800672c:	462a      	mov	r2, r5
 800672e:	4633      	mov	r3, r6
 8006730:	e9cd 0100 	strd	r0, r1, [sp]
 8006734:	f7fa f9f0 	bl	8000b18 <__aeabi_dcmpgt>
 8006738:	2800      	cmp	r0, #0
 800673a:	f040 8288 	bne.w	8006c4e <_dtoa_r+0x92e>
 800673e:	462a      	mov	r2, r5
 8006740:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006744:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006748:	f7fa f9c8 	bl	8000adc <__aeabi_dcmplt>
 800674c:	2800      	cmp	r0, #0
 800674e:	f040 827c 	bne.w	8006c4a <_dtoa_r+0x92a>
 8006752:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006756:	e9cd 2300 	strd	r2, r3, [sp]
 800675a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800675c:	2b00      	cmp	r3, #0
 800675e:	f2c0 8150 	blt.w	8006a02 <_dtoa_r+0x6e2>
 8006762:	f1ba 0f0e 	cmp.w	sl, #14
 8006766:	f300 814c 	bgt.w	8006a02 <_dtoa_r+0x6e2>
 800676a:	4b6a      	ldr	r3, [pc, #424]	; (8006914 <_dtoa_r+0x5f4>)
 800676c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006770:	ed93 7b00 	vldr	d7, [r3]
 8006774:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006776:	2b00      	cmp	r3, #0
 8006778:	ed8d 7b02 	vstr	d7, [sp, #8]
 800677c:	f280 80d8 	bge.w	8006930 <_dtoa_r+0x610>
 8006780:	f1b9 0f00 	cmp.w	r9, #0
 8006784:	f300 80d4 	bgt.w	8006930 <_dtoa_r+0x610>
 8006788:	f040 825e 	bne.w	8006c48 <_dtoa_r+0x928>
 800678c:	2200      	movs	r2, #0
 800678e:	4b66      	ldr	r3, [pc, #408]	; (8006928 <_dtoa_r+0x608>)
 8006790:	ec51 0b17 	vmov	r0, r1, d7
 8006794:	f7f9 ff30 	bl	80005f8 <__aeabi_dmul>
 8006798:	e9dd 2300 	ldrd	r2, r3, [sp]
 800679c:	f7fa f9b2 	bl	8000b04 <__aeabi_dcmpge>
 80067a0:	464f      	mov	r7, r9
 80067a2:	464e      	mov	r6, r9
 80067a4:	2800      	cmp	r0, #0
 80067a6:	f040 8234 	bne.w	8006c12 <_dtoa_r+0x8f2>
 80067aa:	2331      	movs	r3, #49	; 0x31
 80067ac:	f10b 0501 	add.w	r5, fp, #1
 80067b0:	f88b 3000 	strb.w	r3, [fp]
 80067b4:	f10a 0a01 	add.w	sl, sl, #1
 80067b8:	e22f      	b.n	8006c1a <_dtoa_r+0x8fa>
 80067ba:	07f2      	lsls	r2, r6, #31
 80067bc:	d505      	bpl.n	80067ca <_dtoa_r+0x4aa>
 80067be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067c2:	f7f9 ff19 	bl	80005f8 <__aeabi_dmul>
 80067c6:	3501      	adds	r5, #1
 80067c8:	2301      	movs	r3, #1
 80067ca:	1076      	asrs	r6, r6, #1
 80067cc:	3708      	adds	r7, #8
 80067ce:	e772      	b.n	80066b6 <_dtoa_r+0x396>
 80067d0:	2502      	movs	r5, #2
 80067d2:	e774      	b.n	80066be <_dtoa_r+0x39e>
 80067d4:	f8cd a020 	str.w	sl, [sp, #32]
 80067d8:	464f      	mov	r7, r9
 80067da:	e791      	b.n	8006700 <_dtoa_r+0x3e0>
 80067dc:	4b4d      	ldr	r3, [pc, #308]	; (8006914 <_dtoa_r+0x5f4>)
 80067de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80067e2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80067e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d047      	beq.n	800687c <_dtoa_r+0x55c>
 80067ec:	4602      	mov	r2, r0
 80067ee:	460b      	mov	r3, r1
 80067f0:	2000      	movs	r0, #0
 80067f2:	494e      	ldr	r1, [pc, #312]	; (800692c <_dtoa_r+0x60c>)
 80067f4:	f7fa f82a 	bl	800084c <__aeabi_ddiv>
 80067f8:	462a      	mov	r2, r5
 80067fa:	4633      	mov	r3, r6
 80067fc:	f7f9 fd44 	bl	8000288 <__aeabi_dsub>
 8006800:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006804:	465d      	mov	r5, fp
 8006806:	e9dd 0100 	ldrd	r0, r1, [sp]
 800680a:	f7fa f9a5 	bl	8000b58 <__aeabi_d2iz>
 800680e:	4606      	mov	r6, r0
 8006810:	f7f9 fe88 	bl	8000524 <__aeabi_i2d>
 8006814:	4602      	mov	r2, r0
 8006816:	460b      	mov	r3, r1
 8006818:	e9dd 0100 	ldrd	r0, r1, [sp]
 800681c:	f7f9 fd34 	bl	8000288 <__aeabi_dsub>
 8006820:	3630      	adds	r6, #48	; 0x30
 8006822:	f805 6b01 	strb.w	r6, [r5], #1
 8006826:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800682a:	e9cd 0100 	strd	r0, r1, [sp]
 800682e:	f7fa f955 	bl	8000adc <__aeabi_dcmplt>
 8006832:	2800      	cmp	r0, #0
 8006834:	d163      	bne.n	80068fe <_dtoa_r+0x5de>
 8006836:	e9dd 2300 	ldrd	r2, r3, [sp]
 800683a:	2000      	movs	r0, #0
 800683c:	4937      	ldr	r1, [pc, #220]	; (800691c <_dtoa_r+0x5fc>)
 800683e:	f7f9 fd23 	bl	8000288 <__aeabi_dsub>
 8006842:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006846:	f7fa f949 	bl	8000adc <__aeabi_dcmplt>
 800684a:	2800      	cmp	r0, #0
 800684c:	f040 80b7 	bne.w	80069be <_dtoa_r+0x69e>
 8006850:	eba5 030b 	sub.w	r3, r5, fp
 8006854:	429f      	cmp	r7, r3
 8006856:	f77f af7c 	ble.w	8006752 <_dtoa_r+0x432>
 800685a:	2200      	movs	r2, #0
 800685c:	4b30      	ldr	r3, [pc, #192]	; (8006920 <_dtoa_r+0x600>)
 800685e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006862:	f7f9 fec9 	bl	80005f8 <__aeabi_dmul>
 8006866:	2200      	movs	r2, #0
 8006868:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800686c:	4b2c      	ldr	r3, [pc, #176]	; (8006920 <_dtoa_r+0x600>)
 800686e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006872:	f7f9 fec1 	bl	80005f8 <__aeabi_dmul>
 8006876:	e9cd 0100 	strd	r0, r1, [sp]
 800687a:	e7c4      	b.n	8006806 <_dtoa_r+0x4e6>
 800687c:	462a      	mov	r2, r5
 800687e:	4633      	mov	r3, r6
 8006880:	f7f9 feba 	bl	80005f8 <__aeabi_dmul>
 8006884:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006888:	eb0b 0507 	add.w	r5, fp, r7
 800688c:	465e      	mov	r6, fp
 800688e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006892:	f7fa f961 	bl	8000b58 <__aeabi_d2iz>
 8006896:	4607      	mov	r7, r0
 8006898:	f7f9 fe44 	bl	8000524 <__aeabi_i2d>
 800689c:	3730      	adds	r7, #48	; 0x30
 800689e:	4602      	mov	r2, r0
 80068a0:	460b      	mov	r3, r1
 80068a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80068a6:	f7f9 fcef 	bl	8000288 <__aeabi_dsub>
 80068aa:	f806 7b01 	strb.w	r7, [r6], #1
 80068ae:	42ae      	cmp	r6, r5
 80068b0:	e9cd 0100 	strd	r0, r1, [sp]
 80068b4:	f04f 0200 	mov.w	r2, #0
 80068b8:	d126      	bne.n	8006908 <_dtoa_r+0x5e8>
 80068ba:	4b1c      	ldr	r3, [pc, #112]	; (800692c <_dtoa_r+0x60c>)
 80068bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80068c0:	f7f9 fce4 	bl	800028c <__adddf3>
 80068c4:	4602      	mov	r2, r0
 80068c6:	460b      	mov	r3, r1
 80068c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80068cc:	f7fa f924 	bl	8000b18 <__aeabi_dcmpgt>
 80068d0:	2800      	cmp	r0, #0
 80068d2:	d174      	bne.n	80069be <_dtoa_r+0x69e>
 80068d4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80068d8:	2000      	movs	r0, #0
 80068da:	4914      	ldr	r1, [pc, #80]	; (800692c <_dtoa_r+0x60c>)
 80068dc:	f7f9 fcd4 	bl	8000288 <__aeabi_dsub>
 80068e0:	4602      	mov	r2, r0
 80068e2:	460b      	mov	r3, r1
 80068e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80068e8:	f7fa f8f8 	bl	8000adc <__aeabi_dcmplt>
 80068ec:	2800      	cmp	r0, #0
 80068ee:	f43f af30 	beq.w	8006752 <_dtoa_r+0x432>
 80068f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80068f6:	2b30      	cmp	r3, #48	; 0x30
 80068f8:	f105 32ff 	add.w	r2, r5, #4294967295
 80068fc:	d002      	beq.n	8006904 <_dtoa_r+0x5e4>
 80068fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006902:	e04a      	b.n	800699a <_dtoa_r+0x67a>
 8006904:	4615      	mov	r5, r2
 8006906:	e7f4      	b.n	80068f2 <_dtoa_r+0x5d2>
 8006908:	4b05      	ldr	r3, [pc, #20]	; (8006920 <_dtoa_r+0x600>)
 800690a:	f7f9 fe75 	bl	80005f8 <__aeabi_dmul>
 800690e:	e9cd 0100 	strd	r0, r1, [sp]
 8006912:	e7bc      	b.n	800688e <_dtoa_r+0x56e>
 8006914:	08008898 	.word	0x08008898
 8006918:	08008870 	.word	0x08008870
 800691c:	3ff00000 	.word	0x3ff00000
 8006920:	40240000 	.word	0x40240000
 8006924:	401c0000 	.word	0x401c0000
 8006928:	40140000 	.word	0x40140000
 800692c:	3fe00000 	.word	0x3fe00000
 8006930:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006934:	465d      	mov	r5, fp
 8006936:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800693a:	4630      	mov	r0, r6
 800693c:	4639      	mov	r1, r7
 800693e:	f7f9 ff85 	bl	800084c <__aeabi_ddiv>
 8006942:	f7fa f909 	bl	8000b58 <__aeabi_d2iz>
 8006946:	4680      	mov	r8, r0
 8006948:	f7f9 fdec 	bl	8000524 <__aeabi_i2d>
 800694c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006950:	f7f9 fe52 	bl	80005f8 <__aeabi_dmul>
 8006954:	4602      	mov	r2, r0
 8006956:	460b      	mov	r3, r1
 8006958:	4630      	mov	r0, r6
 800695a:	4639      	mov	r1, r7
 800695c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006960:	f7f9 fc92 	bl	8000288 <__aeabi_dsub>
 8006964:	f805 6b01 	strb.w	r6, [r5], #1
 8006968:	eba5 060b 	sub.w	r6, r5, fp
 800696c:	45b1      	cmp	r9, r6
 800696e:	4602      	mov	r2, r0
 8006970:	460b      	mov	r3, r1
 8006972:	d139      	bne.n	80069e8 <_dtoa_r+0x6c8>
 8006974:	f7f9 fc8a 	bl	800028c <__adddf3>
 8006978:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800697c:	4606      	mov	r6, r0
 800697e:	460f      	mov	r7, r1
 8006980:	f7fa f8ca 	bl	8000b18 <__aeabi_dcmpgt>
 8006984:	b9c8      	cbnz	r0, 80069ba <_dtoa_r+0x69a>
 8006986:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800698a:	4630      	mov	r0, r6
 800698c:	4639      	mov	r1, r7
 800698e:	f7fa f89b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006992:	b110      	cbz	r0, 800699a <_dtoa_r+0x67a>
 8006994:	f018 0f01 	tst.w	r8, #1
 8006998:	d10f      	bne.n	80069ba <_dtoa_r+0x69a>
 800699a:	9904      	ldr	r1, [sp, #16]
 800699c:	4620      	mov	r0, r4
 800699e:	f000 fe0a 	bl	80075b6 <_Bfree>
 80069a2:	2300      	movs	r3, #0
 80069a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069a6:	702b      	strb	r3, [r5, #0]
 80069a8:	f10a 0301 	add.w	r3, sl, #1
 80069ac:	6013      	str	r3, [r2, #0]
 80069ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f000 8241 	beq.w	8006e38 <_dtoa_r+0xb18>
 80069b6:	601d      	str	r5, [r3, #0]
 80069b8:	e23e      	b.n	8006e38 <_dtoa_r+0xb18>
 80069ba:	f8cd a020 	str.w	sl, [sp, #32]
 80069be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80069c2:	2a39      	cmp	r2, #57	; 0x39
 80069c4:	f105 33ff 	add.w	r3, r5, #4294967295
 80069c8:	d108      	bne.n	80069dc <_dtoa_r+0x6bc>
 80069ca:	459b      	cmp	fp, r3
 80069cc:	d10a      	bne.n	80069e4 <_dtoa_r+0x6c4>
 80069ce:	9b08      	ldr	r3, [sp, #32]
 80069d0:	3301      	adds	r3, #1
 80069d2:	9308      	str	r3, [sp, #32]
 80069d4:	2330      	movs	r3, #48	; 0x30
 80069d6:	f88b 3000 	strb.w	r3, [fp]
 80069da:	465b      	mov	r3, fp
 80069dc:	781a      	ldrb	r2, [r3, #0]
 80069de:	3201      	adds	r2, #1
 80069e0:	701a      	strb	r2, [r3, #0]
 80069e2:	e78c      	b.n	80068fe <_dtoa_r+0x5de>
 80069e4:	461d      	mov	r5, r3
 80069e6:	e7ea      	b.n	80069be <_dtoa_r+0x69e>
 80069e8:	2200      	movs	r2, #0
 80069ea:	4b9b      	ldr	r3, [pc, #620]	; (8006c58 <_dtoa_r+0x938>)
 80069ec:	f7f9 fe04 	bl	80005f8 <__aeabi_dmul>
 80069f0:	2200      	movs	r2, #0
 80069f2:	2300      	movs	r3, #0
 80069f4:	4606      	mov	r6, r0
 80069f6:	460f      	mov	r7, r1
 80069f8:	f7fa f866 	bl	8000ac8 <__aeabi_dcmpeq>
 80069fc:	2800      	cmp	r0, #0
 80069fe:	d09a      	beq.n	8006936 <_dtoa_r+0x616>
 8006a00:	e7cb      	b.n	800699a <_dtoa_r+0x67a>
 8006a02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a04:	2a00      	cmp	r2, #0
 8006a06:	f000 808b 	beq.w	8006b20 <_dtoa_r+0x800>
 8006a0a:	9a06      	ldr	r2, [sp, #24]
 8006a0c:	2a01      	cmp	r2, #1
 8006a0e:	dc6e      	bgt.n	8006aee <_dtoa_r+0x7ce>
 8006a10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a12:	2a00      	cmp	r2, #0
 8006a14:	d067      	beq.n	8006ae6 <_dtoa_r+0x7c6>
 8006a16:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006a1a:	9f07      	ldr	r7, [sp, #28]
 8006a1c:	9d05      	ldr	r5, [sp, #20]
 8006a1e:	9a05      	ldr	r2, [sp, #20]
 8006a20:	2101      	movs	r1, #1
 8006a22:	441a      	add	r2, r3
 8006a24:	4620      	mov	r0, r4
 8006a26:	9205      	str	r2, [sp, #20]
 8006a28:	4498      	add	r8, r3
 8006a2a:	f000 fea2 	bl	8007772 <__i2b>
 8006a2e:	4606      	mov	r6, r0
 8006a30:	2d00      	cmp	r5, #0
 8006a32:	dd0c      	ble.n	8006a4e <_dtoa_r+0x72e>
 8006a34:	f1b8 0f00 	cmp.w	r8, #0
 8006a38:	dd09      	ble.n	8006a4e <_dtoa_r+0x72e>
 8006a3a:	4545      	cmp	r5, r8
 8006a3c:	9a05      	ldr	r2, [sp, #20]
 8006a3e:	462b      	mov	r3, r5
 8006a40:	bfa8      	it	ge
 8006a42:	4643      	movge	r3, r8
 8006a44:	1ad2      	subs	r2, r2, r3
 8006a46:	9205      	str	r2, [sp, #20]
 8006a48:	1aed      	subs	r5, r5, r3
 8006a4a:	eba8 0803 	sub.w	r8, r8, r3
 8006a4e:	9b07      	ldr	r3, [sp, #28]
 8006a50:	b1eb      	cbz	r3, 8006a8e <_dtoa_r+0x76e>
 8006a52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d067      	beq.n	8006b28 <_dtoa_r+0x808>
 8006a58:	b18f      	cbz	r7, 8006a7e <_dtoa_r+0x75e>
 8006a5a:	4631      	mov	r1, r6
 8006a5c:	463a      	mov	r2, r7
 8006a5e:	4620      	mov	r0, r4
 8006a60:	f000 ff26 	bl	80078b0 <__pow5mult>
 8006a64:	9a04      	ldr	r2, [sp, #16]
 8006a66:	4601      	mov	r1, r0
 8006a68:	4606      	mov	r6, r0
 8006a6a:	4620      	mov	r0, r4
 8006a6c:	f000 fe8a 	bl	8007784 <__multiply>
 8006a70:	9904      	ldr	r1, [sp, #16]
 8006a72:	9008      	str	r0, [sp, #32]
 8006a74:	4620      	mov	r0, r4
 8006a76:	f000 fd9e 	bl	80075b6 <_Bfree>
 8006a7a:	9b08      	ldr	r3, [sp, #32]
 8006a7c:	9304      	str	r3, [sp, #16]
 8006a7e:	9b07      	ldr	r3, [sp, #28]
 8006a80:	1bda      	subs	r2, r3, r7
 8006a82:	d004      	beq.n	8006a8e <_dtoa_r+0x76e>
 8006a84:	9904      	ldr	r1, [sp, #16]
 8006a86:	4620      	mov	r0, r4
 8006a88:	f000 ff12 	bl	80078b0 <__pow5mult>
 8006a8c:	9004      	str	r0, [sp, #16]
 8006a8e:	2101      	movs	r1, #1
 8006a90:	4620      	mov	r0, r4
 8006a92:	f000 fe6e 	bl	8007772 <__i2b>
 8006a96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a98:	4607      	mov	r7, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f000 81d0 	beq.w	8006e40 <_dtoa_r+0xb20>
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	4601      	mov	r1, r0
 8006aa4:	4620      	mov	r0, r4
 8006aa6:	f000 ff03 	bl	80078b0 <__pow5mult>
 8006aaa:	9b06      	ldr	r3, [sp, #24]
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	4607      	mov	r7, r0
 8006ab0:	dc40      	bgt.n	8006b34 <_dtoa_r+0x814>
 8006ab2:	9b00      	ldr	r3, [sp, #0]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d139      	bne.n	8006b2c <_dtoa_r+0x80c>
 8006ab8:	9b01      	ldr	r3, [sp, #4]
 8006aba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d136      	bne.n	8006b30 <_dtoa_r+0x810>
 8006ac2:	9b01      	ldr	r3, [sp, #4]
 8006ac4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ac8:	0d1b      	lsrs	r3, r3, #20
 8006aca:	051b      	lsls	r3, r3, #20
 8006acc:	b12b      	cbz	r3, 8006ada <_dtoa_r+0x7ba>
 8006ace:	9b05      	ldr	r3, [sp, #20]
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	9305      	str	r3, [sp, #20]
 8006ad4:	f108 0801 	add.w	r8, r8, #1
 8006ad8:	2301      	movs	r3, #1
 8006ada:	9307      	str	r3, [sp, #28]
 8006adc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d12a      	bne.n	8006b38 <_dtoa_r+0x818>
 8006ae2:	2001      	movs	r0, #1
 8006ae4:	e030      	b.n	8006b48 <_dtoa_r+0x828>
 8006ae6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ae8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006aec:	e795      	b.n	8006a1a <_dtoa_r+0x6fa>
 8006aee:	9b07      	ldr	r3, [sp, #28]
 8006af0:	f109 37ff 	add.w	r7, r9, #4294967295
 8006af4:	42bb      	cmp	r3, r7
 8006af6:	bfbf      	itttt	lt
 8006af8:	9b07      	ldrlt	r3, [sp, #28]
 8006afa:	9707      	strlt	r7, [sp, #28]
 8006afc:	1afa      	sublt	r2, r7, r3
 8006afe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006b00:	bfbb      	ittet	lt
 8006b02:	189b      	addlt	r3, r3, r2
 8006b04:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006b06:	1bdf      	subge	r7, r3, r7
 8006b08:	2700      	movlt	r7, #0
 8006b0a:	f1b9 0f00 	cmp.w	r9, #0
 8006b0e:	bfb5      	itete	lt
 8006b10:	9b05      	ldrlt	r3, [sp, #20]
 8006b12:	9d05      	ldrge	r5, [sp, #20]
 8006b14:	eba3 0509 	sublt.w	r5, r3, r9
 8006b18:	464b      	movge	r3, r9
 8006b1a:	bfb8      	it	lt
 8006b1c:	2300      	movlt	r3, #0
 8006b1e:	e77e      	b.n	8006a1e <_dtoa_r+0x6fe>
 8006b20:	9f07      	ldr	r7, [sp, #28]
 8006b22:	9d05      	ldr	r5, [sp, #20]
 8006b24:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006b26:	e783      	b.n	8006a30 <_dtoa_r+0x710>
 8006b28:	9a07      	ldr	r2, [sp, #28]
 8006b2a:	e7ab      	b.n	8006a84 <_dtoa_r+0x764>
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	e7d4      	b.n	8006ada <_dtoa_r+0x7ba>
 8006b30:	9b00      	ldr	r3, [sp, #0]
 8006b32:	e7d2      	b.n	8006ada <_dtoa_r+0x7ba>
 8006b34:	2300      	movs	r3, #0
 8006b36:	9307      	str	r3, [sp, #28]
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006b3e:	6918      	ldr	r0, [r3, #16]
 8006b40:	f000 fdc9 	bl	80076d6 <__hi0bits>
 8006b44:	f1c0 0020 	rsb	r0, r0, #32
 8006b48:	4440      	add	r0, r8
 8006b4a:	f010 001f 	ands.w	r0, r0, #31
 8006b4e:	d047      	beq.n	8006be0 <_dtoa_r+0x8c0>
 8006b50:	f1c0 0320 	rsb	r3, r0, #32
 8006b54:	2b04      	cmp	r3, #4
 8006b56:	dd3b      	ble.n	8006bd0 <_dtoa_r+0x8b0>
 8006b58:	9b05      	ldr	r3, [sp, #20]
 8006b5a:	f1c0 001c 	rsb	r0, r0, #28
 8006b5e:	4403      	add	r3, r0
 8006b60:	9305      	str	r3, [sp, #20]
 8006b62:	4405      	add	r5, r0
 8006b64:	4480      	add	r8, r0
 8006b66:	9b05      	ldr	r3, [sp, #20]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	dd05      	ble.n	8006b78 <_dtoa_r+0x858>
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	9904      	ldr	r1, [sp, #16]
 8006b70:	4620      	mov	r0, r4
 8006b72:	f000 feeb 	bl	800794c <__lshift>
 8006b76:	9004      	str	r0, [sp, #16]
 8006b78:	f1b8 0f00 	cmp.w	r8, #0
 8006b7c:	dd05      	ble.n	8006b8a <_dtoa_r+0x86a>
 8006b7e:	4639      	mov	r1, r7
 8006b80:	4642      	mov	r2, r8
 8006b82:	4620      	mov	r0, r4
 8006b84:	f000 fee2 	bl	800794c <__lshift>
 8006b88:	4607      	mov	r7, r0
 8006b8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b8c:	b353      	cbz	r3, 8006be4 <_dtoa_r+0x8c4>
 8006b8e:	4639      	mov	r1, r7
 8006b90:	9804      	ldr	r0, [sp, #16]
 8006b92:	f000 ff2f 	bl	80079f4 <__mcmp>
 8006b96:	2800      	cmp	r0, #0
 8006b98:	da24      	bge.n	8006be4 <_dtoa_r+0x8c4>
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	220a      	movs	r2, #10
 8006b9e:	9904      	ldr	r1, [sp, #16]
 8006ba0:	4620      	mov	r0, r4
 8006ba2:	f000 fd1f 	bl	80075e4 <__multadd>
 8006ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ba8:	9004      	str	r0, [sp, #16]
 8006baa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	f000 814d 	beq.w	8006e4e <_dtoa_r+0xb2e>
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	4631      	mov	r1, r6
 8006bb8:	220a      	movs	r2, #10
 8006bba:	4620      	mov	r0, r4
 8006bbc:	f000 fd12 	bl	80075e4 <__multadd>
 8006bc0:	9b02      	ldr	r3, [sp, #8]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	4606      	mov	r6, r0
 8006bc6:	dc4f      	bgt.n	8006c68 <_dtoa_r+0x948>
 8006bc8:	9b06      	ldr	r3, [sp, #24]
 8006bca:	2b02      	cmp	r3, #2
 8006bcc:	dd4c      	ble.n	8006c68 <_dtoa_r+0x948>
 8006bce:	e011      	b.n	8006bf4 <_dtoa_r+0x8d4>
 8006bd0:	d0c9      	beq.n	8006b66 <_dtoa_r+0x846>
 8006bd2:	9a05      	ldr	r2, [sp, #20]
 8006bd4:	331c      	adds	r3, #28
 8006bd6:	441a      	add	r2, r3
 8006bd8:	9205      	str	r2, [sp, #20]
 8006bda:	441d      	add	r5, r3
 8006bdc:	4498      	add	r8, r3
 8006bde:	e7c2      	b.n	8006b66 <_dtoa_r+0x846>
 8006be0:	4603      	mov	r3, r0
 8006be2:	e7f6      	b.n	8006bd2 <_dtoa_r+0x8b2>
 8006be4:	f1b9 0f00 	cmp.w	r9, #0
 8006be8:	dc38      	bgt.n	8006c5c <_dtoa_r+0x93c>
 8006bea:	9b06      	ldr	r3, [sp, #24]
 8006bec:	2b02      	cmp	r3, #2
 8006bee:	dd35      	ble.n	8006c5c <_dtoa_r+0x93c>
 8006bf0:	f8cd 9008 	str.w	r9, [sp, #8]
 8006bf4:	9b02      	ldr	r3, [sp, #8]
 8006bf6:	b963      	cbnz	r3, 8006c12 <_dtoa_r+0x8f2>
 8006bf8:	4639      	mov	r1, r7
 8006bfa:	2205      	movs	r2, #5
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	f000 fcf1 	bl	80075e4 <__multadd>
 8006c02:	4601      	mov	r1, r0
 8006c04:	4607      	mov	r7, r0
 8006c06:	9804      	ldr	r0, [sp, #16]
 8006c08:	f000 fef4 	bl	80079f4 <__mcmp>
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	f73f adcc 	bgt.w	80067aa <_dtoa_r+0x48a>
 8006c12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c14:	465d      	mov	r5, fp
 8006c16:	ea6f 0a03 	mvn.w	sl, r3
 8006c1a:	f04f 0900 	mov.w	r9, #0
 8006c1e:	4639      	mov	r1, r7
 8006c20:	4620      	mov	r0, r4
 8006c22:	f000 fcc8 	bl	80075b6 <_Bfree>
 8006c26:	2e00      	cmp	r6, #0
 8006c28:	f43f aeb7 	beq.w	800699a <_dtoa_r+0x67a>
 8006c2c:	f1b9 0f00 	cmp.w	r9, #0
 8006c30:	d005      	beq.n	8006c3e <_dtoa_r+0x91e>
 8006c32:	45b1      	cmp	r9, r6
 8006c34:	d003      	beq.n	8006c3e <_dtoa_r+0x91e>
 8006c36:	4649      	mov	r1, r9
 8006c38:	4620      	mov	r0, r4
 8006c3a:	f000 fcbc 	bl	80075b6 <_Bfree>
 8006c3e:	4631      	mov	r1, r6
 8006c40:	4620      	mov	r0, r4
 8006c42:	f000 fcb8 	bl	80075b6 <_Bfree>
 8006c46:	e6a8      	b.n	800699a <_dtoa_r+0x67a>
 8006c48:	2700      	movs	r7, #0
 8006c4a:	463e      	mov	r6, r7
 8006c4c:	e7e1      	b.n	8006c12 <_dtoa_r+0x8f2>
 8006c4e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006c52:	463e      	mov	r6, r7
 8006c54:	e5a9      	b.n	80067aa <_dtoa_r+0x48a>
 8006c56:	bf00      	nop
 8006c58:	40240000 	.word	0x40240000
 8006c5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c5e:	f8cd 9008 	str.w	r9, [sp, #8]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f000 80fa 	beq.w	8006e5c <_dtoa_r+0xb3c>
 8006c68:	2d00      	cmp	r5, #0
 8006c6a:	dd05      	ble.n	8006c78 <_dtoa_r+0x958>
 8006c6c:	4631      	mov	r1, r6
 8006c6e:	462a      	mov	r2, r5
 8006c70:	4620      	mov	r0, r4
 8006c72:	f000 fe6b 	bl	800794c <__lshift>
 8006c76:	4606      	mov	r6, r0
 8006c78:	9b07      	ldr	r3, [sp, #28]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d04c      	beq.n	8006d18 <_dtoa_r+0x9f8>
 8006c7e:	6871      	ldr	r1, [r6, #4]
 8006c80:	4620      	mov	r0, r4
 8006c82:	f000 fc64 	bl	800754e <_Balloc>
 8006c86:	6932      	ldr	r2, [r6, #16]
 8006c88:	3202      	adds	r2, #2
 8006c8a:	4605      	mov	r5, r0
 8006c8c:	0092      	lsls	r2, r2, #2
 8006c8e:	f106 010c 	add.w	r1, r6, #12
 8006c92:	300c      	adds	r0, #12
 8006c94:	f000 fc50 	bl	8007538 <memcpy>
 8006c98:	2201      	movs	r2, #1
 8006c9a:	4629      	mov	r1, r5
 8006c9c:	4620      	mov	r0, r4
 8006c9e:	f000 fe55 	bl	800794c <__lshift>
 8006ca2:	9b00      	ldr	r3, [sp, #0]
 8006ca4:	f8cd b014 	str.w	fp, [sp, #20]
 8006ca8:	f003 0301 	and.w	r3, r3, #1
 8006cac:	46b1      	mov	r9, r6
 8006cae:	9307      	str	r3, [sp, #28]
 8006cb0:	4606      	mov	r6, r0
 8006cb2:	4639      	mov	r1, r7
 8006cb4:	9804      	ldr	r0, [sp, #16]
 8006cb6:	f7ff faa5 	bl	8006204 <quorem>
 8006cba:	4649      	mov	r1, r9
 8006cbc:	4605      	mov	r5, r0
 8006cbe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006cc2:	9804      	ldr	r0, [sp, #16]
 8006cc4:	f000 fe96 	bl	80079f4 <__mcmp>
 8006cc8:	4632      	mov	r2, r6
 8006cca:	9000      	str	r0, [sp, #0]
 8006ccc:	4639      	mov	r1, r7
 8006cce:	4620      	mov	r0, r4
 8006cd0:	f000 feaa 	bl	8007a28 <__mdiff>
 8006cd4:	68c3      	ldr	r3, [r0, #12]
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	bb03      	cbnz	r3, 8006d1c <_dtoa_r+0x9fc>
 8006cda:	4601      	mov	r1, r0
 8006cdc:	9008      	str	r0, [sp, #32]
 8006cde:	9804      	ldr	r0, [sp, #16]
 8006ce0:	f000 fe88 	bl	80079f4 <__mcmp>
 8006ce4:	9a08      	ldr	r2, [sp, #32]
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	4611      	mov	r1, r2
 8006cea:	4620      	mov	r0, r4
 8006cec:	9308      	str	r3, [sp, #32]
 8006cee:	f000 fc62 	bl	80075b6 <_Bfree>
 8006cf2:	9b08      	ldr	r3, [sp, #32]
 8006cf4:	b9a3      	cbnz	r3, 8006d20 <_dtoa_r+0xa00>
 8006cf6:	9a06      	ldr	r2, [sp, #24]
 8006cf8:	b992      	cbnz	r2, 8006d20 <_dtoa_r+0xa00>
 8006cfa:	9a07      	ldr	r2, [sp, #28]
 8006cfc:	b982      	cbnz	r2, 8006d20 <_dtoa_r+0xa00>
 8006cfe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006d02:	d029      	beq.n	8006d58 <_dtoa_r+0xa38>
 8006d04:	9b00      	ldr	r3, [sp, #0]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	dd01      	ble.n	8006d0e <_dtoa_r+0x9ee>
 8006d0a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006d0e:	9b05      	ldr	r3, [sp, #20]
 8006d10:	1c5d      	adds	r5, r3, #1
 8006d12:	f883 8000 	strb.w	r8, [r3]
 8006d16:	e782      	b.n	8006c1e <_dtoa_r+0x8fe>
 8006d18:	4630      	mov	r0, r6
 8006d1a:	e7c2      	b.n	8006ca2 <_dtoa_r+0x982>
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e7e3      	b.n	8006ce8 <_dtoa_r+0x9c8>
 8006d20:	9a00      	ldr	r2, [sp, #0]
 8006d22:	2a00      	cmp	r2, #0
 8006d24:	db04      	blt.n	8006d30 <_dtoa_r+0xa10>
 8006d26:	d125      	bne.n	8006d74 <_dtoa_r+0xa54>
 8006d28:	9a06      	ldr	r2, [sp, #24]
 8006d2a:	bb1a      	cbnz	r2, 8006d74 <_dtoa_r+0xa54>
 8006d2c:	9a07      	ldr	r2, [sp, #28]
 8006d2e:	bb0a      	cbnz	r2, 8006d74 <_dtoa_r+0xa54>
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	ddec      	ble.n	8006d0e <_dtoa_r+0x9ee>
 8006d34:	2201      	movs	r2, #1
 8006d36:	9904      	ldr	r1, [sp, #16]
 8006d38:	4620      	mov	r0, r4
 8006d3a:	f000 fe07 	bl	800794c <__lshift>
 8006d3e:	4639      	mov	r1, r7
 8006d40:	9004      	str	r0, [sp, #16]
 8006d42:	f000 fe57 	bl	80079f4 <__mcmp>
 8006d46:	2800      	cmp	r0, #0
 8006d48:	dc03      	bgt.n	8006d52 <_dtoa_r+0xa32>
 8006d4a:	d1e0      	bne.n	8006d0e <_dtoa_r+0x9ee>
 8006d4c:	f018 0f01 	tst.w	r8, #1
 8006d50:	d0dd      	beq.n	8006d0e <_dtoa_r+0x9ee>
 8006d52:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006d56:	d1d8      	bne.n	8006d0a <_dtoa_r+0x9ea>
 8006d58:	9b05      	ldr	r3, [sp, #20]
 8006d5a:	9a05      	ldr	r2, [sp, #20]
 8006d5c:	1c5d      	adds	r5, r3, #1
 8006d5e:	2339      	movs	r3, #57	; 0x39
 8006d60:	7013      	strb	r3, [r2, #0]
 8006d62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006d66:	2b39      	cmp	r3, #57	; 0x39
 8006d68:	f105 32ff 	add.w	r2, r5, #4294967295
 8006d6c:	d04f      	beq.n	8006e0e <_dtoa_r+0xaee>
 8006d6e:	3301      	adds	r3, #1
 8006d70:	7013      	strb	r3, [r2, #0]
 8006d72:	e754      	b.n	8006c1e <_dtoa_r+0x8fe>
 8006d74:	9a05      	ldr	r2, [sp, #20]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	f102 0501 	add.w	r5, r2, #1
 8006d7c:	dd06      	ble.n	8006d8c <_dtoa_r+0xa6c>
 8006d7e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006d82:	d0e9      	beq.n	8006d58 <_dtoa_r+0xa38>
 8006d84:	f108 0801 	add.w	r8, r8, #1
 8006d88:	9b05      	ldr	r3, [sp, #20]
 8006d8a:	e7c2      	b.n	8006d12 <_dtoa_r+0x9f2>
 8006d8c:	9a02      	ldr	r2, [sp, #8]
 8006d8e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006d92:	eba5 030b 	sub.w	r3, r5, fp
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d021      	beq.n	8006dde <_dtoa_r+0xabe>
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	220a      	movs	r2, #10
 8006d9e:	9904      	ldr	r1, [sp, #16]
 8006da0:	4620      	mov	r0, r4
 8006da2:	f000 fc1f 	bl	80075e4 <__multadd>
 8006da6:	45b1      	cmp	r9, r6
 8006da8:	9004      	str	r0, [sp, #16]
 8006daa:	f04f 0300 	mov.w	r3, #0
 8006dae:	f04f 020a 	mov.w	r2, #10
 8006db2:	4649      	mov	r1, r9
 8006db4:	4620      	mov	r0, r4
 8006db6:	d105      	bne.n	8006dc4 <_dtoa_r+0xaa4>
 8006db8:	f000 fc14 	bl	80075e4 <__multadd>
 8006dbc:	4681      	mov	r9, r0
 8006dbe:	4606      	mov	r6, r0
 8006dc0:	9505      	str	r5, [sp, #20]
 8006dc2:	e776      	b.n	8006cb2 <_dtoa_r+0x992>
 8006dc4:	f000 fc0e 	bl	80075e4 <__multadd>
 8006dc8:	4631      	mov	r1, r6
 8006dca:	4681      	mov	r9, r0
 8006dcc:	2300      	movs	r3, #0
 8006dce:	220a      	movs	r2, #10
 8006dd0:	4620      	mov	r0, r4
 8006dd2:	f000 fc07 	bl	80075e4 <__multadd>
 8006dd6:	4606      	mov	r6, r0
 8006dd8:	e7f2      	b.n	8006dc0 <_dtoa_r+0xaa0>
 8006dda:	f04f 0900 	mov.w	r9, #0
 8006dde:	2201      	movs	r2, #1
 8006de0:	9904      	ldr	r1, [sp, #16]
 8006de2:	4620      	mov	r0, r4
 8006de4:	f000 fdb2 	bl	800794c <__lshift>
 8006de8:	4639      	mov	r1, r7
 8006dea:	9004      	str	r0, [sp, #16]
 8006dec:	f000 fe02 	bl	80079f4 <__mcmp>
 8006df0:	2800      	cmp	r0, #0
 8006df2:	dcb6      	bgt.n	8006d62 <_dtoa_r+0xa42>
 8006df4:	d102      	bne.n	8006dfc <_dtoa_r+0xadc>
 8006df6:	f018 0f01 	tst.w	r8, #1
 8006dfa:	d1b2      	bne.n	8006d62 <_dtoa_r+0xa42>
 8006dfc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006e00:	2b30      	cmp	r3, #48	; 0x30
 8006e02:	f105 32ff 	add.w	r2, r5, #4294967295
 8006e06:	f47f af0a 	bne.w	8006c1e <_dtoa_r+0x8fe>
 8006e0a:	4615      	mov	r5, r2
 8006e0c:	e7f6      	b.n	8006dfc <_dtoa_r+0xadc>
 8006e0e:	4593      	cmp	fp, r2
 8006e10:	d105      	bne.n	8006e1e <_dtoa_r+0xafe>
 8006e12:	2331      	movs	r3, #49	; 0x31
 8006e14:	f10a 0a01 	add.w	sl, sl, #1
 8006e18:	f88b 3000 	strb.w	r3, [fp]
 8006e1c:	e6ff      	b.n	8006c1e <_dtoa_r+0x8fe>
 8006e1e:	4615      	mov	r5, r2
 8006e20:	e79f      	b.n	8006d62 <_dtoa_r+0xa42>
 8006e22:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006e88 <_dtoa_r+0xb68>
 8006e26:	e007      	b.n	8006e38 <_dtoa_r+0xb18>
 8006e28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e2a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8006e8c <_dtoa_r+0xb6c>
 8006e2e:	b11b      	cbz	r3, 8006e38 <_dtoa_r+0xb18>
 8006e30:	f10b 0308 	add.w	r3, fp, #8
 8006e34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006e36:	6013      	str	r3, [r2, #0]
 8006e38:	4658      	mov	r0, fp
 8006e3a:	b017      	add	sp, #92	; 0x5c
 8006e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e40:	9b06      	ldr	r3, [sp, #24]
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	f77f ae35 	ble.w	8006ab2 <_dtoa_r+0x792>
 8006e48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e4a:	9307      	str	r3, [sp, #28]
 8006e4c:	e649      	b.n	8006ae2 <_dtoa_r+0x7c2>
 8006e4e:	9b02      	ldr	r3, [sp, #8]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	dc03      	bgt.n	8006e5c <_dtoa_r+0xb3c>
 8006e54:	9b06      	ldr	r3, [sp, #24]
 8006e56:	2b02      	cmp	r3, #2
 8006e58:	f73f aecc 	bgt.w	8006bf4 <_dtoa_r+0x8d4>
 8006e5c:	465d      	mov	r5, fp
 8006e5e:	4639      	mov	r1, r7
 8006e60:	9804      	ldr	r0, [sp, #16]
 8006e62:	f7ff f9cf 	bl	8006204 <quorem>
 8006e66:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006e6a:	f805 8b01 	strb.w	r8, [r5], #1
 8006e6e:	9a02      	ldr	r2, [sp, #8]
 8006e70:	eba5 030b 	sub.w	r3, r5, fp
 8006e74:	429a      	cmp	r2, r3
 8006e76:	ddb0      	ble.n	8006dda <_dtoa_r+0xaba>
 8006e78:	2300      	movs	r3, #0
 8006e7a:	220a      	movs	r2, #10
 8006e7c:	9904      	ldr	r1, [sp, #16]
 8006e7e:	4620      	mov	r0, r4
 8006e80:	f000 fbb0 	bl	80075e4 <__multadd>
 8006e84:	9004      	str	r0, [sp, #16]
 8006e86:	e7ea      	b.n	8006e5e <_dtoa_r+0xb3e>
 8006e88:	080087d9 	.word	0x080087d9
 8006e8c:	08008858 	.word	0x08008858

08006e90 <rshift>:
 8006e90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e92:	6906      	ldr	r6, [r0, #16]
 8006e94:	114b      	asrs	r3, r1, #5
 8006e96:	429e      	cmp	r6, r3
 8006e98:	f100 0414 	add.w	r4, r0, #20
 8006e9c:	dd30      	ble.n	8006f00 <rshift+0x70>
 8006e9e:	f011 011f 	ands.w	r1, r1, #31
 8006ea2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006ea6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8006eaa:	d108      	bne.n	8006ebe <rshift+0x2e>
 8006eac:	4621      	mov	r1, r4
 8006eae:	42b2      	cmp	r2, r6
 8006eb0:	460b      	mov	r3, r1
 8006eb2:	d211      	bcs.n	8006ed8 <rshift+0x48>
 8006eb4:	f852 3b04 	ldr.w	r3, [r2], #4
 8006eb8:	f841 3b04 	str.w	r3, [r1], #4
 8006ebc:	e7f7      	b.n	8006eae <rshift+0x1e>
 8006ebe:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8006ec2:	f1c1 0c20 	rsb	ip, r1, #32
 8006ec6:	40cd      	lsrs	r5, r1
 8006ec8:	3204      	adds	r2, #4
 8006eca:	4623      	mov	r3, r4
 8006ecc:	42b2      	cmp	r2, r6
 8006ece:	4617      	mov	r7, r2
 8006ed0:	d30c      	bcc.n	8006eec <rshift+0x5c>
 8006ed2:	601d      	str	r5, [r3, #0]
 8006ed4:	b105      	cbz	r5, 8006ed8 <rshift+0x48>
 8006ed6:	3304      	adds	r3, #4
 8006ed8:	1b1a      	subs	r2, r3, r4
 8006eda:	42a3      	cmp	r3, r4
 8006edc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006ee0:	bf08      	it	eq
 8006ee2:	2300      	moveq	r3, #0
 8006ee4:	6102      	str	r2, [r0, #16]
 8006ee6:	bf08      	it	eq
 8006ee8:	6143      	streq	r3, [r0, #20]
 8006eea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006eec:	683f      	ldr	r7, [r7, #0]
 8006eee:	fa07 f70c 	lsl.w	r7, r7, ip
 8006ef2:	433d      	orrs	r5, r7
 8006ef4:	f843 5b04 	str.w	r5, [r3], #4
 8006ef8:	f852 5b04 	ldr.w	r5, [r2], #4
 8006efc:	40cd      	lsrs	r5, r1
 8006efe:	e7e5      	b.n	8006ecc <rshift+0x3c>
 8006f00:	4623      	mov	r3, r4
 8006f02:	e7e9      	b.n	8006ed8 <rshift+0x48>

08006f04 <__hexdig_fun>:
 8006f04:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006f08:	2b09      	cmp	r3, #9
 8006f0a:	d802      	bhi.n	8006f12 <__hexdig_fun+0xe>
 8006f0c:	3820      	subs	r0, #32
 8006f0e:	b2c0      	uxtb	r0, r0
 8006f10:	4770      	bx	lr
 8006f12:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006f16:	2b05      	cmp	r3, #5
 8006f18:	d801      	bhi.n	8006f1e <__hexdig_fun+0x1a>
 8006f1a:	3847      	subs	r0, #71	; 0x47
 8006f1c:	e7f7      	b.n	8006f0e <__hexdig_fun+0xa>
 8006f1e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006f22:	2b05      	cmp	r3, #5
 8006f24:	d801      	bhi.n	8006f2a <__hexdig_fun+0x26>
 8006f26:	3827      	subs	r0, #39	; 0x27
 8006f28:	e7f1      	b.n	8006f0e <__hexdig_fun+0xa>
 8006f2a:	2000      	movs	r0, #0
 8006f2c:	4770      	bx	lr

08006f2e <__gethex>:
 8006f2e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f32:	b08b      	sub	sp, #44	; 0x2c
 8006f34:	468a      	mov	sl, r1
 8006f36:	9002      	str	r0, [sp, #8]
 8006f38:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006f3a:	9306      	str	r3, [sp, #24]
 8006f3c:	4690      	mov	r8, r2
 8006f3e:	f000 fad0 	bl	80074e2 <__localeconv_l>
 8006f42:	6803      	ldr	r3, [r0, #0]
 8006f44:	9303      	str	r3, [sp, #12]
 8006f46:	4618      	mov	r0, r3
 8006f48:	f7f9 f942 	bl	80001d0 <strlen>
 8006f4c:	9b03      	ldr	r3, [sp, #12]
 8006f4e:	9001      	str	r0, [sp, #4]
 8006f50:	4403      	add	r3, r0
 8006f52:	f04f 0b00 	mov.w	fp, #0
 8006f56:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006f5a:	9307      	str	r3, [sp, #28]
 8006f5c:	f8da 3000 	ldr.w	r3, [sl]
 8006f60:	3302      	adds	r3, #2
 8006f62:	461f      	mov	r7, r3
 8006f64:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006f68:	2830      	cmp	r0, #48	; 0x30
 8006f6a:	d06c      	beq.n	8007046 <__gethex+0x118>
 8006f6c:	f7ff ffca 	bl	8006f04 <__hexdig_fun>
 8006f70:	4604      	mov	r4, r0
 8006f72:	2800      	cmp	r0, #0
 8006f74:	d16a      	bne.n	800704c <__gethex+0x11e>
 8006f76:	9a01      	ldr	r2, [sp, #4]
 8006f78:	9903      	ldr	r1, [sp, #12]
 8006f7a:	4638      	mov	r0, r7
 8006f7c:	f001 f8fe 	bl	800817c <strncmp>
 8006f80:	2800      	cmp	r0, #0
 8006f82:	d166      	bne.n	8007052 <__gethex+0x124>
 8006f84:	9b01      	ldr	r3, [sp, #4]
 8006f86:	5cf8      	ldrb	r0, [r7, r3]
 8006f88:	18fe      	adds	r6, r7, r3
 8006f8a:	f7ff ffbb 	bl	8006f04 <__hexdig_fun>
 8006f8e:	2800      	cmp	r0, #0
 8006f90:	d062      	beq.n	8007058 <__gethex+0x12a>
 8006f92:	4633      	mov	r3, r6
 8006f94:	7818      	ldrb	r0, [r3, #0]
 8006f96:	2830      	cmp	r0, #48	; 0x30
 8006f98:	461f      	mov	r7, r3
 8006f9a:	f103 0301 	add.w	r3, r3, #1
 8006f9e:	d0f9      	beq.n	8006f94 <__gethex+0x66>
 8006fa0:	f7ff ffb0 	bl	8006f04 <__hexdig_fun>
 8006fa4:	fab0 f580 	clz	r5, r0
 8006fa8:	096d      	lsrs	r5, r5, #5
 8006faa:	4634      	mov	r4, r6
 8006fac:	f04f 0b01 	mov.w	fp, #1
 8006fb0:	463a      	mov	r2, r7
 8006fb2:	4616      	mov	r6, r2
 8006fb4:	3201      	adds	r2, #1
 8006fb6:	7830      	ldrb	r0, [r6, #0]
 8006fb8:	f7ff ffa4 	bl	8006f04 <__hexdig_fun>
 8006fbc:	2800      	cmp	r0, #0
 8006fbe:	d1f8      	bne.n	8006fb2 <__gethex+0x84>
 8006fc0:	9a01      	ldr	r2, [sp, #4]
 8006fc2:	9903      	ldr	r1, [sp, #12]
 8006fc4:	4630      	mov	r0, r6
 8006fc6:	f001 f8d9 	bl	800817c <strncmp>
 8006fca:	b950      	cbnz	r0, 8006fe2 <__gethex+0xb4>
 8006fcc:	b954      	cbnz	r4, 8006fe4 <__gethex+0xb6>
 8006fce:	9b01      	ldr	r3, [sp, #4]
 8006fd0:	18f4      	adds	r4, r6, r3
 8006fd2:	4622      	mov	r2, r4
 8006fd4:	4616      	mov	r6, r2
 8006fd6:	3201      	adds	r2, #1
 8006fd8:	7830      	ldrb	r0, [r6, #0]
 8006fda:	f7ff ff93 	bl	8006f04 <__hexdig_fun>
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	d1f8      	bne.n	8006fd4 <__gethex+0xa6>
 8006fe2:	b10c      	cbz	r4, 8006fe8 <__gethex+0xba>
 8006fe4:	1ba4      	subs	r4, r4, r6
 8006fe6:	00a4      	lsls	r4, r4, #2
 8006fe8:	7833      	ldrb	r3, [r6, #0]
 8006fea:	2b50      	cmp	r3, #80	; 0x50
 8006fec:	d001      	beq.n	8006ff2 <__gethex+0xc4>
 8006fee:	2b70      	cmp	r3, #112	; 0x70
 8006ff0:	d140      	bne.n	8007074 <__gethex+0x146>
 8006ff2:	7873      	ldrb	r3, [r6, #1]
 8006ff4:	2b2b      	cmp	r3, #43	; 0x2b
 8006ff6:	d031      	beq.n	800705c <__gethex+0x12e>
 8006ff8:	2b2d      	cmp	r3, #45	; 0x2d
 8006ffa:	d033      	beq.n	8007064 <__gethex+0x136>
 8006ffc:	1c71      	adds	r1, r6, #1
 8006ffe:	f04f 0900 	mov.w	r9, #0
 8007002:	7808      	ldrb	r0, [r1, #0]
 8007004:	f7ff ff7e 	bl	8006f04 <__hexdig_fun>
 8007008:	1e43      	subs	r3, r0, #1
 800700a:	b2db      	uxtb	r3, r3
 800700c:	2b18      	cmp	r3, #24
 800700e:	d831      	bhi.n	8007074 <__gethex+0x146>
 8007010:	f1a0 0210 	sub.w	r2, r0, #16
 8007014:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007018:	f7ff ff74 	bl	8006f04 <__hexdig_fun>
 800701c:	1e43      	subs	r3, r0, #1
 800701e:	b2db      	uxtb	r3, r3
 8007020:	2b18      	cmp	r3, #24
 8007022:	d922      	bls.n	800706a <__gethex+0x13c>
 8007024:	f1b9 0f00 	cmp.w	r9, #0
 8007028:	d000      	beq.n	800702c <__gethex+0xfe>
 800702a:	4252      	negs	r2, r2
 800702c:	4414      	add	r4, r2
 800702e:	f8ca 1000 	str.w	r1, [sl]
 8007032:	b30d      	cbz	r5, 8007078 <__gethex+0x14a>
 8007034:	f1bb 0f00 	cmp.w	fp, #0
 8007038:	bf0c      	ite	eq
 800703a:	2706      	moveq	r7, #6
 800703c:	2700      	movne	r7, #0
 800703e:	4638      	mov	r0, r7
 8007040:	b00b      	add	sp, #44	; 0x2c
 8007042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007046:	f10b 0b01 	add.w	fp, fp, #1
 800704a:	e78a      	b.n	8006f62 <__gethex+0x34>
 800704c:	2500      	movs	r5, #0
 800704e:	462c      	mov	r4, r5
 8007050:	e7ae      	b.n	8006fb0 <__gethex+0x82>
 8007052:	463e      	mov	r6, r7
 8007054:	2501      	movs	r5, #1
 8007056:	e7c7      	b.n	8006fe8 <__gethex+0xba>
 8007058:	4604      	mov	r4, r0
 800705a:	e7fb      	b.n	8007054 <__gethex+0x126>
 800705c:	f04f 0900 	mov.w	r9, #0
 8007060:	1cb1      	adds	r1, r6, #2
 8007062:	e7ce      	b.n	8007002 <__gethex+0xd4>
 8007064:	f04f 0901 	mov.w	r9, #1
 8007068:	e7fa      	b.n	8007060 <__gethex+0x132>
 800706a:	230a      	movs	r3, #10
 800706c:	fb03 0202 	mla	r2, r3, r2, r0
 8007070:	3a10      	subs	r2, #16
 8007072:	e7cf      	b.n	8007014 <__gethex+0xe6>
 8007074:	4631      	mov	r1, r6
 8007076:	e7da      	b.n	800702e <__gethex+0x100>
 8007078:	1bf3      	subs	r3, r6, r7
 800707a:	3b01      	subs	r3, #1
 800707c:	4629      	mov	r1, r5
 800707e:	2b07      	cmp	r3, #7
 8007080:	dc49      	bgt.n	8007116 <__gethex+0x1e8>
 8007082:	9802      	ldr	r0, [sp, #8]
 8007084:	f000 fa63 	bl	800754e <_Balloc>
 8007088:	9b01      	ldr	r3, [sp, #4]
 800708a:	f100 0914 	add.w	r9, r0, #20
 800708e:	f04f 0b00 	mov.w	fp, #0
 8007092:	f1c3 0301 	rsb	r3, r3, #1
 8007096:	4605      	mov	r5, r0
 8007098:	f8cd 9010 	str.w	r9, [sp, #16]
 800709c:	46da      	mov	sl, fp
 800709e:	9308      	str	r3, [sp, #32]
 80070a0:	42b7      	cmp	r7, r6
 80070a2:	d33b      	bcc.n	800711c <__gethex+0x1ee>
 80070a4:	9804      	ldr	r0, [sp, #16]
 80070a6:	f840 ab04 	str.w	sl, [r0], #4
 80070aa:	eba0 0009 	sub.w	r0, r0, r9
 80070ae:	1080      	asrs	r0, r0, #2
 80070b0:	6128      	str	r0, [r5, #16]
 80070b2:	0147      	lsls	r7, r0, #5
 80070b4:	4650      	mov	r0, sl
 80070b6:	f000 fb0e 	bl	80076d6 <__hi0bits>
 80070ba:	f8d8 6000 	ldr.w	r6, [r8]
 80070be:	1a3f      	subs	r7, r7, r0
 80070c0:	42b7      	cmp	r7, r6
 80070c2:	dd64      	ble.n	800718e <__gethex+0x260>
 80070c4:	1bbf      	subs	r7, r7, r6
 80070c6:	4639      	mov	r1, r7
 80070c8:	4628      	mov	r0, r5
 80070ca:	f000 fe1d 	bl	8007d08 <__any_on>
 80070ce:	4682      	mov	sl, r0
 80070d0:	b178      	cbz	r0, 80070f2 <__gethex+0x1c4>
 80070d2:	1e7b      	subs	r3, r7, #1
 80070d4:	1159      	asrs	r1, r3, #5
 80070d6:	f003 021f 	and.w	r2, r3, #31
 80070da:	f04f 0a01 	mov.w	sl, #1
 80070de:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80070e2:	fa0a f202 	lsl.w	r2, sl, r2
 80070e6:	420a      	tst	r2, r1
 80070e8:	d003      	beq.n	80070f2 <__gethex+0x1c4>
 80070ea:	4553      	cmp	r3, sl
 80070ec:	dc46      	bgt.n	800717c <__gethex+0x24e>
 80070ee:	f04f 0a02 	mov.w	sl, #2
 80070f2:	4639      	mov	r1, r7
 80070f4:	4628      	mov	r0, r5
 80070f6:	f7ff fecb 	bl	8006e90 <rshift>
 80070fa:	443c      	add	r4, r7
 80070fc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007100:	42a3      	cmp	r3, r4
 8007102:	da52      	bge.n	80071aa <__gethex+0x27c>
 8007104:	4629      	mov	r1, r5
 8007106:	9802      	ldr	r0, [sp, #8]
 8007108:	f000 fa55 	bl	80075b6 <_Bfree>
 800710c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800710e:	2300      	movs	r3, #0
 8007110:	6013      	str	r3, [r2, #0]
 8007112:	27a3      	movs	r7, #163	; 0xa3
 8007114:	e793      	b.n	800703e <__gethex+0x110>
 8007116:	3101      	adds	r1, #1
 8007118:	105b      	asrs	r3, r3, #1
 800711a:	e7b0      	b.n	800707e <__gethex+0x150>
 800711c:	1e73      	subs	r3, r6, #1
 800711e:	9305      	str	r3, [sp, #20]
 8007120:	9a07      	ldr	r2, [sp, #28]
 8007122:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007126:	4293      	cmp	r3, r2
 8007128:	d018      	beq.n	800715c <__gethex+0x22e>
 800712a:	f1bb 0f20 	cmp.w	fp, #32
 800712e:	d107      	bne.n	8007140 <__gethex+0x212>
 8007130:	9b04      	ldr	r3, [sp, #16]
 8007132:	f8c3 a000 	str.w	sl, [r3]
 8007136:	3304      	adds	r3, #4
 8007138:	f04f 0a00 	mov.w	sl, #0
 800713c:	9304      	str	r3, [sp, #16]
 800713e:	46d3      	mov	fp, sl
 8007140:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007144:	f7ff fede 	bl	8006f04 <__hexdig_fun>
 8007148:	f000 000f 	and.w	r0, r0, #15
 800714c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007150:	ea4a 0a00 	orr.w	sl, sl, r0
 8007154:	f10b 0b04 	add.w	fp, fp, #4
 8007158:	9b05      	ldr	r3, [sp, #20]
 800715a:	e00d      	b.n	8007178 <__gethex+0x24a>
 800715c:	9b05      	ldr	r3, [sp, #20]
 800715e:	9a08      	ldr	r2, [sp, #32]
 8007160:	4413      	add	r3, r2
 8007162:	42bb      	cmp	r3, r7
 8007164:	d3e1      	bcc.n	800712a <__gethex+0x1fc>
 8007166:	4618      	mov	r0, r3
 8007168:	9a01      	ldr	r2, [sp, #4]
 800716a:	9903      	ldr	r1, [sp, #12]
 800716c:	9309      	str	r3, [sp, #36]	; 0x24
 800716e:	f001 f805 	bl	800817c <strncmp>
 8007172:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007174:	2800      	cmp	r0, #0
 8007176:	d1d8      	bne.n	800712a <__gethex+0x1fc>
 8007178:	461e      	mov	r6, r3
 800717a:	e791      	b.n	80070a0 <__gethex+0x172>
 800717c:	1eb9      	subs	r1, r7, #2
 800717e:	4628      	mov	r0, r5
 8007180:	f000 fdc2 	bl	8007d08 <__any_on>
 8007184:	2800      	cmp	r0, #0
 8007186:	d0b2      	beq.n	80070ee <__gethex+0x1c0>
 8007188:	f04f 0a03 	mov.w	sl, #3
 800718c:	e7b1      	b.n	80070f2 <__gethex+0x1c4>
 800718e:	da09      	bge.n	80071a4 <__gethex+0x276>
 8007190:	1bf7      	subs	r7, r6, r7
 8007192:	4629      	mov	r1, r5
 8007194:	463a      	mov	r2, r7
 8007196:	9802      	ldr	r0, [sp, #8]
 8007198:	f000 fbd8 	bl	800794c <__lshift>
 800719c:	1be4      	subs	r4, r4, r7
 800719e:	4605      	mov	r5, r0
 80071a0:	f100 0914 	add.w	r9, r0, #20
 80071a4:	f04f 0a00 	mov.w	sl, #0
 80071a8:	e7a8      	b.n	80070fc <__gethex+0x1ce>
 80071aa:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80071ae:	42a0      	cmp	r0, r4
 80071b0:	dd6a      	ble.n	8007288 <__gethex+0x35a>
 80071b2:	1b04      	subs	r4, r0, r4
 80071b4:	42a6      	cmp	r6, r4
 80071b6:	dc2e      	bgt.n	8007216 <__gethex+0x2e8>
 80071b8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80071bc:	2b02      	cmp	r3, #2
 80071be:	d022      	beq.n	8007206 <__gethex+0x2d8>
 80071c0:	2b03      	cmp	r3, #3
 80071c2:	d024      	beq.n	800720e <__gethex+0x2e0>
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d115      	bne.n	80071f4 <__gethex+0x2c6>
 80071c8:	42a6      	cmp	r6, r4
 80071ca:	d113      	bne.n	80071f4 <__gethex+0x2c6>
 80071cc:	2e01      	cmp	r6, #1
 80071ce:	dc0b      	bgt.n	80071e8 <__gethex+0x2ba>
 80071d0:	9a06      	ldr	r2, [sp, #24]
 80071d2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80071d6:	6013      	str	r3, [r2, #0]
 80071d8:	2301      	movs	r3, #1
 80071da:	612b      	str	r3, [r5, #16]
 80071dc:	f8c9 3000 	str.w	r3, [r9]
 80071e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80071e2:	2762      	movs	r7, #98	; 0x62
 80071e4:	601d      	str	r5, [r3, #0]
 80071e6:	e72a      	b.n	800703e <__gethex+0x110>
 80071e8:	1e71      	subs	r1, r6, #1
 80071ea:	4628      	mov	r0, r5
 80071ec:	f000 fd8c 	bl	8007d08 <__any_on>
 80071f0:	2800      	cmp	r0, #0
 80071f2:	d1ed      	bne.n	80071d0 <__gethex+0x2a2>
 80071f4:	4629      	mov	r1, r5
 80071f6:	9802      	ldr	r0, [sp, #8]
 80071f8:	f000 f9dd 	bl	80075b6 <_Bfree>
 80071fc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80071fe:	2300      	movs	r3, #0
 8007200:	6013      	str	r3, [r2, #0]
 8007202:	2750      	movs	r7, #80	; 0x50
 8007204:	e71b      	b.n	800703e <__gethex+0x110>
 8007206:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007208:	2b00      	cmp	r3, #0
 800720a:	d0e1      	beq.n	80071d0 <__gethex+0x2a2>
 800720c:	e7f2      	b.n	80071f4 <__gethex+0x2c6>
 800720e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007210:	2b00      	cmp	r3, #0
 8007212:	d1dd      	bne.n	80071d0 <__gethex+0x2a2>
 8007214:	e7ee      	b.n	80071f4 <__gethex+0x2c6>
 8007216:	1e67      	subs	r7, r4, #1
 8007218:	f1ba 0f00 	cmp.w	sl, #0
 800721c:	d131      	bne.n	8007282 <__gethex+0x354>
 800721e:	b127      	cbz	r7, 800722a <__gethex+0x2fc>
 8007220:	4639      	mov	r1, r7
 8007222:	4628      	mov	r0, r5
 8007224:	f000 fd70 	bl	8007d08 <__any_on>
 8007228:	4682      	mov	sl, r0
 800722a:	117a      	asrs	r2, r7, #5
 800722c:	2301      	movs	r3, #1
 800722e:	f007 071f 	and.w	r7, r7, #31
 8007232:	fa03 f707 	lsl.w	r7, r3, r7
 8007236:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800723a:	4621      	mov	r1, r4
 800723c:	421f      	tst	r7, r3
 800723e:	4628      	mov	r0, r5
 8007240:	bf18      	it	ne
 8007242:	f04a 0a02 	orrne.w	sl, sl, #2
 8007246:	1b36      	subs	r6, r6, r4
 8007248:	f7ff fe22 	bl	8006e90 <rshift>
 800724c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8007250:	2702      	movs	r7, #2
 8007252:	f1ba 0f00 	cmp.w	sl, #0
 8007256:	d048      	beq.n	80072ea <__gethex+0x3bc>
 8007258:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800725c:	2b02      	cmp	r3, #2
 800725e:	d015      	beq.n	800728c <__gethex+0x35e>
 8007260:	2b03      	cmp	r3, #3
 8007262:	d017      	beq.n	8007294 <__gethex+0x366>
 8007264:	2b01      	cmp	r3, #1
 8007266:	d109      	bne.n	800727c <__gethex+0x34e>
 8007268:	f01a 0f02 	tst.w	sl, #2
 800726c:	d006      	beq.n	800727c <__gethex+0x34e>
 800726e:	f8d9 3000 	ldr.w	r3, [r9]
 8007272:	ea4a 0a03 	orr.w	sl, sl, r3
 8007276:	f01a 0f01 	tst.w	sl, #1
 800727a:	d10e      	bne.n	800729a <__gethex+0x36c>
 800727c:	f047 0710 	orr.w	r7, r7, #16
 8007280:	e033      	b.n	80072ea <__gethex+0x3bc>
 8007282:	f04f 0a01 	mov.w	sl, #1
 8007286:	e7d0      	b.n	800722a <__gethex+0x2fc>
 8007288:	2701      	movs	r7, #1
 800728a:	e7e2      	b.n	8007252 <__gethex+0x324>
 800728c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800728e:	f1c3 0301 	rsb	r3, r3, #1
 8007292:	9315      	str	r3, [sp, #84]	; 0x54
 8007294:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007296:	2b00      	cmp	r3, #0
 8007298:	d0f0      	beq.n	800727c <__gethex+0x34e>
 800729a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800729e:	f105 0314 	add.w	r3, r5, #20
 80072a2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80072a6:	eb03 010a 	add.w	r1, r3, sl
 80072aa:	f04f 0c00 	mov.w	ip, #0
 80072ae:	4618      	mov	r0, r3
 80072b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80072b4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80072b8:	d01c      	beq.n	80072f4 <__gethex+0x3c6>
 80072ba:	3201      	adds	r2, #1
 80072bc:	6002      	str	r2, [r0, #0]
 80072be:	2f02      	cmp	r7, #2
 80072c0:	f105 0314 	add.w	r3, r5, #20
 80072c4:	d138      	bne.n	8007338 <__gethex+0x40a>
 80072c6:	f8d8 2000 	ldr.w	r2, [r8]
 80072ca:	3a01      	subs	r2, #1
 80072cc:	42b2      	cmp	r2, r6
 80072ce:	d10a      	bne.n	80072e6 <__gethex+0x3b8>
 80072d0:	1171      	asrs	r1, r6, #5
 80072d2:	2201      	movs	r2, #1
 80072d4:	f006 061f 	and.w	r6, r6, #31
 80072d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80072dc:	fa02 f606 	lsl.w	r6, r2, r6
 80072e0:	421e      	tst	r6, r3
 80072e2:	bf18      	it	ne
 80072e4:	4617      	movne	r7, r2
 80072e6:	f047 0720 	orr.w	r7, r7, #32
 80072ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80072ec:	601d      	str	r5, [r3, #0]
 80072ee:	9b06      	ldr	r3, [sp, #24]
 80072f0:	601c      	str	r4, [r3, #0]
 80072f2:	e6a4      	b.n	800703e <__gethex+0x110>
 80072f4:	4299      	cmp	r1, r3
 80072f6:	f843 cc04 	str.w	ip, [r3, #-4]
 80072fa:	d8d8      	bhi.n	80072ae <__gethex+0x380>
 80072fc:	68ab      	ldr	r3, [r5, #8]
 80072fe:	4599      	cmp	r9, r3
 8007300:	db12      	blt.n	8007328 <__gethex+0x3fa>
 8007302:	6869      	ldr	r1, [r5, #4]
 8007304:	9802      	ldr	r0, [sp, #8]
 8007306:	3101      	adds	r1, #1
 8007308:	f000 f921 	bl	800754e <_Balloc>
 800730c:	692a      	ldr	r2, [r5, #16]
 800730e:	3202      	adds	r2, #2
 8007310:	f105 010c 	add.w	r1, r5, #12
 8007314:	4683      	mov	fp, r0
 8007316:	0092      	lsls	r2, r2, #2
 8007318:	300c      	adds	r0, #12
 800731a:	f000 f90d 	bl	8007538 <memcpy>
 800731e:	4629      	mov	r1, r5
 8007320:	9802      	ldr	r0, [sp, #8]
 8007322:	f000 f948 	bl	80075b6 <_Bfree>
 8007326:	465d      	mov	r5, fp
 8007328:	692b      	ldr	r3, [r5, #16]
 800732a:	1c5a      	adds	r2, r3, #1
 800732c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007330:	612a      	str	r2, [r5, #16]
 8007332:	2201      	movs	r2, #1
 8007334:	615a      	str	r2, [r3, #20]
 8007336:	e7c2      	b.n	80072be <__gethex+0x390>
 8007338:	692a      	ldr	r2, [r5, #16]
 800733a:	454a      	cmp	r2, r9
 800733c:	dd0b      	ble.n	8007356 <__gethex+0x428>
 800733e:	2101      	movs	r1, #1
 8007340:	4628      	mov	r0, r5
 8007342:	f7ff fda5 	bl	8006e90 <rshift>
 8007346:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800734a:	3401      	adds	r4, #1
 800734c:	42a3      	cmp	r3, r4
 800734e:	f6ff aed9 	blt.w	8007104 <__gethex+0x1d6>
 8007352:	2701      	movs	r7, #1
 8007354:	e7c7      	b.n	80072e6 <__gethex+0x3b8>
 8007356:	f016 061f 	ands.w	r6, r6, #31
 800735a:	d0fa      	beq.n	8007352 <__gethex+0x424>
 800735c:	449a      	add	sl, r3
 800735e:	f1c6 0620 	rsb	r6, r6, #32
 8007362:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8007366:	f000 f9b6 	bl	80076d6 <__hi0bits>
 800736a:	42b0      	cmp	r0, r6
 800736c:	dbe7      	blt.n	800733e <__gethex+0x410>
 800736e:	e7f0      	b.n	8007352 <__gethex+0x424>

08007370 <L_shift>:
 8007370:	f1c2 0208 	rsb	r2, r2, #8
 8007374:	0092      	lsls	r2, r2, #2
 8007376:	b570      	push	{r4, r5, r6, lr}
 8007378:	f1c2 0620 	rsb	r6, r2, #32
 800737c:	6843      	ldr	r3, [r0, #4]
 800737e:	6804      	ldr	r4, [r0, #0]
 8007380:	fa03 f506 	lsl.w	r5, r3, r6
 8007384:	432c      	orrs	r4, r5
 8007386:	40d3      	lsrs	r3, r2
 8007388:	6004      	str	r4, [r0, #0]
 800738a:	f840 3f04 	str.w	r3, [r0, #4]!
 800738e:	4288      	cmp	r0, r1
 8007390:	d3f4      	bcc.n	800737c <L_shift+0xc>
 8007392:	bd70      	pop	{r4, r5, r6, pc}

08007394 <__match>:
 8007394:	b530      	push	{r4, r5, lr}
 8007396:	6803      	ldr	r3, [r0, #0]
 8007398:	3301      	adds	r3, #1
 800739a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800739e:	b914      	cbnz	r4, 80073a6 <__match+0x12>
 80073a0:	6003      	str	r3, [r0, #0]
 80073a2:	2001      	movs	r0, #1
 80073a4:	bd30      	pop	{r4, r5, pc}
 80073a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073aa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80073ae:	2d19      	cmp	r5, #25
 80073b0:	bf98      	it	ls
 80073b2:	3220      	addls	r2, #32
 80073b4:	42a2      	cmp	r2, r4
 80073b6:	d0f0      	beq.n	800739a <__match+0x6>
 80073b8:	2000      	movs	r0, #0
 80073ba:	e7f3      	b.n	80073a4 <__match+0x10>

080073bc <__hexnan>:
 80073bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c0:	680b      	ldr	r3, [r1, #0]
 80073c2:	6801      	ldr	r1, [r0, #0]
 80073c4:	115f      	asrs	r7, r3, #5
 80073c6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80073ca:	f013 031f 	ands.w	r3, r3, #31
 80073ce:	b087      	sub	sp, #28
 80073d0:	bf18      	it	ne
 80073d2:	3704      	addne	r7, #4
 80073d4:	2500      	movs	r5, #0
 80073d6:	1f3e      	subs	r6, r7, #4
 80073d8:	4682      	mov	sl, r0
 80073da:	4690      	mov	r8, r2
 80073dc:	9301      	str	r3, [sp, #4]
 80073de:	f847 5c04 	str.w	r5, [r7, #-4]
 80073e2:	46b1      	mov	r9, r6
 80073e4:	4634      	mov	r4, r6
 80073e6:	9502      	str	r5, [sp, #8]
 80073e8:	46ab      	mov	fp, r5
 80073ea:	784a      	ldrb	r2, [r1, #1]
 80073ec:	1c4b      	adds	r3, r1, #1
 80073ee:	9303      	str	r3, [sp, #12]
 80073f0:	b342      	cbz	r2, 8007444 <__hexnan+0x88>
 80073f2:	4610      	mov	r0, r2
 80073f4:	9105      	str	r1, [sp, #20]
 80073f6:	9204      	str	r2, [sp, #16]
 80073f8:	f7ff fd84 	bl	8006f04 <__hexdig_fun>
 80073fc:	2800      	cmp	r0, #0
 80073fe:	d143      	bne.n	8007488 <__hexnan+0xcc>
 8007400:	9a04      	ldr	r2, [sp, #16]
 8007402:	9905      	ldr	r1, [sp, #20]
 8007404:	2a20      	cmp	r2, #32
 8007406:	d818      	bhi.n	800743a <__hexnan+0x7e>
 8007408:	9b02      	ldr	r3, [sp, #8]
 800740a:	459b      	cmp	fp, r3
 800740c:	dd13      	ble.n	8007436 <__hexnan+0x7a>
 800740e:	454c      	cmp	r4, r9
 8007410:	d206      	bcs.n	8007420 <__hexnan+0x64>
 8007412:	2d07      	cmp	r5, #7
 8007414:	dc04      	bgt.n	8007420 <__hexnan+0x64>
 8007416:	462a      	mov	r2, r5
 8007418:	4649      	mov	r1, r9
 800741a:	4620      	mov	r0, r4
 800741c:	f7ff ffa8 	bl	8007370 <L_shift>
 8007420:	4544      	cmp	r4, r8
 8007422:	d944      	bls.n	80074ae <__hexnan+0xf2>
 8007424:	2300      	movs	r3, #0
 8007426:	f1a4 0904 	sub.w	r9, r4, #4
 800742a:	f844 3c04 	str.w	r3, [r4, #-4]
 800742e:	f8cd b008 	str.w	fp, [sp, #8]
 8007432:	464c      	mov	r4, r9
 8007434:	461d      	mov	r5, r3
 8007436:	9903      	ldr	r1, [sp, #12]
 8007438:	e7d7      	b.n	80073ea <__hexnan+0x2e>
 800743a:	2a29      	cmp	r2, #41	; 0x29
 800743c:	d14a      	bne.n	80074d4 <__hexnan+0x118>
 800743e:	3102      	adds	r1, #2
 8007440:	f8ca 1000 	str.w	r1, [sl]
 8007444:	f1bb 0f00 	cmp.w	fp, #0
 8007448:	d044      	beq.n	80074d4 <__hexnan+0x118>
 800744a:	454c      	cmp	r4, r9
 800744c:	d206      	bcs.n	800745c <__hexnan+0xa0>
 800744e:	2d07      	cmp	r5, #7
 8007450:	dc04      	bgt.n	800745c <__hexnan+0xa0>
 8007452:	462a      	mov	r2, r5
 8007454:	4649      	mov	r1, r9
 8007456:	4620      	mov	r0, r4
 8007458:	f7ff ff8a 	bl	8007370 <L_shift>
 800745c:	4544      	cmp	r4, r8
 800745e:	d928      	bls.n	80074b2 <__hexnan+0xf6>
 8007460:	4643      	mov	r3, r8
 8007462:	f854 2b04 	ldr.w	r2, [r4], #4
 8007466:	f843 2b04 	str.w	r2, [r3], #4
 800746a:	42a6      	cmp	r6, r4
 800746c:	d2f9      	bcs.n	8007462 <__hexnan+0xa6>
 800746e:	2200      	movs	r2, #0
 8007470:	f843 2b04 	str.w	r2, [r3], #4
 8007474:	429e      	cmp	r6, r3
 8007476:	d2fb      	bcs.n	8007470 <__hexnan+0xb4>
 8007478:	6833      	ldr	r3, [r6, #0]
 800747a:	b91b      	cbnz	r3, 8007484 <__hexnan+0xc8>
 800747c:	4546      	cmp	r6, r8
 800747e:	d127      	bne.n	80074d0 <__hexnan+0x114>
 8007480:	2301      	movs	r3, #1
 8007482:	6033      	str	r3, [r6, #0]
 8007484:	2005      	movs	r0, #5
 8007486:	e026      	b.n	80074d6 <__hexnan+0x11a>
 8007488:	3501      	adds	r5, #1
 800748a:	2d08      	cmp	r5, #8
 800748c:	f10b 0b01 	add.w	fp, fp, #1
 8007490:	dd06      	ble.n	80074a0 <__hexnan+0xe4>
 8007492:	4544      	cmp	r4, r8
 8007494:	d9cf      	bls.n	8007436 <__hexnan+0x7a>
 8007496:	2300      	movs	r3, #0
 8007498:	f844 3c04 	str.w	r3, [r4, #-4]
 800749c:	2501      	movs	r5, #1
 800749e:	3c04      	subs	r4, #4
 80074a0:	6822      	ldr	r2, [r4, #0]
 80074a2:	f000 000f 	and.w	r0, r0, #15
 80074a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80074aa:	6020      	str	r0, [r4, #0]
 80074ac:	e7c3      	b.n	8007436 <__hexnan+0x7a>
 80074ae:	2508      	movs	r5, #8
 80074b0:	e7c1      	b.n	8007436 <__hexnan+0x7a>
 80074b2:	9b01      	ldr	r3, [sp, #4]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d0df      	beq.n	8007478 <__hexnan+0xbc>
 80074b8:	f04f 32ff 	mov.w	r2, #4294967295
 80074bc:	f1c3 0320 	rsb	r3, r3, #32
 80074c0:	fa22 f303 	lsr.w	r3, r2, r3
 80074c4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80074c8:	401a      	ands	r2, r3
 80074ca:	f847 2c04 	str.w	r2, [r7, #-4]
 80074ce:	e7d3      	b.n	8007478 <__hexnan+0xbc>
 80074d0:	3e04      	subs	r6, #4
 80074d2:	e7d1      	b.n	8007478 <__hexnan+0xbc>
 80074d4:	2004      	movs	r0, #4
 80074d6:	b007      	add	sp, #28
 80074d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080074dc <__locale_ctype_ptr_l>:
 80074dc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80074e0:	4770      	bx	lr

080074e2 <__localeconv_l>:
 80074e2:	30f0      	adds	r0, #240	; 0xf0
 80074e4:	4770      	bx	lr
	...

080074e8 <_localeconv_r>:
 80074e8:	4b04      	ldr	r3, [pc, #16]	; (80074fc <_localeconv_r+0x14>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	6a18      	ldr	r0, [r3, #32]
 80074ee:	4b04      	ldr	r3, [pc, #16]	; (8007500 <_localeconv_r+0x18>)
 80074f0:	2800      	cmp	r0, #0
 80074f2:	bf08      	it	eq
 80074f4:	4618      	moveq	r0, r3
 80074f6:	30f0      	adds	r0, #240	; 0xf0
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop
 80074fc:	2000000c 	.word	0x2000000c
 8007500:	20000070 	.word	0x20000070

08007504 <malloc>:
 8007504:	4b02      	ldr	r3, [pc, #8]	; (8007510 <malloc+0xc>)
 8007506:	4601      	mov	r1, r0
 8007508:	6818      	ldr	r0, [r3, #0]
 800750a:	f000 bc7b 	b.w	8007e04 <_malloc_r>
 800750e:	bf00      	nop
 8007510:	2000000c 	.word	0x2000000c

08007514 <__ascii_mbtowc>:
 8007514:	b082      	sub	sp, #8
 8007516:	b901      	cbnz	r1, 800751a <__ascii_mbtowc+0x6>
 8007518:	a901      	add	r1, sp, #4
 800751a:	b142      	cbz	r2, 800752e <__ascii_mbtowc+0x1a>
 800751c:	b14b      	cbz	r3, 8007532 <__ascii_mbtowc+0x1e>
 800751e:	7813      	ldrb	r3, [r2, #0]
 8007520:	600b      	str	r3, [r1, #0]
 8007522:	7812      	ldrb	r2, [r2, #0]
 8007524:	1c10      	adds	r0, r2, #0
 8007526:	bf18      	it	ne
 8007528:	2001      	movne	r0, #1
 800752a:	b002      	add	sp, #8
 800752c:	4770      	bx	lr
 800752e:	4610      	mov	r0, r2
 8007530:	e7fb      	b.n	800752a <__ascii_mbtowc+0x16>
 8007532:	f06f 0001 	mvn.w	r0, #1
 8007536:	e7f8      	b.n	800752a <__ascii_mbtowc+0x16>

08007538 <memcpy>:
 8007538:	b510      	push	{r4, lr}
 800753a:	1e43      	subs	r3, r0, #1
 800753c:	440a      	add	r2, r1
 800753e:	4291      	cmp	r1, r2
 8007540:	d100      	bne.n	8007544 <memcpy+0xc>
 8007542:	bd10      	pop	{r4, pc}
 8007544:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007548:	f803 4f01 	strb.w	r4, [r3, #1]!
 800754c:	e7f7      	b.n	800753e <memcpy+0x6>

0800754e <_Balloc>:
 800754e:	b570      	push	{r4, r5, r6, lr}
 8007550:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007552:	4604      	mov	r4, r0
 8007554:	460e      	mov	r6, r1
 8007556:	b93d      	cbnz	r5, 8007568 <_Balloc+0x1a>
 8007558:	2010      	movs	r0, #16
 800755a:	f7ff ffd3 	bl	8007504 <malloc>
 800755e:	6260      	str	r0, [r4, #36]	; 0x24
 8007560:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007564:	6005      	str	r5, [r0, #0]
 8007566:	60c5      	str	r5, [r0, #12]
 8007568:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800756a:	68eb      	ldr	r3, [r5, #12]
 800756c:	b183      	cbz	r3, 8007590 <_Balloc+0x42>
 800756e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007570:	68db      	ldr	r3, [r3, #12]
 8007572:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007576:	b9b8      	cbnz	r0, 80075a8 <_Balloc+0x5a>
 8007578:	2101      	movs	r1, #1
 800757a:	fa01 f506 	lsl.w	r5, r1, r6
 800757e:	1d6a      	adds	r2, r5, #5
 8007580:	0092      	lsls	r2, r2, #2
 8007582:	4620      	mov	r0, r4
 8007584:	f000 fbe1 	bl	8007d4a <_calloc_r>
 8007588:	b160      	cbz	r0, 80075a4 <_Balloc+0x56>
 800758a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800758e:	e00e      	b.n	80075ae <_Balloc+0x60>
 8007590:	2221      	movs	r2, #33	; 0x21
 8007592:	2104      	movs	r1, #4
 8007594:	4620      	mov	r0, r4
 8007596:	f000 fbd8 	bl	8007d4a <_calloc_r>
 800759a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800759c:	60e8      	str	r0, [r5, #12]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d1e4      	bne.n	800756e <_Balloc+0x20>
 80075a4:	2000      	movs	r0, #0
 80075a6:	bd70      	pop	{r4, r5, r6, pc}
 80075a8:	6802      	ldr	r2, [r0, #0]
 80075aa:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80075ae:	2300      	movs	r3, #0
 80075b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80075b4:	e7f7      	b.n	80075a6 <_Balloc+0x58>

080075b6 <_Bfree>:
 80075b6:	b570      	push	{r4, r5, r6, lr}
 80075b8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80075ba:	4606      	mov	r6, r0
 80075bc:	460d      	mov	r5, r1
 80075be:	b93c      	cbnz	r4, 80075d0 <_Bfree+0x1a>
 80075c0:	2010      	movs	r0, #16
 80075c2:	f7ff ff9f 	bl	8007504 <malloc>
 80075c6:	6270      	str	r0, [r6, #36]	; 0x24
 80075c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075cc:	6004      	str	r4, [r0, #0]
 80075ce:	60c4      	str	r4, [r0, #12]
 80075d0:	b13d      	cbz	r5, 80075e2 <_Bfree+0x2c>
 80075d2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80075d4:	686a      	ldr	r2, [r5, #4]
 80075d6:	68db      	ldr	r3, [r3, #12]
 80075d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80075dc:	6029      	str	r1, [r5, #0]
 80075de:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80075e2:	bd70      	pop	{r4, r5, r6, pc}

080075e4 <__multadd>:
 80075e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075e8:	690d      	ldr	r5, [r1, #16]
 80075ea:	461f      	mov	r7, r3
 80075ec:	4606      	mov	r6, r0
 80075ee:	460c      	mov	r4, r1
 80075f0:	f101 0c14 	add.w	ip, r1, #20
 80075f4:	2300      	movs	r3, #0
 80075f6:	f8dc 0000 	ldr.w	r0, [ip]
 80075fa:	b281      	uxth	r1, r0
 80075fc:	fb02 7101 	mla	r1, r2, r1, r7
 8007600:	0c0f      	lsrs	r7, r1, #16
 8007602:	0c00      	lsrs	r0, r0, #16
 8007604:	fb02 7000 	mla	r0, r2, r0, r7
 8007608:	b289      	uxth	r1, r1
 800760a:	3301      	adds	r3, #1
 800760c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007610:	429d      	cmp	r5, r3
 8007612:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007616:	f84c 1b04 	str.w	r1, [ip], #4
 800761a:	dcec      	bgt.n	80075f6 <__multadd+0x12>
 800761c:	b1d7      	cbz	r7, 8007654 <__multadd+0x70>
 800761e:	68a3      	ldr	r3, [r4, #8]
 8007620:	42ab      	cmp	r3, r5
 8007622:	dc12      	bgt.n	800764a <__multadd+0x66>
 8007624:	6861      	ldr	r1, [r4, #4]
 8007626:	4630      	mov	r0, r6
 8007628:	3101      	adds	r1, #1
 800762a:	f7ff ff90 	bl	800754e <_Balloc>
 800762e:	6922      	ldr	r2, [r4, #16]
 8007630:	3202      	adds	r2, #2
 8007632:	f104 010c 	add.w	r1, r4, #12
 8007636:	4680      	mov	r8, r0
 8007638:	0092      	lsls	r2, r2, #2
 800763a:	300c      	adds	r0, #12
 800763c:	f7ff ff7c 	bl	8007538 <memcpy>
 8007640:	4621      	mov	r1, r4
 8007642:	4630      	mov	r0, r6
 8007644:	f7ff ffb7 	bl	80075b6 <_Bfree>
 8007648:	4644      	mov	r4, r8
 800764a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800764e:	3501      	adds	r5, #1
 8007650:	615f      	str	r7, [r3, #20]
 8007652:	6125      	str	r5, [r4, #16]
 8007654:	4620      	mov	r0, r4
 8007656:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800765a <__s2b>:
 800765a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800765e:	460c      	mov	r4, r1
 8007660:	4615      	mov	r5, r2
 8007662:	461f      	mov	r7, r3
 8007664:	2209      	movs	r2, #9
 8007666:	3308      	adds	r3, #8
 8007668:	4606      	mov	r6, r0
 800766a:	fb93 f3f2 	sdiv	r3, r3, r2
 800766e:	2100      	movs	r1, #0
 8007670:	2201      	movs	r2, #1
 8007672:	429a      	cmp	r2, r3
 8007674:	db20      	blt.n	80076b8 <__s2b+0x5e>
 8007676:	4630      	mov	r0, r6
 8007678:	f7ff ff69 	bl	800754e <_Balloc>
 800767c:	9b08      	ldr	r3, [sp, #32]
 800767e:	6143      	str	r3, [r0, #20]
 8007680:	2d09      	cmp	r5, #9
 8007682:	f04f 0301 	mov.w	r3, #1
 8007686:	6103      	str	r3, [r0, #16]
 8007688:	dd19      	ble.n	80076be <__s2b+0x64>
 800768a:	f104 0809 	add.w	r8, r4, #9
 800768e:	46c1      	mov	r9, r8
 8007690:	442c      	add	r4, r5
 8007692:	f819 3b01 	ldrb.w	r3, [r9], #1
 8007696:	4601      	mov	r1, r0
 8007698:	3b30      	subs	r3, #48	; 0x30
 800769a:	220a      	movs	r2, #10
 800769c:	4630      	mov	r0, r6
 800769e:	f7ff ffa1 	bl	80075e4 <__multadd>
 80076a2:	45a1      	cmp	r9, r4
 80076a4:	d1f5      	bne.n	8007692 <__s2b+0x38>
 80076a6:	eb08 0405 	add.w	r4, r8, r5
 80076aa:	3c08      	subs	r4, #8
 80076ac:	1b2d      	subs	r5, r5, r4
 80076ae:	1963      	adds	r3, r4, r5
 80076b0:	42bb      	cmp	r3, r7
 80076b2:	db07      	blt.n	80076c4 <__s2b+0x6a>
 80076b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076b8:	0052      	lsls	r2, r2, #1
 80076ba:	3101      	adds	r1, #1
 80076bc:	e7d9      	b.n	8007672 <__s2b+0x18>
 80076be:	340a      	adds	r4, #10
 80076c0:	2509      	movs	r5, #9
 80076c2:	e7f3      	b.n	80076ac <__s2b+0x52>
 80076c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80076c8:	4601      	mov	r1, r0
 80076ca:	3b30      	subs	r3, #48	; 0x30
 80076cc:	220a      	movs	r2, #10
 80076ce:	4630      	mov	r0, r6
 80076d0:	f7ff ff88 	bl	80075e4 <__multadd>
 80076d4:	e7eb      	b.n	80076ae <__s2b+0x54>

080076d6 <__hi0bits>:
 80076d6:	0c02      	lsrs	r2, r0, #16
 80076d8:	0412      	lsls	r2, r2, #16
 80076da:	4603      	mov	r3, r0
 80076dc:	b9b2      	cbnz	r2, 800770c <__hi0bits+0x36>
 80076de:	0403      	lsls	r3, r0, #16
 80076e0:	2010      	movs	r0, #16
 80076e2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80076e6:	bf04      	itt	eq
 80076e8:	021b      	lsleq	r3, r3, #8
 80076ea:	3008      	addeq	r0, #8
 80076ec:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80076f0:	bf04      	itt	eq
 80076f2:	011b      	lsleq	r3, r3, #4
 80076f4:	3004      	addeq	r0, #4
 80076f6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80076fa:	bf04      	itt	eq
 80076fc:	009b      	lsleq	r3, r3, #2
 80076fe:	3002      	addeq	r0, #2
 8007700:	2b00      	cmp	r3, #0
 8007702:	db06      	blt.n	8007712 <__hi0bits+0x3c>
 8007704:	005b      	lsls	r3, r3, #1
 8007706:	d503      	bpl.n	8007710 <__hi0bits+0x3a>
 8007708:	3001      	adds	r0, #1
 800770a:	4770      	bx	lr
 800770c:	2000      	movs	r0, #0
 800770e:	e7e8      	b.n	80076e2 <__hi0bits+0xc>
 8007710:	2020      	movs	r0, #32
 8007712:	4770      	bx	lr

08007714 <__lo0bits>:
 8007714:	6803      	ldr	r3, [r0, #0]
 8007716:	f013 0207 	ands.w	r2, r3, #7
 800771a:	4601      	mov	r1, r0
 800771c:	d00b      	beq.n	8007736 <__lo0bits+0x22>
 800771e:	07da      	lsls	r2, r3, #31
 8007720:	d423      	bmi.n	800776a <__lo0bits+0x56>
 8007722:	0798      	lsls	r0, r3, #30
 8007724:	bf49      	itett	mi
 8007726:	085b      	lsrmi	r3, r3, #1
 8007728:	089b      	lsrpl	r3, r3, #2
 800772a:	2001      	movmi	r0, #1
 800772c:	600b      	strmi	r3, [r1, #0]
 800772e:	bf5c      	itt	pl
 8007730:	600b      	strpl	r3, [r1, #0]
 8007732:	2002      	movpl	r0, #2
 8007734:	4770      	bx	lr
 8007736:	b298      	uxth	r0, r3
 8007738:	b9a8      	cbnz	r0, 8007766 <__lo0bits+0x52>
 800773a:	0c1b      	lsrs	r3, r3, #16
 800773c:	2010      	movs	r0, #16
 800773e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007742:	bf04      	itt	eq
 8007744:	0a1b      	lsreq	r3, r3, #8
 8007746:	3008      	addeq	r0, #8
 8007748:	071a      	lsls	r2, r3, #28
 800774a:	bf04      	itt	eq
 800774c:	091b      	lsreq	r3, r3, #4
 800774e:	3004      	addeq	r0, #4
 8007750:	079a      	lsls	r2, r3, #30
 8007752:	bf04      	itt	eq
 8007754:	089b      	lsreq	r3, r3, #2
 8007756:	3002      	addeq	r0, #2
 8007758:	07da      	lsls	r2, r3, #31
 800775a:	d402      	bmi.n	8007762 <__lo0bits+0x4e>
 800775c:	085b      	lsrs	r3, r3, #1
 800775e:	d006      	beq.n	800776e <__lo0bits+0x5a>
 8007760:	3001      	adds	r0, #1
 8007762:	600b      	str	r3, [r1, #0]
 8007764:	4770      	bx	lr
 8007766:	4610      	mov	r0, r2
 8007768:	e7e9      	b.n	800773e <__lo0bits+0x2a>
 800776a:	2000      	movs	r0, #0
 800776c:	4770      	bx	lr
 800776e:	2020      	movs	r0, #32
 8007770:	4770      	bx	lr

08007772 <__i2b>:
 8007772:	b510      	push	{r4, lr}
 8007774:	460c      	mov	r4, r1
 8007776:	2101      	movs	r1, #1
 8007778:	f7ff fee9 	bl	800754e <_Balloc>
 800777c:	2201      	movs	r2, #1
 800777e:	6144      	str	r4, [r0, #20]
 8007780:	6102      	str	r2, [r0, #16]
 8007782:	bd10      	pop	{r4, pc}

08007784 <__multiply>:
 8007784:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007788:	4614      	mov	r4, r2
 800778a:	690a      	ldr	r2, [r1, #16]
 800778c:	6923      	ldr	r3, [r4, #16]
 800778e:	429a      	cmp	r2, r3
 8007790:	bfb8      	it	lt
 8007792:	460b      	movlt	r3, r1
 8007794:	4688      	mov	r8, r1
 8007796:	bfbc      	itt	lt
 8007798:	46a0      	movlt	r8, r4
 800779a:	461c      	movlt	r4, r3
 800779c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80077a0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80077a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80077a8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80077ac:	eb07 0609 	add.w	r6, r7, r9
 80077b0:	42b3      	cmp	r3, r6
 80077b2:	bfb8      	it	lt
 80077b4:	3101      	addlt	r1, #1
 80077b6:	f7ff feca 	bl	800754e <_Balloc>
 80077ba:	f100 0514 	add.w	r5, r0, #20
 80077be:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80077c2:	462b      	mov	r3, r5
 80077c4:	2200      	movs	r2, #0
 80077c6:	4573      	cmp	r3, lr
 80077c8:	d316      	bcc.n	80077f8 <__multiply+0x74>
 80077ca:	f104 0214 	add.w	r2, r4, #20
 80077ce:	f108 0114 	add.w	r1, r8, #20
 80077d2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80077d6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80077da:	9300      	str	r3, [sp, #0]
 80077dc:	9b00      	ldr	r3, [sp, #0]
 80077de:	9201      	str	r2, [sp, #4]
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d80c      	bhi.n	80077fe <__multiply+0x7a>
 80077e4:	2e00      	cmp	r6, #0
 80077e6:	dd03      	ble.n	80077f0 <__multiply+0x6c>
 80077e8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d05d      	beq.n	80078ac <__multiply+0x128>
 80077f0:	6106      	str	r6, [r0, #16]
 80077f2:	b003      	add	sp, #12
 80077f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077f8:	f843 2b04 	str.w	r2, [r3], #4
 80077fc:	e7e3      	b.n	80077c6 <__multiply+0x42>
 80077fe:	f8b2 b000 	ldrh.w	fp, [r2]
 8007802:	f1bb 0f00 	cmp.w	fp, #0
 8007806:	d023      	beq.n	8007850 <__multiply+0xcc>
 8007808:	4689      	mov	r9, r1
 800780a:	46ac      	mov	ip, r5
 800780c:	f04f 0800 	mov.w	r8, #0
 8007810:	f859 4b04 	ldr.w	r4, [r9], #4
 8007814:	f8dc a000 	ldr.w	sl, [ip]
 8007818:	b2a3      	uxth	r3, r4
 800781a:	fa1f fa8a 	uxth.w	sl, sl
 800781e:	fb0b a303 	mla	r3, fp, r3, sl
 8007822:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007826:	f8dc 4000 	ldr.w	r4, [ip]
 800782a:	4443      	add	r3, r8
 800782c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007830:	fb0b 840a 	mla	r4, fp, sl, r8
 8007834:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007838:	46e2      	mov	sl, ip
 800783a:	b29b      	uxth	r3, r3
 800783c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007840:	454f      	cmp	r7, r9
 8007842:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007846:	f84a 3b04 	str.w	r3, [sl], #4
 800784a:	d82b      	bhi.n	80078a4 <__multiply+0x120>
 800784c:	f8cc 8004 	str.w	r8, [ip, #4]
 8007850:	9b01      	ldr	r3, [sp, #4]
 8007852:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007856:	3204      	adds	r2, #4
 8007858:	f1ba 0f00 	cmp.w	sl, #0
 800785c:	d020      	beq.n	80078a0 <__multiply+0x11c>
 800785e:	682b      	ldr	r3, [r5, #0]
 8007860:	4689      	mov	r9, r1
 8007862:	46a8      	mov	r8, r5
 8007864:	f04f 0b00 	mov.w	fp, #0
 8007868:	f8b9 c000 	ldrh.w	ip, [r9]
 800786c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007870:	fb0a 440c 	mla	r4, sl, ip, r4
 8007874:	445c      	add	r4, fp
 8007876:	46c4      	mov	ip, r8
 8007878:	b29b      	uxth	r3, r3
 800787a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800787e:	f84c 3b04 	str.w	r3, [ip], #4
 8007882:	f859 3b04 	ldr.w	r3, [r9], #4
 8007886:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800788a:	0c1b      	lsrs	r3, r3, #16
 800788c:	fb0a b303 	mla	r3, sl, r3, fp
 8007890:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007894:	454f      	cmp	r7, r9
 8007896:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800789a:	d805      	bhi.n	80078a8 <__multiply+0x124>
 800789c:	f8c8 3004 	str.w	r3, [r8, #4]
 80078a0:	3504      	adds	r5, #4
 80078a2:	e79b      	b.n	80077dc <__multiply+0x58>
 80078a4:	46d4      	mov	ip, sl
 80078a6:	e7b3      	b.n	8007810 <__multiply+0x8c>
 80078a8:	46e0      	mov	r8, ip
 80078aa:	e7dd      	b.n	8007868 <__multiply+0xe4>
 80078ac:	3e01      	subs	r6, #1
 80078ae:	e799      	b.n	80077e4 <__multiply+0x60>

080078b0 <__pow5mult>:
 80078b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078b4:	4615      	mov	r5, r2
 80078b6:	f012 0203 	ands.w	r2, r2, #3
 80078ba:	4606      	mov	r6, r0
 80078bc:	460f      	mov	r7, r1
 80078be:	d007      	beq.n	80078d0 <__pow5mult+0x20>
 80078c0:	3a01      	subs	r2, #1
 80078c2:	4c21      	ldr	r4, [pc, #132]	; (8007948 <__pow5mult+0x98>)
 80078c4:	2300      	movs	r3, #0
 80078c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80078ca:	f7ff fe8b 	bl	80075e4 <__multadd>
 80078ce:	4607      	mov	r7, r0
 80078d0:	10ad      	asrs	r5, r5, #2
 80078d2:	d035      	beq.n	8007940 <__pow5mult+0x90>
 80078d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80078d6:	b93c      	cbnz	r4, 80078e8 <__pow5mult+0x38>
 80078d8:	2010      	movs	r0, #16
 80078da:	f7ff fe13 	bl	8007504 <malloc>
 80078de:	6270      	str	r0, [r6, #36]	; 0x24
 80078e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80078e4:	6004      	str	r4, [r0, #0]
 80078e6:	60c4      	str	r4, [r0, #12]
 80078e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80078ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80078f0:	b94c      	cbnz	r4, 8007906 <__pow5mult+0x56>
 80078f2:	f240 2171 	movw	r1, #625	; 0x271
 80078f6:	4630      	mov	r0, r6
 80078f8:	f7ff ff3b 	bl	8007772 <__i2b>
 80078fc:	2300      	movs	r3, #0
 80078fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8007902:	4604      	mov	r4, r0
 8007904:	6003      	str	r3, [r0, #0]
 8007906:	f04f 0800 	mov.w	r8, #0
 800790a:	07eb      	lsls	r3, r5, #31
 800790c:	d50a      	bpl.n	8007924 <__pow5mult+0x74>
 800790e:	4639      	mov	r1, r7
 8007910:	4622      	mov	r2, r4
 8007912:	4630      	mov	r0, r6
 8007914:	f7ff ff36 	bl	8007784 <__multiply>
 8007918:	4639      	mov	r1, r7
 800791a:	4681      	mov	r9, r0
 800791c:	4630      	mov	r0, r6
 800791e:	f7ff fe4a 	bl	80075b6 <_Bfree>
 8007922:	464f      	mov	r7, r9
 8007924:	106d      	asrs	r5, r5, #1
 8007926:	d00b      	beq.n	8007940 <__pow5mult+0x90>
 8007928:	6820      	ldr	r0, [r4, #0]
 800792a:	b938      	cbnz	r0, 800793c <__pow5mult+0x8c>
 800792c:	4622      	mov	r2, r4
 800792e:	4621      	mov	r1, r4
 8007930:	4630      	mov	r0, r6
 8007932:	f7ff ff27 	bl	8007784 <__multiply>
 8007936:	6020      	str	r0, [r4, #0]
 8007938:	f8c0 8000 	str.w	r8, [r0]
 800793c:	4604      	mov	r4, r0
 800793e:	e7e4      	b.n	800790a <__pow5mult+0x5a>
 8007940:	4638      	mov	r0, r7
 8007942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007946:	bf00      	nop
 8007948:	08008960 	.word	0x08008960

0800794c <__lshift>:
 800794c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007950:	460c      	mov	r4, r1
 8007952:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007956:	6923      	ldr	r3, [r4, #16]
 8007958:	6849      	ldr	r1, [r1, #4]
 800795a:	eb0a 0903 	add.w	r9, sl, r3
 800795e:	68a3      	ldr	r3, [r4, #8]
 8007960:	4607      	mov	r7, r0
 8007962:	4616      	mov	r6, r2
 8007964:	f109 0501 	add.w	r5, r9, #1
 8007968:	42ab      	cmp	r3, r5
 800796a:	db32      	blt.n	80079d2 <__lshift+0x86>
 800796c:	4638      	mov	r0, r7
 800796e:	f7ff fdee 	bl	800754e <_Balloc>
 8007972:	2300      	movs	r3, #0
 8007974:	4680      	mov	r8, r0
 8007976:	f100 0114 	add.w	r1, r0, #20
 800797a:	461a      	mov	r2, r3
 800797c:	4553      	cmp	r3, sl
 800797e:	db2b      	blt.n	80079d8 <__lshift+0x8c>
 8007980:	6920      	ldr	r0, [r4, #16]
 8007982:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007986:	f104 0314 	add.w	r3, r4, #20
 800798a:	f016 021f 	ands.w	r2, r6, #31
 800798e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007992:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007996:	d025      	beq.n	80079e4 <__lshift+0x98>
 8007998:	f1c2 0e20 	rsb	lr, r2, #32
 800799c:	2000      	movs	r0, #0
 800799e:	681e      	ldr	r6, [r3, #0]
 80079a0:	468a      	mov	sl, r1
 80079a2:	4096      	lsls	r6, r2
 80079a4:	4330      	orrs	r0, r6
 80079a6:	f84a 0b04 	str.w	r0, [sl], #4
 80079aa:	f853 0b04 	ldr.w	r0, [r3], #4
 80079ae:	459c      	cmp	ip, r3
 80079b0:	fa20 f00e 	lsr.w	r0, r0, lr
 80079b4:	d814      	bhi.n	80079e0 <__lshift+0x94>
 80079b6:	6048      	str	r0, [r1, #4]
 80079b8:	b108      	cbz	r0, 80079be <__lshift+0x72>
 80079ba:	f109 0502 	add.w	r5, r9, #2
 80079be:	3d01      	subs	r5, #1
 80079c0:	4638      	mov	r0, r7
 80079c2:	f8c8 5010 	str.w	r5, [r8, #16]
 80079c6:	4621      	mov	r1, r4
 80079c8:	f7ff fdf5 	bl	80075b6 <_Bfree>
 80079cc:	4640      	mov	r0, r8
 80079ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079d2:	3101      	adds	r1, #1
 80079d4:	005b      	lsls	r3, r3, #1
 80079d6:	e7c7      	b.n	8007968 <__lshift+0x1c>
 80079d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80079dc:	3301      	adds	r3, #1
 80079de:	e7cd      	b.n	800797c <__lshift+0x30>
 80079e0:	4651      	mov	r1, sl
 80079e2:	e7dc      	b.n	800799e <__lshift+0x52>
 80079e4:	3904      	subs	r1, #4
 80079e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80079ea:	f841 2f04 	str.w	r2, [r1, #4]!
 80079ee:	459c      	cmp	ip, r3
 80079f0:	d8f9      	bhi.n	80079e6 <__lshift+0x9a>
 80079f2:	e7e4      	b.n	80079be <__lshift+0x72>

080079f4 <__mcmp>:
 80079f4:	6903      	ldr	r3, [r0, #16]
 80079f6:	690a      	ldr	r2, [r1, #16]
 80079f8:	1a9b      	subs	r3, r3, r2
 80079fa:	b530      	push	{r4, r5, lr}
 80079fc:	d10c      	bne.n	8007a18 <__mcmp+0x24>
 80079fe:	0092      	lsls	r2, r2, #2
 8007a00:	3014      	adds	r0, #20
 8007a02:	3114      	adds	r1, #20
 8007a04:	1884      	adds	r4, r0, r2
 8007a06:	4411      	add	r1, r2
 8007a08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007a0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007a10:	4295      	cmp	r5, r2
 8007a12:	d003      	beq.n	8007a1c <__mcmp+0x28>
 8007a14:	d305      	bcc.n	8007a22 <__mcmp+0x2e>
 8007a16:	2301      	movs	r3, #1
 8007a18:	4618      	mov	r0, r3
 8007a1a:	bd30      	pop	{r4, r5, pc}
 8007a1c:	42a0      	cmp	r0, r4
 8007a1e:	d3f3      	bcc.n	8007a08 <__mcmp+0x14>
 8007a20:	e7fa      	b.n	8007a18 <__mcmp+0x24>
 8007a22:	f04f 33ff 	mov.w	r3, #4294967295
 8007a26:	e7f7      	b.n	8007a18 <__mcmp+0x24>

08007a28 <__mdiff>:
 8007a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a2c:	460d      	mov	r5, r1
 8007a2e:	4607      	mov	r7, r0
 8007a30:	4611      	mov	r1, r2
 8007a32:	4628      	mov	r0, r5
 8007a34:	4614      	mov	r4, r2
 8007a36:	f7ff ffdd 	bl	80079f4 <__mcmp>
 8007a3a:	1e06      	subs	r6, r0, #0
 8007a3c:	d108      	bne.n	8007a50 <__mdiff+0x28>
 8007a3e:	4631      	mov	r1, r6
 8007a40:	4638      	mov	r0, r7
 8007a42:	f7ff fd84 	bl	800754e <_Balloc>
 8007a46:	2301      	movs	r3, #1
 8007a48:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007a4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a50:	bfa4      	itt	ge
 8007a52:	4623      	movge	r3, r4
 8007a54:	462c      	movge	r4, r5
 8007a56:	4638      	mov	r0, r7
 8007a58:	6861      	ldr	r1, [r4, #4]
 8007a5a:	bfa6      	itte	ge
 8007a5c:	461d      	movge	r5, r3
 8007a5e:	2600      	movge	r6, #0
 8007a60:	2601      	movlt	r6, #1
 8007a62:	f7ff fd74 	bl	800754e <_Balloc>
 8007a66:	692b      	ldr	r3, [r5, #16]
 8007a68:	60c6      	str	r6, [r0, #12]
 8007a6a:	6926      	ldr	r6, [r4, #16]
 8007a6c:	f105 0914 	add.w	r9, r5, #20
 8007a70:	f104 0214 	add.w	r2, r4, #20
 8007a74:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007a78:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007a7c:	f100 0514 	add.w	r5, r0, #20
 8007a80:	f04f 0e00 	mov.w	lr, #0
 8007a84:	f852 ab04 	ldr.w	sl, [r2], #4
 8007a88:	f859 4b04 	ldr.w	r4, [r9], #4
 8007a8c:	fa1e f18a 	uxtah	r1, lr, sl
 8007a90:	b2a3      	uxth	r3, r4
 8007a92:	1ac9      	subs	r1, r1, r3
 8007a94:	0c23      	lsrs	r3, r4, #16
 8007a96:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007a9a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007a9e:	b289      	uxth	r1, r1
 8007aa0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007aa4:	45c8      	cmp	r8, r9
 8007aa6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007aaa:	4694      	mov	ip, r2
 8007aac:	f845 3b04 	str.w	r3, [r5], #4
 8007ab0:	d8e8      	bhi.n	8007a84 <__mdiff+0x5c>
 8007ab2:	45bc      	cmp	ip, r7
 8007ab4:	d304      	bcc.n	8007ac0 <__mdiff+0x98>
 8007ab6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007aba:	b183      	cbz	r3, 8007ade <__mdiff+0xb6>
 8007abc:	6106      	str	r6, [r0, #16]
 8007abe:	e7c5      	b.n	8007a4c <__mdiff+0x24>
 8007ac0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007ac4:	fa1e f381 	uxtah	r3, lr, r1
 8007ac8:	141a      	asrs	r2, r3, #16
 8007aca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ad4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007ad8:	f845 3b04 	str.w	r3, [r5], #4
 8007adc:	e7e9      	b.n	8007ab2 <__mdiff+0x8a>
 8007ade:	3e01      	subs	r6, #1
 8007ae0:	e7e9      	b.n	8007ab6 <__mdiff+0x8e>
	...

08007ae4 <__ulp>:
 8007ae4:	4b12      	ldr	r3, [pc, #72]	; (8007b30 <__ulp+0x4c>)
 8007ae6:	ee10 2a90 	vmov	r2, s1
 8007aea:	401a      	ands	r2, r3
 8007aec:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	dd04      	ble.n	8007afe <__ulp+0x1a>
 8007af4:	2000      	movs	r0, #0
 8007af6:	4619      	mov	r1, r3
 8007af8:	ec41 0b10 	vmov	d0, r0, r1
 8007afc:	4770      	bx	lr
 8007afe:	425b      	negs	r3, r3
 8007b00:	151b      	asrs	r3, r3, #20
 8007b02:	2b13      	cmp	r3, #19
 8007b04:	f04f 0000 	mov.w	r0, #0
 8007b08:	f04f 0100 	mov.w	r1, #0
 8007b0c:	dc04      	bgt.n	8007b18 <__ulp+0x34>
 8007b0e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007b12:	fa42 f103 	asr.w	r1, r2, r3
 8007b16:	e7ef      	b.n	8007af8 <__ulp+0x14>
 8007b18:	3b14      	subs	r3, #20
 8007b1a:	2b1e      	cmp	r3, #30
 8007b1c:	f04f 0201 	mov.w	r2, #1
 8007b20:	bfda      	itte	le
 8007b22:	f1c3 031f 	rsble	r3, r3, #31
 8007b26:	fa02 f303 	lslle.w	r3, r2, r3
 8007b2a:	4613      	movgt	r3, r2
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	e7e3      	b.n	8007af8 <__ulp+0x14>
 8007b30:	7ff00000 	.word	0x7ff00000

08007b34 <__b2d>:
 8007b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b36:	6905      	ldr	r5, [r0, #16]
 8007b38:	f100 0714 	add.w	r7, r0, #20
 8007b3c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007b40:	1f2e      	subs	r6, r5, #4
 8007b42:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007b46:	4620      	mov	r0, r4
 8007b48:	f7ff fdc5 	bl	80076d6 <__hi0bits>
 8007b4c:	f1c0 0320 	rsb	r3, r0, #32
 8007b50:	280a      	cmp	r0, #10
 8007b52:	600b      	str	r3, [r1, #0]
 8007b54:	f8df c074 	ldr.w	ip, [pc, #116]	; 8007bcc <__b2d+0x98>
 8007b58:	dc14      	bgt.n	8007b84 <__b2d+0x50>
 8007b5a:	f1c0 0e0b 	rsb	lr, r0, #11
 8007b5e:	fa24 f10e 	lsr.w	r1, r4, lr
 8007b62:	42b7      	cmp	r7, r6
 8007b64:	ea41 030c 	orr.w	r3, r1, ip
 8007b68:	bf34      	ite	cc
 8007b6a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007b6e:	2100      	movcs	r1, #0
 8007b70:	3015      	adds	r0, #21
 8007b72:	fa04 f000 	lsl.w	r0, r4, r0
 8007b76:	fa21 f10e 	lsr.w	r1, r1, lr
 8007b7a:	ea40 0201 	orr.w	r2, r0, r1
 8007b7e:	ec43 2b10 	vmov	d0, r2, r3
 8007b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b84:	42b7      	cmp	r7, r6
 8007b86:	bf3a      	itte	cc
 8007b88:	f1a5 0608 	subcc.w	r6, r5, #8
 8007b8c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007b90:	2100      	movcs	r1, #0
 8007b92:	380b      	subs	r0, #11
 8007b94:	d015      	beq.n	8007bc2 <__b2d+0x8e>
 8007b96:	4084      	lsls	r4, r0
 8007b98:	f1c0 0520 	rsb	r5, r0, #32
 8007b9c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8007ba0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8007ba4:	42be      	cmp	r6, r7
 8007ba6:	fa21 fc05 	lsr.w	ip, r1, r5
 8007baa:	ea44 030c 	orr.w	r3, r4, ip
 8007bae:	bf8c      	ite	hi
 8007bb0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007bb4:	2400      	movls	r4, #0
 8007bb6:	fa01 f000 	lsl.w	r0, r1, r0
 8007bba:	40ec      	lsrs	r4, r5
 8007bbc:	ea40 0204 	orr.w	r2, r0, r4
 8007bc0:	e7dd      	b.n	8007b7e <__b2d+0x4a>
 8007bc2:	ea44 030c 	orr.w	r3, r4, ip
 8007bc6:	460a      	mov	r2, r1
 8007bc8:	e7d9      	b.n	8007b7e <__b2d+0x4a>
 8007bca:	bf00      	nop
 8007bcc:	3ff00000 	.word	0x3ff00000

08007bd0 <__d2b>:
 8007bd0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bd4:	460e      	mov	r6, r1
 8007bd6:	2101      	movs	r1, #1
 8007bd8:	ec59 8b10 	vmov	r8, r9, d0
 8007bdc:	4615      	mov	r5, r2
 8007bde:	f7ff fcb6 	bl	800754e <_Balloc>
 8007be2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007be6:	4607      	mov	r7, r0
 8007be8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bec:	bb34      	cbnz	r4, 8007c3c <__d2b+0x6c>
 8007bee:	9301      	str	r3, [sp, #4]
 8007bf0:	f1b8 0300 	subs.w	r3, r8, #0
 8007bf4:	d027      	beq.n	8007c46 <__d2b+0x76>
 8007bf6:	a802      	add	r0, sp, #8
 8007bf8:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007bfc:	f7ff fd8a 	bl	8007714 <__lo0bits>
 8007c00:	9900      	ldr	r1, [sp, #0]
 8007c02:	b1f0      	cbz	r0, 8007c42 <__d2b+0x72>
 8007c04:	9a01      	ldr	r2, [sp, #4]
 8007c06:	f1c0 0320 	rsb	r3, r0, #32
 8007c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c0e:	430b      	orrs	r3, r1
 8007c10:	40c2      	lsrs	r2, r0
 8007c12:	617b      	str	r3, [r7, #20]
 8007c14:	9201      	str	r2, [sp, #4]
 8007c16:	9b01      	ldr	r3, [sp, #4]
 8007c18:	61bb      	str	r3, [r7, #24]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	bf14      	ite	ne
 8007c1e:	2102      	movne	r1, #2
 8007c20:	2101      	moveq	r1, #1
 8007c22:	6139      	str	r1, [r7, #16]
 8007c24:	b1c4      	cbz	r4, 8007c58 <__d2b+0x88>
 8007c26:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007c2a:	4404      	add	r4, r0
 8007c2c:	6034      	str	r4, [r6, #0]
 8007c2e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007c32:	6028      	str	r0, [r5, #0]
 8007c34:	4638      	mov	r0, r7
 8007c36:	b003      	add	sp, #12
 8007c38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c40:	e7d5      	b.n	8007bee <__d2b+0x1e>
 8007c42:	6179      	str	r1, [r7, #20]
 8007c44:	e7e7      	b.n	8007c16 <__d2b+0x46>
 8007c46:	a801      	add	r0, sp, #4
 8007c48:	f7ff fd64 	bl	8007714 <__lo0bits>
 8007c4c:	9b01      	ldr	r3, [sp, #4]
 8007c4e:	617b      	str	r3, [r7, #20]
 8007c50:	2101      	movs	r1, #1
 8007c52:	6139      	str	r1, [r7, #16]
 8007c54:	3020      	adds	r0, #32
 8007c56:	e7e5      	b.n	8007c24 <__d2b+0x54>
 8007c58:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007c5c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007c60:	6030      	str	r0, [r6, #0]
 8007c62:	6918      	ldr	r0, [r3, #16]
 8007c64:	f7ff fd37 	bl	80076d6 <__hi0bits>
 8007c68:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007c6c:	e7e1      	b.n	8007c32 <__d2b+0x62>

08007c6e <__ratio>:
 8007c6e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c72:	4688      	mov	r8, r1
 8007c74:	4669      	mov	r1, sp
 8007c76:	4681      	mov	r9, r0
 8007c78:	f7ff ff5c 	bl	8007b34 <__b2d>
 8007c7c:	a901      	add	r1, sp, #4
 8007c7e:	4640      	mov	r0, r8
 8007c80:	ec57 6b10 	vmov	r6, r7, d0
 8007c84:	f7ff ff56 	bl	8007b34 <__b2d>
 8007c88:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c8c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007c90:	eba3 0c02 	sub.w	ip, r3, r2
 8007c94:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007c98:	1a9b      	subs	r3, r3, r2
 8007c9a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007c9e:	ec5b ab10 	vmov	sl, fp, d0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	bfce      	itee	gt
 8007ca6:	463a      	movgt	r2, r7
 8007ca8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007cac:	465a      	movle	r2, fp
 8007cae:	4659      	mov	r1, fp
 8007cb0:	463d      	mov	r5, r7
 8007cb2:	bfd4      	ite	le
 8007cb4:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8007cb8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8007cbc:	4630      	mov	r0, r6
 8007cbe:	ee10 2a10 	vmov	r2, s0
 8007cc2:	460b      	mov	r3, r1
 8007cc4:	4629      	mov	r1, r5
 8007cc6:	f7f8 fdc1 	bl	800084c <__aeabi_ddiv>
 8007cca:	ec41 0b10 	vmov	d0, r0, r1
 8007cce:	b003      	add	sp, #12
 8007cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007cd4 <__copybits>:
 8007cd4:	3901      	subs	r1, #1
 8007cd6:	b510      	push	{r4, lr}
 8007cd8:	1149      	asrs	r1, r1, #5
 8007cda:	6914      	ldr	r4, [r2, #16]
 8007cdc:	3101      	adds	r1, #1
 8007cde:	f102 0314 	add.w	r3, r2, #20
 8007ce2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007ce6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007cea:	42a3      	cmp	r3, r4
 8007cec:	4602      	mov	r2, r0
 8007cee:	d303      	bcc.n	8007cf8 <__copybits+0x24>
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	428a      	cmp	r2, r1
 8007cf4:	d305      	bcc.n	8007d02 <__copybits+0x2e>
 8007cf6:	bd10      	pop	{r4, pc}
 8007cf8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cfc:	f840 2b04 	str.w	r2, [r0], #4
 8007d00:	e7f3      	b.n	8007cea <__copybits+0x16>
 8007d02:	f842 3b04 	str.w	r3, [r2], #4
 8007d06:	e7f4      	b.n	8007cf2 <__copybits+0x1e>

08007d08 <__any_on>:
 8007d08:	f100 0214 	add.w	r2, r0, #20
 8007d0c:	6900      	ldr	r0, [r0, #16]
 8007d0e:	114b      	asrs	r3, r1, #5
 8007d10:	4298      	cmp	r0, r3
 8007d12:	b510      	push	{r4, lr}
 8007d14:	db11      	blt.n	8007d3a <__any_on+0x32>
 8007d16:	dd0a      	ble.n	8007d2e <__any_on+0x26>
 8007d18:	f011 011f 	ands.w	r1, r1, #31
 8007d1c:	d007      	beq.n	8007d2e <__any_on+0x26>
 8007d1e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007d22:	fa24 f001 	lsr.w	r0, r4, r1
 8007d26:	fa00 f101 	lsl.w	r1, r0, r1
 8007d2a:	428c      	cmp	r4, r1
 8007d2c:	d10b      	bne.n	8007d46 <__any_on+0x3e>
 8007d2e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d803      	bhi.n	8007d3e <__any_on+0x36>
 8007d36:	2000      	movs	r0, #0
 8007d38:	bd10      	pop	{r4, pc}
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	e7f7      	b.n	8007d2e <__any_on+0x26>
 8007d3e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d42:	2900      	cmp	r1, #0
 8007d44:	d0f5      	beq.n	8007d32 <__any_on+0x2a>
 8007d46:	2001      	movs	r0, #1
 8007d48:	e7f6      	b.n	8007d38 <__any_on+0x30>

08007d4a <_calloc_r>:
 8007d4a:	b538      	push	{r3, r4, r5, lr}
 8007d4c:	fb02 f401 	mul.w	r4, r2, r1
 8007d50:	4621      	mov	r1, r4
 8007d52:	f000 f857 	bl	8007e04 <_malloc_r>
 8007d56:	4605      	mov	r5, r0
 8007d58:	b118      	cbz	r0, 8007d62 <_calloc_r+0x18>
 8007d5a:	4622      	mov	r2, r4
 8007d5c:	2100      	movs	r1, #0
 8007d5e:	f7fc fd03 	bl	8004768 <memset>
 8007d62:	4628      	mov	r0, r5
 8007d64:	bd38      	pop	{r3, r4, r5, pc}
	...

08007d68 <_free_r>:
 8007d68:	b538      	push	{r3, r4, r5, lr}
 8007d6a:	4605      	mov	r5, r0
 8007d6c:	2900      	cmp	r1, #0
 8007d6e:	d045      	beq.n	8007dfc <_free_r+0x94>
 8007d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d74:	1f0c      	subs	r4, r1, #4
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	bfb8      	it	lt
 8007d7a:	18e4      	addlt	r4, r4, r3
 8007d7c:	f000 fa36 	bl	80081ec <__malloc_lock>
 8007d80:	4a1f      	ldr	r2, [pc, #124]	; (8007e00 <_free_r+0x98>)
 8007d82:	6813      	ldr	r3, [r2, #0]
 8007d84:	4610      	mov	r0, r2
 8007d86:	b933      	cbnz	r3, 8007d96 <_free_r+0x2e>
 8007d88:	6063      	str	r3, [r4, #4]
 8007d8a:	6014      	str	r4, [r2, #0]
 8007d8c:	4628      	mov	r0, r5
 8007d8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d92:	f000 ba2c 	b.w	80081ee <__malloc_unlock>
 8007d96:	42a3      	cmp	r3, r4
 8007d98:	d90c      	bls.n	8007db4 <_free_r+0x4c>
 8007d9a:	6821      	ldr	r1, [r4, #0]
 8007d9c:	1862      	adds	r2, r4, r1
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	bf04      	itt	eq
 8007da2:	681a      	ldreq	r2, [r3, #0]
 8007da4:	685b      	ldreq	r3, [r3, #4]
 8007da6:	6063      	str	r3, [r4, #4]
 8007da8:	bf04      	itt	eq
 8007daa:	1852      	addeq	r2, r2, r1
 8007dac:	6022      	streq	r2, [r4, #0]
 8007dae:	6004      	str	r4, [r0, #0]
 8007db0:	e7ec      	b.n	8007d8c <_free_r+0x24>
 8007db2:	4613      	mov	r3, r2
 8007db4:	685a      	ldr	r2, [r3, #4]
 8007db6:	b10a      	cbz	r2, 8007dbc <_free_r+0x54>
 8007db8:	42a2      	cmp	r2, r4
 8007dba:	d9fa      	bls.n	8007db2 <_free_r+0x4a>
 8007dbc:	6819      	ldr	r1, [r3, #0]
 8007dbe:	1858      	adds	r0, r3, r1
 8007dc0:	42a0      	cmp	r0, r4
 8007dc2:	d10b      	bne.n	8007ddc <_free_r+0x74>
 8007dc4:	6820      	ldr	r0, [r4, #0]
 8007dc6:	4401      	add	r1, r0
 8007dc8:	1858      	adds	r0, r3, r1
 8007dca:	4282      	cmp	r2, r0
 8007dcc:	6019      	str	r1, [r3, #0]
 8007dce:	d1dd      	bne.n	8007d8c <_free_r+0x24>
 8007dd0:	6810      	ldr	r0, [r2, #0]
 8007dd2:	6852      	ldr	r2, [r2, #4]
 8007dd4:	605a      	str	r2, [r3, #4]
 8007dd6:	4401      	add	r1, r0
 8007dd8:	6019      	str	r1, [r3, #0]
 8007dda:	e7d7      	b.n	8007d8c <_free_r+0x24>
 8007ddc:	d902      	bls.n	8007de4 <_free_r+0x7c>
 8007dde:	230c      	movs	r3, #12
 8007de0:	602b      	str	r3, [r5, #0]
 8007de2:	e7d3      	b.n	8007d8c <_free_r+0x24>
 8007de4:	6820      	ldr	r0, [r4, #0]
 8007de6:	1821      	adds	r1, r4, r0
 8007de8:	428a      	cmp	r2, r1
 8007dea:	bf04      	itt	eq
 8007dec:	6811      	ldreq	r1, [r2, #0]
 8007dee:	6852      	ldreq	r2, [r2, #4]
 8007df0:	6062      	str	r2, [r4, #4]
 8007df2:	bf04      	itt	eq
 8007df4:	1809      	addeq	r1, r1, r0
 8007df6:	6021      	streq	r1, [r4, #0]
 8007df8:	605c      	str	r4, [r3, #4]
 8007dfa:	e7c7      	b.n	8007d8c <_free_r+0x24>
 8007dfc:	bd38      	pop	{r3, r4, r5, pc}
 8007dfe:	bf00      	nop
 8007e00:	20000220 	.word	0x20000220

08007e04 <_malloc_r>:
 8007e04:	b570      	push	{r4, r5, r6, lr}
 8007e06:	1ccd      	adds	r5, r1, #3
 8007e08:	f025 0503 	bic.w	r5, r5, #3
 8007e0c:	3508      	adds	r5, #8
 8007e0e:	2d0c      	cmp	r5, #12
 8007e10:	bf38      	it	cc
 8007e12:	250c      	movcc	r5, #12
 8007e14:	2d00      	cmp	r5, #0
 8007e16:	4606      	mov	r6, r0
 8007e18:	db01      	blt.n	8007e1e <_malloc_r+0x1a>
 8007e1a:	42a9      	cmp	r1, r5
 8007e1c:	d903      	bls.n	8007e26 <_malloc_r+0x22>
 8007e1e:	230c      	movs	r3, #12
 8007e20:	6033      	str	r3, [r6, #0]
 8007e22:	2000      	movs	r0, #0
 8007e24:	bd70      	pop	{r4, r5, r6, pc}
 8007e26:	f000 f9e1 	bl	80081ec <__malloc_lock>
 8007e2a:	4a21      	ldr	r2, [pc, #132]	; (8007eb0 <_malloc_r+0xac>)
 8007e2c:	6814      	ldr	r4, [r2, #0]
 8007e2e:	4621      	mov	r1, r4
 8007e30:	b991      	cbnz	r1, 8007e58 <_malloc_r+0x54>
 8007e32:	4c20      	ldr	r4, [pc, #128]	; (8007eb4 <_malloc_r+0xb0>)
 8007e34:	6823      	ldr	r3, [r4, #0]
 8007e36:	b91b      	cbnz	r3, 8007e40 <_malloc_r+0x3c>
 8007e38:	4630      	mov	r0, r6
 8007e3a:	f000 f98f 	bl	800815c <_sbrk_r>
 8007e3e:	6020      	str	r0, [r4, #0]
 8007e40:	4629      	mov	r1, r5
 8007e42:	4630      	mov	r0, r6
 8007e44:	f000 f98a 	bl	800815c <_sbrk_r>
 8007e48:	1c43      	adds	r3, r0, #1
 8007e4a:	d124      	bne.n	8007e96 <_malloc_r+0x92>
 8007e4c:	230c      	movs	r3, #12
 8007e4e:	6033      	str	r3, [r6, #0]
 8007e50:	4630      	mov	r0, r6
 8007e52:	f000 f9cc 	bl	80081ee <__malloc_unlock>
 8007e56:	e7e4      	b.n	8007e22 <_malloc_r+0x1e>
 8007e58:	680b      	ldr	r3, [r1, #0]
 8007e5a:	1b5b      	subs	r3, r3, r5
 8007e5c:	d418      	bmi.n	8007e90 <_malloc_r+0x8c>
 8007e5e:	2b0b      	cmp	r3, #11
 8007e60:	d90f      	bls.n	8007e82 <_malloc_r+0x7e>
 8007e62:	600b      	str	r3, [r1, #0]
 8007e64:	50cd      	str	r5, [r1, r3]
 8007e66:	18cc      	adds	r4, r1, r3
 8007e68:	4630      	mov	r0, r6
 8007e6a:	f000 f9c0 	bl	80081ee <__malloc_unlock>
 8007e6e:	f104 000b 	add.w	r0, r4, #11
 8007e72:	1d23      	adds	r3, r4, #4
 8007e74:	f020 0007 	bic.w	r0, r0, #7
 8007e78:	1ac3      	subs	r3, r0, r3
 8007e7a:	d0d3      	beq.n	8007e24 <_malloc_r+0x20>
 8007e7c:	425a      	negs	r2, r3
 8007e7e:	50e2      	str	r2, [r4, r3]
 8007e80:	e7d0      	b.n	8007e24 <_malloc_r+0x20>
 8007e82:	428c      	cmp	r4, r1
 8007e84:	684b      	ldr	r3, [r1, #4]
 8007e86:	bf16      	itet	ne
 8007e88:	6063      	strne	r3, [r4, #4]
 8007e8a:	6013      	streq	r3, [r2, #0]
 8007e8c:	460c      	movne	r4, r1
 8007e8e:	e7eb      	b.n	8007e68 <_malloc_r+0x64>
 8007e90:	460c      	mov	r4, r1
 8007e92:	6849      	ldr	r1, [r1, #4]
 8007e94:	e7cc      	b.n	8007e30 <_malloc_r+0x2c>
 8007e96:	1cc4      	adds	r4, r0, #3
 8007e98:	f024 0403 	bic.w	r4, r4, #3
 8007e9c:	42a0      	cmp	r0, r4
 8007e9e:	d005      	beq.n	8007eac <_malloc_r+0xa8>
 8007ea0:	1a21      	subs	r1, r4, r0
 8007ea2:	4630      	mov	r0, r6
 8007ea4:	f000 f95a 	bl	800815c <_sbrk_r>
 8007ea8:	3001      	adds	r0, #1
 8007eaa:	d0cf      	beq.n	8007e4c <_malloc_r+0x48>
 8007eac:	6025      	str	r5, [r4, #0]
 8007eae:	e7db      	b.n	8007e68 <_malloc_r+0x64>
 8007eb0:	20000220 	.word	0x20000220
 8007eb4:	20000224 	.word	0x20000224

08007eb8 <__ssputs_r>:
 8007eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ebc:	688e      	ldr	r6, [r1, #8]
 8007ebe:	429e      	cmp	r6, r3
 8007ec0:	4682      	mov	sl, r0
 8007ec2:	460c      	mov	r4, r1
 8007ec4:	4690      	mov	r8, r2
 8007ec6:	4699      	mov	r9, r3
 8007ec8:	d837      	bhi.n	8007f3a <__ssputs_r+0x82>
 8007eca:	898a      	ldrh	r2, [r1, #12]
 8007ecc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007ed0:	d031      	beq.n	8007f36 <__ssputs_r+0x7e>
 8007ed2:	6825      	ldr	r5, [r4, #0]
 8007ed4:	6909      	ldr	r1, [r1, #16]
 8007ed6:	1a6f      	subs	r7, r5, r1
 8007ed8:	6965      	ldr	r5, [r4, #20]
 8007eda:	2302      	movs	r3, #2
 8007edc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ee0:	fb95 f5f3 	sdiv	r5, r5, r3
 8007ee4:	f109 0301 	add.w	r3, r9, #1
 8007ee8:	443b      	add	r3, r7
 8007eea:	429d      	cmp	r5, r3
 8007eec:	bf38      	it	cc
 8007eee:	461d      	movcc	r5, r3
 8007ef0:	0553      	lsls	r3, r2, #21
 8007ef2:	d530      	bpl.n	8007f56 <__ssputs_r+0x9e>
 8007ef4:	4629      	mov	r1, r5
 8007ef6:	f7ff ff85 	bl	8007e04 <_malloc_r>
 8007efa:	4606      	mov	r6, r0
 8007efc:	b950      	cbnz	r0, 8007f14 <__ssputs_r+0x5c>
 8007efe:	230c      	movs	r3, #12
 8007f00:	f8ca 3000 	str.w	r3, [sl]
 8007f04:	89a3      	ldrh	r3, [r4, #12]
 8007f06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f0a:	81a3      	strh	r3, [r4, #12]
 8007f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f14:	463a      	mov	r2, r7
 8007f16:	6921      	ldr	r1, [r4, #16]
 8007f18:	f7ff fb0e 	bl	8007538 <memcpy>
 8007f1c:	89a3      	ldrh	r3, [r4, #12]
 8007f1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007f22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f26:	81a3      	strh	r3, [r4, #12]
 8007f28:	6126      	str	r6, [r4, #16]
 8007f2a:	6165      	str	r5, [r4, #20]
 8007f2c:	443e      	add	r6, r7
 8007f2e:	1bed      	subs	r5, r5, r7
 8007f30:	6026      	str	r6, [r4, #0]
 8007f32:	60a5      	str	r5, [r4, #8]
 8007f34:	464e      	mov	r6, r9
 8007f36:	454e      	cmp	r6, r9
 8007f38:	d900      	bls.n	8007f3c <__ssputs_r+0x84>
 8007f3a:	464e      	mov	r6, r9
 8007f3c:	4632      	mov	r2, r6
 8007f3e:	4641      	mov	r1, r8
 8007f40:	6820      	ldr	r0, [r4, #0]
 8007f42:	f000 f93a 	bl	80081ba <memmove>
 8007f46:	68a3      	ldr	r3, [r4, #8]
 8007f48:	1b9b      	subs	r3, r3, r6
 8007f4a:	60a3      	str	r3, [r4, #8]
 8007f4c:	6823      	ldr	r3, [r4, #0]
 8007f4e:	441e      	add	r6, r3
 8007f50:	6026      	str	r6, [r4, #0]
 8007f52:	2000      	movs	r0, #0
 8007f54:	e7dc      	b.n	8007f10 <__ssputs_r+0x58>
 8007f56:	462a      	mov	r2, r5
 8007f58:	f000 f94a 	bl	80081f0 <_realloc_r>
 8007f5c:	4606      	mov	r6, r0
 8007f5e:	2800      	cmp	r0, #0
 8007f60:	d1e2      	bne.n	8007f28 <__ssputs_r+0x70>
 8007f62:	6921      	ldr	r1, [r4, #16]
 8007f64:	4650      	mov	r0, sl
 8007f66:	f7ff feff 	bl	8007d68 <_free_r>
 8007f6a:	e7c8      	b.n	8007efe <__ssputs_r+0x46>

08007f6c <_svfiprintf_r>:
 8007f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f70:	461d      	mov	r5, r3
 8007f72:	898b      	ldrh	r3, [r1, #12]
 8007f74:	061f      	lsls	r7, r3, #24
 8007f76:	b09d      	sub	sp, #116	; 0x74
 8007f78:	4680      	mov	r8, r0
 8007f7a:	460c      	mov	r4, r1
 8007f7c:	4616      	mov	r6, r2
 8007f7e:	d50f      	bpl.n	8007fa0 <_svfiprintf_r+0x34>
 8007f80:	690b      	ldr	r3, [r1, #16]
 8007f82:	b96b      	cbnz	r3, 8007fa0 <_svfiprintf_r+0x34>
 8007f84:	2140      	movs	r1, #64	; 0x40
 8007f86:	f7ff ff3d 	bl	8007e04 <_malloc_r>
 8007f8a:	6020      	str	r0, [r4, #0]
 8007f8c:	6120      	str	r0, [r4, #16]
 8007f8e:	b928      	cbnz	r0, 8007f9c <_svfiprintf_r+0x30>
 8007f90:	230c      	movs	r3, #12
 8007f92:	f8c8 3000 	str.w	r3, [r8]
 8007f96:	f04f 30ff 	mov.w	r0, #4294967295
 8007f9a:	e0c8      	b.n	800812e <_svfiprintf_r+0x1c2>
 8007f9c:	2340      	movs	r3, #64	; 0x40
 8007f9e:	6163      	str	r3, [r4, #20]
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	9309      	str	r3, [sp, #36]	; 0x24
 8007fa4:	2320      	movs	r3, #32
 8007fa6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007faa:	2330      	movs	r3, #48	; 0x30
 8007fac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007fb0:	9503      	str	r5, [sp, #12]
 8007fb2:	f04f 0b01 	mov.w	fp, #1
 8007fb6:	4637      	mov	r7, r6
 8007fb8:	463d      	mov	r5, r7
 8007fba:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007fbe:	b10b      	cbz	r3, 8007fc4 <_svfiprintf_r+0x58>
 8007fc0:	2b25      	cmp	r3, #37	; 0x25
 8007fc2:	d13e      	bne.n	8008042 <_svfiprintf_r+0xd6>
 8007fc4:	ebb7 0a06 	subs.w	sl, r7, r6
 8007fc8:	d00b      	beq.n	8007fe2 <_svfiprintf_r+0x76>
 8007fca:	4653      	mov	r3, sl
 8007fcc:	4632      	mov	r2, r6
 8007fce:	4621      	mov	r1, r4
 8007fd0:	4640      	mov	r0, r8
 8007fd2:	f7ff ff71 	bl	8007eb8 <__ssputs_r>
 8007fd6:	3001      	adds	r0, #1
 8007fd8:	f000 80a4 	beq.w	8008124 <_svfiprintf_r+0x1b8>
 8007fdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fde:	4453      	add	r3, sl
 8007fe0:	9309      	str	r3, [sp, #36]	; 0x24
 8007fe2:	783b      	ldrb	r3, [r7, #0]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	f000 809d 	beq.w	8008124 <_svfiprintf_r+0x1b8>
 8007fea:	2300      	movs	r3, #0
 8007fec:	f04f 32ff 	mov.w	r2, #4294967295
 8007ff0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ff4:	9304      	str	r3, [sp, #16]
 8007ff6:	9307      	str	r3, [sp, #28]
 8007ff8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ffc:	931a      	str	r3, [sp, #104]	; 0x68
 8007ffe:	462f      	mov	r7, r5
 8008000:	2205      	movs	r2, #5
 8008002:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008006:	4850      	ldr	r0, [pc, #320]	; (8008148 <_svfiprintf_r+0x1dc>)
 8008008:	f7f8 f8ea 	bl	80001e0 <memchr>
 800800c:	9b04      	ldr	r3, [sp, #16]
 800800e:	b9d0      	cbnz	r0, 8008046 <_svfiprintf_r+0xda>
 8008010:	06d9      	lsls	r1, r3, #27
 8008012:	bf44      	itt	mi
 8008014:	2220      	movmi	r2, #32
 8008016:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800801a:	071a      	lsls	r2, r3, #28
 800801c:	bf44      	itt	mi
 800801e:	222b      	movmi	r2, #43	; 0x2b
 8008020:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008024:	782a      	ldrb	r2, [r5, #0]
 8008026:	2a2a      	cmp	r2, #42	; 0x2a
 8008028:	d015      	beq.n	8008056 <_svfiprintf_r+0xea>
 800802a:	9a07      	ldr	r2, [sp, #28]
 800802c:	462f      	mov	r7, r5
 800802e:	2000      	movs	r0, #0
 8008030:	250a      	movs	r5, #10
 8008032:	4639      	mov	r1, r7
 8008034:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008038:	3b30      	subs	r3, #48	; 0x30
 800803a:	2b09      	cmp	r3, #9
 800803c:	d94d      	bls.n	80080da <_svfiprintf_r+0x16e>
 800803e:	b1b8      	cbz	r0, 8008070 <_svfiprintf_r+0x104>
 8008040:	e00f      	b.n	8008062 <_svfiprintf_r+0xf6>
 8008042:	462f      	mov	r7, r5
 8008044:	e7b8      	b.n	8007fb8 <_svfiprintf_r+0x4c>
 8008046:	4a40      	ldr	r2, [pc, #256]	; (8008148 <_svfiprintf_r+0x1dc>)
 8008048:	1a80      	subs	r0, r0, r2
 800804a:	fa0b f000 	lsl.w	r0, fp, r0
 800804e:	4318      	orrs	r0, r3
 8008050:	9004      	str	r0, [sp, #16]
 8008052:	463d      	mov	r5, r7
 8008054:	e7d3      	b.n	8007ffe <_svfiprintf_r+0x92>
 8008056:	9a03      	ldr	r2, [sp, #12]
 8008058:	1d11      	adds	r1, r2, #4
 800805a:	6812      	ldr	r2, [r2, #0]
 800805c:	9103      	str	r1, [sp, #12]
 800805e:	2a00      	cmp	r2, #0
 8008060:	db01      	blt.n	8008066 <_svfiprintf_r+0xfa>
 8008062:	9207      	str	r2, [sp, #28]
 8008064:	e004      	b.n	8008070 <_svfiprintf_r+0x104>
 8008066:	4252      	negs	r2, r2
 8008068:	f043 0302 	orr.w	r3, r3, #2
 800806c:	9207      	str	r2, [sp, #28]
 800806e:	9304      	str	r3, [sp, #16]
 8008070:	783b      	ldrb	r3, [r7, #0]
 8008072:	2b2e      	cmp	r3, #46	; 0x2e
 8008074:	d10c      	bne.n	8008090 <_svfiprintf_r+0x124>
 8008076:	787b      	ldrb	r3, [r7, #1]
 8008078:	2b2a      	cmp	r3, #42	; 0x2a
 800807a:	d133      	bne.n	80080e4 <_svfiprintf_r+0x178>
 800807c:	9b03      	ldr	r3, [sp, #12]
 800807e:	1d1a      	adds	r2, r3, #4
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	9203      	str	r2, [sp, #12]
 8008084:	2b00      	cmp	r3, #0
 8008086:	bfb8      	it	lt
 8008088:	f04f 33ff 	movlt.w	r3, #4294967295
 800808c:	3702      	adds	r7, #2
 800808e:	9305      	str	r3, [sp, #20]
 8008090:	4d2e      	ldr	r5, [pc, #184]	; (800814c <_svfiprintf_r+0x1e0>)
 8008092:	7839      	ldrb	r1, [r7, #0]
 8008094:	2203      	movs	r2, #3
 8008096:	4628      	mov	r0, r5
 8008098:	f7f8 f8a2 	bl	80001e0 <memchr>
 800809c:	b138      	cbz	r0, 80080ae <_svfiprintf_r+0x142>
 800809e:	2340      	movs	r3, #64	; 0x40
 80080a0:	1b40      	subs	r0, r0, r5
 80080a2:	fa03 f000 	lsl.w	r0, r3, r0
 80080a6:	9b04      	ldr	r3, [sp, #16]
 80080a8:	4303      	orrs	r3, r0
 80080aa:	3701      	adds	r7, #1
 80080ac:	9304      	str	r3, [sp, #16]
 80080ae:	7839      	ldrb	r1, [r7, #0]
 80080b0:	4827      	ldr	r0, [pc, #156]	; (8008150 <_svfiprintf_r+0x1e4>)
 80080b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080b6:	2206      	movs	r2, #6
 80080b8:	1c7e      	adds	r6, r7, #1
 80080ba:	f7f8 f891 	bl	80001e0 <memchr>
 80080be:	2800      	cmp	r0, #0
 80080c0:	d038      	beq.n	8008134 <_svfiprintf_r+0x1c8>
 80080c2:	4b24      	ldr	r3, [pc, #144]	; (8008154 <_svfiprintf_r+0x1e8>)
 80080c4:	bb13      	cbnz	r3, 800810c <_svfiprintf_r+0x1a0>
 80080c6:	9b03      	ldr	r3, [sp, #12]
 80080c8:	3307      	adds	r3, #7
 80080ca:	f023 0307 	bic.w	r3, r3, #7
 80080ce:	3308      	adds	r3, #8
 80080d0:	9303      	str	r3, [sp, #12]
 80080d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080d4:	444b      	add	r3, r9
 80080d6:	9309      	str	r3, [sp, #36]	; 0x24
 80080d8:	e76d      	b.n	8007fb6 <_svfiprintf_r+0x4a>
 80080da:	fb05 3202 	mla	r2, r5, r2, r3
 80080de:	2001      	movs	r0, #1
 80080e0:	460f      	mov	r7, r1
 80080e2:	e7a6      	b.n	8008032 <_svfiprintf_r+0xc6>
 80080e4:	2300      	movs	r3, #0
 80080e6:	3701      	adds	r7, #1
 80080e8:	9305      	str	r3, [sp, #20]
 80080ea:	4619      	mov	r1, r3
 80080ec:	250a      	movs	r5, #10
 80080ee:	4638      	mov	r0, r7
 80080f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080f4:	3a30      	subs	r2, #48	; 0x30
 80080f6:	2a09      	cmp	r2, #9
 80080f8:	d903      	bls.n	8008102 <_svfiprintf_r+0x196>
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d0c8      	beq.n	8008090 <_svfiprintf_r+0x124>
 80080fe:	9105      	str	r1, [sp, #20]
 8008100:	e7c6      	b.n	8008090 <_svfiprintf_r+0x124>
 8008102:	fb05 2101 	mla	r1, r5, r1, r2
 8008106:	2301      	movs	r3, #1
 8008108:	4607      	mov	r7, r0
 800810a:	e7f0      	b.n	80080ee <_svfiprintf_r+0x182>
 800810c:	ab03      	add	r3, sp, #12
 800810e:	9300      	str	r3, [sp, #0]
 8008110:	4622      	mov	r2, r4
 8008112:	4b11      	ldr	r3, [pc, #68]	; (8008158 <_svfiprintf_r+0x1ec>)
 8008114:	a904      	add	r1, sp, #16
 8008116:	4640      	mov	r0, r8
 8008118:	f7fc fbc2 	bl	80048a0 <_printf_float>
 800811c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008120:	4681      	mov	r9, r0
 8008122:	d1d6      	bne.n	80080d2 <_svfiprintf_r+0x166>
 8008124:	89a3      	ldrh	r3, [r4, #12]
 8008126:	065b      	lsls	r3, r3, #25
 8008128:	f53f af35 	bmi.w	8007f96 <_svfiprintf_r+0x2a>
 800812c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800812e:	b01d      	add	sp, #116	; 0x74
 8008130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008134:	ab03      	add	r3, sp, #12
 8008136:	9300      	str	r3, [sp, #0]
 8008138:	4622      	mov	r2, r4
 800813a:	4b07      	ldr	r3, [pc, #28]	; (8008158 <_svfiprintf_r+0x1ec>)
 800813c:	a904      	add	r1, sp, #16
 800813e:	4640      	mov	r0, r8
 8008140:	f7fc fe64 	bl	8004e0c <_printf_i>
 8008144:	e7ea      	b.n	800811c <_svfiprintf_r+0x1b0>
 8008146:	bf00      	nop
 8008148:	0800896c 	.word	0x0800896c
 800814c:	08008972 	.word	0x08008972
 8008150:	08008976 	.word	0x08008976
 8008154:	080048a1 	.word	0x080048a1
 8008158:	08007eb9 	.word	0x08007eb9

0800815c <_sbrk_r>:
 800815c:	b538      	push	{r3, r4, r5, lr}
 800815e:	4c06      	ldr	r4, [pc, #24]	; (8008178 <_sbrk_r+0x1c>)
 8008160:	2300      	movs	r3, #0
 8008162:	4605      	mov	r5, r0
 8008164:	4608      	mov	r0, r1
 8008166:	6023      	str	r3, [r4, #0]
 8008168:	f7fb fec4 	bl	8003ef4 <_sbrk>
 800816c:	1c43      	adds	r3, r0, #1
 800816e:	d102      	bne.n	8008176 <_sbrk_r+0x1a>
 8008170:	6823      	ldr	r3, [r4, #0]
 8008172:	b103      	cbz	r3, 8008176 <_sbrk_r+0x1a>
 8008174:	602b      	str	r3, [r5, #0]
 8008176:	bd38      	pop	{r3, r4, r5, pc}
 8008178:	2000026c 	.word	0x2000026c

0800817c <strncmp>:
 800817c:	b510      	push	{r4, lr}
 800817e:	b16a      	cbz	r2, 800819c <strncmp+0x20>
 8008180:	3901      	subs	r1, #1
 8008182:	1884      	adds	r4, r0, r2
 8008184:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008188:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800818c:	4293      	cmp	r3, r2
 800818e:	d103      	bne.n	8008198 <strncmp+0x1c>
 8008190:	42a0      	cmp	r0, r4
 8008192:	d001      	beq.n	8008198 <strncmp+0x1c>
 8008194:	2b00      	cmp	r3, #0
 8008196:	d1f5      	bne.n	8008184 <strncmp+0x8>
 8008198:	1a98      	subs	r0, r3, r2
 800819a:	bd10      	pop	{r4, pc}
 800819c:	4610      	mov	r0, r2
 800819e:	e7fc      	b.n	800819a <strncmp+0x1e>

080081a0 <__ascii_wctomb>:
 80081a0:	b149      	cbz	r1, 80081b6 <__ascii_wctomb+0x16>
 80081a2:	2aff      	cmp	r2, #255	; 0xff
 80081a4:	bf85      	ittet	hi
 80081a6:	238a      	movhi	r3, #138	; 0x8a
 80081a8:	6003      	strhi	r3, [r0, #0]
 80081aa:	700a      	strbls	r2, [r1, #0]
 80081ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80081b0:	bf98      	it	ls
 80081b2:	2001      	movls	r0, #1
 80081b4:	4770      	bx	lr
 80081b6:	4608      	mov	r0, r1
 80081b8:	4770      	bx	lr

080081ba <memmove>:
 80081ba:	4288      	cmp	r0, r1
 80081bc:	b510      	push	{r4, lr}
 80081be:	eb01 0302 	add.w	r3, r1, r2
 80081c2:	d807      	bhi.n	80081d4 <memmove+0x1a>
 80081c4:	1e42      	subs	r2, r0, #1
 80081c6:	4299      	cmp	r1, r3
 80081c8:	d00a      	beq.n	80081e0 <memmove+0x26>
 80081ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081ce:	f802 4f01 	strb.w	r4, [r2, #1]!
 80081d2:	e7f8      	b.n	80081c6 <memmove+0xc>
 80081d4:	4283      	cmp	r3, r0
 80081d6:	d9f5      	bls.n	80081c4 <memmove+0xa>
 80081d8:	1881      	adds	r1, r0, r2
 80081da:	1ad2      	subs	r2, r2, r3
 80081dc:	42d3      	cmn	r3, r2
 80081de:	d100      	bne.n	80081e2 <memmove+0x28>
 80081e0:	bd10      	pop	{r4, pc}
 80081e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081e6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80081ea:	e7f7      	b.n	80081dc <memmove+0x22>

080081ec <__malloc_lock>:
 80081ec:	4770      	bx	lr

080081ee <__malloc_unlock>:
 80081ee:	4770      	bx	lr

080081f0 <_realloc_r>:
 80081f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081f2:	4607      	mov	r7, r0
 80081f4:	4614      	mov	r4, r2
 80081f6:	460e      	mov	r6, r1
 80081f8:	b921      	cbnz	r1, 8008204 <_realloc_r+0x14>
 80081fa:	4611      	mov	r1, r2
 80081fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008200:	f7ff be00 	b.w	8007e04 <_malloc_r>
 8008204:	b922      	cbnz	r2, 8008210 <_realloc_r+0x20>
 8008206:	f7ff fdaf 	bl	8007d68 <_free_r>
 800820a:	4625      	mov	r5, r4
 800820c:	4628      	mov	r0, r5
 800820e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008210:	f000 f814 	bl	800823c <_malloc_usable_size_r>
 8008214:	42a0      	cmp	r0, r4
 8008216:	d20f      	bcs.n	8008238 <_realloc_r+0x48>
 8008218:	4621      	mov	r1, r4
 800821a:	4638      	mov	r0, r7
 800821c:	f7ff fdf2 	bl	8007e04 <_malloc_r>
 8008220:	4605      	mov	r5, r0
 8008222:	2800      	cmp	r0, #0
 8008224:	d0f2      	beq.n	800820c <_realloc_r+0x1c>
 8008226:	4631      	mov	r1, r6
 8008228:	4622      	mov	r2, r4
 800822a:	f7ff f985 	bl	8007538 <memcpy>
 800822e:	4631      	mov	r1, r6
 8008230:	4638      	mov	r0, r7
 8008232:	f7ff fd99 	bl	8007d68 <_free_r>
 8008236:	e7e9      	b.n	800820c <_realloc_r+0x1c>
 8008238:	4635      	mov	r5, r6
 800823a:	e7e7      	b.n	800820c <_realloc_r+0x1c>

0800823c <_malloc_usable_size_r>:
 800823c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008240:	1f18      	subs	r0, r3, #4
 8008242:	2b00      	cmp	r3, #0
 8008244:	bfbc      	itt	lt
 8008246:	580b      	ldrlt	r3, [r1, r0]
 8008248:	18c0      	addlt	r0, r0, r3
 800824a:	4770      	bx	lr

0800824c <atan2>:
 800824c:	f000 b800 	b.w	8008250 <__ieee754_atan2>

08008250 <__ieee754_atan2>:
 8008250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008254:	ec57 6b11 	vmov	r6, r7, d1
 8008258:	4273      	negs	r3, r6
 800825a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800825e:	4333      	orrs	r3, r6
 8008260:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8008408 <__ieee754_atan2+0x1b8>
 8008264:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008268:	4573      	cmp	r3, lr
 800826a:	ec51 0b10 	vmov	r0, r1, d0
 800826e:	ee11 8a10 	vmov	r8, s2
 8008272:	d80a      	bhi.n	800828a <__ieee754_atan2+0x3a>
 8008274:	4244      	negs	r4, r0
 8008276:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800827a:	4304      	orrs	r4, r0
 800827c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8008280:	4574      	cmp	r4, lr
 8008282:	468c      	mov	ip, r1
 8008284:	ee10 9a10 	vmov	r9, s0
 8008288:	d907      	bls.n	800829a <__ieee754_atan2+0x4a>
 800828a:	4632      	mov	r2, r6
 800828c:	463b      	mov	r3, r7
 800828e:	f7f7 fffd 	bl	800028c <__adddf3>
 8008292:	ec41 0b10 	vmov	d0, r0, r1
 8008296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800829a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800829e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80082a2:	4334      	orrs	r4, r6
 80082a4:	d103      	bne.n	80082ae <__ieee754_atan2+0x5e>
 80082a6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082aa:	f000 b8b1 	b.w	8008410 <atan>
 80082ae:	17bc      	asrs	r4, r7, #30
 80082b0:	f004 0402 	and.w	r4, r4, #2
 80082b4:	ea53 0909 	orrs.w	r9, r3, r9
 80082b8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80082bc:	d107      	bne.n	80082ce <__ieee754_atan2+0x7e>
 80082be:	2c02      	cmp	r4, #2
 80082c0:	d073      	beq.n	80083aa <__ieee754_atan2+0x15a>
 80082c2:	2c03      	cmp	r4, #3
 80082c4:	d1e5      	bne.n	8008292 <__ieee754_atan2+0x42>
 80082c6:	a13e      	add	r1, pc, #248	; (adr r1, 80083c0 <__ieee754_atan2+0x170>)
 80082c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082cc:	e7e1      	b.n	8008292 <__ieee754_atan2+0x42>
 80082ce:	ea52 0808 	orrs.w	r8, r2, r8
 80082d2:	d106      	bne.n	80082e2 <__ieee754_atan2+0x92>
 80082d4:	f1bc 0f00 	cmp.w	ip, #0
 80082d8:	da6b      	bge.n	80083b2 <__ieee754_atan2+0x162>
 80082da:	a13b      	add	r1, pc, #236	; (adr r1, 80083c8 <__ieee754_atan2+0x178>)
 80082dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082e0:	e7d7      	b.n	8008292 <__ieee754_atan2+0x42>
 80082e2:	4572      	cmp	r2, lr
 80082e4:	d120      	bne.n	8008328 <__ieee754_atan2+0xd8>
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d111      	bne.n	800830e <__ieee754_atan2+0xbe>
 80082ea:	2c02      	cmp	r4, #2
 80082ec:	d007      	beq.n	80082fe <__ieee754_atan2+0xae>
 80082ee:	2c03      	cmp	r4, #3
 80082f0:	d009      	beq.n	8008306 <__ieee754_atan2+0xb6>
 80082f2:	2c01      	cmp	r4, #1
 80082f4:	d155      	bne.n	80083a2 <__ieee754_atan2+0x152>
 80082f6:	a136      	add	r1, pc, #216	; (adr r1, 80083d0 <__ieee754_atan2+0x180>)
 80082f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082fc:	e7c9      	b.n	8008292 <__ieee754_atan2+0x42>
 80082fe:	a136      	add	r1, pc, #216	; (adr r1, 80083d8 <__ieee754_atan2+0x188>)
 8008300:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008304:	e7c5      	b.n	8008292 <__ieee754_atan2+0x42>
 8008306:	a136      	add	r1, pc, #216	; (adr r1, 80083e0 <__ieee754_atan2+0x190>)
 8008308:	e9d1 0100 	ldrd	r0, r1, [r1]
 800830c:	e7c1      	b.n	8008292 <__ieee754_atan2+0x42>
 800830e:	2c02      	cmp	r4, #2
 8008310:	d04b      	beq.n	80083aa <__ieee754_atan2+0x15a>
 8008312:	2c03      	cmp	r4, #3
 8008314:	d0d7      	beq.n	80082c6 <__ieee754_atan2+0x76>
 8008316:	2c01      	cmp	r4, #1
 8008318:	f04f 0000 	mov.w	r0, #0
 800831c:	d102      	bne.n	8008324 <__ieee754_atan2+0xd4>
 800831e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8008322:	e7b6      	b.n	8008292 <__ieee754_atan2+0x42>
 8008324:	2100      	movs	r1, #0
 8008326:	e7b4      	b.n	8008292 <__ieee754_atan2+0x42>
 8008328:	4573      	cmp	r3, lr
 800832a:	d0d3      	beq.n	80082d4 <__ieee754_atan2+0x84>
 800832c:	1a9b      	subs	r3, r3, r2
 800832e:	151b      	asrs	r3, r3, #20
 8008330:	2b3c      	cmp	r3, #60	; 0x3c
 8008332:	dc1e      	bgt.n	8008372 <__ieee754_atan2+0x122>
 8008334:	2f00      	cmp	r7, #0
 8008336:	da01      	bge.n	800833c <__ieee754_atan2+0xec>
 8008338:	333c      	adds	r3, #60	; 0x3c
 800833a:	db1e      	blt.n	800837a <__ieee754_atan2+0x12a>
 800833c:	4632      	mov	r2, r6
 800833e:	463b      	mov	r3, r7
 8008340:	f7f8 fa84 	bl	800084c <__aeabi_ddiv>
 8008344:	ec41 0b10 	vmov	d0, r0, r1
 8008348:	f000 fa02 	bl	8008750 <fabs>
 800834c:	f000 f860 	bl	8008410 <atan>
 8008350:	ec51 0b10 	vmov	r0, r1, d0
 8008354:	2c01      	cmp	r4, #1
 8008356:	d013      	beq.n	8008380 <__ieee754_atan2+0x130>
 8008358:	2c02      	cmp	r4, #2
 800835a:	d015      	beq.n	8008388 <__ieee754_atan2+0x138>
 800835c:	2c00      	cmp	r4, #0
 800835e:	d098      	beq.n	8008292 <__ieee754_atan2+0x42>
 8008360:	a321      	add	r3, pc, #132	; (adr r3, 80083e8 <__ieee754_atan2+0x198>)
 8008362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008366:	f7f7 ff8f 	bl	8000288 <__aeabi_dsub>
 800836a:	a321      	add	r3, pc, #132	; (adr r3, 80083f0 <__ieee754_atan2+0x1a0>)
 800836c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008370:	e014      	b.n	800839c <__ieee754_atan2+0x14c>
 8008372:	a121      	add	r1, pc, #132	; (adr r1, 80083f8 <__ieee754_atan2+0x1a8>)
 8008374:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008378:	e7ec      	b.n	8008354 <__ieee754_atan2+0x104>
 800837a:	2000      	movs	r0, #0
 800837c:	2100      	movs	r1, #0
 800837e:	e7e9      	b.n	8008354 <__ieee754_atan2+0x104>
 8008380:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008384:	4619      	mov	r1, r3
 8008386:	e784      	b.n	8008292 <__ieee754_atan2+0x42>
 8008388:	a317      	add	r3, pc, #92	; (adr r3, 80083e8 <__ieee754_atan2+0x198>)
 800838a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800838e:	f7f7 ff7b 	bl	8000288 <__aeabi_dsub>
 8008392:	4602      	mov	r2, r0
 8008394:	460b      	mov	r3, r1
 8008396:	a116      	add	r1, pc, #88	; (adr r1, 80083f0 <__ieee754_atan2+0x1a0>)
 8008398:	e9d1 0100 	ldrd	r0, r1, [r1]
 800839c:	f7f7 ff74 	bl	8000288 <__aeabi_dsub>
 80083a0:	e777      	b.n	8008292 <__ieee754_atan2+0x42>
 80083a2:	a117      	add	r1, pc, #92	; (adr r1, 8008400 <__ieee754_atan2+0x1b0>)
 80083a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083a8:	e773      	b.n	8008292 <__ieee754_atan2+0x42>
 80083aa:	a111      	add	r1, pc, #68	; (adr r1, 80083f0 <__ieee754_atan2+0x1a0>)
 80083ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083b0:	e76f      	b.n	8008292 <__ieee754_atan2+0x42>
 80083b2:	a111      	add	r1, pc, #68	; (adr r1, 80083f8 <__ieee754_atan2+0x1a8>)
 80083b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083b8:	e76b      	b.n	8008292 <__ieee754_atan2+0x42>
 80083ba:	bf00      	nop
 80083bc:	f3af 8000 	nop.w
 80083c0:	54442d18 	.word	0x54442d18
 80083c4:	c00921fb 	.word	0xc00921fb
 80083c8:	54442d18 	.word	0x54442d18
 80083cc:	bff921fb 	.word	0xbff921fb
 80083d0:	54442d18 	.word	0x54442d18
 80083d4:	bfe921fb 	.word	0xbfe921fb
 80083d8:	7f3321d2 	.word	0x7f3321d2
 80083dc:	4002d97c 	.word	0x4002d97c
 80083e0:	7f3321d2 	.word	0x7f3321d2
 80083e4:	c002d97c 	.word	0xc002d97c
 80083e8:	33145c07 	.word	0x33145c07
 80083ec:	3ca1a626 	.word	0x3ca1a626
 80083f0:	54442d18 	.word	0x54442d18
 80083f4:	400921fb 	.word	0x400921fb
 80083f8:	54442d18 	.word	0x54442d18
 80083fc:	3ff921fb 	.word	0x3ff921fb
 8008400:	54442d18 	.word	0x54442d18
 8008404:	3fe921fb 	.word	0x3fe921fb
 8008408:	7ff00000 	.word	0x7ff00000
 800840c:	00000000 	.word	0x00000000

08008410 <atan>:
 8008410:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008414:	ec55 4b10 	vmov	r4, r5, d0
 8008418:	4bc3      	ldr	r3, [pc, #780]	; (8008728 <atan+0x318>)
 800841a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800841e:	429e      	cmp	r6, r3
 8008420:	46ab      	mov	fp, r5
 8008422:	dd18      	ble.n	8008456 <atan+0x46>
 8008424:	4bc1      	ldr	r3, [pc, #772]	; (800872c <atan+0x31c>)
 8008426:	429e      	cmp	r6, r3
 8008428:	dc01      	bgt.n	800842e <atan+0x1e>
 800842a:	d109      	bne.n	8008440 <atan+0x30>
 800842c:	b144      	cbz	r4, 8008440 <atan+0x30>
 800842e:	4622      	mov	r2, r4
 8008430:	462b      	mov	r3, r5
 8008432:	4620      	mov	r0, r4
 8008434:	4629      	mov	r1, r5
 8008436:	f7f7 ff29 	bl	800028c <__adddf3>
 800843a:	4604      	mov	r4, r0
 800843c:	460d      	mov	r5, r1
 800843e:	e006      	b.n	800844e <atan+0x3e>
 8008440:	f1bb 0f00 	cmp.w	fp, #0
 8008444:	f340 8131 	ble.w	80086aa <atan+0x29a>
 8008448:	a59b      	add	r5, pc, #620	; (adr r5, 80086b8 <atan+0x2a8>)
 800844a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800844e:	ec45 4b10 	vmov	d0, r4, r5
 8008452:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008456:	4bb6      	ldr	r3, [pc, #728]	; (8008730 <atan+0x320>)
 8008458:	429e      	cmp	r6, r3
 800845a:	dc14      	bgt.n	8008486 <atan+0x76>
 800845c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8008460:	429e      	cmp	r6, r3
 8008462:	dc0d      	bgt.n	8008480 <atan+0x70>
 8008464:	a396      	add	r3, pc, #600	; (adr r3, 80086c0 <atan+0x2b0>)
 8008466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846a:	ee10 0a10 	vmov	r0, s0
 800846e:	4629      	mov	r1, r5
 8008470:	f7f7 ff0c 	bl	800028c <__adddf3>
 8008474:	2200      	movs	r2, #0
 8008476:	4baf      	ldr	r3, [pc, #700]	; (8008734 <atan+0x324>)
 8008478:	f7f8 fb4e 	bl	8000b18 <__aeabi_dcmpgt>
 800847c:	2800      	cmp	r0, #0
 800847e:	d1e6      	bne.n	800844e <atan+0x3e>
 8008480:	f04f 3aff 	mov.w	sl, #4294967295
 8008484:	e02b      	b.n	80084de <atan+0xce>
 8008486:	f000 f963 	bl	8008750 <fabs>
 800848a:	4bab      	ldr	r3, [pc, #684]	; (8008738 <atan+0x328>)
 800848c:	429e      	cmp	r6, r3
 800848e:	ec55 4b10 	vmov	r4, r5, d0
 8008492:	f300 80bf 	bgt.w	8008614 <atan+0x204>
 8008496:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800849a:	429e      	cmp	r6, r3
 800849c:	f300 80a0 	bgt.w	80085e0 <atan+0x1d0>
 80084a0:	ee10 2a10 	vmov	r2, s0
 80084a4:	ee10 0a10 	vmov	r0, s0
 80084a8:	462b      	mov	r3, r5
 80084aa:	4629      	mov	r1, r5
 80084ac:	f7f7 feee 	bl	800028c <__adddf3>
 80084b0:	2200      	movs	r2, #0
 80084b2:	4ba0      	ldr	r3, [pc, #640]	; (8008734 <atan+0x324>)
 80084b4:	f7f7 fee8 	bl	8000288 <__aeabi_dsub>
 80084b8:	2200      	movs	r2, #0
 80084ba:	4606      	mov	r6, r0
 80084bc:	460f      	mov	r7, r1
 80084be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80084c2:	4620      	mov	r0, r4
 80084c4:	4629      	mov	r1, r5
 80084c6:	f7f7 fee1 	bl	800028c <__adddf3>
 80084ca:	4602      	mov	r2, r0
 80084cc:	460b      	mov	r3, r1
 80084ce:	4630      	mov	r0, r6
 80084d0:	4639      	mov	r1, r7
 80084d2:	f7f8 f9bb 	bl	800084c <__aeabi_ddiv>
 80084d6:	f04f 0a00 	mov.w	sl, #0
 80084da:	4604      	mov	r4, r0
 80084dc:	460d      	mov	r5, r1
 80084de:	4622      	mov	r2, r4
 80084e0:	462b      	mov	r3, r5
 80084e2:	4620      	mov	r0, r4
 80084e4:	4629      	mov	r1, r5
 80084e6:	f7f8 f887 	bl	80005f8 <__aeabi_dmul>
 80084ea:	4602      	mov	r2, r0
 80084ec:	460b      	mov	r3, r1
 80084ee:	4680      	mov	r8, r0
 80084f0:	4689      	mov	r9, r1
 80084f2:	f7f8 f881 	bl	80005f8 <__aeabi_dmul>
 80084f6:	a374      	add	r3, pc, #464	; (adr r3, 80086c8 <atan+0x2b8>)
 80084f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fc:	4606      	mov	r6, r0
 80084fe:	460f      	mov	r7, r1
 8008500:	f7f8 f87a 	bl	80005f8 <__aeabi_dmul>
 8008504:	a372      	add	r3, pc, #456	; (adr r3, 80086d0 <atan+0x2c0>)
 8008506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850a:	f7f7 febf 	bl	800028c <__adddf3>
 800850e:	4632      	mov	r2, r6
 8008510:	463b      	mov	r3, r7
 8008512:	f7f8 f871 	bl	80005f8 <__aeabi_dmul>
 8008516:	a370      	add	r3, pc, #448	; (adr r3, 80086d8 <atan+0x2c8>)
 8008518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851c:	f7f7 feb6 	bl	800028c <__adddf3>
 8008520:	4632      	mov	r2, r6
 8008522:	463b      	mov	r3, r7
 8008524:	f7f8 f868 	bl	80005f8 <__aeabi_dmul>
 8008528:	a36d      	add	r3, pc, #436	; (adr r3, 80086e0 <atan+0x2d0>)
 800852a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800852e:	f7f7 fead 	bl	800028c <__adddf3>
 8008532:	4632      	mov	r2, r6
 8008534:	463b      	mov	r3, r7
 8008536:	f7f8 f85f 	bl	80005f8 <__aeabi_dmul>
 800853a:	a36b      	add	r3, pc, #428	; (adr r3, 80086e8 <atan+0x2d8>)
 800853c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008540:	f7f7 fea4 	bl	800028c <__adddf3>
 8008544:	4632      	mov	r2, r6
 8008546:	463b      	mov	r3, r7
 8008548:	f7f8 f856 	bl	80005f8 <__aeabi_dmul>
 800854c:	a368      	add	r3, pc, #416	; (adr r3, 80086f0 <atan+0x2e0>)
 800854e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008552:	f7f7 fe9b 	bl	800028c <__adddf3>
 8008556:	4642      	mov	r2, r8
 8008558:	464b      	mov	r3, r9
 800855a:	f7f8 f84d 	bl	80005f8 <__aeabi_dmul>
 800855e:	a366      	add	r3, pc, #408	; (adr r3, 80086f8 <atan+0x2e8>)
 8008560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008564:	4680      	mov	r8, r0
 8008566:	4689      	mov	r9, r1
 8008568:	4630      	mov	r0, r6
 800856a:	4639      	mov	r1, r7
 800856c:	f7f8 f844 	bl	80005f8 <__aeabi_dmul>
 8008570:	a363      	add	r3, pc, #396	; (adr r3, 8008700 <atan+0x2f0>)
 8008572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008576:	f7f7 fe87 	bl	8000288 <__aeabi_dsub>
 800857a:	4632      	mov	r2, r6
 800857c:	463b      	mov	r3, r7
 800857e:	f7f8 f83b 	bl	80005f8 <__aeabi_dmul>
 8008582:	a361      	add	r3, pc, #388	; (adr r3, 8008708 <atan+0x2f8>)
 8008584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008588:	f7f7 fe7e 	bl	8000288 <__aeabi_dsub>
 800858c:	4632      	mov	r2, r6
 800858e:	463b      	mov	r3, r7
 8008590:	f7f8 f832 	bl	80005f8 <__aeabi_dmul>
 8008594:	a35e      	add	r3, pc, #376	; (adr r3, 8008710 <atan+0x300>)
 8008596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800859a:	f7f7 fe75 	bl	8000288 <__aeabi_dsub>
 800859e:	4632      	mov	r2, r6
 80085a0:	463b      	mov	r3, r7
 80085a2:	f7f8 f829 	bl	80005f8 <__aeabi_dmul>
 80085a6:	a35c      	add	r3, pc, #368	; (adr r3, 8008718 <atan+0x308>)
 80085a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ac:	f7f7 fe6c 	bl	8000288 <__aeabi_dsub>
 80085b0:	4632      	mov	r2, r6
 80085b2:	463b      	mov	r3, r7
 80085b4:	f7f8 f820 	bl	80005f8 <__aeabi_dmul>
 80085b8:	4602      	mov	r2, r0
 80085ba:	460b      	mov	r3, r1
 80085bc:	4640      	mov	r0, r8
 80085be:	4649      	mov	r1, r9
 80085c0:	f7f7 fe64 	bl	800028c <__adddf3>
 80085c4:	4622      	mov	r2, r4
 80085c6:	462b      	mov	r3, r5
 80085c8:	f7f8 f816 	bl	80005f8 <__aeabi_dmul>
 80085cc:	f1ba 3fff 	cmp.w	sl, #4294967295
 80085d0:	4602      	mov	r2, r0
 80085d2:	460b      	mov	r3, r1
 80085d4:	d14b      	bne.n	800866e <atan+0x25e>
 80085d6:	4620      	mov	r0, r4
 80085d8:	4629      	mov	r1, r5
 80085da:	f7f7 fe55 	bl	8000288 <__aeabi_dsub>
 80085de:	e72c      	b.n	800843a <atan+0x2a>
 80085e0:	ee10 0a10 	vmov	r0, s0
 80085e4:	2200      	movs	r2, #0
 80085e6:	4b53      	ldr	r3, [pc, #332]	; (8008734 <atan+0x324>)
 80085e8:	4629      	mov	r1, r5
 80085ea:	f7f7 fe4d 	bl	8000288 <__aeabi_dsub>
 80085ee:	2200      	movs	r2, #0
 80085f0:	4606      	mov	r6, r0
 80085f2:	460f      	mov	r7, r1
 80085f4:	4b4f      	ldr	r3, [pc, #316]	; (8008734 <atan+0x324>)
 80085f6:	4620      	mov	r0, r4
 80085f8:	4629      	mov	r1, r5
 80085fa:	f7f7 fe47 	bl	800028c <__adddf3>
 80085fe:	4602      	mov	r2, r0
 8008600:	460b      	mov	r3, r1
 8008602:	4630      	mov	r0, r6
 8008604:	4639      	mov	r1, r7
 8008606:	f7f8 f921 	bl	800084c <__aeabi_ddiv>
 800860a:	f04f 0a01 	mov.w	sl, #1
 800860e:	4604      	mov	r4, r0
 8008610:	460d      	mov	r5, r1
 8008612:	e764      	b.n	80084de <atan+0xce>
 8008614:	4b49      	ldr	r3, [pc, #292]	; (800873c <atan+0x32c>)
 8008616:	429e      	cmp	r6, r3
 8008618:	dc1d      	bgt.n	8008656 <atan+0x246>
 800861a:	ee10 0a10 	vmov	r0, s0
 800861e:	2200      	movs	r2, #0
 8008620:	4b47      	ldr	r3, [pc, #284]	; (8008740 <atan+0x330>)
 8008622:	4629      	mov	r1, r5
 8008624:	f7f7 fe30 	bl	8000288 <__aeabi_dsub>
 8008628:	2200      	movs	r2, #0
 800862a:	4606      	mov	r6, r0
 800862c:	460f      	mov	r7, r1
 800862e:	4b44      	ldr	r3, [pc, #272]	; (8008740 <atan+0x330>)
 8008630:	4620      	mov	r0, r4
 8008632:	4629      	mov	r1, r5
 8008634:	f7f7 ffe0 	bl	80005f8 <__aeabi_dmul>
 8008638:	2200      	movs	r2, #0
 800863a:	4b3e      	ldr	r3, [pc, #248]	; (8008734 <atan+0x324>)
 800863c:	f7f7 fe26 	bl	800028c <__adddf3>
 8008640:	4602      	mov	r2, r0
 8008642:	460b      	mov	r3, r1
 8008644:	4630      	mov	r0, r6
 8008646:	4639      	mov	r1, r7
 8008648:	f7f8 f900 	bl	800084c <__aeabi_ddiv>
 800864c:	f04f 0a02 	mov.w	sl, #2
 8008650:	4604      	mov	r4, r0
 8008652:	460d      	mov	r5, r1
 8008654:	e743      	b.n	80084de <atan+0xce>
 8008656:	462b      	mov	r3, r5
 8008658:	ee10 2a10 	vmov	r2, s0
 800865c:	2000      	movs	r0, #0
 800865e:	4939      	ldr	r1, [pc, #228]	; (8008744 <atan+0x334>)
 8008660:	f7f8 f8f4 	bl	800084c <__aeabi_ddiv>
 8008664:	f04f 0a03 	mov.w	sl, #3
 8008668:	4604      	mov	r4, r0
 800866a:	460d      	mov	r5, r1
 800866c:	e737      	b.n	80084de <atan+0xce>
 800866e:	4b36      	ldr	r3, [pc, #216]	; (8008748 <atan+0x338>)
 8008670:	4e36      	ldr	r6, [pc, #216]	; (800874c <atan+0x33c>)
 8008672:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8008676:	4456      	add	r6, sl
 8008678:	449a      	add	sl, r3
 800867a:	e9da 2300 	ldrd	r2, r3, [sl]
 800867e:	f7f7 fe03 	bl	8000288 <__aeabi_dsub>
 8008682:	4622      	mov	r2, r4
 8008684:	462b      	mov	r3, r5
 8008686:	f7f7 fdff 	bl	8000288 <__aeabi_dsub>
 800868a:	4602      	mov	r2, r0
 800868c:	460b      	mov	r3, r1
 800868e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8008692:	f7f7 fdf9 	bl	8000288 <__aeabi_dsub>
 8008696:	f1bb 0f00 	cmp.w	fp, #0
 800869a:	4604      	mov	r4, r0
 800869c:	460d      	mov	r5, r1
 800869e:	f6bf aed6 	bge.w	800844e <atan+0x3e>
 80086a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80086a6:	461d      	mov	r5, r3
 80086a8:	e6d1      	b.n	800844e <atan+0x3e>
 80086aa:	a51d      	add	r5, pc, #116	; (adr r5, 8008720 <atan+0x310>)
 80086ac:	e9d5 4500 	ldrd	r4, r5, [r5]
 80086b0:	e6cd      	b.n	800844e <atan+0x3e>
 80086b2:	bf00      	nop
 80086b4:	f3af 8000 	nop.w
 80086b8:	54442d18 	.word	0x54442d18
 80086bc:	3ff921fb 	.word	0x3ff921fb
 80086c0:	8800759c 	.word	0x8800759c
 80086c4:	7e37e43c 	.word	0x7e37e43c
 80086c8:	e322da11 	.word	0xe322da11
 80086cc:	3f90ad3a 	.word	0x3f90ad3a
 80086d0:	24760deb 	.word	0x24760deb
 80086d4:	3fa97b4b 	.word	0x3fa97b4b
 80086d8:	a0d03d51 	.word	0xa0d03d51
 80086dc:	3fb10d66 	.word	0x3fb10d66
 80086e0:	c54c206e 	.word	0xc54c206e
 80086e4:	3fb745cd 	.word	0x3fb745cd
 80086e8:	920083ff 	.word	0x920083ff
 80086ec:	3fc24924 	.word	0x3fc24924
 80086f0:	5555550d 	.word	0x5555550d
 80086f4:	3fd55555 	.word	0x3fd55555
 80086f8:	2c6a6c2f 	.word	0x2c6a6c2f
 80086fc:	bfa2b444 	.word	0xbfa2b444
 8008700:	52defd9a 	.word	0x52defd9a
 8008704:	3fadde2d 	.word	0x3fadde2d
 8008708:	af749a6d 	.word	0xaf749a6d
 800870c:	3fb3b0f2 	.word	0x3fb3b0f2
 8008710:	fe231671 	.word	0xfe231671
 8008714:	3fbc71c6 	.word	0x3fbc71c6
 8008718:	9998ebc4 	.word	0x9998ebc4
 800871c:	3fc99999 	.word	0x3fc99999
 8008720:	54442d18 	.word	0x54442d18
 8008724:	bff921fb 	.word	0xbff921fb
 8008728:	440fffff 	.word	0x440fffff
 800872c:	7ff00000 	.word	0x7ff00000
 8008730:	3fdbffff 	.word	0x3fdbffff
 8008734:	3ff00000 	.word	0x3ff00000
 8008738:	3ff2ffff 	.word	0x3ff2ffff
 800873c:	40037fff 	.word	0x40037fff
 8008740:	3ff80000 	.word	0x3ff80000
 8008744:	bff00000 	.word	0xbff00000
 8008748:	08008aa0 	.word	0x08008aa0
 800874c:	08008a80 	.word	0x08008a80

08008750 <fabs>:
 8008750:	ec51 0b10 	vmov	r0, r1, d0
 8008754:	ee10 2a10 	vmov	r2, s0
 8008758:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800875c:	ec43 2b10 	vmov	d0, r2, r3
 8008760:	4770      	bx	lr
	...

08008764 <_init>:
 8008764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008766:	bf00      	nop
 8008768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800876a:	bc08      	pop	{r3}
 800876c:	469e      	mov	lr, r3
 800876e:	4770      	bx	lr

08008770 <_fini>:
 8008770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008772:	bf00      	nop
 8008774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008776:	bc08      	pop	{r3}
 8008778:	469e      	mov	lr, r3
 800877a:	4770      	bx	lr
