// Seed: 1502230583
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  output id_7;
  inout id_6;
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  output id_1;
  type_10 id_8 (
      .id_0(id_3),
      .id_1(1),
      .id_2(1),
      .id_3(id_7),
      .id_4(id_2[1 : 1'b0]),
      .id_5(id_1),
      .id_6(1),
      .id_7(id_1)
  );
  assign id_1[1] = 1;
  always @(posedge 1 or posedge 1) id_4 = 1;
  logic id_9;
endmodule
