Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb 28 12:53:38 2021
| Host         : DESKTOP-P7J4UQ2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stepper_motor_rotary_top_timing_summary_routed.rpt -pb stepper_motor_rotary_top_timing_summary_routed.pb -rpx stepper_motor_rotary_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stepper_motor_rotary_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: exp_n_io[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: exp_p_io[2] (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: speed_ctrl_i/new_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 250 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.362        0.000                      0                   23        0.252        0.000                      0                   23        9.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.362        0.000                      0                   23        0.252        0.000                      0                   23        9.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.362ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 2.534ns (51.296%)  route 2.406ns (48.704%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.727     3.035    speed_ctrl_i/CLK
    SLICE_X39Y71         FDRE                                         r  speed_ctrl_i/time_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.491 f  speed_ctrl_i/time_divider_reg[7]/Q
                         net (fo=4, routed)           0.602     4.093    speed_ctrl_i/time_divider[7]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  speed_ctrl_i/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.217    speed_ctrl_i/counter1_carry_i_3_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.767 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    speed_ctrl_i/counter1_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.101 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.815     5.916    speed_ctrl_i/counter1[11]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.303     6.219 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.219    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.752 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.752    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.878    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.980     7.975    speed_ctrl_i/clear
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.552    22.744    speed_ctrl_i/CLK
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[10]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X40Y72         FDRE (Setup_fdre_C_R)       -0.335    22.337    speed_ctrl_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         22.337    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                 14.362    

Slack (MET) :             14.362ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 2.534ns (51.296%)  route 2.406ns (48.704%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.727     3.035    speed_ctrl_i/CLK
    SLICE_X39Y71         FDRE                                         r  speed_ctrl_i/time_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.491 f  speed_ctrl_i/time_divider_reg[7]/Q
                         net (fo=4, routed)           0.602     4.093    speed_ctrl_i/time_divider[7]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  speed_ctrl_i/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.217    speed_ctrl_i/counter1_carry_i_3_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.767 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    speed_ctrl_i/counter1_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.101 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.815     5.916    speed_ctrl_i/counter1[11]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.303     6.219 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.219    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.752 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.752    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.878    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.980     7.975    speed_ctrl_i/clear
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.552    22.744    speed_ctrl_i/CLK
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[6]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X40Y72         FDRE (Setup_fdre_C_R)       -0.335    22.337    speed_ctrl_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         22.337    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                 14.362    

Slack (MET) :             14.362ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 2.534ns (51.296%)  route 2.406ns (48.704%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.727     3.035    speed_ctrl_i/CLK
    SLICE_X39Y71         FDRE                                         r  speed_ctrl_i/time_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.491 f  speed_ctrl_i/time_divider_reg[7]/Q
                         net (fo=4, routed)           0.602     4.093    speed_ctrl_i/time_divider[7]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  speed_ctrl_i/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.217    speed_ctrl_i/counter1_carry_i_3_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.767 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    speed_ctrl_i/counter1_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.101 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.815     5.916    speed_ctrl_i/counter1[11]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.303     6.219 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.219    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.752 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.752    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.878    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.980     7.975    speed_ctrl_i/clear
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.552    22.744    speed_ctrl_i/CLK
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[7]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X40Y72         FDRE (Setup_fdre_C_R)       -0.335    22.337    speed_ctrl_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         22.337    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                 14.362    

Slack (MET) :             14.362ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 2.534ns (51.296%)  route 2.406ns (48.704%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.727     3.035    speed_ctrl_i/CLK
    SLICE_X39Y71         FDRE                                         r  speed_ctrl_i/time_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.491 f  speed_ctrl_i/time_divider_reg[7]/Q
                         net (fo=4, routed)           0.602     4.093    speed_ctrl_i/time_divider[7]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  speed_ctrl_i/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.217    speed_ctrl_i/counter1_carry_i_3_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.767 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    speed_ctrl_i/counter1_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.101 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.815     5.916    speed_ctrl_i/counter1[11]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.303     6.219 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.219    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.752 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.752    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.878    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.980     7.975    speed_ctrl_i/clear
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.552    22.744    speed_ctrl_i/CLK
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[8]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X40Y72         FDRE (Setup_fdre_C_R)       -0.335    22.337    speed_ctrl_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         22.337    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                 14.362    

Slack (MET) :             14.362ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 2.534ns (51.296%)  route 2.406ns (48.704%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.727     3.035    speed_ctrl_i/CLK
    SLICE_X39Y71         FDRE                                         r  speed_ctrl_i/time_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.491 f  speed_ctrl_i/time_divider_reg[7]/Q
                         net (fo=4, routed)           0.602     4.093    speed_ctrl_i/time_divider[7]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  speed_ctrl_i/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.217    speed_ctrl_i/counter1_carry_i_3_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.767 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    speed_ctrl_i/counter1_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.101 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.815     5.916    speed_ctrl_i/counter1[11]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.303     6.219 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.219    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.752 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.752    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.878    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.980     7.975    speed_ctrl_i/clear
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.552    22.744    speed_ctrl_i/CLK
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[9]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X40Y72         FDRE (Setup_fdre_C_R)       -0.335    22.337    speed_ctrl_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         22.337    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                 14.362    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 2.534ns (52.802%)  route 2.265ns (47.198%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.727     3.035    speed_ctrl_i/CLK
    SLICE_X39Y71         FDRE                                         r  speed_ctrl_i/time_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.491 f  speed_ctrl_i/time_divider_reg[7]/Q
                         net (fo=4, routed)           0.602     4.093    speed_ctrl_i/time_divider[7]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  speed_ctrl_i/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.217    speed_ctrl_i/counter1_carry_i_3_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.767 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    speed_ctrl_i/counter1_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.101 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.815     5.916    speed_ctrl_i/counter1[11]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.303     6.219 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.219    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.752 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.752    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.878    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.840     7.834    speed_ctrl_i/clear
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.551    22.743    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[0]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.335    22.336    speed_ctrl_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.336    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 2.534ns (52.802%)  route 2.265ns (47.198%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.727     3.035    speed_ctrl_i/CLK
    SLICE_X39Y71         FDRE                                         r  speed_ctrl_i/time_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.491 f  speed_ctrl_i/time_divider_reg[7]/Q
                         net (fo=4, routed)           0.602     4.093    speed_ctrl_i/time_divider[7]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  speed_ctrl_i/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.217    speed_ctrl_i/counter1_carry_i_3_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.767 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    speed_ctrl_i/counter1_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.101 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.815     5.916    speed_ctrl_i/counter1[11]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.303     6.219 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.219    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.752 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.752    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.878    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.840     7.834    speed_ctrl_i/clear
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.551    22.743    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[1]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.335    22.336    speed_ctrl_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.336    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 2.534ns (52.802%)  route 2.265ns (47.198%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.727     3.035    speed_ctrl_i/CLK
    SLICE_X39Y71         FDRE                                         r  speed_ctrl_i/time_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.491 f  speed_ctrl_i/time_divider_reg[7]/Q
                         net (fo=4, routed)           0.602     4.093    speed_ctrl_i/time_divider[7]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  speed_ctrl_i/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.217    speed_ctrl_i/counter1_carry_i_3_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.767 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    speed_ctrl_i/counter1_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.101 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.815     5.916    speed_ctrl_i/counter1[11]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.303     6.219 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.219    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.752 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.752    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.878    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.840     7.834    speed_ctrl_i/clear
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.551    22.743    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[2]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.335    22.336    speed_ctrl_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.336    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 2.534ns (52.802%)  route 2.265ns (47.198%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.727     3.035    speed_ctrl_i/CLK
    SLICE_X39Y71         FDRE                                         r  speed_ctrl_i/time_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.491 f  speed_ctrl_i/time_divider_reg[7]/Q
                         net (fo=4, routed)           0.602     4.093    speed_ctrl_i/time_divider[7]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  speed_ctrl_i/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.217    speed_ctrl_i/counter1_carry_i_3_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.767 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    speed_ctrl_i/counter1_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.101 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.815     5.916    speed_ctrl_i/counter1[11]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.303     6.219 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.219    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.752 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.752    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.878    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.840     7.834    speed_ctrl_i/clear
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.551    22.743    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[3]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.335    22.336    speed_ctrl_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         22.336    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 2.534ns (52.802%)  route 2.265ns (47.198%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.727     3.035    speed_ctrl_i/CLK
    SLICE_X39Y71         FDRE                                         r  speed_ctrl_i/time_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.491 f  speed_ctrl_i/time_divider_reg[7]/Q
                         net (fo=4, routed)           0.602     4.093    speed_ctrl_i/time_divider[7]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  speed_ctrl_i/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.217    speed_ctrl_i/counter1_carry_i_3_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.767 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    speed_ctrl_i/counter1_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.101 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.815     5.916    speed_ctrl_i/counter1[11]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.303     6.219 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.219    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.752 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.752    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.878    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.840     7.834    speed_ctrl_i/clear
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.551    22.743    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[4]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.335    22.336    speed_ctrl_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         22.336    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 14.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.080%)  route 0.158ns (45.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.578     0.919    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  speed_ctrl_i/counter_reg[1]/Q
                         net (fo=7, routed)           0.158     1.218    speed_ctrl_i/counter_reg__0[1]
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.263 r  speed_ctrl_i/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.263    speed_ctrl_i/p_0_in[5]
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.845     1.215    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[5]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.092     1.011    speed_ctrl_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.190ns (49.409%)  route 0.195ns (50.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.580     0.921    speed_ctrl_i/CLK
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  speed_ctrl_i/counter_reg[8]/Q
                         net (fo=7, routed)           0.195     1.256    speed_ctrl_i/counter_reg__0[8]
    SLICE_X40Y72         LUT5 (Prop_lut5_I3_O)        0.049     1.305 r  speed_ctrl_i/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.305    speed_ctrl_i/p_0_in[9]
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.847     1.217    speed_ctrl_i/CLK
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[9]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.107     1.028    speed_ctrl_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.578     0.919    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.060 f  speed_ctrl_i/counter_reg[0]/Q
                         net (fo=8, routed)           0.184     1.244    speed_ctrl_i/counter_reg__0[0]
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.289 r  speed_ctrl_i/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.289    speed_ctrl_i/p_0_in[0]
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.845     1.215    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[0]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.092     1.011    speed_ctrl_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.877%)  route 0.195ns (51.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.580     0.921    speed_ctrl_i/CLK
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  speed_ctrl_i/counter_reg[8]/Q
                         net (fo=7, routed)           0.195     1.256    speed_ctrl_i/counter_reg__0[8]
    SLICE_X40Y72         LUT4 (Prop_lut4_I3_O)        0.045     1.301 r  speed_ctrl_i/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.301    speed_ctrl_i/p_0_in[8]
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.847     1.217    speed_ctrl_i/CLK
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[8]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.092     1.013    speed_ctrl_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.190ns (47.906%)  route 0.207ns (52.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.578     0.919    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  speed_ctrl_i/counter_reg[3]/Q
                         net (fo=7, routed)           0.207     1.266    speed_ctrl_i/counter_reg__0[3]
    SLICE_X40Y73         LUT5 (Prop_lut5_I3_O)        0.049     1.315 r  speed_ctrl_i/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.315    speed_ctrl_i/p_0_in[4]
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.845     1.215    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[4]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.107     1.026    speed_ctrl_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.375%)  route 0.207ns (52.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.578     0.919    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  speed_ctrl_i/counter_reg[3]/Q
                         net (fo=7, routed)           0.207     1.266    speed_ctrl_i/counter_reg__0[3]
    SLICE_X40Y73         LUT4 (Prop_lut4_I3_O)        0.045     1.311 r  speed_ctrl_i/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.311    speed_ctrl_i/p_0_in[3]
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.845     1.215    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[3]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.092     1.011    speed_ctrl_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.226ns (57.285%)  route 0.169ns (42.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.580     0.921    speed_ctrl_i/CLK
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.128     1.049 r  speed_ctrl_i/counter_reg[9]/Q
                         net (fo=6, routed)           0.169     1.217    speed_ctrl_i/counter_reg__0[9]
    SLICE_X40Y72         LUT6 (Prop_lut6_I4_O)        0.098     1.315 r  speed_ctrl_i/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.315    speed_ctrl_i/p_0_in[10]
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.847     1.217    speed_ctrl_i/CLK
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[10]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.092     1.013    speed_ctrl_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.230ns (51.366%)  route 0.218ns (48.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.578     0.919    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  speed_ctrl_i/counter_reg[2]/Q
                         net (fo=7, routed)           0.218     1.264    speed_ctrl_i/counter_reg__0[2]
    SLICE_X40Y73         LUT3 (Prop_lut3_I2_O)        0.102     1.366 r  speed_ctrl_i/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.366    speed_ctrl_i/p_0_in[2]
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.845     1.215    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[2]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.107     1.026    speed_ctrl_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/new_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.275ns (56.352%)  route 0.213ns (43.648%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.580     0.921    speed_ctrl_i/CLK
    SLICE_X40Y72         FDRE                                         r  speed_ctrl_i/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  speed_ctrl_i/counter_reg[10]/Q
                         net (fo=5, routed)           0.213     1.275    speed_ctrl_i/counter_reg__0[10]
    SLICE_X41Y73         LUT2 (Prop_lut2_I1_O)        0.046     1.321 r  speed_ctrl_i/new_clock0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.321    speed_ctrl_i/new_clock0_carry__0_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.409 r  speed_ctrl_i/new_clock0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     1.409    speed_ctrl_i/new_clock0_carry__0_n_3
    SLICE_X41Y73         FDRE                                         r  speed_ctrl_i/new_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.845     1.215    speed_ctrl_i/CLK
    SLICE_X41Y73         FDRE                                         r  speed_ctrl_i/new_clock_reg/C
                         clock pessimism             -0.283     0.932    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.100     1.032    speed_ctrl_i/new_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.113%)  route 0.329ns (63.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.578     0.919    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  speed_ctrl_i/counter_reg[0]/Q
                         net (fo=8, routed)           0.329     1.389    speed_ctrl_i/counter_reg__0[0]
    SLICE_X40Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.434 r  speed_ctrl_i/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.434    speed_ctrl_i/p_0_in[1]
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.845     1.215    speed_ctrl_i/CLK
    SLICE_X40Y73         FDRE                                         r  speed_ctrl_i/counter_reg[1]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.091     1.010    speed_ctrl_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.424    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y71   speed_ctrl_i/time_divider_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y71   speed_ctrl_i/time_divider_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y71   speed_ctrl_i/time_divider_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y72   speed_ctrl_i/time_divider_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y73   speed_ctrl_i/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y72   speed_ctrl_i/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y73   speed_ctrl_i/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y73   speed_ctrl_i/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y73   speed_ctrl_i/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y71   speed_ctrl_i/time_divider_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y71   speed_ctrl_i/time_divider_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y71   speed_ctrl_i/time_divider_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y72   speed_ctrl_i/time_divider_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73   speed_ctrl_i/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y72   speed_ctrl_i/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73   speed_ctrl_i/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73   speed_ctrl_i/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73   speed_ctrl_i/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73   speed_ctrl_i/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y71   speed_ctrl_i/time_divider_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y71   speed_ctrl_i/time_divider_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y71   speed_ctrl_i/time_divider_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y71   speed_ctrl_i/time_divider_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y71   speed_ctrl_i/time_divider_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y71   speed_ctrl_i/time_divider_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y72   speed_ctrl_i/time_divider_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y72   speed_ctrl_i/time_divider_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73   speed_ctrl_i/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73   speed_ctrl_i/counter_reg[0]/C



