Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L generic_baseblocks_v2_1_2 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_31 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L axi_crossbar_v2_1_32 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ws_timer_64_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:614]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ws_inst_ld_en_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:615]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ws_ld_paddr_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:616]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ws_ld_vaddr_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:617]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ws_inst_st_en_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:618]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ws_st_paddr_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:619]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ws_st_vaddr_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:620]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ws_st_data_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ws_csr_data_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:623]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_crmd_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:691]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_prmd_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:692]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_ectl_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:693]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_estat_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_era_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:695]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_badv_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:696]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_eentry_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:697]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tlbidx_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:698]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tlbehi_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:699]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tlbelo0_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:700]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tlbelo1_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:701]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_asid_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_save0_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_save1_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:704]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_save2_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:705]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_save3_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:706]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tid_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:707]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tcfg_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:708]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tval_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:709]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_ticlr_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:710]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_llbctl_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tlbrentry_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:712]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_dmw0_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:713]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_dmw1_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_pgdl_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:715]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_pgdh_diff' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/mycpu_top.v:716]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'w_index' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/addr_trans.v:189]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'r_index' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/addr_trans.v:206]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'out' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/tlb_entry.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'out' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/myCPU/tlb_entry.v:114]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/soc_verify/soc_axi/rtl/soc_lite_top.v:557]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [D:/1Learn/24Summer/Lxb/StarryCPU/StarryCPU_env/soc_verify/soc_axi/rtl/soc_lite_top.v:573]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
INFO: [XSIM 43-4431] System-C Modules instantiated in Design
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.YDecoder
Compiling module xil_defaultlib.BoothBase
Compiling module xil_defaultlib.BoothInterBase_default
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.WallaceTreeBase
Compiling module xil_defaultlib.mul_default
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.csr(TLBNUM=16)
Compiling module xil_defaultlib.axi_bridge
Compiling module xil_defaultlib.encoder_4_2
Compiling module xil_defaultlib.encoder_16_4
Compiling module xil_defaultlib.encoder_32_5
Compiling module xil_defaultlib.tlb_entry(TLBNUM=16)
Compiling module xil_defaultlib.addr_trans(TLBNUM=16)
Compiling module xil_defaultlib.blk_mem_gen_v8_4_8_output_stage(...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_bank_sram
Compiling module xil_defaultlib.blk_mem_gen_v8_4_8_output_stage(...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.tagv_sram
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.one_valid_32
Compiling module xil_defaultlib.btb_default
Compiling module xil_defaultlib.perf_counter
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3238] Failed to link the design.
