
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -182.34

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.32

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.32

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3483.08    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.07    0.87    1.31 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.52    1.52   library removal time
                                  1.52   data required time
-----------------------------------------------------------------------------
                                  1.52   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.24    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.23    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3483.08    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.07    0.87    1.31 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.31   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.20    2.00   library recovery time
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[767]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
     1    1.92    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[3] (net)
                  0.01    0.00    0.09 ^ _16533_/A (BUF_X2)
     9   25.44    0.03    0.05    0.13 ^ _16533_/Z (BUF_X2)
                                         _10717_ (net)
                  0.03    0.00    0.13 ^ _16562_/A (BUF_X1)
    10   31.93    0.07    0.10    0.23 ^ _16562_/Z (BUF_X1)
                                         _10746_ (net)
                  0.07    0.00    0.23 ^ _16563_/A (BUF_X1)
    10   28.36    0.06    0.10    0.33 ^ _16563_/Z (BUF_X1)
                                         _10747_ (net)
                  0.06    0.00    0.33 ^ _16574_/A (BUF_X1)
    10   29.35    0.07    0.10    0.43 ^ _16574_/Z (BUF_X1)
                                         _10758_ (net)
                  0.07    0.00    0.43 ^ _18317_/A (BUF_X1)
    10   42.01    0.09    0.12    0.56 ^ _18317_/Z (BUF_X1)
                                         _12432_ (net)
                  0.09    0.01    0.57 ^ _18441_/A (AOI221_X1)
     1    2.10    0.03    0.02    0.59 v _18441_/ZN (AOI221_X1)
                                         _12550_ (net)
                  0.03    0.00    0.59 v _18442_/A3 (NOR3_X1)
     1    1.94    0.03    0.06    0.65 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.65 ^ _18453_/A2 (NOR3_X1)
     1    1.72    0.02    0.01    0.66 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.66 v _18471_/A (AOI21_X1)
     8   38.02    0.18    0.22    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.18    0.01    0.89 ^ _20600_/A (MUX2_X1)
     7   18.13    0.04    0.10    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   23.43    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.50    0.02    0.03    1.10 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.10 v _30197_/B (FA_X1)
     1    4.00    0.02    0.13    1.23 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.23 ^ _30199_/A (FA_X1)
     1    4.73    0.02    0.09    1.32 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.32 v _30202_/B (FA_X1)
     1    4.01    0.02    0.13    1.45 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.45 ^ _30207_/A (FA_X1)
     1    4.01    0.02    0.09    1.54 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.54 v _30211_/A (FA_X1)
     1    4.92    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    2.62    0.02    0.09    1.75 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.75 v _21502_/A (INV_X1)
     1    3.45    0.01    0.02    1.77 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.78 ^ _30538_/A (HA_X1)
     1    1.15    0.02    0.04    1.82 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.82 ^ _23588_/A (BUF_X1)
     5    8.58    0.02    0.04    1.86 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.86 ^ _23632_/A2 (NAND3_X1)
     1    1.63    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    3.62    0.04    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.07    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   10.40    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.66    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    3.25    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.57    0.05    0.08    2.19 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.19 ^ _23970_/B (XNOR2_X1)
     1    3.10    0.02    0.05    2.24 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.24 ^ _23971_/B (MUX2_X1)
     2    7.23    0.02    0.05    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    6.76    0.03    0.03    2.32 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   10.03    0.07    0.09    2.41 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.41 ^ _25172_/A (BUF_X2)
    10   19.38    0.02    0.05    2.46 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.02    0.00    2.46 ^ _25284_/B2 (OAI21_X1)
     1    1.39    0.01    0.02    2.48 v _25284_/ZN (OAI21_X1)
                                         _02020_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[767]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[767]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3483.08    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.07    0.87    1.31 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.31   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.20    2.00   library recovery time
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[767]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
     1    1.92    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[3] (net)
                  0.01    0.00    0.09 ^ _16533_/A (BUF_X2)
     9   25.44    0.03    0.05    0.13 ^ _16533_/Z (BUF_X2)
                                         _10717_ (net)
                  0.03    0.00    0.13 ^ _16562_/A (BUF_X1)
    10   31.93    0.07    0.10    0.23 ^ _16562_/Z (BUF_X1)
                                         _10746_ (net)
                  0.07    0.00    0.23 ^ _16563_/A (BUF_X1)
    10   28.36    0.06    0.10    0.33 ^ _16563_/Z (BUF_X1)
                                         _10747_ (net)
                  0.06    0.00    0.33 ^ _16574_/A (BUF_X1)
    10   29.35    0.07    0.10    0.43 ^ _16574_/Z (BUF_X1)
                                         _10758_ (net)
                  0.07    0.00    0.43 ^ _18317_/A (BUF_X1)
    10   42.01    0.09    0.12    0.56 ^ _18317_/Z (BUF_X1)
                                         _12432_ (net)
                  0.09    0.01    0.57 ^ _18441_/A (AOI221_X1)
     1    2.10    0.03    0.02    0.59 v _18441_/ZN (AOI221_X1)
                                         _12550_ (net)
                  0.03    0.00    0.59 v _18442_/A3 (NOR3_X1)
     1    1.94    0.03    0.06    0.65 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.65 ^ _18453_/A2 (NOR3_X1)
     1    1.72    0.02    0.01    0.66 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.66 v _18471_/A (AOI21_X1)
     8   38.02    0.18    0.22    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.18    0.01    0.89 ^ _20600_/A (MUX2_X1)
     7   18.13    0.04    0.10    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   23.43    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.50    0.02    0.03    1.10 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.10 v _30197_/B (FA_X1)
     1    4.00    0.02    0.13    1.23 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.23 ^ _30199_/A (FA_X1)
     1    4.73    0.02    0.09    1.32 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.32 v _30202_/B (FA_X1)
     1    4.01    0.02    0.13    1.45 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.45 ^ _30207_/A (FA_X1)
     1    4.01    0.02    0.09    1.54 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.54 v _30211_/A (FA_X1)
     1    4.92    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    2.62    0.02    0.09    1.75 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.75 v _21502_/A (INV_X1)
     1    3.45    0.01    0.02    1.77 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.78 ^ _30538_/A (HA_X1)
     1    1.15    0.02    0.04    1.82 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.82 ^ _23588_/A (BUF_X1)
     5    8.58    0.02    0.04    1.86 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.86 ^ _23632_/A2 (NAND3_X1)
     1    1.63    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    3.62    0.04    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.07    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   10.40    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.66    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    3.25    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.57    0.05    0.08    2.19 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.19 ^ _23970_/B (XNOR2_X1)
     1    3.10    0.02    0.05    2.24 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.24 ^ _23971_/B (MUX2_X1)
     2    7.23    0.02    0.05    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    6.76    0.03    0.03    2.32 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   10.03    0.07    0.09    2.41 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.41 ^ _25172_/A (BUF_X2)
    10   19.38    0.02    0.05    2.46 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.02    0.00    2.46 ^ _25284_/B2 (OAI21_X1)
     1    1.39    0.01    0.02    2.48 v _25284_/ZN (OAI21_X1)
                                         _02020_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[767]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[767]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.27   -0.07 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   27.09  -16.62 (VIOLATED)
_22176_/ZN                             23.23   39.28  -16.04 (VIOLATED)
_22217_/ZN                             23.23   39.05  -15.81 (VIOLATED)
_22284_/ZN                             23.23   38.75  -15.52 (VIOLATED)
_27512_/ZN                             23.23   38.56  -15.33 (VIOLATED)
_22344_/ZN                             23.23   37.73  -14.50 (VIOLATED)
_22089_/ZN                             23.23   37.66  -14.43 (VIOLATED)
_18303_/ZN                             25.33   39.38  -14.05 (VIOLATED)
_22073_/ZN                             23.23   37.22  -13.99 (VIOLATED)
_18471_/ZN                             25.33   38.02  -12.69 (VIOLATED)
_22052_/ZN                             23.23   35.74  -12.51 (VIOLATED)
_17048_/Z                              25.33   37.78  -12.45 (VIOLATED)
_18358_/ZN                             25.33   37.64  -12.32 (VIOLATED)
_22133_/ZN                             23.23   35.07  -11.84 (VIOLATED)
_27504_/ZN                             23.23   34.29  -11.06 (VIOLATED)
_24776_/ZN                             16.02   27.03  -11.01 (VIOLATED)
_19924_/ZN                             25.33   35.18   -9.85 (VIOLATED)
_20328_/ZN                             16.02   25.26   -9.24 (VIOLATED)
_22911_/ZN                             10.47   19.46   -8.99 (VIOLATED)
_19731_/ZN                             26.02   34.93   -8.92 (VIOLATED)
_27522_/ZN                             23.23   31.42   -8.18 (VIOLATED)
_20890_/ZN                             16.02   23.88   -7.86 (VIOLATED)
_18977_/ZN                             26.02   33.78   -7.76 (VIOLATED)
_20319_/Z                              25.33   32.92   -7.59 (VIOLATED)
_19863_/ZN                             25.33   32.78   -7.45 (VIOLATED)
_19183_/ZN                             26.70   33.83   -7.13 (VIOLATED)
_23322_/ZN                             10.47   17.38   -6.90 (VIOLATED)
_19553_/ZN                             26.02   32.60   -6.58 (VIOLATED)
_19370_/ZN                             26.02   32.22   -6.20 (VIOLATED)
_18429_/ZN                             26.02   31.97   -5.95 (VIOLATED)
_25831_/ZN                             10.47   16.39   -5.92 (VIOLATED)
_22363_/ZN                             26.05   31.97   -5.91 (VIOLATED)
_18417_/ZN                             26.02   31.93   -5.91 (VIOLATED)
_20318_/Z                              25.33   31.18   -5.85 (VIOLATED)
_18028_/ZN                             26.02   31.66   -5.65 (VIOLATED)
_22301_/ZN                             10.47   15.93   -5.45 (VIOLATED)
_20352_/ZN                             16.02   21.44   -5.42 (VIOLATED)
_18215_/ZN                             26.02   31.21   -5.19 (VIOLATED)
_19965_/ZN                             25.33   29.96   -4.63 (VIOLATED)
_19781_/ZN                             25.33   29.92   -4.59 (VIOLATED)
_18225_/ZN                             26.02   30.15   -4.14 (VIOLATED)
_18055_/ZN                             28.99   32.88   -3.89 (VIOLATED)
_20147_/ZN                             10.47   14.12   -3.65 (VIOLATED)
_17534_/ZN                             13.81   17.21   -3.40 (VIOLATED)
_22868_/ZN                             10.47   13.71   -3.24 (VIOLATED)
_22360_/ZN                             10.47   13.57   -3.10 (VIOLATED)
_17229_/ZN                             16.02   19.03   -3.01 (VIOLATED)
_19681_/ZN                             25.33   28.13   -2.80 (VIOLATED)
_21844_/ZN                             10.47   13.24   -2.77 (VIOLATED)
_27336_/ZN                             25.33   27.97   -2.64 (VIOLATED)
_18603_/ZN                             26.02   28.64   -2.63 (VIOLATED)
_17872_/ZN                             25.33   27.90   -2.57 (VIOLATED)
_22831_/ZN                             10.47   13.02   -2.55 (VIOLATED)
_19421_/ZN                             25.33   27.86   -2.53 (VIOLATED)
_18615_/ZN                             28.99   31.50   -2.51 (VIOLATED)
_19384_/ZN                             26.70   28.48   -1.78 (VIOLATED)
_23367_/ZN                             16.02   17.28   -1.26 (VIOLATED)
_22195_/ZN                             16.02   17.01   -0.99 (VIOLATED)
_21836_/ZN                             10.47   11.35   -0.88 (VIOLATED)
_23513_/ZN                             13.81   14.57   -0.76 (VIOLATED)
_17917_/ZN                             25.33   25.74   -0.41 (VIOLATED)
_20148_/ZN                             10.47   10.72   -0.24 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.07403511554002762

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3729

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.619369506835938

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.5871

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 2

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 62

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1141

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[767]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
   0.05    0.13 ^ _16533_/Z (BUF_X2)
   0.10    0.23 ^ _16562_/Z (BUF_X1)
   0.10    0.33 ^ _16563_/Z (BUF_X1)
   0.10    0.43 ^ _16574_/Z (BUF_X1)
   0.13    0.56 ^ _18317_/Z (BUF_X1)
   0.03    0.59 v _18441_/ZN (AOI221_X1)
   0.06    0.65 ^ _18442_/ZN (NOR3_X1)
   0.01    0.66 v _18453_/ZN (NOR3_X1)
   0.22    0.88 ^ _18471_/ZN (AOI21_X1)
   0.11    0.99 ^ _20600_/Z (MUX2_X1)
   0.08    1.07 ^ _20998_/Z (BUF_X1)
   0.03    1.10 v _21067_/ZN (NAND2_X1)
   0.13    1.23 ^ _30197_/S (FA_X1)
   0.09    1.32 v _30199_/S (FA_X1)
   0.13    1.45 ^ _30202_/S (FA_X1)
   0.09    1.54 v _30207_/S (FA_X1)
   0.12    1.66 ^ _30211_/S (FA_X1)
   0.09    1.75 v _30212_/S (FA_X1)
   0.02    1.77 ^ _21502_/ZN (INV_X1)
   0.04    1.82 ^ _30538_/S (HA_X1)
   0.04    1.86 ^ _23588_/Z (BUF_X1)
   0.02    1.89 v _23632_/ZN (NAND3_X1)
   0.07    1.95 ^ _23633_/ZN (NOR3_X1)
   0.02    1.97 v _23682_/ZN (NOR2_X1)
   0.05    2.02 ^ _23683_/ZN (AOI21_X2)
   0.07    2.09 ^ _23908_/ZN (AND4_X1)
   0.01    2.10 v _23966_/ZN (NOR2_X1)
   0.08    2.19 ^ _23969_/ZN (AOI221_X2)
   0.05    2.24 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.29 ^ _23971_/Z (MUX2_X1)
   0.03    2.32 v _23972_/ZN (AOI221_X2)
   0.09    2.41 ^ _23981_/ZN (NOR4_X2)
   0.05    2.46 ^ _25172_/Z (BUF_X2)
   0.02    2.48 v _25284_/ZN (OAI21_X1)
   0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[767]$_DFFE_PN0P_/D (DFFR_X1)
           2.48   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[767]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.48   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4822

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3237

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.040851

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.44e-03   1.56e-04   1.28e-02  16.5%
Combinational          2.98e-02   3.41e-02   4.29e-04   6.43e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.59e-02   5.85e-04   7.75e-02 100.0%
                          53.0%      46.3%       0.8%
