Analysis & Synthesis report for P_Generate
Mon Aug 17 10:24:25 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Registers Packed Into Inferred Megafunctions
 11. Source assignments for generate1:generate1_inst|altshift_taps:fp_delay_rtl_0|shift_taps_84v:auto_generated|altsyncram_d9a1:altsyncram5
 12. Parameter Settings for Inferred Entity Instance: generate1:generate1_inst|altshift_taps:fp_delay_rtl_0
 13. altshift_taps Parameter Settings by Entity Instance
 14. Port Connectivity Checks: "generate1:generate1_inst"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Aug 17 10:24:25 2015      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; P_Generate                                 ;
; Top-level Entity Name           ; P_Generate                                 ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 41                                         ;
; Total pins                      ; 111                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 74,985                                     ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; P_Generate         ; P_Generate         ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; generate1.v                      ; yes             ; User Verilog HDL File        ; C:/Proyecto/Practicas/P_Generate/generate1.v                     ;         ;
; p_generate.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Proyecto/Practicas/P_Generate/p_generate.v                    ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altshift_taps.tdf ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_constant.inc  ;         ;
; db/shift_taps_84v.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Proyecto/Practicas/P_Generate/db/shift_taps_84v.tdf           ;         ;
; db/altsyncram_d9a1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Proyecto/Practicas/P_Generate/db/altsyncram_d9a1.tdf          ;         ;
; db/cntr_mof.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Proyecto/Practicas/P_Generate/db/cntr_mof.tdf                 ;         ;
; db/cmpr_sac.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Proyecto/Practicas/P_Generate/db/cmpr_sac.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 23             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 36             ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 1              ;
;     -- 5 input functions                    ; 1              ;
;     -- 4 input functions                    ; 4              ;
;     -- <=3 input functions                  ; 30             ;
;                                             ;                ;
; Dedicated logic registers                   ; 41             ;
;                                             ;                ;
; I/O pins                                    ; 111            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 74985          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 56             ;
; Total fan-out                               ; 798            ;
; Average fan-out                             ; 2.16           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                         ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; |P_Generate                               ; 36 (0)            ; 41 (0)       ; 74985             ; 0          ; 111  ; 0            ; |P_Generate                                                                                                                 ; work         ;
;    |generate1:generate1_inst|             ; 36 (0)            ; 41 (15)      ; 74985             ; 0          ; 0    ; 0            ; |P_Generate|generate1:generate1_inst                                                                                        ; work         ;
;       |altshift_taps:fp_delay_rtl_0|      ; 36 (0)            ; 26 (0)       ; 74985             ; 0          ; 0    ; 0            ; |P_Generate|generate1:generate1_inst|altshift_taps:fp_delay_rtl_0                                                           ; work         ;
;          |shift_taps_84v:auto_generated|  ; 36 (21)           ; 26 (13)      ; 74985             ; 0          ; 0    ; 0            ; |P_Generate|generate1:generate1_inst|altshift_taps:fp_delay_rtl_0|shift_taps_84v:auto_generated                             ; work         ;
;             |altsyncram_d9a1:altsyncram5| ; 0 (0)             ; 0 (0)        ; 74985             ; 0          ; 0    ; 0            ; |P_Generate|generate1:generate1_inst|altshift_taps:fp_delay_rtl_0|shift_taps_84v:auto_generated|altsyncram_d9a1:altsyncram5 ; work         ;
;             |cntr_mof:cntr1|              ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |P_Generate|generate1:generate1_inst|altshift_taps:fp_delay_rtl_0|shift_taps_84v:auto_generated|cntr_mof:cntr1              ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; generate1:generate1_inst|altshift_taps:fp_delay_rtl_0|shift_taps_84v:auto_generated|altsyncram_d9a1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4999         ; 15           ; 4999         ; 15           ; 74985 ; None ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 41    ;
; Number of registers using Synchronous Clear  ; 13    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                             ;
+---------------------------------------------------+-----------------------------------------+------------+
; Register Name                                     ; Megafunction                            ; Type       ;
+---------------------------------------------------+-----------------------------------------+------------+
; generate1:generate1_inst|fp_delay[1..4999][0..14] ; generate1:generate1_inst|fp_delay_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------+-----------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for generate1:generate1_inst|altshift_taps:fp_delay_rtl_0|shift_taps_84v:auto_generated|altsyncram_d9a1:altsyncram5 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: generate1:generate1_inst|altshift_taps:fp_delay_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                 ;
+----------------+----------------+----------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                              ;
; TAP_DISTANCE   ; 4999           ; Untyped                                                              ;
; WIDTH          ; 15             ; Untyped                                                              ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                              ;
; CBXI_PARAMETER ; shift_taps_84v ; Untyped                                                              ;
+----------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; generate1:generate1_inst|altshift_taps:fp_delay_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 4999                                                  ;
;     -- WIDTH               ; 15                                                    ;
+----------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "generate1:generate1_inst"                                                                                                                           ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; data    ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..15]" will be connected to GND. ;
; dataout ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "dataout[15..15]" have no fanouts                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 41                          ;
;     SCLR              ; 13                          ;
;     plain             ; 28                          ;
; arriav_io_obuf        ; 56                          ;
; arriav_lcell_comb     ; 37                          ;
;     arith             ; 27                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 17                          ;
;         3 data inputs ; 9                           ;
;     normal            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 1                           ;
;         6 data inputs ; 1                           ;
; boundary_port         ; 111                         ;
; stratixv_ram_block    ; 15                          ;
;                       ;                             ;
; Max LUT depth         ; 4.20                        ;
; Average LUT depth     ; 1.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Aug 17 10:19:18 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off P_Generate -c P_Generate
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file generate1.v
    Info (12023): Found entity 1: generate1
Warning (12125): Using design file p_generate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: P_Generate
Info (12127): Elaborating entity "P_Generate" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at p_generate.v(23) has no driver
Warning (10034): Output port "DRAM_BA" at p_generate.v(24) has no driver
Warning (10034): Output port "LEDR" at p_generate.v(43) has no driver
Warning (10034): Output port "AUD_DACDAT" at p_generate.v(12) has no driver
Warning (10034): Output port "AUD_XCK" at p_generate.v(14) has no driver
Warning (10034): Output port "DRAM_CAS_N" at p_generate.v(25) has no driver
Warning (10034): Output port "DRAM_CKE" at p_generate.v(26) has no driver
Warning (10034): Output port "DRAM_CLK" at p_generate.v(27) has no driver
Warning (10034): Output port "DRAM_CS_N" at p_generate.v(28) has no driver
Warning (10034): Output port "DRAM_LDQM" at p_generate.v(30) has no driver
Warning (10034): Output port "DRAM_RAS_N" at p_generate.v(31) has no driver
Warning (10034): Output port "DRAM_UDQM" at p_generate.v(32) has no driver
Warning (10034): Output port "DRAM_WE_N" at p_generate.v(33) has no driver
Warning (10034): Output port "FPGA_I2C_SCLK" at p_generate.v(36) has no driver
Info (12128): Elaborating entity "generate1" for hierarchy "generate1:generate1_inst"
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "generate1:generate1_inst|fp_delay_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4999
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "generate1:generate1_inst|altshift_taps:fp_delay_rtl_0"
Info (12133): Instantiated megafunction "generate1:generate1_inst|altshift_taps:fp_delay_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4999"
    Info (12134): Parameter "WIDTH" = "15"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_84v.tdf
    Info (12023): Found entity 1: shift_taps_84v
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d9a1.tdf
    Info (12023): Found entity 1: altsyncram_d9a1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mof.tdf
    Info (12023): Found entity 1: cntr_mof
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sac.tdf
    Info (12023): Found entity 1: cmpr_sac
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[20]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FPGA_I2C_SDAT" has no driver
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[6]~synth"
    Warning (13010): Node "GPIO[7]~synth"
    Warning (13010): Node "GPIO[8]~synth"
    Warning (13010): Node "GPIO[9]~synth"
    Warning (13010): Node "GPIO[10]~synth"
    Warning (13010): Node "GPIO[11]~synth"
    Warning (13010): Node "GPIO[12]~synth"
    Warning (13010): Node "GPIO[13]~synth"
    Warning (13010): Node "GPIO[14]~synth"
    Warning (13010): Node "GPIO[15]~synth"
    Warning (13010): Node "GPIO[16]~synth"
    Warning (13010): Node "GPIO[17]~synth"
    Warning (13010): Node "GPIO[18]~synth"
    Warning (13010): Node "GPIO[19]~synth"
    Warning (13010): Node "GPIO[20]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 177 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 56 bidirectional pins
    Info (21061): Implemented 51 logic cells
    Info (21064): Implemented 15 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 147 warnings
    Info: Peak virtual memory: 1021 megabytes
    Info: Processing ended: Mon Aug 17 10:24:25 2015
    Info: Elapsed time: 00:05:07
    Info: Total CPU time (on all processors): 00:05:28


