import{_ as t}from"./plugin-vue_export-helper-DlAUqK2U.js";import{c as r,d as o,o as a}from"./app-11Vuyqh7.js";const n={};function i(s,e){return a(),r("div",null,e[0]||(e[0]=[o('<blockquote><p>Xv6: a simple, Unix-like teaching operating system.</p></blockquote><h2 id="_1-foreword-and-acknowledgements" tabindex="-1"><a class="header-anchor" href="#_1-foreword-and-acknowledgements"><span>1. Foreword and acknowledgements</span></a></h2><h3 id="_1-1-risc-v-risk-five" tabindex="-1"><a class="header-anchor" href="#_1-1-risc-v-risk-five"><span>1.1. RISC-V (risk-five)</span></a></h3><ol><li>An open standard instruction set architecture (ISA)</li><li>Open source</li><li>A RISC architecture, a load–store architecture;</li></ol><h3 id="_1-2-xv6" tabindex="-1"><a class="header-anchor" href="#_1-2-xv6"><span>1.2. XV6</span></a></h3><p>XV6 is a Linux example kernel, re-implementation.</p><p>Understanding xv6 is a good start toward understanding any of these systems and many others.</p><h3 id="_1-3-register" tabindex="-1"><a class="header-anchor" href="#_1-3-register"><span>1.3. Register</span></a></h3><blockquote><p>In computer engineering, a load–store architecture is an instruction set architecture that divides instructions into two categories: <strong>memory access</strong> (load and store between memory and registers<sup class="footnote-ref"><a href="#footnote1">[1]</a><a class="footnote-anchor" id="footnote-ref1"></a></sup>) and <strong>ALU operations</strong> (which only occur between registers).</p></blockquote><p>关于寄存器：寄存器可以分为 Processor register 和 Register, 前者是在 CPU 核内，后者是在 CPU 核外，核外寄存器通过地址访问。</p><p>一个处理器通常包含多种类型的寄存器，寄存器可以分为以下几种：</p><table><thead><tr><th>Name</th><th>Abbr</th><th>Means</th><th>Remark</th></tr></thead><tbody><tr><td>Program Counter</td><td>PC</td><td>A program counter keeps track of the next instruction to be executed.</td><td>主要记录下一条要执行的指令</td></tr><tr><td>Instruction Register</td><td>IR</td><td>Instruction Register is a register which holds the instruction to be decoded by the control unit.</td><td>记录控制单元解码的指定</td></tr><tr><td>Memory Address Register</td><td>MAR</td><td>Memory Address Register is a register which points to the memory location which the CPU plans to access, either for reading or writing.</td><td>指向 CPU 要访问的存储位置</td></tr><tr><td>Memory Buffer Register</td><td>MBR</td><td>which is also referred to as the memory data register (MDR) is used for storage data either for coming to the CPU or data being transferred by the CPU.</td><td>存储进入 CPU 的数据或者是被 CPU 传输的数据</td></tr><tr><td>Accumulator</td><td>ACC</td><td>a general purpose used for strong variables, temporary results and results produced by arithmetic logic until of the CPU.</td><td>累加器</td></tr></tbody></table><p>寄存器的 size：一般寄存器由的数量由其可以承载的 bits 数量来衡量，如 32-bit 寄存器、64-bit 寄存器等。</p><p>GPU 上的寄存器远远多于 CPU 上寄存器的数量。</p><h2 id="_2-operation-system-interfaces" tabindex="-1"><a class="header-anchor" href="#_2-operation-system-interfaces"><span>2. Operation System Interfaces</span></a></h2><p>操作系统的作用主要可以归类为以下几点：</p><ol><li>在多个程序之间共享一台计算机；</li><li>管理底层硬件；在多个程序之间共享硬件，使得我们感知程序是在同一时间运行；</li><li>提供程序之间的交互、共享数据或者协同工作。</li></ol><p>而接口的作用就是操作系统为用户提供服务的方式。</p><h2 id="_3-references" tabindex="-1"><a class="header-anchor" href="#_3-references"><span>3. References</span></a></h2><hr class="footnotes-sep"><section class="footnotes"><ol class="footnotes-list"><li id="footnote1" class="footnote-item"><p><a href="https://en.wikipedia.org/wiki/Processor_register" target="_blank" rel="noopener noreferrer">Processor register</a>, 寄存器；Processor register 为处理器寄存器。 <a href="#footnote-ref1" class="footnote-backref">↩︎</a></p></li></ol></section>',21)]))}const l=t(n,[["render",i]]),p=JSON.parse('{"path":"/linux/kernel/xv6.html","title":"XV6 (6.828)","lang":"zh-CN","frontmatter":{"title":"XV6 (6.828)","date":"2022-04-13T00:00:00.000Z","description":"Xv6: a simple, Unix-like teaching operating system. 1. Foreword and acknowledgements 1.1. RISC-V (risk-five) An open standard instruction set architecture (ISA) Open source A RI...","head":[["script",{"type":"application/ld+json"},"{\\"@context\\":\\"https://schema.org\\",\\"@type\\":\\"Article\\",\\"headline\\":\\"XV6 (6.828)\\",\\"image\\":[\\"\\"],\\"datePublished\\":\\"2022-04-13T00:00:00.000Z\\",\\"dateModified\\":\\"2025-04-09T07:31:38.000Z\\",\\"author\\":[{\\"@type\\":\\"Person\\",\\"name\\":\\"Someone\\",\\"url\\":\\"https://www.weigao.cc\\"}]}"],["meta",{"property":"og:url","content":"https://vueblog.weigao.cc/linux/kernel/xv6.html"}],["meta",{"property":"og:site_name","content":"weigao"}],["meta",{"property":"og:title","content":"XV6 (6.828)"}],["meta",{"property":"og:description","content":"Xv6: a simple, Unix-like teaching operating system. 1. Foreword and acknowledgements 1.1. RISC-V (risk-five) An open standard instruction set architecture (ISA) Open source A RI..."}],["meta",{"property":"og:type","content":"article"}],["meta",{"property":"og:locale","content":"zh-CN"}],["meta",{"property":"og:updated_time","content":"2025-04-09T07:31:38.000Z"}],["meta",{"property":"article:published_time","content":"2022-04-13T00:00:00.000Z"}],["meta",{"property":"article:modified_time","content":"2025-04-09T07:31:38.000Z"}]]},"git":{"createdTime":1649818942000,"updatedTime":1744183898000,"contributors":[{"name":"weigao chen","username":"","email":"weigao_1995@yeah.net","commits":1},{"name":"chenweigao","username":"chenweigao","email":"297859260@qq.com","commits":1,"url":"https://github.com/chenweigao"},{"name":"weigao","username":"weigao","email":"weigao.cwg","commits":1,"url":"https://github.com/weigao"}]},"readingTime":{"minutes":1.8,"words":540},"filePathRelative":"linux/kernel/xv6.md","excerpt":"<blockquote>\\n<p>Xv6: a simple, Unix-like teaching operating system.</p>\\n</blockquote>\\n<h2>1. Foreword and acknowledgements</h2>\\n<h3>1.1. RISC-V (risk-five)</h3>\\n<ol>\\n<li>An open standard instruction set architecture (ISA)</li>\\n<li>Open source</li>\\n<li>A RISC architecture, a load–store architecture;</li>\\n</ol>","autoDesc":true}');export{l as comp,p as data};
