
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.2.0
// timestamp : Wed Nov 18 05:39:15 2020 GMT
// usage     : riscv_ctg \
//                  -- cgf ('/scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/dataset.cgf', '/scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/rv32i.cgf') \
//                  -- xlen 32 \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the lui instruction of the RISC-V I extension for the lui covergroup.
// 
#include "compliance_model.h"
#include "arch_test.h"
RVTEST_ISA("RV32I")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*);def TEST_CASE_1=True;",lui)

RVTEST_SIGBASE( x5,signature_x5_1)

inst_0:
// rd==x1, imm_val == 0, imm_val==0
// opcode: lui ; dest:x1; immval:0
TEST_CASE(x9, x1, 0x0, x5, 0, lui x1,0)

inst_1:
// rd==x24, imm_val > 0, 
// opcode: lui ; dest:x24; immval:12
TEST_CASE(x9, x24, 0xc000, x5, 4, lui x24,12)

inst_2:
// rd==x4, imm_val == ((2**20)-1), 
// opcode: lui ; dest:x4; immval:1048575
TEST_CASE(x9, x4, 0xfffff000, x5, 8, lui x4,1048575)

inst_3:
// rd==x26, imm_val==3, 
// opcode: lui ; dest:x26; immval:3
TEST_CASE(x9, x26, 0x3000, x5, 12, lui x26,3)

inst_4:
// rd==x18, imm_val==349525, imm_val == 349525
// opcode: lui ; dest:x18; immval:349525
TEST_CASE(x9, x18, 0x55555000, x5, 16, lui x18,349525)

inst_5:
// rd==x31, imm_val==699050, imm_val == 699050
// opcode: lui ; dest:x31; immval:699050
TEST_CASE(x9, x31, 0xaaaaa000, x5, 20, lui x31,699050)

inst_6:
// rd==x8, imm_val==5, 
// opcode: lui ; dest:x8; immval:5
TEST_CASE(x9, x8, 0x5000, x5, 24, lui x8,5)

inst_7:
// rd==x13, imm_val==209715, 
// opcode: lui ; dest:x13; immval:209715
TEST_CASE(x9, x13, 0x33333000, x5, 28, lui x13,209715)

inst_8:
// rd==x30, imm_val==419430, 
// opcode: lui ; dest:x30; immval:419430
TEST_CASE(x9, x30, 0x66666000, x5, 32, lui x30,419430)

inst_9:
// rd==x27, imm_val==724, 
// opcode: lui ; dest:x27; immval:724
TEST_CASE(x9, x27, 0x2d4000, x5, 36, lui x27,724)

inst_10:
// rd==x20, imm_val==1023, 
// opcode: lui ; dest:x20; immval:1023
TEST_CASE(x9, x20, 0x3ff000, x5, 40, lui x20,1023)

inst_11:
// rd==x6, imm_val==2, imm_val == 2
// opcode: lui ; dest:x6; immval:2
TEST_CASE(x9, x6, 0x2000, x5, 44, lui x6,2)

inst_12:
// rd==x7, imm_val==349524, 
// opcode: lui ; dest:x7; immval:349524
TEST_CASE(x9, x7, 0x55554000, x5, 48, lui x7,349524)

inst_13:
// rd==x2, imm_val==699049, 
// opcode: lui ; dest:x2; immval:699049
TEST_CASE(x9, x2, 0xaaaa9000, x5, 52, lui x2,699049)

inst_14:
// rd==x12, imm_val==4, imm_val == 4
// opcode: lui ; dest:x12; immval:4
TEST_CASE(x9, x12, 0x4000, x5, 56, lui x12,4)

inst_15:
// rd==x21, imm_val==209714, 
// opcode: lui ; dest:x21; immval:209714
TEST_CASE(x9, x21, 0x33332000, x5, 60, lui x21,209714)

inst_16:
// rd==x15, imm_val==419429, 
// opcode: lui ; dest:x15; immval:419429
TEST_CASE(x9, x15, 0x66665000, x5, 64, lui x15,419429)

inst_17:
// rd==x3, imm_val==723, 
// opcode: lui ; dest:x3; immval:723
TEST_CASE(x9, x3, 0x2d3000, x5, 68, lui x3,723)

inst_18:
// rd==x29, imm_val==1022, 
// opcode: lui ; dest:x29; immval:1022
TEST_CASE(x9, x29, 0x3fe000, x5, 72, lui x29,1022)

inst_19:
// rd==x14, imm_val==349526, 
// opcode: lui ; dest:x14; immval:349526
TEST_CASE(x9, x14, 0x55556000, x5, 76, lui x14,349526)

inst_20:
// rd==x19, imm_val==699051, 
// opcode: lui ; dest:x19; immval:699051
TEST_CASE(x9, x19, 0xaaaab000, x5, 80, lui x19,699051)

inst_21:
// rd==x0, imm_val==6, 
// opcode: lui ; dest:x0; immval:6
TEST_CASE(x9, x0, 0x6000, x5, 84, lui x0,6)

inst_22:
// rd==x25, imm_val==209716, 
// opcode: lui ; dest:x25; immval:209716
TEST_CASE(x9, x25, 0x33334000, x5, 88, lui x25,209716)

inst_23:
// rd==x28, imm_val==419431, 
// opcode: lui ; dest:x28; immval:419431
TEST_CASE(x9, x28, 0x66667000, x5, 92, lui x28,419431)

inst_24:
// rd==x10, imm_val==725, 
// opcode: lui ; dest:x10; immval:725
TEST_CASE(x9, x10, 0x2d5000, x5, 96, lui x10,725)

inst_25:
// rd==x17, imm_val==1, imm_val == 1
// opcode: lui ; dest:x17; immval:1
TEST_CASE(x9, x17, 0x1000, x5, 100, lui x17,1)

inst_26:
// rd==x11, imm_val==1024, imm_val == 1024
// opcode: lui ; dest:x11; immval:1024
TEST_CASE(x9, x11, 0x400000, x5, 104, lui x11,1024)

inst_27:
// rd==x16, imm_val == 8, 
// opcode: lui ; dest:x16; immval:8
TEST_CASE(x9, x16, 0x8000, x5, 108, lui x16,8)

inst_28:
// rd==x22, imm_val == 16, 
// opcode: lui ; dest:x22; immval:16
TEST_CASE(x2, x22, 0x10000, x5, 112, lui x22,16)
RVTEST_SIGBASE( x1,signature_x1_0)

inst_29:
// rd==x9, imm_val == 32, 
// opcode: lui ; dest:x9; immval:32
TEST_CASE(x2, x9, 0x20000, x1, 0, lui x9,32)

inst_30:
// rd==x23, imm_val == 64, 
// opcode: lui ; dest:x23; immval:64
TEST_CASE(x2, x23, 0x40000, x1, 4, lui x23,64)

inst_31:
// rd==x5, imm_val == 128, 
// opcode: lui ; dest:x5; immval:128
TEST_CASE(x2, x5, 0x80000, x1, 8, lui x5,128)

inst_32:
// imm_val == 983039, 
// opcode: lui ; dest:x10; immval:983039
TEST_CASE(x2, x10, 0xeffff000, x1, 12, lui x10,983039)

inst_33:
// imm_val == 917503, 
// opcode: lui ; dest:x10; immval:917503
TEST_CASE(x2, x10, 0xdffff000, x1, 16, lui x10,917503)

inst_34:
// imm_val == 786431, 
// opcode: lui ; dest:x10; immval:786431
TEST_CASE(x2, x10, 0xbffff000, x1, 20, lui x10,786431)

inst_35:
// imm_val == 524287, 
// opcode: lui ; dest:x10; immval:524287
TEST_CASE(x2, x10, 0x7ffff000, x1, 24, lui x10,524287)

inst_36:
// imm_val == 256, 
// opcode: lui ; dest:x10; immval:256
TEST_CASE(x2, x10, 0x100000, x1, 28, lui x10,256)

inst_37:
// imm_val == 512, 
// opcode: lui ; dest:x10; immval:512
TEST_CASE(x2, x10, 0x200000, x1, 32, lui x10,512)

inst_38:
// imm_val == 2048, 
// opcode: lui ; dest:x10; immval:2048
TEST_CASE(x2, x10, 0x800000, x1, 36, lui x10,2048)

inst_39:
// imm_val == 4096, 
// opcode: lui ; dest:x10; immval:4096
TEST_CASE(x2, x10, 0x1000000, x1, 40, lui x10,4096)

inst_40:
// imm_val == 8192, 
// opcode: lui ; dest:x10; immval:8192
TEST_CASE(x2, x10, 0x2000000, x1, 44, lui x10,8192)

inst_41:
// imm_val == 16384, 
// opcode: lui ; dest:x10; immval:16384
TEST_CASE(x2, x10, 0x4000000, x1, 48, lui x10,16384)

inst_42:
// imm_val == 32768, 
// opcode: lui ; dest:x10; immval:32768
TEST_CASE(x2, x10, 0x8000000, x1, 52, lui x10,32768)

inst_43:
// imm_val == 65536, 
// opcode: lui ; dest:x10; immval:65536
TEST_CASE(x2, x10, 0x10000000, x1, 56, lui x10,65536)

inst_44:
// imm_val == 131072, 
// opcode: lui ; dest:x10; immval:131072
TEST_CASE(x2, x10, 0x20000000, x1, 60, lui x10,131072)

inst_45:
// imm_val == 262144, 
// opcode: lui ; dest:x10; immval:262144
TEST_CASE(x2, x10, 0x40000000, x1, 64, lui x10,262144)

inst_46:
// imm_val == 524288, 
// opcode: lui ; dest:x10; immval:524288
TEST_CASE(x2, x10, 0x80000000, x1, 68, lui x10,524288)

inst_47:
// imm_val == 1048574, 
// opcode: lui ; dest:x10; immval:1048574
TEST_CASE(x2, x10, 0xffffe000, x1, 72, lui x10,1048574)

inst_48:
// imm_val == 1048573, 
// opcode: lui ; dest:x10; immval:1048573
TEST_CASE(x2, x10, 0xffffd000, x1, 76, lui x10,1048573)

inst_49:
// imm_val == 1048571, 
// opcode: lui ; dest:x10; immval:1048571
TEST_CASE(x2, x10, 0xffffb000, x1, 80, lui x10,1048571)

inst_50:
// imm_val == 1048567, 
// opcode: lui ; dest:x10; immval:1048567
TEST_CASE(x2, x10, 0xffff7000, x1, 84, lui x10,1048567)

inst_51:
// imm_val == 1048559, 
// opcode: lui ; dest:x10; immval:1048559
TEST_CASE(x2, x10, 0xfffef000, x1, 88, lui x10,1048559)

inst_52:
// imm_val == 1048543, 
// opcode: lui ; dest:x10; immval:1048543
TEST_CASE(x2, x10, 0xfffdf000, x1, 92, lui x10,1048543)

inst_53:
// imm_val == 1048511, 
// opcode: lui ; dest:x10; immval:1048511
TEST_CASE(x2, x10, 0xfffbf000, x1, 96, lui x10,1048511)

inst_54:
// imm_val == 1048447, 
// opcode: lui ; dest:x10; immval:1048447
TEST_CASE(x2, x10, 0xfff7f000, x1, 100, lui x10,1048447)

inst_55:
// imm_val == 1048319, 
// opcode: lui ; dest:x10; immval:1048319
TEST_CASE(x2, x10, 0xffeff000, x1, 104, lui x10,1048319)

inst_56:
// imm_val == 1048063, 
// opcode: lui ; dest:x10; immval:1048063
TEST_CASE(x2, x10, 0xffdff000, x1, 108, lui x10,1048063)

inst_57:
// imm_val == 1047551, 
// opcode: lui ; dest:x10; immval:1047551
TEST_CASE(x2, x10, 0xffbff000, x1, 112, lui x10,1047551)

inst_58:
// imm_val == 1046527, 
// opcode: lui ; dest:x10; immval:1046527
TEST_CASE(x2, x10, 0xff7ff000, x1, 116, lui x10,1046527)

inst_59:
// imm_val == 1044479, 
// opcode: lui ; dest:x10; immval:1044479
TEST_CASE(x2, x10, 0xfefff000, x1, 120, lui x10,1044479)

inst_60:
// imm_val == 1040383, 
// opcode: lui ; dest:x10; immval:1040383
TEST_CASE(x2, x10, 0xfdfff000, x1, 124, lui x10,1040383)

inst_61:
// imm_val == 1032191, 
// opcode: lui ; dest:x10; immval:1032191
TEST_CASE(x2, x10, 0xfbfff000, x1, 128, lui x10,1032191)

inst_62:
// imm_val == 1015807, 
// opcode: lui ; dest:x10; immval:1015807
TEST_CASE(x2, x10, 0xf7fff000, x1, 132, lui x10,1015807)

inst_63:
// imm_val==6, 
// opcode: lui ; dest:x10; immval:6
TEST_CASE(x2, x10, 0x6000, x1, 136, lui x10,6)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x5_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x5_1:
    .fill 29*(XLEN/32),4,0xdeadbeef


signature_x1_0:
    .fill 35*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
