
*** Running vivado
    with args -log practice9_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source practice9_2.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source practice9_2.tcl -notrace
Command: synth_design -top practice9_2 -part xc7s75fgga484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Device 21-403] Loading part xc7s75fgga484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 54076
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'practice9_2' [C:/logic_circuit_experiment/week9_practice/xilinx/practice9_2.v:20]
INFO: [Synth 8-6157] synthesizing module 'mx_4bit_2x1' [C:/logic_circuit_experiment/week9_practice/xilinx/mx_4bit_2x1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mx_4bit_2x1' (1#1) [C:/logic_circuit_experiment/week9_practice/xilinx/mx_4bit_2x1.v:20]
INFO: [Synth 8-6157] synthesizing module 'b2seg' [C:/logic_circuit_experiment/week9_practice/xilinx/b2seg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'b2seg' (2#1) [C:/logic_circuit_experiment/week9_practice/xilinx/b2seg.v:20]
INFO: [Synth 8-6157] synthesizing module 'mx_2x1' [C:/logic_circuit_experiment/week9_practice/xilinx/mx_2x1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mx_2x1' (3#1) [C:/logic_circuit_experiment/week9_practice/xilinx/mx_2x1.v:20]
INFO: [Synth 8-6157] synthesizing module 'reg4' [C:/logic_circuit_experiment/week9_practice/xilinx/reg4.v:1]
INFO: [Synth 8-6157] synthesizing module 'PNU_DFF' [C:/logic_circuit_experiment/week9_practice/xilinx/PNU_DFF.v:9]
INFO: [Synth 8-6155] done synthesizing module 'PNU_DFF' (4#1) [C:/logic_circuit_experiment/week9_practice/xilinx/PNU_DFF.v:9]
INFO: [Synth 8-6157] synthesizing module 'PNU_MUX2' [C:/logic_circuit_experiment/week9_practice/xilinx/PNU_MUX2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'PNU_MUX2' (5#1) [C:/logic_circuit_experiment/week9_practice/xilinx/PNU_MUX2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'reg4' (6#1) [C:/logic_circuit_experiment/week9_practice/xilinx/reg4.v:1]
INFO: [Synth 8-6157] synthesizing module 'd2b' [C:/logic_circuit_experiment/week9_practice/xilinx/d2b.v:20]
INFO: [Synth 8-6155] done synthesizing module 'd2b' (7#1) [C:/logic_circuit_experiment/week9_practice/xilinx/d2b.v:20]
INFO: [Synth 8-6157] synthesizing module 'trigger' [C:/logic_circuit_experiment/week9_practice/xilinx/trigger.v:20]
INFO: [Synth 8-6155] done synthesizing module 'trigger' (8#1) [C:/logic_circuit_experiment/week9_practice/xilinx/trigger.v:20]
INFO: [Synth 8-6157] synthesizing module 'count4' [C:/logic_circuit_experiment/week9_practice/xilinx/count4.v:20]
INFO: [Synth 8-6155] done synthesizing module 'count4' (9#1) [C:/logic_circuit_experiment/week9_practice/xilinx/count4.v:20]
INFO: [Synth 8-6155] done synthesizing module 'practice9_2' (10#1) [C:/logic_circuit_experiment/week9_practice/xilinx/practice9_2.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.438 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1024.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'din[9]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[8]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[7]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[6]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[5]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[4]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[3]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[2]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[1]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[0]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[0]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[1]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[2]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[3]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[4]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[5]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[6]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[7]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[8]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din[9]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[6]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[5]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[4]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[3]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[2]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[1]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[0]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[0]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[1]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[2]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[3]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[4]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[5]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[6]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/practice9_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/practice9_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1031.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1031.207 ; gain = 6.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s75fgga484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1031.207 ; gain = 6.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1031.207 ; gain = 6.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1031.207 ; gain = 6.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 140 (col length:80)
BRAMs: 180 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.207 ; gain = 6.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.207 ; gain = 6.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.207 ; gain = 6.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1037.773 ; gain = 13.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1044.559 ; gain = 20.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1044.559 ; gain = 20.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1044.559 ; gain = 20.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1044.559 ; gain = 20.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1044.559 ; gain = 20.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1044.559 ; gain = 20.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     7|
|4     |LUT4 |     7|
|5     |LUT5 |     3|
|6     |LUT6 |     8|
|7     |FDCE |    20|
|8     |IBUF |    12|
|9     |OBUF |    15|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1044.559 ; gain = 20.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1044.559 ; gain = 13.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1044.559 ; gain = 20.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1044.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 34 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1052.797 ; gain = 28.359
INFO: [Common 17-1381] The checkpoint 'C:/logic_circuit_experiment/week9_practice/xilinx/project/project.runs/synth_1/practice9_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file practice9_2_utilization_synth.rpt -pb practice9_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 20:16:20 2023...
