#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 26 10:07:35 2022
# Process ID: 2017
# Current directory: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur
# Command line: vivado
# Log file: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/vivado.log
# Journal file: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/rhachemi/Bureau/TD_ArchiMat/TD_ArchiMat.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
open_project /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6158.895 ; gain = 94.430 ; free physical = 12788 ; free virtual = 23449
update_compile_order -fileset sources_1
set_property top Test_CD [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu May 26 10:24:10 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu May 26 10:33:58 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu May 26 10:36:25 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu May 26 10:39:07 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu May 26 10:40:55 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu May 26 10:43:15 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu May 26 10:45:05 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu May 26 10:48:17 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu May 26 10:49:50 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu May 26 10:50:36 2022] Launched impl_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_CD
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] cd remains a black-box since it has no binding entity [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd:68]
ERROR: [VRFC 10-664] expression has 4 elements ; expected 8 [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd:86]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_cd in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6584.848 ; gain = 0.000 ; free physical = 9885 ; free virtual = 21849
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_CD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] cd remains a black-box since it has no binding entity [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd:67]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd:87]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_cd in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BMI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BMI
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CheminDeDonnees
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/MB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BMD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_CD
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 8 [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_cd in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_CD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal op expects 8 [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd:71]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_cd in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_CD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:129]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.BMD [bmd_default]
Compiling architecture behavioral of entity xil_defaultlib.BMI [bmi_default]
Compiling architecture behavioral of entity xil_defaultlib.CheminDeDonnees [chemindedonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.test_cd
Built simulation snapshot Test_CD_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim/xsim.dir/Test_CD_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 26 10:55:34 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 6624.863 ; gain = 0.000 ; free physical = 9817 ; free virtual = 21837
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_CD_behav -key {Behavioral:sim_1:Functional:Test_CD} -tclbatch {Test_CD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_CD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_CD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 6683.668 ; gain = 58.805 ; free physical = 9773 ; free virtual = 21802
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu May 26 11:01:09 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CheminDeDonnees
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:129]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.BMD [bmd_default]
Compiling architecture behavioral of entity xil_defaultlib.BMI [bmi_default]
Compiling architecture behavioral of entity xil_defaultlib.CheminDeDonnees [chemindedonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.test_cd
Built simulation snapshot Test_CD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_CD_behav -key {Behavioral:sim_1:Functional:Test_CD} -tclbatch {Test_CD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_CD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_CD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu May 26 11:09:38 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CheminDeDonnees
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:129]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.BMD [bmd_default]
Compiling architecture behavioral of entity xil_defaultlib.BMI [bmi_default]
Compiling architecture behavioral of entity xil_defaultlib.CheminDeDonnees [chemindedonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.test_cd
Built simulation snapshot Test_CD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_CD_behav -key {Behavioral:sim_1:Functional:Test_CD} -tclbatch {Test_CD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_CD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 32 out of bound 0 to 31
Time: 310 ns  Iteration: 2  Process: /Test_CD/Label_CD/Label_bmi/line__50
  File: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BMI.vhd

HDL Line: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BMI.vhd:50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_CD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu May 26 11:15:36 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BMI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BMI
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:129]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.BMD [bmd_default]
Compiling architecture behavioral of entity xil_defaultlib.BMI [bmi_default]
Compiling architecture behavioral of entity xil_defaultlib.CheminDeDonnees [chemindedonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.test_cd
Built simulation snapshot Test_CD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_CD_behav -key {Behavioral:sim_1:Functional:Test_CD} -tclbatch {Test_CD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_CD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_CD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu May 26 11:18:01 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BMI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BMI
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:129]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.BMD [bmd_default]
Compiling architecture behavioral of entity xil_defaultlib.BMI [bmi_default]
Compiling architecture behavioral of entity xil_defaultlib.CheminDeDonnees [chemindedonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.test_cd
Built simulation snapshot Test_CD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_CD_behav -key {Behavioral:sim_1:Functional:Test_CD} -tclbatch {Test_CD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_CD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_CD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu May 26 11:23:28 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CheminDeDonnees
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_CD
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:129]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.BMD [bmd_default]
Compiling architecture behavioral of entity xil_defaultlib.BMI [bmi_default]
Compiling architecture behavioral of entity xil_defaultlib.CheminDeDonnees [chemindedonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.test_cd
Built simulation snapshot Test_CD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_CD_behav -key {Behavioral:sim_1:Functional:Test_CD} -tclbatch {Test_CD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_CD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_CD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu May 26 11:28:13 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/MB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BMD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:129]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.BMD [bmd_default]
Compiling architecture behavioral of entity xil_defaultlib.BMI [bmi_default]
Compiling architecture behavioral of entity xil_defaultlib.CheminDeDonnees [chemindedonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.test_cd
Built simulation snapshot Test_CD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_CD_behav -key {Behavioral:sim_1:Functional:Test_CD} -tclbatch {Test_CD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source Test_CD.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu May 26 11:29:10 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:129]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_CD_behav -key {Behavioral:sim_1:Functional:Test_CD} -tclbatch {Test_CD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_CD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_CD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd} 179
add_bp {/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd} 178
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu May 26 11:32:46 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
step
Stopped at time : 1005 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd" Line 80
step
Stopped at time : 1005 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd" Line 81
step
Stopped at time : 1005 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BR.vhd" Line 66
step
Stopped at time : 1005 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/MB.vhd" Line 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:129]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_CD_behav -key {Behavioral:sim_1:Functional:Test_CD} -tclbatch {Test_CD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_CD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 178
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_CD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 181
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu May 26 11:34:55 2022] Launched synth_1...
Run output will be captured here: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_CD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_CD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CheminDeDonnees
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 82d0cde0ff5c46bda809e1035289a6fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_CD_behav xil_defaultlib.Test_CD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:129]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.BMD [bmd_default]
Compiling architecture behavioral of entity xil_defaultlib.BMI [bmi_default]
Compiling architecture behavioral of entity xil_defaultlib.CheminDeDonnees [chemindedonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.test_cd
Built simulation snapshot Test_CD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_CD_behav -key {Behavioral:sim_1:Functional:Test_CD} -tclbatch {Test_CD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_CD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 178
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_CD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 181
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 185
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 186
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 187
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 190
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 191
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 192
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 198
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 199
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 200
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 203
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 204
step
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 205
run all
Stopped at time : 10 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 178
run all
Stopped at time : 20 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 178
run all
Stopped at time : 30 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 178
run all
Stopped at time : 40 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 178
run all
Stopped at time : 50 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 178
run all
Stopped at time : 60 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 178
run all
Stopped at time : 70 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 178
add_bp {/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd} 171
remove_bps -file {/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd} -line 178
remove_bps -file {/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd} -line 179
run all
Stopped at time : 75 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 80 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 85 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 90 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 95 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 100 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 105 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 110 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 115 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 120 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 125 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 130 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 135 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 140 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 145 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 150 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 155 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 160 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 165 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 170 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 175 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 180 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 185 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 190 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 195 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 200 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 205 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 210 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 215 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 220 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 225 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
add_bp {/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd} 178
run all
Stopped at time : 230 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 230 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 178
add_bp {/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd} 181
add_bp {/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd} 179
run all
Stopped at time : 230 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 181
run all
Stopped at time : 235 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 240 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 240 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 178
run all
Stopped at time : 240 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 181
run all
Stopped at time : 245 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 250 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 250 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 178
run all
Stopped at time : 250 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 181
run all
Stopped at time : 255 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
restart
INFO: [Simtcl 6-17] Simulation restarted
remove_bps -file {/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd} -line 179
remove_bps -file {/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd} -line 178
remove_bps -file {/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd} -line 181
run all
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 5 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 0 fs : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 5 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 10 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 15 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 20 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 25 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 30 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 35 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 40 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 45 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 50 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 55 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 60 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 65 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 70 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 75 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 80 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 85 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 90 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 95 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 100 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 105 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 110 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
run all
Stopped at time : 115 ns : File "/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd" Line 171
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 26 12:00:30 2022...
