{"coursehistories": {"path": "/coursehistories/4194"}, "description": "Laboratory for CSE 371. In this laboratory section, students gain experience with digital design techniques by designing and implementing actual circuits using Verilog HDL and FPGAs. Five assignments culminate in the design and simulation of a complete 16-bit integer pipelined CPU. \n\n", "semester": "2009A", "name": "COMP ORG & DESIGN LAB", "reviews": {"path": "/courses/15506/reviews", "values": [{"ratings": {"rAmountLearned": "3.13", "rDifficulty": "3.47", "rStimulateInterest": "2.78", "rRecommendMajor": "3.47", "rCourseQuality": "2.85", "rWorkRequired": "3.53", "rInstructorAccess": "3.25", "rReadingsValue": "2.21", "rRecommendNonMajor": "1.16", "rCommAbility": "2.84", "rInstructorQuality": "3.24"}, "section": {"name": "COMP ORG & DESIGN LAB", "sectionnum": "101", "primary_alias": "CIS-372-101", "path": "/courses/15506/sections/101", "id": "15506-101", "aliases": ["CIS-372-101"]}, "comments": "", "num_students": 38, "path": "/courses/15506/sections/101/reviews/1322-AMIR-ROTH", "instructor": {"path": "/instructors/1322-AMIR-ROTH", "first_name": "AMIR", "last_name": "ROTH", "id": "1322-AMIR-ROTH", "name": "AMIR ROTH"}, "num_reviewers": 34, "id": "15506-101-1322-AMIR-ROTH"}]}, "credits": null, "primary_alias": "CIS-372", "path": "/courses/15506", "sections": {"path": "/courses/15506/sections", "values": [{"name": "COMP ORG & DESIGN LAB", "sectionnum": "101", "primary_alias": "CIS-372-101", "path": "/courses/15506/sections/101", "id": "15506-101", "aliases": ["CIS-372-101"]}]}, "id": 15506, "aliases": ["CIS-372"]}