# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../initial_implemenation.gen/sources_1/ip/xbip_multadd_0_2/sim/xbip_multadd_0.vhd" \
"../../../../initial_implemenation.srcs/sources_1/new/IPs.vhd" \
"../../../../initial_implemenation.srcs/sim_1/new/DFTtest.vhd" \

# Do not sort compile order
nosort
