"use strict";(globalThis.webpackChunkportfolio_edu_lab=globalThis.webpackChunkportfolio_edu_lab||[]).push([[6820],{8453(e,t,n){n.d(t,{R:()=>o,x:()=>a});var i=n(6540);const r={},s=i.createContext(r);function o(e){const t=i.useContext(s);return i.useMemo(function(){return"function"==typeof e?e(t):{...t,...e}},[t,e])}function a(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:o(e.components),i.createElement(s.Provider,{value:t},e.children)}},9941(e,t,n){n.r(t),n.d(t,{assets:()=>c,contentTitle:()=>a,default:()=>h,frontMatter:()=>o,metadata:()=>i,toc:()=>l});const i=JSON.parse('{"id":"edulab-synthesis-engine/software-architecture","title":"Software Architecture","description":"Coming soon: Code structure, state machines, and DSP implementation.","source":"@site/docs/edulab-synthesis-engine/software-architecture.md","sourceDirName":"edulab-synthesis-engine","slug":"/edulab-synthesis-engine/software-architecture","permalink":"/portfolio_eduLAB/projects/edulab-synthesis-engine/software-architecture","draft":false,"unlisted":false,"tags":[],"version":"current","sidebarPosition":3,"frontMatter":{"sidebar_position":3,"title":"Software Architecture"},"sidebar":"projectsSidebar","previous":{"title":"Hardware Design","permalink":"/portfolio_eduLAB/projects/edulab-synthesis-engine/hardware-design"},"next":{"title":"Build Guide","permalink":"/portfolio_eduLAB/projects/edulab-synthesis-engine/build-guide"}}');var r=n(4848),s=n(8453);const o={sidebar_position:3,title:"Software Architecture"},a="Software Architecture",c={},l=[{value:"Overview",id:"overview",level:2},{value:"System Architecture",id:"system-architecture",level:2},{value:"DSP Implementation",id:"dsp-implementation",level:2},{value:"State Machines",id:"state-machines",level:2}];function d(e){const t={h1:"h1",h2:"h2",header:"header",li:"li",p:"p",ul:"ul",...(0,s.R)(),...e.components};return(0,r.jsxs)(r.Fragment,{children:[(0,r.jsx)(t.header,{children:(0,r.jsx)(t.h1,{id:"software-architecture",children:"Software Architecture"})}),"\n",(0,r.jsx)(t.p,{children:"Coming soon: Code structure, state machines, and DSP implementation."}),"\n",(0,r.jsx)(t.h2,{id:"overview",children:"Overview"}),"\n",(0,r.jsx)(t.p,{children:"This section will cover the software architecture of the eduLAB Synthesis Engine, including:"}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"Code structure and organization"}),"\n",(0,r.jsx)(t.li,{children:"State machine design"}),"\n",(0,r.jsx)(t.li,{children:"DSP algorithms and implementation"}),"\n",(0,r.jsx)(t.li,{children:"Real-time performance considerations"}),"\n",(0,r.jsx)(t.li,{children:"API documentation"}),"\n"]}),"\n",(0,r.jsx)(t.h2,{id:"system-architecture",children:"System Architecture"}),"\n",(0,r.jsx)(t.p,{children:"[System architecture coming soon]"}),"\n",(0,r.jsx)(t.h2,{id:"dsp-implementation",children:"DSP Implementation"}),"\n",(0,r.jsx)(t.p,{children:"[DSP implementation coming soon]"}),"\n",(0,r.jsx)(t.h2,{id:"state-machines",children:"State Machines"}),"\n",(0,r.jsx)(t.p,{children:"[State machine design coming soon]"})]})}function h(e={}){const{wrapper:t}={...(0,s.R)(),...e.components};return t?(0,r.jsx)(t,{...e,children:(0,r.jsx)(d,{...e})}):d(e)}}}]);