INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Codes/verilog-vivado/D_Latch/D_Latch.srcs/sources_1/new/d_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Codes/verilog-vivado/D_Latch/D_Latch.srcs/sim_1/new/tb_d_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_d_latch
