{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1909, "design__instance__area": 15616.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013448913814499974, "power__switching__total": 0.0006659223581664264, "power__leakage__total": 1.432625751363048e-08, "power__total": 0.0020108281169086695, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.684143427940251, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.8253757910755608, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32249503980094146, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.6716601909206181, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.322495, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.507608, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.5626711478229802, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.2747887550835726, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8203911115986224, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.034347192728839, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -75.50500172140084, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.034347192728839, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.894771, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.825433, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.3442652094174893, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.2578345387950238, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11472145780280862, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.889095378041498, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.114721, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.740275, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 10, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.5969692686927424, "clock__skew__worst_setup": 1.2437258241990656, "timing__hold__ws": 0.11195106269995811, "timing__setup__ws": -4.248056249229089, "timing__hold__tns": 0, "timing__setup__tns": -81.10968481988685, "timing__hold__wns": 0, "timing__setup__wns": -4.248056249229089, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.111951, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 89, "timing__setup_r2r__ws": 2.747378, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1909, "design__instance__area__stdcell": 15616.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.805018, "design__instance__utilization__stdcell": 0.805018, "design__rows": 51, "design__rows:unithd": 51, "design__sites": 15504, "design__sites:unithd": 15504, "design__instance__count__class:buffer": 258, "design__instance__count__class:inverter": 38, "design__instance__count__class:sequential_cell": 190, "design__instance__count__class:multi_input_combinational_cell": 829, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8661902, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 37762.7, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 295, "design__instance__count__class:clock_buffer": 17, "design__instance__count__class:clock_inverter": 15, "design__instance__count__setup_buffer": 31, "design__instance__count__hold_buffer": 40, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 2, "design__instance__count__class:antenna_cell": 2, "route__net": 1734, "route__net__special": 2, "route__drc_errors__iter:1": 812, "route__wirelength__iter:1": 43277, "route__drc_errors__iter:2": 504, "route__wirelength__iter:2": 42795, "route__drc_errors__iter:3": 420, "route__wirelength__iter:3": 42658, "route__drc_errors__iter:4": 47, "route__wirelength__iter:4": 42506, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 42503, "route__drc_errors": 0, "route__wirelength": 42503, "route__vias": 11510, "route__vias__singlecut": 11510, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 377.07, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.6672774743846561, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.8003496980581866, "timing__hold__ws__corner:min_tt_025C_1v80": 0.319482782605336, "timing__setup__ws__corner:min_tt_025C_1v80": 1.789719534341364, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.319483, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.557145, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.5312695989063858, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.2287642362514695, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8305836253867601, "timing__setup__ws__corner:min_ss_100C_1v60": -3.828389269516528, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -70.40913829038305, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.828389269516528, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.894539, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.902533, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.33303857836381767, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.2437258241990656, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11195106269995811, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.9542925608726973, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.111951, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.703468747609551, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.8454465145046757, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3247481819819902, "timing__setup__ws__corner:max_tt_025C_1v80": 1.550872807406609, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.324748, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.464515, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.5969692686927424, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.337537229942405, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8096943344984384, "timing__setup__ws__corner:max_ss_100C_1v60": -4.248056249229089, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -81.10968481988685, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.248056249229089, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.898412, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 31, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.747378, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.35734063941520555, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.2708280343312055, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11673434771453367, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.8123243418958546, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.116734, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.713307, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79873, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79964, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0012741, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00115031, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000341955, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00115031, "design_powergrid__voltage__worst": 0.00115031, "design_powergrid__voltage__worst__net:VPWR": 1.79873, "design_powergrid__drop__worst": 0.0012741, "design_powergrid__drop__worst__net:VPWR": 0.0012741, "design_powergrid__voltage__worst__net:VGND": 0.00115031, "design_powergrid__drop__worst__net:VGND": 0.00115031, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000365, "ir__drop__worst": 0.00127, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}