`default_nettype none
module top_module(
    input clk,
    input areset,
    input load,
    input ena,
    input [3:0] data,
    output reg [3:0] q
);

    // the load input has higher priority.
    always @(posedge clk or posedge areset) begin
        if(areset) begin
            q <= 4'h0;
        end
        else if (load)begin
            q <= data;
        end
        else if(ena) begin
            q <= {1'b0, q[3:1]};
        end
        else begin
        end
    end

endmodule