  Setting attribute of root '/': 'stdout_log' = genus.log.23-01-26_22-01
  Setting attribute of root '/': 'command_log' = genus.cmd.23-01-26_22-01
WARNING: This version of the tool is 1150 days old.
@genus:root: 1> set top_design fifo1_sramb
fifo1_sramb
@genus:root: 2> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 22:20:27 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 22:20:27 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 22:20:27 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library

Threads Configured:8
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 1441)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 1881)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 2321)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 2761)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 3201)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 3641)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 4081)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 4961)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 4521)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW32x50' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 5401)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW32x50'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 24401 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 24402 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 24403 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW512x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 6281)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW512x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW512x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 5841)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW512x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW512x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 6721)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW512x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW64x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 7601)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW64x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 7161)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW64x34' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 8041)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x34'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW64x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 8481)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM2RW128x16' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 8921)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM2RW128x16'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM2RW128x4' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 10641)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM2RW128x4'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM2RW128x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 9781)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM2RW128x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 36
  Missing clock pin in the sequential cell. [LBR-525]: 38
  Missing a function attribute in the output pin definition. [LBR-518]: 76
  An attribute is used before it is defined. [LBR-511]: 12
  An unsupported construct was detected in this library. [LBR-40]: 54
  ********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32sram_ss0p95v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sram_ss0p95v125c.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
        : The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 22:20:28 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 22:20:28 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
        : Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 22:20:28 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.8
set wclk_period 0.8
@file(fifo1_sramb.sdc) 19: set rclk_period 0.8
set rclk_period 0.8
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk 
create_clock -name "wclk" -period $wclk_period  wclk 
@file(fifo1_sramb.sdc) 25: create_clock -name "rclk" -period $rclk_period rclk 
create_clock -name "rclk" -period $rclk_period rclk 
@file(fifo1_sramb.sdc) 28: create_clock -name "wclk2x" -period $wclk2x_period wclk2x 
create_clock -name "wclk2x" -period $wclk2x_period wclk2x 
@file(fifo1_sramb.sdc) 30: set_false_path -from [get_clocks wclk] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 31: set_false_path -from [get_clocks rclk] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 33: set_input_delay -max -clock wclk 0.6 [get_ports "winc"]
set_input_delay -max -clock wclk 0.6 [get_ports "winc"]
@file(fifo1_sramb.sdc) 34: set_input_delay -max -clock rclk 0.7 [get_ports "rinc"]
set_input_delay -max -clock rclk 0.7 [get_ports "rinc"]
@file(fifo1_sramb.sdc) 35: set_input_delay -max -clock wclk2x 0.7 [get_ports "wdata_in*"]
set_input_delay -max -clock wclk2x 0.7 [get_ports "wdata_in*"]
@file(fifo1_sramb.sdc) 37: set_input_delay -min -clock wclk 0.4 [get_ports "winc"]
set_input_delay -min -clock wclk 0.4 [get_ports "winc"]
@file(fifo1_sramb.sdc) 38: set_input_delay -min -clock rclk 0.5 [get_ports "rinc"]
set_input_delay -min -clock rclk 0.5 [get_ports "rinc"]
@file(fifo1_sramb.sdc) 39: set_input_delay -min -clock wclk2x 0.5 [get_ports "wdata_in*"]
set_input_delay -min -clock wclk2x 0.5 [get_ports "wdata_in*"]
@file(fifo1_sramb.sdc) 40: set_driving_cell -lib_cell  NBUFFX2_RVT [remove_from_collection [get_ports -filter "direction==in"] [get_ports "rclk wclk wclk2x"]]
set_driving_cell -lib_cell  NBUFFX2_RVT [remove_from_collection [get_ports -filter "direction==in"] [get_ports "rclk wclk wclk2x"]]
@file(fifo1_sramb.sdc) 42: set_output_delay -max -clock wclk 0.7 [get_ports "wfull"]
set_output_delay -max -clock wclk 0.7 [get_ports "wfull"]
@file(fifo1_sramb.sdc) 43: set_output_delay -max -clock rclk 0.7  [get_ports "rempty"] 
set_output_delay -max -clock rclk 0.7  [get_ports "rempty"] 
@file(fifo1_sramb.sdc) 44: set_output_delay -max -clock wclk2x 0.5 [get_ports "rdata*"]
set_output_delay -max -clock wclk2x 0.5 [get_ports "rdata*"]
@file(fifo1_sramb.sdc) 46: set_output_delay -min -clock wclk 0.5 [get_ports "wfull"]
set_output_delay -min -clock wclk 0.5 [get_ports "wfull"]
@file(fifo1_sramb.sdc) 47: set_output_delay -min -clock rclk 0.5  [get_ports "rempty"] 
set_output_delay -min -clock rclk 0.5  [get_ports "rempty"] 
@file(fifo1_sramb.sdc) 48: set_output_delay -min -clock wclk2x 0.3 [get_ports "rdata*"]
set_output_delay -min -clock wclk2x 0.3 [get_ports "rdata*"]
@file(fifo1_sramb.sdc) 51: set_load 0.02 [get_ports -filter "direction==out"]
set_load 0.02 [get_ports -filter "direction==out"]
@file(fifo1_sramb.sdc) 53: set_clock_latency 0.4 [get_ports "rclk wclk wclk2x"]
set_clock_latency 0.4 [get_ports "rclk wclk wclk2x"]
@file(fifo1_sramb.sdc) 54: set_clock_transition 0.2 [get_clocks "rclk wclk wclk2x"]
set_clock_transition 0.2 [get_clocks "rclk wclk wclk2x"]
@file(fifo1_sramb.sdc) 55: set_clock_uncertainty -setup 0.04 [get_ports "rclk wclk wclk2x"]
set_clock_uncertainty -setup 0.04 [get_ports "rclk wclk wclk2x"]
@file(fifo1_sramb.sdc) 56: set_input_transition -min 0.2 [get_ports "rclk wclk wclk2x"]
set_input_transition -min 0.2 [get_ports "rclk wclk wclk2x"]
@file(fifo1_sramb.sdc) 57: set_input_transition -max 0.2 [get_ports "rclk wclk wclk2x"]
set_input_transition -max 0.2 [get_ports "rclk wclk wclk2x"]
@file(fifo1_sramb.sdc) 58: set_clock_uncertainty -hold 0.04 [get_ports "rclk wclk wclk2x"]
set_clock_uncertainty -hold 0.04 [get_ports "rclk wclk wclk2x"]
@file(fifo1_sramb.sdc) 69: group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
@file(fifo1_sramb.sdc) 70: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 71: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 66: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 68: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:29 (Jan26) |  183.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.029s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                        Message Text                                          |
------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity    |
|             |        |      | list.                                                                                        |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth         |
|             |        |      | mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments |
|             |        |      | inferred by the tool. For example, in case of enum declaration without value, the tool will  |
|             |        |      | implicitly assign value to the enum variables. It also issues the warning for any bitwidth   |
|             |        |      | mismatch that appears in this implicit assignment.                                           |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                         |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                     |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements |
|             |        |      | or conditional expressions for decision statements.                                          |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                          |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                         |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                      |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.            |
| CHNM-102    |Info    |  468 |Changed names successfully.                                                                   |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.                                                          |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure      |
|             |        |      | compatibility with future releases, update your script to use new option.                    |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV        |
|             |        |      | wrapper module.                                                                              |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of      |
|             |        |      | change_name need to be updated manually in the written out SV wrapper module.                |
| CHNM-110    |Warning |   66 |Failed to change names.                                                                       |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui)                                    |
|             |        |      | or 'set_db ui_respects_preserve false'(common_ui)                                            |
|             |        |      | to allow name changes on preserved objects.                                                  |
| CWD-19      |Info    |   14 |An implementation was inferred.                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                               |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                         |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                           |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                      |
| ELABUTL-132 |Info    |    8 |Unused instance port.                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the |
|             |        |      | design intent.                                                                               |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections |
|             |        |      | so a hierarchical instance does not drive any primary outputs anymore. To see the list of    |
|             |        |      | deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the  |
|             |        |      | message is truncated set the message attribute 'truncate' to false to see the complete list. |
|             |        |      | To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to    |
|             |        |      | 'false' or 'preserve' instance attribute to 'true'.                                          |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and                |
|             |        |      | 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance     |
|             |        |      | attribute to 'false'.                                                                        |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell.                                               |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not    |
|             |        |      | recommended to mix combinational arcs with sequential arcs in a sequential cell.             |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                               |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.    |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                      |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                                                              |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.            |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.                                                            |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                      |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                                                              |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                       |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                              |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the      |
|             |        |      | library cell will be treated as a timing model.                                              |
| LBR-40      |Info    |   54 |An unsupported construct was detected in this library.                                        |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are    |
|             |        |      | not actually required.                                                                       |
| LBR-41      |Info    | 1424 |An output library pin lacks a function attribute.                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered |
|             |        |      | as a timing-model (because one of its outputs does not have a valid function.                |
| LBR-412     |Info    |    4 |Created nominal operating condition.                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in |
|             |        |      | the library source (via nom_process,nom_voltage and nom_temperature respectively)            |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                |
| LBR-511     |Warning |   12 |An attribute is used before it is defined.                                                    |
| LBR-518     |Info    |   76 |Missing a function attribute in the output pin definition.                                    |
| LBR-525     |Warning |   38 |Missing clock pin in the sequential cell.                                                     |
|             |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells    |
|             |        |      | require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or  |
|             |        |      | that the clock pin has a 'clocked_on' attribute.                                             |
| LBR-526     |Warning |   36 |Missing sequential block in the sequential cell.                                              |
| LBR-64      |Warning |   16 |Malformed test_cell.                                                                          |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An  |
|             |        |      | inconsistency between the two may exist.                                                     |
| LBR-76      |Warning |   12 |Detected both combinational and sequential timing arcs in a library cell. This might prevent  |
|             |        |      | the tool from using this cell for technology mapping. The tool will treat it as unusable.    |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output |
|             |        |      | function are defined correctly. Even if the cell intends to have dual-functionality, it      |
|             |        |      | cannot be unmapped or automatically inferred.                                                |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.                                                      |
|             |        |      |Add the missing output pin(s)                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e.         |
|             |        |      | unusable. Timing_model means that the cell does not have any defined function. If there is   |
|             |        |      | no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be  |
|             |        |      | marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will    |
|             |        |      | not be picked up from the library for synthesis. If you query the attribute                  |
|             |        |      | 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note:    |
|             |        |      | The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will |
|             |        |      | depend upon the output function defined in the pin group (output pin)                        |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.           |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                  |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                 |
| TUI-31      |Warning |    2 |Obsolete command.                                                                             |
|             |        |      |This command is no longer supported.                                                          |
------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 60 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack: -2064 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack: -9232 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'INTERNAL' target slack:  -154 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 3.3751130000000007
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:29 (Jan26) |  183.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:03(00:00:02) | 100.0(100.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:29 (Jan26) |  183.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:03(00:00:02) | 100.0(100.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       462    371412       292
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       706    371820       292
##>G:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 73: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus.tcl) 75: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 85: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:29 (Jan26) |  183.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:03(00:00:02) | 100.0( 66.7) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:01) |   0.0( 33.3) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:29 (Jan26) |  183.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:03(00:00:02) | 100.0( 66.7) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:01) |   0.0( 33.3) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack: -2064 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack: -9232 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'INTERNAL' target slack:  -112 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               371089   -11532 
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[4] --> wdata_reg_4_/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS             -9232    -9231      +0%      400 
       OUTPUTS             -2064    -2047      +1%      400     (launch clock period: 800)
      INTERNAL              -112     -254     -16%      800 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack: -2047 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack: -9231 ps
Target path end-point (Pin: wdata_reg_2_/D (DFFARX1_RVT/D))

Cost Group 'INTERNAL' target slack:  -247 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                           Message Text                                             |
------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                   |
|          |     |      |All computed switching activities are removed.                                                      |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                        |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                  |
| SYNTH-4  |Info |    1 |Mapping.                                                                                            |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                        |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)               |
|          |     |      | design, if there exists any.                                                                       |
------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              371063   -11492 
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS             -9231    -9231      +0%      400 
       OUTPUTS             -2047    -2047      +0%      400     (launch clock period: 800)
      INTERNAL              -247     -214      +3%      800 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 5, CPU_Time 5.741874000000001
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:29 (Jan26) |  183.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:03(00:00:02) |  37.0( 25.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:01) |   0.0( 12.5) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:34) |  00:00:05(00:00:05) |  63.0( 62.5) |   22:20:37 (Jan26) |  314.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1_sramb/fv_map.fv.json' for netlist 'fv/fifo1_sramb/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:29 (Jan26) |  183.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:03(00:00:02) |  33.4( 20.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:01) |   0.0( 10.0) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:34) |  00:00:05(00:00:05) |  56.8( 50.0) |   22:20:37 (Jan26) |  314.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:36) |  00:00:01(00:00:02) |   9.9( 20.0) |   22:20:39 (Jan26) |  314.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.012770000000003279
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:29 (Jan26) |  183.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:03(00:00:02) |  33.4( 20.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:01) |   0.0( 10.0) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:34) |  00:00:05(00:00:05) |  56.8( 50.0) |   22:20:37 (Jan26) |  314.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:36) |  00:00:01(00:00:02) |   9.9( 20.0) |   22:20:39 (Jan26) |  314.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:36) |  00:00:00(00:00:00) |  -0.1(  0.0) |   22:20:39 (Jan26) |  314.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:29 (Jan26) |  183.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:03(00:00:02) |  33.4( 20.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:01) |   0.0( 10.0) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:34) |  00:00:05(00:00:05) |  56.8( 50.0) |   22:20:37 (Jan26) |  314.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:36) |  00:00:01(00:00:02) |   9.9( 20.0) |   22:20:39 (Jan26) |  314.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:36) |  00:00:00(00:00:00) |  -0.1(  0.0) |   22:20:39 (Jan26) |  314.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:39 (Jan26) |  314.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                371063   -11492   -858142    232128    30707
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               371063   -11492   -858142    232128    30707
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371082   -11473   -858216    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371084   -11467   -858065    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        61  (        4 /        4 )  0.07
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        51  (        0 /        0 )  0.00
    plc_st_fence        51  (        0 /        0 )  0.00
        plc_star        51  (        0 /        0 )  0.00
      plc_laf_st        51  (        0 /        0 )  0.00
 plc_laf_st_fence        51  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        60  (        2 /       13 )  0.08
   plc_laf_lo_st        56  (        0 /        0 )  0.00
       plc_lo_st        56  (        0 /        0 )  0.00
        mb_split        56  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 371084   -11467   -858065    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 371085   -11464   -857666    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 371085   -11464   -857666    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       265  (       12 /       16 )  0.28
   plc_laf_lo_st       253  (        0 /        0 )  0.00
       plc_lo_st       253  (        0 /        0 )  0.00
            fopt       253  (        0 /        0 )  0.01
       crit_dnsz       258  (       20 /       38 )  0.31
             dup       233  (        3 /        5 )  0.07
        setup_dn       230  (        0 /        0 )  0.00
        mb_split       230  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9781130000000005
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:29 (Jan26) |  183.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:03(00:00:02) |  30.5( 18.2) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:01) |   0.0(  9.1) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:34) |  00:00:05(00:00:05) |  51.8( 45.5) |   22:20:37 (Jan26) |  314.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:36) |  00:00:01(00:00:02) |   9.0( 18.2) |   22:20:39 (Jan26) |  314.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:36) |  00:00:00(00:00:00) |  -0.1(  0.0) |   22:20:39 (Jan26) |  314.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:39 (Jan26) |  314.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:37) |  00:00:00(00:00:01) |   8.8(  9.1) |   22:20:40 (Jan26) |  314.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:29 (Jan26) |  183.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:03(00:00:02) |  30.5( 18.2) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:31 (Jan26) |  292.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:01) |   0.0(  9.1) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:32 (Jan26) |  292.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:34) |  00:00:05(00:00:05) |  51.8( 45.5) |   22:20:37 (Jan26) |  314.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:36) |  00:00:01(00:00:02) |   9.0( 18.2) |   22:20:39 (Jan26) |  314.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:36) |  00:00:00(00:00:00) |  -0.1(  0.0) |   22:20:39 (Jan26) |  314.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:39 (Jan26) |  314.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:37) |  00:00:00(00:00:01) |   8.8(  9.1) |   22:20:40 (Jan26) |  314.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:20:40 (Jan26) |  314.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       706    371820       292
##>M:Pre Cleanup                        0         -         -       706    371820       292
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -       508    371063       314
##>M:Const Prop                         0     -9231    855089       508    371063       314
##>M:Cleanup                            1     -9231    854914       516    371085       314
##>M:MBCI                               0         -         -       516    371085       314
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        8
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 87: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 99: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                371085   -11464   -857666    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
-------------------------------------------------------------------------------
 const_prop               371085   -11464   -857666    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 simp_cc_inputs           371078   -11464   -857512    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
-------------------------------------------------------------------------------
 hi_fo_buf                371078   -11464   -857512    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               371078   -11464   -857512    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371080   -11464   -857505    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371083   -11464   -857498    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371085   -11464   -857492    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371087   -11464   -857485    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371089   -11464   -857478    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371092   -11464   -857472    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371094   -11464   -857465    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371096   -11457   -857458    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371101   -11457   -857457    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371105   -11457   -857455    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371110   -11457   -857453    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371115   -11457   -857452    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371119   -11457   -857450    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371135   -11433   -856911    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371155   -11417   -856658    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371187   -11411   -856539    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371193   -11400   -856272    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371193   -11399   -856250    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371195   -11399   -856250    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       608  (       18 /      189 )  1.33
       crit_upsz       681  (       25 /       25 )  0.28
       crit_slew       609  (        0 /        1 )  0.18
        setup_dn       609  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       609  (        0 /        0 )  0.00
    plc_st_fence       609  (        0 /        0 )  0.00
        plc_star       609  (        0 /        0 )  0.00
      plc_laf_st       609  (        0 /        0 )  0.00
 plc_laf_st_fence       609  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       609  (        0 /        0 )  0.00
       plc_lo_st       609  (        0 /        0 )  0.00
            fopt       609  (        0 /        0 )  0.01
       crit_swap       609  (        0 /        0 )  0.11
       mux2_swap       609  (        0 /        0 )  0.05
       crit_dnsz       534  (        2 /      164 )  1.02
       load_swap       611  (        0 /        0 )  0.09
            fopt       603  (        7 /      138 )  0.63
        setup_dn       592  (        0 /        0 )  0.00
       load_isol       620  (       12 /       12 )  0.50
       load_isol       580  (        0 /        0 )  0.00
        move_for       588  (        3 /        3 )  0.05
        move_for       580  (        0 /        0 )  0.00
          rem_bi       606  (        2 /        2 )  0.01
         offload       584  (        0 /        0 )  0.00
          rem_bi       583  (        1 /        5 )  0.04
         offload       594  (        3 /        3 )  0.03
           phase       576  (        0 /        0 )  0.00
        in_phase       576  (        0 /        0 )  0.00
       merge_bit       580  (        0 /        0 )  0.01
     merge_idrvr       576  (        0 /        0 )  0.00
     merge_iload       576  (        0 /        0 )  0.00
    merge_idload       576  (        0 /        0 )  0.00
      merge_drvr       576  (        0 /        0 )  0.02
      merge_load       576  (        0 /        0 )  0.02
          decomp       576  (        0 /        0 )  0.21
        p_decomp       576  (        0 /        0 )  0.07
        levelize       576  (        0 /       12 )  0.10
        mb_split       576  (        0 /        0 )  0.00
             dup       602  (       10 /       11 )  0.18
      mux_retime       577  (        0 /        1 )  0.00
         buf2inv       577  (        0 /        0 )  0.00
             exp       124  (       15 /       22 )  0.04
       gate_deco        72  (        0 /        0 )  0.40
       gcomp_tim        48  (        2 /        2 )  0.17
  inv_pair_2_buf       727  (        0 /        0 )  0.00

 incr_delay               371200   -11399   -856248    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371210   -11399   -855858    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371211   -11356   -855459    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371245   -11350   -855505    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371271   -11347   -855563    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371306   -11335   -855442    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371306   -11334   -855544    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371317   -11334   -855533    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371322   -11332   -855535    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371330   -11330   -855534    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371333   -11329   -855533    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371333   -11329   -855528    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371319   -11327   -855527    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371320   -11327   -855525    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371324   -11317   -855401    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371340   -11313   -855094    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371340   -11313   -855094    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371338   -11311   -855171    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371351   -11308   -855146    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371355   -11308   -855145    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371359   -11308   -855145    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        53  (        4 /       34 )  5.35
        crr_glob        86  (        4 /        4 )  0.15
         crr_200        56  (        5 /       34 )  0.85
        crr_glob        80  (        4 /        5 )  0.07
         crr_300        35  (        2 /       20 )  0.60
        crr_glob        62  (        0 /        2 )  0.04
         crr_400        39  (        4 /       21 )  0.81
        crr_glob        68  (        3 /        4 )  0.06
         crr_111       108  (       32 /       89 )  5.23
        crr_glob       128  (       30 /       32 )  0.36
         crr_210        70  (       15 /       51 )  4.01
        crr_glob       100  (       14 /       15 )  0.19
         crr_110       102  (       16 /       76 )  3.55
        crr_glob       130  (       15 /       16 )  0.21
         crr_101        88  (       11 /       57 )  1.65
        crr_glob       105  (       10 /       11 )  0.12
         crr_201        43  (        0 /       28 )  0.86
        crr_glob        65  (        0 /        0 )  0.05
         crr_211        79  (       15 /       58 )  3.90
        crr_glob       124  (       15 /       15 )  0.22
        crit_msz       111  (        6 /       35 )  0.29
       crit_upsz        97  (        0 /        0 )  0.07
       crit_slew        97  (        0 /        2 )  0.06
        setup_dn       194  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        97  (        0 /        0 )  0.00
    plc_st_fence        97  (        0 /        0 )  0.00
        plc_star        97  (        0 /        0 )  0.00
      plc_laf_st        97  (        0 /        0 )  0.00
 plc_laf_st_fence        97  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        97  (        0 /        0 )  0.00
            fopt       194  (        0 /       27 )  0.14
       crit_swap        97  (        0 /        0 )  0.06
       mux2_swap        97  (        0 /        0 )  0.00
       crit_dnsz        75  (        0 /        8 )  0.10
       load_swap        97  (        0 /        0 )  0.04
            fopt       194  (        0 /       27 )  0.14
        setup_dn       194  (        0 /        0 )  0.00
       load_isol       202  (        1 /        1 )  0.26
       load_isol       202  (        1 /        1 )  0.26
        move_for       202  (        1 /        1 )  0.02
        move_for       202  (        1 /        1 )  0.02
          rem_bi       223  (        2 /        7 )  0.07
         offload       204  (        0 /        0 )  0.05
          rem_bi       223  (        2 /        7 )  0.07
         offload       204  (        0 /        0 )  0.05
       merge_bit        99  (        1 /        1 )  0.01
     merge_idrvr        96  (        0 /        0 )  0.00
     merge_iload        96  (        0 /        0 )  0.00
    merge_idload        96  (        0 /        0 )  0.00
      merge_drvr        96  (        0 /        1 )  0.02
      merge_load        96  (        0 /        1 )  0.02
           phase        96  (        0 /        0 )  0.00
          decomp        96  (        0 /        0 )  0.09
        p_decomp        96  (        0 /        0 )  0.06
        levelize       108  (        1 /        6 )  0.05
        mb_split        99  (        0 /        0 )  0.00
        in_phase        99  (        0 /        0 )  0.00
             dup       101  (        1 /        1 )  0.05
      mux_retime       100  (        0 /        0 )  0.00
         buf2inv       100  (        0 /        0 )  0.00
             exp        37  (        4 /       11 )  0.02
       gate_deco        41  (        0 /        0 )  0.28
       gcomp_tim        79  (        6 /        6 )  0.26
  inv_pair_2_buf        97  (        0 /        0 )  0.00
 init_drc                 371359   -11308   -855145    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
        drc_bufs        12  (        0 /        0 )  0.00
        drc_fopt        12  (        0 /        0 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00
       crit_slew        12  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
      drc_buf_sp        12  (        0 /        0 )  0.00
        drc_bufs        12  (        0 /        0 )  0.00
        drc_fopt        12  (        0 /        0 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 371359   -11308   -855145    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 371349   -11307   -853323    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 371310   -11307   -853327    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       273  (        2 /        6 )  0.06
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       271  (       13 /      102 )  0.79
       crit_upsz       258  (        3 /        8 )  0.22
   plc_laf_lo_st       255  (        0 /        0 )  0.00
       plc_lo_st       255  (        0 /        0 )  0.00
       crit_swap       255  (        2 /        8 )  0.13
       mux2_swap       253  (        0 /        0 )  0.02
       crit_dnsz       283  (       12 /       97 )  0.56
       load_swap       241  (        2 /        7 )  0.12
            fopt       239  (        0 /       72 )  0.40
        setup_dn       239  (        0 /        0 )  0.00
       load_isol       239  (        0 /        1 )  0.61
       load_isol       239  (        0 /        0 )  0.15
        move_for       239  (        1 /        3 )  0.03
        move_for       238  (        2 /        3 )  0.03
          rem_bi       236  (        0 /        0 )  0.00
         offload       236  (        0 /        0 )  0.00
          rem_bi       236  (        1 /        2 )  0.05
         offload       235  (        1 /        2 )  0.09
       merge_bit       239  (        2 /        2 )  0.01
     merge_idrvr       232  (        0 /        0 )  0.00
     merge_iload       232  (        0 /        0 )  0.00
    merge_idload       232  (        0 /        0 )  0.00
      merge_drvr       232  (        4 /        5 )  0.04
      merge_load       228  (        0 /        1 )  0.03
           phase       228  (        0 /        0 )  0.00
          decomp       228  (        0 /        0 )  0.30
        p_decomp       228  (        0 /        0 )  0.14
        levelize       228  (        0 /        0 )  0.02
        mb_split       228  (        0 /        0 )  0.00
             dup       228  (        1 /        1 )  0.20
      mux_retime       227  (        0 /        1 )  0.00
       crr_local       227  (       20 /       32 )  2.77
         buf2inv       207  (        0 /        0 )  0.00

 init_area                371310   -11307   -853327    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 undup                    371304   -11307   -853361    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_buf                  371283   -11307   -853361    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv                  371260   -11307   -853375    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 merge_bi                 371242   -11307   -853375    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv_qb               371237   -11307   -853379    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 seq_res_area             371253   -11305   -853363    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 io_phase                 371243   -11305   -853369    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 gate_comp                371234   -11305   -853369    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 area_down                371222   -11305   -853563    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_buf                  371218   -11305   -853564    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv                  371212   -11305   -853558    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 merge_bi                 371211   -11305   -853558    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv_qb               371206   -11305   -853556    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         9  (        3 /        3 )  0.04
         rem_buf        34  (       10 /       12 )  0.07
         rem_inv        31  (       19 /       19 )  0.07
        merge_bi        23  (       15 /       15 )  0.05
      rem_inv_qb        22  (        2 /        2 )  0.04
    seq_res_area        10  (        2 /        4 )  0.67
        io_phase        21  (       12 /       14 )  0.07
       gate_comp        52  (        3 /       18 )  0.22
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        13  (        0 /       13 )  0.09
       area_down        28  (       12 /       18 )  0.17
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        28  (        2 /        3 )  0.05
         rem_inv        10  (        6 /        6 )  0.03
        merge_bi        10  (        2 /        4 )  0.03
      rem_inv_qb        20  (        1 /        1 )  0.03

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               371206   -11305   -853556    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371210   -11305   -853555    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371210   -11305   -853555    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371207   -11305   -853555    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371210   -11304   -853553    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371215   -11304   -853569    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371217   -11303   -853565    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371221   -11302   -853569    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371219   -11302   -853548    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        32  (        2 /       18 )  2.81
        crr_glob        44  (        1 /        2 )  0.08
         crr_200        31  (        0 /       17 )  0.42
        crr_glob        43  (        0 /        0 )  0.02
         crr_300        28  (        0 /       14 )  0.42
        crr_glob        43  (        0 /        0 )  0.02
         crr_400        25  (        0 /       12 )  0.39
        crr_glob        43  (        0 /        0 )  0.02
         crr_111        66  (        8 /       51 )  3.08
        crr_glob        84  (        8 /        8 )  0.14
         crr_210        29  (        0 /       15 )  1.00
        crr_glob        42  (        0 /        0 )  0.03
         crr_110        38  (        0 /       24 )  1.04
        crr_glob        42  (        0 /        0 )  0.04
         crr_101        71  (       11 /       49 )  1.51
        crr_glob        95  (       11 /       11 )  0.11
         crr_201        30  (        0 /       17 )  0.48
        crr_glob        44  (        0 /        0 )  0.03
         crr_211        30  (        0 /       17 )  1.00
        crr_glob        44  (        0 /        0 )  0.04
        crit_msz        98  (        1 /       33 )  0.26
       crit_upsz        95  (        0 /        1 )  0.06
       crit_slew        95  (        0 /        3 )  0.06
        setup_dn       182  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        95  (        0 /        0 )  0.00
    plc_st_fence        95  (        0 /        0 )  0.00
        plc_star        95  (        0 /        0 )  0.00
      plc_laf_st        95  (        0 /        0 )  0.00
 plc_laf_st_fence        95  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        95  (        0 /        0 )  0.00
            fopt       186  (        2 /       35 )  0.15
       crit_swap        95  (        0 /        0 )  0.04
       mux2_swap        95  (        0 /        0 )  0.00
       crit_dnsz        44  (        0 /        8 )  0.07
       load_swap        95  (        0 /        0 )  0.03
            fopt       186  (        2 /       35 )  0.15
        setup_dn       182  (        0 /        0 )  0.00
       load_isol       178  (        1 /        1 )  0.13
       load_isol       178  (        1 /        1 )  0.13
        move_for       174  (        0 /        0 )  0.00
        move_for       174  (        0 /        0 )  0.00
          rem_bi       174  (        0 /        0 )  0.00
         offload       174  (        0 /        0 )  0.00
          rem_bi       174  (        0 /        0 )  0.00
         offload       174  (        0 /        0 )  0.00
       merge_bit        89  (        0 /        0 )  0.00
     merge_idrvr        87  (        0 /        0 )  0.00
     merge_iload        87  (        0 /        0 )  0.00
    merge_idload        87  (        0 /        0 )  0.00
      merge_drvr        87  (        0 /        1 )  0.02
      merge_load        87  (        0 /        1 )  0.02
           phase        87  (        0 /        0 )  0.00
          decomp        87  (        0 /        0 )  0.06
        p_decomp        87  (        0 /        0 )  0.04
        levelize        87  (        0 /        2 )  0.01
        mb_split        87  (        0 /        0 )  0.00
        in_phase        87  (        0 /        0 )  0.00
             dup        87  (        0 /        0 )  0.03
      mux_retime        87  (        0 /        0 )  0.00
         buf2inv        87  (        0 /        0 )  0.00
             exp        16  (        1 /        3 )  0.01
       gate_deco        26  (        0 /        0 )  0.13
       gcomp_tim        18  (        0 /        0 )  0.06
  inv_pair_2_buf       117  (        0 /        0 )  0.00
 init_drc                 371219   -11302   -853548    232128    30698
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
        drc_bufs        12  (        0 /        0 )  0.00
        drc_fopt        12  (        0 /        0 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00
       crit_slew        12  (        0 /        0 )  0.00

 incr_max_cap             371223   -11302   -853548    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        13  (        0 /        0 )  0.00
        plc_star        13  (        0 /        0 )  0.00
        drc_bufs        14  (        1 /        1 )  0.01
        drc_fopt        12  (        0 /        0 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 371223   -11302   -853548    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 371225   -11301   -853492    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 371225   -11301   -853492    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        61  (        0 /        1 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        61  (        1 /        3 )  0.20
       crit_upsz        60  (        5 /        8 )  0.10
   plc_laf_lo_st        55  (        0 /        0 )  0.00
       plc_lo_st        55  (        0 /        0 )  0.00
       crit_swap        55  (        0 /        1 )  0.06
       mux2_swap        55  (        0 /        0 )  0.00
       crit_dnsz        65  (        3 /       10 )  0.09
       load_swap        52  (        0 /        2 )  0.04
            fopt        52  (        0 /        2 )  0.04
        setup_dn        52  (        0 /        0 )  0.00
       load_isol        52  (        0 /        0 )  0.23
       load_isol        52  (        0 /        0 )  0.06
        move_for        52  (        0 /        0 )  0.00
        move_for        52  (        0 /        0 )  0.00
          rem_bi        52  (        0 /        0 )  0.00
         offload        52  (        0 /        0 )  0.00
          rem_bi        52  (        1 /        1 )  0.02
         offload        51  (        1 /        2 )  0.03
       merge_bit        51  (        0 /        0 )  0.00
     merge_idrvr        50  (        0 /        0 )  0.00
     merge_iload        50  (        0 /        0 )  0.00
    merge_idload        50  (        0 /        0 )  0.00
      merge_drvr        50  (        0 /        0 )  0.01
      merge_load        50  (        0 /        0 )  0.02
           phase        50  (        0 /        0 )  0.00
          decomp        50  (        0 /        0 )  0.15
        p_decomp        50  (        0 /        0 )  0.08
        levelize        50  (        0 /        0 )  0.01
        mb_split        50  (        0 /        0 )  0.00
             dup        50  (        1 /        2 )  0.07
      mux_retime        49  (        0 /        0 )  0.00
       crr_local        49  (        3 /       13 )  1.39
         buf2inv        46  (        0 /        0 )  0.00

 init_area                371225   -11301   -853492    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_buf                  371223   -11301   -853492    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv                  371222   -11301   -853492    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 merge_bi                 371219   -11301   -853492    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv_qb               371218   -11301   -853492    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 io_phase                 371216   -11301   -853492    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 gate_comp                371214   -11301   -853492    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 glob_area                371213   -11301   -853492    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 area_down                371211   -11301   -853485    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         5  (        0 /        2 )  0.03
         rem_buf        26  (        1 /        3 )  0.05
         rem_inv         7  (        1 /        2 )  0.02
        merge_bi         8  (        2 /        2 )  0.02
      rem_inv_qb        17  (        1 /        1 )  0.03
        io_phase        11  (        2 /        3 )  0.03
       gate_comp        46  (        1 /       11 )  0.19
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        15  (        4 /       15 )  0.07
       area_down        25  (        3 /        8 )  0.13
      size_n_buf         1  (        0 /        1 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               371211   -11301   -853485    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371215   -11301   -853483    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371220   -11301   -853481    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371225   -11301   -853480    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371229   -11301   -853478    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371234   -11301   -853477    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371238   -11301   -853475    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371243   -11299   -853473    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371244   -11299   -853475    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       300  (        2 /      194 )  0.93
       crit_upsz       298  (        0 /       14 )  0.09
       crit_slew       298  (        0 /        2 )  0.06
        setup_dn       298  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       298  (        0 /        0 )  0.00
    plc_st_fence       298  (        0 /        0 )  0.00
        plc_star       298  (        0 /        0 )  0.00
      plc_laf_st       298  (        0 /        0 )  0.00
 plc_laf_st_fence       298  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       298  (        0 /        0 )  0.00
       plc_lo_st       298  (        0 /        0 )  0.00
            fopt       298  (        0 /        0 )  0.01
       crit_swap       298  (        0 /        0 )  0.02
       mux2_swap       298  (        0 /        0 )  0.00
       crit_dnsz       238  (        0 /      210 )  0.91
       load_swap       298  (        0 /        0 )  0.01
            fopt       298  (        0 /       88 )  0.36
        setup_dn       298  (        0 /        0 )  0.00
       load_isol       298  (        0 /        0 )  0.10
       load_isol       298  (        0 /        0 )  0.00
        move_for       298  (        0 /        0 )  0.00
        move_for       298  (        0 /        0 )  0.00
          rem_bi       298  (        0 /        0 )  0.00
         offload       298  (        0 /        0 )  0.00
          rem_bi       298  (        0 /        0 )  0.00
         offload       298  (        0 /        0 )  0.00
           phase       298  (        0 /        0 )  0.00
        in_phase       298  (        0 /        0 )  0.00
       merge_bit       300  (        0 /        0 )  0.00
     merge_idrvr       298  (        0 /        0 )  0.00
     merge_iload       298  (        0 /        0 )  0.00
    merge_idload       298  (        0 /        0 )  0.00
      merge_drvr       298  (        0 /        0 )  0.00
      merge_load       298  (        0 /        0 )  0.00
          decomp       298  (        0 /        0 )  0.04
        p_decomp       298  (        0 /        0 )  0.03
        levelize       298  (        0 /        0 )  0.00
        mb_split       298  (        0 /        0 )  0.00
             dup       298  (        0 /        0 )  0.03
      mux_retime       298  (        0 /        0 )  0.00
         buf2inv       298  (        0 /        0 )  0.00
             exp         9  (        7 /        7 )  0.01
       gate_deco        16  (        0 /        0 )  0.08
       gcomp_tim        17  (        0 /        0 )  0.06
  inv_pair_2_buf       408  (        0 /        0 )  0.00

 init_drc                 371244   -11299   -853475    232128    30697
            Worst cost_group: INPUTS, WNS: -9231.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
        drc_bufs        12  (        0 /        0 )  0.00
        drc_fopt        12  (        0 /        0 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00
       crit_slew        12  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
        drc_bufs        12  (        0 /        0 )  0.00
        drc_fopt        12  (        0 /        0 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 102: set stage genus
@file(genus.tcl) 103: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 105: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus.tcl) 106: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 107: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 111: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 112: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 118: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 3> ls
WORK_autoread
alib-52
dc_shell.cmd.2023-01-26_22-17
dc_shell.log.2023-01-26_22-17
default.svf
fv
genus.cmd.23-01-26_22-01
genus.log
genus.log.23-01-26_22-01
genus.log1
genus.log2
genus.log3
genus_startup.tcl
@genus:root: 4> exit
Normal exit.