<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\synthesize\rev_1\Gbit_PHY_test_RGMII.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\src\Gbit_PHY_test_RGMII.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\src\Gbit_PHY_test_RGMII.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.6Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C7/I6</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug 11 18:54:30 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>178</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>893</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>PHY1_rxc</td>
<td>Base</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td>I_phy1_rxc </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>PHY1_rxc</td>
<td>125.000(MHz)</td>
<td style="color: #FF0000;">121.711(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>PHY1_rxc</td>
<td>Setup</td>
<td>-0.340</td>
<td>2</td>
</tr>
<tr>
<td>PHY1_rxc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.216</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CE</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>7.974</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.124</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CE</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>7.882</td>
</tr>
<tr>
<td>3</td>
<td>0.668</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/trigger_seq_start_Z/CE</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>7.090</td>
</tr>
<tr>
<td>4</td>
<td>1.001</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[3]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>6.757</td>
</tr>
<tr>
<td>5</td>
<td>1.541</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[2]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>6.217</td>
</tr>
<tr>
<td>6</td>
<td>1.610</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[0]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>6.148</td>
</tr>
<tr>
<td>7</td>
<td>1.610</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>6.148</td>
</tr>
<tr>
<td>8</td>
<td>1.878</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI9</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.881</td>
</tr>
<tr>
<td>9</td>
<td>1.952</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.806</td>
</tr>
<tr>
<td>10</td>
<td>1.952</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.806</td>
</tr>
<tr>
<td>11</td>
<td>1.952</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.806</td>
</tr>
<tr>
<td>12</td>
<td>1.952</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.806</td>
</tr>
<tr>
<td>13</td>
<td>1.966</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.792</td>
</tr>
<tr>
<td>14</td>
<td>1.966</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.792</td>
</tr>
<tr>
<td>15</td>
<td>1.987</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.771</td>
</tr>
<tr>
<td>16</td>
<td>1.987</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.771</td>
</tr>
<tr>
<td>17</td>
<td>2.042</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.716</td>
</tr>
<tr>
<td>18</td>
<td>2.082</td>
<td>test_dv_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.676</td>
</tr>
<tr>
<td>19</td>
<td>2.168</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.590</td>
</tr>
<tr>
<td>20</td>
<td>2.246</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.472</td>
</tr>
<tr>
<td>21</td>
<td>2.246</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.472</td>
</tr>
<tr>
<td>22</td>
<td>2.246</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.472</td>
</tr>
<tr>
<td>23</td>
<td>2.246</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.472</td>
</tr>
<tr>
<td>24</td>
<td>2.246</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.472</td>
</tr>
<tr>
<td>25</td>
<td>2.246</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.472</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.368</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>2</td>
<td>0.368</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>3</td>
<td>0.512</td>
<td>u_la0_top/capture_window_sel_Z[0]/Q</td>
<td>u_la0_top/capture_window_sel_Z[0]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>4</td>
<td>0.528</td>
<td>u_la0_top/rst_ao_syn_Z/Q</td>
<td>u_la0_top/rst_ao_Z/D</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>5</td>
<td>0.582</td>
<td>u_la0_top/capture_window_sel_Z[2]/Q</td>
<td>u_la0_top/capture_window_sel_Z[2]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.595</td>
</tr>
<tr>
<td>6</td>
<td>0.582</td>
<td>u_la0_top/triger_level_cnt_Z[3]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[3]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.595</td>
</tr>
<tr>
<td>7</td>
<td>0.648</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[2]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.661</td>
</tr>
<tr>
<td>8</td>
<td>0.670</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.683</td>
</tr>
<tr>
<td>9</td>
<td>0.670</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.683</td>
</tr>
<tr>
<td>10</td>
<td>0.672</td>
<td>u_la0_top/triger_level_cnt_Z[0]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[0]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>11</td>
<td>0.726</td>
<td>u_la0_top/capture_window_sel[3]/Q</td>
<td>u_la0_top/capture_window_sel[3]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.739</td>
</tr>
<tr>
<td>12</td>
<td>0.732</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.746</td>
</tr>
<tr>
<td>13</td>
<td>0.740</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.753</td>
</tr>
<tr>
<td>14</td>
<td>0.809</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.822</td>
</tr>
<tr>
<td>15</td>
<td>0.813</td>
<td>u_la0_top/triger_level_cnt_Z[1]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.826</td>
</tr>
<tr>
<td>16</td>
<td>0.817</td>
<td>u_la0_top/capture_window_sel_Z[1]/Q</td>
<td>u_la0_top/capture_window_sel_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.830</td>
</tr>
<tr>
<td>17</td>
<td>0.833</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/ADA12</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.931</td>
</tr>
<tr>
<td>18</td>
<td>0.837</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/Q</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.851</td>
</tr>
<tr>
<td>19</td>
<td>0.850</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[8]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI8</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.107</td>
</tr>
<tr>
<td>20</td>
<td>0.850</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[3]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI3</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.107</td>
</tr>
<tr>
<td>21</td>
<td>0.850</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI2</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.107</td>
</tr>
<tr>
<td>22</td>
<td>0.850</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[0]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI0</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.107</td>
</tr>
<tr>
<td>23</td>
<td>0.850</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[4]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI4</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.107</td>
</tr>
<tr>
<td>24</td>
<td>0.860</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.873</td>
</tr>
<tr>
<td>25</td>
<td>0.895</td>
<td>genblk2[1].U_IDDR_dq1/Q0</td>
<td>test_d_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.908</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.246</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.472</td>
</tr>
<tr>
<td>2</td>
<td>2.246</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.472</td>
</tr>
<tr>
<td>3</td>
<td>2.246</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.472</td>
</tr>
<tr>
<td>4</td>
<td>2.246</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.472</td>
</tr>
<tr>
<td>5</td>
<td>2.246</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.472</td>
</tr>
<tr>
<td>6</td>
<td>2.246</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.472</td>
</tr>
<tr>
<td>7</td>
<td>2.257</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.461</td>
</tr>
<tr>
<td>8</td>
<td>2.257</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.461</td>
</tr>
<tr>
<td>9</td>
<td>2.257</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.461</td>
</tr>
<tr>
<td>10</td>
<td>2.257</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.461</td>
</tr>
<tr>
<td>11</td>
<td>2.441</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.276</td>
</tr>
<tr>
<td>12</td>
<td>2.441</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel[3]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.276</td>
</tr>
<tr>
<td>13</td>
<td>2.441</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.276</td>
</tr>
<tr>
<td>14</td>
<td>2.441</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.276</td>
</tr>
<tr>
<td>15</td>
<td>2.445</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.273</td>
</tr>
<tr>
<td>16</td>
<td>2.449</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.269</td>
</tr>
<tr>
<td>17</td>
<td>2.449</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.269</td>
</tr>
<tr>
<td>18</td>
<td>2.449</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.269</td>
</tr>
<tr>
<td>19</td>
<td>2.456</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.262</td>
</tr>
<tr>
<td>20</td>
<td>2.456</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.262</td>
</tr>
<tr>
<td>21</td>
<td>2.468</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.250</td>
</tr>
<tr>
<td>22</td>
<td>2.468</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>1.250</td>
</tr>
<tr>
<td>23</td>
<td>2.729</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>0.989</td>
</tr>
<tr>
<td>24</td>
<td>2.729</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>0.989</td>
</tr>
<tr>
<td>25</td>
<td>2.729</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.040</td>
<td>0.989</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.513</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.711</td>
</tr>
<tr>
<td>2</td>
<td>4.513</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.711</td>
</tr>
<tr>
<td>3</td>
<td>4.517</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.714</td>
</tr>
<tr>
<td>4</td>
<td>4.517</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]/PRESET</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.714</td>
</tr>
<tr>
<td>5</td>
<td>4.525</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.723</td>
</tr>
<tr>
<td>6</td>
<td>4.525</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.723</td>
</tr>
<tr>
<td>7</td>
<td>4.525</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.723</td>
</tr>
<tr>
<td>8</td>
<td>4.525</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.723</td>
</tr>
<tr>
<td>9</td>
<td>4.525</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.723</td>
</tr>
<tr>
<td>10</td>
<td>4.525</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.723</td>
</tr>
<tr>
<td>11</td>
<td>4.525</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.723</td>
</tr>
<tr>
<td>12</td>
<td>4.525</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.723</td>
</tr>
<tr>
<td>13</td>
<td>4.525</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_end_dly_Z/PRESET</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.723</td>
</tr>
<tr>
<td>14</td>
<td>4.525</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/trigger_seq_start_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.723</td>
</tr>
<tr>
<td>15</td>
<td>4.525</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.723</td>
</tr>
<tr>
<td>16</td>
<td>4.532</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.729</td>
</tr>
<tr>
<td>17</td>
<td>4.532</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.729</td>
</tr>
<tr>
<td>18</td>
<td>4.532</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.729</td>
</tr>
<tr>
<td>19</td>
<td>4.532</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.729</td>
</tr>
<tr>
<td>20</td>
<td>4.663</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.861</td>
</tr>
<tr>
<td>21</td>
<td>4.663</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.861</td>
</tr>
<tr>
<td>22</td>
<td>4.673</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.871</td>
</tr>
<tr>
<td>23</td>
<td>4.673</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.871</td>
</tr>
<tr>
<td>24</td>
<td>4.675</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.872</td>
</tr>
<tr>
<td>25</td>
<td>4.677</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.016</td>
<td>0.874</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.379</td>
<td>3.579</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>test_d_Z[7]</td>
</tr>
<tr>
<td>2</td>
<td>2.379</td>
<td>3.579</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>test_d_Z[5]</td>
</tr>
<tr>
<td>3</td>
<td>2.379</td>
<td>3.579</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>test_d_Z[1]</td>
</tr>
<tr>
<td>4</td>
<td>2.379</td>
<td>3.579</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td>5</td>
<td>2.379</td>
<td>3.579</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td>6</td>
<td>2.379</td>
<td>3.579</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>7</td>
<td>2.379</td>
<td>3.579</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td>8</td>
<td>2.379</td>
<td>3.579</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td>9</td>
<td>2.379</td>
<td>3.579</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>10</td>
<td>2.379</td>
<td>3.579</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>7.897</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/g0_0/I3</td>
</tr>
<tr>
<td>8.517</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/g0_0/F</td>
</tr>
<tr>
<td>8.994</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/g0_cZ/I0</td>
</tr>
<tr>
<td>9.678</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/g0_cZ/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.846, 35.695%; route: 4.849, 60.814%; tC2Q: 0.278, 3.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>7.897</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/g0_1_0_cZ/I3</td>
</tr>
<tr>
<td>8.556</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/g0_1_0_cZ/F</td>
</tr>
<tr>
<td>8.763</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/g0_3_cZ/I0</td>
</tr>
<tr>
<td>9.155</td>
<td>0.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/g0_3_cZ/F</td>
</tr>
<tr>
<td>10.193</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.593, 32.900%; route: 5.010, 63.567%; tC2Q: 0.278, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.285</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>u_la0_top/g0_10/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C8[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_10/F</td>
</tr>
<tr>
<td>7.038</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][B]</td>
<td>u_la0_top/un2_match_final_cZ/I3</td>
</tr>
<tr>
<td>7.722</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/un2_match_final_cZ/F</td>
</tr>
<tr>
<td>7.929</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>u_la0_top/un2_start_reg_cZ/I2</td>
</tr>
<tr>
<td>8.588</td>
<td>0.659</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/un2_start_reg_cZ/F</td>
</tr>
<tr>
<td>9.401</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/trigger_seq_start_Z/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>u_la0_top/trigger_seq_start_Z/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 35.359%; route: 4.304, 60.714%; tC2Q: 0.278, 3.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.285</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>u_la0_top/g0_10/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C8[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_10/F</td>
</tr>
<tr>
<td>6.019</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>u_la0_top/g0_8/I2</td>
</tr>
<tr>
<td>6.639</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C8[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_8/F</td>
</tr>
<tr>
<td>6.951</td>
<td>0.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>u_la0_top/un1_triger_level_cnt_ac0_1/I0</td>
</tr>
<tr>
<td>7.617</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_triger_level_cnt_ac0_1/F</td>
</tr>
<tr>
<td>8.410</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[3]/I3</td>
</tr>
<tr>
<td>9.069</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[3]/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.109, 46.013%; route: 3.370, 49.867%; tC2Q: 0.278, 4.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.285</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>u_la0_top/g0_10/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C8[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_10/F</td>
</tr>
<tr>
<td>6.019</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>u_la0_top/g0_8/I2</td>
</tr>
<tr>
<td>6.639</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C8[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_8/F</td>
</tr>
<tr>
<td>6.951</td>
<td>0.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>u_la0_top/un1_triger_level_cnt_ac0_1/I0</td>
</tr>
<tr>
<td>7.635</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_triger_level_cnt_ac0_1/F</td>
</tr>
<tr>
<td>7.844</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[2]/I2</td>
</tr>
<tr>
<td>8.528</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[2]/F</td>
</tr>
<tr>
<td>8.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.152, 50.709%; route: 2.786, 44.813%; tC2Q: 0.278, 4.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.285</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>u_la0_top/g0_10/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C8[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_10/F</td>
</tr>
<tr>
<td>6.019</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>u_la0_top/g0_8/I2</td>
</tr>
<tr>
<td>6.639</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C8[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_8/F</td>
</tr>
<tr>
<td>7.801</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[0]/I0</td>
</tr>
<tr>
<td>8.460</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[0]/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 39.738%; route: 3.427, 55.733%; tC2Q: 0.278, 4.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>7.775</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en7_cZ/I1</td>
</tr>
<tr>
<td>8.459</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en7_cZ/F</td>
</tr>
<tr>
<td>8.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.226, 36.208%; route: 3.643, 59.263%; tC2Q: 0.278, 4.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>8.192</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>10.070</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.542, 26.221%; route: 4.060, 69.045%; tC2Q: 0.278, 4.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>7.563</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[5]/I2</td>
</tr>
<tr>
<td>8.117</td>
<td>0.554</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[5]/F</td>
</tr>
<tr>
<td>8.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.096, 36.109%; route: 3.431, 59.096%; tC2Q: 0.278, 4.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>7.563</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[6]/I2</td>
</tr>
<tr>
<td>8.117</td>
<td>0.554</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[6]/F</td>
</tr>
<tr>
<td>8.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.096, 36.109%; route: 3.431, 59.096%; tC2Q: 0.278, 4.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>7.563</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[7]/I2</td>
</tr>
<tr>
<td>8.117</td>
<td>0.554</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[7]/F</td>
</tr>
<tr>
<td>8.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.096, 36.109%; route: 3.431, 59.096%; tC2Q: 0.278, 4.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>7.563</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[8]/I2</td>
</tr>
<tr>
<td>8.117</td>
<td>0.554</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[8]/F</td>
</tr>
<tr>
<td>8.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.096, 36.109%; route: 3.431, 59.096%; tC2Q: 0.278, 4.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[4]/I2</td>
</tr>
<tr>
<td>8.103</td>
<td>0.554</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[4]/F</td>
</tr>
<tr>
<td>8.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.096, 36.195%; route: 3.417, 58.999%; tC2Q: 0.278, 4.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[1]/I2</td>
</tr>
<tr>
<td>8.103</td>
<td>0.554</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[1]/F</td>
</tr>
<tr>
<td>8.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.096, 36.195%; route: 3.417, 58.999%; tC2Q: 0.278, 4.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>7.423</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[0]/I2</td>
</tr>
<tr>
<td>8.082</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[0]/F</td>
</tr>
<tr>
<td>8.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 38.138%; route: 3.291, 57.037%; tC2Q: 0.278, 4.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>7.423</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[3]/I2</td>
</tr>
<tr>
<td>8.082</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[3]/F</td>
</tr>
<tr>
<td>8.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 38.138%; route: 3.291, 57.037%; tC2Q: 0.278, 4.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.285</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>u_la0_top/g0_10/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C8[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_10/F</td>
</tr>
<tr>
<td>6.019</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>u_la0_top/g0_8/I2</td>
</tr>
<tr>
<td>6.678</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C8[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_8/F</td>
</tr>
<tr>
<td>6.684</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>u_la0_top/un1_triger_level_cnt12_cZ/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C8[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_triger_level_cnt12_cZ/F</td>
</tr>
<tr>
<td>7.583</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[1]/I3</td>
</tr>
<tr>
<td>8.028</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[1]/F</td>
</tr>
<tr>
<td>8.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.952, 51.642%; route: 2.486, 43.488%; tC2Q: 0.278, 4.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_dv_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td>test_dv_Z/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R33C27[1][A]</td>
<td style=" font-weight:bold;">test_dv_Z/Q</td>
</tr>
<tr>
<td>6.363</td>
<td>3.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/m4/I2</td>
</tr>
<tr>
<td>6.808</td>
<td>0.445</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/genblk1.u_ao_match_0/m4/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/N_51_i_cZ/I0</td>
</tr>
<tr>
<td>7.988</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/genblk1.u_ao_match_0/N_51_i_cZ/F</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/match_sep/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.129, 19.894%; route: 4.269, 75.201%; tC2Q: 0.278, 4.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>2.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.590</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>3.712</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][B]</td>
<td>u_la0_top/triger_level_cnt_RNI52BK[3]/I0</td>
</tr>
<tr>
<td>4.333</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_RNI52BK[3]/F</td>
</tr>
<tr>
<td>5.140</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_la0_top/g0_7_1_cZ/S0</td>
</tr>
<tr>
<td>5.441</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>6.269</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/g0_7/I3</td>
</tr>
<tr>
<td>6.889</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/g0_7/F</td>
</tr>
<tr>
<td>7.217</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[9]/I2</td>
</tr>
<tr>
<td>7.901</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[9]/F</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.226, 39.824%; route: 3.085, 55.196%; tC2Q: 0.278, 4.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.823</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 81.082%; tC2Q: 0.278, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.823</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 81.082%; tC2Q: 0.278, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.823</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 81.082%; tC2Q: 0.278, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.823</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 81.082%; tC2Q: 0.278, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.823</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 81.082%; tC2Q: 0.278, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.823</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 81.082%; tC2Q: 0.278, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>2.172</td>
<td>0.241</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_Z[0]/Q</td>
</tr>
<tr>
<td>2.312</td>
<td>0.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.140, 36.787%; tC2Q: 0.241, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>2.172</td>
<td>0.241</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[0]/Q</td>
</tr>
<tr>
<td>2.312</td>
<td>0.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.140, 36.787%; tC2Q: 0.241, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[0]/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_la0_top/capture_window_sel_3_cZ[0]/I2</td>
</tr>
<tr>
<td>2.456</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/capture_window_sel_3_cZ[0]/F</td>
</tr>
<tr>
<td>2.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 53.008%; route: 0.004, 0.838%; tC2Q: 0.242, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_syn_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_la0_top/rst_ao_syn_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_syn_Z/Q</td>
</tr>
<tr>
<td>6.488</td>
<td>0.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.947</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td>5.960</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.299, 55.230%; tC2Q: 0.242, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[2]/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel_3_cZ[2]/I0</td>
</tr>
<tr>
<td>2.526</td>
<td>0.348</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/capture_window_sel_3_cZ[2]/F</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.348, 58.507%; route: 0.004, 0.740%; tC2Q: 0.242, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[3]/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[3]/I1</td>
</tr>
<tr>
<td>2.526</td>
<td>0.348</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[3]/F</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.348, 58.507%; route: 0.004, 0.740%; tC2Q: 0.242, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>2.179</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[2]/I0</td>
</tr>
<tr>
<td>2.592</td>
<td>0.413</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[2]/F</td>
</tr>
<tr>
<td>2.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 62.445%; route: 0.006, 0.887%; tC2Q: 0.242, 36.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
</tr>
<tr>
<td>2.336</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[8]/I1</td>
</tr>
<tr>
<td>2.614</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[8]/F</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 40.749%; route: 0.162, 23.770%; tC2Q: 0.242, 35.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
</tr>
<tr>
<td>2.336</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[9]/I1</td>
</tr>
<tr>
<td>2.614</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[9]/F</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 40.749%; route: 0.162, 23.770%; tC2Q: 0.242, 35.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C2[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.179</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[0]/I1</td>
</tr>
<tr>
<td>2.616</td>
<td>0.437</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[0]/F</td>
</tr>
<tr>
<td>2.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.437, 63.760%; route: 0.006, 0.856%; tC2Q: 0.242, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td>u_la0_top/capture_window_sel[3]/CLK</td>
</tr>
<tr>
<td>2.172</td>
<td>0.241</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel[3]/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td>u_la0_top/capture_window_sel_3_cZ[3]/I3</td>
</tr>
<tr>
<td>2.670</td>
<td>0.348</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/capture_window_sel_3_cZ[3]/F</td>
</tr>
<tr>
<td>2.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td>u_la0_top/capture_window_sel[3]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[2][B]</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.348, 47.065%; route: 0.150, 20.315%; tC2Q: 0.241, 32.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_loop_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 67.485%; tC2Q: 0.242, 32.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
</tr>
<tr>
<td>2.336</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[9]/I0</td>
</tr>
<tr>
<td>2.684</td>
<td>0.348</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[9]/F</td>
</tr>
<tr>
<td>2.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.348, 46.227%; route: 0.162, 21.573%; tC2Q: 0.242, 32.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
</tr>
<tr>
<td>2.475</td>
<td>0.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[4]/I0</td>
</tr>
<tr>
<td>2.753</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[4]/F</td>
</tr>
<tr>
<td>2.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 33.852%; route: 0.302, 36.673%; tC2Q: 0.242, 29.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>2.172</td>
<td>0.241</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/Q</td>
</tr>
<tr>
<td>2.320</td>
<td>0.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[1]/I2</td>
</tr>
<tr>
<td>2.757</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[1]/F</td>
</tr>
<tr>
<td>2.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.437, 52.866%; route: 0.148, 17.941%; tC2Q: 0.241, 29.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/Q</td>
</tr>
<tr>
<td>2.324</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_3_cZ[1]/I1</td>
</tr>
<tr>
<td>2.761</td>
<td>0.437</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/capture_window_sel_3_cZ[1]/F</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.437, 52.627%; route: 0.151, 18.169%; tC2Q: 0.242, 29.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/Q</td>
</tr>
<tr>
<td>2.861</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/ADA12</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>2.029</td>
<td>0.098</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 73.950%; tC2Q: 0.242, 26.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[0]/Q</td>
</tr>
<tr>
<td>2.781</td>
<td>0.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.608, 71.502%; tC2Q: 0.242, 28.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[8]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_Z[8]/Q</td>
</tr>
<tr>
<td>3.037</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>2.188</td>
<td>0.257</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 78.097%; tC2Q: 0.242, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_Z[3]/Q</td>
</tr>
<tr>
<td>3.037</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>2.188</td>
<td>0.257</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 78.097%; tC2Q: 0.242, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_Z[2]/Q</td>
</tr>
<tr>
<td>3.037</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>2.188</td>
<td>0.257</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 78.097%; tC2Q: 0.242, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_Z[0]/Q</td>
</tr>
<tr>
<td>3.037</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>2.188</td>
<td>0.257</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 78.097%; tC2Q: 0.242, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_Z[4]/Q</td>
</tr>
<tr>
<td>3.037</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>2.188</td>
<td>0.257</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 78.097%; tC2Q: 0.242, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
</tr>
<tr>
<td>2.526</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en7_cZ/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en7_cZ/F</td>
</tr>
<tr>
<td>2.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 31.879%; route: 0.353, 40.364%; tC2Q: 0.242, 27.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>genblk2[1].U_IDDR_dq1</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_d_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB19[B]</td>
<td>genblk2[1].U_IDDR_dq1/CLK</td>
</tr>
<tr>
<td>2.693</td>
<td>0.762</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB19[B]</td>
<td style=" font-weight:bold;">genblk2[1].U_IDDR_dq1/Q0</td>
</tr>
<tr>
<td>2.839</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C19[0][A]</td>
<td style=" font-weight:bold;">test_d_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C19[0][A]</td>
<td>test_d_Z[1]/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>test_d_Z[1]</td>
</tr>
<tr>
<td>1.944</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C19[0][A]</td>
<td>test_d_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 16.105%; tC2Q: 0.762, 83.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.823</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 81.082%; tC2Q: 0.278, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.823</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 81.082%; tC2Q: 0.278, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.823</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 81.082%; tC2Q: 0.278, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.823</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 81.082%; tC2Q: 0.278, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.823</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 81.082%; tC2Q: 0.278, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.823</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 81.082%; tC2Q: 0.278, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/match_sep/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.182, 80.941%; tC2Q: 0.278, 19.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.182, 80.941%; tC2Q: 0.278, 19.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.182, 80.941%; tC2Q: 0.278, 19.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.182, 80.941%; tC2Q: 0.278, 19.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.628</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.998, 78.189%; tC2Q: 0.278, 21.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.628</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td>u_la0_top/capture_window_sel[3]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[2][B]</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.998, 78.189%; tC2Q: 0.278, 21.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.628</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.998, 78.189%; tC2Q: 0.278, 21.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.628</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.998, 78.189%; tC2Q: 0.278, 21.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.625</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.995, 78.129%; tC2Q: 0.278, 21.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 78.061%; tC2Q: 0.278, 21.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 78.061%; tC2Q: 0.278, 21.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 78.061%; tC2Q: 0.278, 21.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.614</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.984, 77.941%; tC2Q: 0.278, 22.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.614</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.984, 77.941%; tC2Q: 0.278, 22.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.601</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.971, 77.719%; tC2Q: 0.278, 22.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.601</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.971, 77.719%; tC2Q: 0.278, 22.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.340</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 71.837%; tC2Q: 0.278, 28.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.340</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 71.837%; tC2Q: 0.278, 28.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.630</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>7.340</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.311</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>10.111</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td>10.069</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 35.081%; route: 1.527, 64.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 71.837%; tC2Q: 0.278, 28.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 35.433%; route: 1.492, 64.567%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.657</td>
<td>0.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.468, 65.902%; tC2Q: 0.242, 34.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.657</td>
<td>0.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.468, 65.902%; tC2Q: 0.242, 34.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.661</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.472, 66.074%; tC2Q: 0.242, 33.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.661</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.472, 66.074%; tC2Q: 0.242, 33.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.669</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 66.465%; tC2Q: 0.242, 33.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.669</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 66.465%; tC2Q: 0.242, 33.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.669</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 66.465%; tC2Q: 0.242, 33.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.669</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 66.465%; tC2Q: 0.242, 33.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.669</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 66.465%; tC2Q: 0.242, 33.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.669</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 66.465%; tC2Q: 0.242, 33.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.669</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 66.465%; tC2Q: 0.242, 33.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.669</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 66.465%; tC2Q: 0.242, 33.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_dly_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.669</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_end_dly_Z/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>u_la0_top/capture_end_dly_Z/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_end_dly_Z</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>u_la0_top/capture_end_dly_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 66.465%; tC2Q: 0.242, 33.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.669</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/trigger_seq_start_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>u_la0_top/trigger_seq_start_Z/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 66.465%; tC2Q: 0.242, 33.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.669</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 66.465%; tC2Q: 0.242, 33.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.676</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.487, 66.764%; tC2Q: 0.242, 33.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.676</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.487, 66.764%; tC2Q: 0.242, 33.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.676</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.487, 66.764%; tC2Q: 0.242, 33.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.676</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.487, 66.764%; tC2Q: 0.242, 33.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.807</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 71.843%; tC2Q: 0.242, 28.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.807</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 71.843%; tC2Q: 0.242, 28.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.817</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 72.161%; tC2Q: 0.242, 27.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.817</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 72.161%; tC2Q: 0.242, 27.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.819</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.630, 72.206%; tC2Q: 0.242, 27.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.947</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.821</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>2.131</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>2.144</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 41.767%; route: 1.134, 58.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.632, 72.276%; tC2Q: 0.242, 27.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 41.983%; route: 1.120, 58.017%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.579</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>test_d_Z[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>test_d_Z[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>test_d_Z[7]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.579</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>test_d_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>test_d_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>test_d_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.579</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>test_d_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>test_d_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>test_d_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.579</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.579</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.579</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.579</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.579</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.579</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.579</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>6.352</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.931</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>73</td>
<td>I_phy1_rxc_c</td>
<td>2.082</td>
<td>1.527</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[0]</td>
<td>5.899</td>
<td>1.097</td>
</tr>
<tr>
<td>1</td>
<td>Phy1_rxdv</td>
<td>5.433</td>
<td>1.563</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[7]</td>
<td>5.335</td>
<td>1.775</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[5]</td>
<td>5.437</td>
<td>1.673</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[6]</td>
<td>5.189</td>
<td>1.921</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[3]</td>
<td>6.789</td>
<td>0.207</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[4]</td>
<td>5.964</td>
<td>1.146</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[1]</td>
<td>6.789</td>
<td>0.207</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[2]</td>
<td>6.789</td>
<td>0.207</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R55C19</td>
<td>9.72%</td>
</tr>
<tr>
<td>R54C19</td>
<td>5.56%</td>
</tr>
<tr>
<td>R55C26</td>
<td>5.56%</td>
</tr>
<tr>
<td>R55C24</td>
<td>5.56%</td>
</tr>
<tr>
<td>R55C16</td>
<td>4.17%</td>
</tr>
<tr>
<td>R55C18</td>
<td>4.17%</td>
</tr>
<tr>
<td>R55C43</td>
<td>2.78%</td>
</tr>
<tr>
<td>R55C27</td>
<td>2.78%</td>
</tr>
<tr>
<td>R55C35</td>
<td>2.78%</td>
</tr>
<tr>
<td>R55C25</td>
<td>2.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name PHY1_rxc -period 8 -waveform {0 4} [get_ports {I_phy1_rxc}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
