
*** Running vivado
    with args -log VENDING_MACHINE.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VENDING_MACHINE.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source VENDING_MACHINE.tcl -notrace
Command: synth_design -top VENDING_MACHINE -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10692
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VENDING_MACHINE' [D:/Courses/FPGA/lab3/VENDING_MACHINE.vhd:17]
INFO: [Synth 8-3491] module 'CONTROL' declared at 'D:/Courses/FPGA/lab3/CONTROL.vhd:5' bound to instance 'U1' of component 'CONTROL' [D:/Courses/FPGA/lab3/VENDING_MACHINE.vhd:60]
INFO: [Synth 8-638] synthesizing module 'CONTROL' [D:/Courses/FPGA/lab3/CONTROL.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'CONTROL' (1#1) [D:/Courses/FPGA/lab3/CONTROL.vhd:18]
INFO: [Synth 8-3491] module 'ACCOUNTANT' declared at 'D:/Courses/FPGA/lab3/ACCOUNTANT.vhd:5' bound to instance 'U2' of component 'ACCOUNTANT' [D:/Courses/FPGA/lab3/VENDING_MACHINE.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ACCOUNTANT' [D:/Courses/FPGA/lab3/ACCOUNTANT.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ACCOUNTANT' (2#1) [D:/Courses/FPGA/lab3/ACCOUNTANT.vhd:19]
INFO: [Synth 8-3491] module 'TIMER' declared at 'D:/Courses/FPGA/lab3/TIMER.vhd:5' bound to instance 'U3' of component 'TIMER' [D:/Courses/FPGA/lab3/VENDING_MACHINE.vhd:83]
INFO: [Synth 8-638] synthesizing module 'TIMER' [D:/Courses/FPGA/lab3/TIMER.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TIMER' (3#1) [D:/Courses/FPGA/lab3/TIMER.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'VENDING_MACHINE' (4#1) [D:/Courses/FPGA/lab3/VENDING_MACHINE.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.352 ; gain = 31.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.352 ; gain = 31.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.352 ; gain = 31.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1105.352 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Money[5]' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Money[4]' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Money[3]' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Money[2]' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Money[1]' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:31]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Money[0]' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'CLK' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:39]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Deliver' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:41]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Enable' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:45]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'FiftyCents' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:47]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'FiveCents' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'OneDollar' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:51]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'RST' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:53]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'TenCents' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:55]
Finished Parsing XDC File [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VENDING_MACHINE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VENDING_MACHINE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1220.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1220.582 ; gain = 0.000

*** Running vivado
    with args -log VENDING_MACHINE.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VENDING_MACHINE.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source VENDING_MACHINE.tcl -notrace
Command: synth_design -top VENDING_MACHINE -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1079.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VENDING_MACHINE' [D:/Courses/FPGA/lab3/VENDING_MACHINE.vhd:17]
INFO: [Synth 8-3491] module 'CONTROL' declared at 'D:/Courses/FPGA/lab3/CONTROL.vhd:5' bound to instance 'U1' of component 'CONTROL' [D:/Courses/FPGA/lab3/VENDING_MACHINE.vhd:60]
INFO: [Synth 8-638] synthesizing module 'CONTROL' [D:/Courses/FPGA/lab3/CONTROL.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'CONTROL' (1#1) [D:/Courses/FPGA/lab3/CONTROL.vhd:18]
INFO: [Synth 8-3491] module 'ACCOUNTANT' declared at 'D:/Courses/FPGA/lab3/ACCOUNTANT.vhd:5' bound to instance 'U2' of component 'ACCOUNTANT' [D:/Courses/FPGA/lab3/VENDING_MACHINE.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ACCOUNTANT' [D:/Courses/FPGA/lab3/ACCOUNTANT.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ACCOUNTANT' (2#1) [D:/Courses/FPGA/lab3/ACCOUNTANT.vhd:19]
INFO: [Synth 8-3491] module 'TIMER' declared at 'D:/Courses/FPGA/lab3/TIMER.vhd:5' bound to instance 'U3' of component 'TIMER' [D:/Courses/FPGA/lab3/VENDING_MACHINE.vhd:83]
INFO: [Synth 8-638] synthesizing module 'TIMER' [D:/Courses/FPGA/lab3/TIMER.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TIMER' (3#1) [D:/Courses/FPGA/lab3/TIMER.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'VENDING_MACHINE' (4#1) [D:/Courses/FPGA/lab3/VENDING_MACHINE.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.852 ; gain = 25.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.852 ; gain = 25.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.852 ; gain = 25.984
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1105.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Money[5]' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Money[4]' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Money[3]' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Money[2]' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Money[1]' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:31]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Money[0]' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'CLK' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:39]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Deliver' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:41]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'Enable' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:45]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'FiftyCents' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:47]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'FiveCents' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'OneDollar' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:51]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'RST' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:53]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'TenCents' [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc:55]
Finished Parsing XDC File [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Courses/FPGA/lab3/lab3/lab3.srcs/constrs_1/new/VENDING_MACHINE.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VENDING_MACHINE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VENDING_MACHINE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1220.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1220.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.504 ; gain = 140.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.504 ; gain = 140.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.504 ; gain = 140.637
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CONTROL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                setstate |                              001 |                               00
               salestate |                              010 |                               01
            deliverstate |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CONTROL'
WARNING: [Synth 8-327] inferring latch for variable 'OneDollar_O_reg' [D:/Courses/FPGA/lab3/ACCOUNTANT.vhd:25]
WARNING: [Synth 8-327] inferring latch for variable 'FiftyCents_O_reg' [D:/Courses/FPGA/lab3/ACCOUNTANT.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'TenCents_O_reg' [D:/Courses/FPGA/lab3/ACCOUNTANT.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'FiveCents_O_reg' [D:/Courses/FPGA/lab3/ACCOUNTANT.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.504 ; gain = 140.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   3 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 10    
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1220.504 ; gain = 140.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1220.504 ; gain = 140.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1220.504 ; gain = 140.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1227.617 ; gain = 147.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1233.414 ; gain = 153.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1233.414 ; gain = 153.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1233.414 ; gain = 153.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1233.414 ; gain = 153.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1233.414 ; gain = 153.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1233.414 ; gain = 153.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT2   |    71|
|4     |LUT3   |     6|
|5     |LUT4   |    10|
|6     |LUT5   |    15|
|7     |LUT6   |    33|
|8     |MUXF7  |     2|
|9     |FDCE   |    43|
|10    |FDPE   |     8|
|11    |FDRE   |     6|
|12    |LDC    |     4|
|13    |IBUF   |     7|
|14    |OBUF   |     7|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1233.414 ; gain = 153.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1233.414 ; gain = 38.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1233.414 ; gain = 153.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1244.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 4 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1252.195 ; gain = 172.328
INFO: [Common 17-1381] The checkpoint 'D:/Courses/FPGA/lab3/lab3/lab3.runs/synth_1/VENDING_MACHINE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VENDING_MACHINE_utilization_synth.rpt -pb VENDING_MACHINE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 16 19:49:37 2020...
