[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnsizedPacked/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 40
LIB: work
FILE: ${SURELOG_DIR}/tests/UnsizedPacked/dut.sv
n<> u<39> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<39> s<38> l<1:1>
  n<> u<38> t<Source_text> p<39> c<37> l<1:1> el<7:10>
    n<> u<37> t<Description> p<38> c<36> l<1:1> el<7:10>
      n<> u<36> t<Module_declaration> p<37> c<5> l<1:1> el<7:10>
        n<> u<5> t<Module_nonansi_header> p<36> c<2> s<19> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<test> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<19> t<Module_item> p<36> c<18> s<34> l<3:1> el<3:14>
          n<> u<18> t<Non_port_module_item> p<19> c<17> l<3:1> el<3:14>
            n<> u<17> t<Module_or_generate_item> p<18> c<16> l<3:1> el<3:14>
              n<> u<16> t<Module_common_item> p<17> c<15> l<3:1> el<3:14>
                n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<3:1> el<3:14>
                  n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<3:1> el<3:14>
                    n<> u<13> t<Data_declaration> p<14> c<12> l<3:1> el<3:14>
                      n<> u<12> t<Variable_declaration> p<13> c<7> l<3:1> el<3:14>
                        n<> u<7> t<Data_type> p<12> c<6> s<11> l<3:1> el<3:4>
                          n<> u<6> t<IntVec_TypeReg> p<7> l<3:1> el<3:4>
                        n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<3:5> el<3:13>
                          n<> u<10> t<Variable_decl_assignment> p<11> c<8> l<3:5> el<3:13>
                            n<legal> u<8> t<StringConst> p<10> s<9> l<3:5> el<3:10>
                            n<> u<9> t<Unsized_dimension> p<10> l<3:11> el<3:13>
        n<> u<34> t<Module_item> p<36> c<33> s<35> l<5:1> el<5:16>
          n<> u<33> t<Non_port_module_item> p<34> c<32> l<5:1> el<5:16>
            n<> u<32> t<Module_or_generate_item> p<33> c<31> l<5:1> el<5:16>
              n<> u<31> t<Module_common_item> p<32> c<30> l<5:1> el<5:16>
                n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<5:1> el<5:16>
                  n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<5:1> el<5:16>
                    n<> u<28> t<Data_declaration> p<29> c<27> l<5:1> el<5:16>
                      n<> u<27> t<Variable_declaration> p<28> c<23> l<5:1> el<5:16>
                        n<> u<23> t<Data_type> p<27> c<20> s<26> l<5:1> el<5:7>
                          n<> u<20> t<IntVec_TypeReg> p<23> s<22> l<5:1> el<5:4>
                          n<> u<22> t<Packed_dimension> p<23> c<21> l<5:5> el<5:7>
                            n<> u<21> t<Unsized_dimension> p<22> l<5:5> el<5:7>
                        n<> u<26> t<List_of_variable_decl_assignments> p<27> c<25> l<5:8> el<5:15>
                          n<> u<25> t<Variable_decl_assignment> p<26> c<24> l<5:8> el<5:15>
                            n<illegal> u<24> t<StringConst> p<25> l<5:8> el<5:15>
        n<> u<35> t<ENDMODULE> p<36> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizedPacked/dut.sv:1:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnsizedPacked/dut.sv:1:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
Constant                                               6
Design                                                 1
LogicNet                                               2
LogicTypespec                                          2
Module                                                 1
Range                                                  3
RefTypespec                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnsizedPacked/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnsizedPacked/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@test
  |vpiTypedef:
  \_LogicTypespec: , line:3:1, endln:3:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnsizedPacked/dut.sv, line:1:1, endln:7:10
  |vpiTypedef:
  \_LogicTypespec: , line:5:1, endln:5:7
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnsizedPacked/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:5:5, endln:5:7
      |vpiParent:
      \_LogicTypespec: , line:5:1, endln:5:7
      |vpiLeftRange:
      \_Constant: , line:5:5, endln:5:6
        |vpiParent:
        \_Range: , line:5:5, endln:5:7
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:5, endln:5:6
        |vpiParent:
        \_Range: , line:5:5, endln:5:7
        |vpiDecompile:unsized
        |STRING:unsized
        |vpiConstType:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:1, endln:3:4
  |vpiImportTypespec:
  \_LogicNet: (work@test.legal), line:3:5, endln:3:10
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnsizedPacked/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@test.legal), line:3:1, endln:3:4
      |vpiParent:
      \_LogicNet: (work@test.legal), line:3:5, endln:3:10
      |vpiFullName:work@test.legal
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:4
    |vpiName:legal
    |vpiFullName:work@test.legal
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:1, endln:5:7
  |vpiImportTypespec:
  \_LogicNet: (work@test.illegal), line:5:8, endln:5:15
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnsizedPacked/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@test.illegal), line:5:1, endln:5:7
      |vpiParent:
      \_LogicNet: (work@test.illegal), line:5:8, endln:5:15
      |vpiFullName:work@test.illegal
      |vpiActual:
      \_LogicTypespec: , line:5:1, endln:5:7
    |vpiName:illegal
    |vpiFullName:work@test.illegal
    |vpiNetType:48
  |vpiDefName:work@test
  |vpiNet:
  \_LogicNet: (work@test.legal), line:3:5, endln:3:10
  |vpiNet:
  \_LogicNet: (work@test.illegal), line:5:8, endln:5:15
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
