# AXI-lite-slave
A protocol-accurate AXI4-Lite Slave implemented in Verilog, featuring clean read/write channel separation, parameterized address decoding, and robust VALID/READY handshaking. Designed for scalable SoC peripherals, register-mapped designs, and RTL learning.
