# Synchronous_FIFO

<br>
This project implements a Synchronous FIFO (First-In-First-Out) buffer in Verilog with a testbench for verification. 
<br><img width="779" alt="image" src="https://github.com/user-attachments/assets/e3a14bb4-541b-42a4-9f0c-01522441a58a" />
