Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Mon Nov 22 12:58:05 2021
| Host             : E118L14 running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xczu3eg-sbva484-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.184        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.868        |
| Device Static (W)        | 0.316        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 94.0         |
| Junction Temperature (C) | 31.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.034 |        3 |       --- |             --- |
| CLB Logic                |     0.027 |    32056 |       --- |             --- |
|   LUT as Logic           |     0.023 |    13733 |     70560 |           19.46 |
|   LUT as Shift Register  |     0.002 |      412 |     28800 |            1.43 |
|   Register               |     0.001 |    12468 |    141120 |            8.84 |
|   LUT as Distributed RAM |    <0.001 |      616 |     28800 |            2.14 |
|   CARRY8                 |    <0.001 |      269 |      8820 |            3.05 |
|   Others                 |     0.000 |      772 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       78 |     70560 |            0.11 |
|   BUFG                   |     0.000 |        1 |        24 |            4.17 |
| Signals                  |     0.028 |    25557 |       --- |             --- |
| Block RAM                |     0.001 |        2 |       216 |            0.93 |
| DSPs                     |     0.003 |       17 |       360 |            4.72 |
| I/O                      |     0.001 |       14 |        82 |           17.07 |
| PS8                      |     1.773 |        1 |       --- |             --- |
| Static Power             |     0.316 |          |           |                 |
|   PS Static              |     0.101 |          |           |                 |
|   PL Static              |     0.216 |          |           |                 |
| Total                    |     2.184 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.164 |       0.110 |      0.055 |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 |
| Vccbram         |       0.850 |     0.001 |       0.000 |      0.001 |
| Vccaux          |       1.800 |     0.048 |       0.000 |      0.048 |
| Vccaux_io       |       1.800 |     0.026 |       0.000 |      0.025 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.001 |       0.001 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.972 |       0.935 |      0.037 |
| VCC_PSINTLP     |       0.850 |     0.316 |       0.309 |      0.008 |
| VPS_MGTRAVCC    |       0.850 |     0.135 |       0.134 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.268 |       0.263 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.051 |       0.049 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.249 |       0.215 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+------------------------------------------------------+-----------------+
| Clock    | Domain                                               | Constraint (ns) |
+----------+------------------------------------------------------+-----------------+
| clk_pl_0 | system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| system_wrapper           |     1.868 |
|   system_i               |     1.866 |
|     MYIP_MOTORDC_DIR_0   |     0.001 |
|       U0                 |     0.001 |
|     MY_IP_HC_SR04_0      |     0.001 |
|       U0                 |     0.001 |
|     MY_IP_SERVO_0        |     0.002 |
|       U0                 |     0.002 |
|     MY_IP_STEPPER_0      |     0.001 |
|       U0                 |     0.001 |
|     PID_IP_0             |     0.005 |
|       U0                 |     0.005 |
|     axi_bram_ctrl_0      |     0.002 |
|       U0                 |     0.002 |
|     axi_bram_ctrl_0_bram |     0.001 |
|       U0                 |     0.001 |
|     my_ip_temperatura_0  |     0.001 |
|       U0                 |     0.001 |
|     ps8_0_axi_periph     |     0.074 |
|       m00_couplers       |     0.006 |
|       m01_couplers       |     0.006 |
|       m02_couplers       |     0.006 |
|       m03_couplers       |     0.006 |
|       m04_couplers       |     0.006 |
|       m05_couplers       |     0.006 |
|       m06_couplers       |     0.006 |
|       m07_couplers       |     0.004 |
|       m08_couplers       |     0.006 |
|       m09_couplers       |     0.006 |
|       m10_couplers       |     0.007 |
|       xbar               |     0.007 |
|     zynq_ultra_ps_e_0    |     1.774 |
|       inst               |     1.774 |
+--------------------------+-----------+


