$date
	Sat Jul  6 15:27:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_async_fifo $end
$var wire 12 ! rd_data [11:0] $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var parameter 32 $ ADDR_WIDTH $end
$var parameter 32 % DATA_WIDTH $end
$var reg 1 & clear $end
$var reg 1 ' clk $end
$var reg 4 ( clk_count [3:0] $end
$var reg 1 ) rd_clk $end
$var reg 1 * rd_en $end
$var reg 1 + rst_n $end
$var reg 1 , wr_clk $end
$var reg 12 - wr_data [11:0] $end
$var reg 1 . wr_en $end
$scope module uut $end
$var wire 1 & rd_clk $end
$var wire 1 & rd_en $end
$var wire 1 + rst_n $end
$var wire 12 / wr_data [11:0] $end
$var wire 1 0 wr_en $end
$var wire 5 1 wr_ptr_gray_next [4:0] $end
$var wire 5 2 rd_ptr_gray_next [4:0] $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var parameter 32 3 ADDR_WIDTH $end
$var parameter 32 4 DATA_WIDTH $end
$var reg 12 5 rd_data [11:0] $end
$var reg 5 6 rd_ptr [4:0] $end
$var reg 5 7 rd_ptr_gray [4:0] $end
$var reg 5 8 rd_ptr_gray_wr_clk [4:0] $end
$var reg 5 9 wr_ptr [4:0] $end
$var reg 5 : wr_ptr_gray [4:0] $end
$var reg 5 ; wr_ptr_gray_rd_clk [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100 4
b100 3
b1100 %
b100 $
$end
#0
$dumpvars
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
bx 5
b1 2
b1 1
x0
bx /
0.
bx -
1,
0+
0*
0)
b0 (
0'
x&
1#
0"
bx !
$end
#40
10
0&
b1 (
1'
#80
0'
#100
1+
#120
b10 (
1'
#160
0'
#200
b11 (
1'
1.
#210
b11 1
b1 :
b1 9
b0 -
b0 /
#240
0'
#280
0#
b1 ;
00
0,
1)
1&
b0 (
1'
#320
0'
#360
10
1,
0)
0&
b1 (
1'
#400
0'
#410
0.
#440
b10 (
1'
#480
0'
#510
1*
#520
b11 (
1'
#560
0'
#600
00
0,
1)
1&
b0 (
1'
#605
b11 2
1#
b1 7
b1 6
b0 !
b0 5
#640
0'
#680
10
1,
0)
0&
b1 (
1'
#710
0*
#720
0'
#760
b10 (
1'
#800
0'
#810
1.
#820
b10 1
b11 :
b10 9
b1 8
b10110010 -
b10110010 /
#840
b11 (
1'
#880
0'
#920
0#
b11 ;
00
0,
1)
1&
b0 (
1'
#960
0'
#1000
10
1,
0)
0&
b1 (
1'
#1020
0.
#1040
0'
#1080
b10 (
1'
#1120
0'
1*
#1160
b11 (
1'
#1200
0'
#1240
00
0,
1)
1&
b0 (
1'
#1245
b10 2
1#
b11 7
b10 6
b10110010 !
b10110010 5
#1280
0'
#1320
10
1,
0)
0&
b1 (
1'
0*
#1360
0'
#1400
b10 (
1'
#1420
b110 1
b11 8
b10 :
b11 9
b0 -
b0 /
1.
#1440
0'
#1480
b11 (
1'
#1520
0'
#1560
0#
b10 ;
00
0,
1)
1&
b0 (
1'
#1600
0'
#1640
10
1,
0)
0&
b1 (
1'
#1680
0'
#1720
b10 (
1'
0.
#1760
0'
#1800
b11 (
1'
#1820
1*
#1840
0'
#1880
00
0,
1)
1&
b0 (
1'
#1885
b110 2
1#
b10 7
b11 6
b0 !
b0 5
#1920
0'
#1960
10
1,
0)
0&
b1 (
1'
#2000
0'
#2020
0*
#2040
b10 (
1'
#2080
0'
#2120
b111 1
b11 (
b110 :
b100 9
b10 8
1'
b11000100 -
b11000100 /
1.
#2160
0'
#2200
0#
b110 ;
00
0,
1)
1&
b0 (
1'
#2240
0'
#2280
10
1,
0)
0&
b1 (
1'
#2320
b101 1
b111 :
b101 9
0'
b110010 -
b110010 /
#2360
b10 (
1'
#2400
0'
#2440
b11 (
1'
#2480
0'
#2520
b111 ;
00
0,
1)
1&
b0 (
1'
#2525
b111 2
b110 7
b100 6
b11000100 !
b11000100 5
#2530
b101 2
1#
b111 7
b101 6
b110010 !
b110010 5
#2560
0'
#2600
10
1,
0)
0&
b1 (
1'
#2640
0'
#2670
0.
#2680
b10 (
1'
#2720
0'
#2760
b11 (
1'
#2800
0'
#2840
00
0,
1)
1&
b0 (
1'
#2880
0'
#2920
10
1,
0)
0&
b1 (
1'
#2960
0'
#3000
b10 (
1'
#3040
0'
#3080
b11 (
1'
#3120
0'
#3160
00
0,
1)
1&
b0 (
1'
#3170
1*
#3200
0'
#3240
10
1,
0)
0&
b1 (
1'
#3280
0'
#3320
b10 (
1'
#3360
0'
#3370
0*
#3400
b11 (
1'
#3440
0'
#3480
00
0,
1)
1&
b0 (
1'
#3520
0'
#3560
10
1,
0)
0&
b1 (
1'
#3600
0'
#3640
b10 (
1'
#3680
0'
#3720
b11 (
1'
#3760
0'
#3800
00
0,
1)
1&
b0 (
1'
#3840
0'
#3880
10
1,
0)
0&
b1 (
1'
#3920
0'
#3960
b10 (
1'
#4000
0'
#4040
b11 (
1'
#4080
0'
#4120
00
0,
1)
1&
b0 (
1'
#4160
0'
#4200
10
1,
0)
0&
b1 (
1'
#4240
0'
#4280
b10 (
1'
#4320
0'
#4360
b11 (
1'
#4400
0'
#4440
00
0,
1)
1&
b0 (
1'
#4480
0'
#4520
10
1,
0)
0&
b1 (
1'
#4560
0'
#4600
b10 (
1'
#4640
0'
#4680
b11 (
1'
#4720
0'
#4760
00
0,
1)
1&
b0 (
1'
#4800
0'
#4840
10
1,
0)
0&
b1 (
1'
#4880
0'
#4920
b10 (
1'
#4960
0'
#5000
b11 (
1'
#5040
0'
#5080
00
0,
1)
1&
b0 (
1'
#5120
0'
#5160
10
1,
0)
0&
b1 (
1'
#5200
0'
#5240
b10 (
1'
#5280
0'
#5320
b11 (
1'
#5360
0'
#5370
