MLX5_IB_SEND_UMR_DISABLE_MR,VAR_0
MLX5_IB_SEND_UMR_ENABLE_MR,VAR_1
MLX5_IB_SEND_UMR_FAIL_IF_FREE,VAR_2
MLX5_IB_SEND_UMR_UPDATE_PD_ACCESS,VAR_3
MLX5_IB_SEND_UMR_UPDATE_TRANSLATION,VAR_4
MLX5_IB_SEND_UMR_UPDATE_XLT,VAR_5
MLX5_UMR_CHECK_FREE,VAR_6
MLX5_UMR_CHECK_NOT_FREE,VAR_7
MLX5_UMR_INLINE,VAR_8
MLX5_UMR_TRANSLATION_OFFSET_EN,VAR_9
be64_to_cpu,FUNC_0
cpu_to_be16,FUNC_1
cpu_to_be32,FUNC_2
get_umr_disable_mr_mask,FUNC_3
get_umr_enable_mr_mask,FUNC_4
get_umr_update_access_mask,FUNC_5
get_umr_update_pd_mask,FUNC_6
get_umr_update_translation_mask,FUNC_7
get_xlt_octo,FUNC_8
memset,FUNC_9
umr_check_mkey_mask,FUNC_10
umr_wr,FUNC_11
set_reg_umr_segment,FUNC_12
dev,VAR_10
umr,VAR_11
wr,VAR_12
atomic,VAR_13
umrwr,VAR_14
offset,VAR_15
