head	1.7;
access;
symbols
	OPENBSD_6_2:1.7.0.6
	OPENBSD_6_2_BASE:1.7
	OPENBSD_6_1:1.7.0.4
	OPENBSD_6_1_BASE:1.7
	OPENBSD_6_0:1.7.0.2
	OPENBSD_6_0_BASE:1.7
	OPENBSD_5_9:1.6.0.2
	OPENBSD_5_9_BASE:1.6
	OPENBSD_5_8:1.5.0.6
	OPENBSD_5_8_BASE:1.5
	OPENBSD_5_7:1.5.0.2
	OPENBSD_5_7_BASE:1.5
	OPENBSD_5_6:1.4.0.6
	OPENBSD_5_6_BASE:1.4
	OPENBSD_5_5:1.4.0.4
	OPENBSD_5_5_BASE:1.4
	OPENBSD_5_4:1.4.0.2
	OPENBSD_5_4_BASE:1.4
	OPENBSD_5_3:1.3.0.8
	OPENBSD_5_3_BASE:1.3
	OPENBSD_5_2:1.3.0.6
	OPENBSD_5_2_BASE:1.3
	OPENBSD_5_1_BASE:1.3
	OPENBSD_5_1:1.3.0.4
	OPENBSD_5_0:1.3.0.2
	OPENBSD_5_0_BASE:1.3
	OPENBSD_4_9:1.2.0.2
	OPENBSD_4_9_BASE:1.2
	OPENBSD_4_8:1.1.1.1.0.2
	OPENBSD_4_8_BASE:1.1.1.1
	jasper_20100708:1.1.1.1
	jasper:1.1.1;
locks; strict;
comment	@# @;


1.7
date	2016.04.27.14.16.52;	author jasper;	state Exp;
branches;
next	1.6;
commitid	6n0e46CMMcaNFcA9;

1.6
date	2015.12.23.11.12.53;	author bentley;	state Exp;
branches;
next	1.5;
commitid	MKpioyrMHHuGy5Ub;

1.5
date	2014.09.27.17.50.28;	author jasper;	state Exp;
branches;
next	1.4;
commitid	1PoEG67rljstlVy0;

1.4
date	2013.04.18.17.57.07;	author bentley;	state Exp;
branches;
next	1.3;

1.3
date	2011.06.13.19.42.25;	author jasper;	state Exp;
branches;
next	1.2;

1.2
date	2010.11.17.10.16.11;	author jasper;	state Exp;
branches;
next	1.1;

1.1
date	2010.07.08.18.58.23;	author jasper;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2010.07.08.18.58.23;	author jasper;	state Exp;
branches;
next	;


desc
@@


1.7
log
@update to iverilog-10.1.1
@
text
@SHA256 (verilog-10.1.1.tar.gz) = /ap13+fFjLxHH8EnEO5Js/Mv1swFXZGBtRkMvLvWyto=
SIZE (verilog-10.1.1.tar.gz) = 1684925
@


1.6
log
@Update to iverilog-10.0.
@
text
@d1 2
a2 2
SHA256 (verilog-10.0.tar.gz) = F58Jr7r7lRvqKMkAGwbti5suVBgQktSONDyyD0NrEYU=
SIZE (verilog-10.0.tar.gz) = 1683102
@


1.5
log
@update to iverilog-0.9.7
@
text
@d1 2
a2 2
SHA256 (verilog-0.9.7.tar.gz) = el5y4Xv7TDpZJk2PPMTnCnxJwTBxczSP3UTgeTiOdFQ=
SIZE (verilog-0.9.7.tar.gz) = 1238088
@


1.4
log
@Update to iverilog-0.9.6.

ok jasper@@
@
text
@d1 2
a2 2
SHA256 (verilog-0.9.6.tar.gz) = JTBNXVjWQR/NGrlJkqUFIV7qWmu9l3nCvi2dGfOM1Uo=
SIZE (verilog-0.9.6.tar.gz) = 1219982
@


1.3
log
@- update to iverilog 0.9.4
@
text
@d1 2
a2 5
MD5 (verilog-0.9.4.tar.gz) = AT8TlzOP2YTscRJQQI5Dpg==
RMD160 (verilog-0.9.4.tar.gz) = 3U+AbX44QO9iwFa77oM4tWcV5rw=
SHA1 (verilog-0.9.4.tar.gz) = PCSQkkAPWUfRDLK5z02+E52NbDQ=
SHA256 (verilog-0.9.4.tar.gz) = tOrHJ2l1zy18LJQkb3M9wYf+tNWUQDTQU8UJQnlRHrE=
SIZE (verilog-0.9.4.tar.gz) = 1200614
@


1.2
log
@- update iverilog to 0.9.3
@
text
@d1 5
a5 5
MD5 (verilog-0.9.3.tar.gz) = 0ARAjqWVsTeAxMA2+BiLZg==
RMD160 (verilog-0.9.3.tar.gz) = m7cir+m8CtfhfXdpg8mFebJdLNU=
SHA1 (verilog-0.9.3.tar.gz) = Tm+MT7483GlX1hua30i0CE+8dRs=
SHA256 (verilog-0.9.3.tar.gz) = 3WjIq4dKk4BdHpP6du4ekfwMeyCCLe0+V7ZTbNjA0bo=
SIZE (verilog-0.9.3.tar.gz) = 1193266
@


1.1
log
@Initial revision
@
text
@d1 5
a5 5
MD5 (verilog-0.9.2.tar.gz) = 47NAnwp6o4LAv7sBllX2Rw==
RMD160 (verilog-0.9.2.tar.gz) = 2+wH3Cnfv2nbwEufO7VGdFKStjA=
SHA1 (verilog-0.9.2.tar.gz) = zmIrV96AJX+3C3/alSmQQ87UUdQ=
SHA256 (verilog-0.9.2.tar.gz) = MhtvMrVgjXzddFqf+OIfPi7B/rqfDj+S2L1wQtgGR8M=
SIZE (verilog-0.9.2.tar.gz) = 1127067
@


1.1.1.1
log
@import iverilog 0.9.2

Icarus Verilog is a Verilog simulation and synthesis tool. It operates
as a compiler, compiling source code writen in Verilog (IEEE-1364) into
some target format. For batch simulation, the compiler can generate C++
code that is compiled and linked with a run time library (called "vvm")
then executed as a command to run the simulation. For synthesis, the
compiler generates netlists in the desired format.
@
text
@@
