<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3817" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3817{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_3817{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_3817{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3817{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t5_3817{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_3817{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_3817{left:70px;bottom:844px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t8_3817{left:70px;bottom:828px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t9_3817{left:70px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3817{left:70px;bottom:786px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tb_3817{left:70px;bottom:769px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3817{left:70px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#td_3817{left:70px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_3817{left:70px;bottom:711px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3817{left:70px;bottom:695px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#tg_3817{left:70px;bottom:678px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_3817{left:70px;bottom:661px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_3817{left:70px;bottom:644px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3817{left:70px;bottom:594px;letter-spacing:-0.09px;}
#tk_3817{left:156px;bottom:594px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tl_3817{left:70px;bottom:570px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tm_3817{left:70px;bottom:553px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#tn_3817{left:572px;bottom:553px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#to_3817{left:70px;bottom:536px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tp_3817{left:70px;bottom:510px;}
#tq_3817{left:96px;bottom:514px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#tr_3817{left:256px;bottom:514px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#ts_3817{left:96px;bottom:497px;letter-spacing:-0.12px;}
#tt_3817{left:70px;bottom:470px;}
#tu_3817{left:96px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tv_3817{left:396px;bottom:474px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tw_3817{left:96px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_3817{left:70px;bottom:431px;}
#ty_3817{left:96px;bottom:434px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_3817{left:274px;bottom:434px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t10_3817{left:96px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3817{left:70px;bottom:391px;}
#t12_3817{left:96px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_3817{left:302px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3817{left:96px;bottom:378px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_3817{left:96px;bottom:361px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t16_3817{left:96px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t17_3817{left:96px;bottom:327px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t18_3817{left:70px;bottom:301px;}
#t19_3817{left:96px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_3817{left:384px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_3817{left:96px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3817{left:96px;bottom:271px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t1d_3817{left:96px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1e_3817{left:70px;bottom:227px;}
#t1f_3817{left:96px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t1g_3817{left:241px;bottom:231px;letter-spacing:-0.13px;word-spacing:-0.92px;}
#t1h_3817{left:96px;bottom:214px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#t1i_3817{left:96px;bottom:197px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1j_3817{left:198px;bottom:888px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1k_3817{left:299px;bottom:888px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1l_3817{left:259px;bottom:959px;letter-spacing:0.13px;}
#t1m_3817{left:657px;bottom:958px;letter-spacing:0.03px;}
#t1n_3817{left:384px;bottom:936px;letter-spacing:-0.17px;}
#t1o_3817{left:258px;bottom:1014px;letter-spacing:0.13px;}
#t1p_3817{left:657px;bottom:1014px;}
#t1q_3817{left:443px;bottom:994px;letter-spacing:-0.16px;}
#t1r_3817{left:553px;bottom:957px;letter-spacing:0.13px;}
#t1s_3817{left:590px;bottom:939px;letter-spacing:-0.15px;}

.s1_3817{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3817{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3817{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3817{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3817{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3817{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3817{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3817{font-size:9px;font-family:Arial_b5v;color:#000;}
.s9_3817{font-size:11px;font-family:Arial_b5v;color:#000;}
.sa_3817{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3817" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3817Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3817" style="-webkit-user-select: none;"><object width="935" height="1210" data="3817/3817.svg" type="image/svg+xml" id="pdf3817" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3817" class="t s1_3817">Vol. 3B </span><span id="t2_3817" class="t s1_3817">20-109 </span>
<span id="t3_3817" class="t s2_3817">PERFORMANCE MONITORING </span>
<span id="t4_3817" class="t s3_3817">The RDPMC instruction can be used by programs or procedures running at any privilege level and in virtual-8086 </span>
<span id="t5_3817" class="t s3_3817">mode to read these counters. The PCE flag in control register CR4 (bit 8) allows the use of this instruction to be </span>
<span id="t6_3817" class="t s3_3817">restricted to only programs and procedures running at privilege level 0. </span>
<span id="t7_3817" class="t s3_3817">The RDPMC instruction is not serializing or ordered with other instructions. Thus, it does not necessarily wait until </span>
<span id="t8_3817" class="t s3_3817">all previous instructions have been executed before reading the counter. Similarly, subsequent instructions may </span>
<span id="t9_3817" class="t s3_3817">begin execution before the RDPMC instruction operation is performed. </span>
<span id="ta_3817" class="t s3_3817">Only the operating system, executing at privilege level 0, can directly manipulate the performance counters, using </span>
<span id="tb_3817" class="t s3_3817">the RDMSR and WRMSR instructions. A secure operating system would clear the PCE flag during system initializa- </span>
<span id="tc_3817" class="t s3_3817">tion to disable direct user access to the performance-monitoring counters, but provide a user-accessible program- </span>
<span id="td_3817" class="t s3_3817">ming interface that emulates the RDPMC instruction. </span>
<span id="te_3817" class="t s3_3817">Some uses of the performance counters require the counters to be preset before counting begins (that is, before </span>
<span id="tf_3817" class="t s3_3817">the counter is enabled). This can be accomplished by writing to the counter using the WRMSR instruction. To set a </span>
<span id="tg_3817" class="t s3_3817">counter to a specified number of counts before overflow, enter a 2s complement negative integer in the counter. </span>
<span id="th_3817" class="t s3_3817">The counter will then count from the preset value up to -1 and overflow. Writing to a performance counter in a </span>
<span id="ti_3817" class="t s3_3817">Pentium 4 or Intel Xeon processor with the WRMSR instruction causes all 40 bits of the counter to be written. </span>
<span id="tj_3817" class="t s4_3817">20.6.3.3 </span><span id="tk_3817" class="t s4_3817">CCCR MSRs </span>
<span id="tl_3817" class="t s3_3817">Each of the 18 performance counters has one CCCR MSR associated with it (see Table 20-86). The CCCRs control </span>
<span id="tm_3817" class="t s3_3817">the filtering and counting of events as well as interrupt generation. Figure </span><span id="tn_3817" class="t s3_3817">20-49 shows the layout of an CCCR MSR. </span>
<span id="to_3817" class="t s3_3817">The functions of the flags and fields are as follows: </span>
<span id="tp_3817" class="t s5_3817">• </span><span id="tq_3817" class="t s6_3817">Enable flag, bit 12 — </span><span id="tr_3817" class="t s3_3817">When set, enables counting; when clear, the counter is disabled. This flag is cleared on </span>
<span id="ts_3817" class="t s3_3817">reset. </span>
<span id="tt_3817" class="t s5_3817">• </span><span id="tu_3817" class="t s6_3817">ESCR select field, bits 13 through 15 — </span><span id="tv_3817" class="t s3_3817">Identifies the ESCR to be used to select events to be counted with </span>
<span id="tw_3817" class="t s3_3817">the counter associated with the CCCR. </span>
<span id="tx_3817" class="t s5_3817">• </span><span id="ty_3817" class="t s6_3817">Compare flag, bit 18 — </span><span id="tz_3817" class="t s3_3817">When set, enables filtering of the event count; when clear, disables filtering. The </span>
<span id="t10_3817" class="t s3_3817">filtering method is selected with the threshold, complement, and edge flags. </span>
<span id="t11_3817" class="t s5_3817">• </span><span id="t12_3817" class="t s6_3817">Complement flag, bit 19 — </span><span id="t13_3817" class="t s3_3817">Selects how the incoming event count is compared with the threshold value. </span>
<span id="t14_3817" class="t s3_3817">When set, event counts that are less than or equal to the threshold value result in a single count being </span>
<span id="t15_3817" class="t s3_3817">delivered to the performance counter; when clear, counts greater than the threshold value result in a count </span>
<span id="t16_3817" class="t s3_3817">being delivered to the performance counter (see Section 20.6.3.5.2, “Filtering Events”). The complement flag </span>
<span id="t17_3817" class="t s3_3817">is not active unless the compare flag is set. </span>
<span id="t18_3817" class="t s5_3817">• </span><span id="t19_3817" class="t s6_3817">Threshold field, bits 20 through 23 — </span><span id="t1a_3817" class="t s3_3817">Selects the threshold value to be used for comparisons. The </span>
<span id="t1b_3817" class="t s3_3817">processor examines this field only when the compare flag is set, and uses the complement flag setting to </span>
<span id="t1c_3817" class="t s3_3817">determine the type of threshold comparison to be made. The useful range of values that can be entered in this </span>
<span id="t1d_3817" class="t s3_3817">field depend on the type of event being counted (see Section 20.6.3.5.2, “Filtering Events”). </span>
<span id="t1e_3817" class="t s5_3817">• </span><span id="t1f_3817" class="t s6_3817">Edge flag, bit 24 — </span><span id="t1g_3817" class="t s3_3817">When set, enables rising edge (false-to-true) edge detection of the threshold comparison </span>
<span id="t1h_3817" class="t s3_3817">output for filtering event counts; when clear, rising edge detection is disabled. This flag is active only when the </span>
<span id="t1i_3817" class="t s3_3817">compare flag is set. </span>
<span id="t1j_3817" class="t s7_3817">Figure 20-48. </span><span id="t1k_3817" class="t s7_3817">Performance Counter (Pentium 4 and Intel® Xeon® Processors) </span>
<span id="t1l_3817" class="t s8_3817">63 </span><span id="t1m_3817" class="t s8_3817">32 </span>
<span id="t1n_3817" class="t s9_3817">Reserved </span>
<span id="t1o_3817" class="t s8_3817">31 </span><span id="t1p_3817" class="t s8_3817">0 </span>
<span id="t1q_3817" class="t sa_3817">Counter </span>
<span id="t1r_3817" class="t s8_3817">39 </span>
<span id="t1s_3817" class="t sa_3817">Counter </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
