Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81b2f9e9a59047d3bd095f8e2c73e76d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uP16_top_tb_behav xil_defaultlib.uP16_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DOADO' [/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1494]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'DOPADOP' [/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DIADI' [/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'DIPADIP' [/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'WEA' [/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1514]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010000000...
Compiling module unimacro_ver.BRAM_SINGLE_MACRO(DEVICE="7SERIE...
Compiling module xil_defaultlib.I_mem
Compiling module xil_defaultlib.IF_stage
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_stage
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_stage
Compiling module xil_defaultlib.EX_Mem_PR
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module unimacro_ver.BRAM_SINGLE_MACRO(DEVICE="7SERIE...
Compiling module xil_defaultlib.D_mem
Compiling module xil_defaultlib.Mem_stage
Compiling module xil_defaultlib.uP16_top
Compiling module xil_defaultlib.uP16_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uP16_top_tb_behav
