// Seed: 2679115053
module module_0 (
    input tri   id_0,
    input wor   id_1,
    input uwire id_2
);
  assign id_4 = id_4;
  wire id_5;
  always @(negedge 1'b0) force id_4 = (1);
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    input logic id_8,
    input supply1 id_9,
    output logic id_10,
    output supply1 id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    input wor id_15,
    input tri1 id_16,
    output tri id_17
);
  reg id_19;
  module_0(
      id_4, id_13, id_6
  );
  always @(1 or posedge 1)
    if (id_16 | 1) id_19 <= 1;
    else if (id_13) $display(1'b0, 1'b0);
    else id_10 <= id_8;
endmodule
