// Seed: 3308840475
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    output supply1 id_8,
    output wand id_9,
    output tri id_10,
    output uwire id_11,
    input uwire id_12,
    output wor id_13
    , id_21,
    output wor id_14,
    input uwire id_15
    , id_22,
    input uwire id_16,
    input uwire id_17,
    input wor id_18,
    input tri1 id_19
);
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3
);
  logic id_5[1 : -1];
  assign id_5 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_2,
      id_0,
      id_3,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
  logic [7:0] id_6;
  ;
  assign id_6[-1] = 1;
endmodule
