<profile>

<section name = "Vitis HLS Report for 'sha3_256_hw'" level="0">
<item name = "Date">Wed Aug  6 15:28:52 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">sha3_hls_solution</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">205, 37274, 2.050 us, 0.373 ms, 206, 37275, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_keccak_absorb_once_1_fu_183">keccak_absorb_once_1, 119, 37188, 1.190 us, 0.372 ms, 119, 37188, no</column>
<column name="grp_KeccakF1600_StatePermute_fu_194">KeccakF1600_StatePermute, 42, 42, 0.420 us, 0.420 us, 42, 42, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_790_1_VITIS_LOOP_44_1">34, 34, 4, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 269, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">9, -, 13511, 38523, 0</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 285, -</column>
<column name="Register">-, -, 274, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">4, 0, 12, 73, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_KeccakF1600_StatePermute_fu_194">KeccakF1600_StatePermute, 2, 0, 4904, 17136, 0</column>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 170, 296, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 74, 104, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 3, 0, 864, 851, 0</column>
<column name="grp_keccak_absorb_once_1_fu_183">keccak_absorb_once_1, 4, 0, 7499, 20136, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="s_U">s_RAM_AUTO_1R1W, 4, 0, 0, 0, 25, 64, 1, 1600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln790_1_fu_266_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln790_fu_288_p2">+, 0, 0, 11, 3, 1</column>
<column name="i_1_fu_276_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="first_iter_0_fu_255_p2">icmp, 0, 0, 13, 4, 1</column>
<column name="icmp_ln44_fu_282_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="icmp_ln790_fu_294_p2">icmp, 0, 0, 13, 5, 2</column>
<column name="lshr_ln46_fu_339_p2">lshr, 0, 0, 182, 64, 64</column>
<column name="i_fu_247_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln791_fu_239_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add_ln7909_fu_114">9, 2, 3, 6</column>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_icmp_ln448_phi_fu_176_p4">9, 2, 1, 2</column>
<column name="gmem_0_ARVALID">9, 2, 1, 2</column>
<column name="gmem_0_RREADY">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i5_fu_106">9, 2, 3, 6</column>
<column name="i_17_fu_110">9, 2, 4, 8</column>
<column name="icmp_ln448_reg_172">9, 2, 1, 2</column>
<column name="indvar_flatten4_fu_102">9, 2, 5, 10</column>
<column name="s_address0">14, 3, 5, 15</column>
<column name="s_address1">14, 3, 5, 15</column>
<column name="s_ce0">14, 3, 1, 3</column>
<column name="s_ce1">14, 3, 1, 3</column>
<column name="s_d0">14, 3, 64, 192</column>
<column name="s_d1">14, 3, 64, 192</column>
<column name="s_we0">14, 3, 1, 3</column>
<column name="s_we1">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln7909_fu_114">3, 0, 3, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="first_iter_0_reg_399">1, 0, 1, 0</column>
<column name="gmem_addr_reg_393">64, 0, 64, 0</column>
<column name="grp_KeccakF1600_StatePermute_fu_194_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_keccak_absorb_once_1_fu_183_ap_start_reg">1, 0, 1, 0</column>
<column name="i5_fu_106">3, 0, 3, 0</column>
<column name="i_17_fu_110">4, 0, 4, 0</column>
<column name="icmp_ln448_reg_172">1, 0, 1, 0</column>
<column name="icmp_ln44_reg_413">1, 0, 1, 0</column>
<column name="icmp_ln790_reg_418">1, 0, 1, 0</column>
<column name="in_r_read_reg_388">64, 0, 64, 0</column>
<column name="indvar_flatten4_fu_102">5, 0, 5, 0</column>
<column name="inlen_read_reg_383">32, 0, 32, 0</column>
<column name="trunc_ln46_1_reg_422">8, 0, 8, 0</column>
<column name="trunc_ln46_reg_408">3, 0, 3, 0</column>
<column name="trunc_ln46_reg_408_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="u_assign16_fu_118">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWADDR">in, 6, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARADDR">in, 6, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sha3_256_hw, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sha3_256_hw, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sha3_256_hw, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
