Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/G1/qsys_top.qsys --block-symbol-file --output-directory=/home/wisig321/Videos/G1/qsys_top --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading G1/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module axi_conduit_merger_0
Progress: Parameterizing module clk_100
Progress: Parameterizing module dma_0
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module ila
Progress: Parameterizing module jtag2mm_ns
Progress: Parameterizing module jtag2mm_s
Progress: Parameterizing module ocm
Progress: Parameterizing module ocm2
Progress: Parameterizing module pio_0
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/G1/qsys_top.qsys --synthesis=VERILOG --output-directory=/home/wisig321/Videos/G1/qsys_top --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading G1/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module axi_conduit_merger_0
Progress: Parameterizing module clk_100
Progress: Parameterizing module dma_0
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module ila
Progress: Parameterizing module jtag2mm_ns
Progress: Parameterizing module jtag2mm_s
Progress: Parameterizing module ocm
Progress: Parameterizing module ocm2
Progress: Parameterizing module pio_0
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top: "Transforming system: qsys_top"
Info: Interconnect is inserted between master agilex_hps.h2f_lw_axi_master and slave dma_0.control_port_slave because the master is of type axi4 and the slave is of type avalon.
Info: Interconnect is inserted between master dma_0.write_master and slave axi_conduit_merger_0.altera_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: agilex_hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: agilex_hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: agilex_hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: agilex_hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Warning: qsys_top: "No matching role found for axi_conduit_merger_0:altera_axi_master:m_awuser (awuser)"
Warning: qsys_top: "No matching role found for axi_conduit_merger_0:altera_axi_master:m_aruser (aruser)"
Warning: qsys_top: "No matching role found for axi_conduit_merger_0:altera_axi_slave:s_awuser (awuser)"
Warning: qsys_top: "No matching role found for axi_conduit_merger_0:altera_axi_slave:s_aruser (aruser)"
Info: qsys_top: "Generating: agilex_hps"
Info: qsys_top: "Generating: qsys_top_axi_conduit_merger_0"
Info: qsys_top: "Generating: clk_100"
Info: qsys_top: "Generating: qsys_top_dma_0"
Info: qsys_top: "Generating: emif_calbus_0"
Info: qsys_top: "Generating: emif_hps"
Info: qsys_top: "Generating: qsys_top_in_system_sources_probes_0"
Info: qsys_top: "Generating: qsys_top_master_0"
Info: qsys_top: "Generating: qsys_top_master_1"
Info: qsys_top: "Generating: ocm"
Info: qsys_top: "Generating: ocm2"
Info: qsys_top: "Generating: qsys_top_pio_0"
Info: qsys_top: "Generating: rst_in"
Info: qsys_top: "Generating: user_rst_clkgate_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_wtzzuba"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_nntyfwi"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_ekngiiq"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_nv5eshy"
Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_2000_5ooj4vq"
Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_2000_d3av7ca"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_1941_xhkhqui"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_aof5may"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_vmxazhq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_lowxgiq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_63putmq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_2tisvai"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_qqjm6ia"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_l2tkdsy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_eg2ikoy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_ko6jjta"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_vq247yq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_tdoyxxa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_pionvia"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_nql5sya"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_stpswia"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_uojh5dy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_2mynjka"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_gjyg27q"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_u6clscy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1923_goicj3i"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_odws56i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_bc5dyoq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_7sl5mfa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_q2diwby"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_gd3iw6a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_bgivs5a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_e7elchq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_b4iaudq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_v4zrbhq"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_g6z6j2i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_dxwzily"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1923_mrsyxhy"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_jss6m2a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_mpnocui"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_ueozcoi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_lkkwwfi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_1941_fly5qya"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_zpn6mja"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_7k3c5my"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_kimbi3y"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_bcms7ua"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_ejbibiy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_bacgeha"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_l2mquna"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_72eqwma"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_pv3aubi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_vklaixq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_bpmaysq"
Info: qsys_top: Done "qsys_top" with 79 modules, 109 files
Info: Finished: Create HDL design files for synthesis
