


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         ; 
    3 00000000 400FE608 
                       SYSCTL_RCGCGPIO_R
                               EQU              0x400FE608
    4 00000000         
    5 00000000         ; Port E configuration registers
    6 00000000 40024400 
                       GPIO_PORTE_DIR_R
                               EQU              0x40024400  ; GPIO direction re
                                                            gister (GPIODIR)
    7 00000000 40024420 
                       GPIO_PORTE_AFSEL_R
                               EQU              0x40024420  ; GPIO alternative 
                                                            function select (GP
                                                            IOAFSEL)
    8 00000000 40024510 
                       GPIO_PORTE_PUR_R
                               EQU              0x40024510  ; GPIO pull-up resi
                                                            stor register (GPIO
                                                            PUR)
    9 00000000 40024514 
                       GPIO_PORTE_PDR_R
                               EQU              0x40024514  ; GPIO pull-down re
                                                            sistor register (GP
                                                            IOPDR)
   10 00000000 4002451C 
                       GPIO_PORTE_DEN_R
                               EQU              0x4002451C  ; GPIO digital enab
                                                            le (GPIODEN)
   11 00000000 40024520 
                       GPIO_PORTE_LOCK_R
                               EQU              0x40024520  ; GPIO lock registe
                                                            r (GPIOLOCK)
   12 00000000 40024524 
                       GPIO_PORTE_CR_R
                               EQU              0x40024524  ; GPIO commit regis
                                                            ter (GPIOCR)
   13 00000000 40024528 
                       GPIO_PORTE_AMSEL_R
                               EQU              0x40024528  ; GPIO analog mode 
                                                            select (GPIOAMSEL)
   14 00000000 4002452C 
                       GPIO_PORTE_PCTL_R
                               EQU              0x4002452C  ; GPIO port control
                                                             (GPIOPCTL) 
   15 00000000 4C4F434B 
                       GPIO_LOCK_KEY
                               EQU              0x4C4F434B  ; Unlocks the GPIO_
                                                            CR register
   16 00000000         
   17 00000000         
   18 00000000         
   19 00000000         
   20 00000000                 THUMB
   21 00000000         
   22 00000000         
   23 00000000         ; ******************************************************
                       ***************



ARM Macro Assembler    Page 2 


   24 00000000         ; *************************** CODE AREA IN ROM *********
                       ***************
   25 00000000         ; ******************************************************
                       ***************
   26 00000000                 AREA             MyPortEConfig, CODE, READONLY, 
ALIGN=2 
                                                            ; Flash ROM
   27 00000000         
   28 00000000                 ALIGN
   29 00000000         
   30 00000000         
   31 00000000                 EXPORT           PortE_Config
   32 00000000         
   33 00000000         
   34 00000000         PortE_Config
   35 00000000         ; PORT E INITIALIZATION CODE ***************************
                       ********
   36 00000000         ; step 1:  activate clock for Port E
   37 00000000 4917            LDR              R1, =SYSCTL_RCGCGPIO_R ; load R
                                                            1 with address of G
                                                            PIO Run Mode Clock 
                                                            Gating Control regi
                                                            ster
   38 00000002 6808            LDR              R0, [R1]
   39 00000004 F040 0010       ORR              R0, R0, #0x00000010 ; set bit 4
                                                             to turn on clock f
                                                            or Port E
   40 00000008 6008            STR              R0, [R1]    ; store bits back t
                                                            o RCGCGPIO register
                                                            
   41 0000000A BF00            NOP
   42 0000000C BF00            NOP                          ; allow time for cl
                                                            ock to configure
   43 0000000E         ; step 2: unlock the lock register for Port E
   44 0000000E         ; 2a: load the key in the lock register
   45 0000000E 4915            LDR              R1, =GPIO_PORTE_LOCK_R ; loads 
                                                            register R1 with ad
                                                            dress of Port E loc
                                                            k register
   46 00000010 4815            LDR              R0, =0x4C4F434B ; loads value 0
                                                            x4C4F434B into R0
   47 00000012 6008            STR              R0, [R1]    ; stores value 0x4C
                                                            4F434B into lock re
                                                            gister
   48 00000014         
   49 00000014         ; 2b: give write access to GPIOAFSEL, GPIOPUR, GPIOPDR, 
                       & GPIODEN configuration registers
   50 00000014 4915            LDR              R1, =GPIO_PORTE_CR_R ; loads re
                                                            gister R1 with addr
                                                            ess of Port E commi
                                                            t register
   51 00000016 6808            LDR              R0, [R1]    ; loads register R0
                                                             with value in Port
                                                             E commit register
   52 00000018 F040 00FF       ORR              R0, R0, #0xFF ; sets bits 0-7 o
                                                            f R0 leaving other 
                                                            bits unchanged
   53 0000001C 6008            STR              R0, [R1]    ; sets bits 0-7 of 
                                                            Port E commit regis



ARM Macro Assembler    Page 3 


                                                            ter
   54 0000001E         
   55 0000001E         ; step 3: disable analog function --> analog function is
                        disabled by default
   56 0000001E 4914            LDR              R1, =GPIO_PORTE_AMSEL_R ; analo
                                                            g mode select regis
                                                            ter
   57 00000020 6808            LDR              R0, [R1]    ; load content of G
                                                            PIOAMSEL register t
                                                            o R0
   58 00000022 F020 00FF       BIC              R0, R0, #0xFF ; clear bottom 8 
                                                            bits of the GPIOAMS
                                                            EL data
   59 00000026 6008            STR              R0, [R1]
   60 00000028         
   61 00000028         ; step 4: clear bits in PCTL --> most GPIO pins are set 
                       to GPIO on reset (i.e., no alternate function)
   62 00000028 4912            LDR              R1, =GPIO_PORTE_PCTL_R ; load R
                                                            1 with address of p
                                                            ort control registe
                                                            r
   63 0000002A F04F 0000       MOV              R0, #0      ; load 0s in all 32
                                                             bits to set all 8 
                                                            pins to GPIO and no
                                                            t an alternate func
                                                            tion (4 bits per pi
                                                            n)
   64 0000002E 6008            STR              R0, [R1]
   65 00000030         
   66 00000030         ; step 5: set direction register
   67 00000030 4911            LDR              R1, =GPIO_PORTE_DIR_R ; load th
                                                            e address pointing 
                                                            to the Port E GPIO 
                                                            direction register(
                                                            GPIODIR)
   68 00000032 6808            LDR              R0, [R1]    ; load the current 
                                                            contents of the Por
                                                            t E GPIODIR
   69 00000034 F020 003E       BIC              R0, R0, #0x3E ; clear bits ?? (
                                                            make them inputs)
   70 00000038 F040 0001       ORR              R0, R0, #0x01 ; set bits ?? (ma
                                                            ke them outputs) PE
                                                            O OUTPUT
   71 0000003C 6008            STR              R0, [R1]    ; store the result 
                                                            in the Port E GPIOD
                                                            IR
   72 0000003E         
   73 0000003E 490F            LDR              R1, =GPIO_PORTE_PDR_R
   74 00000040 6808            LDR              R0, [R1]
   75 00000042 F040 003E       ORR              R0, #0x3E   ; place pull-up res
                                                            istor on input pins
                                                             ??
   76 00000046 6008            STR              R0, [R1]
   77 00000048         
   78 00000048         ; step 6: clear bits in alternate function register
   79 00000048 490D            LDR              R1, =GPIO_PORTE_AFSEL_R ; alter
                                                            nate function regis
                                                            ter address
   80 0000004A 6808            LDR              R0, [R1]    ; load AFSEL regist



ARM Macro Assembler    Page 4 


                                                            er value into R0
   81 0000004C F020 003F       BIC              R0, R0, #0x3F ; clear all port 
                                                            E bits 
   82 00000050 6008            STR              R0, [R1]    ; write back to AFS
                                                            EL register
   83 00000052         
   84 00000052         ; step 7: enable digital port
   85 00000052 490C            LDR              R1, =GPIO_PORTE_DEN_R ; load di
                                                            gital enable regist
                                                            er address
   86 00000054 6808            LDR              R0, [R1]    ; load value of GPI
                                                            ODEN register into 
                                                            R0
   87 00000056 F040 003F       ORR              R0, R0, #0x3F ; set bits for pi
                                                            ns ?? to enable dig
                                                            ital pins 
   88 0000005A 6008            STR              R0, [R1]
   89 0000005C         
   90 0000005C BF00            NOP
   91 0000005E         
   92 0000005E 4770            BX               LR
   93 00000060         
   94 00000060                 ALIGN                        ; make sure the end
                                                             of this section is
                                                             aligned
   95 00000060                 END                          ; end of file
              400FE608 
              40024520 
              4C4F434B 
              40024524 
              40024528 
              4002452C 
              40024400 
              40024514 
              40024420 
              4002451C 
Command Line: --debug --xref --diag_suppress=9931,A1950W --cpu=Cortex-M4 --fpu=
SoftVFP --depend=.\porte_setup.d -o.\porte_setup.o -I.\RTE\_Lab3 -IC:\Keil_v5\A
RM\Packs\ARM\CMSIS\6.1.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\Packs\Keil\TM4C_DF
P\1.1.0\Device\Include\TM4C123 --predefine="__EVAL SETA 1" --predefine="__UVISI
ON_VERSION SETA 540" --predefine="TM4C123GH6PM SETA 1" --predefine="_RTE_ SETA 
1" --list=.\porte_setup.lst PortE_Setup.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

MyPortEConfig 00000000

Symbol: MyPortEConfig
   Definitions
      At line 26 in file PortE_Setup.s
   Uses
      None
Comment: MyPortEConfig unused
PortE_Config 00000000

Symbol: PortE_Config
   Definitions
      At line 34 in file PortE_Setup.s
   Uses
      At line 31 in file PortE_Setup.s
Comment: PortE_Config used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

GPIO_LOCK_KEY 4C4F434B

Symbol: GPIO_LOCK_KEY
   Definitions
      At line 15 in file PortE_Setup.s
   Uses
      None
Comment: GPIO_LOCK_KEY unused
GPIO_PORTE_AFSEL_R 40024420

Symbol: GPIO_PORTE_AFSEL_R
   Definitions
      At line 7 in file PortE_Setup.s
   Uses
      At line 79 in file PortE_Setup.s
Comment: GPIO_PORTE_AFSEL_R used once
GPIO_PORTE_AMSEL_R 40024528

Symbol: GPIO_PORTE_AMSEL_R
   Definitions
      At line 13 in file PortE_Setup.s
   Uses
      At line 56 in file PortE_Setup.s
Comment: GPIO_PORTE_AMSEL_R used once
GPIO_PORTE_CR_R 40024524

Symbol: GPIO_PORTE_CR_R
   Definitions
      At line 12 in file PortE_Setup.s
   Uses
      At line 50 in file PortE_Setup.s
Comment: GPIO_PORTE_CR_R used once
GPIO_PORTE_DEN_R 4002451C

Symbol: GPIO_PORTE_DEN_R
   Definitions
      At line 10 in file PortE_Setup.s
   Uses
      At line 85 in file PortE_Setup.s
Comment: GPIO_PORTE_DEN_R used once
GPIO_PORTE_DIR_R 40024400

Symbol: GPIO_PORTE_DIR_R
   Definitions
      At line 6 in file PortE_Setup.s
   Uses
      At line 67 in file PortE_Setup.s
Comment: GPIO_PORTE_DIR_R used once
GPIO_PORTE_LOCK_R 40024520

Symbol: GPIO_PORTE_LOCK_R
   Definitions
      At line 11 in file PortE_Setup.s
   Uses
      At line 45 in file PortE_Setup.s
Comment: GPIO_PORTE_LOCK_R used once
GPIO_PORTE_PCTL_R 4002452C

Symbol: GPIO_PORTE_PCTL_R



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 14 in file PortE_Setup.s
   Uses
      At line 62 in file PortE_Setup.s
Comment: GPIO_PORTE_PCTL_R used once
GPIO_PORTE_PDR_R 40024514

Symbol: GPIO_PORTE_PDR_R
   Definitions
      At line 9 in file PortE_Setup.s
   Uses
      At line 73 in file PortE_Setup.s
Comment: GPIO_PORTE_PDR_R used once
GPIO_PORTE_PUR_R 40024510

Symbol: GPIO_PORTE_PUR_R
   Definitions
      At line 8 in file PortE_Setup.s
   Uses
      None
Comment: GPIO_PORTE_PUR_R unused
SYSCTL_RCGCGPIO_R 400FE608

Symbol: SYSCTL_RCGCGPIO_R
   Definitions
      At line 3 in file PortE_Setup.s
   Uses
      At line 37 in file PortE_Setup.s
Comment: SYSCTL_RCGCGPIO_R used once
11 symbols
349 symbols in table
