#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct  4 19:59:27 2019
# Process ID: 18052
# Current directory: F:/EE478 LAB2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14568 F:\EE478 LAB2\project_1.xpr
# Log file: F:/EE478 LAB2/vivado.log
# Journal file: F:/EE478 LAB2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/EE478 LAB2/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'E:/EE478 LAB2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/schoolsoftware/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/EE478 LAB2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_tbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/EE478 LAB2/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab2_tbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/EE478 LAB2/project_1.srcs/sources_1/new/lab2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab2'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/EE478 LAB2/project_1.srcs/sim_1/new/lab2_tbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab2_tbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/EE478 LAB2/project_1.sim/sim_1/behav/xsim'
"xelab -wto 581ef025b68e448ab381d2902796bcf9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab2_tbench_behav xil_defaultlib.lab2_tbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/schoolsoftware/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 581ef025b68e448ab381d2902796bcf9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab2_tbench_behav xil_defaultlib.lab2_tbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.lab2 [lab2_default]
Compiling architecture behavioral of entity xil_defaultlib.lab2_tbench
Built simulation snapshot lab2_tbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/EE478 -notrace
couldn't read file "F:/EE478": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Oct  4 20:00:08 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 822.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/EE478 LAB2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_tbench_behav -key {Behavioral:sim_1:Functional:lab2_tbench} -tclbatch {lab2_tbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lab2_tbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_tbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 829.934 ; gain = 7.488
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/EE478 LAB2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_tbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/EE478 LAB2/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab2_tbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/EE478 LAB2/project_1.srcs/sim_1/new/lab2_tbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab2_tbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/EE478 LAB2/project_1.sim/sim_1/behav/xsim'
"xelab -wto 581ef025b68e448ab381d2902796bcf9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab2_tbench_behav xil_defaultlib.lab2_tbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/schoolsoftware/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 581ef025b68e448ab381d2902796bcf9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab2_tbench_behav xil_defaultlib.lab2_tbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.lab2 [lab2_default]
Compiling architecture behavioral of entity xil_defaultlib.lab2_tbench
Built simulation snapshot lab2_tbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/EE478 LAB2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_tbench_behav -key {Behavioral:sim_1:Functional:lab2_tbench} -tclbatch {lab2_tbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lab2_tbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_tbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 835.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 20:14:11 2019...
