#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00F95448 .scope module, "testbench" "testbench" 2 6;
 .timescale -9 -12;
v00FF74C0_0 .var "Clk", 0 0;
v00FF7620_0 .var "Rst", 0 0;
v00FF7678_0 .var "cycles", 31 0;
v00FF7E60_0 .var "i", 31 0;
S_00F94C50 .scope module, "cpu" "CPU" 2 50, 3 8, S_00F95448;
 .timescale -9 -12;
v00FF6930_0 .net "A", 31 0, v00FF5A78_0; 1 drivers
v00FF6988_0 .net "ALUctr", 2 0, v00FF54F8_0; 1 drivers
v00FF6A90_0 .net "B", 31 0, v00FF5550_0; 1 drivers
v00FF6B40_0 .net "DX_JT", 31 0, v00FF5B80_0; 1 drivers
v00FF6B98_0 .net "DX_MD", 31 0, v00FF56B0_0; 1 drivers
v00FF6BF0_0 .net "DX_MemRead", 0 0, v00FF6E00_0; 1 drivers
v00FF72D0_0 .net "DX_MemWrite", 0 0, v00FF6778_0; 1 drivers
v00FF7328_0 .net "DX_MemtoReg", 0 0, v00FF64B8_0; 1 drivers
v00FF7220_0 .net "DX_NPC", 31 0, v00FF6AE8_0; 1 drivers
v00FF7010_0 .net "DX_PC", 31 0, v00FF5B28_0; 1 drivers
v00FF7380_0 .net "DX_RD", 4 0, v00FF6DA8_0; 1 drivers
v00FF73D8_0 .net "DX_RS", 4 0, v00FF6CF8_0; 1 drivers
v00FF7278_0 .net "DX_RT", 4 0, v00FF6618_0; 1 drivers
v00FF7118_0 .net "DX_RegWrite", 0 0, v00FF6720_0; 1 drivers
v00FF6F60_0 .net "DX_branch", 0 0, v00FF67D0_0; 1 drivers
v00FF6FB8_0 .net "DX_jump", 0 0, v00FF6828_0; 1 drivers
v00FF7068_0 .net "FD_IR", 31 0, v00FF6C48_0; 1 drivers
v00FF70C0_0 .net "FD_PC", 31 0, v00FF6460_0; 1 drivers
v00FF7170_0 .net "MDR", 31 0, v00FA92C8_0; 1 drivers
v00FF71C8_0 .net "MW_ALUout", 31 0, v00FA9320_0; 1 drivers
v00FF76D0_0 .net "MW_MemtoReg", 0 0, v00F96888_0; 1 drivers
v00FF7AF0_0 .net "MW_RD", 4 0, v00F968E0_0; 1 drivers
v00FF7570_0 .net "MW_RegWrite", 0 0, v00F98D68_0; 1 drivers
v00FF78E0_0 .net "XM_ALUout", 31 0, v00FF5060_0; 1 drivers
v00FF77D8_0 .net "XM_BT", 31 0, v00FF4F58_0; 1 drivers
v00FF7D00_0 .net "XM_MD", 31 0, v00FF5658_0; 1 drivers
v00FF79E8_0 .net "XM_MemRead", 0 0, v00FF55A8_0; 1 drivers
v00FF75C8_0 .net "XM_MemWrite", 0 0, v00FF5A20_0; 1 drivers
v00FF7BF8_0 .net "XM_MemtoReg", 0 0, v00FF5760_0; 1 drivers
v00FF7888_0 .net "XM_RD", 4 0, v00FF57B8_0; 1 drivers
v00FF7C50_0 .net "XM_RegWrite", 0 0, v00FF5918_0; 1 drivers
v00FF7D58_0 .net "XM_branch", 0 0, v00FF5600_0; 1 drivers
v00FF7E08_0 .net "clk", 0 0, v00FF74C0_0; 1 drivers
v00FF7BA0_0 .net "imm", 15 0, v00FF6F08_0; 1 drivers
v00FF7DB0_0 .net "rst", 0 0, v00FF7620_0; 1 drivers
S_00F95008 .scope module, "IF" "INSTRUCTION_FETCH" 3 45, 4 3, S_00F94C50;
 .timescale -9 -12;
v00FF6C48_0 .var "IR", 31 0;
v00FF6460_0 .var "PC", 31 0;
v00FF6510_0 .alias "branch", 0 0, v00FF7D58_0;
v00FF6568_0 .alias "branch_addr", 31 0, v00FF77D8_0;
v00FF6880_0 .alias "clk", 0 0, v00FF7E08_0;
v00FF65C0 .array "instruction", 255 0, 31 0;
v00FF69E0_0 .alias "jump", 0 0, v00FF6FB8_0;
v00FF6670_0 .alias "jump_addr", 31 0, v00FF6B40_0;
v00FF6CA0_0 .alias "rst", 0 0, v00FF7DB0_0;
S_00F94DE8 .scope module, "ID" "INSTRUCTION_DECODE" 3 59, 5 3, S_00F94C50;
 .timescale -9 -12;
v00FF5A78_0 .var "A", 31 0;
v00FF54F8_0 .var "ALUctr", 2 0;
v00FF5550_0 .var "B", 31 0;
v00FF5B28_0 .var "DX_PC", 31 0;
v00FF5868_0 .alias "IR", 31 0, v00FF7068_0;
v00FF5B80_0 .var "JT", 31 0;
v00FF56B0_0 .var "MD", 31 0;
v00FF5448_0 .alias "MDR", 31 0, v00FF7170_0;
v00FF5708_0 .alias "MW_ALUout", 31 0, v00FF71C8_0;
v00FF58C0_0 .alias "MW_MemtoReg", 0 0, v00FF76D0_0;
v00FF6EB0_0 .alias "MW_RD", 4 0, v00FF7AF0_0;
v00FF6E58_0 .alias "MW_RegWrite", 0 0, v00FF7570_0;
v00FF6E00_0 .var "MemRead", 0 0;
v00FF6778_0 .var "MemWrite", 0 0;
v00FF64B8_0 .var "MemtoReg", 0 0;
v00FF6AE8_0 .var "NPC", 31 0;
v00FF6A38_0 .alias "PC", 31 0, v00FF70C0_0;
v00FF6DA8_0 .var "RD", 4 0;
v00FF66C8 .array "REG", 31 0, 31 0;
v00FF6CF8_0 .var "RS", 4 0;
v00FF6618_0 .var "RT", 4 0;
v00FF6720_0 .var "RegWrite", 0 0;
v00FF67D0_0 .var "branch", 0 0;
v00FF6D50_0 .alias "clk", 0 0, v00FF7E08_0;
v00FF6F08_0 .var "imm", 15 0;
v00FF6828_0 .var "jump", 0 0;
v00FF68D8_0 .alias "rst", 0 0, v00FF7DB0_0;
S_00F94F80 .scope module, "EXE" "EXECUTION" 3 91, 6 3, S_00F94C50;
 .timescale -9 -12;
v00FB9CC8_0 .alias "A", 31 0, v00FF6930_0;
v00FB9D20_0 .alias "ALUctr", 2 0, v00FF6988_0;
v00FF5060_0 .var "ALUout", 31 0;
v00FF50B8_0 .alias "B", 31 0, v00FF6A90_0;
v00FF52C8_0 .alias "DX_MD", 31 0, v00FF6B98_0;
v00FF5270_0 .alias "DX_MemRead", 0 0, v00FF6BF0_0;
v00FF4D48_0 .alias "DX_MemWrite", 0 0, v00FF72D0_0;
v00FF5320_0 .alias "DX_MemtoReg", 0 0, v00FF7328_0;
v00FF4FB0_0 .net "DX_PC", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v00FF5378_0 .alias "DX_RD", 4 0, v00FF7380_0;
v00FF4EA8_0 .alias "DX_RS", 4 0, v00FF73D8_0;
v00FF4F00_0 .alias "DX_RT", 4 0, v00FF7278_0;
v00FF5110_0 .alias "DX_RegWrite", 0 0, v00FF7118_0;
v00FF5218_0 .alias "DX_branch", 0 0, v00FF6F60_0;
v00FF4C40_0 .net "DX_jump", 0 0, C4<z>; 0 drivers
v00FF4DF8_0 .alias "FMW_RD", 4 0, v00FF7AF0_0;
v00FF5008_0 .alias "FMW_RegWrite", 0 0, v00FF7570_0;
v00FF51C0_0 .alias "FXM_RD", 4 0, v00FF7888_0;
v00FF5168_0 .alias "FXM_RegWrite", 0 0, v00FF7C50_0;
v00FF4C98_0 .net "JT", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v00FF4CF0_0 .alias "MW_FD", 31 0, v00FF71C8_0;
v00FF4DA0_0 .alias "NPC", 31 0, v00FF7220_0;
v00FF4F58_0 .var "XM_BT", 31 0;
v00FF4E50_0 .alias "XM_FD", 31 0, v00FF78E0_0;
v00FF5658_0 .var "XM_MD", 31 0;
v00FF55A8_0 .var "XM_MemRead", 0 0;
v00FF5A20_0 .var "XM_MemWrite", 0 0;
v00FF5760_0 .var "XM_MemtoReg", 0 0;
v00FF57B8_0 .var "XM_RD", 4 0;
v00FF5918_0 .var "XM_RegWrite", 0 0;
v00FF5600_0 .var "XM_branch", 0 0;
v00FF54A0_0 .alias "clk", 0 0, v00FF7E08_0;
v00FF5970_0 .alias "imm", 15 0, v00FF7BA0_0;
v00FF59C8_0 .alias "rst", 0 0, v00FF7DB0_0;
v00FF5810_0 .var "tmpA", 31 0;
v00FF5AD0_0 .var "tmpB", 31 0;
S_00F94CD8 .scope module, "MEM" "MEMORY" 3 129, 7 3, S_00F94C50;
 .timescale -9 -12;
v00034E68_0 .alias "ALUout", 31 0, v00FF78E0_0;
v00FA1070 .array "DM", 127 0, 31 0;
v00FA92C8_0 .var "MDR", 31 0;
v00FA9320_0 .var "MW_ALUout", 31 0;
v00F96888_0 .var "MW_MemtoReg", 0 0;
v00F968E0_0 .var "MW_RD", 4 0;
v00F98D68_0 .var "MW_RegWrite", 0 0;
v00F98DC0_0 .alias "XM_MD", 31 0, v00FF7D00_0;
v00F9CEC8_0 .alias "XM_MemRead", 0 0, v00FF79E8_0;
v00F9CF20_0 .alias "XM_MemWrite", 0 0, v00FF75C8_0;
v00F9DF98_0 .alias "XM_MemtoReg", 0 0, v00FF7BF8_0;
v00F9DFF0_0 .alias "XM_RD", 4 0, v00FF7888_0;
v00FC1C50_0 .alias "XM_RegWrite", 0 0, v00FF7C50_0;
v00FC1CA8_0 .alias "clk", 0 0, v00FF7E08_0;
v00FC1D00_0 .alias "rst", 0 0, v00FF7DB0_0;
E_00F99F40 .event posedge, v00FC1D00_0, v00FC1CA8_0;
E_00F99F60 .event posedge, v00FC1CA8_0;
    .scope S_00F95008;
T_0 ;
    %wait E_00F99F40;
    %load/v 8, v00FF6CA0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF6C48_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.2, 4;
    %load/x1p 40, v00FF6460_0, 9;
    %jmp T_0.3;
T_0.2 ;
    %mov 40, 2, 9;
T_0.3 ;
; Save base=40 wid=9 in lookaside.
    %ix/get 3, 40, 9;
    %load/av 8, v00FF65C0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF6C48_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00F95008;
T_1 ;
    %wait E_00F99F40;
    %load/v 8, v00FF6CA0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF6460_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v00FF6510_0, 1;
    %jmp/0  T_1.2, 8;
    %load/v 9, v00FF6568_0, 32;
    %mov 41, 0, 1;
    %jmp/1  T_1.4, 8;
T_1.2 ; End of true expr.
    %load/v 42, v00FF69E0_0, 1;
    %jmp/0  T_1.5, 42;
    %load/v 43, v00FF6670_0, 32;
    %mov 75, 0, 1;
    %jmp/1  T_1.7, 42;
T_1.5 ; End of true expr.
    %load/v 76, v00FF6460_0, 32;
    %mov 108, 0, 1;
    %addi 76, 4, 33;
    %jmp/0  T_1.6, 42;
 ; End of false expr.
    %blend  43, 76, 33; Condition unknown.
    %jmp  T_1.7;
T_1.6 ;
    %mov 43, 76, 33; Return false value
T_1.7 ;
    %jmp/0  T_1.3, 8;
 ; End of false expr.
    %blend  9, 43, 33; Condition unknown.
    %jmp  T_1.4;
T_1.3 ;
    %mov 9, 43, 33; Return false value
T_1.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF6460_0, 0, 9;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00F94DE8;
T_2 ;
    %wait E_00F99F40;
    %load/v 8, v00FF68D8_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5A78_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v00FF6E58_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v00FF58C0_0, 1;
    %jmp/0  T_2.4, 8;
    %load/v 9, v00FF5448_0, 32;
    %jmp/1  T_2.6, 8;
T_2.4 ; End of true expr.
    %load/v 41, v00FF5708_0, 32;
    %jmp/0  T_2.5, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_2.6;
T_2.5 ;
    %mov 9, 41, 32; Return false value
T_2.6 ;
    %ix/getv 3, v00FF6EB0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00FF66C8, 0, 9;
t_0 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00F94DE8;
T_3 ;
    %wait E_00F99F40;
    %load/v 8, v00FF68D8_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5A78_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF56B0_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v00FF6F08_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5B28_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF6AE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6828_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5B80_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 40, v00FF5868_0, 5;
    %jmp T_3.3;
T_3.2 ;
    %mov 40, 2, 5;
T_3.3 ;
; Save base=40 wid=5 in lookaside.
    %ix/get 3, 40, 5;
    %load/av 8, v00FF66C8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5A78_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.4, 4;
    %load/x1p 40, v00FF5868_0, 5;
    %jmp T_3.5;
T_3.4 ;
    %mov 40, 2, 5;
T_3.5 ;
; Save base=40 wid=5 in lookaside.
    %ix/get 3, 40, 5;
    %load/av 8, v00FF66C8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF56B0_0, 0, 8;
    %load/v 8, v00FF5868_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v00FF6F08_0, 0, 8;
    %load/v 8, v00FF6A38_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5B28_0, 0, 8;
    %load/v 8, v00FF6A38_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF6AE8_0, 0, 8;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.9, 4;
    %load/x1p 8, v00FF5868_0, 6;
    %jmp T_3.10;
T_3.9 ;
    %mov 8, 2, 6;
T_3.10 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %jmp/0  T_3.6, 8;
    %mov 9, 1, 1;
    %jmp/1  T_3.8, 8;
T_3.6 ; End of true expr.
    %jmp/0  T_3.7, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_3.8;
T_3.7 ;
    %mov 9, 0, 1; Return false value
T_3.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6828_0, 0, 9;
    %mov 8, 0, 2;
    %load/v 10, v00FF5868_0, 27; Select 27 out of 32 bits
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.11, 4;
    %load/x1p 41, v00FF6A38_0, 4;
    %jmp T_3.12;
T_3.11 ;
    %mov 41, 2, 4;
T_3.12 ;
    %mov 37, 41, 4; Move signal select into place
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5B80_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00F94DE8;
T_4 ;
    %wait E_00F99F40;
    %load/v 8, v00FF68D8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF64B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6720_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6E00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF67D0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v00FF54F8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v00FF6DA8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v00FF6CF8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v00FF6618_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.2, 4;
    %load/x1p 8, v00FF5868_0, 6;
    %jmp T_4.3;
T_4.2 ;
    %mov 8, 2, 6;
T_4.3 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_4.6, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_4.7, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_4.8, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_4.9, 6;
    %jmp T_4.11;
T_4.4 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.12, 4;
    %load/x1p 40, v00FF5868_0, 5;
    %jmp T_4.13;
T_4.12 ;
    %mov 40, 2, 5;
T_4.13 ;
; Save base=40 wid=5 in lookaside.
    %ix/get 3, 40, 5;
    %load/av 8, v00FF66C8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5550_0, 0, 8;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.14, 4;
    %load/x1p 8, v00FF5868_0, 5;
    %jmp T_4.15;
T_4.14 ;
    %mov 8, 2, 5;
T_4.15 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v00FF6DA8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF64B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6720_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6E00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF67D0_0, 0, 0;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.16, 4;
    %load/x1p 8, v00FF5868_0, 5;
    %jmp T_4.17;
T_4.16 ;
    %mov 8, 2, 5;
T_4.17 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v00FF6CF8_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.18, 4;
    %load/x1p 8, v00FF5868_0, 5;
    %jmp T_4.19;
T_4.18 ;
    %mov 8, 2, 5;
T_4.19 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v00FF6618_0, 0, 8;
    %load/v 8, v00FF5868_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 32, 6;
    %jmp/1 T_4.20, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_4.21, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_4.22, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_4.23, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_4.24, 6;
    %jmp T_4.25;
T_4.20 ;
    %ix/load 0, 3, 0;
    %assign/v0 v00FF54F8_0, 0, 0;
    %jmp T_4.25;
T_4.21 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00FF54F8_0, 0, 8;
    %jmp T_4.25;
T_4.22 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00FF54F8_0, 0, 8;
    %jmp T_4.25;
T_4.23 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00FF54F8_0, 0, 8;
    %jmp T_4.25;
T_4.24 ;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00FF54F8_0, 0, 8;
    %jmp T_4.25;
T_4.25 ;
    %jmp T_4.11;
T_4.5 ;
    %load/v 8, v00FF5868_0, 16; Select 16 out of 32 bits
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.26, 4;
    %load/x1p 56, v00FF5868_0, 1;
    %jmp T_4.27;
T_4.26 ;
    %mov 56, 2, 1;
T_4.27 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5550_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.28, 4;
    %load/x1p 8, v00FF5868_0, 5;
    %jmp T_4.29;
T_4.28 ;
    %mov 8, 2, 5;
T_4.29 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v00FF6DA8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF64B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6720_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6E00_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF67D0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v00FF54F8_0, 0, 0;
    %jmp T_4.11;
T_4.6 ;
    %load/v 8, v00FF5868_0, 16; Select 16 out of 32 bits
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.30, 4;
    %load/x1p 56, v00FF5868_0, 1;
    %jmp T_4.31;
T_4.30 ;
    %mov 56, 2, 1;
T_4.31 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5550_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.32, 4;
    %load/x1p 8, v00FF5868_0, 5;
    %jmp T_4.33;
T_4.32 ;
    %mov 8, 2, 5;
T_4.33 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v00FF6DA8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF64B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6720_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6E00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6778_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF67D0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v00FF54F8_0, 0, 0;
    %jmp T_4.11;
T_4.7 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.34, 4;
    %load/x1p 40, v00FF5868_0, 5;
    %jmp T_4.35;
T_4.34 ;
    %mov 40, 2, 5;
T_4.35 ;
; Save base=40 wid=5 in lookaside.
    %ix/get 3, 40, 5;
    %load/av 8, v00FF66C8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5550_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF64B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6720_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6E00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF67D0_0, 0, 1;
    %movi 8, 5, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00FF54F8_0, 0, 8;
    %jmp T_4.11;
T_4.8 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.36, 4;
    %load/x1p 40, v00FF5868_0, 5;
    %jmp T_4.37;
T_4.36 ;
    %mov 40, 2, 5;
T_4.37 ;
; Save base=40 wid=5 in lookaside.
    %ix/get 3, 40, 5;
    %load/av 8, v00FF66C8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5550_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF64B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6720_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6E00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF67D0_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00FF54F8_0, 0, 8;
    %jmp T_4.11;
T_4.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF64B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6720_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6E00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF6778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF67D0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v00FF54F8_0, 0, 1;
    %jmp T_4.11;
T_4.11 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00F94F80;
T_5 ;
    %wait E_00F99F40;
    %load/v 8, v00FF59C8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF5760_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF5918_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF55A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF5A20_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v00FF57B8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5658_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF5600_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF4F58_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00FF5320_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF5760_0, 0, 8;
    %load/v 8, v00FF5110_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF5918_0, 0, 8;
    %load/v 8, v00FF5270_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF55A8_0, 0, 8;
    %load/v 8, v00FF4D48_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF5A20_0, 0, 8;
    %load/v 8, v00FF5378_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v00FF57B8_0, 0, 8;
    %load/v 8, v00FF52C8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5658_0, 0, 8;
    %load/v 8, v00FB9D20_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 5, 5;
    %mov 8, 4, 1;
    %load/v 9, v00FB9CC8_0, 32;
    %load/v 41, v00FF50B8_0, 32;
    %cmp/u 9, 41, 32;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FF5218_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_5.2, 8;
    %mov 9, 1, 1;
    %jmp/1  T_5.4, 8;
T_5.2 ; End of true expr.
    %load/v 10, v00FB9D20_0, 3;
    %mov 13, 0, 2;
    %cmpi/u 10, 6, 5;
    %mov 10, 4, 1;
    %load/v 11, v00FB9CC8_0, 32;
    %load/v 43, v00FF50B8_0, 32;
    %cmp/u 11, 43, 32;
    %inv 4, 1;
    %mov 11, 4, 1;
    %and 10, 11, 1;
    %load/v 11, v00FF5218_0, 1;
    %and 10, 11, 1;
    %jmp/0  T_5.5, 10;
    %mov 11, 1, 1;
    %jmp/1  T_5.7, 10;
T_5.5 ; End of true expr.
    %jmp/0  T_5.6, 10;
 ; End of false expr.
    %blend  11, 0, 1; Condition unknown.
    %jmp  T_5.7;
T_5.6 ;
    %mov 11, 0, 1; Return false value
T_5.7 ;
    %jmp/0  T_5.3, 8;
 ; End of false expr.
    %blend  9, 11, 1; Condition unknown.
    %jmp  T_5.4;
T_5.3 ;
    %mov 9, 11, 1; Return false value
T_5.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FF5600_0, 0, 9;
    %load/v 8, v00FF4DA0_0, 32;
    %mov 40, 0, 1;
    %mov 41, 0, 2;
    %load/v 43, v00FF5970_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.8, 4;
    %load/x1p 89, v00FF5970_0, 1;
    %jmp T_5.9;
T_5.8 ;
    %mov 89, 2, 1;
T_5.9 ;
    %mov 74, 89, 1; Move signal select into place
    %mov 88, 74, 1; Repetition 15
    %mov 87, 74, 1; Repetition 14
    %mov 86, 74, 1; Repetition 13
    %mov 85, 74, 1; Repetition 12
    %mov 84, 74, 1; Repetition 11
    %mov 83, 74, 1; Repetition 10
    %mov 82, 74, 1; Repetition 9
    %mov 81, 74, 1; Repetition 8
    %mov 80, 74, 1; Repetition 7
    %mov 79, 74, 1; Repetition 6
    %mov 78, 74, 1; Repetition 5
    %mov 77, 74, 1; Repetition 4
    %mov 76, 74, 1; Repetition 3
    %mov 75, 74, 1; Repetition 2
    %mov 59, 74, 15;
    %add 8, 41, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF4F58_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00F94F80;
T_6 ;
    %wait E_00F99F60;
    %load/v 8, v00FF5168_0, 1;
    %load/v 9, v00FF51C0_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v00FF51C0_0, 5;
    %load/v 13, v00FF4EA8_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %jmp/0  T_6.2, 8;
    %load/v 9, v00FF4E50_0, 32;
    %jmp/1  T_6.4, 8;
T_6.2 ; End of true expr.
    %load/v 41, v00FB9CC8_0, 32;
    %jmp/0  T_6.3, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_6.4;
T_6.3 ;
    %mov 9, 41, 32; Return false value
T_6.4 ;
    %set/v v00FF5810_0, 9, 32;
    %load/v 8, v00FF51C0_0, 5;
    %load/v 13, v00FF4F00_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %jmp/0  T_6.5, 8;
    %load/v 9, v00FF4E50_0, 32;
    %jmp/1  T_6.7, 8;
T_6.5 ; End of true expr.
    %load/v 41, v00FF50B8_0, 32;
    %jmp/0  T_6.6, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_6.7;
T_6.6 ;
    %mov 9, 41, 32; Return false value
T_6.7 ;
    %set/v v00FF5AD0_0, 9, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00FF5008_0, 1;
    %load/v 9, v00FF4DF8_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v00FF4DF8_0, 5;
    %load/v 13, v00FF4EA8_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %jmp/0  T_6.10, 8;
    %load/v 9, v00FF4CF0_0, 32;
    %jmp/1  T_6.12, 8;
T_6.10 ; End of true expr.
    %load/v 41, v00FB9CC8_0, 32;
    %jmp/0  T_6.11, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_6.12;
T_6.11 ;
    %mov 9, 41, 32; Return false value
T_6.12 ;
    %set/v v00FF5810_0, 9, 32;
    %load/v 8, v00FF4DF8_0, 5;
    %load/v 13, v00FF4F00_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %jmp/0  T_6.13, 8;
    %load/v 9, v00FF4CF0_0, 32;
    %jmp/1  T_6.15, 8;
T_6.13 ; End of true expr.
    %load/v 41, v00FF50B8_0, 32;
    %jmp/0  T_6.14, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_6.15;
T_6.14 ;
    %mov 9, 41, 32; Return false value
T_6.15 ;
    %set/v v00FF5AD0_0, 9, 32;
    %jmp T_6.9;
T_6.8 ;
    %load/v 8, v00FB9CC8_0, 32;
    %set/v v00FF5810_0, 8, 32;
    %load/v 8, v00FF50B8_0, 32;
    %set/v v00FF5AD0_0, 8, 32;
T_6.9 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00F94F80;
T_7 ;
    %wait E_00F99F40;
    %load/v 8, v00FF59C8_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5060_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00FB9D20_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_7.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_7.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_7.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_7.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_7.8, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.2 ;
    %load/v 8, v00FF5810_0, 32;
    %load/v 40, v00FF5AD0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5060_0, 0, 8;
    %jmp T_7.10;
T_7.3 ;
    %load/v 8, v00FF5810_0, 32;
    %load/v 40, v00FF5AD0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5060_0, 0, 8;
    %jmp T_7.10;
T_7.4 ;
    %load/v 8, v00FF5810_0, 32;
    %load/v 40, v00FF5AD0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5060_0, 0, 8;
    %jmp T_7.10;
T_7.5 ;
    %load/v 8, v00FF5810_0, 32;
    %load/v 40, v00FF5AD0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5060_0, 0, 8;
    %jmp T_7.10;
T_7.6 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.11, 4;
    %load/x1p 8, v00FF5810_0, 1;
    %jmp T_7.12;
T_7.11 ;
    %mov 8, 2, 1;
T_7.12 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.13, 4;
    %load/x1p 9, v00FF5AD0_0, 1;
    %jmp T_7.14;
T_7.13 ;
    %mov 9, 2, 1;
T_7.14 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.15, 8;
    %load/v 8, v00FF5810_0, 32;
    %load/v 40, v00FF5AD0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_7.17, 8;
    %movi 9, 1, 32;
    %jmp/1  T_7.19, 8;
T_7.17 ; End of true expr.
    %jmp/0  T_7.18, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_7.19;
T_7.18 ;
    %mov 9, 0, 32; Return false value
T_7.19 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5060_0, 0, 9;
    %jmp T_7.16;
T_7.15 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.20, 4;
    %load/x1p 8, v00FF5810_0, 1;
    %jmp T_7.21;
T_7.20 ;
    %mov 8, 2, 1;
T_7.21 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.22, 4;
    %load/x1p 9, v00FF5AD0_0, 1;
    %jmp T_7.23;
T_7.22 ;
    %mov 9, 2, 1;
T_7.23 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_7.24, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5060_0, 0, 0;
    %jmp T_7.25;
T_7.24 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.26, 4;
    %load/x1p 8, v00FF5810_0, 1;
    %jmp T_7.27;
T_7.26 ;
    %mov 8, 2, 1;
T_7.27 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.28, 4;
    %load/x1p 9, v00FF5AD0_0, 1;
    %jmp T_7.29;
T_7.28 ;
    %mov 9, 2, 1;
T_7.29 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.30, 8;
    %movi 8, 1, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5060_0, 0, 8;
    %jmp T_7.31;
T_7.30 ;
    %load/v 8, v00FF5810_0, 32;
    %inv 8, 32;
    %addi 8, 1, 32;
    %load/v 40, v00FF5AD0_0, 32;
    %inv 40, 32;
    %addi 40, 1, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_7.32, 8;
    %movi 9, 1, 32;
    %jmp/1  T_7.34, 8;
T_7.32 ; End of true expr.
    %jmp/0  T_7.33, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_7.34;
T_7.33 ;
    %mov 9, 0, 32; Return false value
T_7.34 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5060_0, 0, 9;
T_7.31 ;
T_7.25 ;
T_7.16 ;
    %jmp T_7.10;
T_7.7 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5060_0, 0, 0;
    %jmp T_7.10;
T_7.8 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5060_0, 0, 0;
    %jmp T_7.10;
T_7.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF5060_0, 0, 0;
    %jmp T_7.10;
T_7.10 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00F94CD8;
T_8 ;
    %wait E_00F99F60;
    %load/v 8, v00F9CF20_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v00F98DC0_0, 32;
    %load/v 40, v00034E68_0, 7; Only need 7 of 32 bits
; Save base=40 wid=7 in lookaside.
    %ix/get 3, 40, 7;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00FA1070, 0, 8;
t_1 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00F94CD8;
T_9 ;
    %wait E_00F99F40;
    %load/v 8, v00FC1D00_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00F96888_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00F98D68_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00FA92C8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00FA9320_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v00F968E0_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00F9DF98_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00F96888_0, 0, 8;
    %load/v 8, v00FC1C50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00F98D68_0, 0, 8;
    %load/v 8, v00F9CEC8_0, 1;
    %jmp/0  T_9.2, 8;
    %load/v 41, v00034E68_0, 7; Only need 7 of 32 bits
; Save base=41 wid=7 in lookaside.
    %ix/get 3, 41, 7;
    %load/av 9, v00FA1070, 32;
    %jmp/1  T_9.4, 8;
T_9.2 ; End of true expr.
    %load/v 41, v00FA92C8_0, 32;
    %jmp/0  T_9.3, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_9.4;
T_9.3 ;
    %mov 9, 41, 32; Return false value
T_9.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FA92C8_0, 0, 9;
    %load/v 8, v00034E68_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FA9320_0, 0, 8;
    %load/v 8, v00F9DFF0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v00F968E0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00F95448;
T_10 ;
    %movi 8, 2234400, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00FF65C0, 8, 32;
    %movi 8, 32, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00FF65C0, 8, 32;
    %movi 8, 6428704, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00FF65C0, 8, 32;
    %movi 8, 32, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00FF65C0, 8, 32;
    %movi 8, 4, 32;
    %set/v v00FF7E60_0, 8, 32;
T_10.0 ;
    %load/v 8, v00FF7E60_0, 32;
   %cmpi/u 8, 128, 32;
    %jmp/0xz T_10.1, 5;
    %movi 8, 32, 32;
    %ix/getv 3, v00FF7E60_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v00FF65C0, 8, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v00FF7E60_0, 32;
    %set/v v00FF7E60_0, 8, 32;
    %jmp T_10.0;
T_10.1 ;
    %set/v v00FF6460_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_00F95448;
T_11 ;
    %movi 8, 9, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00FA1070, 8, 32;
    %movi 8, 3, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00FA1070, 8, 32;
    %movi 8, 2, 32;
    %set/v v00FF7E60_0, 8, 32;
T_11.0 ;
    %load/v 8, v00FF7E60_0, 32;
   %cmpi/u 8, 128, 32;
    %jmp/0xz T_11.1, 5;
    %ix/getv 3, v00FF7E60_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v00FA1070, 0, 32;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v00FF7E60_0, 32;
    %set/v v00FF7E60_0, 8, 32;
    %jmp T_11.0;
T_11.1 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00FF66C8, 0, 32;
    %movi 8, 1, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00FF66C8, 8, 32;
    %movi 8, 2, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00FF66C8, 8, 32;
    %movi 8, 3, 32;
    %set/v v00FF7E60_0, 8, 32;
T_11.2 ;
    %load/v 8, v00FF7E60_0, 32;
   %cmpi/u 8, 32, 32;
    %jmp/0xz T_11.3, 5;
    %ix/getv 3, v00FF7E60_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v00FF66C8, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v00FF7E60_0, 32;
    %set/v v00FF7E60_0, 8, 32;
    %jmp T_11.2;
T_11.3 ;
    %end;
    .thread T_11;
    .scope S_00F95448;
T_12 ;
    %set/v v00FF74C0_0, 1, 1;
    %end;
    .thread T_12;
    .scope S_00F95448;
T_13 ;
    %delay 10000, 0;
    %load/v 8, v00FF74C0_0, 1;
    %inv 8, 1;
    %set/v v00FF74C0_0, 8, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00F95448;
T_14 ;
    %set/v v00FF7678_0, 0, 32;
    %set/v v00FF7620_0, 1, 1;
    %delay 12000, 0;
    %set/v v00FF7620_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00F95448;
T_15 ;
    %wait E_00F99F60;
    %load/v 8, v00FF7678_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v00FF7678_0, 0, 8;
    %load/v 8, v00FF7678_0, 32;
    %cmpi/u 8, 20, 32;
    %jmp/0xz  T_15.0, 4;
    %vpi_call 2 58 "$finish";
T_15.0 ;
    %load/v 8, v00FF70C0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %vpi_call 2 59 "$display", "PC: %d cycles: %d", T<8,32,u>, v00FF7678_0;
    %vpi_call 2 60 "$display", "  R00-R07: %08x %08x %08x %08x %08x %08x %08x %08x", &A<v00FF66C8, 0>, &A<v00FF66C8, 1>, &A<v00FF66C8, 2>, &A<v00FF66C8, 3>, &A<v00FF66C8, 4>, &A<v00FF66C8, 5>, &A<v00FF66C8, 6>, &A<v00FF66C8, 7>;
    %vpi_call 2 61 "$display", "  R08-R15: %08x %08x %08x %08x %08x %08x %08x %08x", &A<v00FF66C8, 8>, &A<v00FF66C8, 9>, &A<v00FF66C8, 10>, &A<v00FF66C8, 11>, &A<v00FF66C8, 12>, &A<v00FF66C8, 13>, &A<v00FF66C8, 14>, &A<v00FF66C8, 15>;
    %vpi_call 2 62 "$display", "  R16-R23: %08x %08x %08x %08x %08x %08x %08x %08x", &A<v00FF66C8, 16>, &A<v00FF66C8, 17>, &A<v00FF66C8, 18>, &A<v00FF66C8, 19>, &A<v00FF66C8, 20>, &A<v00FF66C8, 21>, &A<v00FF66C8, 22>, &A<v00FF66C8, 23>;
    %vpi_call 2 63 "$display", "  R24-R31: %08x %08x %08x %08x %08x %08x %08x %08x", &A<v00FF66C8, 24>, &A<v00FF66C8, 25>, &A<v00FF66C8, 26>, &A<v00FF66C8, 27>, &A<v00FF66C8, 28>, &A<v00FF66C8, 29>, &A<v00FF66C8, 30>, &A<v00FF66C8, 31>;
    %vpi_call 2 64 "$display", "  0x00   : %08x %08x %08x %08x %08x %08x %08x %08x", &A<v00FA1070, 0>, &A<v00FA1070, 1>, &A<v00FA1070, 2>, &A<v00FA1070, 3>, &A<v00FA1070, 4>, &A<v00FA1070, 5>, &A<v00FA1070, 6>, &A<v00FA1070, 7>;
    %vpi_call 2 65 "$display", "  0x08   : %08x %08x %08x %08x %08x %08x %08x %08x", &A<v00FA1070, 8>, &A<v00FA1070, 9>, &A<v00FA1070, 10>, &A<v00FA1070, 11>, &A<v00FA1070, 12>, &A<v00FA1070, 13>, &A<v00FA1070, 14>, &A<v00FA1070, 15>;
    %jmp T_15;
    .thread T_15;
    .scope S_00F95448;
T_16 ;
    %vpi_call 2 70 "$dumpfile", "cpu_hw.vcd";
    %vpi_call 2 71 "$dumpvars";
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./CPU.v";
    "./INSTRUCTION_FETCH.v";
    "./INSTRUCTION_DECODE.v";
    "./EXECUTION.v";
    "./MEMORY.v";
