// Seed: 4291795021
module module_0 ();
  always begin : LABEL_0
    if (&1) id_1 = "" >> id_1 + 1'd0;
    @(posedge 1) wait (id_1 - 1) id_1 <= id_1 !== id_1 === id_1;
  end
  assign id_2 = 1;
  always_ff id_2 <= id_2;
  wire id_3;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = id_2;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  specify
    (id_3 => id_4) = (1);
    (id_5 => id_6) = 1;
    (posedge id_7 => (id_8 +: (id_4))) = (id_3, 1);
  endspecify
  tri1 id_9 = id_7;
  module_0 modCall_1 ();
endmodule
