[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of OPA209AIDBVR production of TEXAS INSTRUMENTS from the text:50nV/div\nTime□(1s/div)\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.OPA209 ,OPA2209 ,OPA4209\nSBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016\nOPAx209 2.2-nV/√Hz,Low-Power, 36-VOperational Amplifier\n11Features\n1•Low Voltage Noise: 2.2nV/√Hzat1kHz\n•0.1-Hz to10-Hz Noise: 130nVPP\n•Low Quiescent Current: 2.5mA/Ch (Maximum)\n•Low Offset Voltage: 150µV(Maximum)\n•Gain Bandwidth Product: 18MHz\n•Slew Rate: 6.4V/µs\n•Wide Supply Range:\n±2.25 Vto±18V,4.5Vto36V\n•Rail-to-Rail Output\n•Short-Circuit Current: ±65mA\n•Available in5-Pin SOT-23, 8-Pin MSOP,\n8-Pin SOIC, and14-Pin TSSOP Packages\n2Applications\n•PLL Loop Filters\n•Low-Noise, Low-Power Signal Processing\n•Low-Noise Instrumentation Amplifiers\n•High-Performance ADC Drivers\n•High-Performance DAC Output Amplifiers\n•Active Filters\n•Ultrasound Amplifiers\n•Professional Audio Preamplifiers\n•Low-Noise Frequency Synthesizers\n•Infrared Detector Amplifiers\n•Hydrophone Amplifiers3Description\nThe OPA209 series ofprecision operational\namplifiers achieve very low voltage noise density\n(2.2 nV/√Hz) with asupply current ofonly 2.5mA\n(maximum). This series also offers rail-to-rail output\nswing, which helps tomaximize dynamic range.\nInprecision data acquisition applications, the\nOPA209 provides fastsettling time to16-bit accuracy,\neven for10-V output swings. This excellent ac\nperformance, combined with only 150µV(maximum)\nofoffset and lowdrift over temperature, makes the\nOPA209 very suitable for fast, high-precision\napplications.\nThe OPA209 isspecified over awide dual power-\nsupply range of±2.25 Vto±18V,orsingle-supply\noperation from 4.5Vto36V.\nThe OPA209 isavailable inthe5-pin SOT-23, 8-pin\nVSSOP, andthestandard 8-pin SOIC packages. The\ndual OPA2209 comes inboth 8-pin VSSOP and8-pin\nSOIC packages. The quad OPA4209 isavailable in\nthe14-pin TSSOP package.\nTheOPA209 series isspecified from –40°Cto125°C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nOPA209SOT-23 (5) 2.90 mm×1.60 mm\nVSSOP (8) 3.00 mm×3.00 mm\nSOIC (8) 4.90 mm×3.91 mm\nOPA2209VSSOP (8) 3.00 mm×3.00 mm\nSOIC (8) 4.90 mm×3.91 mm\nOPA4209 TSSOP (14) 5.00 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n0.1-Hz to10-Hz Noise\n2OPA209 ,OPA2209 ,OPA4209\nSBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016 www.ti.com\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information: OPA209 .................................. 5\n6.5 Thermal Information: OPA2209 ................................ 6\n6.6 Thermal Information: OPA4209 ................................ 6\n6.7 Electrical Characteristics ........................................... 6\n6.8 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 13\n7.1 Overview ................................................................. 13\n7.2 Functional Block Diagram ....................................... 13\n7.3 Feature Description ................................................. 137.4 Device Functional Modes ....................................... 17\n8Application andImplementation ........................ 18\n8.1 Application Information .......................................... 18\n8.2 Typical Application ................................................. 18\n9Power Supply Recommendations ...................... 19\n10Layout ................................................................... 19\n10.1 Layout Guidelines ................................................ 19\n10.2 Layout Example .................................................... 20\n11Device andDocumentation Support ................. 21\n11.1 Device Support ...................................................... 21\n11.2 Documentation Support ........................................ 22\n11.3 Related Links ........................................................ 22\n11.4 Receiving Notification ofDocumentation Updates 22\n11.5 Community Resources .......................................... 22\n11.6 Trademarks ........................................................... 22\n11.7 Electrostatic Discharge Caution ............................ 22\n11.8 Glossary ................................................................ 23\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 23\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(October 2013) toRevision D Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\n•Deleted Ordering Information table; seePOA attheendofthedata sheet........................................................................... 1\n•Moved specified voltage, specified temperature, andoperating temperature from Electrical Characteristics to\nRecommended Operating Conditions .................................................................................................................................... 5\n•Updated values intheThermal Information tables toalign with JEDEC standards ............................................................... 5\nChanges from Revision B(August 2010) toRevision C Page\n•Deleted device graphic ........................................................................................................................................................... 1\n•Changed y-axis units label inFigure 2................................................................................................................................... 8\n1\n2\n3\n48\n7\n6\n5V+\nOUT□B\n/c45IN□B\n+IN□BOUT□A\n/c45IN□A\n+IN□A\nV/c45A\nB\n1\n2\n3\n48\n7\n6\n5NC(1)\nV+\nOUT\nNC(1)NC(1)\n/c45IN\n+IN\nV/c45OPA209\n1\n2\n35\n4V+\n/c45INOUT\nV/c45\n+IN\n3OPA209 ,OPA2209 ,OPA4209\nwww.ti.com SBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nOPA209: DBV Package\n5-Pin SOT-23\nTopViewOPA209: DorDGK Packages\n8-Pin SOIC orVSSOP\nTopView\n(1) NC=nointernal connection\nPinFunctions: OPA209\nPIN\nI/O DESCRIPTION\nNAME SOT-23 SOIC, VSSOP\n–IN 4 2 I Inverting input\n+IN 3 3 I Noninverting input\nNC — 1,5,8 — Nointernal connection\nOUT 1 6 O Output\nV– 2 4 — Negative (lowest) power supply\nV+ 5 7 — Positive (highest) power supply\nOPA2209: DorDGK Packages\n8-Pin SOIC orVSSOP\nTopView\nPinFunctions: OPA2209\nPIN\nI/O DESCRIPTION\nNAME NO.\n–INA 2 I Inverting input, channel A\n+INA 3 I Noninverting input, channel A\n–INB 6 I Inverting input, channel B\n+INB 5 I Noninverting input, channel B\nOUT A 1 O Output, channel A\nOUT B 7 O Output, channel B\nV– 4 — Negative (lowest) power supply\nV+ 8 — Positive (highest) power supply\n1\n2\n3\n4\n5\n6\n714\n13\n12\n11\n10\n9\n8OUT□D\n/c45IN□D\n+IN□D\nV/c45\n+IN□C\n/c45IN□C\nOUT□COUT□A\n/c45IN□A\n+IN□A\nV+\n+IN□B\n/c45IN□B\nOUT□BA\nBD\nC\n4OPA209 ,OPA2209 ,OPA4209\nSBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016 www.ti.com\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedOPA4209: PWPackage\n14-Pin TSSOP\nTopView\nPinFunctions: OPA4209\nPIN\nI/O DESCRIPTION\nNAME NO.\n–INA 2 I Inverting input, channel A\n+INA 3 I Noninverting input, channel A\n–INB 6 I Inverting input, channel B\n+INB 5 I Noninverting input, channel B\n–INC 9 I Inverting input, channel C\n+INC 10 I Noninverting input, channel C\n–IND 13 I Inverting input, channel D\n+IND 12 I Noninverting input, channel D\nOUT A 1 O Output, channel A\nOUT B 7 O Output, channel B\nOUT C 8 O Output, channel C\nOUT D 14 O Output, channel D\nV– 11 — Negative (lowest) power supply\nV+ 4 — Positive (highest) power supply\n5OPA209 ,OPA2209 ,OPA4209\nwww.ti.com SBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Forinput voltages beyond thepower-supply rails, voltage orcurrent must belimited.\n(3) Short-circuit toground, oneamplifier perpackage.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltageSupply voltage, VS=(V+) –(V–) 40 V\nSignal input pins(2)(V–)–0.5 (V+) +0.5 V\nCurrentSignal input pins(2)–10 10 mA\nOutput short circuit(3)Continuous\nTemperatureOperating, TA –55 150 °C\nJunction, TJ 200 °C\nStorage, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±3000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVS Specified voltage ±2.25 ±18 V\nSpecified temperature –40 125 °C\nTA Operating temperature –55 150 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information: OPA209\nTHERMAL METRIC(1)OPA209\nUNIT DBV (SOT-23) D(SOIC) DGK (VSSOP)\n5PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 204.9 135.5 142.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 200 73.7 46.9 °C/W\nRθJB Junction-to-board thermal resistance 113.1 61.9 63.5 °C/W\nψJT Junction-to-top characterization parameter 38.2 19.7 5.3 °C/W\nψJB Junction-to-board characterization parameter 104.9 54.8 62.8 °C/W\n6OPA209 ,OPA2209 ,OPA4209\nSBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016 www.ti.com\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.5 Thermal Information: OPA2209\nTHERMAL METRIC(1)OPA2209\nUNIT D(SOIC) DGK (VSSOP)\n8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 134.3 132.7 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 72.1 38.5 °C/W\nRθJB Junction-to-board thermal resistance 60.7 52.1 °C/W\nψJT Junction-to-top characterization parameter 18.2 2.4 °C/W\nψJB Junction-to-board characterization parameter 53.8 52.8 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.6 Thermal Information: OPA4209\nTHERMAL METRIC(1)OPA4209\nUNIT PW(TSSOP)\n14PINS\nRθJA Junction-to-ambient thermal resistance 112.9 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 26.1 °C/W\nRθJB Junction-to-board thermal resistance 61 °C/W\nψJT Junction-to-top characterization parameter 0.7 °C/W\nψJB Junction-to-board characterization parameter 59.2 °C/W\n6.7 Electrical Characteristics\natVS=±2.25 Vto±18V,TA=25°C,RL=10kΩconnected tomidsupply, andVCM=VOUT=midsupply (unless otherwise\nnoted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOFFSET VOLTAGE\nVOS Input offset voltage VS=±15V,VCM=0V ±35 ±150 µV\ndVOS/dT Input offset voltage drift TA=–40°Cto125°C 1 3 µV/°C\nPSRR vspower supply VS=±2.25 Vto±18VTA=25°C 0.05 0.5\nµV/V\nTA=–40°Cto125°C 1\nChannel separation DC(dual andquad versions) 1 µV/V\nINPUT BIAS CURRENT\nIB Input bias current VCM=0VTA=25°C ±1 ±4.5\nnA TA=–40°Cto85°C ±8\nTA=–40°Cto125°C ±15\nIOS Input offset current VCM=0VTA=25°C ±0.7 ±4.5\nnA TA=–40°Cto85°C ±8\nTA=–40°Cto125°C ±15\nNOISE\nen Input voltage noise f=0.1Hzto10Hz 0.13 µVPP\nNoise densityf=10Hz 3.3\nnV/√Hz f=100Hz 2.25\nf=1kHz 2.2\nIn Input current noise density f=1kHz 500 fA/√Hz\nINPUT VOLTAGE RANGE\nVCMCommon-mode voltage\nrange(V–)+1.5 (V+) –1.5 V\nCMRRCommon-mode rejection\nratio(V–)+1.5V<VCM<(V+) –1.5V,TA=–40°Cto125°C 120 130 dB\n7OPA209 ,OPA2209 ,OPA4209\nwww.ti.com SBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\natVS=±2.25 Vto±18V,TA=25°C,RL=10kΩconnected tomidsupply, andVCM=VOUT=midsupply (unless otherwise\nnoted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) SeeAbsolute Maximum Ratings foradditional information.INPUT IMPEDANCE\nDifferential 200||4 kΩ||pF\nCommon-mode 109||2 Ω||pF\nOPEN-LOOP GAIN\nAOL Open-loop voltage gain(V–)+0.2V<VO<(V+) –0.2V,\nRL=10kΩTA=25°C 126 132\ndBTA=–40°Cto125°C 120\n(V–)+0.6V<VO<(V+) –0.6V,\nRL=600Ω(1)TA=25°C 114 120\nTA=–40°Cto125°C 110\nFREQUENCY RESPONSE\nGBW Gain bandwidth product 18 MHz\nSR Slew rate 6.4 V/µs\nΦm Phase margin RL=10kΩ,CL=25pF 80 °\ntS Settling time0.1%, G=–1,10-V step, CL=100pF 2.1\nµs\n0.0015% (16-bit), G=–1,10-V step, CL=100pF 2.6\nOverload recovery time G=–1 <1 µs\nTHD+NTotal harmonic distortion +\nnoiseG=+1,f=1kHz, VO=20VPP,600Ω 0.000025%\nOUTPUT\nVoltage output swingRL=10kΩ,AOL>130dB (V–)+0.2 (V+) –0.2\nV RL=600Ω,AOL>114dB (V–)+0.6 (V+) –0.6\nRL=10kΩ,AOL>120dB,TA=–40°Cto125°C (V–)+0.2 (V+) –0.2\nISC Short-circuit current VS=±18V ±65 mA\nCLOADCapacitive load drive\n(stable operation)SeeTypical Characteristics\nZOOpen-loop output\nimpedanceSeeTypical Characteristics\nPOWER SUPPLY\nIQQuiescent current\n(per amplifier)IO=0ATA=25°C 2.2 2.5\nmA\nTA=–40°Cto125°C 3.25\n0.1 1 10 100 1k 10M 10k 100k 1M 100M\nFrequency□(Hz)160\n140\n120\n100\n80\n60\n40\n20\n0PSRR□(dB)+PSRR/c45PSRR\n50nV/div\nTime□(1s/div)\n10 100 1k 20k 10k\nFrequency□(Hz)0.001\n0.0001\n0.00001Total□Harmonic□Distortion+Noise□(%)VS=/c17715V\nR =□600 /c87L\nG□=□+11\nV =□3VOUT RMS\nG□=□+1\nV =□3VOUT RMS\n0.01 0.1 1 10 100\nOutput□Voltage□Amplitude□(V )RMS1\n0.1\n0.01\n0.001\n0.0001\n0.00001Total□Harmonic□Distortion+Noise□(%)G□=□+11\nG□=□+1\n0.1 1 10 100 1k 10k 100k\nFrequency□(Hz)100\n10\n1Input□Voltage□Noise□Density□(nV/ )/c214Hz\n0.1 1 10 100 1k 10k\nFrequency (Hz)10\n1\n0.1Input Current Noise Density (pA/ )/c214Hz\n8OPA209 ,OPA2209 ,OPA4209\nSBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016 www.ti.com\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated6.8 Typical Characteristics\natTA=25°C,VS=±18V,RL=10kΩconnected tomidsupply, andVCM=VOUT=midsupply (unless otherwise noted)\nFigure 1.Input Voltage Noise Density vsFrequency Figure 2.Input Current Noise Density vsFrequency\nFigure 3.Total Harmonic Distortion +Noise Ratio\nvsFrequencyFigure 4.Total Harmonic Distortion +Noise Ratio\nvsAmplitude\nFigure 5.0.1-Hz to10-Hz NoiseFigure 6.Power-Supply Rejection Ratio\nvsFrequency (Referred toInput)\n/c4575.00/c4567.50/c4560.00/c4552.50/c4545.00/c4537.50/c4530.00/c4522.50/c4515.00/c457.500\n7.5015.00\n22.50\n30.00\n37.50\n45.00\n52.50\n60.00\n67.50\n75.00Offset□Voltage□( V) /c109Population\n0\n0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 2.25 2.50\nDrift□( V/° /c109C)Population\n1 10 100 1k 10M 10k 100k 1M 100M\nFrequency□(Hz)140\n120\n100\n80\n60\n40\n20\n0\n/c4520180\n135\n90\n45\n0Gain□(dB) Phase□( )/c176Gain\nPhase\n/c4550 /c4525 150 0 25 50 75 100 125\nT emperature□( C) /c1765\n4\n3\n2\n1\n0\n/c451\n/c452\n/c453\n/c454\n/c455Open-Loop□Gain□( V/V)/c109R =□10k /c87L\nV = 18VS/c177\n1k 10M 10k 100k 1M 100M\nFrequency□(Hz)150\n140\n130\n120\n110\n100\n90\n80\n70\n60\n50\n40\n30\n20CMRR□(dB)\n0.1 1 1k 1M 10M 10 10k 100k 100 100M\nFrequency□(Hz)100000\n10000\n1000\n100\n10\n1Open-Loop□Output□Impedance□(Z )O\n9OPA209 ,OPA2209 ,OPA4209\nwww.ti.com SBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±18V,RL=10kΩconnected tomidsupply, andVCM=VOUT=midsupply (unless otherwise noted)\nFigure 7.Common-Mode Rejection Ratio\nvsFrequencyFigure 8.Open-Loop Output Impedance\nvsFrequency\nFigure 9.Open-Loop Gain andPhase vsFrequency Figure 10.Open-Loop Gain vsTemperature\nFigure 11.Offset Voltage Production Distribution Figure 12.Offset Voltage Drift Production Distribution\n(V )+0.5V/c45\n(V )+1.0V/c45\n(V )+1.5V/c45\n(V )+2.0V/c45\n(V )+2.5V/c45\n(V )+3.0V/c45\n(V+) 3.0V/c45\n(V+) 2.5V/c45\n(V+) 2.0V/c45\n(V+) 1.5V/c45\n(V+) 1.0.V/c45\n(V+) 0.5V/c45\nCommon-Mode□Voltage□(V)4\n3\n2\n1\n0\n/c451\n/c452\n/c453\n/c454IB OSand□I (nA)V =□36VS\nI/c45B I +B\nIOSIOS I +BI/c45B\n4 8 36 12 16 20 24 28 32\nSupply□Voltage□(V)2.0\n1.5\n1.0\n0.5\n0\n/c450.5\n/c451.0\n/c451.5\n/c452.0I (nA)B10□T ypical□Units□Shown\n0 60 100 20 120 80 40\nTime□(s)20\n18\n16\n14\n12\n10\n8\n6\n4\n2\n0V Shift□( V)/c109\nOS\n4 8 12 16 20 24 28 32 36\nV (V)S4.5\n3.5\n2.5\n1.5\n0.5\n/c450.5\n/c451.5\n/c452.5\n/c453.5\n/c454.5I (nA)OSAverage□of□36□T ypical□Units\n(V )+0.5V/c45\n(V )+1.0V/c45\n(V )+1.5V/c45\n(V )+2.0V/c45\n(V )+2.5V/c45\n(V+) 2.5V/c45\n(V+) 2.0V/c45\n(V+) 1.5V/c45\n(V+) 1.0.V/c45\n(V+) 0.5V/c45\nInput□Common-Mode□Voltage□(V)100\n80\n60\n40\n20\n0\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100Input□Offset□V V)/c109\noltage□(V =□36VS\n/c4550 /c4525 150 0 25 50 75 100 125\nT emperature□( C) /c1765\n4\n3\n2\n1\n0\n/c451\n/c452\n/c453\n/c454\n/c455IBand□IOS(nA)IOS\nIB+\nIB/c45\n10OPA209 ,OPA2209 ,OPA4209\nSBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016 www.ti.com\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±18V,RL=10kΩconnected tomidsupply, andVCM=VOUT=midsupply (unless otherwise noted)\nFigure 13.Input Bias andInput Offset Currents\nvsTemperatureFigure 14.Input Offset Voltage\nvsCommon-Mode Voltage\nFigure 15.Input Offset Voltage vsTime Figure 16.Input Offset Current vsSupply Voltage\nFigure 17.Input Bias andInput Offset Currents\nvsCommon-Mode VoltageFigure 18.Input Bias Current vsSupply Voltage\n20mV/div\nTime (0.1 s/div) /c109+18V\nRL CL\n/c4518VDeviceG = +1\nR = 604 /c87L\nC = 100pFL\n20mV/div\nTime (0.2 s/div) /c109G = 1 /c45\nC = 100pFL\n+18V RI\n604/c87RF\n604/c87\n/c4518VCLDevice\n/c4550 /c4525 150 0 25 50 75 100 125\nT emperature□( C) /c176100\n80\n60\n40\n20\n0\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100I (mA)SCSourcing\nVS=/c17718V\nSinking\nVS=/c17718VSourcing\nVS=/c1772.25V\nSinking\nVS=/c1772.25V\n20 70 60 50 40 30\nOutput□Current□(mA)20\n15\n10\n05\n0\n/c4505\n/c4510\n/c4515\n/c4520Output□Voltage□(V)+150 C /c176\n/c45 /c17650 C\n/c45 /c17640 C0 C/c176\n+125 C /c176\n+85 C/c176+85 C/c176 VS=/c17718V\n0 C/c176/c45 /c17650 C /c45 /c17640 C\n/c4550 /c4525 150 0 25 50 75 100 125\nT emperature□( C) /c1763.5\n3.0\n2.5\n2.0\n1.5\n1.0\n0.5\n0I (mA)Q\n4 0 8 12 16 20 24 28 32 36\nV (V)S2.5\n2.0\n1.5\n1.0\n0.5\n0I (mA)Q\n11OPA209 ,OPA2209 ,OPA4209\nwww.ti.com SBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±18V,RL=10kΩconnected tomidsupply, andVCM=VOUT=midsupply (unless otherwise noted)\nFigure 19.Quiescent Current vsTemperature Figure 20.Quiescent Current vsSupply Voltage\nFigure 21.Short-Circuit Current vsTemperature Figure 22.Output Voltage vsOutput Current\nFigure 23.Small-Signal Step Response Figure 24.Small-Signal Step Response\n0 200 1600 400 600 800 1000 1200 1400\nCapacitive□Load□(pF)60\n50\n40\n30\n20\n10\n0Overshoot□(%)G□=□+1\nG□= 1 /c45\n5V/div\nTime (0.5 s/div) /c1090V\nVINVOUT\nG = 10 /c451k/c8710k/c87\nVINVOUT Device\n5V/div\n0.25ms/div+18V\n/c4518V\n37VPP\nSine Wave\n( 18.5V)/c177DeviceOutput\nOutput\n5V/div\nTime (0.5 s/div) /c1090VVIN\nVOUT1k/c8710k/c87\nVINVOUT DeviceG = 10 /c45\n2V/div\nTime (1 s/div) /c109+18V\nRL CL\n/c4518VDeviceG = +1\nR = 604 /c87L\nC = 100pFL\n2V/div\nTime (1 s/div) /c109G = 1 /c45\nC = 100pFL\n+18V RI\n604/c87RF\n604/c87\n/c4518VCLDevice\n12OPA209 ,OPA2209 ,OPA4209\nSBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016 www.ti.com\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±18V,RL=10kΩconnected tomidsupply, andVCM=VOUT=midsupply (unless otherwise noted)\nFigure 25.Large-Signal Step Response Figure 26.Large-Signal Step Response\nFigure 27.NoPhase Reversal Figure 28.Negative Overload Recovery\nFigure 29.Positive Overvoltage Recovery Figure 30.Small-Signal Overshoot\nvsCapacitive Load\nIN-Pre-Output Driver OUT \nV -V+ \nIN+\nCopyright © 2016, Texas Instruments Incorporated\n13OPA209 ,OPA2209 ,OPA4209\nwww.ti.com SBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe OPA209 series ofprecision operational amplifiers areunity-gain stable, and free from unexpected output\nand phase reversal. Applications with noisy orhigh-impedance power supplies require decoupling capacitors\nplaced close tothedevice pins. Inmost cases, 0.1-µFcapacitors areadequate. The Functional Block Diagram\nshows asimplified schematic oftheOPA209. This dieuses aSiGe bipolar process andcontains 180transistors.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Operating Voltage\nThe OPA209 series ofopamps canbeused with single ordual supplies within anoperating range ofVS=4.5V\n(±2.25 V)upto36V(±18V).Supply voltages higher than 40Vtotal canpermanently damage thedevice (see\nAbsolute Maximum Ratings ).\nInaddition, keyparameters areassured over thespecified temperature range, TA=–40°Cto125°C.Parameters\nthatvary significantly with operating voltage ortemperature areshown intheTypical Characteristics .\n7.3.2 Input Protection\nThe input terminals oftheOPA209 areprotected from excessive differential voltage with back-to-back diodes, as\nshown inFigure 31.Inmost circuit applications, theinput protection circuitry hasnoconsequence. However, in\nlow-gain orG=1circuits, fastramping input signals canforward-bias these diodes because theoutput ofthe\namplifier cannot respond rapidly enough totheinput ramp. This effect isillustrated inFigure 25andFigure 26in\nTypical Characteristics .Iftheinput signal isfastenough tocreate thisforward-bias condition, theinput signal\ncurrent must belimited to10mAorless. Iftheinput signal current isnotinherently limited, aninput series\nresistor can beused tolimit thesignal input current. This input series resistor degrades thelow-noise\nperformance oftheOPA209. SeeNoise Performance forfurther information onnoise performance.\nVOLTAGE□NOISE□SPECTRAL□DENSITY\nvs□SOURCE□RESISTANCE\n100k 1M\nSource□Resistance,□R ( ) /c87S100 1k 10k10k\n1k\n100\n10\n1Votlage□Noise□Spectral□Density,□EO\nRSEO\nE =□eO n S +□(i R ) +□4kTRn S2 2 2Resistor□NoiseOPA827OPA209\nOPA209 OutputRF\nInput-\n+RI\nCopyright © 2016, Texas Instruments Incorporated\n14OPA209 ,OPA2209 ,OPA4209\nSBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016 www.ti.com\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 31shows anexample configuration thatimplements acurrent-limiting feedback resistor.\nFigure 31.Pulsed Operation\n7.3.3 Noise Performance\nFigure 32shows thetotal circuit noise forvarying source impedances with theopamp inaunity-gain\nconfiguration (nofeedback resistor network, and therefore noadditional noise contributions). Two different op\namps areshown with thetotal circuit noise calculated. The OPA209 hasvery lowvoltage noise, making itideal\nforlowsource impedances (less than 2kΩ).Asacomparable precision FET-input opamp (very lowcurrent\nnoise), theOPA827 has somewhat higher voltage noise, butlower current noise. Itprovides excellent noise\nperformance atmoderate tohigh source impedance (10kΩand up). Forsource impedance lower than 300Ω,\ntheOPA211 may provide lower noise.\nTheequation inFigure 32shows thecalculation ofthetotal circuit noise, with these parameters:\n•en=voltage noise,\n•in=current noise,\n•RS=source impedance,\n•k=Boltzmann\'s constant =1.38 ×10–23J/K,and\n•T=temperature inKelvins\nFormore details oncalculating noise, seeBasic Noise Calculations .\nFigure 32.Noise Performance oftheOPA209 andOPA827 inUnity-Gain Buffer Configuration\nR1R2\nEO\nR1R2\nEO RS\nVSRS\nVSA)□Noise□in□Noninverting□Gain□Configuration\nB)□Noise□in□Inverting□Gain□ConfigurationNoise□at□the□output:\nE =O2\nWhere□e = /c214S 4kTRS/c180 =□thermal□noise□of□RS2\n1□+R2\nR1e +□en 1 2 n2 S S +□e +□(i R ) +□e +□(inR )2 2 2 2 2 2\n1□+R2\nR1\nR2\nR1e = /c2141 4kTR1/c180 =□thermal□noise□of□R12\n1□+R2\nR1\ne = /c2142 2 4kTR2=□thermal□noise□of□R\nNoise□at□the□output:\nE =O2\nWhere□e = /c214S 4kTRS/c180 =□thermal□noise□of□RS2\n1□+R2\nR +□R1 Se +□en 1 2 n 2 S +□e +□(i R ) +□e2 2 2 2 2\nR2\nR +□R1 S\nR2\nR +□R1 Se = /c2141 4kTR1/c180 =□thermal□noise□of□R1\ne = /c2142 2 4kTR =□thermal□noise□of□R2\n15OPA209 ,OPA2209 ,OPA4209\nwww.ti.com SBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.4 Basic Noise Calculations\nLow-noise circuit design requires careful analysis ofallnoise sources. External noise sources candominate in\nmany cases; consider theeffect ofsource resistance onoverall opamp noise performance. Total noise ofthe\ncircuit istheroot-sum-square combinations ofallnoise components.\nThe resistive portion ofthesource impedance produces thermal noise proportional tothesquare root ofthe\nresistance. This function isillustrated inFigure 32.The source impedance isusually fixed; consequently, select\ntheappropriate opamp andthefeedback resistors tominimize therespective contributions tothetotal noise.\nFigure 33illustrates both noninverting (Figure 33a)andinverting (Figure 33b)opamp circuit configurations with\ngain. Incircuit configurations with gain, thefeedback network resistors also contribute noise. Thecurrent noise of\ntheopamp reacts with thefeedback resistors tocreate additional noise components.\nThe feedback resistor values cangenerally bechosen tomake these noise sources negligible. Note that low-\nimpedance feedback resistors load theoutput oftheamplifier. The equations fortotal noise areshown forboth\nconfigurations.\nFortheOPA209 series opamps at1kHz, en=2.2nV/√HzandIn=530fA/√Hz.\nFigure 33.Noise Calculation inGain Configurations\n16OPA209 ,OPA2209 ,OPA4209\nSBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016 www.ti.com\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.5 Electrical Overstress\nDesigners often askquestions about thecapability ofanoperational amplifier towithstand electrical overstress.\nThese questions tend tofocus onthedevice inputs, butmay involve thesupply voltage pins oreven theoutput\npin. Each ofthese different pinfunctions have electrical stress limits determined bythevoltage breakdown\ncharacteristics oftheparticular semiconductor fabrication process and specific circuits connected tothepin.\nAdditionally, internal electrostatic discharge (ESD) protection isbuilt into these circuits toprotect them from\naccidental ESD events both before andduring product assembly.\nItishelpful tohave agood understanding ofthisbasic ESD circuitry anditsrelevance toanelectrical overstress\nevent. See Figure 34foranillustration oftheESD circuits contained intheOPA209 series (indicated bythe\ndashed linearea). TheESD protection circuitry involves several current-steering diodes connected from theinput\nand output pins and routed back totheinternal power-supply lines, where they meet atanabsorption device\ninternal totheoperational amplifier. This protection circuitry isintended toremain inactive during normal circuit\noperation.\nAnESD event produces ashort duration, high-voltage pulse that istransformed into ashort duration, high-\ncurrent pulse asitdischarges through asemiconductor device. The ESD protection circuits aredesigned to\nprovide acurrent path around theoperational amplifier core toprevent itfrom being damaged. The energy\nabsorbed bytheprotection circuitry isthen dissipated asheat.\nWhen anESD voltage develops across twoormore oftheamplifier device pins, current flows through one or\nmore ofthesteering diodes. Depending onthepath thatthecurrent takes, theabsorption device may activate.\nThe absorption device has atrigger, orthreshold voltage, that isabove thenormal operating voltage ofthe\nOPA209 butbelow thedevice breakdown voltage level. Once thisthreshold isexceeded, theabsorption device\nquickly activates andclamps thevoltage across thesupply rails toasafe level.\nWhen theoperational amplifier connects into acircuit such astheone Figure 34shows, theESD protection\ncomponents areintended toremain inactive and notbecome involved intheapplication circuit operation.\nHowever, circumstances may arise where anapplied voltage exceeds theoperating voltage range ofagiven pin.\nIfthiscondition occur, there isariskthat some oftheinternal ESD protection circuits may bebiased on,and\nconduct current. Any such current flow occurs through steering diode paths and rarely involves theabsorption\ndevice.\nFigure 34depicts aspecific example where theinput voltage, VIN,exceeds thepositive supply voltage (+V S)by\n500mVormore. Much ofwhat happens inthecircuit depends onthesupply characteristics. If+VScansink the\ncurrent, one oftheupper input steering diodes conducts and directs current to+VS.Excessively high current\nlevels canflow with increasingly higher VIN.Asaresult, thedatasheet specifications recommend thatapplications\nlimit theinput current to10mA.\nIfthesupply isnotcapable ofsinking thecurrent, VINmay begin sourcing current totheoperational amplifier, and\nthen take over asthesource ofpositive supply voltage. The danger inthiscase isthat thevoltage canriseto\nlevels thatexceed theoperational amplifier absolute maximum ratings.\nAnother common question involves what happens totheamplifier ifaninput signal isapplied totheinput while\nthepower supplies +VSand/or –VSareat0V.\nAgain, itdepends onthesupply characteristic while at0V,oratalevel below theinput signal amplitude. Ifthe\nsupplies appear ashigh impedance, then theoperational amplifier supply current may besupplied bytheinput\nsource through thecurrent steering diodes. This state isnotanormal bias condition; theamplifier willnotoperate\nnormally. Ifthesupplies arelowimpedance, then thecurrent through thesteering diodes canbecome quite high.\nThe current level depends ontheability oftheinput source todeliver current, and anyresistance intheinput\npath.\nIfthere isanuncertainty about theability ofthesupply toabsorb thiscurrent, external Zener diodes may be\nadded tothesupply pins asshown inFigure 34.The Zener voltage must beselected such thatthediode does\nnotturnonduring normal operation.\nHowever, itsZener voltage must belowenough sothattheZener diode conducts ifthesupply pinbegins torise\nabove thesafe operating supply voltage level.\nRF\nOp Amp\nCoreRI\nRL\nVIN(1)ID-In\nOut\n+InESD Current-\nSteering Diodes\nEdge-Triggered ESD\nAbsorption Circuit+VS\n+V\n-V\n-VSOPA209\nRS(3)\nTVS(2)TVS(2)\nCopyright © 2016, Texas Instruments Incorporated\n17OPA209 ,OPA2209 ,OPA4209\nwww.ti.com SBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFeature Description (continued)\n(1) VIN=+VS+500mV\n(2) TVS: +VS(max) >VTVSBR (Min)>+VS\n(3) Suggested value approximately 1kΩ\nFigure 34.Equivalent Internal ESD Circuitry andItsRelation toaTypical Circuit Application\n7.4 Device Functional Modes\nThe OPAx209 isoperational when thepower-supply voltage isgreater than 4.5V(±2.25 V).The maximum\npower-supply voltage fortheOPAx209 is36V(±18V).\n/c61\n/c61/c1124\n1\nc 3 4 2 5RGainR\n1f (1/ R R C C )2\n/c45/c61\n/c43 /c43 /c43 /c431 3 2 5\n2\n2 1 3 4 3 4 2 51/ R R C C Output(s)Input s (s / C )(1/ R 1/ R 1/ R ) 1/ R R C C\n18OPA209 ,OPA2209 ,OPA4209\nSBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016 www.ti.com\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe OPAx209 areunity-gain stable, precision operational amplifiers with very lownoise. Applications with noisy\norhigh-impedance power supplies require decoupling capacitors close tothedevice pins. Inmost cases, 0.1-µF\ncapacitors areadequate.\n8.2 Typical Application\nFigure 35.Low-Pass Filter\n8.2.1 Design Requirements\nLow-pass filters arecommonly employed insignal processing applications toreduce noise andprevent aliasing.\nThe OPAx209 areideally suited toconstruct high-speed, high-precision active filters. Figure 35shows asecond-\norder, low-pass filter commonly encountered insignal processing applications.\nUse thefollowing parameters forthisdesign example:\n•Gain =5V/V(inverting gain)\n•Low-pass cutoff frequency =25kHz\n•Second-order Chebyshev filter response with 3-dB gain peaking inthepassband\n8.2.2 Detailed Design Procedure\nThe infinite-gain multiple-feedback circuit foralow-pass network function isshown inFigure 35.Use Equation 1\ntocalculate thevoltage transfer function.\n(1)\nThis circuit produces asignal inversion. Forthiscircuit, thegain atDCand thelow-pass cutoff frequency are\ncalculated byEquation 2:\n(2)\n19OPA209 ,OPA2209 ,OPA4209\nwww.ti.com SBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Application (continued)\n8.2.3 Application Curve\nFigure 36.OPAx209 Second-Order, 25-kHz, Chebyshev, Low-Pass Filter\n9Power Supply Recommendations\nThe OPAx209 isspecified foroperation from 4.5Vto36V(±2.25 Vto±18V);many specifications apply from\n–40°Cto125°C.Parameters thatcanexhibit significant variance with regard tooperating voltage ortemperature\narepresented intheTypical Characteristics .\n10Layout\n10.1 Layout Guidelines\nForbest operational performance ofthedevice, usegood printed circuit board (PCB) layout practices, including\nthefollowing guidelines:\n•Noise canpropagate intoanalog circuitry through thepower pins ofthecircuit asawhole andopamp itself.\nBypass capacitors areused toreduce thecoupled noise byproviding low-impedance power sources local to\ntheanalog circuitry.\n•Connect low-ESR, 0.1-µFceramic bypass capacitors between each supply pinandground, placed asclose\ntothedevice aspossible. Asingle bypass capacitor from V+toground isapplicable forsingle-supply\napplications.\n•Separate grounding foranalog and digital portions ofcircuitry isone ofthesimplest and most-effective\nmethods ofnoise suppression. One ormore layers onmultilayer PCBs areusually devoted toground planes.\nAground plane helps distribute heat andreduces EMI noise pickup. Make sure tophysically separate digital\nandanalog grounds paying attention totheflow oftheground current.\n•Toreduce parasitic coupling, runtheinput traces asfaraway from thesupply oroutput traces aspossible. If\nthese traces cannot bekept separate, crossing thesensitive trace perpendicular ismuch better asopposed to\ninparallel with thenoisy trace.\n•Place theexternal components asclose tothedevice aspossible.\n•Keep thelength ofinput traces asshort aspossible. Always remember that theinput traces arethemost\nsensitive partofthecircuit.\n•Consider adriven, low-impedance guard ringaround thecritical traces. Aguard ringcansignificantly reduce\nleakage currents from nearby traces thatareatdifferent potentials.\n•Cleaning thePCB following board assembly isrecommended forbest performance.\n•Any precision integrated circuit may experience performance shifts due tomoisture ingress intotheplastic\npackage. Following any aqueous PCB cleaning process, baking thePCB assembly isrecommended to\nremove moisture introduced intothedevice packaging during thecleaning process. Alow-temperature, post-\ncleaning bake at85°Cfor30minutes issufficient formost circumstances.\n20OPA209 ,OPA2209 ,OPA4209\nSBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016 www.ti.com\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated10.2 Layout Example\nFigure 37.OPAx209 Layout Example\n21OPA209 ,OPA2209 ,OPA4209\nwww.ti.com SBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 TINA-TI ™(Free Software Download)\nTINA ™isasimple, powerful, andeasy-to-use circuit simulation program based onaSPICE engine. TINA-TI ™is\nafree, fully-functional version oftheTINA software, preloaded with alibrary ofmacro models inaddition toa\nrange ofboth passive and active models. TINA-TI provides alltheconventional DC, transient, and frequency\ndomain analysis ofSPICE, aswellasadditional design capabilities.\nAvailable asafree download from theAnalog eLab Design Center, TINA-TI offers extensive post-processing\ncapability that allows users toformat results inavariety ofways. Virtual instruments offer theability toselect\ninput waveforms andprobe circuit nodes, voltages, andwaveforms, creating adynamic quick-start tool.\nNOTE\nThese files require thateither theTINA software (from DesignSoft ™)orTINA-TI software\nbeinstalled. Download thefreeTINA-TI software from theTINA-TI folder .\n11.1.1.2 DIPAdapter EVM\nThe DIPAdapter EVM toolprovides aneasy, low-cost way toprototype small surface mount ICs. The evaluation\ntool these TIpackages: DorU(SOIC-8), PW (TSSOP-8), DGK (VSSOP-8), DBV (SOT23-6, SOT23-5 and\nSOT23-3), DCK (SC70-6 and SC70-5), and DRL (SOT563-6). The DIP Adapter EVM may also beused with\nterminal strips ormay bewired directly toexisting circuits.\n11.1.1.3 Universal Operational Amplifier EVM\nThe Universal OpAmp EVM isaseries ofgeneral-purpose, blank circuit boards thatsimplify prototyping circuits\nforavariety ofICpackage types. The evaluation module board design allows many different circuits tobe\nconstructed easily and quickly. Five models areoffered, with each model intended foraspecific package type.\nPDIP, SOIC, VSSOP, TSSOP, andSOT-23 packages areallsupported.\nNOTE\nThese boards areunpopulated, sousers must provide their own ICs. TIrecommends\nrequesting several opamp device samples when ordering theUniversal OpAmp EVM.\n11.1.1.4 TIPrecision Designs\nTIPrecision Designs areanalog solutions created byTI’sprecision analog applications experts and offer the\ntheory ofoperation, component selection, simulation, complete PCB schematic andlayout, billofmaterials, and\nmeasured performance ofmany useful circuits. TIPrecision Designs are available online at\nhttp://www.ti.com/ww/en/analog/precision-designs/ .\n11.1.1.5 WEBENCH®Filter Designer\nWEBENCH ®Filter Designer isasimple, powerful, andeasy-to-use active filter design program. The WEBENCH\nFilter Designer letsyoucreate optimized filter designs using aselection ofTIoperational amplifiers andpassive\ncomponents from TI\'svendor partners.\nAvailable asaweb-based toolfrom theWEBENCH ®Design Center, WEBENCH ®Filter Designer allows youto\ndesign, optimize, andsimulate complete multistage active filter solutions within minutes.\n22OPA209 ,OPA2209 ,OPA4209\nSBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016 www.ti.com\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated11.2 Documentation Support\n11.2.1 Related Documentation\nThe following documents arerelevant tousing theOPAx209 and recommended forreference. Allareavailable\nfordownload atwww.ti.com (unless otherwise noted):\n•OPA827 Low-Noise, High-Precision, JFET-Input Operational Amplifier (SBOS376)\n•OPA2x11 1.1-nv/√HzNoise, Low Power, Precision Operational Amplifier (SBOS377)\n•OPA209, OPA2209, OPA4209 EMIImmunity Performance (SBOZ020)\n•Microcontroller PWM to12-bit Analog Out(TIDU027)\n•Capacitive Load Drive Solution Using anIsolation Resistor (TIDU032)\n•Noise Measurement Post Amp (TIDU016)\n•Diagnostic Patient Monitoring andTherapy Guide (SLYB147)\n11.3 Related Links\nTable 1lists quick access links. Categories include technical documents, support and community resources,\ntools andsoftware, andquick access tosample orbuy.\nTable 1.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nOPA209 Click here Click here Click here Click here Click here\nOPA2209 Click here Click here Click here Click here Click here\nOPA4209 Click here Click here Click here Click here Click here\n11.4 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com .Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.5 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.6 Trademarks\nTINA-TI, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nTINA, DesignSoft aretrademarks ofDesignSoft, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n11.7 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n23OPA209 ,OPA2209 ,OPA4209\nwww.ti.com SBOS426D –NOVEMBER 2008 –REVISED OCTOBER 2016\nProduct Folder Links: OPA209 OPA2209 OPA4209Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated11.8 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Dec-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nOPA209AID ACTIVE SOIC D875RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA\n209ASamples\nOPA209AIDBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OOBQSamples\nOPA209AIDBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OOBQSamples\nOPA209AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 OOAQSamples\nOPA209AIDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI | NIPDAUAG\n| NIPDAULevel-2-260C-1 YEAR -40 to 125 OOAQSamples\nOPA209AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA\n209ASamples\nOPA2209AID ACTIVE SOIC D875RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 O2209Samples\nOPA2209AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green Call TI | NIPDAU Level-2-260C-1 YEAR -40 to 125 OOJISamples\nOPA2209AIDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI | NIPDAU Level-2-260C-1 YEAR -40 to 125 OOJISamples\nOPA2209AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 O2209Samples\nOPA4209AIPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 (OP4209A, OPA)\n4209Samples\nOPA4209AIPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 (OP4209A, OPA)\n4209Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Dec-2022\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Oct-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nOPA209AIDBVR SOT-23 DBV 53000 180.0 8.43.233.171.374.08.0 Q3\nOPA209AIDBVT SOT-23 DBV 5250 180.0 8.43.233.171.374.08.0 Q3\nOPA209AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nOPA209AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nOPA2209AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nOPA2209AIDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nOPA2209AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nOPA4209AIPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Oct-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nOPA209AIDBVR SOT-23 DBV 53000 223.0 270.0 35.0\nOPA209AIDBVT SOT-23 DBV 5250 223.0 270.0 35.0\nOPA209AIDGKR VSSOP DGK 82500 356.0 356.0 35.0\nOPA209AIDR SOIC D 82500 356.0 356.0 35.0\nOPA2209AIDGKR VSSOP DGK 82500 356.0 356.0 35.0\nOPA2209AIDGKT VSSOP DGK 8250 210.0 185.0 35.0\nOPA2209AIDR SOIC D 82500 356.0 356.0 35.0\nOPA4209AIPWR TSSOP PW 142000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Oct-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nOPA209AID D SOIC 8 75 506.6 8 3940 4.32\nOPA2209AID D SOIC 8 75 506.6 8 3940 4.32\nOPA4209AIPW PW TSSOP 14 90 530 10.2 3600 3.5\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.0.2 C A B1\n345\n2INDEX AREAPIN 1\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/F   06/2021SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: OPA209AIDBVR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Dual Supply: ±2.25 V to ±18 V
  - Single Supply: 4.5 V to 36 V
- **Current Ratings**: 
  - Quiescent Current: 2.5 mA (maximum)
  - Short-Circuit Current: ±65 mA
- **Power Consumption**: 
  - Low power consumption with a maximum quiescent current of 2.5 mA per channel.
- **Operating Temperature Range**: 
  - -40°C to 125°C
- **Package Type**: 
  - Available in multiple packages: 5-Pin SOT-23, 8-Pin MSOP, 8-Pin SOIC, and 14-Pin TSSOP.
- **Special Features**: 
  - Low Voltage Noise: 2.2 nV/√Hz at 1 kHz
  - Low Offset Voltage: 150 µV (maximum)
  - Rail-to-Rail Output
  - Gain Bandwidth Product: 18 MHz
  - Slew Rate: 6.4 V/µs
- **Moisture Sensitive Level**: 
  - MSL Level 2 per JEDEC J-STD-020E

#### Description:
The OPA209AIDBVR is a precision operational amplifier designed for low-noise applications. It features a very low voltage noise density of 2.2 nV/√Hz, making it suitable for high-performance signal processing tasks. The device is unity-gain stable and offers rail-to-rail output swing, which maximizes the dynamic range in various applications. The OPA209 series is built using a SiGe bipolar process, ensuring high precision and low drift over temperature.

#### Typical Applications:
- **Signal Processing**: Ideal for low-noise, low-power signal processing applications.
- **Instrumentation**: Used in low-noise instrumentation amplifiers and high-performance ADC drivers.
- **Audio**: Suitable for professional audio preamplifiers and ultrasound amplifiers.
- **Active Filters**: Can be employed in active filter designs due to its high precision and low noise characteristics.
- **Frequency Synthesizers**: Utilized in low-noise frequency synthesizers and infrared detector amplifiers.

This operational amplifier is particularly well-suited for applications requiring high precision and low noise, such as data acquisition systems, medical instrumentation, and audio processing.