# do praca.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:49 on Jan 24,2018
# vcom -work work praca.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity PRACA
# -- Compiling architecture structure of PRACA
# End time: 18:22:50 on Jan 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:50 on Jan 24,2018
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PRACA_vhd_vec_tst
# -- Compiling architecture PRACA_arch of PRACA_vhd_vec_tst
# End time: 18:22:50 on Jan 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.praca_vhd_vec_tst 
# Start time: 18:22:50 on Jan 24,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.praca_vhd_vec_tst(praca_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.praca(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading fiftyfivenm.fiftyfivenm_pll(vital_pll)
# Loading fiftyfivenm.fiftyfivenm_mn_cntr(behave)
# Loading fiftyfivenm.fiftyfivenm_scale_cntr(behave)
# Loading fiftyfivenm.fiftyfivenm_clkctrl(vital_clkctrl)
# Loading fiftyfivenm.fiftyfivenm_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading fiftyfivenm.fiftyfivenm_ram_block(block_arch)
# Loading fiftyfivenm.fiftyfivenm_ram_register(reg_arch)
# Loading fiftyfivenm.fiftyfivenm_ram_pulse_generator(pgen_arch)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
# ** Warning: Design size of 99141 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#33
# ** Note: Fiftyfivenm PLL locked to incoming clock
#    Time: 180 ns  Iteration: 3  Instance: /praca_vhd_vec_tst/i1/\C|altpll_0|sd1|pll7\
# Simulation time: 1460000 ps
# Simulation time: 1460000 ps
# Simulation time: 1460000 ps
# Simulation time: 1460000 ps
# Simulation time: 1460000 ps
# Simulation time: 1460000 ps
# Simulation time: 1460000 ps
# Simulation time: 1460000 ps
# Simulation time: 73760000 ps
# Simulation time: 73760000 ps
# Simulation time: 73760000 ps
# ** Note: Fiftyfivenm PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 100060 ns  Iteration: 3  Instance: /praca_vhd_vec_tst/i1/\C|altpll_0|sd1|pll7\
# End time: 18:23:21 on Jan 24,2018, Elapsed time: 0:00:31
# Errors: 0, Warnings: 1
