# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2025, RapidFlex
# This file is distributed under the same license as the ArkAngel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: ArkAngel 1.0.0\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-30 09:49+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../source/manual/hdl_guide.rst:4
msgid "HDL Coding Guidelines"
msgstr ""

#: ../../source/manual/hdl_guide.rst:7
msgid "Standards"
msgstr ""

#: ../../source/manual/hdl_guide.rst:9
msgid "HDL Support"
msgstr ""

#: ../../source/manual/hdl_guide.rst:13
msgid "Language"
msgstr ""

#: ../../source/manual/hdl_guide.rst:14
msgid "Verilog"
msgstr ""

#: ../../source/manual/hdl_guide.rst:15
msgid "VHDL"
msgstr ""

#: ../../source/manual/hdl_guide.rst:16
msgid "SystemVerilog"
msgstr ""

#: ../../source/manual/hdl_guide.rst:17
msgid "Standard"
msgstr ""

#: ../../source/manual/hdl_guide.rst:18
msgid "IEEE Std 1364-2005"
msgstr ""

#: ../../source/manual/hdl_guide.rst:19
#: ../../source/manual/hdl_guide.rst:20
msgid "N/A"
msgstr ""

#: ../../source/manual/hdl_guide.rst:23
msgid "Initial State"
msgstr ""

#: ../../source/manual/hdl_guide.rst:25
msgid "Fail to specify initial states will cause 'X' signals when running post-synthesis simulations (see guidelines in :ref:`datasheet_post_synth_sim`)."
msgstr ""

#: ../../source/manual/hdl_guide.rst:27
msgid "Please define initial states of registers in your HDL, for example."
msgstr ""

#: ../../source/manual/hdl_guide.rst:38
msgid "Always"
msgstr ""

#: ../../source/manual/hdl_guide.rst:40
msgid "Avoid use ``always @(*)`` blocks. Instead, provide specific signals to the sensitivity list of always blocks. For example,"
msgstr ""
