$date
	Tue Aug 19 02:24:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_link_top $end
$var wire 1 ! done $end
$var parameter 32 " CLK_PERIOD $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
1$
0#
x!
$end
#5
0!
1#
#10
0#
#15
1#
#20
0#
0$
#25
