# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 0.000128 512 12 280 189952 5.48275 4.34208 35.5329 131.011 176.478 176.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 0.000128 512 12 280 189792 5.50003 4.35168 40.1742 130.949 181.082 181.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 0.000128 512 12 280 190080 5.49197 4.35251 42.4518 131.123 183.53 183.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 0.000128 512 12 280 189696 5.49664 4.34358 39.4268 131.03 180.406 180.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 0.000128 512 12 280 190000 5.54189 4.35862 40.721 131.136 181.867 181.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 0.000128 512 12 280 189504 5.48195 4.34483 41.1477 130.91 181.993 182.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 0.000128 512 12 280 189600 5.5049 4.35635 41.1709 131.042 182.186 182.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 0.000128 512 12 280 189952 5.50109 4.3479 40.4894 131.056 181.502 181.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 0.000128 512 12 280 189696 5.50387 4.34816 40.5976 131.203 181.765 181.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 0.000128 512 12 280 188800 5.49274 4.34166 42.2478 130.76 182.949 183.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 0.000128 512 12 280 189440 5.47392 4.33642 48.7968 130.901 189.612 189.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1420 0.000128 512 12 285 189952 5.51114 4.34691 60.7757 131.079 201.821 201.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 0.000128 512 12 285 189920 5.52042 4.35568 40.286 131.181 181.451 181.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 0.000128 512 12 285 189888 5.50128 4.34995 39.9692 131.235 181.17 181.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 0.000128 512 12 285 189728 5.5153 4.35389 35.4583 131.026 176.467 176.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 0.000128 512 12 285 189696 5.48528 4.34243 37.3723 131.007 178.321 178.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 0.000128 512 12 285 189504 5.51789 4.35014 41.8807 131.059 182.919 183.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 0.000128 512 12 285 189760 5.49405 4.34976 40.156 131.073 181.18 181.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 0.000128 512 12 285 189696 5.47923 4.33971 43.298 131.155 184.382 184.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 0.000128 512 12 285 189600 5.53296 4.36445 43.6906 131.227 184.928 185.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 0.000128 512 12 285 189504 5.48749 4.34218 43.473 131.035 184.448 184.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 0.000128 512 12 285 189600 5.49814 4.3521 42.1196 130.917 183.001 183.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 0.000128 512 12 285 189440 5.48864 4.34246 40.3521 131.178 181.468 181.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 0.000128 512 12 285 189696 5.48938 4.34755 45.9248 131.218 187.093 187.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 0.000128 512 12 285 188800 5.49274 4.34525 47.0012 130.647 187.599 187.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 0.000128 512 12 285 188416 5.49914 4.33152 43.4269 130.879 184.251 184.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1420 0.000128 512 12 280 189824 5.48122 4.34381 39.5758 131.07 180.579 180.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 0.000128 512 12 280 189760 5.51891 4.35622 42.1378 131.075 183.197 183.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 0.000128 512 12 280 189888 5.50224 4.34995 36.2785 131.123 177.361 177.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 0.000128 512 12 280 189728 5.52211 4.3561 36.6466 130.996 177.634 177.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 0.000128 512 12 280 189696 5.48858 4.34298 37.7515 131.027 178.72 178.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 0.000128 512 12 280 189504 5.50314 4.3561 43.6058 130.948 184.526 184.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 0.000128 512 12 280 188928 5.49328 4.33562 32.8092 130.929 173.679 173.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 0.000128 512 12 280 189760 5.49216 4.35299 42.0562 131.235 183.244 183.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 0.000128 512 12 280 188800 5.48019 4.33293 32.3251 130.747 172.992 173.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 0.000128 512 12 280 189696 5.48438 4.34576 34.4704 131.02 175.436 175.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 0.000128 512 12 280 189696 5.48435 4.34742 30.2627 131.11 171.313 171.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 0.000128 512 12 280 189600 5.5247 4.36387 40.8535 131.226 182.077 182.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 0.000128 512 12 280 188800 5.49229 4.34368 31.3621 130.664 171.967 172.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 0.000128 512 12 280 189504 5.48045 4.34566 51.4295 130.999 192.366 192.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 0.000128 512 12 280 189056 5.46928 4.32538 35.2776 130.812 175.991 176.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 0.000128 512 12 280 189120 5.50672 4.34909 48.9252 130.887 189.773 189.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 0.000128 512 12 280 189120 5.49453 4.34381 34.6022 131.109 175.654 175.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 0.000128 512 12 280 189440 5.48307 4.3416 48.9016 131.049 189.881 189.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 0.000128 512 12 280 188416 5.48234 4.33034 35.0939 130.889 175.906 176.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 0.000128 512 12 280 189696 5.4832 4.34739 43.3599 131.095 184.395 184.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 0.000128 512 12 280 187392 5.46166 4.31402 32.4645 130.304 172.65 172.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 0.000128 512 12 280 188800 5.49242 4.34176 44.0702 130.765 184.776 184.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 0.000128 512 12 280 187200 5.48454 4.31757 34.8534 130.254 175.019 175.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1420 0.000128 512 12 288 189568 5.48221 4.34541 39.2295 131.041 180.206 180.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 0.000128 512 12 288 189600 5.52262 4.35814 40.6994 131.097 181.786 181.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 0.000128 512 12 288 189504 5.50067 4.35075 35.6134 131.252 176.825 176.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 0.000128 512 12 288 189312 5.6335 4.34176 31.6987 131.022 172.809 172.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 0.000128 512 12 288 189504 5.51158 4.35427 40.4411 131.149 181.567 181.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 0.000128 512 12 288 189056 5.50064 4.33978 29.2445 131.038 170.232 170.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 0.000128 512 12 288 189440 5.48813 4.34138 39.5723 131.116 180.628 180.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 0.000128 512 12 288 189440 5.48838 4.34432 29.2777 131.052 170.274 170.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 0.000128 512 12 288 189216 5.50669 4.3561 42.8774 130.932 183.779 183.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 0.000128 512 12 288 188928 5.48637 4.33766 32.7826 130.805 173.517 173.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 0.000128 512 12 288 189440 5.49901 4.35091 42.1567 131.215 183.33 183.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 0.000128 512 12 288 188800 5.47987 4.33357 30.785 130.731 171.442 171.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 0.000128 512 12 288 189312 5.48627 4.34307 50.8466 131.139 191.922 192.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 0.000128 512 12 288 188928 5.49581 4.34995 35.5636 131.097 176.617 176.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 0.000128 512 12 288 189600 5.52573 4.36429 49.759 131.084 190.842 190.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 0.000128 512 12 288 188800 5.49654 4.34176 35.827 130.774 176.547 176.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 0.000128 512 12 288 189056 5.4929 4.34032 49.5588 131.036 190.536 190.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 0.000128 512 12 288 188160 5.47171 4.32518 34.7119 130.817 175.437 175.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 0.000128 512 12 288 189120 5.50317 4.35037 47.2542 130.936 188.155 188.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 0.000128 512 12 288 189120 5.48941 4.34586 34.0979 131.011 175.059 175.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 0.000128 512 12 288 189440 5.49098 4.34538 44.4864 131.05 185.483 185.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 0.000128 512 12 288 188416 5.49181 4.33226 33.0478 130.907 173.889 173.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1420 0.000128 512 12 300 189312 5.48374 4.34176 46.0798 131.072 187.086 187.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 0.000128 512 12 300 189280 5.51728 4.36224 40.206 131.076 181.273 181.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1420 0.000128 512 12 300 189120 5.58253 4.35037 32.396 131.092 173.531 173.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 0.000128 512 12 300 189312 5.50182 4.352 38.3214 131.24 179.525 179.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 0.000128 512 12 300 188928 5.49597 4.34346 33.747 131.03 174.728 174.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 0.000128 512 12 300 189056 5.52909 4.35405 41.6181 131.029 182.638 182.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 0.000128 512 12 300 188608 5.49917 4.33766 28.7542 131.034 169.738 169.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 0.000128 512 12 300 189184 5.48941 4.34176 42.2765 131.005 183.224 183.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 0.000128 512 12 300 188928 5.50288 4.34342 30.992 131.16 172.106 172.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 0.000128 512 12 300 188928 5.51376 4.35309 44.95 130.948 185.873 185.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 0.000128 512 12 300 188352 5.50582 4.33766 33.3572 130.925 174.238 174.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 0.000128 512 12 300 189120 5.50502 4.35056 43.6587 131.231 184.857 184.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 0.000128 512 12 300 188160 5.4807 4.33155 32.4841 130.838 173.241 173.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 0.000128 512 12 300 188928 5.48813 4.34586 50.2095 131.139 191.293 191.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 0.000128 512 12 300 188928 5.4952 4.34563 36.2867 131.187 177.423 177.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 0.000128 512 12 300 189200 5.52346 4.36806 51.4491 131.243 192.694 192.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 0.000128 512 12 300 188000 5.51171 4.34006 37.4155 130.623 178.004 178.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 0.000128 512 12 300 188608 5.49133 4.34179 49.4934 130.934 190.37 190.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 0.000128 512 12 300 188160 5.4817 4.32474 35.7234 130.818 176.456 176.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 0.000128 512 12 300 188640 5.51242 4.3479 48.0772 130.916 188.959 189.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 0.000128 512 12 300 188160 5.50947 4.34131 33.6817 131.125 174.765 174.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 0.000128 512 12 300 188928 5.49091 4.35302 47.4054 131.076 188.432 188.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 0.000128 512 12 300 188416 5.49738 4.33197 35.3896 130.889 176.219 176.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1420 0.000128 512 12 288 189824 5.48586 4.34675 38.7857 131.167 179.894 179.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1420 0.000128 512 12 288 189696 5.50861 4.34352 54.1597 131.131 195.253 195.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 0.000128 512 12 288 189920 5.51514 4.35933 40.2299 131.063 181.278 181.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 0.000128 512 12 288 189760 5.69658 4.35344 30.9773 131.227 172.366 172.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 0.000128 512 12 288 189888 5.49802 4.35027 38.9313 131.235 180.125 180.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 0.000128 512 12 288 189696 5.67597 4.34163 33.4479 131.138 174.716 174.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 0.000128 512 12 288 189728 5.52198 4.3537 38.499 131.022 179.506 179.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 0.000128 512 12 288 189504 5.48726 4.34163 25.7033 130.903 166.542 166.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 0.000128 512 12 288 189504 5.71776 4.35018 29.1821 130.948 170.309 170.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 0.000128 512 12 288 189696 5.49091 4.34326 38.3394 130.999 179.282 179.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 0.000128 512 12 288 189440 5.4889 4.3393 28.3764 131.174 169.491 169.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 0.000128 512 12 288 189696 5.68989 4.35363 24.1393 131.205 165.497 165.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 0.000128 512 12 288 189504 5.49933 4.35405 50.442 131.059 191.465 191.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 0.000128 512 12 288 188928 5.4944 4.33757 34.9179 130.825 175.683 175.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 0.000128 512 12 288 188352 5.50099 4.34176 30.4481 130.771 171.17 171.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 0.000128 512 12 288 189760 5.50256 4.35834 48.1633 131.104 189.241 189.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 0.000128 512 12 288 188800 5.48352 4.33152 34.9376 130.751 175.612 175.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 0.000128 512 12 288 189120 5.49546 4.34749 29.7653 130.967 170.683 170.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 0.000128 512 12 288 189696 5.47802 4.34269 44.9979 130.996 185.922 186.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 0.000128 512 12 288 189696 5.4905 4.34874 33.4443 131.222 174.617 174.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 0.000128 512 12 288 188928 5.48163 4.33565 29.7636 131.024 170.716 170.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 0.000128 512 12 288 189600 5.52176 4.36038 45.5944 131.211 186.795 186.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 0.000128 512 12 288 188800 5.49379 4.33686 33.5459 130.649 174.134 174.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 0.000128 512 12 288 188400 5.5144 4.34784 29.7572 130.739 170.464 170.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 0.000128 512 12 288 189504 5.47802 4.34483 43.6951 130.999 184.626 184.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 0.000128 512 12 288 189056 5.47226 4.32442 32.6312 130.705 173.245 173.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 0.000128 512 12 288 189504 5.50173 4.34586 28.9271 131.067 169.949 170.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 0.000128 512 12 288 189600 5.50301 4.3537 44.2338 130.913 185.112 185.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 0.000128 512 12 288 189120 5.49427 4.34141 33.4881 130.962 174.395 174.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 0.000128 512 12 288 188640 5.50912 4.3479 29.0886 130.766 169.822 169.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 0.000128 512 12 288 189440 5.48486 4.34259 43.7932 131.028 184.759 184.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 0.000128 512 12 288 188416 5.4927 4.33302 31.0416 130.762 171.74 171.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 0.000128 512 12 288 187392 5.60534 4.31514 29.3541 130.195 169.577 169.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1420 0.000128 512 12 280 189824 5.4887 4.34506 39.3983 131.197 180.54 180.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1420 0.000128 512 12 280 189696 5.48707 4.3416 25.0241 131.032 165.993 166.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 0.000128 512 12 280 189760 5.5127 4.36019 42.6144 131.264 183.857 183.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 0.000128 512 12 280 189760 5.4904 4.34803 33.1158 131.2 174.262 174.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1420 0.000128 512 12 280 189120 5.7239 4.34989 29.9742 130.939 171.098 171.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 0.000128 512 12 280 189888 5.49718 4.34797 35.6759 131.223 176.855 176.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 0.000128 512 12 280 189696 5.6753 4.34243 25.0493 131.121 166.3 166.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 0.000128 512 12 280 188928 5.68586 4.33968 27.9248 130.918 168.979 169.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 0.000128 512 12 280 189728 5.51504 4.352 47.1288 131.118 188.223 188.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 0.000128 512 12 280 189504 5.49155 4.33987 32.2207 131.004 173.164 173.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 0.000128 512 12 280 189504 5.51363 4.34749 28.6121 130.939 169.52 169.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 0.000128 512 12 280 189696 5.48858 4.33971 45.2685 132.29 187.499 187.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 0.000128 512 12 280 189440 5.49261 4.34176 32.3101 131.075 173.328 173.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 0.000128 512 12 280 189696 5.49277 4.34781 26.8844 131.079 167.913 168.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 0.000128 512 12 280 189504 5.50813 4.34995 46.1953 131.076 187.241 187.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 0.000128 512 12 280 188928 5.49024 4.33766 32.6308 130.793 173.365 173.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 0.000128 512 12 280 188352 5.49293 4.33606 29.6889 130.633 170.261 170.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 0.000128 512 12 280 188928 5.68534 4.33885 27.272 131.009 168.416 168.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 0.000128 512 12 280 189760 5.49155 4.352 43.9773 131.202 185.132 185.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 0.000128 512 12 280 188800 5.48237 4.33235 32.3395 130.751 173.015 173.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 0.000128 512 12 280 189120 5.50275 4.34349 29.067 131.122 170.143 170.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 0.000128 512 12 280 188160 5.49472 4.33178 26.5731 130.962 167.472 167.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 0.000128 512 12 280 189696 5.48 4.34371 41.6627 131.143 182.738 182.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 0.000128 512 12 280 189696 5.49184 4.34717 32.2168 131.111 173.277 173.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 0.000128 512 12 280 188928 5.47872 4.33584 27.6564 130.902 168.483 168.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 0.000128 512 12 280 187392 5.46582 4.31517 25.5586 130.165 165.615 165.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 0.000128 512 12 280 189600 5.51824 4.36784 42.7898 131.212 183.998 184.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 0.000128 512 12 280 188800 5.4975 4.34166 33.1768 130.757 173.88 173.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 0.000128 512 12 280 188400 5.52547 4.352 28.8413 130.813 169.637 169.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 0.000128 512 12 280 187200 5.66352 4.31683 27.1681 130.261 167.52 167.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1420 0.000128 512 12 288 189056 5.48458 4.34698 45.8025 131.189 186.929 187.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1420 0.000128 512 12 288 188928 5.64266 4.33971 35.4188 131.131 176.646 176.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1420 0.000128 512 12 288 188928 5.49773 4.34176 63.2806 131.03 204.262 204.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 0.000128 512 12 288 189120 5.51936 4.35821 42.31 131.187 183.483 183.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 0.000128 512 12 288 189120 5.70176 4.34995 32.6367 131.113 173.914 174.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 0.000128 512 12 288 188640 5.51482 4.352 24.675 130.941 165.586 165.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 0.000128 512 12 288 189120 5.50512 4.34858 48.1637 131.121 189.253 189.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 0.000128 512 12 288 188928 5.49414 4.34323 33.5376 131.152 174.636 174.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 0.000128 512 12 288 188352 5.49331 4.33958 40.2113 130.913 181.066 181.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 0.000128 512 12 288 188928 5.71354 4.3479 36.0935 131.067 177.332 177.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 0.000128 512 12 288 188832 5.51466 4.35069 46.4096 131.047 187.429 187.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 0.000128 512 12 288 188608 5.49651 4.34176 31.4674 130.902 172.314 172.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 0.000128 512 12 288 188160 5.52134 4.3503 27.1108 131.073 168.163 168.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 0.000128 512 12 288 188160 5.67293 4.32826 24.8347 130.79 165.735 165.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 0.000128 512 12 288 188928 5.49562 4.34067 44.7411 131.03 185.719 185.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 0.000128 512 12 288 188928 5.49606 4.3457 30.9197 131.309 172.182 172.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 0.000128 512 12 288 188928 5.51085 4.3473 27.7995 131.094 168.864 168.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 0.000128 512 12 288 188416 5.56029 4.33152 25.1767 130.763 165.941 166.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 0.000128 512 12 288 188640 5.51514 4.34896 43.2542 131.078 184.305 184.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 0.000128 512 12 288 188352 5.50538 4.33683 33.6279 130.933 174.511 174.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 0.000128 512 12 288 187488 5.51552 4.33562 29.6486 130.638 170.246 170.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 0.000128 512 12 288 187776 5.66704 4.336 28.4142 131.029 169.557 169.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 0.000128 512 12 288 189120 5.49747 4.352 44.8672 131.122 185.947 186.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 0.000128 512 12 288 188160 5.48864 4.33187 32.7892 130.731 173.451 173.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 0.000128 512 12 288 188160 5.51312 4.34442 29.5229 131.015 170.505 170.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 0.000128 512 12 288 188160 5.59824 4.33766 27.6322 130.933 168.609 168.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1420 0.000128 512 12 300 188800 5.50083 4.34381 47.2633 131.197 188.409 188.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1420 0.000128 512 12 300 188672 5.5448 4.33901 38.1308 130.992 179.119 179.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1420 0.000128 512 12 300 188544 5.50109 4.34381 65.0855 131.022 206.06 206.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 0.000128 512 12 300 188800 5.52496 4.3561 43.9804 131.086 185.049 185.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 0.000128 512 12 300 188800 5.68598 4.35318 33.9133 131.089 175.152 175.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 0.000128 512 12 300 188160 5.57907 4.35027 29.7329 130.936 170.713 170.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1420 0.000128 512 12 300 188160 5.69107 4.33514 30.037 130.823 170.997 171.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 0.000128 512 12 300 188928 5.5016 4.352 49.131 131.122 190.219 190.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 0.000128 512 12 300 188544 5.49683 4.34048 34.0773 131.048 175.072 175.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 0.000128 512 12 300 188352 5.5 4.34003 40.7011 130.809 181.466 181.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 0.000128 512 12 300 188160 5.52496 4.34787 36.2619 131.191 177.438 177.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 0.000128 512 12 300 188608 5.52266 4.35206 46.0928 131.133 187.211 187.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 0.000128 512 12 300 188160 5.49478 4.33984 32.9065 130.912 173.764 173.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 0.000128 512 12 300 188160 5.51933 4.35178 27.8767 130.971 168.827 168.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 0.000128 512 12 300 187264 5.6959 4.32688 25.2981 130.812 166.243 166.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 0.000128 512 12 300 188672 5.49766 4.34176 46.6323 131.12 187.699 187.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 0.000128 512 12 300 188416 5.49888 4.34134 33.3304 131.051 174.33 174.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 0.000128 512 12 300 188160 5.51088 4.34586 28.7915 131.191 169.947 170.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 0.000128 512 12 300 187392 5.51245 4.33526 26.3172 130.905 167.175 167.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 0.000128 512 12 300 188640 5.51856 4.35814 47.4732 131.044 188.504 188.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 0.000128 512 12 300 188352 5.49616 4.33875 35.1404 130.926 176.01 176.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 0.000128 512 12 300 187488 5.51021 4.34166 31.7667 130.661 172.387 172.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 0.000128 512 12 300 187776 5.54138 4.33574 29.8327 130.926 170.75 170.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 0.000128 512 12 300 187200 5.61085 4.33971 28.2132 130.729 169.001 169.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 0.000128 512 12 300 188800 5.5023 4.36208 46.0614 131.231 187.263 187.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 0.000128 512 12 300 188160 5.48918 4.3311 35.2085 130.749 175.886 175.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 0.000128 512 12 300 188160 5.50285 4.34189 30.3513 131.019 171.322 171.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 0.000128 512 12 300 188160 5.49875 4.33779 28.7466 130.856 169.553 169.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 0.000128 512 12 300 187200 5.49053 4.31718 28.8068 130.249 168.973 169.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 0.000128 512 12 300 189056 5.48659 4.34912 41.3145 131.161 182.419 182.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1420 0.000128 512 12 300 188928 5.49882 4.34205 33.0262 131.131 174.104 174.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1420 0.000128 512 12 300 188928 5.68614 4.34173 29.5329 131.128 170.802 170.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1420 0.000128 512 12 300 188928 5.50954 4.34147 57.2824 131.052 198.296 198.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 0.000128 512 12 300 189120 5.51251 4.35891 52.7804 131.202 193.959 194.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 0.000128 512 12 300 189120 5.49984 4.352 41.5069 131.12 182.591 182.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 0.000128 512 12 300 188640 5.51878 4.35251 36.2417 131.046 177.266 177.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1420 0.000128 512 12 300 188160 5.6543 4.33334 36.3786 130.734 177.211 177.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 0.000128 512 12 300 189120 5.5032 4.34886 44.6724 131.124 185.759 185.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 0.000128 512 12 300 188928 5.49421 4.3385 31.8344 131.126 172.899 172.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 0.000128 512 12 300 188352 5.54125 4.33971 27.1818 130.933 168.111 168.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 0.000128 512 12 300 188928 5.65562 4.348 31.5858 131.227 172.925 173.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 0.000128 512 12 300 188160 5.70976 4.35197 30.3056 130.982 171.458 171.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 0.000128 512 12 300 189056 5.51277 4.35014 43.4466 131.017 184.434 184.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 0.000128 512 12 300 188608 5.49699 4.33914 30.5876 130.887 171.423 171.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 0.000128 512 12 300 188832 5.57658 4.34938 27.0694 131.075 168.182 168.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 0.000128 512 12 300 188160 5.6585 4.32541 23.8273 130.686 164.608 164.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 0.000128 512 12 300 188160 5.73363 4.35114 28.6736 131.137 170.002 170.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 0.000128 512 12 300 188928 5.49094 4.34384 43.0533 130.978 183.974 184.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 0.000128 512 12 300 188928 5.49843 4.3441 31.1219 131.073 172.144 172.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 0.000128 512 12 300 188928 5.50234 4.35005 27.5906 131.194 168.747 168.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 0.000128 512 12 300 188416 5.50941 4.33357 25.1868 130.814 165.955 166.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 0.000128 512 12 300 188160 5.51418 4.33178 23.6424 130.936 164.534 164.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 0.000128 512 12 320 188672 5.49811 4.34387 42.4596 131.071 183.48 183.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1420 0.000128 512 12 320 188416 5.56746 4.34029 34.5206 131.132 175.676 175.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1420 0.000128 512 12 320 188544 5.67536 4.34176 30.8223 130.998 171.95 172.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1420 0.000128 512 12 320 188416 5.51059 4.34381 59.1101 131.043 200.115 200.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 0.000128 512 12 320 188640 5.52333 4.36224 48.7511 131.189 189.934 190.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 0.000128 512 12 320 188480 5.50394 4.3487 42.4457 132.361 184.772 184.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 0.000128 512 12 320 188160 5.51949 4.34778 36.4883 131.028 177.494 177.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 0.000128 512 12 320 187520 5.49037 4.33341 34.6754 130.854 175.463 175.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1420 0.000128 512 12 320 187200 5.73008 4.33939 35.6763 130.646 176.504 176.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 0.000128 512 12 320 188736 5.51101 4.3479 46.3969 131.225 187.588 187.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 0.000128 512 12 320 188544 5.4968 4.34381 32.8701 131.031 173.85 173.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 0.000128 512 12 320 187776 5.51504 4.33811 27.8115 132.064 169.835 169.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 0.000128 512 12 320 188160 5.71181 4.3479 32.4127 131.106 173.689 173.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 0.000128 512 12 320 188160 5.70909 4.34602 30.3002 131.016 171.481 171.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 0.000128 512 12 320 188608 5.52419 4.35414 45.2404 131.024 186.251 186.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 0.000128 512 12 320 188160 5.49677 4.34176 31.8497 130.911 172.706 172.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 0.000128 512 12 320 188160 5.54406 4.35005 27.5325 130.948 168.486 168.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 0.000128 512 12 320 187264 5.69174 4.32355 24.7804 130.691 165.597 165.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 0.000128 512 12 320 188160 5.74563 4.35878 22.156 131.15 163.517 163.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 0.000128 512 12 320 188416 5.50704 4.34458 45.1395 131.132 186.227 186.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 0.000128 512 12 320 188416 5.4991 4.34282 32.1632 131.175 173.29 173.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 0.000128 512 12 320 188160 5.51062 4.3472 28.6578 131.111 169.739 169.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 0.000128 512 12 320 187392 5.72128 4.33562 26.3521 130.816 167.336 167.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 0.000128 512 12 320 186880 5.5961 4.3361 24.4805 130.949 165.473 165.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 0.000128 512 12 320 185856 5.69645 4.31104 24.4609 130.288 164.869 164.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1420 0.000128 512 12 384 186432 5.54502 4.35203 69.1494 131.214 210.37 210.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 0.000128 512 12 384 186368 5.52141 4.34147 51.6157 131.287 192.875 192.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 0.000128 512 12 384 186112 5.5241 4.34781 40.4994 131.011 181.49 181.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1420 0.000128 512 12 384 186240 5.52022 4.3479 39.4392 131.139 180.551 180.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1420 0.000128 512 12 384 185856 5.52733 4.34176 36.675 131.16 177.812 177.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1420 0.000128 512 12 384 185600 5.6943 4.33347 35.0932 130.75 175.986 176.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1420 0.000128 512 12 384 185856 5.73402 4.34608 33.633 131.204 175.026 175.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1420 0.000128 512 12 384 185472 5.51264 4.32758 72.4896 130.813 213.252 213.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1420 0.000128 512 12 384 185344 5.53942 4.33549 70.9324 130.902 211.819 211.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1420 0.000128 512 12 300 188160 5.49264 4.32496 57.5193 130.786 198.231 198.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1420 0.000128 512 12 320 187264 5.50243 4.32538 58.979 130.707 199.623 199.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1420 0.000128 512 12 300 188160 5.54406 4.34864 60.955 131.05 202.012 202.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1420 0.000128 512 12 288 188160 5.53782 4.35149 58.5472 131.022 199.57 199.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1420 0.000128 512 12 288 189440 5.5143 4.34474 55.7173 131.179 196.863 196.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1420 0.000128 512 12 288 188160 5.46896 4.32128 73.5106 130.637 214.043 214.137
