{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751471402138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751471402139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  2 12:50:02 2025 " "Processing started: Wed Jul  2 12:50:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751471402139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471402139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Totem -c Totem " "Command: quartus_map --read_settings_files=on --write_settings_files=off Totem -c Totem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471402139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751471402299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751471402300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Controladora/Controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Controladora/Controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controladora-RTL " "Found design unit 1: Controladora-RTL" {  } { { "../Controladora/Controladora.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Controladora/Controladora.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471410662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controladora " "Found entity 1: Controladora" {  } { { "../Controladora/Controladora.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Controladora/Controladora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471410662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471410662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-RTL " "Found design unit 1: Datapath-RTL" {  } { { "../Datapath/Datapath.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471410663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../Datapath/Datapath.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471410663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471410663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Totem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Totem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Totem-RTL " "Found design unit 1: Totem-RTL" {  } { { "Totem.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471410663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Totem " "Found entity 1: Totem" {  } { { "Totem.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471410663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471410663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Totem " "Elaborating entity \"Totem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751471410711 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Maior_B Totem.vhd(14) " "VHDL Signal Declaration warning at Totem.vhd(14): used implicit default value for signal \"Maior_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Totem.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751471410712 "|Totem"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Menor_P Totem.vhd(14) " "VHDL Signal Declaration warning at Totem.vhd(14): used implicit default value for signal \"Menor_P\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Totem.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751471410712 "|Totem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:myDatapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:myDatapath\"" {  } { { "Totem.vhd" "myDatapath" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471410713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controladora Controladora:myControladora " "Elaborating entity \"Controladora\" for hierarchy \"Controladora:myControladora\"" {  } { { "Totem.vhd" "myControladora" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471410755 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_atual Controladora.vhd(33) " "VHDL Process Statement warning at Controladora.vhd(33): signal \"estado_atual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controladora/Controladora.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Controladora/Controladora.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1751471410756 "|Totem|Controladora:myControladora"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Prod RegW " "Node instance \"Prod\" instantiates undefined entity \"RegW\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "Prod" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 152 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410760 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Bank RegW " "Node instance \"Bank\" instantiates undefined entity \"RegW\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "Bank" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410760 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Troco RegW " "Node instance \"Troco\" instantiates undefined entity \"RegW\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "Troco" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 178 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410760 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mySomador Somador " "Node instance \"mySomador\" instantiates undefined entity \"Somador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "mySomador" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 191 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410760 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mySubtrator Subtrator " "Node instance \"mySubtrator\" instantiates undefined entity \"Subtrator\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "mySubtrator" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 202 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410760 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ComparadorGT Comparador " "Node instance \"ComparadorGT\" instantiates undefined entity \"Comparador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "ComparadorGT" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 213 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410760 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ComparadorLT Comparador " "Node instance \"ComparadorLT\" instantiates undefined entity \"Comparador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "ComparadorLT" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 224 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410761 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "myMUX_Din MUX_Din " "Node instance \"myMUX_Din\" instantiates undefined entity \"MUX_Din\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "myMUX_Din" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 235 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410761 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "myBCD_Conv BCD_Conv " "Node instance \"myBCD_Conv\" instantiates undefined entity \"BCD_Conv\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "myBCD_Conv" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 245 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410761 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "myBCD_M BCD_7seg " "Node instance \"myBCD_M\" instantiates undefined entity \"BCD_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "myBCD_M" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 254 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410761 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "myBCD_C BCD_7seg " "Node instance \"myBCD_C\" instantiates undefined entity \"BCD_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "myBCD_C" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 260 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410761 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "myBCD_D BCD_7seg " "Node instance \"myBCD_D\" instantiates undefined entity \"BCD_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "myBCD_D" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 266 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410761 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "myBCD_U BCD_7seg " "Node instance \"myBCD_U\" instantiates undefined entity \"BCD_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "myBCD_U" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 272 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410761 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "myPrices Prices " "Node instance \"myPrices\" instantiates undefined entity \"Prices\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Datapath/Datapath.vhd" "myPrices" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 281 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751471410761 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751471410844 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul  2 12:50:10 2025 " "Processing ended: Wed Jul  2 12:50:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751471410844 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751471410844 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751471410844 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471410844 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471411507 ""}
