
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//scriptlive_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ea0 <.init>:
  401ea0:	stp	x29, x30, [sp, #-16]!
  401ea4:	mov	x29, sp
  401ea8:	bl	402560 <ferror@plt+0x60>
  401eac:	ldp	x29, x30, [sp], #16
  401eb0:	ret

Disassembly of section .plt:

0000000000401ec0 <memcpy@plt-0x20>:
  401ec0:	stp	x16, x30, [sp, #-16]!
  401ec4:	adrp	x16, 41d000 <ferror@plt+0x1ab00>
  401ec8:	ldr	x17, [x16, #4088]
  401ecc:	add	x16, x16, #0xff8
  401ed0:	br	x17
  401ed4:	nop
  401ed8:	nop
  401edc:	nop

0000000000401ee0 <memcpy@plt>:
  401ee0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401ee4:	ldr	x17, [x16]
  401ee8:	add	x16, x16, #0x0
  401eec:	br	x17

0000000000401ef0 <_exit@plt>:
  401ef0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401ef4:	ldr	x17, [x16, #8]
  401ef8:	add	x16, x16, #0x8
  401efc:	br	x17

0000000000401f00 <strtoul@plt>:
  401f00:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401f04:	ldr	x17, [x16, #16]
  401f08:	add	x16, x16, #0x10
  401f0c:	br	x17

0000000000401f10 <strlen@plt>:
  401f10:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401f14:	ldr	x17, [x16, #24]
  401f18:	add	x16, x16, #0x18
  401f1c:	br	x17

0000000000401f20 <fputs@plt>:
  401f20:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401f24:	ldr	x17, [x16, #32]
  401f28:	add	x16, x16, #0x20
  401f2c:	br	x17

0000000000401f30 <exit@plt>:
  401f30:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401f34:	ldr	x17, [x16, #40]
  401f38:	add	x16, x16, #0x28
  401f3c:	br	x17

0000000000401f40 <dup@plt>:
  401f40:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401f44:	ldr	x17, [x16, #48]
  401f48:	add	x16, x16, #0x30
  401f4c:	br	x17

0000000000401f50 <execl@plt>:
  401f50:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401f54:	ldr	x17, [x16, #56]
  401f58:	add	x16, x16, #0x38
  401f5c:	br	x17

0000000000401f60 <signalfd@plt>:
  401f60:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401f64:	ldr	x17, [x16, #64]
  401f68:	add	x16, x16, #0x40
  401f6c:	br	x17

0000000000401f70 <strtoimax@plt>:
  401f70:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401f74:	ldr	x17, [x16, #72]
  401f78:	add	x16, x16, #0x48
  401f7c:	br	x17

0000000000401f80 <getegid@plt>:
  401f80:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401f84:	ldr	x17, [x16, #80]
  401f88:	add	x16, x16, #0x50
  401f8c:	br	x17

0000000000401f90 <fdatasync@plt>:
  401f90:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401f94:	ldr	x17, [x16, #88]
  401f98:	add	x16, x16, #0x58
  401f9c:	br	x17

0000000000401fa0 <sigprocmask@plt>:
  401fa0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401fa4:	ldr	x17, [x16, #96]
  401fa8:	add	x16, x16, #0x60
  401fac:	br	x17

0000000000401fb0 <strtod@plt>:
  401fb0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401fb4:	ldr	x17, [x16, #104]
  401fb8:	add	x16, x16, #0x68
  401fbc:	br	x17

0000000000401fc0 <geteuid@plt>:
  401fc0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401fc4:	ldr	x17, [x16, #112]
  401fc8:	add	x16, x16, #0x70
  401fcc:	br	x17

0000000000401fd0 <sysinfo@plt>:
  401fd0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401fd4:	ldr	x17, [x16, #120]
  401fd8:	add	x16, x16, #0x78
  401fdc:	br	x17

0000000000401fe0 <getuid@plt>:
  401fe0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401fe4:	ldr	x17, [x16, #128]
  401fe8:	add	x16, x16, #0x80
  401fec:	br	x17

0000000000401ff0 <__cxa_atexit@plt>:
  401ff0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  401ff4:	ldr	x17, [x16, #136]
  401ff8:	add	x16, x16, #0x88
  401ffc:	br	x17

0000000000402000 <fputc@plt>:
  402000:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402004:	ldr	x17, [x16, #144]
  402008:	add	x16, x16, #0x90
  40200c:	br	x17

0000000000402010 <clock_gettime@plt>:
  402010:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402014:	ldr	x17, [x16, #152]
  402018:	add	x16, x16, #0x98
  40201c:	br	x17

0000000000402020 <kill@plt>:
  402020:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402024:	ldr	x17, [x16, #160]
  402028:	add	x16, x16, #0xa0
  40202c:	br	x17

0000000000402030 <fork@plt>:
  402030:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402034:	ldr	x17, [x16, #168]
  402038:	add	x16, x16, #0xa8
  40203c:	br	x17

0000000000402040 <sigfillset@plt>:
  402040:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402044:	ldr	x17, [x16, #176]
  402048:	add	x16, x16, #0xb0
  40204c:	br	x17

0000000000402050 <snprintf@plt>:
  402050:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402054:	ldr	x17, [x16, #184]
  402058:	add	x16, x16, #0xb8
  40205c:	br	x17

0000000000402060 <localeconv@plt>:
  402060:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402064:	ldr	x17, [x16, #192]
  402068:	add	x16, x16, #0xc0
  40206c:	br	x17

0000000000402070 <tcgetattr@plt>:
  402070:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402074:	ldr	x17, [x16, #200]
  402078:	add	x16, x16, #0xc8
  40207c:	br	x17

0000000000402080 <fileno@plt>:
  402080:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402084:	ldr	x17, [x16, #208]
  402088:	add	x16, x16, #0xd0
  40208c:	br	x17

0000000000402090 <signal@plt>:
  402090:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402094:	ldr	x17, [x16, #216]
  402098:	add	x16, x16, #0xd8
  40209c:	br	x17

00000000004020a0 <fclose@plt>:
  4020a0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4020a4:	ldr	x17, [x16, #224]
  4020a8:	add	x16, x16, #0xe0
  4020ac:	br	x17

00000000004020b0 <wait3@plt>:
  4020b0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4020b4:	ldr	x17, [x16, #232]
  4020b8:	add	x16, x16, #0xe8
  4020bc:	br	x17

00000000004020c0 <getpid@plt>:
  4020c0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4020c4:	ldr	x17, [x16, #240]
  4020c8:	add	x16, x16, #0xf0
  4020cc:	br	x17

00000000004020d0 <strtok_r@plt>:
  4020d0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4020d4:	ldr	x17, [x16, #248]
  4020d8:	add	x16, x16, #0xf8
  4020dc:	br	x17

00000000004020e0 <fopen@plt>:
  4020e0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4020e4:	ldr	x17, [x16, #256]
  4020e8:	add	x16, x16, #0x100
  4020ec:	br	x17

00000000004020f0 <malloc@plt>:
  4020f0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4020f4:	ldr	x17, [x16, #264]
  4020f8:	add	x16, x16, #0x108
  4020fc:	br	x17

0000000000402100 <poll@plt>:
  402100:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402104:	ldr	x17, [x16, #272]
  402108:	add	x16, x16, #0x110
  40210c:	br	x17

0000000000402110 <__isoc99_fscanf@plt>:
  402110:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402114:	ldr	x17, [x16, #280]
  402118:	add	x16, x16, #0x118
  40211c:	br	x17

0000000000402120 <sigemptyset@plt>:
  402120:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402124:	ldr	x17, [x16, #288]
  402128:	add	x16, x16, #0x120
  40212c:	br	x17

0000000000402130 <strncmp@plt>:
  402130:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402134:	ldr	x17, [x16, #296]
  402138:	add	x16, x16, #0x128
  40213c:	br	x17

0000000000402140 <bindtextdomain@plt>:
  402140:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402144:	ldr	x17, [x16, #304]
  402148:	add	x16, x16, #0x130
  40214c:	br	x17

0000000000402150 <__libc_start_main@plt>:
  402150:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402154:	ldr	x17, [x16, #312]
  402158:	add	x16, x16, #0x138
  40215c:	br	x17

0000000000402160 <fgetc@plt>:
  402160:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402164:	ldr	x17, [x16, #320]
  402168:	add	x16, x16, #0x140
  40216c:	br	x17

0000000000402170 <memset@plt>:
  402170:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402174:	ldr	x17, [x16, #328]
  402178:	add	x16, x16, #0x148
  40217c:	br	x17

0000000000402180 <gettimeofday@plt>:
  402180:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402184:	ldr	x17, [x16, #336]
  402188:	add	x16, x16, #0x150
  40218c:	br	x17

0000000000402190 <sleep@plt>:
  402190:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402194:	ldr	x17, [x16, #344]
  402198:	add	x16, x16, #0x158
  40219c:	br	x17

00000000004021a0 <openpty@plt>:
  4021a0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4021a4:	ldr	x17, [x16, #352]
  4021a8:	add	x16, x16, #0x160
  4021ac:	br	x17

00000000004021b0 <calloc@plt>:
  4021b0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4021b4:	ldr	x17, [x16, #360]
  4021b8:	add	x16, x16, #0x168
  4021bc:	br	x17

00000000004021c0 <dprintf@plt>:
  4021c0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4021c4:	ldr	x17, [x16, #368]
  4021c8:	add	x16, x16, #0x170
  4021cc:	br	x17

00000000004021d0 <realloc@plt>:
  4021d0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4021d4:	ldr	x17, [x16, #376]
  4021d8:	add	x16, x16, #0x178
  4021dc:	br	x17

00000000004021e0 <strdup@plt>:
  4021e0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4021e4:	ldr	x17, [x16, #384]
  4021e8:	add	x16, x16, #0x180
  4021ec:	br	x17

00000000004021f0 <close@plt>:
  4021f0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4021f4:	ldr	x17, [x16, #392]
  4021f8:	add	x16, x16, #0x188
  4021fc:	br	x17

0000000000402200 <strrchr@plt>:
  402200:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402204:	ldr	x17, [x16, #400]
  402208:	add	x16, x16, #0x190
  40220c:	br	x17

0000000000402210 <__gmon_start__@plt>:
  402210:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402214:	ldr	x17, [x16, #408]
  402218:	add	x16, x16, #0x198
  40221c:	br	x17

0000000000402220 <write@plt>:
  402220:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402224:	ldr	x17, [x16, #416]
  402228:	add	x16, x16, #0x1a0
  40222c:	br	x17

0000000000402230 <strtoumax@plt>:
  402230:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402234:	ldr	x17, [x16, #424]
  402238:	add	x16, x16, #0x1a8
  40223c:	br	x17

0000000000402240 <fseek@plt>:
  402240:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402244:	ldr	x17, [x16, #432]
  402248:	add	x16, x16, #0x1b0
  40224c:	br	x17

0000000000402250 <abort@plt>:
  402250:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402254:	ldr	x17, [x16, #440]
  402258:	add	x16, x16, #0x1b8
  40225c:	br	x17

0000000000402260 <access@plt>:
  402260:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402264:	ldr	x17, [x16, #448]
  402268:	add	x16, x16, #0x1c0
  40226c:	br	x17

0000000000402270 <feof@plt>:
  402270:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402274:	ldr	x17, [x16, #456]
  402278:	add	x16, x16, #0x1c8
  40227c:	br	x17

0000000000402280 <textdomain@plt>:
  402280:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402284:	ldr	x17, [x16, #464]
  402288:	add	x16, x16, #0x1d0
  40228c:	br	x17

0000000000402290 <getopt_long@plt>:
  402290:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402294:	ldr	x17, [x16, #472]
  402298:	add	x16, x16, #0x1d8
  40229c:	br	x17

00000000004022a0 <strcmp@plt>:
  4022a0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4022a4:	ldr	x17, [x16, #480]
  4022a8:	add	x16, x16, #0x1e0
  4022ac:	br	x17

00000000004022b0 <warn@plt>:
  4022b0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4022b4:	ldr	x17, [x16, #488]
  4022b8:	add	x16, x16, #0x1e8
  4022bc:	br	x17

00000000004022c0 <__ctype_b_loc@plt>:
  4022c0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4022c4:	ldr	x17, [x16, #496]
  4022c8:	add	x16, x16, #0x1f0
  4022cc:	br	x17

00000000004022d0 <strtol@plt>:
  4022d0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4022d4:	ldr	x17, [x16, #504]
  4022d8:	add	x16, x16, #0x1f8
  4022dc:	br	x17

00000000004022e0 <fread@plt>:
  4022e0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4022e4:	ldr	x17, [x16, #512]
  4022e8:	add	x16, x16, #0x200
  4022ec:	br	x17

00000000004022f0 <free@plt>:
  4022f0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4022f4:	ldr	x17, [x16, #520]
  4022f8:	add	x16, x16, #0x208
  4022fc:	br	x17

0000000000402300 <ungetc@plt>:
  402300:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402304:	ldr	x17, [x16, #528]
  402308:	add	x16, x16, #0x210
  40230c:	br	x17

0000000000402310 <getgid@plt>:
  402310:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402314:	ldr	x17, [x16, #536]
  402318:	add	x16, x16, #0x218
  40231c:	br	x17

0000000000402320 <nanosleep@plt>:
  402320:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402324:	ldr	x17, [x16, #544]
  402328:	add	x16, x16, #0x220
  40232c:	br	x17

0000000000402330 <vasprintf@plt>:
  402330:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402334:	ldr	x17, [x16, #552]
  402338:	add	x16, x16, #0x228
  40233c:	br	x17

0000000000402340 <strndup@plt>:
  402340:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402344:	ldr	x17, [x16, #560]
  402348:	add	x16, x16, #0x230
  40234c:	br	x17

0000000000402350 <strspn@plt>:
  402350:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402354:	ldr	x17, [x16, #568]
  402358:	add	x16, x16, #0x238
  40235c:	br	x17

0000000000402360 <strchr@plt>:
  402360:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402364:	ldr	x17, [x16, #576]
  402368:	add	x16, x16, #0x240
  40236c:	br	x17

0000000000402370 <fwrite@plt>:
  402370:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402374:	ldr	x17, [x16, #584]
  402378:	add	x16, x16, #0x248
  40237c:	br	x17

0000000000402380 <fflush@plt>:
  402380:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402384:	ldr	x17, [x16, #592]
  402388:	add	x16, x16, #0x250
  40238c:	br	x17

0000000000402390 <warnx@plt>:
  402390:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402394:	ldr	x17, [x16, #600]
  402398:	add	x16, x16, #0x258
  40239c:	br	x17

00000000004023a0 <read@plt>:
  4023a0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4023a4:	ldr	x17, [x16, #608]
  4023a8:	add	x16, x16, #0x260
  4023ac:	br	x17

00000000004023b0 <tcsetattr@plt>:
  4023b0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4023b4:	ldr	x17, [x16, #616]
  4023b8:	add	x16, x16, #0x268
  4023bc:	br	x17

00000000004023c0 <isatty@plt>:
  4023c0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4023c4:	ldr	x17, [x16, #624]
  4023c8:	add	x16, x16, #0x270
  4023cc:	br	x17

00000000004023d0 <cfmakeraw@plt>:
  4023d0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4023d4:	ldr	x17, [x16, #632]
  4023d8:	add	x16, x16, #0x278
  4023dc:	br	x17

00000000004023e0 <setsid@plt>:
  4023e0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4023e4:	ldr	x17, [x16, #640]
  4023e8:	add	x16, x16, #0x280
  4023ec:	br	x17

00000000004023f0 <dup2@plt>:
  4023f0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4023f4:	ldr	x17, [x16, #648]
  4023f8:	add	x16, x16, #0x288
  4023fc:	br	x17

0000000000402400 <errx@plt>:
  402400:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402404:	ldr	x17, [x16, #656]
  402408:	add	x16, x16, #0x290
  40240c:	br	x17

0000000000402410 <sigaddset@plt>:
  402410:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402414:	ldr	x17, [x16, #664]
  402418:	add	x16, x16, #0x298
  40241c:	br	x17

0000000000402420 <strcspn@plt>:
  402420:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402424:	ldr	x17, [x16, #672]
  402428:	add	x16, x16, #0x2a0
  40242c:	br	x17

0000000000402430 <vfprintf@plt>:
  402430:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402434:	ldr	x17, [x16, #680]
  402438:	add	x16, x16, #0x2a8
  40243c:	br	x17

0000000000402440 <printf@plt>:
  402440:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402444:	ldr	x17, [x16, #688]
  402448:	add	x16, x16, #0x2b0
  40244c:	br	x17

0000000000402450 <__assert_fail@plt>:
  402450:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402454:	ldr	x17, [x16, #696]
  402458:	add	x16, x16, #0x2b8
  40245c:	br	x17

0000000000402460 <__errno_location@plt>:
  402460:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402464:	ldr	x17, [x16, #704]
  402468:	add	x16, x16, #0x2c0
  40246c:	br	x17

0000000000402470 <execlp@plt>:
  402470:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402474:	ldr	x17, [x16, #712]
  402478:	add	x16, x16, #0x2c8
  40247c:	br	x17

0000000000402480 <getenv@plt>:
  402480:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402484:	ldr	x17, [x16, #720]
  402488:	add	x16, x16, #0x2d0
  40248c:	br	x17

0000000000402490 <waitpid@plt>:
  402490:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402494:	ldr	x17, [x16, #728]
  402498:	add	x16, x16, #0x2d8
  40249c:	br	x17

00000000004024a0 <gettext@plt>:
  4024a0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4024a4:	ldr	x17, [x16, #736]
  4024a8:	add	x16, x16, #0x2e0
  4024ac:	br	x17

00000000004024b0 <fprintf@plt>:
  4024b0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4024b4:	ldr	x17, [x16, #744]
  4024b8:	add	x16, x16, #0x2e8
  4024bc:	br	x17

00000000004024c0 <fgets@plt>:
  4024c0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4024c4:	ldr	x17, [x16, #752]
  4024c8:	add	x16, x16, #0x2f0
  4024cc:	br	x17

00000000004024d0 <err@plt>:
  4024d0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4024d4:	ldr	x17, [x16, #760]
  4024d8:	add	x16, x16, #0x2f8
  4024dc:	br	x17

00000000004024e0 <ioctl@plt>:
  4024e0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4024e4:	ldr	x17, [x16, #768]
  4024e8:	add	x16, x16, #0x300
  4024ec:	br	x17

00000000004024f0 <setlocale@plt>:
  4024f0:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  4024f4:	ldr	x17, [x16, #776]
  4024f8:	add	x16, x16, #0x308
  4024fc:	br	x17

0000000000402500 <ferror@plt>:
  402500:	adrp	x16, 41e000 <ferror@plt+0x1bb00>
  402504:	ldr	x17, [x16, #784]
  402508:	add	x16, x16, #0x310
  40250c:	br	x17

Disassembly of section .text:

0000000000402510 <.text>:
  402510:	mov	x29, #0x0                   	// #0
  402514:	mov	x30, #0x0                   	// #0
  402518:	mov	x5, x0
  40251c:	ldr	x1, [sp]
  402520:	add	x2, sp, #0x8
  402524:	mov	x6, sp
  402528:	movz	x0, #0x0, lsl #48
  40252c:	movk	x0, #0x0, lsl #32
  402530:	movk	x0, #0x40, lsl #16
  402534:	movk	x0, #0x2fc0
  402538:	movz	x3, #0x0, lsl #48
  40253c:	movk	x3, #0x0, lsl #32
  402540:	movk	x3, #0x40, lsl #16
  402544:	movk	x3, #0xb280
  402548:	movz	x4, #0x0, lsl #48
  40254c:	movk	x4, #0x0, lsl #32
  402550:	movk	x4, #0x40, lsl #16
  402554:	movk	x4, #0xb300
  402558:	bl	402150 <__libc_start_main@plt>
  40255c:	bl	402250 <abort@plt>
  402560:	adrp	x0, 41d000 <ferror@plt+0x1ab00>
  402564:	ldr	x0, [x0, #4064]
  402568:	cbz	x0, 402570 <ferror@plt+0x70>
  40256c:	b	402210 <__gmon_start__@plt>
  402570:	ret
  402574:	stp	x29, x30, [sp, #-32]!
  402578:	mov	x29, sp
  40257c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  402580:	add	x0, x0, #0x340
  402584:	str	x0, [sp, #24]
  402588:	ldr	x0, [sp, #24]
  40258c:	str	x0, [sp, #24]
  402590:	ldr	x1, [sp, #24]
  402594:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  402598:	add	x0, x0, #0x340
  40259c:	cmp	x1, x0
  4025a0:	b.eq	4025dc <ferror@plt+0xdc>  // b.none
  4025a4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4025a8:	add	x0, x0, #0x330
  4025ac:	ldr	x0, [x0]
  4025b0:	str	x0, [sp, #16]
  4025b4:	ldr	x0, [sp, #16]
  4025b8:	str	x0, [sp, #16]
  4025bc:	ldr	x0, [sp, #16]
  4025c0:	cmp	x0, #0x0
  4025c4:	b.eq	4025e0 <ferror@plt+0xe0>  // b.none
  4025c8:	ldr	x1, [sp, #16]
  4025cc:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4025d0:	add	x0, x0, #0x340
  4025d4:	blr	x1
  4025d8:	b	4025e0 <ferror@plt+0xe0>
  4025dc:	nop
  4025e0:	ldp	x29, x30, [sp], #32
  4025e4:	ret
  4025e8:	stp	x29, x30, [sp, #-48]!
  4025ec:	mov	x29, sp
  4025f0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4025f4:	add	x0, x0, #0x340
  4025f8:	str	x0, [sp, #40]
  4025fc:	ldr	x0, [sp, #40]
  402600:	str	x0, [sp, #40]
  402604:	ldr	x1, [sp, #40]
  402608:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40260c:	add	x0, x0, #0x340
  402610:	sub	x0, x1, x0
  402614:	asr	x0, x0, #3
  402618:	lsr	x1, x0, #63
  40261c:	add	x0, x1, x0
  402620:	asr	x0, x0, #1
  402624:	str	x0, [sp, #32]
  402628:	ldr	x0, [sp, #32]
  40262c:	cmp	x0, #0x0
  402630:	b.eq	402670 <ferror@plt+0x170>  // b.none
  402634:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402638:	add	x0, x0, #0x338
  40263c:	ldr	x0, [x0]
  402640:	str	x0, [sp, #24]
  402644:	ldr	x0, [sp, #24]
  402648:	str	x0, [sp, #24]
  40264c:	ldr	x0, [sp, #24]
  402650:	cmp	x0, #0x0
  402654:	b.eq	402674 <ferror@plt+0x174>  // b.none
  402658:	ldr	x2, [sp, #24]
  40265c:	ldr	x1, [sp, #32]
  402660:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  402664:	add	x0, x0, #0x340
  402668:	blr	x2
  40266c:	b	402674 <ferror@plt+0x174>
  402670:	nop
  402674:	ldp	x29, x30, [sp], #48
  402678:	ret
  40267c:	stp	x29, x30, [sp, #-16]!
  402680:	mov	x29, sp
  402684:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  402688:	add	x0, x0, #0x368
  40268c:	ldrb	w0, [x0]
  402690:	and	x0, x0, #0xff
  402694:	cmp	x0, #0x0
  402698:	b.ne	4026b4 <ferror@plt+0x1b4>  // b.any
  40269c:	bl	402574 <ferror@plt+0x74>
  4026a0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4026a4:	add	x0, x0, #0x368
  4026a8:	mov	w1, #0x1                   	// #1
  4026ac:	strb	w1, [x0]
  4026b0:	b	4026b8 <ferror@plt+0x1b8>
  4026b4:	nop
  4026b8:	ldp	x29, x30, [sp], #16
  4026bc:	ret
  4026c0:	stp	x29, x30, [sp, #-16]!
  4026c4:	mov	x29, sp
  4026c8:	bl	4025e8 <ferror@plt+0xe8>
  4026cc:	nop
  4026d0:	ldp	x29, x30, [sp], #16
  4026d4:	ret
  4026d8:	stp	x29, x30, [sp, #-48]!
  4026dc:	mov	x29, sp
  4026e0:	str	x0, [sp, #24]
  4026e4:	bl	402460 <__errno_location@plt>
  4026e8:	str	wzr, [x0]
  4026ec:	ldr	x0, [sp, #24]
  4026f0:	bl	402500 <ferror@plt>
  4026f4:	cmp	w0, #0x0
  4026f8:	b.ne	402754 <ferror@plt+0x254>  // b.any
  4026fc:	ldr	x0, [sp, #24]
  402700:	bl	402380 <fflush@plt>
  402704:	cmp	w0, #0x0
  402708:	b.ne	402754 <ferror@plt+0x254>  // b.any
  40270c:	ldr	x0, [sp, #24]
  402710:	bl	402080 <fileno@plt>
  402714:	str	w0, [sp, #44]
  402718:	ldr	w0, [sp, #44]
  40271c:	cmp	w0, #0x0
  402720:	b.lt	40275c <ferror@plt+0x25c>  // b.tstop
  402724:	ldr	w0, [sp, #44]
  402728:	bl	401f40 <dup@plt>
  40272c:	str	w0, [sp, #44]
  402730:	ldr	w0, [sp, #44]
  402734:	cmp	w0, #0x0
  402738:	b.lt	40275c <ferror@plt+0x25c>  // b.tstop
  40273c:	ldr	w0, [sp, #44]
  402740:	bl	4021f0 <close@plt>
  402744:	cmp	w0, #0x0
  402748:	b.ne	40275c <ferror@plt+0x25c>  // b.any
  40274c:	mov	w0, #0x0                   	// #0
  402750:	b	40277c <ferror@plt+0x27c>
  402754:	nop
  402758:	b	402760 <ferror@plt+0x260>
  40275c:	nop
  402760:	bl	402460 <__errno_location@plt>
  402764:	ldr	w0, [x0]
  402768:	cmp	w0, #0x9
  40276c:	b.ne	402778 <ferror@plt+0x278>  // b.any
  402770:	mov	w0, #0x0                   	// #0
  402774:	b	40277c <ferror@plt+0x27c>
  402778:	mov	w0, #0xffffffff            	// #-1
  40277c:	ldp	x29, x30, [sp], #48
  402780:	ret
  402784:	stp	x29, x30, [sp, #-16]!
  402788:	mov	x29, sp
  40278c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  402790:	add	x0, x0, #0x358
  402794:	ldr	x0, [x0]
  402798:	bl	4026d8 <ferror@plt+0x1d8>
  40279c:	cmp	w0, #0x0
  4027a0:	b.eq	4027f0 <ferror@plt+0x2f0>  // b.none
  4027a4:	bl	402460 <__errno_location@plt>
  4027a8:	ldr	w0, [x0]
  4027ac:	cmp	w0, #0x20
  4027b0:	b.eq	4027f0 <ferror@plt+0x2f0>  // b.none
  4027b4:	bl	402460 <__errno_location@plt>
  4027b8:	ldr	w0, [x0]
  4027bc:	cmp	w0, #0x0
  4027c0:	b.eq	4027d8 <ferror@plt+0x2d8>  // b.none
  4027c4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4027c8:	add	x0, x0, #0x340
  4027cc:	bl	4024a0 <gettext@plt>
  4027d0:	bl	4022b0 <warn@plt>
  4027d4:	b	4027e8 <ferror@plt+0x2e8>
  4027d8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4027dc:	add	x0, x0, #0x340
  4027e0:	bl	4024a0 <gettext@plt>
  4027e4:	bl	402390 <warnx@plt>
  4027e8:	mov	w0, #0x1                   	// #1
  4027ec:	bl	401ef0 <_exit@plt>
  4027f0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4027f4:	add	x0, x0, #0x340
  4027f8:	ldr	x0, [x0]
  4027fc:	bl	4026d8 <ferror@plt+0x1d8>
  402800:	cmp	w0, #0x0
  402804:	b.eq	402810 <ferror@plt+0x310>  // b.none
  402808:	mov	w0, #0x1                   	// #1
  40280c:	bl	401ef0 <_exit@plt>
  402810:	nop
  402814:	ldp	x29, x30, [sp], #16
  402818:	ret
  40281c:	stp	x29, x30, [sp, #-16]!
  402820:	mov	x29, sp
  402824:	adrp	x0, 402000 <fputc@plt>
  402828:	add	x0, x0, #0x784
  40282c:	bl	40b308 <ferror@plt+0x8e08>
  402830:	nop
  402834:	ldp	x29, x30, [sp], #16
  402838:	ret
  40283c:	sub	sp, sp, #0x10
  402840:	str	w0, [sp, #12]
  402844:	ldr	w0, [sp, #12]
  402848:	sub	w0, w0, #0x21
  40284c:	cmp	w0, #0x5d
  402850:	b.hi	40285c <ferror@plt+0x35c>  // b.pmore
  402854:	mov	w0, #0x1                   	// #1
  402858:	b	402860 <ferror@plt+0x360>
  40285c:	mov	w0, #0x0                   	// #0
  402860:	add	sp, sp, #0x10
  402864:	ret
  402868:	stp	x29, x30, [sp, #-48]!
  40286c:	mov	x29, sp
  402870:	str	w0, [sp, #28]
  402874:	str	x1, [sp, #16]
  402878:	ldr	x0, [sp, #16]
  40287c:	cmp	x0, #0x0
  402880:	b.ne	4028a4 <ferror@plt+0x3a4>  // b.any
  402884:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402888:	add	x3, x0, #0xb18
  40288c:	mov	w2, #0xe                   	// #14
  402890:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402894:	add	x1, x0, #0x350
  402898:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40289c:	add	x0, x0, #0x368
  4028a0:	bl	402450 <__assert_fail@plt>
  4028a4:	ldr	x0, [sp, #16]
  4028a8:	str	x0, [sp, #40]
  4028ac:	b	4028dc <ferror@plt+0x3dc>
  4028b0:	ldr	x0, [sp, #40]
  4028b4:	ldr	w0, [x0, #24]
  4028b8:	ldr	w1, [sp, #28]
  4028bc:	cmp	w1, w0
  4028c0:	b.ne	4028d0 <ferror@plt+0x3d0>  // b.any
  4028c4:	ldr	x0, [sp, #40]
  4028c8:	ldr	x0, [x0]
  4028cc:	b	4028f0 <ferror@plt+0x3f0>
  4028d0:	ldr	x0, [sp, #40]
  4028d4:	add	x0, x0, #0x20
  4028d8:	str	x0, [sp, #40]
  4028dc:	ldr	x0, [sp, #40]
  4028e0:	ldr	x0, [x0]
  4028e4:	cmp	x0, #0x0
  4028e8:	b.ne	4028b0 <ferror@plt+0x3b0>  // b.any
  4028ec:	mov	x0, #0x0                   	// #0
  4028f0:	ldp	x29, x30, [sp], #48
  4028f4:	ret
  4028f8:	stp	x29, x30, [sp, #-96]!
  4028fc:	mov	x29, sp
  402900:	str	x19, [sp, #16]
  402904:	str	w0, [sp, #60]
  402908:	str	x1, [sp, #48]
  40290c:	str	x2, [sp, #40]
  402910:	str	x3, [sp, #32]
  402914:	str	wzr, [sp, #92]
  402918:	b	402b10 <ferror@plt+0x610>
  40291c:	ldrsw	x0, [sp, #92]
  402920:	lsl	x0, x0, #6
  402924:	ldr	x1, [sp, #40]
  402928:	add	x0, x1, x0
  40292c:	str	x0, [sp, #80]
  402930:	b	402ad8 <ferror@plt+0x5d8>
  402934:	ldr	x0, [sp, #80]
  402938:	ldr	w0, [x0]
  40293c:	ldr	w1, [sp, #60]
  402940:	cmp	w1, w0
  402944:	b.eq	402958 <ferror@plt+0x458>  // b.none
  402948:	ldr	x0, [sp, #80]
  40294c:	add	x0, x0, #0x4
  402950:	str	x0, [sp, #80]
  402954:	b	402ad8 <ferror@plt+0x5d8>
  402958:	ldrsw	x0, [sp, #92]
  40295c:	lsl	x0, x0, #2
  402960:	ldr	x1, [sp, #32]
  402964:	add	x0, x1, x0
  402968:	ldr	w0, [x0]
  40296c:	cmp	w0, #0x0
  402970:	b.ne	402990 <ferror@plt+0x490>  // b.any
  402974:	ldrsw	x0, [sp, #92]
  402978:	lsl	x0, x0, #2
  40297c:	ldr	x1, [sp, #32]
  402980:	add	x0, x1, x0
  402984:	ldr	w1, [sp, #60]
  402988:	str	w1, [x0]
  40298c:	b	402b00 <ferror@plt+0x600>
  402990:	ldrsw	x0, [sp, #92]
  402994:	lsl	x0, x0, #2
  402998:	ldr	x1, [sp, #32]
  40299c:	add	x0, x1, x0
  4029a0:	ldr	w0, [x0]
  4029a4:	ldr	w1, [sp, #60]
  4029a8:	cmp	w1, w0
  4029ac:	b.eq	402b00 <ferror@plt+0x600>  // b.none
  4029b0:	str	xzr, [sp, #72]
  4029b4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4029b8:	add	x0, x0, #0x340
  4029bc:	ldr	x19, [x0]
  4029c0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4029c4:	add	x0, x0, #0x378
  4029c8:	bl	4024a0 <gettext@plt>
  4029cc:	mov	x1, x0
  4029d0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4029d4:	add	x0, x0, #0x360
  4029d8:	ldr	x0, [x0]
  4029dc:	mov	x2, x0
  4029e0:	mov	x0, x19
  4029e4:	bl	4024b0 <fprintf@plt>
  4029e8:	ldrsw	x0, [sp, #92]
  4029ec:	lsl	x0, x0, #6
  4029f0:	ldr	x1, [sp, #40]
  4029f4:	add	x0, x1, x0
  4029f8:	str	x0, [sp, #80]
  4029fc:	b	402a98 <ferror@plt+0x598>
  402a00:	ldr	x0, [sp, #80]
  402a04:	ldr	w0, [x0]
  402a08:	ldr	x1, [sp, #48]
  402a0c:	bl	402868 <ferror@plt+0x368>
  402a10:	str	x0, [sp, #64]
  402a14:	ldr	x0, [sp, #64]
  402a18:	cmp	x0, #0x0
  402a1c:	b.eq	402a44 <ferror@plt+0x544>  // b.none
  402a20:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  402a24:	add	x0, x0, #0x340
  402a28:	ldr	x3, [x0]
  402a2c:	ldr	x2, [sp, #64]
  402a30:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402a34:	add	x1, x0, #0x3a0
  402a38:	mov	x0, x3
  402a3c:	bl	4024b0 <fprintf@plt>
  402a40:	b	402a80 <ferror@plt+0x580>
  402a44:	ldr	x0, [sp, #80]
  402a48:	ldr	w0, [x0]
  402a4c:	bl	40283c <ferror@plt+0x33c>
  402a50:	cmp	w0, #0x0
  402a54:	b.eq	402a80 <ferror@plt+0x580>  // b.none
  402a58:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  402a5c:	add	x0, x0, #0x340
  402a60:	ldr	x3, [x0]
  402a64:	ldr	x0, [sp, #80]
  402a68:	ldr	w0, [x0]
  402a6c:	mov	w2, w0
  402a70:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402a74:	add	x1, x0, #0x3a8
  402a78:	mov	x0, x3
  402a7c:	bl	4024b0 <fprintf@plt>
  402a80:	ldr	x0, [sp, #80]
  402a84:	add	x0, x0, #0x4
  402a88:	str	x0, [sp, #80]
  402a8c:	ldr	x0, [sp, #72]
  402a90:	add	x0, x0, #0x1
  402a94:	str	x0, [sp, #72]
  402a98:	ldr	x0, [sp, #72]
  402a9c:	add	x0, x0, #0x1
  402aa0:	cmp	x0, #0xf
  402aa4:	b.hi	402ab8 <ferror@plt+0x5b8>  // b.pmore
  402aa8:	ldr	x0, [sp, #80]
  402aac:	ldr	w0, [x0]
  402ab0:	cmp	w0, #0x0
  402ab4:	b.ne	402a00 <ferror@plt+0x500>  // b.any
  402ab8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  402abc:	add	x0, x0, #0x340
  402ac0:	ldr	x0, [x0]
  402ac4:	mov	x1, x0
  402ac8:	mov	w0, #0xa                   	// #10
  402acc:	bl	402000 <fputc@plt>
  402ad0:	mov	w0, #0x1                   	// #1
  402ad4:	bl	401f30 <exit@plt>
  402ad8:	ldr	x0, [sp, #80]
  402adc:	ldr	w0, [x0]
  402ae0:	cmp	w0, #0x0
  402ae4:	b.eq	402b04 <ferror@plt+0x604>  // b.none
  402ae8:	ldr	x0, [sp, #80]
  402aec:	ldr	w0, [x0]
  402af0:	ldr	w1, [sp, #60]
  402af4:	cmp	w1, w0
  402af8:	b.ge	402934 <ferror@plt+0x434>  // b.tcont
  402afc:	b	402b04 <ferror@plt+0x604>
  402b00:	nop
  402b04:	ldr	w0, [sp, #92]
  402b08:	add	w0, w0, #0x1
  402b0c:	str	w0, [sp, #92]
  402b10:	ldrsw	x0, [sp, #92]
  402b14:	lsl	x0, x0, #6
  402b18:	ldr	x1, [sp, #40]
  402b1c:	add	x0, x1, x0
  402b20:	ldr	w0, [x0]
  402b24:	cmp	w0, #0x0
  402b28:	b.eq	402b4c <ferror@plt+0x64c>  // b.none
  402b2c:	ldrsw	x0, [sp, #92]
  402b30:	lsl	x0, x0, #6
  402b34:	ldr	x1, [sp, #40]
  402b38:	add	x0, x1, x0
  402b3c:	ldr	w0, [x0]
  402b40:	ldr	w1, [sp, #60]
  402b44:	cmp	w1, w0
  402b48:	b.ge	40291c <ferror@plt+0x41c>  // b.tcont
  402b4c:	nop
  402b50:	ldr	x19, [sp, #16]
  402b54:	ldp	x29, x30, [sp], #96
  402b58:	ret
  402b5c:	stp	x29, x30, [sp, #-48]!
  402b60:	mov	x29, sp
  402b64:	str	x19, [sp, #16]
  402b68:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  402b6c:	add	x0, x0, #0x358
  402b70:	ldr	x0, [x0]
  402b74:	str	x0, [sp, #40]
  402b78:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402b7c:	add	x0, x0, #0x3b0
  402b80:	bl	4024a0 <gettext@plt>
  402b84:	ldr	x1, [sp, #40]
  402b88:	bl	401f20 <fputs@plt>
  402b8c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402b90:	add	x0, x0, #0x3c0
  402b94:	bl	4024a0 <gettext@plt>
  402b98:	mov	x1, x0
  402b9c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  402ba0:	add	x0, x0, #0x360
  402ba4:	ldr	x0, [x0]
  402ba8:	mov	x2, x0
  402bac:	ldr	x0, [sp, #40]
  402bb0:	bl	4024b0 <fprintf@plt>
  402bb4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402bb8:	add	x0, x0, #0x3d0
  402bbc:	bl	4024a0 <gettext@plt>
  402bc0:	mov	x1, x0
  402bc4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  402bc8:	add	x0, x0, #0x360
  402bcc:	ldr	x0, [x0]
  402bd0:	mov	x2, x0
  402bd4:	ldr	x0, [sp, #40]
  402bd8:	bl	4024b0 <fprintf@plt>
  402bdc:	ldr	x1, [sp, #40]
  402be0:	mov	w0, #0xa                   	// #10
  402be4:	bl	402000 <fputc@plt>
  402be8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402bec:	add	x0, x0, #0x3f8
  402bf0:	bl	4024a0 <gettext@plt>
  402bf4:	ldr	x1, [sp, #40]
  402bf8:	bl	401f20 <fputs@plt>
  402bfc:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402c00:	add	x0, x0, #0x418
  402c04:	bl	4024a0 <gettext@plt>
  402c08:	ldr	x1, [sp, #40]
  402c0c:	bl	401f20 <fputs@plt>
  402c10:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402c14:	add	x0, x0, #0x428
  402c18:	bl	4024a0 <gettext@plt>
  402c1c:	ldr	x1, [sp, #40]
  402c20:	bl	401f20 <fputs@plt>
  402c24:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402c28:	add	x0, x0, #0x460
  402c2c:	bl	4024a0 <gettext@plt>
  402c30:	ldr	x1, [sp, #40]
  402c34:	bl	401f20 <fputs@plt>
  402c38:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402c3c:	add	x0, x0, #0x488
  402c40:	bl	4024a0 <gettext@plt>
  402c44:	ldr	x1, [sp, #40]
  402c48:	bl	401f20 <fputs@plt>
  402c4c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402c50:	add	x0, x0, #0x4b8
  402c54:	bl	4024a0 <gettext@plt>
  402c58:	ldr	x1, [sp, #40]
  402c5c:	bl	401f20 <fputs@plt>
  402c60:	ldr	x1, [sp, #40]
  402c64:	mov	w0, #0xa                   	// #10
  402c68:	bl	402000 <fputc@plt>
  402c6c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402c70:	add	x0, x0, #0x4f8
  402c74:	bl	4024a0 <gettext@plt>
  402c78:	ldr	x1, [sp, #40]
  402c7c:	bl	401f20 <fputs@plt>
  402c80:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402c84:	add	x0, x0, #0x540
  402c88:	bl	4024a0 <gettext@plt>
  402c8c:	ldr	x1, [sp, #40]
  402c90:	bl	401f20 <fputs@plt>
  402c94:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402c98:	add	x0, x0, #0x590
  402c9c:	bl	4024a0 <gettext@plt>
  402ca0:	ldr	x1, [sp, #40]
  402ca4:	bl	401f20 <fputs@plt>
  402ca8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402cac:	add	x0, x0, #0x5e0
  402cb0:	bl	4024a0 <gettext@plt>
  402cb4:	mov	x19, x0
  402cb8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402cbc:	add	x0, x0, #0x5f8
  402cc0:	bl	4024a0 <gettext@plt>
  402cc4:	mov	x4, x0
  402cc8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402ccc:	add	x3, x0, #0x608
  402cd0:	mov	x2, x19
  402cd4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402cd8:	add	x1, x0, #0x618
  402cdc:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402ce0:	add	x0, x0, #0x628
  402ce4:	bl	402440 <printf@plt>
  402ce8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402cec:	add	x0, x0, #0x640
  402cf0:	bl	4024a0 <gettext@plt>
  402cf4:	mov	x2, x0
  402cf8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402cfc:	add	x1, x0, #0x660
  402d00:	mov	x0, x2
  402d04:	bl	402440 <printf@plt>
  402d08:	mov	w0, #0x0                   	// #0
  402d0c:	bl	401f30 <exit@plt>
  402d10:	stp	x29, x30, [sp, #-48]!
  402d14:	mov	x29, sp
  402d18:	str	x0, [sp, #24]
  402d1c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402d20:	add	x0, x0, #0x670
  402d24:	bl	4024a0 <gettext@plt>
  402d28:	mov	x1, x0
  402d2c:	ldr	x0, [sp, #24]
  402d30:	bl	4096a8 <ferror@plt+0x71a8>
  402d34:	str	d0, [sp, #40]
  402d38:	ldr	d1, [sp, #40]
  402d3c:	ldr	d0, [sp, #40]
  402d40:	fcmp	d1, d0
  402d44:	b.vc	402d7c <ferror@plt+0x87c>
  402d48:	bl	402460 <__errno_location@plt>
  402d4c:	mov	x1, x0
  402d50:	mov	w0, #0x16                  	// #22
  402d54:	str	w0, [x1]
  402d58:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402d5c:	add	x0, x0, #0x670
  402d60:	bl	4024a0 <gettext@plt>
  402d64:	ldr	x3, [sp, #24]
  402d68:	mov	x2, x0
  402d6c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402d70:	add	x1, x0, #0x688
  402d74:	mov	w0, #0x1                   	// #1
  402d78:	bl	4024d0 <err@plt>
  402d7c:	ldr	d0, [sp, #40]
  402d80:	ldp	x29, x30, [sp], #48
  402d84:	ret
  402d88:	stp	x29, x30, [sp, #-32]!
  402d8c:	mov	x29, sp
  402d90:	str	x0, [sp, #24]
  402d94:	str	w1, [sp, #20]
  402d98:	bl	4020c0 <getpid@plt>
  402d9c:	mov	w1, #0x13                  	// #19
  402da0:	bl	402020 <kill@plt>
  402da4:	mov	w1, #0x12                  	// #18
  402da8:	ldr	w0, [sp, #20]
  402dac:	bl	402020 <kill@plt>
  402db0:	nop
  402db4:	ldp	x29, x30, [sp], #32
  402db8:	ret
  402dbc:	stp	x29, x30, [sp, #-80]!
  402dc0:	mov	x29, sp
  402dc4:	str	x0, [sp, #24]
  402dc8:	str	wzr, [sp, #76]
  402dcc:	ldr	x0, [sp, #24]
  402dd0:	ldr	x0, [x0]
  402dd4:	bl	4063d8 <ferror@plt+0x3ed8>
  402dd8:	str	w0, [sp, #72]
  402ddc:	ldr	x0, [sp, #24]
  402de0:	ldr	x3, [x0, #8]
  402de4:	ldr	x0, [sp, #24]
  402de8:	add	x0, x0, #0x10
  402dec:	mov	x2, x0
  402df0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  402df4:	add	x1, x0, #0x690
  402df8:	mov	x0, x3
  402dfc:	bl	404cdc <ferror@plt+0x27dc>
  402e00:	str	w0, [sp, #76]
  402e04:	ldr	w0, [sp, #76]
  402e08:	cmp	w0, #0x1
  402e0c:	b.ne	402e24 <ferror@plt+0x924>  // b.any
  402e10:	ldr	x0, [sp, #24]
  402e14:	ldr	x0, [x0]
  402e18:	bl	406eb8 <ferror@plt+0x49b8>
  402e1c:	str	wzr, [sp, #76]
  402e20:	b	402f18 <ferror@plt+0xa18>
  402e24:	ldr	w0, [sp, #76]
  402e28:	cmp	w0, #0x0
  402e2c:	b.ne	402f14 <ferror@plt+0xa14>  // b.any
  402e30:	ldr	x0, [sp, #24]
  402e34:	ldr	x0, [x0, #16]
  402e38:	bl	404804 <ferror@plt+0x2304>
  402e3c:	str	x0, [sp, #64]
  402e40:	ldr	x0, [sp, #64]
  402e44:	ldr	x0, [x0]
  402e48:	cmp	x0, #0x0
  402e4c:	b.ne	402e60 <ferror@plt+0x960>  // b.any
  402e50:	ldr	x0, [sp, #64]
  402e54:	ldr	x0, [x0, #8]
  402e58:	cmp	x0, #0x0
  402e5c:	b.eq	402ed8 <ferror@plt+0x9d8>  // b.none
  402e60:	add	x0, sp, #0x30
  402e64:	bl	40865c <ferror@plt+0x615c>
  402e68:	ldr	x1, [sp, #48]
  402e6c:	ldr	x0, [sp, #64]
  402e70:	ldr	x0, [x0]
  402e74:	add	x0, x1, x0
  402e78:	str	x0, [sp, #32]
  402e7c:	ldr	x1, [sp, #56]
  402e80:	ldr	x0, [sp, #64]
  402e84:	ldr	x0, [x0, #8]
  402e88:	add	x0, x1, x0
  402e8c:	str	x0, [sp, #40]
  402e90:	ldr	x1, [sp, #40]
  402e94:	mov	x0, #0x423f                	// #16959
  402e98:	movk	x0, #0xf, lsl #16
  402e9c:	cmp	x1, x0
  402ea0:	b.le	402ec4 <ferror@plt+0x9c4>
  402ea4:	ldr	x0, [sp, #32]
  402ea8:	add	x0, x0, #0x1
  402eac:	str	x0, [sp, #32]
  402eb0:	ldr	x1, [sp, #40]
  402eb4:	mov	x0, #0xffffffffffffbdc0    	// #-16960
  402eb8:	movk	x0, #0xfff0, lsl #16
  402ebc:	add	x0, x1, x0
  402ec0:	str	x0, [sp, #40]
  402ec4:	ldr	x0, [sp, #24]
  402ec8:	ldr	x0, [x0]
  402ecc:	add	x1, sp, #0x20
  402ed0:	bl	4064bc <ferror@plt+0x3fbc>
  402ed4:	b	402f18 <ferror@plt+0xa18>
  402ed8:	ldr	x0, [sp, #24]
  402edc:	ldr	x3, [x0, #8]
  402ee0:	ldr	x0, [sp, #24]
  402ee4:	ldr	x0, [x0, #16]
  402ee8:	ldr	w2, [sp, #72]
  402eec:	mov	x1, x0
  402ef0:	mov	x0, x3
  402ef4:	bl	4054f4 <ferror@plt+0x2ff4>
  402ef8:	str	w0, [sp, #76]
  402efc:	ldr	w0, [sp, #72]
  402f00:	bl	401f90 <fdatasync@plt>
  402f04:	ldr	w0, [sp, #76]
  402f08:	cmp	w0, #0x0
  402f0c:	b.eq	402ddc <ferror@plt+0x8dc>  // b.none
  402f10:	b	402f18 <ferror@plt+0xa18>
  402f14:	nop
  402f18:	ldr	w0, [sp, #76]
  402f1c:	ldp	x29, x30, [sp], #80
  402f20:	ret
  402f24:	stp	x29, x30, [sp, #-48]!
  402f28:	mov	x29, sp
  402f2c:	str	x0, [sp, #24]
  402f30:	ldr	x0, [sp, #24]
  402f34:	str	x0, [sp, #40]
  402f38:	str	wzr, [sp, #36]
  402f3c:	ldr	x0, [sp, #40]
  402f40:	ldr	x0, [x0, #16]
  402f44:	cmp	x0, #0x0
  402f48:	b.eq	402fb0 <ferror@plt+0xab0>  // b.none
  402f4c:	ldr	x0, [sp, #40]
  402f50:	ldr	x0, [x0, #16]
  402f54:	bl	404898 <ferror@plt+0x2398>
  402f58:	cmp	w0, #0x0
  402f5c:	b.ne	402fb0 <ferror@plt+0xab0>  // b.any
  402f60:	ldr	x0, [sp, #40]
  402f64:	ldr	x0, [x0]
  402f68:	bl	4063d8 <ferror@plt+0x3ed8>
  402f6c:	str	w0, [sp, #32]
  402f70:	ldr	x0, [sp, #40]
  402f74:	ldr	x3, [x0, #8]
  402f78:	ldr	x0, [sp, #40]
  402f7c:	ldr	x0, [x0, #16]
  402f80:	ldr	w2, [sp, #32]
  402f84:	mov	x1, x0
  402f88:	mov	x0, x3
  402f8c:	bl	4054f4 <ferror@plt+0x2ff4>
  402f90:	str	w0, [sp, #36]
  402f94:	ldr	w0, [sp, #32]
  402f98:	bl	401f90 <fdatasync@plt>
  402f9c:	ldr	w0, [sp, #36]
  402fa0:	cmp	w0, #0x0
  402fa4:	b.eq	402fb0 <ferror@plt+0xab0>  // b.none
  402fa8:	ldr	w0, [sp, #36]
  402fac:	b	402fb8 <ferror@plt+0xab8>
  402fb0:	ldr	x0, [sp, #40]
  402fb4:	bl	402dbc <ferror@plt+0x8bc>
  402fb8:	ldp	x29, x30, [sp], #48
  402fbc:	ret
  402fc0:	stp	x29, x30, [sp, #-192]!
  402fc4:	mov	x29, sp
  402fc8:	str	x19, [sp, #16]
  402fcc:	str	w0, [sp, #44]
  402fd0:	str	x1, [sp, #32]
  402fd4:	str	xzr, [sp, #184]
  402fd8:	str	xzr, [sp, #176]
  402fdc:	str	xzr, [sp, #168]
  402fe0:	str	xzr, [sp, #160]
  402fe4:	str	xzr, [sp, #152]
  402fe8:	fmov	d0, #1.000000000000000000e+00
  402fec:	str	d0, [sp, #144]
  402ff0:	str	wzr, [sp, #140]
  402ff4:	str	wzr, [sp, #132]
  402ff8:	stp	xzr, xzr, [sp, #64]
  402ffc:	str	xzr, [sp, #80]
  403000:	str	xzr, [sp, #56]
  403004:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403008:	add	x1, x0, #0x698
  40300c:	mov	w0, #0x6                   	// #6
  403010:	bl	4024f0 <setlocale@plt>
  403014:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403018:	add	x1, x0, #0x6a0
  40301c:	mov	w0, #0x1                   	// #1
  403020:	bl	4024f0 <setlocale@plt>
  403024:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403028:	add	x1, x0, #0x6a8
  40302c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403030:	add	x0, x0, #0x6c0
  403034:	bl	402140 <bindtextdomain@plt>
  403038:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40303c:	add	x0, x0, #0x6c0
  403040:	bl	402280 <textdomain@plt>
  403044:	bl	40281c <ferror@plt+0x31c>
  403048:	bl	403d18 <ferror@plt+0x1818>
  40304c:	str	xzr, [sp, #96]
  403050:	ldr	x0, [sp, #96]
  403054:	str	x0, [sp, #88]
  403058:	b	403258 <ferror@plt+0xd58>
  40305c:	add	x0, sp, #0x38
  403060:	mov	x3, x0
  403064:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403068:	add	x2, x0, #0xa88
  40306c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403070:	add	x1, x0, #0x948
  403074:	ldr	w0, [sp, #128]
  403078:	bl	4028f8 <ferror@plt+0x3f8>
  40307c:	ldr	w0, [sp, #128]
  403080:	cmp	w0, #0x74
  403084:	b.eq	403154 <ferror@plt+0xc54>  // b.none
  403088:	ldr	w0, [sp, #128]
  40308c:	cmp	w0, #0x74
  403090:	b.gt	40321c <ferror@plt+0xd1c>
  403094:	ldr	w0, [sp, #128]
  403098:	cmp	w0, #0x6d
  40309c:	b.eq	4031b0 <ferror@plt+0xcb0>  // b.none
  4030a0:	ldr	w0, [sp, #128]
  4030a4:	cmp	w0, #0x6d
  4030a8:	b.gt	40321c <ferror@plt+0xd1c>
  4030ac:	ldr	w0, [sp, #128]
  4030b0:	cmp	w0, #0x68
  4030b4:	b.eq	403218 <ferror@plt+0xd18>  // b.none
  4030b8:	ldr	w0, [sp, #128]
  4030bc:	cmp	w0, #0x68
  4030c0:	b.gt	40321c <ferror@plt+0xd1c>
  4030c4:	ldr	w0, [sp, #128]
  4030c8:	cmp	w0, #0x64
  4030cc:	b.eq	403190 <ferror@plt+0xc90>  // b.none
  4030d0:	ldr	w0, [sp, #128]
  4030d4:	cmp	w0, #0x64
  4030d8:	b.gt	40321c <ferror@plt+0xd1c>
  4030dc:	ldr	w0, [sp, #128]
  4030e0:	cmp	w0, #0x63
  4030e4:	b.eq	403140 <ferror@plt+0xc40>  // b.none
  4030e8:	ldr	w0, [sp, #128]
  4030ec:	cmp	w0, #0x63
  4030f0:	b.gt	40321c <ferror@plt+0xd1c>
  4030f4:	ldr	w0, [sp, #128]
  4030f8:	cmp	w0, #0x56
  4030fc:	b.eq	4031e4 <ferror@plt+0xce4>  // b.none
  403100:	ldr	w0, [sp, #128]
  403104:	cmp	w0, #0x56
  403108:	b.gt	40321c <ferror@plt+0xd1c>
  40310c:	ldr	w0, [sp, #128]
  403110:	cmp	w0, #0x54
  403114:	b.eq	403154 <ferror@plt+0xc54>  // b.none
  403118:	ldr	w0, [sp, #128]
  40311c:	cmp	w0, #0x54
  403120:	b.gt	40321c <ferror@plt+0xd1c>
  403124:	ldr	w0, [sp, #128]
  403128:	cmp	w0, #0x42
  40312c:	b.eq	40317c <ferror@plt+0xc7c>  // b.none
  403130:	ldr	w0, [sp, #128]
  403134:	cmp	w0, #0x49
  403138:	b.eq	403168 <ferror@plt+0xc68>  // b.none
  40313c:	b	40321c <ferror@plt+0xd1c>
  403140:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403144:	add	x0, x0, #0x348
  403148:	ldr	x0, [x0]
  40314c:	str	x0, [sp, #152]
  403150:	b	403258 <ferror@plt+0xd58>
  403154:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403158:	add	x0, x0, #0x348
  40315c:	ldr	x0, [x0]
  403160:	str	x0, [sp, #168]
  403164:	b	403258 <ferror@plt+0xd58>
  403168:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40316c:	add	x0, x0, #0x348
  403170:	ldr	x0, [x0]
  403174:	str	x0, [sp, #184]
  403178:	b	403258 <ferror@plt+0xd58>
  40317c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403180:	add	x0, x0, #0x348
  403184:	ldr	x0, [x0]
  403188:	str	x0, [sp, #176]
  40318c:	b	403258 <ferror@plt+0xd58>
  403190:	mov	w0, #0x1                   	// #1
  403194:	str	w0, [sp, #140]
  403198:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40319c:	add	x0, x0, #0x348
  4031a0:	ldr	x0, [x0]
  4031a4:	bl	402d10 <ferror@plt+0x810>
  4031a8:	str	d0, [sp, #144]
  4031ac:	b	403258 <ferror@plt+0xd58>
  4031b0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4031b4:	add	x0, x0, #0x348
  4031b8:	ldr	x19, [x0]
  4031bc:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4031c0:	add	x0, x0, #0x6d0
  4031c4:	bl	4024a0 <gettext@plt>
  4031c8:	mov	x1, x0
  4031cc:	add	x0, sp, #0x58
  4031d0:	mov	x2, x1
  4031d4:	mov	x1, x0
  4031d8:	mov	x0, x19
  4031dc:	bl	409a34 <ferror@plt+0x7534>
  4031e0:	b	403258 <ferror@plt+0xd58>
  4031e4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4031e8:	add	x0, x0, #0x6f8
  4031ec:	bl	4024a0 <gettext@plt>
  4031f0:	mov	x3, x0
  4031f4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4031f8:	add	x0, x0, #0x360
  4031fc:	ldr	x1, [x0]
  403200:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403204:	add	x2, x0, #0x708
  403208:	mov	x0, x3
  40320c:	bl	402440 <printf@plt>
  403210:	mov	w0, #0x0                   	// #0
  403214:	bl	401f30 <exit@plt>
  403218:	bl	402b5c <ferror@plt+0x65c>
  40321c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403220:	add	x0, x0, #0x340
  403224:	ldr	x19, [x0]
  403228:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40322c:	add	x0, x0, #0x720
  403230:	bl	4024a0 <gettext@plt>
  403234:	mov	x1, x0
  403238:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40323c:	add	x0, x0, #0x360
  403240:	ldr	x0, [x0]
  403244:	mov	x2, x0
  403248:	mov	x0, x19
  40324c:	bl	4024b0 <fprintf@plt>
  403250:	mov	w0, #0x1                   	// #1
  403254:	bl	401f30 <exit@plt>
  403258:	mov	x4, #0x0                   	// #0
  40325c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403260:	add	x3, x0, #0x948
  403264:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403268:	add	x2, x0, #0x748
  40326c:	ldr	x1, [sp, #32]
  403270:	ldr	w0, [sp, #44]
  403274:	bl	402290 <getopt_long@plt>
  403278:	str	w0, [sp, #128]
  40327c:	ldr	w0, [sp, #128]
  403280:	cmn	w0, #0x1
  403284:	b.ne	40305c <ferror@plt+0xb5c>  // b.any
  403288:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40328c:	add	x0, x0, #0x350
  403290:	ldr	w0, [x0]
  403294:	ldr	w1, [sp, #44]
  403298:	sub	w0, w1, w0
  40329c:	str	w0, [sp, #44]
  4032a0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4032a4:	add	x0, x0, #0x350
  4032a8:	ldr	w0, [x0]
  4032ac:	sxtw	x0, w0
  4032b0:	lsl	x0, x0, #3
  4032b4:	ldr	x1, [sp, #32]
  4032b8:	add	x0, x1, x0
  4032bc:	str	x0, [sp, #32]
  4032c0:	str	wzr, [sp, #136]
  4032c4:	ldr	x0, [sp, #168]
  4032c8:	cmp	x0, #0x0
  4032cc:	b.ne	403304 <ferror@plt+0xe04>  // b.any
  4032d0:	ldr	w1, [sp, #136]
  4032d4:	ldr	w0, [sp, #44]
  4032d8:	cmp	w1, w0
  4032dc:	b.ge	403304 <ferror@plt+0xe04>  // b.tcont
  4032e0:	ldr	w0, [sp, #136]
  4032e4:	add	w1, w0, #0x1
  4032e8:	str	w1, [sp, #136]
  4032ec:	sxtw	x0, w0
  4032f0:	lsl	x0, x0, #3
  4032f4:	ldr	x1, [sp, #32]
  4032f8:	add	x0, x1, x0
  4032fc:	ldr	x0, [x0]
  403300:	str	x0, [sp, #168]
  403304:	ldr	x0, [sp, #184]
  403308:	cmp	x0, #0x0
  40330c:	b.ne	403350 <ferror@plt+0xe50>  // b.any
  403310:	ldr	x0, [sp, #176]
  403314:	cmp	x0, #0x0
  403318:	b.ne	403350 <ferror@plt+0xe50>  // b.any
  40331c:	ldr	w1, [sp, #136]
  403320:	ldr	w0, [sp, #44]
  403324:	cmp	w1, w0
  403328:	b.ge	403350 <ferror@plt+0xe50>  // b.tcont
  40332c:	ldr	w0, [sp, #136]
  403330:	add	w1, w0, #0x1
  403334:	str	w1, [sp, #136]
  403338:	sxtw	x0, w0
  40333c:	lsl	x0, x0, #3
  403340:	ldr	x1, [sp, #32]
  403344:	add	x0, x1, x0
  403348:	ldr	x0, [x0]
  40334c:	str	x0, [sp, #184]
  403350:	ldr	w0, [sp, #140]
  403354:	cmp	w0, #0x0
  403358:	b.ne	403390 <ferror@plt+0xe90>  // b.any
  40335c:	ldr	w1, [sp, #136]
  403360:	ldr	w0, [sp, #44]
  403364:	cmp	w1, w0
  403368:	b.ge	403388 <ferror@plt+0xe88>  // b.tcont
  40336c:	ldrsw	x0, [sp, #136]
  403370:	lsl	x0, x0, #3
  403374:	ldr	x1, [sp, #32]
  403378:	add	x0, x1, x0
  40337c:	ldr	x0, [x0]
  403380:	bl	402d10 <ferror@plt+0x810>
  403384:	b	40338c <ferror@plt+0xe8c>
  403388:	fmov	d0, #1.000000000000000000e+00
  40338c:	str	d0, [sp, #144]
  403390:	ldr	x0, [sp, #168]
  403394:	cmp	x0, #0x0
  403398:	b.ne	4033b4 <ferror@plt+0xeb4>  // b.any
  40339c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4033a0:	add	x0, x0, #0x760
  4033a4:	bl	4024a0 <gettext@plt>
  4033a8:	mov	x1, x0
  4033ac:	mov	w0, #0x1                   	// #1
  4033b0:	bl	402400 <errx@plt>
  4033b4:	ldr	x0, [sp, #184]
  4033b8:	cmp	x0, #0x0
  4033bc:	b.ne	4033e4 <ferror@plt+0xee4>  // b.any
  4033c0:	ldr	x0, [sp, #176]
  4033c4:	cmp	x0, #0x0
  4033c8:	b.ne	4033e4 <ferror@plt+0xee4>  // b.any
  4033cc:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4033d0:	add	x0, x0, #0x780
  4033d4:	bl	4024a0 <gettext@plt>
  4033d8:	mov	x1, x0
  4033dc:	mov	w0, #0x1                   	// #1
  4033e0:	bl	402400 <errx@plt>
  4033e4:	bl	403f94 <ferror@plt+0x1a94>
  4033e8:	str	x0, [sp, #72]
  4033ec:	ldr	x0, [sp, #72]
  4033f0:	ldr	x1, [sp, #168]
  4033f4:	bl	40427c <ferror@plt+0x1d7c>
  4033f8:	cmp	w0, #0x0
  4033fc:	b.eq	40341c <ferror@plt+0xf1c>  // b.none
  403400:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403404:	add	x0, x0, #0x7a8
  403408:	bl	4024a0 <gettext@plt>
  40340c:	ldr	x2, [sp, #168]
  403410:	mov	x1, x0
  403414:	mov	w0, #0x1                   	// #1
  403418:	bl	4024d0 <err@plt>
  40341c:	ldr	x0, [sp, #184]
  403420:	cmp	x0, #0x0
  403424:	b.eq	403464 <ferror@plt+0xf64>  // b.none
  403428:	ldr	x3, [sp, #72]
  40342c:	ldr	x2, [sp, #184]
  403430:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403434:	add	x1, x0, #0x690
  403438:	mov	x0, x3
  40343c:	bl	4045d0 <ferror@plt+0x20d0>
  403440:	cmp	w0, #0x0
  403444:	b.eq	403464 <ferror@plt+0xf64>  // b.none
  403448:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40344c:	add	x0, x0, #0x7a8
  403450:	bl	4024a0 <gettext@plt>
  403454:	ldr	x2, [sp, #184]
  403458:	mov	x1, x0
  40345c:	mov	w0, #0x1                   	// #1
  403460:	bl	4024d0 <err@plt>
  403464:	ldr	x0, [sp, #176]
  403468:	cmp	x0, #0x0
  40346c:	b.eq	4034ac <ferror@plt+0xfac>  // b.none
  403470:	ldr	x3, [sp, #72]
  403474:	ldr	x2, [sp, #176]
  403478:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40347c:	add	x1, x0, #0x7b8
  403480:	mov	x0, x3
  403484:	bl	4045d0 <ferror@plt+0x20d0>
  403488:	cmp	w0, #0x0
  40348c:	b.eq	4034ac <ferror@plt+0xfac>  // b.none
  403490:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403494:	add	x0, x0, #0x7a8
  403498:	bl	4024a0 <gettext@plt>
  40349c:	ldr	x2, [sp, #176]
  4034a0:	mov	x1, x0
  4034a4:	mov	w0, #0x1                   	// #1
  4034a8:	bl	4024d0 <err@plt>
  4034ac:	ldr	x0, [sp, #72]
  4034b0:	mov	w1, #0x49                  	// #73
  4034b4:	bl	404004 <ferror@plt+0x1b04>
  4034b8:	ldr	x0, [sp, #72]
  4034bc:	mov	w1, #0x1                   	// #1
  4034c0:	bl	404058 <ferror@plt+0x1b58>
  4034c4:	ldr	d1, [sp, #144]
  4034c8:	fmov	d0, #1.000000000000000000e+00
  4034cc:	fcmp	d1, d0
  4034d0:	b.eq	4034e0 <ferror@plt+0xfe0>  // b.none
  4034d4:	ldr	x0, [sp, #72]
  4034d8:	ldr	d0, [sp, #144]
  4034dc:	bl	40411c <ferror@plt+0x1c1c>
  4034e0:	ldr	x0, [sp, #88]
  4034e4:	cmp	x0, #0x0
  4034e8:	b.ne	4034f8 <ferror@plt+0xff8>  // b.any
  4034ec:	ldr	x0, [sp, #96]
  4034f0:	cmp	x0, #0x0
  4034f4:	b.eq	403504 <ferror@plt+0x1004>  // b.none
  4034f8:	ldr	x0, [sp, #72]
  4034fc:	add	x1, sp, #0x58
  403500:	bl	4040e4 <ferror@plt+0x1be4>
  403504:	ldr	x2, [sp, #72]
  403508:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40350c:	add	x1, x0, #0xb08
  403510:	mov	x0, x2
  403514:	bl	4040ac <ferror@plt+0x1bac>
  403518:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40351c:	add	x0, x0, #0x7c0
  403520:	bl	402480 <getenv@plt>
  403524:	str	x0, [sp, #160]
  403528:	ldr	x0, [sp, #160]
  40352c:	cmp	x0, #0x0
  403530:	b.ne	403540 <ferror@plt+0x1040>  // b.any
  403534:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403538:	add	x0, x0, #0x7c8
  40353c:	str	x0, [sp, #160]
  403540:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403544:	add	x0, x0, #0x358
  403548:	ldr	x19, [x0]
  40354c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403550:	add	x0, x0, #0x7d0
  403554:	bl	4024a0 <gettext@plt>
  403558:	mov	x1, x0
  40355c:	ldr	x0, [sp, #152]
  403560:	cmp	x0, #0x0
  403564:	b.eq	403570 <ferror@plt+0x1070>  // b.none
  403568:	ldr	x0, [sp, #152]
  40356c:	b	403574 <ferror@plt+0x1074>
  403570:	ldr	x0, [sp, #160]
  403574:	mov	x2, x0
  403578:	mov	x0, x19
  40357c:	bl	4024b0 <fprintf@plt>
  403580:	mov	w0, #0x0                   	// #0
  403584:	bl	405fc4 <ferror@plt+0x3ac4>
  403588:	mov	w0, #0x0                   	// #0
  40358c:	bl	4023c0 <isatty@plt>
  403590:	bl	406128 <ferror@plt+0x3c28>
  403594:	str	x0, [sp, #64]
  403598:	ldr	x0, [sp, #64]
  40359c:	cmp	x0, #0x0
  4035a0:	b.ne	4035bc <ferror@plt+0x10bc>  // b.any
  4035a4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4035a8:	add	x0, x0, #0x810
  4035ac:	bl	4024a0 <gettext@plt>
  4035b0:	mov	x1, x0
  4035b4:	mov	w0, #0x1                   	// #1
  4035b8:	bl	4024d0 <err@plt>
  4035bc:	ldr	x0, [sp, #64]
  4035c0:	add	x1, sp, #0x40
  4035c4:	bl	406330 <ferror@plt+0x3e30>
  4035c8:	ldr	x0, [sp, #64]
  4035cc:	bl	4062e8 <ferror@plt+0x3de8>
  4035d0:	str	x0, [sp, #120]
  4035d4:	ldr	x0, [sp, #120]
  4035d8:	adrp	x1, 402000 <fputc@plt>
  4035dc:	add	x1, x1, #0xd88
  4035e0:	str	x1, [x0, #16]
  4035e4:	ldr	x0, [sp, #120]
  4035e8:	adrp	x1, 402000 <fputc@plt>
  4035ec:	add	x1, x1, #0xf24
  4035f0:	str	x1, [x0, #24]
  4035f4:	mov	w0, #0x0                   	// #0
  4035f8:	bl	4023c0 <isatty@plt>
  4035fc:	cmp	w0, #0x0
  403600:	b.ne	403610 <ferror@plt+0x1110>  // b.any
  403604:	ldr	x0, [sp, #64]
  403608:	mov	w1, #0x1                   	// #1
  40360c:	bl	406238 <ferror@plt+0x3d38>
  403610:	ldr	x0, [sp, #64]
  403614:	bl	406684 <ferror@plt+0x4184>
  403618:	cmp	w0, #0x0
  40361c:	b.eq	403638 <ferror@plt+0x1138>  // b.none
  403620:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403624:	add	x0, x0, #0x830
  403628:	bl	4024a0 <gettext@plt>
  40362c:	mov	x1, x0
  403630:	mov	w0, #0x1                   	// #1
  403634:	bl	4024d0 <err@plt>
  403638:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40363c:	add	x0, x0, #0x358
  403640:	ldr	x0, [x0]
  403644:	bl	402380 <fflush@plt>
  403648:	bl	402030 <fork@plt>
  40364c:	str	w0, [sp, #116]
  403650:	ldr	w0, [sp, #116]
  403654:	cmn	w0, #0x1
  403658:	b.eq	4036a4 <ferror@plt+0x11a4>  // b.none
  40365c:	ldr	w0, [sp, #116]
  403660:	cmp	w0, #0x0
  403664:	b.eq	4036c4 <ferror@plt+0x11c4>  // b.none
  403668:	nop
  40366c:	ldr	x0, [sp, #64]
  403670:	ldr	w1, [sp, #116]
  403674:	bl	406384 <ferror@plt+0x3e84>
  403678:	add	x0, sp, #0x40
  40367c:	bl	402dbc <ferror@plt+0x8bc>
  403680:	ldr	x0, [sp, #64]
  403684:	bl	407c48 <ferror@plt+0x5748>
  403688:	ldr	x0, [sp, #64]
  40368c:	bl	4062a0 <ferror@plt+0x3da0>
  403690:	str	w0, [sp, #132]
  403694:	ldr	w0, [sp, #132]
  403698:	cmp	w0, #0x0
  40369c:	b.ne	4037cc <ferror@plt+0x12cc>  // b.any
  4036a0:	b	4037b4 <ferror@plt+0x12b4>
  4036a4:	ldr	x0, [sp, #64]
  4036a8:	bl	406af0 <ferror@plt+0x45f0>
  4036ac:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4036b0:	add	x0, x0, #0x858
  4036b4:	bl	4024a0 <gettext@plt>
  4036b8:	mov	x1, x0
  4036bc:	mov	w0, #0x1                   	// #1
  4036c0:	bl	4024d0 <err@plt>
  4036c4:	ldr	x0, [sp, #64]
  4036c8:	bl	406be8 <ferror@plt+0x46e8>
  4036cc:	mov	x1, #0x0                   	// #0
  4036d0:	mov	w0, #0xf                   	// #15
  4036d4:	bl	402090 <signal@plt>
  4036d8:	mov	w1, #0x2f                  	// #47
  4036dc:	ldr	x0, [sp, #160]
  4036e0:	bl	402200 <strrchr@plt>
  4036e4:	str	x0, [sp, #104]
  4036e8:	ldr	x0, [sp, #104]
  4036ec:	cmp	x0, #0x0
  4036f0:	b.eq	403700 <ferror@plt+0x1200>  // b.none
  4036f4:	ldr	x0, [sp, #104]
  4036f8:	add	x0, x0, #0x1
  4036fc:	b	403704 <ferror@plt+0x1204>
  403700:	ldr	x0, [sp, #160]
  403704:	str	x0, [sp, #104]
  403708:	mov	w1, #0x1                   	// #1
  40370c:	ldr	x0, [sp, #160]
  403710:	bl	402260 <access@plt>
  403714:	cmp	w0, #0x0
  403718:	b.ne	403764 <ferror@plt+0x1264>  // b.any
  40371c:	ldr	x0, [sp, #152]
  403720:	cmp	x0, #0x0
  403724:	b.eq	403748 <ferror@plt+0x1248>  // b.none
  403728:	mov	x4, #0x0                   	// #0
  40372c:	ldr	x3, [sp, #152]
  403730:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403734:	add	x2, x0, #0x878
  403738:	ldr	x1, [sp, #104]
  40373c:	ldr	x0, [sp, #160]
  403740:	bl	401f50 <execl@plt>
  403744:	b	4037a0 <ferror@plt+0x12a0>
  403748:	mov	x3, #0x0                   	// #0
  40374c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403750:	add	x2, x0, #0x880
  403754:	ldr	x1, [sp, #104]
  403758:	ldr	x0, [sp, #160]
  40375c:	bl	401f50 <execl@plt>
  403760:	b	4037a0 <ferror@plt+0x12a0>
  403764:	ldr	x0, [sp, #152]
  403768:	cmp	x0, #0x0
  40376c:	b.eq	40378c <ferror@plt+0x128c>  // b.none
  403770:	mov	x3, #0x0                   	// #0
  403774:	ldr	x2, [sp, #152]
  403778:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40377c:	add	x1, x0, #0x878
  403780:	ldr	x0, [sp, #104]
  403784:	bl	402470 <execlp@plt>
  403788:	b	4037a0 <ferror@plt+0x12a0>
  40378c:	mov	x2, #0x0                   	// #0
  403790:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403794:	add	x1, x0, #0x880
  403798:	ldr	x0, [sp, #104]
  40379c:	bl	402470 <execlp@plt>
  4037a0:	ldr	x2, [sp, #160]
  4037a4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4037a8:	add	x1, x0, #0x888
  4037ac:	mov	w0, #0x1                   	// #1
  4037b0:	bl	4024d0 <err@plt>
  4037b4:	ldr	x0, [sp, #64]
  4037b8:	bl	406420 <ferror@plt+0x3f20>
  4037bc:	cmn	w0, #0x1
  4037c0:	b.eq	4037cc <ferror@plt+0x12cc>  // b.none
  4037c4:	ldr	x0, [sp, #64]
  4037c8:	bl	407484 <ferror@plt+0x4f84>
  4037cc:	ldr	w0, [sp, #132]
  4037d0:	cmp	w0, #0x0
  4037d4:	b.eq	403850 <ferror@plt+0x1350>  // b.none
  4037d8:	ldr	x0, [sp, #64]
  4037dc:	bl	406420 <ferror@plt+0x3f20>
  4037e0:	cmn	w0, #0x1
  4037e4:	b.eq	403850 <ferror@plt+0x1350>  // b.none
  4037e8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4037ec:	add	x0, x0, #0x340
  4037f0:	ldr	x19, [x0]
  4037f4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4037f8:	add	x0, x0, #0x8a0
  4037fc:	bl	4024a0 <gettext@plt>
  403800:	mov	x1, x0
  403804:	mov	x0, x19
  403808:	bl	4024b0 <fprintf@plt>
  40380c:	mov	w1, #0xf                   	// #15
  403810:	ldr	w0, [sp, #116]
  403814:	bl	402020 <kill@plt>
  403818:	mov	w0, #0x2                   	// #2
  40381c:	bl	402190 <sleep@plt>
  403820:	mov	w1, #0x9                   	// #9
  403824:	ldr	w0, [sp, #116]
  403828:	bl	402020 <kill@plt>
  40382c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403830:	add	x0, x0, #0x340
  403834:	ldr	x0, [x0]
  403838:	mov	x3, x0
  40383c:	mov	x2, #0xc                   	// #12
  403840:	mov	x1, #0x1                   	// #1
  403844:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403848:	add	x0, x0, #0x8c8
  40384c:	bl	402370 <fwrite@plt>
  403850:	ldr	x0, [sp, #64]
  403854:	bl	406af0 <ferror@plt+0x45f0>
  403858:	ldr	x0, [sp, #64]
  40385c:	bl	406218 <ferror@plt+0x3d18>
  403860:	ldr	x0, [sp, #72]
  403864:	bl	403fb0 <ferror@plt+0x1ab0>
  403868:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40386c:	add	x0, x0, #0x358
  403870:	ldr	x19, [x0]
  403874:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403878:	add	x0, x0, #0x8d8
  40387c:	bl	4024a0 <gettext@plt>
  403880:	mov	x1, x0
  403884:	mov	x0, x19
  403888:	bl	4024b0 <fprintf@plt>
  40388c:	mov	w0, #0x0                   	// #0
  403890:	ldr	x19, [sp, #16]
  403894:	ldp	x29, x30, [sp], #192
  403898:	ret
  40389c:	stp	x29, x30, [sp, #-32]!
  4038a0:	mov	x29, sp
  4038a4:	str	x0, [sp, #24]
  4038a8:	str	w1, [sp, #20]
  4038ac:	ldr	w3, [sp, #20]
  4038b0:	ldr	x2, [sp, #24]
  4038b4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4038b8:	add	x1, x0, #0xb30
  4038bc:	mov	w0, #0x1                   	// #1
  4038c0:	bl	4024d0 <err@plt>
  4038c4:	stp	x29, x30, [sp, #-48]!
  4038c8:	mov	x29, sp
  4038cc:	str	x0, [sp, #24]
  4038d0:	str	x1, [sp, #16]
  4038d4:	ldr	x1, [sp, #16]
  4038d8:	ldr	x0, [sp, #24]
  4038dc:	bl	4021d0 <realloc@plt>
  4038e0:	str	x0, [sp, #40]
  4038e4:	ldr	x0, [sp, #40]
  4038e8:	cmp	x0, #0x0
  4038ec:	b.ne	403910 <ferror@plt+0x1410>  // b.any
  4038f0:	ldr	x0, [sp, #16]
  4038f4:	cmp	x0, #0x0
  4038f8:	b.eq	403910 <ferror@plt+0x1410>  // b.none
  4038fc:	ldr	x2, [sp, #16]
  403900:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403904:	add	x1, x0, #0xb50
  403908:	mov	w0, #0x1                   	// #1
  40390c:	bl	4024d0 <err@plt>
  403910:	ldr	x0, [sp, #40]
  403914:	ldp	x29, x30, [sp], #48
  403918:	ret
  40391c:	stp	x29, x30, [sp, #-48]!
  403920:	mov	x29, sp
  403924:	str	x0, [sp, #24]
  403928:	str	x1, [sp, #16]
  40392c:	ldr	x1, [sp, #16]
  403930:	ldr	x0, [sp, #24]
  403934:	bl	4021b0 <calloc@plt>
  403938:	str	x0, [sp, #40]
  40393c:	ldr	x0, [sp, #40]
  403940:	cmp	x0, #0x0
  403944:	b.ne	403974 <ferror@plt+0x1474>  // b.any
  403948:	ldr	x0, [sp, #16]
  40394c:	cmp	x0, #0x0
  403950:	b.eq	403974 <ferror@plt+0x1474>  // b.none
  403954:	ldr	x0, [sp, #24]
  403958:	cmp	x0, #0x0
  40395c:	b.eq	403974 <ferror@plt+0x1474>  // b.none
  403960:	ldr	x2, [sp, #16]
  403964:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403968:	add	x1, x0, #0xb50
  40396c:	mov	w0, #0x1                   	// #1
  403970:	bl	4024d0 <err@plt>
  403974:	ldr	x0, [sp, #40]
  403978:	ldp	x29, x30, [sp], #48
  40397c:	ret
  403980:	stp	x29, x30, [sp, #-48]!
  403984:	mov	x29, sp
  403988:	str	x0, [sp, #24]
  40398c:	str	x1, [sp, #16]
  403990:	ldr	x0, [sp, #24]
  403994:	cmp	x0, #0x0
  403998:	b.ne	4039bc <ferror@plt+0x14bc>  // b.any
  40399c:	ldr	x0, [sp, #16]
  4039a0:	cmp	x0, #0x0
  4039a4:	b.eq	4039b4 <ferror@plt+0x14b4>  // b.none
  4039a8:	ldr	x0, [sp, #16]
  4039ac:	bl	4021e0 <strdup@plt>
  4039b0:	b	403a38 <ferror@plt+0x1538>
  4039b4:	mov	x0, #0x0                   	// #0
  4039b8:	b	403a38 <ferror@plt+0x1538>
  4039bc:	ldr	x0, [sp, #16]
  4039c0:	cmp	x0, #0x0
  4039c4:	b.ne	4039d0 <ferror@plt+0x14d0>  // b.any
  4039c8:	mov	x0, #0x0                   	// #0
  4039cc:	b	403a38 <ferror@plt+0x1538>
  4039d0:	ldr	x0, [sp, #24]
  4039d4:	bl	401f10 <strlen@plt>
  4039d8:	str	x0, [sp, #40]
  4039dc:	ldr	x0, [sp, #16]
  4039e0:	bl	401f10 <strlen@plt>
  4039e4:	str	x0, [sp, #32]
  4039e8:	ldr	x1, [sp, #32]
  4039ec:	ldr	x0, [sp, #40]
  4039f0:	cmp	x1, x0
  4039f4:	b.ls	403a10 <ferror@plt+0x1510>  // b.plast
  4039f8:	ldr	x0, [sp, #32]
  4039fc:	add	x0, x0, #0x1
  403a00:	mov	x1, x0
  403a04:	ldr	x0, [sp, #24]
  403a08:	bl	4021d0 <realloc@plt>
  403a0c:	str	x0, [sp, #24]
  403a10:	ldr	x0, [sp, #24]
  403a14:	cmp	x0, #0x0
  403a18:	b.eq	403a34 <ferror@plt+0x1534>  // b.none
  403a1c:	ldr	x0, [sp, #32]
  403a20:	add	x0, x0, #0x1
  403a24:	mov	x2, x0
  403a28:	ldr	x1, [sp, #16]
  403a2c:	ldr	x0, [sp, #24]
  403a30:	bl	401ee0 <memcpy@plt>
  403a34:	ldr	x0, [sp, #24]
  403a38:	ldp	x29, x30, [sp], #48
  403a3c:	ret
  403a40:	sub	sp, sp, #0x20
  403a44:	str	x0, [sp, #8]
  403a48:	str	w1, [sp, #4]
  403a4c:	ldr	x0, [sp, #8]
  403a50:	cmp	x0, #0x0
  403a54:	b.eq	403abc <ferror@plt+0x15bc>  // b.none
  403a58:	ldr	x0, [sp, #8]
  403a5c:	str	x0, [sp, #24]
  403a60:	b	403aa0 <ferror@plt+0x15a0>
  403a64:	ldr	x0, [sp, #8]
  403a68:	ldrsb	w0, [x0]
  403a6c:	mov	w1, w0
  403a70:	ldr	w0, [sp, #4]
  403a74:	cmp	w0, w1
  403a78:	b.eq	403a94 <ferror@plt+0x1594>  // b.none
  403a7c:	ldr	x0, [sp, #24]
  403a80:	add	x1, x0, #0x1
  403a84:	str	x1, [sp, #24]
  403a88:	ldr	x1, [sp, #8]
  403a8c:	ldrsb	w1, [x1]
  403a90:	strb	w1, [x0]
  403a94:	ldr	x0, [sp, #8]
  403a98:	add	x0, x0, #0x1
  403a9c:	str	x0, [sp, #8]
  403aa0:	ldr	x0, [sp, #8]
  403aa4:	ldrsb	w0, [x0]
  403aa8:	cmp	w0, #0x0
  403aac:	b.ne	403a64 <ferror@plt+0x1564>  // b.any
  403ab0:	ldr	x0, [sp, #24]
  403ab4:	strb	wzr, [x0]
  403ab8:	b	403ac0 <ferror@plt+0x15c0>
  403abc:	nop
  403ac0:	add	sp, sp, #0x20
  403ac4:	ret
  403ac8:	stp	x29, x30, [sp, #-288]!
  403acc:	mov	x29, sp
  403ad0:	str	x0, [sp, #56]
  403ad4:	str	x1, [sp, #232]
  403ad8:	str	x2, [sp, #240]
  403adc:	str	x3, [sp, #248]
  403ae0:	str	x4, [sp, #256]
  403ae4:	str	x5, [sp, #264]
  403ae8:	str	x6, [sp, #272]
  403aec:	str	x7, [sp, #280]
  403af0:	str	q0, [sp, #96]
  403af4:	str	q1, [sp, #112]
  403af8:	str	q2, [sp, #128]
  403afc:	str	q3, [sp, #144]
  403b00:	str	q4, [sp, #160]
  403b04:	str	q5, [sp, #176]
  403b08:	str	q6, [sp, #192]
  403b0c:	str	q7, [sp, #208]
  403b10:	add	x0, sp, #0x120
  403b14:	str	x0, [sp, #64]
  403b18:	add	x0, sp, #0x120
  403b1c:	str	x0, [sp, #72]
  403b20:	add	x0, sp, #0xe0
  403b24:	str	x0, [sp, #80]
  403b28:	mov	w0, #0xffffffc8            	// #-56
  403b2c:	str	w0, [sp, #88]
  403b30:	mov	w0, #0xffffff80            	// #-128
  403b34:	str	w0, [sp, #92]
  403b38:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403b3c:	add	x0, x0, #0x340
  403b40:	ldr	x4, [x0]
  403b44:	add	x2, sp, #0x10
  403b48:	add	x3, sp, #0x40
  403b4c:	ldp	x0, x1, [x3]
  403b50:	stp	x0, x1, [x2]
  403b54:	ldp	x0, x1, [x3, #16]
  403b58:	stp	x0, x1, [x2, #16]
  403b5c:	add	x0, sp, #0x10
  403b60:	mov	x2, x0
  403b64:	ldr	x1, [sp, #56]
  403b68:	mov	x0, x4
  403b6c:	bl	402430 <vfprintf@plt>
  403b70:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403b74:	add	x0, x0, #0x340
  403b78:	ldr	x0, [x0]
  403b7c:	mov	x1, x0
  403b80:	mov	w0, #0xa                   	// #10
  403b84:	bl	402000 <fputc@plt>
  403b88:	nop
  403b8c:	ldp	x29, x30, [sp], #288
  403b90:	ret
  403b94:	stp	x29, x30, [sp, #-80]!
  403b98:	mov	x29, sp
  403b9c:	str	x0, [sp, #24]
  403ba0:	str	x1, [sp, #16]
  403ba4:	add	x0, sp, #0x20
  403ba8:	mov	w2, #0x0                   	// #0
  403bac:	mov	x1, x0
  403bb0:	ldr	x0, [sp, #16]
  403bb4:	bl	401f00 <strtoul@plt>
  403bb8:	str	w0, [sp, #76]
  403bbc:	ldr	x0, [sp, #32]
  403bc0:	cmp	x0, #0x0
  403bc4:	b.eq	403cdc <ferror@plt+0x17dc>  // b.none
  403bc8:	ldr	x0, [sp, #32]
  403bcc:	ldrsb	w0, [x0]
  403bd0:	cmp	w0, #0x0
  403bd4:	b.eq	403cdc <ferror@plt+0x17dc>  // b.none
  403bd8:	ldr	x0, [sp, #24]
  403bdc:	cmp	x0, #0x0
  403be0:	b.eq	403cdc <ferror@plt+0x17dc>  // b.none
  403be4:	ldr	x0, [sp, #24]
  403be8:	ldr	x0, [x0]
  403bec:	cmp	x0, #0x0
  403bf0:	b.eq	403cdc <ferror@plt+0x17dc>  // b.none
  403bf4:	str	wzr, [sp, #76]
  403bf8:	ldr	x0, [sp, #16]
  403bfc:	bl	4021e0 <strdup@plt>
  403c00:	str	x0, [sp, #48]
  403c04:	ldr	x0, [sp, #48]
  403c08:	str	x0, [sp, #64]
  403c0c:	ldr	x0, [sp, #64]
  403c10:	cmp	x0, #0x0
  403c14:	b.ne	403ca0 <ferror@plt+0x17a0>  // b.any
  403c18:	ldr	w0, [sp, #76]
  403c1c:	b	403d10 <ferror@plt+0x1810>
  403c20:	ldr	x0, [sp, #32]
  403c24:	str	x0, [sp, #64]
  403c28:	ldr	x0, [sp, #24]
  403c2c:	str	x0, [sp, #56]
  403c30:	b	403c74 <ferror@plt+0x1774>
  403c34:	ldr	x0, [sp, #56]
  403c38:	ldr	x0, [x0]
  403c3c:	mov	x1, x0
  403c40:	ldr	x0, [sp, #40]
  403c44:	bl	4022a0 <strcmp@plt>
  403c48:	cmp	w0, #0x0
  403c4c:	b.ne	403c68 <ferror@plt+0x1768>  // b.any
  403c50:	ldr	x0, [sp, #56]
  403c54:	ldr	w0, [x0, #8]
  403c58:	ldr	w1, [sp, #76]
  403c5c:	orr	w0, w1, w0
  403c60:	str	w0, [sp, #76]
  403c64:	b	403c90 <ferror@plt+0x1790>
  403c68:	ldr	x0, [sp, #56]
  403c6c:	add	x0, x0, #0x18
  403c70:	str	x0, [sp, #56]
  403c74:	ldr	x0, [sp, #56]
  403c78:	cmp	x0, #0x0
  403c7c:	b.eq	403c90 <ferror@plt+0x1790>  // b.none
  403c80:	ldr	x0, [sp, #56]
  403c84:	ldr	x0, [x0]
  403c88:	cmp	x0, #0x0
  403c8c:	b.ne	403c34 <ferror@plt+0x1734>  // b.any
  403c90:	ldr	w1, [sp, #76]
  403c94:	mov	w0, #0xffff                	// #65535
  403c98:	cmp	w1, w0
  403c9c:	b.eq	403ccc <ferror@plt+0x17cc>  // b.none
  403ca0:	add	x0, sp, #0x20
  403ca4:	mov	x2, x0
  403ca8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403cac:	add	x1, x0, #0xb70
  403cb0:	ldr	x0, [sp, #64]
  403cb4:	bl	4020d0 <strtok_r@plt>
  403cb8:	str	x0, [sp, #40]
  403cbc:	ldr	x0, [sp, #40]
  403cc0:	cmp	x0, #0x0
  403cc4:	b.ne	403c20 <ferror@plt+0x1720>  // b.any
  403cc8:	b	403cd0 <ferror@plt+0x17d0>
  403ccc:	nop
  403cd0:	ldr	x0, [sp, #48]
  403cd4:	bl	4022f0 <free@plt>
  403cd8:	b	403d0c <ferror@plt+0x180c>
  403cdc:	ldr	x0, [sp, #32]
  403ce0:	cmp	x0, #0x0
  403ce4:	b.eq	403d0c <ferror@plt+0x180c>  // b.none
  403ce8:	ldr	x2, [sp, #32]
  403cec:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403cf0:	add	x1, x0, #0xb78
  403cf4:	mov	x0, x2
  403cf8:	bl	4022a0 <strcmp@plt>
  403cfc:	cmp	w0, #0x0
  403d00:	b.ne	403d0c <ferror@plt+0x180c>  // b.any
  403d04:	mov	w0, #0xffff                	// #65535
  403d08:	str	w0, [sp, #76]
  403d0c:	ldr	w0, [sp, #76]
  403d10:	ldp	x29, x30, [sp], #80
  403d14:	ret
  403d18:	stp	x29, x30, [sp, #-48]!
  403d1c:	mov	x29, sp
  403d20:	str	x19, [sp, #16]
  403d24:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403d28:	add	x0, x0, #0xb98
  403d2c:	bl	402480 <getenv@plt>
  403d30:	str	x0, [sp, #40]
  403d34:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403d38:	add	x0, x0, #0x36c
  403d3c:	ldr	w0, [x0]
  403d40:	and	w0, w0, #0x2
  403d44:	cmp	w0, #0x0
  403d48:	b.ne	403d88 <ferror@plt+0x1888>  // b.any
  403d4c:	ldr	x0, [sp, #40]
  403d50:	cmp	x0, #0x0
  403d54:	b.eq	403d7c <ferror@plt+0x187c>  // b.none
  403d58:	ldr	x1, [sp, #40]
  403d5c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403d60:	add	x0, x0, #0xb80
  403d64:	bl	403b94 <ferror@plt+0x1694>
  403d68:	mov	w1, w0
  403d6c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403d70:	add	x0, x0, #0x36c
  403d74:	str	w1, [x0]
  403d78:	b	403d88 <ferror@plt+0x1888>
  403d7c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403d80:	add	x0, x0, #0x36c
  403d84:	str	wzr, [x0]
  403d88:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403d8c:	add	x0, x0, #0x36c
  403d90:	ldr	w0, [x0]
  403d94:	cmp	w0, #0x0
  403d98:	b.eq	403e10 <ferror@plt+0x1910>  // b.none
  403d9c:	bl	401fe0 <getuid@plt>
  403da0:	mov	w19, w0
  403da4:	bl	401fc0 <geteuid@plt>
  403da8:	cmp	w19, w0
  403dac:	b.ne	403dc4 <ferror@plt+0x18c4>  // b.any
  403db0:	bl	402310 <getgid@plt>
  403db4:	mov	w19, w0
  403db8:	bl	401f80 <getegid@plt>
  403dbc:	cmp	w19, w0
  403dc0:	b.eq	403e10 <ferror@plt+0x1910>  // b.none
  403dc4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403dc8:	add	x0, x0, #0x36c
  403dcc:	ldr	w0, [x0]
  403dd0:	orr	w1, w0, #0x1000000
  403dd4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403dd8:	add	x0, x0, #0x36c
  403ddc:	str	w1, [x0]
  403de0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403de4:	add	x0, x0, #0x340
  403de8:	ldr	x19, [x0]
  403dec:	bl	4020c0 <getpid@plt>
  403df0:	mov	w1, w0
  403df4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403df8:	add	x3, x0, #0xbb0
  403dfc:	mov	w2, w1
  403e00:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403e04:	add	x1, x0, #0xbc0
  403e08:	mov	x0, x19
  403e0c:	bl	4024b0 <fprintf@plt>
  403e10:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403e14:	add	x0, x0, #0x36c
  403e18:	ldr	w0, [x0]
  403e1c:	orr	w1, w0, #0x2
  403e20:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403e24:	add	x0, x0, #0x36c
  403e28:	str	w1, [x0]
  403e2c:	nop
  403e30:	ldr	x19, [sp, #16]
  403e34:	ldp	x29, x30, [sp], #48
  403e38:	ret
  403e3c:	stp	x29, x30, [sp, #-64]!
  403e40:	mov	x29, sp
  403e44:	str	x19, [sp, #16]
  403e48:	str	x0, [sp, #40]
  403e4c:	nop
  403e50:	ldr	x0, [sp, #40]
  403e54:	bl	402160 <fgetc@plt>
  403e58:	str	w0, [sp, #60]
  403e5c:	ldr	w0, [sp, #60]
  403e60:	cmn	w0, #0x1
  403e64:	b.eq	403e74 <ferror@plt+0x1974>  // b.none
  403e68:	ldr	w0, [sp, #60]
  403e6c:	cmp	w0, #0xa
  403e70:	b.ne	403e50 <ferror@plt+0x1950>  // b.any
  403e74:	ldr	x0, [sp, #40]
  403e78:	bl	402500 <ferror@plt>
  403e7c:	cmp	w0, #0x0
  403e80:	b.eq	403e94 <ferror@plt+0x1994>  // b.none
  403e84:	bl	402460 <__errno_location@plt>
  403e88:	ldr	w0, [x0]
  403e8c:	neg	w0, w0
  403e90:	b	403ef4 <ferror@plt+0x19f4>
  403e94:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403e98:	add	x0, x0, #0x36c
  403e9c:	ldr	w0, [x0]
  403ea0:	and	w0, w0, #0x8
  403ea4:	cmp	w0, #0x0
  403ea8:	b.eq	403ef0 <ferror@plt+0x19f0>  // b.none
  403eac:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  403eb0:	add	x0, x0, #0x340
  403eb4:	ldr	x19, [x0]
  403eb8:	bl	4020c0 <getpid@plt>
  403ebc:	mov	w1, w0
  403ec0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403ec4:	add	x4, x0, #0xc00
  403ec8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403ecc:	add	x3, x0, #0xbb0
  403ed0:	mov	w2, w1
  403ed4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403ed8:	add	x1, x0, #0xc08
  403edc:	mov	x0, x19
  403ee0:	bl	4024b0 <fprintf@plt>
  403ee4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  403ee8:	add	x0, x0, #0xc18
  403eec:	bl	403ac8 <ferror@plt+0x15c8>
  403ef0:	mov	w0, #0x0                   	// #0
  403ef4:	ldr	x19, [sp, #16]
  403ef8:	ldp	x29, x30, [sp], #64
  403efc:	ret
  403f00:	sub	sp, sp, #0x20
  403f04:	str	x0, [sp, #8]
  403f08:	str	x1, [sp]
  403f0c:	ldr	x0, [sp, #8]
  403f10:	ldr	x1, [x0]
  403f14:	ldr	x0, [sp]
  403f18:	ldr	x0, [x0]
  403f1c:	add	x0, x1, x0
  403f20:	str	x0, [sp, #16]
  403f24:	ldr	x0, [sp, #8]
  403f28:	ldr	x1, [x0, #8]
  403f2c:	ldr	x0, [sp]
  403f30:	ldr	x0, [x0, #8]
  403f34:	add	x0, x1, x0
  403f38:	str	x0, [sp, #24]
  403f3c:	ldr	x1, [sp, #24]
  403f40:	mov	x0, #0x423f                	// #16959
  403f44:	movk	x0, #0xf, lsl #16
  403f48:	cmp	x1, x0
  403f4c:	b.le	403f70 <ferror@plt+0x1a70>
  403f50:	ldr	x0, [sp, #16]
  403f54:	add	x0, x0, #0x1
  403f58:	str	x0, [sp, #16]
  403f5c:	ldr	x1, [sp, #24]
  403f60:	mov	x0, #0xffffffffffffbdc0    	// #-16960
  403f64:	movk	x0, #0xfff0, lsl #16
  403f68:	add	x0, x1, x0
  403f6c:	str	x0, [sp, #24]
  403f70:	ldr	x1, [sp, #16]
  403f74:	ldr	x0, [sp, #8]
  403f78:	str	x1, [x0]
  403f7c:	ldr	x1, [sp, #24]
  403f80:	ldr	x0, [sp, #8]
  403f84:	str	x1, [x0, #8]
  403f88:	nop
  403f8c:	add	sp, sp, #0x20
  403f90:	ret
  403f94:	stp	x29, x30, [sp, #-16]!
  403f98:	mov	x29, sp
  403f9c:	mov	x1, #0x90                  	// #144
  403fa0:	mov	x0, #0x1                   	// #1
  403fa4:	bl	40391c <ferror@plt+0x141c>
  403fa8:	ldp	x29, x30, [sp], #16
  403fac:	ret
  403fb0:	stp	x29, x30, [sp, #-32]!
  403fb4:	mov	x29, sp
  403fb8:	str	x0, [sp, #24]
  403fbc:	ldr	x0, [sp, #24]
  403fc0:	cmp	x0, #0x0
  403fc4:	b.eq	403ff8 <ferror@plt+0x1af8>  // b.none
  403fc8:	ldr	x0, [sp, #24]
  403fcc:	ldr	x0, [x0]
  403fd0:	bl	4022f0 <free@plt>
  403fd4:	ldr	x0, [sp, #24]
  403fd8:	ldr	x0, [x0, #32]
  403fdc:	bl	4022f0 <free@plt>
  403fe0:	ldr	x0, [sp, #24]
  403fe4:	ldr	x0, [x0, #40]
  403fe8:	bl	4022f0 <free@plt>
  403fec:	ldr	x0, [sp, #24]
  403ff0:	bl	4022f0 <free@plt>
  403ff4:	b	403ffc <ferror@plt+0x1afc>
  403ff8:	nop
  403ffc:	ldp	x29, x30, [sp], #32
  404000:	ret
  404004:	stp	x29, x30, [sp, #-32]!
  404008:	mov	x29, sp
  40400c:	str	x0, [sp, #24]
  404010:	strb	w1, [sp, #23]
  404014:	ldr	x0, [sp, #24]
  404018:	cmp	x0, #0x0
  40401c:	b.ne	404040 <ferror@plt+0x1b40>  // b.any
  404020:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404024:	add	x3, x0, #0xfe0
  404028:	mov	w2, #0x7b                  	// #123
  40402c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404030:	add	x1, x0, #0xc28
  404034:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404038:	add	x0, x0, #0xc48
  40403c:	bl	402450 <__assert_fail@plt>
  404040:	ldr	x0, [sp, #24]
  404044:	ldrb	w1, [sp, #23]
  404048:	strb	w1, [x0, #136]
  40404c:	mov	w0, #0x0                   	// #0
  404050:	ldp	x29, x30, [sp], #32
  404054:	ret
  404058:	stp	x29, x30, [sp, #-32]!
  40405c:	mov	x29, sp
  404060:	str	x0, [sp, #24]
  404064:	str	w1, [sp, #20]
  404068:	ldr	x0, [sp, #24]
  40406c:	cmp	x0, #0x0
  404070:	b.ne	404094 <ferror@plt+0x1b94>  // b.any
  404074:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404078:	add	x3, x0, #0xff8
  40407c:	mov	w2, #0x83                  	// #131
  404080:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404084:	add	x1, x0, #0xc28
  404088:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40408c:	add	x0, x0, #0xc48
  404090:	bl	402450 <__assert_fail@plt>
  404094:	ldr	x0, [sp, #24]
  404098:	ldr	w1, [sp, #20]
  40409c:	str	w1, [x0, #140]
  4040a0:	mov	w0, #0x0                   	// #0
  4040a4:	ldp	x29, x30, [sp], #32
  4040a8:	ret
  4040ac:	sub	sp, sp, #0x10
  4040b0:	str	x0, [sp, #8]
  4040b4:	str	x1, [sp]
  4040b8:	ldr	x0, [sp]
  4040bc:	ldr	x1, [x0]
  4040c0:	ldr	x0, [sp, #8]
  4040c4:	str	x1, [x0, #112]
  4040c8:	ldr	x0, [sp]
  4040cc:	ldr	x1, [x0, #8]
  4040d0:	ldr	x0, [sp, #8]
  4040d4:	str	x1, [x0, #120]
  4040d8:	mov	w0, #0x0                   	// #0
  4040dc:	add	sp, sp, #0x10
  4040e0:	ret
  4040e4:	sub	sp, sp, #0x10
  4040e8:	str	x0, [sp, #8]
  4040ec:	str	x1, [sp]
  4040f0:	ldr	x0, [sp]
  4040f4:	ldr	x1, [x0]
  4040f8:	ldr	x0, [sp, #8]
  4040fc:	str	x1, [x0, #96]
  404100:	ldr	x0, [sp]
  404104:	ldr	x1, [x0, #8]
  404108:	ldr	x0, [sp, #8]
  40410c:	str	x1, [x0, #104]
  404110:	mov	w0, #0x0                   	// #0
  404114:	add	sp, sp, #0x10
  404118:	ret
  40411c:	sub	sp, sp, #0x10
  404120:	str	x0, [sp, #8]
  404124:	str	d0, [sp]
  404128:	ldr	x0, [sp, #8]
  40412c:	ldr	d0, [sp]
  404130:	str	d0, [x0, #128]
  404134:	mov	w0, #0x0                   	// #0
  404138:	add	sp, sp, #0x10
  40413c:	ret
  404140:	stp	x29, x30, [sp, #-64]!
  404144:	mov	x29, sp
  404148:	str	x0, [sp, #40]
  40414c:	str	x1, [sp, #32]
  404150:	str	x2, [sp, #24]
  404154:	str	x3, [sp, #16]
  404158:	ldr	x0, [sp, #40]
  40415c:	cmp	x0, #0x0
  404160:	b.ne	404184 <ferror@plt+0x1c84>  // b.any
  404164:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  404168:	add	x3, x0, #0x10
  40416c:	mov	w2, #0xa4                  	// #164
  404170:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404174:	add	x1, x0, #0xc28
  404178:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40417c:	add	x0, x0, #0xc48
  404180:	bl	402450 <__assert_fail@plt>
  404184:	ldr	x0, [sp, #32]
  404188:	cmp	x0, #0x0
  40418c:	b.ne	4041b0 <ferror@plt+0x1cb0>  // b.any
  404190:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  404194:	add	x3, x0, #0x10
  404198:	mov	w2, #0xa5                  	// #165
  40419c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4041a0:	add	x1, x0, #0xc28
  4041a4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4041a8:	add	x0, x0, #0xc50
  4041ac:	bl	402450 <__assert_fail@plt>
  4041b0:	ldr	x0, [sp, #24]
  4041b4:	cmp	x0, #0x0
  4041b8:	b.ne	4041dc <ferror@plt+0x1cdc>  // b.any
  4041bc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4041c0:	add	x3, x0, #0x10
  4041c4:	mov	w2, #0xa6                  	// #166
  4041c8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4041cc:	add	x1, x0, #0xc28
  4041d0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4041d4:	add	x0, x0, #0xc58
  4041d8:	bl	402450 <__assert_fail@plt>
  4041dc:	ldr	x0, [sp, #40]
  4041e0:	ldr	x2, [x0]
  4041e4:	ldr	x0, [sp, #40]
  4041e8:	ldr	x0, [x0, #8]
  4041ec:	add	x0, x0, #0x1
  4041f0:	lsl	x0, x0, #5
  4041f4:	mov	x1, x0
  4041f8:	mov	x0, x2
  4041fc:	bl	4038c4 <ferror@plt+0x13c4>
  404200:	mov	x1, x0
  404204:	ldr	x0, [sp, #40]
  404208:	str	x1, [x0]
  40420c:	ldr	x0, [sp, #40]
  404210:	ldr	x1, [x0]
  404214:	ldr	x0, [sp, #40]
  404218:	ldr	x0, [x0, #8]
  40421c:	lsl	x0, x0, #5
  404220:	add	x0, x1, x0
  404224:	str	x0, [sp, #56]
  404228:	ldr	x0, [sp, #40]
  40422c:	ldr	x0, [x0, #8]
  404230:	add	x1, x0, #0x1
  404234:	ldr	x0, [sp, #40]
  404238:	str	x1, [x0, #8]
  40423c:	mov	x2, #0x20                  	// #32
  404240:	mov	w1, #0x0                   	// #0
  404244:	ldr	x0, [sp, #56]
  404248:	bl	402170 <memset@plt>
  40424c:	ldr	x0, [sp, #56]
  404250:	ldr	x1, [sp, #24]
  404254:	str	x1, [x0, #8]
  404258:	ldr	x0, [sp, #56]
  40425c:	ldr	x1, [sp, #32]
  404260:	str	x1, [x0]
  404264:	ldr	x0, [sp, #56]
  404268:	ldr	x1, [sp, #16]
  40426c:	str	x1, [x0, #16]
  404270:	ldr	x0, [sp, #56]
  404274:	ldp	x29, x30, [sp], #64
  404278:	ret
  40427c:	stp	x29, x30, [sp, #-64]!
  404280:	mov	x29, sp
  404284:	str	x19, [sp, #16]
  404288:	str	x0, [sp, #40]
  40428c:	str	x1, [sp, #32]
  404290:	str	wzr, [sp, #60]
  404294:	ldr	x0, [sp, #40]
  404298:	cmp	x0, #0x0
  40429c:	b.ne	4042c0 <ferror@plt+0x1dc0>  // b.any
  4042a0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4042a4:	add	x3, x0, #0x20
  4042a8:	mov	w2, #0xb8                  	// #184
  4042ac:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4042b0:	add	x1, x0, #0xc28
  4042b4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4042b8:	add	x0, x0, #0xc48
  4042bc:	bl	402450 <__assert_fail@plt>
  4042c0:	ldr	x0, [sp, #32]
  4042c4:	cmp	x0, #0x0
  4042c8:	b.ne	4042ec <ferror@plt+0x1dec>  // b.any
  4042cc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4042d0:	add	x3, x0, #0x20
  4042d4:	mov	w2, #0xb9                  	// #185
  4042d8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4042dc:	add	x1, x0, #0xc28
  4042e0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4042e4:	add	x0, x0, #0xc58
  4042e8:	bl	402450 <__assert_fail@plt>
  4042ec:	ldr	x0, [sp, #40]
  4042f0:	ldr	x1, [sp, #32]
  4042f4:	str	x1, [x0, #80]
  4042f8:	ldr	x0, [sp, #40]
  4042fc:	str	wzr, [x0, #92]
  404300:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404304:	add	x1, x0, #0xc68
  404308:	ldr	x0, [sp, #32]
  40430c:	bl	4020e0 <fopen@plt>
  404310:	mov	x1, x0
  404314:	ldr	x0, [sp, #40]
  404318:	str	x1, [x0, #72]
  40431c:	ldr	x0, [sp, #40]
  404320:	ldr	x0, [x0, #72]
  404324:	cmp	x0, #0x0
  404328:	b.ne	404340 <ferror@plt+0x1e40>  // b.any
  40432c:	bl	402460 <__errno_location@plt>
  404330:	ldr	w0, [x0]
  404334:	neg	w0, w0
  404338:	str	w0, [sp, #60]
  40433c:	b	4043d4 <ferror@plt+0x1ed4>
  404340:	ldr	x0, [sp, #40]
  404344:	ldr	x0, [x0, #72]
  404348:	bl	402160 <fgetc@plt>
  40434c:	str	w0, [sp, #56]
  404350:	ldr	w0, [sp, #56]
  404354:	cmn	w0, #0x1
  404358:	b.eq	4043b0 <ferror@plt+0x1eb0>  // b.none
  40435c:	bl	4022c0 <__ctype_b_loc@plt>
  404360:	ldr	x1, [x0]
  404364:	ldrsw	x0, [sp, #56]
  404368:	lsl	x0, x0, #1
  40436c:	add	x0, x1, x0
  404370:	ldrh	w0, [x0]
  404374:	and	w0, w0, #0x800
  404378:	cmp	w0, #0x0
  40437c:	b.eq	40438c <ferror@plt+0x1e8c>  // b.none
  404380:	ldr	x0, [sp, #40]
  404384:	str	wzr, [x0, #88]
  404388:	b	404398 <ferror@plt+0x1e98>
  40438c:	ldr	x0, [sp, #40]
  404390:	mov	w1, #0x1                   	// #1
  404394:	str	w1, [x0, #88]
  404398:	ldr	x0, [sp, #40]
  40439c:	ldr	x0, [x0, #72]
  4043a0:	mov	x1, x0
  4043a4:	ldr	w0, [sp, #56]
  4043a8:	bl	402300 <ungetc@plt>
  4043ac:	b	4043d4 <ferror@plt+0x1ed4>
  4043b0:	ldr	x0, [sp, #40]
  4043b4:	ldr	x0, [x0, #72]
  4043b8:	bl	402500 <ferror@plt>
  4043bc:	cmp	w0, #0x0
  4043c0:	b.eq	4043d4 <ferror@plt+0x1ed4>  // b.none
  4043c4:	bl	402460 <__errno_location@plt>
  4043c8:	ldr	w0, [x0]
  4043cc:	neg	w0, w0
  4043d0:	str	w0, [sp, #60]
  4043d4:	ldr	w0, [sp, #60]
  4043d8:	cmp	w0, #0x0
  4043dc:	b.eq	404404 <ferror@plt+0x1f04>  // b.none
  4043e0:	ldr	x0, [sp, #40]
  4043e4:	ldr	x0, [x0, #72]
  4043e8:	cmp	x0, #0x0
  4043ec:	b.eq	404404 <ferror@plt+0x1f04>  // b.none
  4043f0:	ldr	x0, [sp, #40]
  4043f4:	ldr	x0, [x0, #72]
  4043f8:	bl	4020a0 <fclose@plt>
  4043fc:	ldr	x0, [sp, #40]
  404400:	str	xzr, [x0, #72]
  404404:	ldr	w0, [sp, #60]
  404408:	cmp	w0, #0x0
  40440c:	b.ne	4044cc <ferror@plt+0x1fcc>  // b.any
  404410:	ldr	x0, [sp, #40]
  404414:	ldr	w0, [x0, #88]
  404418:	cmp	w0, #0x1
  40441c:	b.ne	4044cc <ferror@plt+0x1fcc>  // b.any
  404420:	ldr	x0, [sp, #40]
  404424:	ldr	x0, [x0, #72]
  404428:	mov	x3, x0
  40442c:	ldr	x2, [sp, #32]
  404430:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404434:	add	x1, x0, #0xc70
  404438:	ldr	x0, [sp, #40]
  40443c:	bl	404140 <ferror@plt+0x1c40>
  404440:	str	x0, [sp, #48]
  404444:	ldr	x0, [sp, #48]
  404448:	cmp	x0, #0x0
  40444c:	b.ne	40445c <ferror@plt+0x1f5c>  // b.any
  404450:	mov	w0, #0xfffffff4            	// #-12
  404454:	str	w0, [sp, #60]
  404458:	b	4044cc <ferror@plt+0x1fcc>
  40445c:	ldr	x0, [sp, #48]
  404460:	ldrb	w1, [x0, #24]
  404464:	orr	w1, w1, #0x1
  404468:	strb	w1, [x0, #24]
  40446c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  404470:	add	x0, x0, #0x36c
  404474:	ldr	w0, [x0]
  404478:	and	w0, w0, #0x8
  40447c:	cmp	w0, #0x0
  404480:	b.eq	4044cc <ferror@plt+0x1fcc>  // b.none
  404484:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  404488:	add	x0, x0, #0x340
  40448c:	ldr	x19, [x0]
  404490:	bl	4020c0 <getpid@plt>
  404494:	mov	w1, w0
  404498:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40449c:	add	x4, x0, #0xc00
  4044a0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4044a4:	add	x3, x0, #0xbb0
  4044a8:	mov	w2, w1
  4044ac:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4044b0:	add	x1, x0, #0xc08
  4044b4:	mov	x0, x19
  4044b8:	bl	4024b0 <fprintf@plt>
  4044bc:	ldr	x1, [sp, #32]
  4044c0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4044c4:	add	x0, x0, #0xc78
  4044c8:	bl	403ac8 <ferror@plt+0x15c8>
  4044cc:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4044d0:	add	x0, x0, #0x36c
  4044d4:	ldr	w0, [x0]
  4044d8:	and	w0, w0, #0x4
  4044dc:	cmp	w0, #0x0
  4044e0:	b.eq	404530 <ferror@plt+0x2030>  // b.none
  4044e4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4044e8:	add	x0, x0, #0x340
  4044ec:	ldr	x19, [x0]
  4044f0:	bl	4020c0 <getpid@plt>
  4044f4:	mov	w1, w0
  4044f8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4044fc:	add	x4, x0, #0xca0
  404500:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404504:	add	x3, x0, #0xbb0
  404508:	mov	w2, w1
  40450c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404510:	add	x1, x0, #0xc08
  404514:	mov	x0, x19
  404518:	bl	4024b0 <fprintf@plt>
  40451c:	ldr	w2, [sp, #60]
  404520:	ldr	x1, [sp, #32]
  404524:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404528:	add	x0, x0, #0xca8
  40452c:	bl	403ac8 <ferror@plt+0x15c8>
  404530:	ldr	w0, [sp, #60]
  404534:	ldr	x19, [sp, #16]
  404538:	ldp	x29, x30, [sp], #64
  40453c:	ret
  404540:	stp	x29, x30, [sp, #-32]!
  404544:	mov	x29, sp
  404548:	str	x0, [sp, #24]
  40454c:	ldr	x0, [sp, #24]
  404550:	cmp	x0, #0x0
  404554:	b.ne	404578 <ferror@plt+0x2078>  // b.any
  404558:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40455c:	add	x3, x0, #0x38
  404560:	mov	w2, #0xe5                  	// #229
  404564:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404568:	add	x1, x0, #0xc28
  40456c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404570:	add	x0, x0, #0xcc8
  404574:	bl	402450 <__assert_fail@plt>
  404578:	ldr	x0, [sp, #24]
  40457c:	ldr	x0, [x0, #80]
  404580:	ldp	x29, x30, [sp], #32
  404584:	ret
  404588:	stp	x29, x30, [sp, #-32]!
  40458c:	mov	x29, sp
  404590:	str	x0, [sp, #24]
  404594:	ldr	x0, [sp, #24]
  404598:	cmp	x0, #0x0
  40459c:	b.ne	4045c0 <ferror@plt+0x20c0>  // b.any
  4045a0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4045a4:	add	x3, x0, #0x50
  4045a8:	mov	w2, #0xeb                  	// #235
  4045ac:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4045b0:	add	x1, x0, #0xc28
  4045b4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4045b8:	add	x0, x0, #0xcc8
  4045bc:	bl	402450 <__assert_fail@plt>
  4045c0:	ldr	x0, [sp, #24]
  4045c4:	ldr	w0, [x0, #92]
  4045c8:	ldp	x29, x30, [sp], #32
  4045cc:	ret
  4045d0:	stp	x29, x30, [sp, #-80]!
  4045d4:	mov	x29, sp
  4045d8:	str	x19, [sp, #16]
  4045dc:	str	x0, [sp, #56]
  4045e0:	str	x1, [sp, #48]
  4045e4:	str	x2, [sp, #40]
  4045e8:	ldr	x0, [sp, #56]
  4045ec:	cmp	x0, #0x0
  4045f0:	b.ne	404614 <ferror@plt+0x2114>  // b.any
  4045f4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4045f8:	add	x3, x0, #0x68
  4045fc:	mov	w2, #0xf5                  	// #245
  404600:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404604:	add	x1, x0, #0xc28
  404608:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40460c:	add	x0, x0, #0xc48
  404610:	bl	402450 <__assert_fail@plt>
  404614:	ldr	x0, [sp, #48]
  404618:	cmp	x0, #0x0
  40461c:	b.ne	404640 <ferror@plt+0x2140>  // b.any
  404620:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  404624:	add	x3, x0, #0x68
  404628:	mov	w2, #0xf6                  	// #246
  40462c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404630:	add	x1, x0, #0xc28
  404634:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404638:	add	x0, x0, #0xc50
  40463c:	bl	402450 <__assert_fail@plt>
  404640:	ldr	x0, [sp, #40]
  404644:	cmp	x0, #0x0
  404648:	b.ne	40466c <ferror@plt+0x216c>  // b.any
  40464c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  404650:	add	x3, x0, #0x68
  404654:	mov	w2, #0xf7                  	// #247
  404658:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40465c:	add	x1, x0, #0xc28
  404660:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404664:	add	x0, x0, #0xc58
  404668:	bl	402450 <__assert_fail@plt>
  40466c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404670:	add	x1, x0, #0xc68
  404674:	ldr	x0, [sp, #40]
  404678:	bl	4020e0 <fopen@plt>
  40467c:	str	x0, [sp, #72]
  404680:	ldr	x0, [sp, #72]
  404684:	cmp	x0, #0x0
  404688:	b.ne	40469c <ferror@plt+0x219c>  // b.any
  40468c:	bl	402460 <__errno_location@plt>
  404690:	ldr	w0, [x0]
  404694:	neg	w0, w0
  404698:	b	4046a4 <ferror@plt+0x21a4>
  40469c:	ldr	x0, [sp, #72]
  4046a0:	bl	403e3c <ferror@plt+0x193c>
  4046a4:	str	w0, [sp, #68]
  4046a8:	ldr	w0, [sp, #68]
  4046ac:	cmp	w0, #0x0
  4046b0:	b.ne	4046c8 <ferror@plt+0x21c8>  // b.any
  4046b4:	ldr	x3, [sp, #72]
  4046b8:	ldr	x2, [sp, #40]
  4046bc:	ldr	x1, [sp, #48]
  4046c0:	ldr	x0, [sp, #56]
  4046c4:	bl	404140 <ferror@plt+0x1c40>
  4046c8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4046cc:	add	x0, x0, #0x36c
  4046d0:	ldr	w0, [x0]
  4046d4:	and	w0, w0, #0x8
  4046d8:	cmp	w0, #0x0
  4046dc:	b.eq	404730 <ferror@plt+0x2230>  // b.none
  4046e0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4046e4:	add	x0, x0, #0x340
  4046e8:	ldr	x19, [x0]
  4046ec:	bl	4020c0 <getpid@plt>
  4046f0:	mov	w1, w0
  4046f4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4046f8:	add	x4, x0, #0xc00
  4046fc:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404700:	add	x3, x0, #0xbb0
  404704:	mov	w2, w1
  404708:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40470c:	add	x1, x0, #0xc08
  404710:	mov	x0, x19
  404714:	bl	4024b0 <fprintf@plt>
  404718:	ldr	w3, [sp, #68]
  40471c:	ldr	x2, [sp, #48]
  404720:	ldr	x1, [sp, #40]
  404724:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404728:	add	x0, x0, #0xcd0
  40472c:	bl	403ac8 <ferror@plt+0x15c8>
  404730:	ldr	w0, [sp, #68]
  404734:	ldr	x19, [sp, #16]
  404738:	ldp	x29, x30, [sp], #80
  40473c:	ret
  404740:	stp	x29, x30, [sp, #-32]!
  404744:	mov	x29, sp
  404748:	strb	w0, [sp, #31]
  40474c:	str	x1, [sp, #16]
  404750:	ldr	x0, [sp, #16]
  404754:	cmp	x0, #0x0
  404758:	b.ne	404764 <ferror@plt+0x2264>  // b.any
  40475c:	mov	w0, #0x1                   	// #1
  404760:	b	404788 <ferror@plt+0x2288>
  404764:	ldrsb	w0, [sp, #31]
  404768:	mov	w1, w0
  40476c:	ldr	x0, [sp, #16]
  404770:	bl	402360 <strchr@plt>
  404774:	cmp	x0, #0x0
  404778:	b.eq	404784 <ferror@plt+0x2284>  // b.none
  40477c:	mov	w0, #0x1                   	// #1
  404780:	b	404788 <ferror@plt+0x2288>
  404784:	mov	w0, #0x0                   	// #0
  404788:	ldp	x29, x30, [sp], #32
  40478c:	ret
  404790:	stp	x29, x30, [sp, #-32]!
  404794:	mov	x29, sp
  404798:	str	x0, [sp, #24]
  40479c:	ldr	x0, [sp, #24]
  4047a0:	cmp	x0, #0x0
  4047a4:	b.ne	4047c8 <ferror@plt+0x22c8>  // b.any
  4047a8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4047ac:	add	x3, x0, #0x80
  4047b0:	mov	w2, #0x10f                 	// #271
  4047b4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4047b8:	add	x1, x0, #0xc28
  4047bc:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4047c0:	add	x0, x0, #0xd00
  4047c4:	bl	402450 <__assert_fail@plt>
  4047c8:	ldr	x0, [sp, #24]
  4047cc:	str	xzr, [x0, #8]
  4047d0:	ldr	x0, [sp, #24]
  4047d4:	str	xzr, [x0, #48]
  4047d8:	ldr	x0, [sp, #24]
  4047dc:	strb	wzr, [x0]
  4047e0:	ldr	x0, [sp, #24]
  4047e4:	str	xzr, [x0, #40]
  4047e8:	ldr	x0, [sp, #24]
  4047ec:	ldr	x1, [x0, #40]
  4047f0:	ldr	x0, [sp, #24]
  4047f4:	str	x1, [x0, #32]
  4047f8:	nop
  4047fc:	ldp	x29, x30, [sp], #32
  404800:	ret
  404804:	stp	x29, x30, [sp, #-32]!
  404808:	mov	x29, sp
  40480c:	str	x0, [sp, #24]
  404810:	ldr	x0, [sp, #24]
  404814:	cmp	x0, #0x0
  404818:	b.ne	40483c <ferror@plt+0x233c>  // b.any
  40481c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  404820:	add	x3, x0, #0x98
  404824:	mov	w2, #0x119                 	// #281
  404828:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40482c:	add	x1, x0, #0xc28
  404830:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404834:	add	x0, x0, #0xd00
  404838:	bl	402450 <__assert_fail@plt>
  40483c:	ldr	x0, [sp, #24]
  404840:	add	x0, x0, #0x20
  404844:	ldp	x29, x30, [sp], #32
  404848:	ret
  40484c:	stp	x29, x30, [sp, #-32]!
  404850:	mov	x29, sp
  404854:	str	x0, [sp, #24]
  404858:	ldr	x0, [sp, #24]
  40485c:	cmp	x0, #0x0
  404860:	b.ne	404884 <ferror@plt+0x2384>  // b.any
  404864:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  404868:	add	x3, x0, #0xb0
  40486c:	mov	w2, #0x120                 	// #288
  404870:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404874:	add	x1, x0, #0xc28
  404878:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40487c:	add	x0, x0, #0xd00
  404880:	bl	402450 <__assert_fail@plt>
  404884:	ldr	x0, [sp, #24]
  404888:	ldr	x0, [x0, #48]
  40488c:	ldr	x0, [x0, #8]
  404890:	ldp	x29, x30, [sp], #32
  404894:	ret
  404898:	stp	x29, x30, [sp, #-32]!
  40489c:	mov	x29, sp
  4048a0:	str	x0, [sp, #24]
  4048a4:	ldr	x0, [sp, #24]
  4048a8:	cmp	x0, #0x0
  4048ac:	b.ne	4048d0 <ferror@plt+0x23d0>  // b.any
  4048b0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4048b4:	add	x3, x0, #0xd0
  4048b8:	mov	w2, #0x126                 	// #294
  4048bc:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4048c0:	add	x1, x0, #0xc28
  4048c4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4048c8:	add	x0, x0, #0xd00
  4048cc:	bl	402450 <__assert_fail@plt>
  4048d0:	ldr	x0, [sp, #24]
  4048d4:	ldr	x0, [x0, #8]
  4048d8:	cmp	x0, #0x0
  4048dc:	b.ne	4048f8 <ferror@plt+0x23f8>  // b.any
  4048e0:	ldr	x0, [sp, #24]
  4048e4:	ldrsb	w0, [x0]
  4048e8:	cmp	w0, #0x0
  4048ec:	b.ne	4048f8 <ferror@plt+0x23f8>  // b.any
  4048f0:	mov	w0, #0x1                   	// #1
  4048f4:	b	4048fc <ferror@plt+0x23fc>
  4048f8:	mov	w0, #0x0                   	// #0
  4048fc:	ldp	x29, x30, [sp], #32
  404900:	ret
  404904:	mov	x12, #0x2050                	// #8272
  404908:	sub	sp, sp, x12
  40490c:	stp	x29, x30, [sp]
  404910:	mov	x29, sp
  404914:	str	x19, [sp, #16]
  404918:	str	x0, [sp, #56]
  40491c:	str	x1, [sp, #48]
  404920:	strb	w2, [sp, #47]
  404924:	str	wzr, [sp, #8268]
  404928:	ldrsb	w0, [sp, #47]
  40492c:	cmp	w0, #0x53
  404930:	b.eq	4049d0 <ferror@plt+0x24d0>  // b.none
  404934:	cmp	w0, #0x53
  404938:	b.gt	404af4 <ferror@plt+0x25f4>
  40493c:	cmp	w0, #0x4f
  404940:	b.eq	40495c <ferror@plt+0x245c>  // b.none
  404944:	cmp	w0, #0x4f
  404948:	b.gt	404af4 <ferror@plt+0x25f4>
  40494c:	cmp	w0, #0x48
  404950:	b.eq	4049d0 <ferror@plt+0x24d0>  // b.none
  404954:	cmp	w0, #0x49
  404958:	b.ne	404af4 <ferror@plt+0x25f4>  // b.any
  40495c:	ldr	x0, [sp, #56]
  404960:	add	x1, x0, #0x20
  404964:	ldr	x0, [sp, #56]
  404968:	add	x2, x0, #0x28
  40496c:	ldr	x0, [sp, #56]
  404970:	add	x0, x0, #0x8
  404974:	add	x3, sp, #0x2, lsl #12
  404978:	add	x3, x3, #0x4b
  40497c:	mov	x5, x3
  404980:	mov	x4, x0
  404984:	mov	x3, x2
  404988:	mov	x2, x1
  40498c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404990:	add	x1, x0, #0xd08
  404994:	ldr	x0, [sp, #48]
  404998:	bl	402110 <__isoc99_fscanf@plt>
  40499c:	str	w0, [sp, #8268]
  4049a0:	ldr	w0, [sp, #8268]
  4049a4:	cmp	w0, #0x4
  4049a8:	b.ne	4049bc <ferror@plt+0x24bc>  // b.any
  4049ac:	add	x0, sp, #0x2, lsl #12
  4049b0:	ldrsb	w0, [x0, #75]
  4049b4:	cmp	w0, #0xa
  4049b8:	b.eq	4049c8 <ferror@plt+0x24c8>  // b.none
  4049bc:	mov	w0, #0xffffffea            	// #-22
  4049c0:	str	w0, [sp, #8268]
  4049c4:	b	404b08 <ferror@plt+0x2608>
  4049c8:	str	wzr, [sp, #8268]
  4049cc:	b	404b08 <ferror@plt+0x2608>
  4049d0:	ldr	x0, [sp, #56]
  4049d4:	add	x1, x0, #0x20
  4049d8:	ldr	x0, [sp, #56]
  4049dc:	add	x0, x0, #0x28
  4049e0:	mov	x3, x0
  4049e4:	mov	x2, x1
  4049e8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4049ec:	add	x1, x0, #0xd20
  4049f0:	ldr	x0, [sp, #48]
  4049f4:	bl	402110 <__isoc99_fscanf@plt>
  4049f8:	str	w0, [sp, #8268]
  4049fc:	ldr	w0, [sp, #8268]
  404a00:	cmp	w0, #0x2
  404a04:	b.ne	404afc <ferror@plt+0x25fc>  // b.any
  404a08:	add	x0, sp, #0x48
  404a0c:	mov	x2, x0
  404a10:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404a14:	add	x1, x0, #0xd30
  404a18:	ldr	x0, [sp, #48]
  404a1c:	bl	402110 <__isoc99_fscanf@plt>
  404a20:	str	w0, [sp, #8268]
  404a24:	ldr	w0, [sp, #8268]
  404a28:	cmp	w0, #0x1
  404a2c:	b.ne	404b04 <ferror@plt+0x2604>  // b.any
  404a30:	ldr	x0, [sp, #56]
  404a34:	ldr	x0, [x0, #16]
  404a38:	add	x1, sp, #0x48
  404a3c:	bl	403980 <ferror@plt+0x1480>
  404a40:	mov	x1, x0
  404a44:	ldr	x0, [sp, #56]
  404a48:	str	x1, [x0, #16]
  404a4c:	ldr	x0, [sp, #56]
  404a50:	ldr	x0, [x0, #16]
  404a54:	cmp	x0, #0x0
  404a58:	b.ne	404a6c <ferror@plt+0x256c>  // b.any
  404a5c:	mov	w1, #0x14f                 	// #335
  404a60:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404a64:	add	x0, x0, #0xc28
  404a68:	bl	40389c <ferror@plt+0x139c>
  404a6c:	add	x0, sp, #0x48
  404a70:	ldr	x2, [sp, #48]
  404a74:	mov	w1, #0x2000                	// #8192
  404a78:	bl	4024c0 <fgets@plt>
  404a7c:	cmp	x0, #0x0
  404a80:	b.ne	404a98 <ferror@plt+0x2598>  // b.any
  404a84:	bl	402460 <__errno_location@plt>
  404a88:	ldr	w0, [x0]
  404a8c:	neg	w0, w0
  404a90:	str	w0, [sp, #8268]
  404a94:	b	404b08 <ferror@plt+0x2608>
  404a98:	ldrsb	w0, [sp, #72]
  404a9c:	cmp	w0, #0x0
  404aa0:	b.eq	404aec <ferror@plt+0x25ec>  // b.none
  404aa4:	add	x0, sp, #0x48
  404aa8:	mov	w1, #0xa                   	// #10
  404aac:	bl	403a40 <ferror@plt+0x1540>
  404ab0:	ldr	x0, [sp, #56]
  404ab4:	ldr	x0, [x0, #24]
  404ab8:	add	x1, sp, #0x48
  404abc:	bl	403980 <ferror@plt+0x1480>
  404ac0:	mov	x1, x0
  404ac4:	ldr	x0, [sp, #56]
  404ac8:	str	x1, [x0, #24]
  404acc:	ldr	x0, [sp, #56]
  404ad0:	ldr	x0, [x0, #24]
  404ad4:	cmp	x0, #0x0
  404ad8:	b.ne	404aec <ferror@plt+0x25ec>  // b.any
  404adc:	mov	w1, #0x159                 	// #345
  404ae0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404ae4:	add	x0, x0, #0xc28
  404ae8:	bl	40389c <ferror@plt+0x139c>
  404aec:	str	wzr, [sp, #8268]
  404af0:	b	404b08 <ferror@plt+0x2608>
  404af4:	nop
  404af8:	b	404b08 <ferror@plt+0x2608>
  404afc:	nop
  404b00:	b	404b08 <ferror@plt+0x2608>
  404b04:	nop
  404b08:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  404b0c:	add	x0, x0, #0x36c
  404b10:	ldr	w0, [x0]
  404b14:	and	w0, w0, #0x4
  404b18:	cmp	w0, #0x0
  404b1c:	b.eq	404b68 <ferror@plt+0x2668>  // b.none
  404b20:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  404b24:	add	x0, x0, #0x340
  404b28:	ldr	x19, [x0]
  404b2c:	bl	4020c0 <getpid@plt>
  404b30:	mov	w1, w0
  404b34:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404b38:	add	x4, x0, #0xca0
  404b3c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404b40:	add	x3, x0, #0xbb0
  404b44:	mov	w2, w1
  404b48:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404b4c:	add	x1, x0, #0xc08
  404b50:	mov	x0, x19
  404b54:	bl	4024b0 <fprintf@plt>
  404b58:	ldr	w1, [sp, #8268]
  404b5c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404b60:	add	x0, x0, #0xd38
  404b64:	bl	403ac8 <ferror@plt+0x15c8>
  404b68:	ldr	w0, [sp, #8268]
  404b6c:	ldr	x19, [sp, #16]
  404b70:	ldp	x29, x30, [sp]
  404b74:	mov	x12, #0x2050                	// #8272
  404b78:	add	sp, sp, x12
  404b7c:	ret
  404b80:	stp	x29, x30, [sp, #-48]!
  404b84:	mov	x29, sp
  404b88:	str	x0, [sp, #24]
  404b8c:	strb	w1, [sp, #23]
  404b90:	str	xzr, [sp, #40]
  404b94:	b	404be0 <ferror@plt+0x26e0>
  404b98:	ldr	x0, [sp, #24]
  404b9c:	ldr	x1, [x0]
  404ba0:	ldr	x0, [sp, #40]
  404ba4:	lsl	x0, x0, #5
  404ba8:	add	x0, x1, x0
  404bac:	str	x0, [sp, #32]
  404bb0:	ldr	x0, [sp, #32]
  404bb4:	ldr	x0, [x0]
  404bb8:	mov	x1, x0
  404bbc:	ldrb	w0, [sp, #23]
  404bc0:	bl	404740 <ferror@plt+0x2240>
  404bc4:	cmp	w0, #0x0
  404bc8:	b.eq	404bd4 <ferror@plt+0x26d4>  // b.none
  404bcc:	ldr	x0, [sp, #32]
  404bd0:	b	404bf8 <ferror@plt+0x26f8>
  404bd4:	ldr	x0, [sp, #40]
  404bd8:	add	x0, x0, #0x1
  404bdc:	str	x0, [sp, #40]
  404be0:	ldr	x0, [sp, #24]
  404be4:	ldr	x0, [x0, #8]
  404be8:	ldr	x1, [sp, #40]
  404bec:	cmp	x1, x0
  404bf0:	b.cc	404b98 <ferror@plt+0x2698>  // b.lo, b.ul, b.last
  404bf4:	mov	x0, #0x0                   	// #0
  404bf8:	ldp	x29, x30, [sp], #48
  404bfc:	ret
  404c00:	stp	x29, x30, [sp, #-48]!
  404c04:	mov	x29, sp
  404c08:	str	x19, [sp, #16]
  404c0c:	str	x0, [sp, #40]
  404c10:	str	x1, [sp, #32]
  404c14:	ldr	x0, [sp, #40]
  404c18:	ldrb	w0, [x0, #24]
  404c1c:	and	w0, w0, #0x1
  404c20:	and	w0, w0, #0xff
  404c24:	cmp	w0, #0x0
  404c28:	b.eq	404c34 <ferror@plt+0x2734>  // b.none
  404c2c:	mov	w0, #0x0                   	// #0
  404c30:	b	404cd0 <ferror@plt+0x27d0>
  404c34:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  404c38:	add	x0, x0, #0x36c
  404c3c:	ldr	w0, [x0]
  404c40:	and	w0, w0, #0x8
  404c44:	cmp	w0, #0x0
  404c48:	b.eq	404ca0 <ferror@plt+0x27a0>  // b.none
  404c4c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  404c50:	add	x0, x0, #0x340
  404c54:	ldr	x19, [x0]
  404c58:	bl	4020c0 <getpid@plt>
  404c5c:	mov	w1, w0
  404c60:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404c64:	add	x4, x0, #0xc00
  404c68:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404c6c:	add	x3, x0, #0xbb0
  404c70:	mov	w2, w1
  404c74:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404c78:	add	x1, x0, #0xc08
  404c7c:	mov	x0, x19
  404c80:	bl	4024b0 <fprintf@plt>
  404c84:	ldr	x0, [sp, #40]
  404c88:	ldr	x0, [x0, #8]
  404c8c:	ldr	x2, [sp, #32]
  404c90:	mov	x1, x0
  404c94:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404c98:	add	x0, x0, #0xd58
  404c9c:	bl	403ac8 <ferror@plt+0x15c8>
  404ca0:	ldr	x0, [sp, #40]
  404ca4:	ldr	x0, [x0, #16]
  404ca8:	ldr	x1, [sp, #32]
  404cac:	mov	w2, #0x1                   	// #1
  404cb0:	bl	402240 <fseek@plt>
  404cb4:	cmn	w0, #0x1
  404cb8:	b.ne	404ccc <ferror@plt+0x27cc>  // b.any
  404cbc:	bl	402460 <__errno_location@plt>
  404cc0:	ldr	w0, [x0]
  404cc4:	neg	w0, w0
  404cc8:	b	404cd0 <ferror@plt+0x27d0>
  404ccc:	mov	w0, #0x0                   	// #0
  404cd0:	ldr	x19, [sp, #16]
  404cd4:	ldp	x29, x30, [sp], #48
  404cd8:	ret
  404cdc:	stp	x29, x30, [sp, #-112]!
  404ce0:	mov	x29, sp
  404ce4:	str	x19, [sp, #16]
  404ce8:	str	x0, [sp, #56]
  404cec:	str	x1, [sp, #48]
  404cf0:	str	x2, [sp, #40]
  404cf4:	ldr	x0, [sp, #56]
  404cf8:	cmp	x0, #0x0
  404cfc:	b.ne	404d20 <ferror@plt+0x2820>  // b.any
  404d00:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  404d04:	add	x3, x0, #0xe8
  404d08:	mov	w2, #0x186                 	// #390
  404d0c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404d10:	add	x1, x0, #0xc28
  404d14:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404d18:	add	x0, x0, #0xc48
  404d1c:	bl	402450 <__assert_fail@plt>
  404d20:	ldr	x0, [sp, #56]
  404d24:	ldr	x0, [x0, #72]
  404d28:	cmp	x0, #0x0
  404d2c:	b.ne	404d50 <ferror@plt+0x2850>  // b.any
  404d30:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  404d34:	add	x3, x0, #0xe8
  404d38:	mov	w2, #0x187                 	// #391
  404d3c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404d40:	add	x1, x0, #0xc28
  404d44:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404d48:	add	x0, x0, #0xd70
  404d4c:	bl	402450 <__assert_fail@plt>
  404d50:	ldr	x0, [sp, #40]
  404d54:	cmp	x0, #0x0
  404d58:	b.ne	404d7c <ferror@plt+0x287c>  // b.any
  404d5c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  404d60:	add	x3, x0, #0xe8
  404d64:	mov	w2, #0x188                 	// #392
  404d68:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404d6c:	add	x1, x0, #0xc28
  404d70:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404d74:	add	x0, x0, #0xd80
  404d78:	bl	402450 <__assert_fail@plt>
  404d7c:	ldr	x0, [sp, #56]
  404d80:	add	x0, x0, #0x10
  404d84:	str	x0, [sp, #96]
  404d88:	ldr	x0, [sp, #40]
  404d8c:	str	xzr, [x0]
  404d90:	str	xzr, [sp, #80]
  404d94:	ldr	x0, [sp, #80]
  404d98:	str	x0, [sp, #72]
  404d9c:	str	xzr, [sp, #88]
  404da0:	mov	w0, #0x1                   	// #1
  404da4:	str	w0, [sp, #108]
  404da8:	ldr	x0, [sp, #56]
  404dac:	ldr	x0, [x0, #72]
  404db0:	bl	402270 <feof@plt>
  404db4:	cmp	w0, #0x0
  404db8:	b.ne	405178 <ferror@plt+0x2c78>  // b.any
  404dbc:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  404dc0:	add	x0, x0, #0x36c
  404dc4:	ldr	w0, [x0]
  404dc8:	and	w0, w0, #0x4
  404dcc:	cmp	w0, #0x0
  404dd0:	b.eq	404e18 <ferror@plt+0x2918>  // b.none
  404dd4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  404dd8:	add	x0, x0, #0x340
  404ddc:	ldr	x19, [x0]
  404de0:	bl	4020c0 <getpid@plt>
  404de4:	mov	w1, w0
  404de8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404dec:	add	x4, x0, #0xca0
  404df0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404df4:	add	x3, x0, #0xbb0
  404df8:	mov	w2, w1
  404dfc:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404e00:	add	x1, x0, #0xc08
  404e04:	mov	x0, x19
  404e08:	bl	4024b0 <fprintf@plt>
  404e0c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404e10:	add	x0, x0, #0xd88
  404e14:	bl	403ac8 <ferror@plt+0x15c8>
  404e18:	ldr	x0, [sp, #96]
  404e1c:	bl	404790 <ferror@plt+0x2290>
  404e20:	ldr	x0, [sp, #56]
  404e24:	ldr	w0, [x0, #92]
  404e28:	add	w1, w0, #0x1
  404e2c:	ldr	x0, [sp, #56]
  404e30:	str	w1, [x0, #92]
  404e34:	ldr	x0, [sp, #56]
  404e38:	ldr	w0, [x0, #88]
  404e3c:	cmp	w0, #0x0
  404e40:	b.eq	404e50 <ferror@plt+0x2950>  // b.none
  404e44:	cmp	w0, #0x1
  404e48:	b.eq	404e90 <ferror@plt+0x2990>  // b.none
  404e4c:	b	404ef4 <ferror@plt+0x29f4>
  404e50:	ldr	x0, [sp, #56]
  404e54:	ldr	x1, [x0, #72]
  404e58:	ldr	x0, [sp, #56]
  404e5c:	ldrsb	w0, [x0, #136]
  404e60:	mov	w2, w0
  404e64:	ldr	x0, [sp, #96]
  404e68:	bl	404904 <ferror@plt+0x2404>
  404e6c:	str	w0, [sp, #108]
  404e70:	ldr	w0, [sp, #108]
  404e74:	cmp	w0, #0x0
  404e78:	b.ne	404ef0 <ferror@plt+0x29f0>  // b.any
  404e7c:	ldr	x0, [sp, #56]
  404e80:	ldrsb	w1, [x0, #136]
  404e84:	ldr	x0, [sp, #96]
  404e88:	strb	w1, [x0]
  404e8c:	b	404ef0 <ferror@plt+0x29f0>
  404e90:	ldr	x0, [sp, #56]
  404e94:	ldr	x3, [x0, #72]
  404e98:	ldr	x0, [sp, #96]
  404e9c:	mov	x2, x0
  404ea0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404ea4:	add	x1, x0, #0xda0
  404ea8:	mov	x0, x3
  404eac:	bl	402110 <__isoc99_fscanf@plt>
  404eb0:	str	w0, [sp, #108]
  404eb4:	ldr	w0, [sp, #108]
  404eb8:	cmp	w0, #0x1
  404ebc:	b.eq	404ecc <ferror@plt+0x29cc>  // b.none
  404ec0:	mov	w0, #0xffffffea            	// #-22
  404ec4:	str	w0, [sp, #108]
  404ec8:	b	404ef4 <ferror@plt+0x29f4>
  404ecc:	ldr	x0, [sp, #56]
  404ed0:	ldr	x1, [x0, #72]
  404ed4:	ldr	x0, [sp, #96]
  404ed8:	ldrsb	w0, [x0]
  404edc:	mov	w2, w0
  404ee0:	ldr	x0, [sp, #96]
  404ee4:	bl	404904 <ferror@plt+0x2404>
  404ee8:	str	w0, [sp, #108]
  404eec:	b	404ef4 <ferror@plt+0x29f4>
  404ef0:	nop
  404ef4:	ldr	w0, [sp, #108]
  404ef8:	cmp	w0, #0x0
  404efc:	b.eq	404f2c <ferror@plt+0x2a2c>  // b.none
  404f00:	ldr	w0, [sp, #108]
  404f04:	cmp	w0, #0x0
  404f08:	b.ge	405180 <ferror@plt+0x2c80>  // b.tcont
  404f0c:	ldr	x0, [sp, #56]
  404f10:	ldr	x0, [x0, #72]
  404f14:	bl	402270 <feof@plt>
  404f18:	cmp	w0, #0x0
  404f1c:	b.eq	405180 <ferror@plt+0x2c80>  // b.none
  404f20:	mov	w0, #0x1                   	// #1
  404f24:	str	w0, [sp, #108]
  404f28:	b	405180 <ferror@plt+0x2c80>
  404f2c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  404f30:	add	x0, x0, #0x36c
  404f34:	ldr	w0, [x0]
  404f38:	and	w0, w0, #0x4
  404f3c:	cmp	w0, #0x0
  404f40:	b.eq	404f94 <ferror@plt+0x2a94>  // b.none
  404f44:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  404f48:	add	x0, x0, #0x340
  404f4c:	ldr	x19, [x0]
  404f50:	bl	4020c0 <getpid@plt>
  404f54:	mov	w1, w0
  404f58:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404f5c:	add	x4, x0, #0xca0
  404f60:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404f64:	add	x3, x0, #0xbb0
  404f68:	mov	w2, w1
  404f6c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404f70:	add	x1, x0, #0xc08
  404f74:	mov	x0, x19
  404f78:	bl	4024b0 <fprintf@plt>
  404f7c:	ldr	x0, [sp, #96]
  404f80:	ldrsb	w0, [x0]
  404f84:	mov	w1, w0
  404f88:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  404f8c:	add	x0, x0, #0xda8
  404f90:	bl	403ac8 <ferror@plt+0x15c8>
  404f94:	ldr	x0, [sp, #96]
  404f98:	ldrsb	w0, [x0]
  404f9c:	mov	w1, w0
  404fa0:	ldr	x0, [sp, #56]
  404fa4:	bl	404b80 <ferror@plt+0x2680>
  404fa8:	str	x0, [sp, #88]
  404fac:	ldr	x0, [sp, #88]
  404fb0:	cmp	x0, #0x0
  404fb4:	b.eq	40506c <ferror@plt+0x2b6c>  // b.none
  404fb8:	ldr	x0, [sp, #96]
  404fbc:	ldrsb	w0, [x0]
  404fc0:	ldr	x1, [sp, #48]
  404fc4:	bl	404740 <ferror@plt+0x2240>
  404fc8:	cmp	w0, #0x0
  404fcc:	b.eq	405054 <ferror@plt+0x2b54>  // b.none
  404fd0:	ldr	x0, [sp, #96]
  404fd4:	ldr	x1, [sp, #88]
  404fd8:	str	x1, [x0, #48]
  404fdc:	ldr	x0, [sp, #40]
  404fe0:	ldr	x1, [sp, #96]
  404fe4:	str	x1, [x0]
  404fe8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  404fec:	add	x0, x0, #0x36c
  404ff0:	ldr	w0, [x0]
  404ff4:	and	w0, w0, #0x8
  404ff8:	cmp	w0, #0x0
  404ffc:	b.eq	405188 <ferror@plt+0x2c88>  // b.none
  405000:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405004:	add	x0, x0, #0x340
  405008:	ldr	x19, [x0]
  40500c:	bl	4020c0 <getpid@plt>
  405010:	mov	w1, w0
  405014:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405018:	add	x4, x0, #0xc00
  40501c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405020:	add	x3, x0, #0xbb0
  405024:	mov	w2, w1
  405028:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40502c:	add	x1, x0, #0xc08
  405030:	mov	x0, x19
  405034:	bl	4024b0 <fprintf@plt>
  405038:	ldr	x0, [sp, #88]
  40503c:	ldr	x0, [x0, #8]
  405040:	mov	x1, x0
  405044:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405048:	add	x0, x0, #0xdc0
  40504c:	bl	403ac8 <ferror@plt+0x15c8>
  405050:	b	405188 <ferror@plt+0x2c88>
  405054:	ldr	x0, [sp, #96]
  405058:	ldr	x0, [x0, #8]
  40505c:	mov	x1, x0
  405060:	ldr	x0, [sp, #88]
  405064:	bl	404c00 <ferror@plt+0x2700>
  405068:	b	4050d4 <ferror@plt+0x2bd4>
  40506c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405070:	add	x0, x0, #0x36c
  405074:	ldr	w0, [x0]
  405078:	and	w0, w0, #0x4
  40507c:	cmp	w0, #0x0
  405080:	b.eq	4050d4 <ferror@plt+0x2bd4>  // b.none
  405084:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405088:	add	x0, x0, #0x340
  40508c:	ldr	x19, [x0]
  405090:	bl	4020c0 <getpid@plt>
  405094:	mov	w1, w0
  405098:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40509c:	add	x4, x0, #0xca0
  4050a0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4050a4:	add	x3, x0, #0xbb0
  4050a8:	mov	w2, w1
  4050ac:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4050b0:	add	x1, x0, #0xc08
  4050b4:	mov	x0, x19
  4050b8:	bl	4024b0 <fprintf@plt>
  4050bc:	ldr	x0, [sp, #96]
  4050c0:	ldrsb	w0, [x0]
  4050c4:	mov	w1, w0
  4050c8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4050cc:	add	x0, x0, #0xdd8
  4050d0:	bl	403ac8 <ferror@plt+0x15c8>
  4050d4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4050d8:	add	x0, x0, #0x36c
  4050dc:	ldr	w0, [x0]
  4050e0:	and	w0, w0, #0x4
  4050e4:	cmp	w0, #0x0
  4050e8:	b.eq	405158 <ferror@plt+0x2c58>  // b.none
  4050ec:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4050f0:	add	x0, x0, #0x340
  4050f4:	ldr	x19, [x0]
  4050f8:	bl	4020c0 <getpid@plt>
  4050fc:	mov	w1, w0
  405100:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405104:	add	x4, x0, #0xca0
  405108:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40510c:	add	x3, x0, #0xbb0
  405110:	mov	w2, w1
  405114:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405118:	add	x1, x0, #0xc08
  40511c:	mov	x0, x19
  405120:	bl	4024b0 <fprintf@plt>
  405124:	ldr	x0, [sp, #96]
  405128:	ldrsb	w0, [x0]
  40512c:	mov	w4, w0
  405130:	ldr	x0, [sp, #96]
  405134:	ldr	x1, [x0, #32]
  405138:	ldr	x0, [sp, #96]
  40513c:	ldr	x0, [x0, #40]
  405140:	mov	x3, x0
  405144:	mov	x2, x1
  405148:	mov	w1, w4
  40514c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405150:	add	x0, x0, #0xdf8
  405154:	bl	403ac8 <ferror@plt+0x15c8>
  405158:	ldr	x0, [sp, #96]
  40515c:	add	x1, x0, #0x20
  405160:	add	x0, sp, #0x48
  405164:	bl	403f00 <ferror@plt+0x1a00>
  405168:	ldr	w0, [sp, #108]
  40516c:	cmp	w0, #0x0
  405170:	b.eq	404d9c <ferror@plt+0x289c>  // b.none
  405174:	b	40518c <ferror@plt+0x2c8c>
  405178:	nop
  40517c:	b	40518c <ferror@plt+0x2c8c>
  405180:	nop
  405184:	b	40518c <ferror@plt+0x2c8c>
  405188:	nop
  40518c:	ldr	x0, [sp, #72]
  405190:	cmp	x0, #0x0
  405194:	b.ne	4051a4 <ferror@plt+0x2ca4>  // b.any
  405198:	ldr	x0, [sp, #80]
  40519c:	cmp	x0, #0x0
  4051a0:	b.eq	4051b4 <ferror@plt+0x2cb4>  // b.none
  4051a4:	ldr	x0, [sp, #96]
  4051a8:	add	x0, x0, #0x20
  4051ac:	add	x1, sp, #0x48
  4051b0:	bl	403f00 <ferror@plt+0x1a00>
  4051b4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4051b8:	add	x0, x0, #0x36c
  4051bc:	ldr	w0, [x0]
  4051c0:	and	w0, w0, #0x4
  4051c4:	cmp	w0, #0x0
  4051c8:	b.eq	405248 <ferror@plt+0x2d48>  // b.none
  4051cc:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4051d0:	add	x0, x0, #0x340
  4051d4:	ldr	x19, [x0]
  4051d8:	bl	4020c0 <getpid@plt>
  4051dc:	mov	w1, w0
  4051e0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4051e4:	add	x4, x0, #0xca0
  4051e8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4051ec:	add	x3, x0, #0xbb0
  4051f0:	mov	w2, w1
  4051f4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4051f8:	add	x1, x0, #0xc08
  4051fc:	mov	x0, x19
  405200:	bl	4024b0 <fprintf@plt>
  405204:	ldr	x0, [sp, #96]
  405208:	ldr	x1, [x0, #32]
  40520c:	ldr	x0, [sp, #96]
  405210:	ldr	x2, [x0, #40]
  405214:	ldr	x3, [sp, #72]
  405218:	ldr	x4, [sp, #80]
  40521c:	ldr	x0, [sp, #96]
  405220:	ldr	x0, [x0, #8]
  405224:	mov	x6, x0
  405228:	mov	x5, x4
  40522c:	mov	x4, x3
  405230:	mov	x3, x2
  405234:	mov	x2, x1
  405238:	ldr	w1, [sp, #108]
  40523c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405240:	add	x0, x0, #0xe20
  405244:	bl	403ac8 <ferror@plt+0x15c8>
  405248:	ldr	x0, [sp, #56]
  40524c:	ldr	d0, [x0, #128]
  405250:	fcmp	d0, #0.0
  405254:	b.eq	4052fc <ferror@plt+0x2dfc>  // b.none
  405258:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40525c:	add	x0, x0, #0x36c
  405260:	ldr	w0, [x0]
  405264:	and	w0, w0, #0x4
  405268:	cmp	w0, #0x0
  40526c:	b.eq	4052b4 <ferror@plt+0x2db4>  // b.none
  405270:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405274:	add	x0, x0, #0x340
  405278:	ldr	x19, [x0]
  40527c:	bl	4020c0 <getpid@plt>
  405280:	mov	w1, w0
  405284:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405288:	add	x4, x0, #0xca0
  40528c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405290:	add	x3, x0, #0xbb0
  405294:	mov	w2, w1
  405298:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40529c:	add	x1, x0, #0xc08
  4052a0:	mov	x0, x19
  4052a4:	bl	4024b0 <fprintf@plt>
  4052a8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4052ac:	add	x0, x0, #0xe70
  4052b0:	bl	403ac8 <ferror@plt+0x15c8>
  4052b4:	ldr	x0, [sp, #96]
  4052b8:	ldr	d0, [x0, #32]
  4052bc:	scvtf	d1, d0
  4052c0:	ldr	x0, [sp, #56]
  4052c4:	ldr	d0, [x0, #128]
  4052c8:	fdiv	d0, d1, d0
  4052cc:	fcvtzs	d0, d0
  4052d0:	ldr	x0, [sp, #96]
  4052d4:	str	d0, [x0, #32]
  4052d8:	ldr	x0, [sp, #96]
  4052dc:	ldr	d0, [x0, #40]
  4052e0:	scvtf	d1, d0
  4052e4:	ldr	x0, [sp, #56]
  4052e8:	ldr	d0, [x0, #128]
  4052ec:	fdiv	d0, d1, d0
  4052f0:	fcvtzs	d0, d0
  4052f4:	ldr	x0, [sp, #96]
  4052f8:	str	d0, [x0, #40]
  4052fc:	ldr	x0, [sp, #56]
  405300:	ldr	x0, [x0, #96]
  405304:	cmp	x0, #0x0
  405308:	b.ne	40531c <ferror@plt+0x2e1c>  // b.any
  40530c:	ldr	x0, [sp, #56]
  405310:	ldr	x0, [x0, #104]
  405314:	cmp	x0, #0x0
  405318:	b.eq	4053f4 <ferror@plt+0x2ef4>  // b.none
  40531c:	ldr	x0, [sp, #96]
  405320:	ldr	x1, [x0, #32]
  405324:	ldr	x0, [sp, #56]
  405328:	ldr	x0, [x0, #96]
  40532c:	cmp	x1, x0
  405330:	b.ne	405354 <ferror@plt+0x2e54>  // b.any
  405334:	ldr	x0, [sp, #96]
  405338:	ldr	x1, [x0, #40]
  40533c:	ldr	x0, [sp, #56]
  405340:	ldr	x0, [x0, #104]
  405344:	cmp	x1, x0
  405348:	cset	w0, gt
  40534c:	and	w0, w0, #0xff
  405350:	b	405370 <ferror@plt+0x2e70>
  405354:	ldr	x0, [sp, #96]
  405358:	ldr	x1, [x0, #32]
  40535c:	ldr	x0, [sp, #56]
  405360:	ldr	x0, [x0, #96]
  405364:	cmp	x1, x0
  405368:	cset	w0, gt
  40536c:	and	w0, w0, #0xff
  405370:	cmp	w0, #0x0
  405374:	b.eq	4053f4 <ferror@plt+0x2ef4>  // b.none
  405378:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40537c:	add	x0, x0, #0x36c
  405380:	ldr	w0, [x0]
  405384:	and	w0, w0, #0x4
  405388:	cmp	w0, #0x0
  40538c:	b.eq	4053d4 <ferror@plt+0x2ed4>  // b.none
  405390:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405394:	add	x0, x0, #0x340
  405398:	ldr	x19, [x0]
  40539c:	bl	4020c0 <getpid@plt>
  4053a0:	mov	w1, w0
  4053a4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4053a8:	add	x4, x0, #0xca0
  4053ac:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4053b0:	add	x3, x0, #0xbb0
  4053b4:	mov	w2, w1
  4053b8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4053bc:	add	x1, x0, #0xc08
  4053c0:	mov	x0, x19
  4053c4:	bl	4024b0 <fprintf@plt>
  4053c8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4053cc:	add	x0, x0, #0xe90
  4053d0:	bl	403ac8 <ferror@plt+0x15c8>
  4053d4:	ldr	x0, [sp, #56]
  4053d8:	ldr	x1, [x0, #96]
  4053dc:	ldr	x0, [sp, #96]
  4053e0:	str	x1, [x0, #32]
  4053e4:	ldr	x0, [sp, #56]
  4053e8:	ldr	x1, [x0, #104]
  4053ec:	ldr	x0, [sp, #96]
  4053f0:	str	x1, [x0, #40]
  4053f4:	ldr	x0, [sp, #56]
  4053f8:	ldr	x0, [x0, #112]
  4053fc:	cmp	x0, #0x0
  405400:	b.ne	405414 <ferror@plt+0x2f14>  // b.any
  405404:	ldr	x0, [sp, #56]
  405408:	ldr	x0, [x0, #120]
  40540c:	cmp	x0, #0x0
  405410:	b.eq	4054e4 <ferror@plt+0x2fe4>  // b.none
  405414:	ldr	x0, [sp, #96]
  405418:	ldr	x1, [x0, #32]
  40541c:	ldr	x0, [sp, #56]
  405420:	ldr	x0, [x0, #112]
  405424:	cmp	x1, x0
  405428:	b.ne	40544c <ferror@plt+0x2f4c>  // b.any
  40542c:	ldr	x0, [sp, #96]
  405430:	ldr	x1, [x0, #40]
  405434:	ldr	x0, [sp, #56]
  405438:	ldr	x0, [x0, #120]
  40543c:	cmp	x1, x0
  405440:	cset	w0, lt  // lt = tstop
  405444:	and	w0, w0, #0xff
  405448:	b	405468 <ferror@plt+0x2f68>
  40544c:	ldr	x0, [sp, #96]
  405450:	ldr	x1, [x0, #32]
  405454:	ldr	x0, [sp, #56]
  405458:	ldr	x0, [x0, #112]
  40545c:	cmp	x1, x0
  405460:	cset	w0, lt  // lt = tstop
  405464:	and	w0, w0, #0xff
  405468:	cmp	w0, #0x0
  40546c:	b.eq	4054e4 <ferror@plt+0x2fe4>  // b.none
  405470:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405474:	add	x0, x0, #0x36c
  405478:	ldr	w0, [x0]
  40547c:	and	w0, w0, #0x4
  405480:	cmp	w0, #0x0
  405484:	b.eq	4054cc <ferror@plt+0x2fcc>  // b.none
  405488:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40548c:	add	x0, x0, #0x340
  405490:	ldr	x19, [x0]
  405494:	bl	4020c0 <getpid@plt>
  405498:	mov	w1, w0
  40549c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4054a0:	add	x4, x0, #0xca0
  4054a4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4054a8:	add	x3, x0, #0xbb0
  4054ac:	mov	w2, w1
  4054b0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4054b4:	add	x1, x0, #0xc08
  4054b8:	mov	x0, x19
  4054bc:	bl	4024b0 <fprintf@plt>
  4054c0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4054c4:	add	x0, x0, #0xeb0
  4054c8:	bl	403ac8 <ferror@plt+0x15c8>
  4054cc:	ldr	x0, [sp, #96]
  4054d0:	str	xzr, [x0, #40]
  4054d4:	ldr	x0, [sp, #96]
  4054d8:	ldr	x1, [x0, #40]
  4054dc:	ldr	x0, [sp, #96]
  4054e0:	str	x1, [x0, #32]
  4054e4:	ldr	w0, [sp, #108]
  4054e8:	ldr	x19, [sp, #16]
  4054ec:	ldp	x29, x30, [sp], #112
  4054f0:	ret
  4054f4:	mov	x12, #0x2070                	// #8304
  4054f8:	sub	sp, sp, x12
  4054fc:	stp	x29, x30, [sp]
  405500:	mov	x29, sp
  405504:	str	x19, [sp, #16]
  405508:	str	x0, [sp, #56]
  40550c:	str	x1, [sp, #48]
  405510:	str	w2, [sp, #44]
  405514:	str	wzr, [sp, #8292]
  405518:	str	wzr, [sp, #8288]
  40551c:	ldr	x0, [sp, #56]
  405520:	cmp	x0, #0x0
  405524:	b.ne	405548 <ferror@plt+0x3048>  // b.any
  405528:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40552c:	add	x3, x0, #0x100
  405530:	mov	w2, #0x1f2                 	// #498
  405534:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405538:	add	x1, x0, #0xc28
  40553c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405540:	add	x0, x0, #0xc48
  405544:	bl	402450 <__assert_fail@plt>
  405548:	ldr	x0, [sp, #48]
  40554c:	cmp	x0, #0x0
  405550:	b.ne	405574 <ferror@plt+0x3074>  // b.any
  405554:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  405558:	add	x3, x0, #0x100
  40555c:	mov	w2, #0x1f3                 	// #499
  405560:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405564:	add	x1, x0, #0xc28
  405568:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40556c:	add	x0, x0, #0xd00
  405570:	bl	402450 <__assert_fail@plt>
  405574:	ldr	x0, [sp, #48]
  405578:	ldrsb	w0, [x0]
  40557c:	cmp	w0, #0x48
  405580:	b.eq	405678 <ferror@plt+0x3178>  // b.none
  405584:	cmp	w0, #0x53
  405588:	b.ne	405764 <ferror@plt+0x3264>  // b.any
  40558c:	ldr	x0, [sp, #48]
  405590:	ldr	x0, [x0, #16]
  405594:	cmp	x0, #0x0
  405598:	b.ne	4055bc <ferror@plt+0x30bc>  // b.any
  40559c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4055a0:	add	x3, x0, #0x100
  4055a4:	mov	w2, #0x1f6                 	// #502
  4055a8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4055ac:	add	x1, x0, #0xc28
  4055b0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4055b4:	add	x0, x0, #0xed0
  4055b8:	bl	402450 <__assert_fail@plt>
  4055bc:	ldr	x0, [sp, #48]
  4055c0:	ldr	x0, [x0, #24]
  4055c4:	cmp	x0, #0x0
  4055c8:	b.ne	4055ec <ferror@plt+0x30ec>  // b.any
  4055cc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4055d0:	add	x3, x0, #0x100
  4055d4:	mov	w2, #0x1f7                 	// #503
  4055d8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4055dc:	add	x1, x0, #0xc28
  4055e0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4055e4:	add	x0, x0, #0xee0
  4055e8:	bl	402450 <__assert_fail@plt>
  4055ec:	ldr	x0, [sp, #48]
  4055f0:	ldr	x1, [x0, #16]
  4055f4:	ldr	x0, [sp, #48]
  4055f8:	ldr	x0, [x0, #24]
  4055fc:	mov	x3, x0
  405600:	mov	x2, x1
  405604:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405608:	add	x1, x0, #0xef0
  40560c:	ldr	w0, [sp, #44]
  405610:	bl	4021c0 <dprintf@plt>
  405614:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405618:	add	x0, x0, #0x36c
  40561c:	ldr	w0, [x0]
  405620:	and	w0, w0, #0x8
  405624:	cmp	w0, #0x0
  405628:	b.eq	405670 <ferror@plt+0x3170>  // b.none
  40562c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405630:	add	x0, x0, #0x340
  405634:	ldr	x19, [x0]
  405638:	bl	4020c0 <getpid@plt>
  40563c:	mov	w1, w0
  405640:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405644:	add	x4, x0, #0xc00
  405648:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  40564c:	add	x3, x0, #0xbb0
  405650:	mov	w2, w1
  405654:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405658:	add	x1, x0, #0xc08
  40565c:	mov	x0, x19
  405660:	bl	4024b0 <fprintf@plt>
  405664:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405668:	add	x0, x0, #0xef8
  40566c:	bl	403ac8 <ferror@plt+0x15c8>
  405670:	mov	w0, #0x0                   	// #0
  405674:	b	405afc <ferror@plt+0x35fc>
  405678:	ldr	x0, [sp, #48]
  40567c:	ldr	x0, [x0, #16]
  405680:	cmp	x0, #0x0
  405684:	b.ne	4056a8 <ferror@plt+0x31a8>  // b.any
  405688:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40568c:	add	x3, x0, #0x100
  405690:	mov	w2, #0x1fc                 	// #508
  405694:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405698:	add	x1, x0, #0xc28
  40569c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4056a0:	add	x0, x0, #0xed0
  4056a4:	bl	402450 <__assert_fail@plt>
  4056a8:	ldr	x0, [sp, #48]
  4056ac:	ldr	x0, [x0, #24]
  4056b0:	cmp	x0, #0x0
  4056b4:	b.ne	4056d8 <ferror@plt+0x31d8>  // b.any
  4056b8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4056bc:	add	x3, x0, #0x100
  4056c0:	mov	w2, #0x1fd                 	// #509
  4056c4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4056c8:	add	x1, x0, #0xc28
  4056cc:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4056d0:	add	x0, x0, #0xee0
  4056d4:	bl	402450 <__assert_fail@plt>
  4056d8:	ldr	x0, [sp, #48]
  4056dc:	ldr	x1, [x0, #16]
  4056e0:	ldr	x0, [sp, #48]
  4056e4:	ldr	x0, [x0, #24]
  4056e8:	mov	x3, x0
  4056ec:	mov	x2, x1
  4056f0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4056f4:	add	x1, x0, #0xf10
  4056f8:	ldr	w0, [sp, #44]
  4056fc:	bl	4021c0 <dprintf@plt>
  405700:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405704:	add	x0, x0, #0x36c
  405708:	ldr	w0, [x0]
  40570c:	and	w0, w0, #0x8
  405710:	cmp	w0, #0x0
  405714:	b.eq	40575c <ferror@plt+0x325c>  // b.none
  405718:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40571c:	add	x0, x0, #0x340
  405720:	ldr	x19, [x0]
  405724:	bl	4020c0 <getpid@plt>
  405728:	mov	w1, w0
  40572c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405730:	add	x4, x0, #0xc00
  405734:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405738:	add	x3, x0, #0xbb0
  40573c:	mov	w2, w1
  405740:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405744:	add	x1, x0, #0xc08
  405748:	mov	x0, x19
  40574c:	bl	4024b0 <fprintf@plt>
  405750:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405754:	add	x0, x0, #0xf20
  405758:	bl	403ac8 <ferror@plt+0x15c8>
  40575c:	mov	w0, #0x0                   	// #0
  405760:	b	405afc <ferror@plt+0x35fc>
  405764:	nop
  405768:	ldr	x0, [sp, #48]
  40576c:	ldr	x0, [x0, #8]
  405770:	cmp	x0, #0x0
  405774:	b.ne	405798 <ferror@plt+0x3298>  // b.any
  405778:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40577c:	add	x3, x0, #0x100
  405780:	mov	w2, #0x205                 	// #517
  405784:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405788:	add	x1, x0, #0xc28
  40578c:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405790:	add	x0, x0, #0xf38
  405794:	bl	402450 <__assert_fail@plt>
  405798:	ldr	x0, [sp, #48]
  40579c:	ldr	x0, [x0, #48]
  4057a0:	cmp	x0, #0x0
  4057a4:	b.ne	4057c8 <ferror@plt+0x32c8>  // b.any
  4057a8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4057ac:	add	x3, x0, #0x100
  4057b0:	mov	w2, #0x206                 	// #518
  4057b4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4057b8:	add	x1, x0, #0xc28
  4057bc:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4057c0:	add	x0, x0, #0xf48
  4057c4:	bl	402450 <__assert_fail@plt>
  4057c8:	ldr	x0, [sp, #48]
  4057cc:	ldr	x0, [x0, #48]
  4057d0:	ldr	x0, [x0, #16]
  4057d4:	cmp	x0, #0x0
  4057d8:	b.ne	4057fc <ferror@plt+0x32fc>  // b.any
  4057dc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4057e0:	add	x3, x0, #0x100
  4057e4:	mov	w2, #0x207                 	// #519
  4057e8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4057ec:	add	x1, x0, #0xc28
  4057f0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4057f4:	add	x0, x0, #0xf58
  4057f8:	bl	402450 <__assert_fail@plt>
  4057fc:	ldr	x0, [sp, #56]
  405800:	ldr	w0, [x0, #140]
  405804:	cmp	w0, #0x2
  405808:	b.eq	40584c <ferror@plt+0x334c>  // b.none
  40580c:	cmp	w0, #0x2
  405810:	b.gt	40585c <ferror@plt+0x335c>
  405814:	cmp	w0, #0x0
  405818:	b.eq	405828 <ferror@plt+0x3328>  // b.none
  40581c:	cmp	w0, #0x1
  405820:	b.eq	405844 <ferror@plt+0x3344>  // b.none
  405824:	b	40585c <ferror@plt+0x335c>
  405828:	ldr	x0, [sp, #48]
  40582c:	ldrsb	w0, [x0]
  405830:	cmp	w0, #0x49
  405834:	b.ne	405858 <ferror@plt+0x3358>  // b.any
  405838:	mov	w0, #0x1                   	// #1
  40583c:	str	w0, [sp, #8288]
  405840:	b	405858 <ferror@plt+0x3358>
  405844:	str	wzr, [sp, #8288]
  405848:	b	40585c <ferror@plt+0x335c>
  40584c:	mov	w0, #0x1                   	// #1
  405850:	str	w0, [sp, #8288]
  405854:	b	40585c <ferror@plt+0x335c>
  405858:	nop
  40585c:	ldr	x0, [sp, #48]
  405860:	ldr	x0, [x0, #8]
  405864:	str	x0, [sp, #8296]
  405868:	b	405a10 <ferror@plt+0x3510>
  40586c:	ldr	x2, [sp, #8296]
  405870:	ldr	x1, [sp, #8296]
  405874:	mov	x0, #0x2000                	// #8192
  405878:	cmp	x2, #0x2, lsl #12
  40587c:	csel	x0, x1, x0, ls  // ls = plast
  405880:	str	x0, [sp, #8272]
  405884:	ldr	x0, [sp, #48]
  405888:	ldr	x0, [x0, #48]
  40588c:	ldr	x1, [x0, #16]
  405890:	add	x0, sp, #0x48
  405894:	mov	x3, x1
  405898:	ldr	x2, [sp, #8272]
  40589c:	mov	x1, #0x1                   	// #1
  4058a0:	bl	4022e0 <fread@plt>
  4058a4:	str	x0, [sp, #8264]
  4058a8:	ldr	x0, [sp, #8264]
  4058ac:	cmp	x0, #0x0
  4058b0:	b.ne	405914 <ferror@plt+0x3414>  // b.any
  4058b4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4058b8:	add	x0, x0, #0x36c
  4058bc:	ldr	w0, [x0]
  4058c0:	and	w0, w0, #0x8
  4058c4:	cmp	w0, #0x0
  4058c8:	b.eq	405a20 <ferror@plt+0x3520>  // b.none
  4058cc:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4058d0:	add	x0, x0, #0x340
  4058d4:	ldr	x19, [x0]
  4058d8:	bl	4020c0 <getpid@plt>
  4058dc:	mov	w1, w0
  4058e0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4058e4:	add	x4, x0, #0xc00
  4058e8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4058ec:	add	x3, x0, #0xbb0
  4058f0:	mov	w2, w1
  4058f4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4058f8:	add	x1, x0, #0xc08
  4058fc:	mov	x0, x19
  405900:	bl	4024b0 <fprintf@plt>
  405904:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405908:	add	x0, x0, #0xf68
  40590c:	bl	403ac8 <ferror@plt+0x15c8>
  405910:	b	405a20 <ferror@plt+0x3520>
  405914:	ldr	w0, [sp, #8288]
  405918:	cmp	w0, #0x0
  40591c:	b.eq	405968 <ferror@plt+0x3468>  // b.none
  405920:	str	xzr, [sp, #8280]
  405924:	b	405958 <ferror@plt+0x3458>
  405928:	ldr	x0, [sp, #8280]
  40592c:	add	x1, sp, #0x48
  405930:	ldrsb	w0, [x1, x0]
  405934:	cmp	w0, #0xd
  405938:	b.ne	40594c <ferror@plt+0x344c>  // b.any
  40593c:	ldr	x0, [sp, #8280]
  405940:	add	x1, sp, #0x48
  405944:	mov	w2, #0xa                   	// #10
  405948:	strb	w2, [x1, x0]
  40594c:	ldr	x0, [sp, #8280]
  405950:	add	x0, x0, #0x1
  405954:	str	x0, [sp, #8280]
  405958:	ldr	x1, [sp, #8280]
  40595c:	ldr	x0, [sp, #8264]
  405960:	cmp	x1, x0
  405964:	b.cc	405928 <ferror@plt+0x3428>  // b.lo, b.ul, b.last
  405968:	ldr	x1, [sp, #8296]
  40596c:	ldr	x0, [sp, #8264]
  405970:	sub	x0, x1, x0
  405974:	str	x0, [sp, #8296]
  405978:	add	x0, sp, #0x48
  40597c:	ldr	x2, [sp, #8264]
  405980:	mov	x1, x0
  405984:	ldr	w0, [sp, #44]
  405988:	bl	402220 <write@plt>
  40598c:	str	x0, [sp, #8272]
  405990:	ldr	x1, [sp, #8272]
  405994:	ldr	x0, [sp, #8264]
  405998:	cmp	x1, x0
  40599c:	b.eq	405a10 <ferror@plt+0x3510>  // b.none
  4059a0:	bl	402460 <__errno_location@plt>
  4059a4:	ldr	w0, [x0]
  4059a8:	neg	w0, w0
  4059ac:	str	w0, [sp, #8292]
  4059b0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4059b4:	add	x0, x0, #0x36c
  4059b8:	ldr	w0, [x0]
  4059bc:	and	w0, w0, #0x8
  4059c0:	cmp	w0, #0x0
  4059c4:	b.eq	405a28 <ferror@plt+0x3528>  // b.none
  4059c8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4059cc:	add	x0, x0, #0x340
  4059d0:	ldr	x19, [x0]
  4059d4:	bl	4020c0 <getpid@plt>
  4059d8:	mov	w1, w0
  4059dc:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4059e0:	add	x4, x0, #0xc00
  4059e4:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4059e8:	add	x3, x0, #0xbb0
  4059ec:	mov	w2, w1
  4059f0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  4059f4:	add	x1, x0, #0xc08
  4059f8:	mov	x0, x19
  4059fc:	bl	4024b0 <fprintf@plt>
  405a00:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405a04:	add	x0, x0, #0xf90
  405a08:	bl	403ac8 <ferror@plt+0x15c8>
  405a0c:	b	405a28 <ferror@plt+0x3528>
  405a10:	ldr	x0, [sp, #8296]
  405a14:	cmp	x0, #0x0
  405a18:	b.ne	40586c <ferror@plt+0x336c>  // b.any
  405a1c:	b	405a2c <ferror@plt+0x352c>
  405a20:	nop
  405a24:	b	405a2c <ferror@plt+0x352c>
  405a28:	nop
  405a2c:	ldr	x0, [sp, #8296]
  405a30:	cmp	x0, #0x0
  405a34:	b.eq	405a60 <ferror@plt+0x3560>  // b.none
  405a38:	ldr	x0, [sp, #48]
  405a3c:	ldr	x0, [x0, #48]
  405a40:	ldr	x0, [x0, #16]
  405a44:	bl	402500 <ferror@plt>
  405a48:	cmp	w0, #0x0
  405a4c:	b.eq	405a60 <ferror@plt+0x3560>  // b.none
  405a50:	bl	402460 <__errno_location@plt>
  405a54:	ldr	w0, [x0]
  405a58:	neg	w0, w0
  405a5c:	str	w0, [sp, #8292]
  405a60:	ldr	x0, [sp, #8296]
  405a64:	cmp	x0, #0x0
  405a68:	b.eq	405a8c <ferror@plt+0x358c>  // b.none
  405a6c:	ldr	x0, [sp, #48]
  405a70:	ldr	x0, [x0, #48]
  405a74:	ldr	x0, [x0, #16]
  405a78:	bl	402270 <feof@plt>
  405a7c:	cmp	w0, #0x0
  405a80:	b.eq	405a8c <ferror@plt+0x358c>  // b.none
  405a84:	mov	w0, #0x1                   	// #1
  405a88:	str	w0, [sp, #8292]
  405a8c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405a90:	add	x0, x0, #0x36c
  405a94:	ldr	w0, [x0]
  405a98:	and	w0, w0, #0x8
  405a9c:	cmp	w0, #0x0
  405aa0:	b.eq	405af8 <ferror@plt+0x35f8>  // b.none
  405aa4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405aa8:	add	x0, x0, #0x340
  405aac:	ldr	x19, [x0]
  405ab0:	bl	4020c0 <getpid@plt>
  405ab4:	mov	w1, w0
  405ab8:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405abc:	add	x4, x0, #0xc00
  405ac0:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405ac4:	add	x3, x0, #0xbb0
  405ac8:	mov	w2, w1
  405acc:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405ad0:	add	x1, x0, #0xc08
  405ad4:	mov	x0, x19
  405ad8:	bl	4024b0 <fprintf@plt>
  405adc:	ldr	x0, [sp, #48]
  405ae0:	ldr	x0, [x0, #8]
  405ae4:	mov	x2, x0
  405ae8:	ldr	w1, [sp, #8292]
  405aec:	adrp	x0, 40b000 <ferror@plt+0x8b00>
  405af0:	add	x0, x0, #0xfb8
  405af4:	bl	403ac8 <ferror@plt+0x15c8>
  405af8:	ldr	w0, [sp, #8292]
  405afc:	ldr	x19, [sp, #16]
  405b00:	ldp	x29, x30, [sp]
  405b04:	mov	x12, #0x2070                	// #8304
  405b08:	add	sp, sp, x12
  405b0c:	ret
  405b10:	stp	x29, x30, [sp, #-48]!
  405b14:	mov	x29, sp
  405b18:	str	w0, [sp, #28]
  405b1c:	ldr	w1, [sp, #28]
  405b20:	mov	w0, #0xde83                	// #56963
  405b24:	movk	w0, #0x431b, lsl #16
  405b28:	umull	x0, w1, w0
  405b2c:	lsr	x0, x0, #32
  405b30:	lsr	w0, w0, #18
  405b34:	mov	w0, w0
  405b38:	str	x0, [sp, #32]
  405b3c:	ldr	w1, [sp, #28]
  405b40:	mov	w0, #0xde83                	// #56963
  405b44:	movk	w0, #0x431b, lsl #16
  405b48:	umull	x0, w1, w0
  405b4c:	lsr	x0, x0, #32
  405b50:	lsr	w0, w0, #18
  405b54:	mov	w2, #0x4240                	// #16960
  405b58:	movk	w2, #0xf, lsl #16
  405b5c:	mul	w0, w0, w2
  405b60:	sub	w0, w1, w0
  405b64:	mov	w1, w0
  405b68:	mov	x0, x1
  405b6c:	lsl	x0, x0, #5
  405b70:	sub	x0, x0, x1
  405b74:	lsl	x0, x0, #2
  405b78:	add	x0, x0, x1
  405b7c:	lsl	x0, x0, #3
  405b80:	str	x0, [sp, #40]
  405b84:	add	x0, sp, #0x20
  405b88:	mov	x1, #0x0                   	// #0
  405b8c:	bl	402320 <nanosleep@plt>
  405b90:	ldp	x29, x30, [sp], #48
  405b94:	ret
  405b98:	stp	x29, x30, [sp, #-64]!
  405b9c:	mov	x29, sp
  405ba0:	str	w0, [sp, #44]
  405ba4:	str	x1, [sp, #32]
  405ba8:	str	x2, [sp, #24]
  405bac:	b	405c4c <ferror@plt+0x374c>
  405bb0:	bl	402460 <__errno_location@plt>
  405bb4:	str	wzr, [x0]
  405bb8:	ldr	x2, [sp, #24]
  405bbc:	ldr	x1, [sp, #32]
  405bc0:	ldr	w0, [sp, #44]
  405bc4:	bl	402220 <write@plt>
  405bc8:	str	x0, [sp, #56]
  405bcc:	ldr	x0, [sp, #56]
  405bd0:	cmp	x0, #0x0
  405bd4:	b.le	405c08 <ferror@plt+0x3708>
  405bd8:	ldr	x0, [sp, #56]
  405bdc:	ldr	x1, [sp, #24]
  405be0:	sub	x0, x1, x0
  405be4:	str	x0, [sp, #24]
  405be8:	ldr	x0, [sp, #24]
  405bec:	cmp	x0, #0x0
  405bf0:	b.eq	405c30 <ferror@plt+0x3730>  // b.none
  405bf4:	ldr	x0, [sp, #56]
  405bf8:	ldr	x1, [sp, #32]
  405bfc:	add	x0, x1, x0
  405c00:	str	x0, [sp, #32]
  405c04:	b	405c30 <ferror@plt+0x3730>
  405c08:	bl	402460 <__errno_location@plt>
  405c0c:	ldr	w0, [x0]
  405c10:	cmp	w0, #0x4
  405c14:	b.eq	405c30 <ferror@plt+0x3730>  // b.none
  405c18:	bl	402460 <__errno_location@plt>
  405c1c:	ldr	w0, [x0]
  405c20:	cmp	w0, #0xb
  405c24:	b.eq	405c30 <ferror@plt+0x3730>  // b.none
  405c28:	mov	w0, #0xffffffff            	// #-1
  405c2c:	b	405c5c <ferror@plt+0x375c>
  405c30:	bl	402460 <__errno_location@plt>
  405c34:	ldr	w0, [x0]
  405c38:	cmp	w0, #0xb
  405c3c:	b.ne	405c4c <ferror@plt+0x374c>  // b.any
  405c40:	mov	w0, #0xd090                	// #53392
  405c44:	movk	w0, #0x3, lsl #16
  405c48:	bl	405b10 <ferror@plt+0x3610>
  405c4c:	ldr	x0, [sp, #24]
  405c50:	cmp	x0, #0x0
  405c54:	b.ne	405bb0 <ferror@plt+0x36b0>  // b.any
  405c58:	mov	w0, #0x0                   	// #0
  405c5c:	ldp	x29, x30, [sp], #64
  405c60:	ret
  405c64:	stp	x29, x30, [sp, #-288]!
  405c68:	mov	x29, sp
  405c6c:	str	x0, [sp, #56]
  405c70:	str	x1, [sp, #232]
  405c74:	str	x2, [sp, #240]
  405c78:	str	x3, [sp, #248]
  405c7c:	str	x4, [sp, #256]
  405c80:	str	x5, [sp, #264]
  405c84:	str	x6, [sp, #272]
  405c88:	str	x7, [sp, #280]
  405c8c:	str	q0, [sp, #96]
  405c90:	str	q1, [sp, #112]
  405c94:	str	q2, [sp, #128]
  405c98:	str	q3, [sp, #144]
  405c9c:	str	q4, [sp, #160]
  405ca0:	str	q5, [sp, #176]
  405ca4:	str	q6, [sp, #192]
  405ca8:	str	q7, [sp, #208]
  405cac:	add	x0, sp, #0x120
  405cb0:	str	x0, [sp, #64]
  405cb4:	add	x0, sp, #0x120
  405cb8:	str	x0, [sp, #72]
  405cbc:	add	x0, sp, #0xe0
  405cc0:	str	x0, [sp, #80]
  405cc4:	mov	w0, #0xffffffc8            	// #-56
  405cc8:	str	w0, [sp, #88]
  405ccc:	mov	w0, #0xffffff80            	// #-128
  405cd0:	str	w0, [sp, #92]
  405cd4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405cd8:	add	x0, x0, #0x340
  405cdc:	ldr	x4, [x0]
  405ce0:	add	x2, sp, #0x10
  405ce4:	add	x3, sp, #0x40
  405ce8:	ldp	x0, x1, [x3]
  405cec:	stp	x0, x1, [x2]
  405cf0:	ldp	x0, x1, [x3, #16]
  405cf4:	stp	x0, x1, [x2, #16]
  405cf8:	add	x0, sp, #0x10
  405cfc:	mov	x2, x0
  405d00:	ldr	x1, [sp, #56]
  405d04:	mov	x0, x4
  405d08:	bl	402430 <vfprintf@plt>
  405d0c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405d10:	add	x0, x0, #0x340
  405d14:	ldr	x0, [x0]
  405d18:	mov	x1, x0
  405d1c:	mov	w0, #0xa                   	// #10
  405d20:	bl	402000 <fputc@plt>
  405d24:	nop
  405d28:	ldp	x29, x30, [sp], #288
  405d2c:	ret
  405d30:	stp	x29, x30, [sp, #-80]!
  405d34:	mov	x29, sp
  405d38:	str	x0, [sp, #24]
  405d3c:	str	x1, [sp, #16]
  405d40:	add	x0, sp, #0x20
  405d44:	mov	w2, #0x0                   	// #0
  405d48:	mov	x1, x0
  405d4c:	ldr	x0, [sp, #16]
  405d50:	bl	401f00 <strtoul@plt>
  405d54:	str	w0, [sp, #76]
  405d58:	ldr	x0, [sp, #32]
  405d5c:	cmp	x0, #0x0
  405d60:	b.eq	405e78 <ferror@plt+0x3978>  // b.none
  405d64:	ldr	x0, [sp, #32]
  405d68:	ldrsb	w0, [x0]
  405d6c:	cmp	w0, #0x0
  405d70:	b.eq	405e78 <ferror@plt+0x3978>  // b.none
  405d74:	ldr	x0, [sp, #24]
  405d78:	cmp	x0, #0x0
  405d7c:	b.eq	405e78 <ferror@plt+0x3978>  // b.none
  405d80:	ldr	x0, [sp, #24]
  405d84:	ldr	x0, [x0]
  405d88:	cmp	x0, #0x0
  405d8c:	b.eq	405e78 <ferror@plt+0x3978>  // b.none
  405d90:	str	wzr, [sp, #76]
  405d94:	ldr	x0, [sp, #16]
  405d98:	bl	4021e0 <strdup@plt>
  405d9c:	str	x0, [sp, #48]
  405da0:	ldr	x0, [sp, #48]
  405da4:	str	x0, [sp, #64]
  405da8:	ldr	x0, [sp, #64]
  405dac:	cmp	x0, #0x0
  405db0:	b.ne	405e3c <ferror@plt+0x393c>  // b.any
  405db4:	ldr	w0, [sp, #76]
  405db8:	b	405eac <ferror@plt+0x39ac>
  405dbc:	ldr	x0, [sp, #32]
  405dc0:	str	x0, [sp, #64]
  405dc4:	ldr	x0, [sp, #24]
  405dc8:	str	x0, [sp, #56]
  405dcc:	b	405e10 <ferror@plt+0x3910>
  405dd0:	ldr	x0, [sp, #56]
  405dd4:	ldr	x0, [x0]
  405dd8:	mov	x1, x0
  405ddc:	ldr	x0, [sp, #40]
  405de0:	bl	4022a0 <strcmp@plt>
  405de4:	cmp	w0, #0x0
  405de8:	b.ne	405e04 <ferror@plt+0x3904>  // b.any
  405dec:	ldr	x0, [sp, #56]
  405df0:	ldr	w0, [x0, #8]
  405df4:	ldr	w1, [sp, #76]
  405df8:	orr	w0, w1, w0
  405dfc:	str	w0, [sp, #76]
  405e00:	b	405e2c <ferror@plt+0x392c>
  405e04:	ldr	x0, [sp, #56]
  405e08:	add	x0, x0, #0x18
  405e0c:	str	x0, [sp, #56]
  405e10:	ldr	x0, [sp, #56]
  405e14:	cmp	x0, #0x0
  405e18:	b.eq	405e2c <ferror@plt+0x392c>  // b.none
  405e1c:	ldr	x0, [sp, #56]
  405e20:	ldr	x0, [x0]
  405e24:	cmp	x0, #0x0
  405e28:	b.ne	405dd0 <ferror@plt+0x38d0>  // b.any
  405e2c:	ldr	w1, [sp, #76]
  405e30:	mov	w0, #0xffff                	// #65535
  405e34:	cmp	w1, w0
  405e38:	b.eq	405e68 <ferror@plt+0x3968>  // b.none
  405e3c:	add	x0, sp, #0x20
  405e40:	mov	x2, x0
  405e44:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  405e48:	add	x1, x0, #0x118
  405e4c:	ldr	x0, [sp, #64]
  405e50:	bl	4020d0 <strtok_r@plt>
  405e54:	str	x0, [sp, #40]
  405e58:	ldr	x0, [sp, #40]
  405e5c:	cmp	x0, #0x0
  405e60:	b.ne	405dbc <ferror@plt+0x38bc>  // b.any
  405e64:	b	405e6c <ferror@plt+0x396c>
  405e68:	nop
  405e6c:	ldr	x0, [sp, #48]
  405e70:	bl	4022f0 <free@plt>
  405e74:	b	405ea8 <ferror@plt+0x39a8>
  405e78:	ldr	x0, [sp, #32]
  405e7c:	cmp	x0, #0x0
  405e80:	b.eq	405ea8 <ferror@plt+0x39a8>  // b.none
  405e84:	ldr	x2, [sp, #32]
  405e88:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  405e8c:	add	x1, x0, #0x120
  405e90:	mov	x0, x2
  405e94:	bl	4022a0 <strcmp@plt>
  405e98:	cmp	w0, #0x0
  405e9c:	b.ne	405ea8 <ferror@plt+0x39a8>  // b.any
  405ea0:	mov	w0, #0xffff                	// #65535
  405ea4:	str	w0, [sp, #76]
  405ea8:	ldr	w0, [sp, #76]
  405eac:	ldp	x29, x30, [sp], #80
  405eb0:	ret
  405eb4:	stp	x29, x30, [sp, #-272]!
  405eb8:	mov	x29, sp
  405ebc:	str	x0, [sp, #56]
  405ec0:	str	x1, [sp, #48]
  405ec4:	str	x2, [sp, #224]
  405ec8:	str	x3, [sp, #232]
  405ecc:	str	x4, [sp, #240]
  405ed0:	str	x5, [sp, #248]
  405ed4:	str	x6, [sp, #256]
  405ed8:	str	x7, [sp, #264]
  405edc:	str	q0, [sp, #96]
  405ee0:	str	q1, [sp, #112]
  405ee4:	str	q2, [sp, #128]
  405ee8:	str	q3, [sp, #144]
  405eec:	str	q4, [sp, #160]
  405ef0:	str	q5, [sp, #176]
  405ef4:	str	q6, [sp, #192]
  405ef8:	str	q7, [sp, #208]
  405efc:	ldr	x0, [sp, #56]
  405f00:	cmp	x0, #0x0
  405f04:	b.eq	405f40 <ferror@plt+0x3a40>  // b.none
  405f08:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405f0c:	add	x0, x0, #0x370
  405f10:	ldr	w0, [x0]
  405f14:	and	w0, w0, #0x1000000
  405f18:	cmp	w0, #0x0
  405f1c:	b.ne	405f40 <ferror@plt+0x3a40>  // b.any
  405f20:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405f24:	add	x0, x0, #0x340
  405f28:	ldr	x3, [x0]
  405f2c:	ldr	x2, [sp, #56]
  405f30:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  405f34:	add	x1, x0, #0x140
  405f38:	mov	x0, x3
  405f3c:	bl	4024b0 <fprintf@plt>
  405f40:	add	x0, sp, #0x110
  405f44:	str	x0, [sp, #64]
  405f48:	add	x0, sp, #0x110
  405f4c:	str	x0, [sp, #72]
  405f50:	add	x0, sp, #0xe0
  405f54:	str	x0, [sp, #80]
  405f58:	mov	w0, #0xffffffd0            	// #-48
  405f5c:	str	w0, [sp, #88]
  405f60:	mov	w0, #0xffffff80            	// #-128
  405f64:	str	w0, [sp, #92]
  405f68:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405f6c:	add	x0, x0, #0x340
  405f70:	ldr	x4, [x0]
  405f74:	add	x2, sp, #0x10
  405f78:	add	x3, sp, #0x40
  405f7c:	ldp	x0, x1, [x3]
  405f80:	stp	x0, x1, [x2]
  405f84:	ldp	x0, x1, [x3, #16]
  405f88:	stp	x0, x1, [x2, #16]
  405f8c:	add	x0, sp, #0x10
  405f90:	mov	x2, x0
  405f94:	ldr	x1, [sp, #48]
  405f98:	mov	x0, x4
  405f9c:	bl	402430 <vfprintf@plt>
  405fa0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405fa4:	add	x0, x0, #0x340
  405fa8:	ldr	x0, [x0]
  405fac:	mov	x1, x0
  405fb0:	mov	w0, #0xa                   	// #10
  405fb4:	bl	402000 <fputc@plt>
  405fb8:	nop
  405fbc:	ldp	x29, x30, [sp], #272
  405fc0:	ret
  405fc4:	stp	x29, x30, [sp, #-64]!
  405fc8:	mov	x29, sp
  405fcc:	str	x19, [sp, #16]
  405fd0:	str	w0, [sp, #44]
  405fd4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  405fd8:	add	x0, x0, #0x370
  405fdc:	ldr	w0, [x0]
  405fe0:	cmp	w0, #0x0
  405fe4:	b.ne	406118 <ferror@plt+0x3c18>  // b.any
  405fe8:	ldr	w0, [sp, #44]
  405fec:	cmp	w0, #0x0
  405ff0:	b.ne	406004 <ferror@plt+0x3b04>  // b.any
  405ff4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  405ff8:	add	x0, x0, #0x148
  405ffc:	bl	402480 <getenv@plt>
  406000:	b	406008 <ferror@plt+0x3b08>
  406004:	mov	x0, #0x0                   	// #0
  406008:	str	x0, [sp, #56]
  40600c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406010:	add	x0, x0, #0x370
  406014:	ldr	w0, [x0]
  406018:	and	w0, w0, #0x2
  40601c:	cmp	w0, #0x0
  406020:	b.ne	406070 <ferror@plt+0x3b70>  // b.any
  406024:	ldr	w0, [sp, #44]
  406028:	cmp	w0, #0x0
  40602c:	b.ne	406060 <ferror@plt+0x3b60>  // b.any
  406030:	ldr	x0, [sp, #56]
  406034:	cmp	x0, #0x0
  406038:	b.eq	406060 <ferror@plt+0x3b60>  // b.none
  40603c:	ldr	x1, [sp, #56]
  406040:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406044:	add	x0, x0, #0x128
  406048:	bl	405d30 <ferror@plt+0x3830>
  40604c:	mov	w1, w0
  406050:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406054:	add	x0, x0, #0x370
  406058:	str	w1, [x0]
  40605c:	b	406070 <ferror@plt+0x3b70>
  406060:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406064:	add	x0, x0, #0x370
  406068:	ldr	w1, [sp, #44]
  40606c:	str	w1, [x0]
  406070:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406074:	add	x0, x0, #0x370
  406078:	ldr	w0, [x0]
  40607c:	cmp	w0, #0x0
  406080:	b.eq	4060f8 <ferror@plt+0x3bf8>  // b.none
  406084:	bl	401fe0 <getuid@plt>
  406088:	mov	w19, w0
  40608c:	bl	401fc0 <geteuid@plt>
  406090:	cmp	w19, w0
  406094:	b.ne	4060ac <ferror@plt+0x3bac>  // b.any
  406098:	bl	402310 <getgid@plt>
  40609c:	mov	w19, w0
  4060a0:	bl	401f80 <getegid@plt>
  4060a4:	cmp	w19, w0
  4060a8:	b.eq	4060f8 <ferror@plt+0x3bf8>  // b.none
  4060ac:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4060b0:	add	x0, x0, #0x370
  4060b4:	ldr	w0, [x0]
  4060b8:	orr	w1, w0, #0x1000000
  4060bc:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4060c0:	add	x0, x0, #0x370
  4060c4:	str	w1, [x0]
  4060c8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4060cc:	add	x0, x0, #0x340
  4060d0:	ldr	x19, [x0]
  4060d4:	bl	4020c0 <getpid@plt>
  4060d8:	mov	w1, w0
  4060dc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4060e0:	add	x3, x0, #0x158
  4060e4:	mov	w2, w1
  4060e8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4060ec:	add	x1, x0, #0x160
  4060f0:	mov	x0, x19
  4060f4:	bl	4024b0 <fprintf@plt>
  4060f8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4060fc:	add	x0, x0, #0x370
  406100:	ldr	w0, [x0]
  406104:	orr	w1, w0, #0x2
  406108:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40610c:	add	x0, x0, #0x370
  406110:	str	w1, [x0]
  406114:	b	40611c <ferror@plt+0x3c1c>
  406118:	nop
  40611c:	ldr	x19, [sp, #16]
  406120:	ldp	x29, x30, [sp], #64
  406124:	ret
  406128:	stp	x29, x30, [sp, #-64]!
  40612c:	mov	x29, sp
  406130:	str	x19, [sp, #16]
  406134:	str	w0, [sp, #44]
  406138:	mov	x1, #0x140                 	// #320
  40613c:	mov	x0, #0x1                   	// #1
  406140:	bl	4021b0 <calloc@plt>
  406144:	str	x0, [sp, #56]
  406148:	ldr	x0, [sp, #56]
  40614c:	cmp	x0, #0x0
  406150:	b.ne	40615c <ferror@plt+0x3c5c>  // b.any
  406154:	mov	x0, #0x0                   	// #0
  406158:	b	40620c <ferror@plt+0x3d0c>
  40615c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406160:	add	x0, x0, #0x370
  406164:	ldr	w0, [x0]
  406168:	and	w0, w0, #0x4
  40616c:	cmp	w0, #0x0
  406170:	b.eq	4061bc <ferror@plt+0x3cbc>  // b.none
  406174:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406178:	add	x0, x0, #0x340
  40617c:	ldr	x19, [x0]
  406180:	bl	4020c0 <getpid@plt>
  406184:	mov	w1, w0
  406188:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40618c:	add	x4, x0, #0x1a0
  406190:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406194:	add	x3, x0, #0x158
  406198:	mov	w2, w1
  40619c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4061a0:	add	x1, x0, #0x1a8
  4061a4:	mov	x0, x19
  4061a8:	bl	4024b0 <fprintf@plt>
  4061ac:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4061b0:	add	x1, x0, #0x1b8
  4061b4:	ldr	x0, [sp, #56]
  4061b8:	bl	405eb4 <ferror@plt+0x39b4>
  4061bc:	ldr	w0, [sp, #44]
  4061c0:	and	w0, w0, #0x1
  4061c4:	and	w2, w0, #0xff
  4061c8:	ldr	x1, [sp, #56]
  4061cc:	ldrb	w0, [x1, #312]
  4061d0:	bfxil	w0, w2, #0, #1
  4061d4:	strb	w0, [x1, #312]
  4061d8:	ldr	x0, [sp, #56]
  4061dc:	mov	w1, #0xffffffff            	// #-1
  4061e0:	str	w1, [x0, #60]
  4061e4:	ldr	x0, [sp, #56]
  4061e8:	mov	w1, #0xffffffff            	// #-1
  4061ec:	str	w1, [x0, #64]
  4061f0:	ldr	x0, [sp, #56]
  4061f4:	mov	w1, #0xffffffff            	// #-1
  4061f8:	str	w1, [x0, #68]
  4061fc:	ldr	x0, [sp, #56]
  406200:	mov	w1, #0xffffffff            	// #-1
  406204:	str	w1, [x0, #288]
  406208:	ldr	x0, [sp, #56]
  40620c:	ldr	x19, [sp, #16]
  406210:	ldp	x29, x30, [sp], #64
  406214:	ret
  406218:	stp	x29, x30, [sp, #-32]!
  40621c:	mov	x29, sp
  406220:	str	x0, [sp, #24]
  406224:	ldr	x0, [sp, #24]
  406228:	bl	4022f0 <free@plt>
  40622c:	nop
  406230:	ldp	x29, x30, [sp], #32
  406234:	ret
  406238:	stp	x29, x30, [sp, #-32]!
  40623c:	mov	x29, sp
  406240:	str	x0, [sp, #24]
  406244:	str	w1, [sp, #20]
  406248:	ldr	x0, [sp, #24]
  40624c:	cmp	x0, #0x0
  406250:	b.ne	406274 <ferror@plt+0x3d74>  // b.any
  406254:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406258:	add	x3, x0, #0x658
  40625c:	mov	w2, #0x4c                  	// #76
  406260:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406264:	add	x1, x0, #0x1c8
  406268:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40626c:	add	x0, x0, #0x1e0
  406270:	bl	402450 <__assert_fail@plt>
  406274:	ldr	w0, [sp, #20]
  406278:	cmp	w0, #0x0
  40627c:	cset	w0, ne  // ne = any
  406280:	and	w2, w0, #0xff
  406284:	ldr	x1, [sp, #24]
  406288:	ldrb	w0, [x1, #312]
  40628c:	bfi	w0, w2, #1, #1
  406290:	strb	w0, [x1, #312]
  406294:	nop
  406298:	ldp	x29, x30, [sp], #32
  40629c:	ret
  4062a0:	stp	x29, x30, [sp, #-32]!
  4062a4:	mov	x29, sp
  4062a8:	str	x0, [sp, #24]
  4062ac:	ldr	x0, [sp, #24]
  4062b0:	cmp	x0, #0x0
  4062b4:	b.ne	4062d8 <ferror@plt+0x3dd8>  // b.any
  4062b8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4062bc:	add	x3, x0, #0x670
  4062c0:	mov	w2, #0x52                  	// #82
  4062c4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4062c8:	add	x1, x0, #0x1c8
  4062cc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4062d0:	add	x0, x0, #0x1e0
  4062d4:	bl	402450 <__assert_fail@plt>
  4062d8:	ldr	x0, [sp, #24]
  4062dc:	ldr	w0, [x0, #216]
  4062e0:	ldp	x29, x30, [sp], #32
  4062e4:	ret
  4062e8:	stp	x29, x30, [sp, #-32]!
  4062ec:	mov	x29, sp
  4062f0:	str	x0, [sp, #24]
  4062f4:	ldr	x0, [sp, #24]
  4062f8:	cmp	x0, #0x0
  4062fc:	b.ne	406320 <ferror@plt+0x3e20>  // b.any
  406300:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406304:	add	x3, x0, #0x690
  406308:	mov	w2, #0x58                  	// #88
  40630c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406310:	add	x1, x0, #0x1c8
  406314:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406318:	add	x0, x0, #0x1e0
  40631c:	bl	402450 <__assert_fail@plt>
  406320:	ldr	x0, [sp, #24]
  406324:	add	x0, x0, #0xe0
  406328:	ldp	x29, x30, [sp], #32
  40632c:	ret
  406330:	stp	x29, x30, [sp, #-32]!
  406334:	mov	x29, sp
  406338:	str	x0, [sp, #24]
  40633c:	str	x1, [sp, #16]
  406340:	ldr	x0, [sp, #24]
  406344:	cmp	x0, #0x0
  406348:	b.ne	40636c <ferror@plt+0x3e6c>  // b.any
  40634c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406350:	add	x3, x0, #0x6a8
  406354:	mov	w2, #0x5e                  	// #94
  406358:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40635c:	add	x1, x0, #0x1c8
  406360:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406364:	add	x0, x0, #0x1e0
  406368:	bl	402450 <__assert_fail@plt>
  40636c:	ldr	x0, [sp, #24]
  406370:	ldr	x1, [sp, #16]
  406374:	str	x1, [x0, #280]
  406378:	nop
  40637c:	ldp	x29, x30, [sp], #32
  406380:	ret
  406384:	stp	x29, x30, [sp, #-32]!
  406388:	mov	x29, sp
  40638c:	str	x0, [sp, #24]
  406390:	str	w1, [sp, #20]
  406394:	ldr	x0, [sp, #24]
  406398:	cmp	x0, #0x0
  40639c:	b.ne	4063c0 <ferror@plt+0x3ec0>  // b.any
  4063a0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4063a4:	add	x3, x0, #0x6c8
  4063a8:	mov	w2, #0x64                  	// #100
  4063ac:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4063b0:	add	x1, x0, #0x1c8
  4063b4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4063b8:	add	x0, x0, #0x1e0
  4063bc:	bl	402450 <__assert_fail@plt>
  4063c0:	ldr	x0, [sp, #24]
  4063c4:	ldr	w1, [sp, #20]
  4063c8:	str	w1, [x0, #288]
  4063cc:	nop
  4063d0:	ldp	x29, x30, [sp], #32
  4063d4:	ret
  4063d8:	stp	x29, x30, [sp, #-32]!
  4063dc:	mov	x29, sp
  4063e0:	str	x0, [sp, #24]
  4063e4:	ldr	x0, [sp, #24]
  4063e8:	cmp	x0, #0x0
  4063ec:	b.ne	406410 <ferror@plt+0x3f10>  // b.any
  4063f0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4063f4:	add	x3, x0, #0x6e0
  4063f8:	mov	w2, #0x6a                  	// #106
  4063fc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406400:	add	x1, x0, #0x1c8
  406404:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406408:	add	x0, x0, #0x1e0
  40640c:	bl	402450 <__assert_fail@plt>
  406410:	ldr	x0, [sp, #24]
  406414:	ldr	w0, [x0, #60]
  406418:	ldp	x29, x30, [sp], #32
  40641c:	ret
  406420:	stp	x29, x30, [sp, #-32]!
  406424:	mov	x29, sp
  406428:	str	x0, [sp, #24]
  40642c:	ldr	x0, [sp, #24]
  406430:	cmp	x0, #0x0
  406434:	b.ne	406458 <ferror@plt+0x3f58>  // b.any
  406438:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40643c:	add	x3, x0, #0x6f8
  406440:	mov	w2, #0x70                  	// #112
  406444:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406448:	add	x1, x0, #0x1c8
  40644c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406450:	add	x0, x0, #0x1e0
  406454:	bl	402450 <__assert_fail@plt>
  406458:	ldr	x0, [sp, #24]
  40645c:	ldr	w0, [x0, #288]
  406460:	ldp	x29, x30, [sp], #32
  406464:	ret
  406468:	stp	x29, x30, [sp, #-32]!
  40646c:	mov	x29, sp
  406470:	str	x0, [sp, #24]
  406474:	ldr	x0, [sp, #24]
  406478:	cmp	x0, #0x0
  40647c:	b.ne	4064a0 <ferror@plt+0x3fa0>  // b.any
  406480:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406484:	add	x3, x0, #0x710
  406488:	mov	w2, #0x77                  	// #119
  40648c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406490:	add	x1, x0, #0x1c8
  406494:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406498:	add	x0, x0, #0x1e0
  40649c:	bl	402450 <__assert_fail@plt>
  4064a0:	ldr	x0, [sp, #24]
  4064a4:	ldr	w0, [x0, #68]
  4064a8:	mvn	w0, w0
  4064ac:	lsr	w0, w0, #31
  4064b0:	and	w0, w0, #0xff
  4064b4:	ldp	x29, x30, [sp], #32
  4064b8:	ret
  4064bc:	stp	x29, x30, [sp, #-48]!
  4064c0:	mov	x29, sp
  4064c4:	str	x19, [sp, #16]
  4064c8:	str	x0, [sp, #40]
  4064cc:	str	x1, [sp, #32]
  4064d0:	ldr	x0, [sp, #40]
  4064d4:	cmp	x0, #0x0
  4064d8:	b.ne	4064fc <ferror@plt+0x3ffc>  // b.any
  4064dc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4064e0:	add	x3, x0, #0x728
  4064e4:	mov	w2, #0x7d                  	// #125
  4064e8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4064ec:	add	x1, x0, #0x1c8
  4064f0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4064f4:	add	x0, x0, #0x1e0
  4064f8:	bl	402450 <__assert_fail@plt>
  4064fc:	ldr	x0, [sp, #32]
  406500:	cmp	x0, #0x0
  406504:	b.ne	406584 <ferror@plt+0x4084>  // b.any
  406508:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40650c:	add	x0, x0, #0x370
  406510:	ldr	w0, [x0]
  406514:	and	w0, w0, #0x10
  406518:	cmp	w0, #0x0
  40651c:	b.eq	406568 <ferror@plt+0x4068>  // b.none
  406520:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406524:	add	x0, x0, #0x340
  406528:	ldr	x19, [x0]
  40652c:	bl	4020c0 <getpid@plt>
  406530:	mov	w1, w0
  406534:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406538:	add	x4, x0, #0x1e8
  40653c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406540:	add	x3, x0, #0x158
  406544:	mov	w2, w1
  406548:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40654c:	add	x1, x0, #0x1a8
  406550:	mov	x0, x19
  406554:	bl	4024b0 <fprintf@plt>
  406558:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40655c:	add	x1, x0, #0x1f0
  406560:	ldr	x0, [sp, #40]
  406564:	bl	405eb4 <ferror@plt+0x39b4>
  406568:	ldr	x0, [sp, #40]
  40656c:	str	xzr, [x0, #304]
  406570:	ldr	x0, [sp, #40]
  406574:	ldr	x1, [x0, #304]
  406578:	ldr	x0, [sp, #40]
  40657c:	str	x1, [x0, #296]
  406580:	b	40661c <ferror@plt+0x411c>
  406584:	ldr	x0, [sp, #32]
  406588:	ldr	x1, [x0]
  40658c:	ldr	x0, [sp, #40]
  406590:	str	x1, [x0, #296]
  406594:	ldr	x0, [sp, #32]
  406598:	ldr	x1, [x0, #8]
  40659c:	ldr	x0, [sp, #40]
  4065a0:	str	x1, [x0, #304]
  4065a4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4065a8:	add	x0, x0, #0x370
  4065ac:	ldr	w0, [x0]
  4065b0:	and	w0, w0, #0x10
  4065b4:	cmp	w0, #0x0
  4065b8:	b.eq	40661c <ferror@plt+0x411c>  // b.none
  4065bc:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4065c0:	add	x0, x0, #0x340
  4065c4:	ldr	x19, [x0]
  4065c8:	bl	4020c0 <getpid@plt>
  4065cc:	mov	w1, w0
  4065d0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4065d4:	add	x4, x0, #0x1e8
  4065d8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4065dc:	add	x3, x0, #0x158
  4065e0:	mov	w2, w1
  4065e4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4065e8:	add	x1, x0, #0x1a8
  4065ec:	mov	x0, x19
  4065f0:	bl	4024b0 <fprintf@plt>
  4065f4:	ldr	x0, [sp, #32]
  4065f8:	ldr	x1, [x0]
  4065fc:	ldr	x0, [sp, #32]
  406600:	ldr	x0, [x0, #8]
  406604:	mov	x3, x0
  406608:	mov	x2, x1
  40660c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406610:	add	x1, x0, #0x208
  406614:	ldr	x0, [sp, #40]
  406618:	bl	405eb4 <ferror@plt+0x39b4>
  40661c:	nop
  406620:	ldr	x19, [sp, #16]
  406624:	ldp	x29, x30, [sp], #48
  406628:	ret
  40662c:	stp	x29, x30, [sp, #-32]!
  406630:	mov	x29, sp
  406634:	str	x0, [sp, #24]
  406638:	ldr	x0, [sp, #24]
  40663c:	ldr	w0, [x0, #68]
  406640:	cmn	w0, #0x1
  406644:	b.eq	406654 <ferror@plt+0x4154>  // b.none
  406648:	ldr	x0, [sp, #24]
  40664c:	ldr	w0, [x0, #68]
  406650:	bl	4021f0 <close@plt>
  406654:	ldr	x0, [sp, #24]
  406658:	mov	w1, #0xffffffff            	// #-1
  40665c:	str	w1, [x0, #68]
  406660:	ldr	x0, [sp, #24]
  406664:	add	x0, x0, #0x58
  406668:	mov	x2, #0x0                   	// #0
  40666c:	mov	x1, x0
  406670:	mov	w0, #0x2                   	// #2
  406674:	bl	401fa0 <sigprocmask@plt>
  406678:	nop
  40667c:	ldp	x29, x30, [sp], #32
  406680:	ret
  406684:	stp	x29, x30, [sp, #-240]!
  406688:	mov	x29, sp
  40668c:	str	x19, [sp, #16]
  406690:	str	x0, [sp, #40]
  406694:	str	wzr, [sp, #236]
  406698:	ldr	x0, [sp, #40]
  40669c:	ldr	w0, [x0, #68]
  4066a0:	cmn	w0, #0x1
  4066a4:	b.eq	4066c8 <ferror@plt+0x41c8>  // b.none
  4066a8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4066ac:	add	x3, x0, #0x748
  4066b0:	mov	w2, #0x99                  	// #153
  4066b4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4066b8:	add	x1, x0, #0x1c8
  4066bc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4066c0:	add	x0, x0, #0x228
  4066c4:	bl	402450 <__assert_fail@plt>
  4066c8:	ldr	x0, [sp, #40]
  4066cc:	add	x0, x0, #0x58
  4066d0:	mov	x2, x0
  4066d4:	mov	x1, #0x0                   	// #0
  4066d8:	mov	w0, #0x0                   	// #0
  4066dc:	bl	401fa0 <sigprocmask@plt>
  4066e0:	ldr	x0, [sp, #40]
  4066e4:	ldrb	w0, [x0, #312]
  4066e8:	and	w0, w0, #0x1
  4066ec:	and	w0, w0, #0xff
  4066f0:	cmp	w0, #0x0
  4066f4:	b.eq	406860 <ferror@plt+0x4360>  // b.none
  4066f8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4066fc:	add	x0, x0, #0x370
  406700:	ldr	w0, [x0]
  406704:	and	w0, w0, #0x4
  406708:	cmp	w0, #0x0
  40670c:	b.eq	406758 <ferror@plt+0x4258>  // b.none
  406710:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406714:	add	x0, x0, #0x340
  406718:	ldr	x19, [x0]
  40671c:	bl	4020c0 <getpid@plt>
  406720:	mov	w1, w0
  406724:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406728:	add	x4, x0, #0x1a0
  40672c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406730:	add	x3, x0, #0x158
  406734:	mov	w2, w1
  406738:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40673c:	add	x1, x0, #0x1a8
  406740:	mov	x0, x19
  406744:	bl	4024b0 <fprintf@plt>
  406748:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40674c:	add	x1, x0, #0x240
  406750:	ldr	x0, [sp, #40]
  406754:	bl	405eb4 <ferror@plt+0x39b4>
  406758:	ldr	x0, [sp, #40]
  40675c:	mov	x1, x0
  406760:	mov	w0, #0x0                   	// #0
  406764:	bl	402070 <tcgetattr@plt>
  406768:	cmp	w0, #0x0
  40676c:	b.eq	406784 <ferror@plt+0x4284>  // b.none
  406770:	bl	402460 <__errno_location@plt>
  406774:	ldr	w0, [x0]
  406778:	neg	w0, w0
  40677c:	str	w0, [sp, #236]
  406780:	b	406a50 <ferror@plt+0x4550>
  406784:	ldr	x0, [sp, #40]
  406788:	add	x0, x0, #0x4c
  40678c:	mov	x2, x0
  406790:	mov	x1, #0x5413                	// #21523
  406794:	mov	w0, #0x0                   	// #0
  406798:	bl	4024e0 <ioctl@plt>
  40679c:	ldr	x0, [sp, #40]
  4067a0:	add	x5, x0, #0x3c
  4067a4:	ldr	x0, [sp, #40]
  4067a8:	add	x1, x0, #0x40
  4067ac:	ldr	x2, [sp, #40]
  4067b0:	ldr	x0, [sp, #40]
  4067b4:	add	x0, x0, #0x4c
  4067b8:	mov	x4, x0
  4067bc:	mov	x3, x2
  4067c0:	mov	x2, #0x0                   	// #0
  4067c4:	mov	x0, x5
  4067c8:	bl	4021a0 <openpty@plt>
  4067cc:	str	w0, [sp, #236]
  4067d0:	ldr	w0, [sp, #236]
  4067d4:	cmp	w0, #0x0
  4067d8:	b.ne	406a3c <ferror@plt+0x453c>  // b.any
  4067dc:	ldr	x1, [sp, #40]
  4067e0:	add	x0, sp, #0xb0
  4067e4:	ldp	x2, x3, [x1]
  4067e8:	stp	x2, x3, [x0]
  4067ec:	ldp	x2, x3, [x1, #16]
  4067f0:	stp	x2, x3, [x0, #16]
  4067f4:	ldp	x2, x3, [x1, #32]
  4067f8:	stp	x2, x3, [x0, #32]
  4067fc:	ldr	x2, [x1, #48]
  406800:	str	x2, [x0, #48]
  406804:	ldr	w1, [x1, #56]
  406808:	str	w1, [x0, #56]
  40680c:	add	x0, sp, #0xb0
  406810:	bl	4023d0 <cfmakeraw@plt>
  406814:	ldr	x0, [sp, #40]
  406818:	ldrb	w0, [x0, #312]
  40681c:	and	w0, w0, #0x2
  406820:	and	w0, w0, #0xff
  406824:	cmp	w0, #0x0
  406828:	b.eq	40683c <ferror@plt+0x433c>  // b.none
  40682c:	ldr	w0, [sp, #188]
  406830:	orr	w0, w0, #0x8
  406834:	str	w0, [sp, #188]
  406838:	b	406848 <ferror@plt+0x4348>
  40683c:	ldr	w0, [sp, #188]
  406840:	and	w0, w0, #0xfffffff7
  406844:	str	w0, [sp, #188]
  406848:	add	x0, sp, #0xb0
  40684c:	mov	x2, x0
  406850:	mov	w1, #0x0                   	// #0
  406854:	mov	w0, #0x0                   	// #0
  406858:	bl	4023b0 <tcsetattr@plt>
  40685c:	b	406954 <ferror@plt+0x4454>
  406860:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406864:	add	x0, x0, #0x370
  406868:	ldr	w0, [x0]
  40686c:	and	w0, w0, #0x4
  406870:	cmp	w0, #0x0
  406874:	b.eq	4068c0 <ferror@plt+0x43c0>  // b.none
  406878:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40687c:	add	x0, x0, #0x340
  406880:	ldr	x19, [x0]
  406884:	bl	4020c0 <getpid@plt>
  406888:	mov	w1, w0
  40688c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406890:	add	x4, x0, #0x1a0
  406894:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406898:	add	x3, x0, #0x158
  40689c:	mov	w2, w1
  4068a0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4068a4:	add	x1, x0, #0x1a8
  4068a8:	mov	x0, x19
  4068ac:	bl	4024b0 <fprintf@plt>
  4068b0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4068b4:	add	x1, x0, #0x258
  4068b8:	ldr	x0, [sp, #40]
  4068bc:	bl	405eb4 <ferror@plt+0x39b4>
  4068c0:	ldr	x0, [sp, #40]
  4068c4:	add	x5, x0, #0x3c
  4068c8:	ldr	x0, [sp, #40]
  4068cc:	add	x0, x0, #0x40
  4068d0:	mov	x4, #0x0                   	// #0
  4068d4:	mov	x3, #0x0                   	// #0
  4068d8:	mov	x2, #0x0                   	// #0
  4068dc:	mov	x1, x0
  4068e0:	mov	x0, x5
  4068e4:	bl	4021a0 <openpty@plt>
  4068e8:	str	w0, [sp, #236]
  4068ec:	ldr	w0, [sp, #236]
  4068f0:	cmp	w0, #0x0
  4068f4:	b.ne	406a44 <ferror@plt+0x4544>  // b.any
  4068f8:	ldr	x0, [sp, #40]
  4068fc:	ldr	w0, [x0, #64]
  406900:	add	x1, sp, #0xb0
  406904:	bl	402070 <tcgetattr@plt>
  406908:	ldr	x0, [sp, #40]
  40690c:	ldrb	w0, [x0, #312]
  406910:	and	w0, w0, #0x2
  406914:	and	w0, w0, #0xff
  406918:	cmp	w0, #0x0
  40691c:	b.eq	406930 <ferror@plt+0x4430>  // b.none
  406920:	ldr	w0, [sp, #188]
  406924:	orr	w0, w0, #0x8
  406928:	str	w0, [sp, #188]
  40692c:	b	40693c <ferror@plt+0x443c>
  406930:	ldr	w0, [sp, #188]
  406934:	and	w0, w0, #0xfffffff7
  406938:	str	w0, [sp, #188]
  40693c:	ldr	x0, [sp, #40]
  406940:	ldr	w0, [x0, #64]
  406944:	add	x1, sp, #0xb0
  406948:	mov	x2, x1
  40694c:	mov	w1, #0x0                   	// #0
  406950:	bl	4023b0 <tcsetattr@plt>
  406954:	add	x0, sp, #0x30
  406958:	bl	402040 <sigfillset@plt>
  40695c:	add	x0, sp, #0x30
  406960:	mov	x2, #0x0                   	// #0
  406964:	mov	x1, x0
  406968:	mov	w0, #0x0                   	// #0
  40696c:	bl	401fa0 <sigprocmask@plt>
  406970:	cmp	w0, #0x0
  406974:	b.eq	40698c <ferror@plt+0x448c>  // b.none
  406978:	bl	402460 <__errno_location@plt>
  40697c:	ldr	w0, [x0]
  406980:	neg	w0, w0
  406984:	str	w0, [sp, #236]
  406988:	b	406a50 <ferror@plt+0x4550>
  40698c:	add	x0, sp, #0x30
  406990:	bl	402120 <sigemptyset@plt>
  406994:	add	x0, sp, #0x30
  406998:	mov	w1, #0x11                  	// #17
  40699c:	bl	402410 <sigaddset@plt>
  4069a0:	add	x0, sp, #0x30
  4069a4:	mov	w1, #0x1c                  	// #28
  4069a8:	bl	402410 <sigaddset@plt>
  4069ac:	add	x0, sp, #0x30
  4069b0:	mov	w1, #0xe                   	// #14
  4069b4:	bl	402410 <sigaddset@plt>
  4069b8:	add	x0, sp, #0x30
  4069bc:	mov	w1, #0xf                   	// #15
  4069c0:	bl	402410 <sigaddset@plt>
  4069c4:	add	x0, sp, #0x30
  4069c8:	mov	w1, #0x2                   	// #2
  4069cc:	bl	402410 <sigaddset@plt>
  4069d0:	add	x0, sp, #0x30
  4069d4:	mov	w1, #0x3                   	// #3
  4069d8:	bl	402410 <sigaddset@plt>
  4069dc:	ldr	x0, [sp, #40]
  4069e0:	ldr	x0, [x0, #272]
  4069e4:	cmp	x0, #0x0
  4069e8:	b.eq	4069f8 <ferror@plt+0x44f8>  // b.none
  4069ec:	add	x0, sp, #0x30
  4069f0:	mov	w1, #0xa                   	// #10
  4069f4:	bl	402410 <sigaddset@plt>
  4069f8:	add	x0, sp, #0x30
  4069fc:	mov	w2, #0x80000               	// #524288
  406a00:	mov	x1, x0
  406a04:	mov	w0, #0xffffffff            	// #-1
  406a08:	bl	401f60 <signalfd@plt>
  406a0c:	mov	w1, w0
  406a10:	ldr	x0, [sp, #40]
  406a14:	str	w1, [x0, #68]
  406a18:	ldr	x0, [sp, #40]
  406a1c:	ldr	w0, [x0, #68]
  406a20:	cmp	w0, #0x0
  406a24:	b.ge	406a4c <ferror@plt+0x454c>  // b.tcont
  406a28:	bl	402460 <__errno_location@plt>
  406a2c:	ldr	w0, [x0]
  406a30:	neg	w0, w0
  406a34:	str	w0, [sp, #236]
  406a38:	b	406a50 <ferror@plt+0x4550>
  406a3c:	nop
  406a40:	b	406a50 <ferror@plt+0x4550>
  406a44:	nop
  406a48:	b	406a50 <ferror@plt+0x4550>
  406a4c:	nop
  406a50:	ldr	w0, [sp, #236]
  406a54:	cmp	w0, #0x0
  406a58:	b.eq	406a64 <ferror@plt+0x4564>  // b.none
  406a5c:	ldr	x0, [sp, #40]
  406a60:	bl	406af0 <ferror@plt+0x45f0>
  406a64:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406a68:	add	x0, x0, #0x370
  406a6c:	ldr	w0, [x0]
  406a70:	and	w0, w0, #0x4
  406a74:	cmp	w0, #0x0
  406a78:	b.eq	406ae0 <ferror@plt+0x45e0>  // b.none
  406a7c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406a80:	add	x0, x0, #0x340
  406a84:	ldr	x19, [x0]
  406a88:	bl	4020c0 <getpid@plt>
  406a8c:	mov	w1, w0
  406a90:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406a94:	add	x4, x0, #0x1a0
  406a98:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406a9c:	add	x3, x0, #0x158
  406aa0:	mov	w2, w1
  406aa4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406aa8:	add	x1, x0, #0x1a8
  406aac:	mov	x0, x19
  406ab0:	bl	4024b0 <fprintf@plt>
  406ab4:	ldr	x0, [sp, #40]
  406ab8:	ldr	w1, [x0, #60]
  406abc:	ldr	x0, [sp, #40]
  406ac0:	ldr	w0, [x0, #64]
  406ac4:	ldr	w4, [sp, #236]
  406ac8:	mov	w3, w0
  406acc:	mov	w2, w1
  406ad0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406ad4:	add	x1, x0, #0x270
  406ad8:	ldr	x0, [sp, #40]
  406adc:	bl	405eb4 <ferror@plt+0x39b4>
  406ae0:	ldr	w0, [sp, #236]
  406ae4:	ldr	x19, [sp, #16]
  406ae8:	ldp	x29, x30, [sp], #240
  406aec:	ret
  406af0:	stp	x29, x30, [sp, #-112]!
  406af4:	mov	x29, sp
  406af8:	str	x19, [sp, #16]
  406afc:	str	x0, [sp, #40]
  406b00:	ldr	x0, [sp, #40]
  406b04:	bl	40662c <ferror@plt+0x412c>
  406b08:	ldr	x0, [sp, #40]
  406b0c:	ldr	w0, [x0, #60]
  406b10:	cmn	w0, #0x1
  406b14:	b.eq	406bd8 <ferror@plt+0x46d8>  // b.none
  406b18:	ldr	x0, [sp, #40]
  406b1c:	ldrb	w0, [x0, #312]
  406b20:	and	w0, w0, #0x1
  406b24:	and	w0, w0, #0xff
  406b28:	cmp	w0, #0x0
  406b2c:	b.eq	406bd8 <ferror@plt+0x46d8>  // b.none
  406b30:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406b34:	add	x0, x0, #0x370
  406b38:	ldr	w0, [x0]
  406b3c:	and	w0, w0, #0x20
  406b40:	cmp	w0, #0x0
  406b44:	b.eq	406b90 <ferror@plt+0x4690>  // b.none
  406b48:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406b4c:	add	x0, x0, #0x340
  406b50:	ldr	x19, [x0]
  406b54:	bl	4020c0 <getpid@plt>
  406b58:	mov	w1, w0
  406b5c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406b60:	add	x4, x0, #0x2a0
  406b64:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406b68:	add	x3, x0, #0x158
  406b6c:	mov	w2, w1
  406b70:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406b74:	add	x1, x0, #0x1a8
  406b78:	mov	x0, x19
  406b7c:	bl	4024b0 <fprintf@plt>
  406b80:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406b84:	add	x1, x0, #0x2a8
  406b88:	ldr	x0, [sp, #40]
  406b8c:	bl	405eb4 <ferror@plt+0x39b4>
  406b90:	ldr	x1, [sp, #40]
  406b94:	add	x0, sp, #0x30
  406b98:	ldp	x2, x3, [x1]
  406b9c:	stp	x2, x3, [x0]
  406ba0:	ldp	x2, x3, [x1, #16]
  406ba4:	stp	x2, x3, [x0, #16]
  406ba8:	ldp	x2, x3, [x1, #32]
  406bac:	stp	x2, x3, [x0, #32]
  406bb0:	ldr	x2, [x1, #48]
  406bb4:	str	x2, [x0, #48]
  406bb8:	ldr	w1, [x1, #56]
  406bbc:	str	w1, [x0, #56]
  406bc0:	add	x0, sp, #0x30
  406bc4:	mov	x2, x0
  406bc8:	mov	w1, #0x1                   	// #1
  406bcc:	mov	w0, #0x0                   	// #0
  406bd0:	bl	4023b0 <tcsetattr@plt>
  406bd4:	b	406bdc <ferror@plt+0x46dc>
  406bd8:	nop
  406bdc:	ldr	x19, [sp, #16]
  406be0:	ldp	x29, x30, [sp], #112
  406be4:	ret
  406be8:	stp	x29, x30, [sp, #-48]!
  406bec:	mov	x29, sp
  406bf0:	str	x19, [sp, #16]
  406bf4:	str	x0, [sp, #40]
  406bf8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406bfc:	add	x0, x0, #0x370
  406c00:	ldr	w0, [x0]
  406c04:	and	w0, w0, #0x4
  406c08:	cmp	w0, #0x0
  406c0c:	b.eq	406c58 <ferror@plt+0x4758>  // b.none
  406c10:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406c14:	add	x0, x0, #0x340
  406c18:	ldr	x19, [x0]
  406c1c:	bl	4020c0 <getpid@plt>
  406c20:	mov	w1, w0
  406c24:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406c28:	add	x4, x0, #0x1a0
  406c2c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406c30:	add	x3, x0, #0x158
  406c34:	mov	w2, w1
  406c38:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406c3c:	add	x1, x0, #0x1a8
  406c40:	mov	x0, x19
  406c44:	bl	4024b0 <fprintf@plt>
  406c48:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406c4c:	add	x1, x0, #0x2b0
  406c50:	ldr	x0, [sp, #40]
  406c54:	bl	405eb4 <ferror@plt+0x39b4>
  406c58:	bl	4023e0 <setsid@plt>
  406c5c:	ldr	x0, [sp, #40]
  406c60:	ldr	w0, [x0, #64]
  406c64:	mov	w2, #0x1                   	// #1
  406c68:	mov	x1, #0x540e                	// #21518
  406c6c:	bl	4024e0 <ioctl@plt>
  406c70:	ldr	x0, [sp, #40]
  406c74:	ldr	w0, [x0, #60]
  406c78:	bl	4021f0 <close@plt>
  406c7c:	ldr	x0, [sp, #40]
  406c80:	ldr	w0, [x0, #64]
  406c84:	mov	w1, #0x0                   	// #0
  406c88:	bl	4023f0 <dup2@plt>
  406c8c:	ldr	x0, [sp, #40]
  406c90:	ldr	w0, [x0, #64]
  406c94:	mov	w1, #0x1                   	// #1
  406c98:	bl	4023f0 <dup2@plt>
  406c9c:	ldr	x0, [sp, #40]
  406ca0:	ldr	w0, [x0, #64]
  406ca4:	mov	w1, #0x2                   	// #2
  406ca8:	bl	4023f0 <dup2@plt>
  406cac:	ldr	x0, [sp, #40]
  406cb0:	ldr	w0, [x0, #64]
  406cb4:	bl	4021f0 <close@plt>
  406cb8:	ldr	x0, [sp, #40]
  406cbc:	ldr	w0, [x0, #68]
  406cc0:	cmp	w0, #0x0
  406cc4:	b.lt	406cd4 <ferror@plt+0x47d4>  // b.tstop
  406cc8:	ldr	x0, [sp, #40]
  406ccc:	ldr	w0, [x0, #68]
  406cd0:	bl	4021f0 <close@plt>
  406cd4:	ldr	x0, [sp, #40]
  406cd8:	mov	w1, #0xffffffff            	// #-1
  406cdc:	str	w1, [x0, #64]
  406ce0:	ldr	x0, [sp, #40]
  406ce4:	mov	w1, #0xffffffff            	// #-1
  406ce8:	str	w1, [x0, #60]
  406cec:	ldr	x0, [sp, #40]
  406cf0:	mov	w1, #0xffffffff            	// #-1
  406cf4:	str	w1, [x0, #68]
  406cf8:	ldr	x0, [sp, #40]
  406cfc:	add	x0, x0, #0x58
  406d00:	mov	x2, #0x0                   	// #0
  406d04:	mov	x1, x0
  406d08:	mov	w0, #0x2                   	// #2
  406d0c:	bl	401fa0 <sigprocmask@plt>
  406d10:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406d14:	add	x0, x0, #0x370
  406d18:	ldr	w0, [x0]
  406d1c:	and	w0, w0, #0x4
  406d20:	cmp	w0, #0x0
  406d24:	b.eq	406d70 <ferror@plt+0x4870>  // b.none
  406d28:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406d2c:	add	x0, x0, #0x340
  406d30:	ldr	x19, [x0]
  406d34:	bl	4020c0 <getpid@plt>
  406d38:	mov	w1, w0
  406d3c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406d40:	add	x4, x0, #0x1a0
  406d44:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406d48:	add	x3, x0, #0x158
  406d4c:	mov	w2, w1
  406d50:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406d54:	add	x1, x0, #0x1a8
  406d58:	mov	x0, x19
  406d5c:	bl	4024b0 <fprintf@plt>
  406d60:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406d64:	add	x1, x0, #0x2c8
  406d68:	ldr	x0, [sp, #40]
  406d6c:	bl	405eb4 <ferror@plt+0x39b4>
  406d70:	nop
  406d74:	ldr	x19, [sp, #16]
  406d78:	ldp	x29, x30, [sp], #48
  406d7c:	ret
  406d80:	stp	x29, x30, [sp, #-48]!
  406d84:	mov	x29, sp
  406d88:	str	x19, [sp, #16]
  406d8c:	str	x0, [sp, #40]
  406d90:	str	x1, [sp, #32]
  406d94:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406d98:	add	x0, x0, #0x370
  406d9c:	ldr	w0, [x0]
  406da0:	and	w0, w0, #0x10
  406da4:	cmp	w0, #0x0
  406da8:	b.eq	406df0 <ferror@plt+0x48f0>  // b.none
  406dac:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406db0:	add	x0, x0, #0x340
  406db4:	ldr	x19, [x0]
  406db8:	bl	4020c0 <getpid@plt>
  406dbc:	mov	w1, w0
  406dc0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406dc4:	add	x4, x0, #0x1e8
  406dc8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406dcc:	add	x3, x0, #0x158
  406dd0:	mov	w2, w1
  406dd4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406dd8:	add	x1, x0, #0x1a8
  406ddc:	mov	x0, x19
  406de0:	bl	4024b0 <fprintf@plt>
  406de4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406de8:	add	x0, x0, #0x2e8
  406dec:	bl	405c64 <ferror@plt+0x3764>
  406df0:	ldr	x0, [sp, #32]
  406df4:	mov	x2, x0
  406df8:	ldr	x1, [sp, #40]
  406dfc:	mov	w0, #0x1                   	// #1
  406e00:	bl	405b98 <ferror@plt+0x3698>
  406e04:	cmp	w0, #0x0
  406e08:	b.eq	406e78 <ferror@plt+0x4978>  // b.none
  406e0c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406e10:	add	x0, x0, #0x370
  406e14:	ldr	w0, [x0]
  406e18:	and	w0, w0, #0x10
  406e1c:	cmp	w0, #0x0
  406e20:	b.eq	406e68 <ferror@plt+0x4968>  // b.none
  406e24:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406e28:	add	x0, x0, #0x340
  406e2c:	ldr	x19, [x0]
  406e30:	bl	4020c0 <getpid@plt>
  406e34:	mov	w1, w0
  406e38:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406e3c:	add	x4, x0, #0x1e8
  406e40:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406e44:	add	x3, x0, #0x158
  406e48:	mov	w2, w1
  406e4c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406e50:	add	x1, x0, #0x1a8
  406e54:	mov	x0, x19
  406e58:	bl	4024b0 <fprintf@plt>
  406e5c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406e60:	add	x0, x0, #0x2f8
  406e64:	bl	405c64 <ferror@plt+0x3764>
  406e68:	bl	402460 <__errno_location@plt>
  406e6c:	ldr	w0, [x0]
  406e70:	neg	w0, w0
  406e74:	b	406e7c <ferror@plt+0x497c>
  406e78:	mov	w0, #0x0                   	// #0
  406e7c:	ldr	x19, [sp, #16]
  406e80:	ldp	x29, x30, [sp], #48
  406e84:	ret
  406e88:	stp	x29, x30, [sp, #-48]!
  406e8c:	mov	x29, sp
  406e90:	str	x0, [sp, #40]
  406e94:	str	x1, [sp, #32]
  406e98:	str	x2, [sp, #24]
  406e9c:	ldr	x0, [sp, #40]
  406ea0:	ldr	w0, [x0, #60]
  406ea4:	ldr	x2, [sp, #24]
  406ea8:	ldr	x1, [sp, #32]
  406eac:	bl	405b98 <ferror@plt+0x3698>
  406eb0:	ldp	x29, x30, [sp], #48
  406eb4:	ret
  406eb8:	stp	x29, x30, [sp, #-80]!
  406ebc:	mov	x29, sp
  406ec0:	str	x19, [sp, #16]
  406ec4:	str	x0, [sp, #40]
  406ec8:	str	wzr, [sp, #76]
  406ecc:	str	xzr, [sp, #64]
  406ed0:	ldr	x0, [sp, #40]
  406ed4:	ldr	w0, [x0, #64]
  406ed8:	str	w0, [sp, #64]
  406edc:	mov	w0, #0x1                   	// #1
  406ee0:	strh	w0, [sp, #68]
  406ee4:	mov	w0, #0x4                   	// #4
  406ee8:	strb	w0, [sp, #63]
  406eec:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406ef0:	add	x0, x0, #0x370
  406ef4:	ldr	w0, [x0]
  406ef8:	and	w0, w0, #0x10
  406efc:	cmp	w0, #0x0
  406f00:	b.eq	406fc8 <ferror@plt+0x4ac8>  // b.none
  406f04:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406f08:	add	x0, x0, #0x340
  406f0c:	ldr	x19, [x0]
  406f10:	bl	4020c0 <getpid@plt>
  406f14:	mov	w1, w0
  406f18:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406f1c:	add	x4, x0, #0x1e8
  406f20:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406f24:	add	x3, x0, #0x158
  406f28:	mov	w2, w1
  406f2c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406f30:	add	x1, x0, #0x1a8
  406f34:	mov	x0, x19
  406f38:	bl	4024b0 <fprintf@plt>
  406f3c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406f40:	add	x1, x0, #0x318
  406f44:	ldr	x0, [sp, #40]
  406f48:	bl	405eb4 <ferror@plt+0x39b4>
  406f4c:	b	406fc8 <ferror@plt+0x4ac8>
  406f50:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406f54:	add	x0, x0, #0x370
  406f58:	ldr	w0, [x0]
  406f5c:	and	w0, w0, #0x10
  406f60:	cmp	w0, #0x0
  406f64:	b.eq	406fb0 <ferror@plt+0x4ab0>  // b.none
  406f68:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406f6c:	add	x0, x0, #0x340
  406f70:	ldr	x19, [x0]
  406f74:	bl	4020c0 <getpid@plt>
  406f78:	mov	w1, w0
  406f7c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406f80:	add	x4, x0, #0x1e8
  406f84:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406f88:	add	x3, x0, #0x158
  406f8c:	mov	w2, w1
  406f90:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406f94:	add	x1, x0, #0x1a8
  406f98:	mov	x0, x19
  406f9c:	bl	4024b0 <fprintf@plt>
  406fa0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  406fa4:	add	x1, x0, #0x338
  406fa8:	ldr	x0, [sp, #40]
  406fac:	bl	405eb4 <ferror@plt+0x39b4>
  406fb0:	mov	w0, #0xd090                	// #53392
  406fb4:	movk	w0, #0x3, lsl #16
  406fb8:	bl	405b10 <ferror@plt+0x3610>
  406fbc:	ldr	w0, [sp, #76]
  406fc0:	add	w0, w0, #0x1
  406fc4:	str	w0, [sp, #76]
  406fc8:	add	x0, sp, #0x40
  406fcc:	mov	w2, #0xa                   	// #10
  406fd0:	mov	x1, #0x1                   	// #1
  406fd4:	bl	402100 <poll@plt>
  406fd8:	cmp	w0, #0x1
  406fdc:	b.ne	406fec <ferror@plt+0x4aec>  // b.any
  406fe0:	ldr	w0, [sp, #76]
  406fe4:	cmp	w0, #0x7
  406fe8:	b.ls	406f50 <ferror@plt+0x4a50>  // b.plast
  406fec:	ldr	w0, [sp, #76]
  406ff0:	cmp	w0, #0x7
  406ff4:	b.hi	407058 <ferror@plt+0x4b58>  // b.pmore
  406ff8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  406ffc:	add	x0, x0, #0x370
  407000:	ldr	w0, [x0]
  407004:	and	w0, w0, #0x10
  407008:	cmp	w0, #0x0
  40700c:	b.eq	407058 <ferror@plt+0x4b58>  // b.none
  407010:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407014:	add	x0, x0, #0x340
  407018:	ldr	x19, [x0]
  40701c:	bl	4020c0 <getpid@plt>
  407020:	mov	w1, w0
  407024:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407028:	add	x4, x0, #0x1e8
  40702c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407030:	add	x3, x0, #0x158
  407034:	mov	w2, w1
  407038:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40703c:	add	x1, x0, #0x1a8
  407040:	mov	x0, x19
  407044:	bl	4024b0 <fprintf@plt>
  407048:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40704c:	add	x1, x0, #0x350
  407050:	ldr	x0, [sp, #40]
  407054:	bl	405eb4 <ferror@plt+0x39b4>
  407058:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40705c:	add	x0, x0, #0x370
  407060:	ldr	w0, [x0]
  407064:	and	w0, w0, #0x10
  407068:	cmp	w0, #0x0
  40706c:	b.eq	4070b8 <ferror@plt+0x4bb8>  // b.none
  407070:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407074:	add	x0, x0, #0x340
  407078:	ldr	x19, [x0]
  40707c:	bl	4020c0 <getpid@plt>
  407080:	mov	w1, w0
  407084:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407088:	add	x4, x0, #0x1e8
  40708c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407090:	add	x3, x0, #0x158
  407094:	mov	w2, w1
  407098:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40709c:	add	x1, x0, #0x1a8
  4070a0:	mov	x0, x19
  4070a4:	bl	4024b0 <fprintf@plt>
  4070a8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4070ac:	add	x1, x0, #0x368
  4070b0:	ldr	x0, [sp, #40]
  4070b4:	bl	405eb4 <ferror@plt+0x39b4>
  4070b8:	add	x0, sp, #0x3f
  4070bc:	mov	x2, #0x1                   	// #1
  4070c0:	mov	x1, x0
  4070c4:	ldr	x0, [sp, #40]
  4070c8:	bl	406e88 <ferror@plt+0x4988>
  4070cc:	nop
  4070d0:	ldr	x19, [sp, #16]
  4070d4:	ldp	x29, x30, [sp], #80
  4070d8:	ret
  4070dc:	stp	x29, x30, [sp, #-64]!
  4070e0:	mov	x29, sp
  4070e4:	str	x19, [sp, #16]
  4070e8:	str	x0, [sp, #40]
  4070ec:	ldr	x0, [sp, #40]
  4070f0:	ldr	x0, [x0, #248]
  4070f4:	cmp	x0, #0x0
  4070f8:	b.ne	407104 <ferror@plt+0x4c04>  // b.any
  4070fc:	mov	w0, #0x0                   	// #0
  407100:	b	4071e4 <ferror@plt+0x4ce4>
  407104:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407108:	add	x0, x0, #0x370
  40710c:	ldr	w0, [x0]
  407110:	and	w0, w0, #0x10
  407114:	cmp	w0, #0x0
  407118:	b.eq	407164 <ferror@plt+0x4c64>  // b.none
  40711c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407120:	add	x0, x0, #0x340
  407124:	ldr	x19, [x0]
  407128:	bl	4020c0 <getpid@plt>
  40712c:	mov	w1, w0
  407130:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407134:	add	x4, x0, #0x1e8
  407138:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40713c:	add	x3, x0, #0x158
  407140:	mov	w2, w1
  407144:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407148:	add	x1, x0, #0x1a8
  40714c:	mov	x0, x19
  407150:	bl	4024b0 <fprintf@plt>
  407154:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407158:	add	x1, x0, #0x380
  40715c:	ldr	x0, [sp, #40]
  407160:	bl	405eb4 <ferror@plt+0x39b4>
  407164:	ldr	x0, [sp, #40]
  407168:	ldr	x1, [x0, #248]
  40716c:	ldr	x0, [sp, #40]
  407170:	ldr	x0, [x0, #280]
  407174:	blr	x1
  407178:	str	w0, [sp, #60]
  40717c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407180:	add	x0, x0, #0x370
  407184:	ldr	w0, [x0]
  407188:	and	w0, w0, #0x10
  40718c:	cmp	w0, #0x0
  407190:	b.eq	4071e0 <ferror@plt+0x4ce0>  // b.none
  407194:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407198:	add	x0, x0, #0x340
  40719c:	ldr	x19, [x0]
  4071a0:	bl	4020c0 <getpid@plt>
  4071a4:	mov	w1, w0
  4071a8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4071ac:	add	x4, x0, #0x1e8
  4071b0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4071b4:	add	x3, x0, #0x158
  4071b8:	mov	w2, w1
  4071bc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4071c0:	add	x1, x0, #0x1a8
  4071c4:	mov	x0, x19
  4071c8:	bl	4024b0 <fprintf@plt>
  4071cc:	ldr	w2, [sp, #60]
  4071d0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4071d4:	add	x1, x0, #0x3a0
  4071d8:	ldr	x0, [sp, #40]
  4071dc:	bl	405eb4 <ferror@plt+0x39b4>
  4071e0:	ldr	w0, [sp, #60]
  4071e4:	ldr	x19, [sp, #16]
  4071e8:	ldp	x29, x30, [sp], #64
  4071ec:	ret
  4071f0:	mov	x12, #0x2050                	// #8272
  4071f4:	sub	sp, sp, x12
  4071f8:	stp	x29, x30, [sp]
  4071fc:	mov	x29, sp
  407200:	str	x19, [sp, #16]
  407204:	str	x0, [sp, #56]
  407208:	str	w1, [sp, #52]
  40720c:	str	x2, [sp, #40]
  407210:	str	wzr, [sp, #8268]
  407214:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407218:	add	x0, x0, #0x370
  40721c:	ldr	w0, [x0]
  407220:	and	w0, w0, #0x10
  407224:	cmp	w0, #0x0
  407228:	b.eq	407278 <ferror@plt+0x4d78>  // b.none
  40722c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407230:	add	x0, x0, #0x340
  407234:	ldr	x19, [x0]
  407238:	bl	4020c0 <getpid@plt>
  40723c:	mov	w1, w0
  407240:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407244:	add	x4, x0, #0x1e8
  407248:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40724c:	add	x3, x0, #0x158
  407250:	mov	w2, w1
  407254:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407258:	add	x1, x0, #0x1a8
  40725c:	mov	x0, x19
  407260:	bl	4024b0 <fprintf@plt>
  407264:	ldr	w2, [sp, #52]
  407268:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40726c:	add	x1, x0, #0x3b8
  407270:	ldr	x0, [sp, #56]
  407274:	bl	405eb4 <ferror@plt+0x39b4>
  407278:	ldr	x0, [sp, #40]
  40727c:	str	wzr, [x0]
  407280:	add	x0, sp, #0x40
  407284:	mov	x2, #0x2000                	// #8192
  407288:	mov	x1, x0
  40728c:	ldr	w0, [sp, #52]
  407290:	bl	4023a0 <read@plt>
  407294:	str	x0, [sp, #8256]
  407298:	ldr	x0, [sp, #8256]
  40729c:	cmp	x0, #0x0
  4072a0:	b.ge	4072dc <ferror@plt+0x4ddc>  // b.tcont
  4072a4:	bl	402460 <__errno_location@plt>
  4072a8:	ldr	w0, [x0]
  4072ac:	cmp	w0, #0xb
  4072b0:	b.eq	4072c4 <ferror@plt+0x4dc4>  // b.none
  4072b4:	bl	402460 <__errno_location@plt>
  4072b8:	ldr	w0, [x0]
  4072bc:	cmp	w0, #0x4
  4072c0:	b.ne	4072cc <ferror@plt+0x4dcc>  // b.any
  4072c4:	mov	w0, #0x0                   	// #0
  4072c8:	b	407470 <ferror@plt+0x4f70>
  4072cc:	bl	402460 <__errno_location@plt>
  4072d0:	ldr	w0, [x0]
  4072d4:	neg	w0, w0
  4072d8:	b	407470 <ferror@plt+0x4f70>
  4072dc:	ldr	x0, [sp, #8256]
  4072e0:	cmp	x0, #0x0
  4072e4:	b.ne	4072fc <ferror@plt+0x4dfc>  // b.any
  4072e8:	ldr	x0, [sp, #40]
  4072ec:	mov	w1, #0x1                   	// #1
  4072f0:	str	w1, [x0]
  4072f4:	mov	w0, #0x0                   	// #0
  4072f8:	b	407470 <ferror@plt+0x4f70>
  4072fc:	ldr	w0, [sp, #52]
  407300:	cmp	w0, #0x0
  407304:	b.ne	4073ac <ferror@plt+0x4eac>  // b.any
  407308:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40730c:	add	x0, x0, #0x370
  407310:	ldr	w0, [x0]
  407314:	and	w0, w0, #0x10
  407318:	cmp	w0, #0x0
  40731c:	b.eq	40736c <ferror@plt+0x4e6c>  // b.none
  407320:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407324:	add	x0, x0, #0x340
  407328:	ldr	x19, [x0]
  40732c:	bl	4020c0 <getpid@plt>
  407330:	mov	w1, w0
  407334:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407338:	add	x4, x0, #0x1e8
  40733c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407340:	add	x3, x0, #0x158
  407344:	mov	w2, w1
  407348:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40734c:	add	x1, x0, #0x1a8
  407350:	mov	x0, x19
  407354:	bl	4024b0 <fprintf@plt>
  407358:	ldr	x2, [sp, #8256]
  40735c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407360:	add	x1, x0, #0x3d0
  407364:	ldr	x0, [sp, #56]
  407368:	bl	405eb4 <ferror@plt+0x39b4>
  40736c:	ldr	x1, [sp, #8256]
  407370:	add	x0, sp, #0x40
  407374:	mov	x2, x1
  407378:	mov	x1, x0
  40737c:	ldr	x0, [sp, #56]
  407380:	bl	406e88 <ferror@plt+0x4988>
  407384:	cmp	w0, #0x0
  407388:	b.eq	40739c <ferror@plt+0x4e9c>  // b.none
  40738c:	bl	402460 <__errno_location@plt>
  407390:	ldr	w0, [x0]
  407394:	neg	w0, w0
  407398:	b	407470 <ferror@plt+0x4f70>
  40739c:	ldr	x0, [sp, #56]
  4073a0:	ldr	w0, [x0, #60]
  4073a4:	bl	401f90 <fdatasync@plt>
  4073a8:	b	407430 <ferror@plt+0x4f30>
  4073ac:	ldr	x0, [sp, #56]
  4073b0:	ldr	w0, [x0, #60]
  4073b4:	ldr	w1, [sp, #52]
  4073b8:	cmp	w1, w0
  4073bc:	b.ne	407430 <ferror@plt+0x4f30>  // b.any
  4073c0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4073c4:	add	x0, x0, #0x370
  4073c8:	ldr	w0, [x0]
  4073cc:	and	w0, w0, #0x10
  4073d0:	cmp	w0, #0x0
  4073d4:	b.eq	407424 <ferror@plt+0x4f24>  // b.none
  4073d8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4073dc:	add	x0, x0, #0x340
  4073e0:	ldr	x19, [x0]
  4073e4:	bl	4020c0 <getpid@plt>
  4073e8:	mov	w1, w0
  4073ec:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4073f0:	add	x4, x0, #0x1e8
  4073f4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4073f8:	add	x3, x0, #0x158
  4073fc:	mov	w2, w1
  407400:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407404:	add	x1, x0, #0x1a8
  407408:	mov	x0, x19
  40740c:	bl	4024b0 <fprintf@plt>
  407410:	ldr	x2, [sp, #8256]
  407414:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407418:	add	x1, x0, #0x3f0
  40741c:	ldr	x0, [sp, #56]
  407420:	bl	405eb4 <ferror@plt+0x39b4>
  407424:	add	x0, sp, #0x40
  407428:	ldr	x1, [sp, #8256]
  40742c:	bl	406d80 <ferror@plt+0x4880>
  407430:	ldr	x0, [sp, #56]
  407434:	ldr	x0, [x0, #256]
  407438:	cmp	x0, #0x0
  40743c:	b.eq	40746c <ferror@plt+0x4f6c>  // b.none
  407440:	ldr	x0, [sp, #56]
  407444:	ldr	x4, [x0, #256]
  407448:	ldr	x0, [sp, #56]
  40744c:	ldr	x0, [x0, #280]
  407450:	ldr	x2, [sp, #8256]
  407454:	add	x1, sp, #0x40
  407458:	mov	x3, x2
  40745c:	mov	x2, x1
  407460:	ldr	w1, [sp, #52]
  407464:	blr	x4
  407468:	str	w0, [sp, #8268]
  40746c:	ldr	w0, [sp, #8268]
  407470:	ldr	x19, [sp, #16]
  407474:	ldp	x29, x30, [sp]
  407478:	mov	x12, #0x2050                	// #8272
  40747c:	add	sp, sp, x12
  407480:	ret
  407484:	stp	x29, x30, [sp, #-64]!
  407488:	mov	x29, sp
  40748c:	str	x19, [sp, #16]
  407490:	str	x0, [sp, #40]
  407494:	str	wzr, [sp, #60]
  407498:	ldr	x0, [sp, #40]
  40749c:	ldr	w0, [x0, #288]
  4074a0:	cmn	w0, #0x1
  4074a4:	b.eq	4076d8 <ferror@plt+0x51d8>  // b.none
  4074a8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4074ac:	add	x0, x0, #0x370
  4074b0:	ldr	w0, [x0]
  4074b4:	and	w0, w0, #0x8
  4074b8:	cmp	w0, #0x0
  4074bc:	b.eq	407510 <ferror@plt+0x5010>  // b.none
  4074c0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4074c4:	add	x0, x0, #0x340
  4074c8:	ldr	x19, [x0]
  4074cc:	bl	4020c0 <getpid@plt>
  4074d0:	mov	w1, w0
  4074d4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4074d8:	add	x4, x0, #0x410
  4074dc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4074e0:	add	x3, x0, #0x158
  4074e4:	mov	w2, w1
  4074e8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4074ec:	add	x1, x0, #0x1a8
  4074f0:	mov	x0, x19
  4074f4:	bl	4024b0 <fprintf@plt>
  4074f8:	ldr	x0, [sp, #40]
  4074fc:	ldr	w0, [x0, #288]
  407500:	mov	w1, w0
  407504:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407508:	add	x0, x0, #0x418
  40750c:	bl	405c64 <ferror@plt+0x3764>
  407510:	ldr	x0, [sp, #40]
  407514:	bl	406468 <ferror@plt+0x3f68>
  407518:	cmp	w0, #0x0
  40751c:	b.eq	4076b4 <ferror@plt+0x51b4>  // b.none
  407520:	mov	w0, #0x1                   	// #1
  407524:	str	w0, [sp, #60]
  407528:	ldr	x0, [sp, #40]
  40752c:	ldr	w0, [x0, #288]
  407530:	add	x1, sp, #0x34
  407534:	ldr	w2, [sp, #60]
  407538:	bl	402490 <waitpid@plt>
  40753c:	str	w0, [sp, #56]
  407540:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407544:	add	x0, x0, #0x370
  407548:	ldr	w0, [x0]
  40754c:	and	w0, w0, #0x8
  407550:	cmp	w0, #0x0
  407554:	b.eq	4075a0 <ferror@plt+0x50a0>  // b.none
  407558:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40755c:	add	x0, x0, #0x340
  407560:	ldr	x19, [x0]
  407564:	bl	4020c0 <getpid@plt>
  407568:	mov	w1, w0
  40756c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407570:	add	x4, x0, #0x410
  407574:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407578:	add	x3, x0, #0x158
  40757c:	mov	w2, w1
  407580:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407584:	add	x1, x0, #0x1a8
  407588:	mov	x0, x19
  40758c:	bl	4024b0 <fprintf@plt>
  407590:	ldr	w1, [sp, #56]
  407594:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407598:	add	x0, x0, #0x438
  40759c:	bl	405c64 <ferror@plt+0x3764>
  4075a0:	ldr	w0, [sp, #56]
  4075a4:	cmn	w0, #0x1
  4075a8:	b.eq	4076e0 <ferror@plt+0x51e0>  // b.none
  4075ac:	ldr	x0, [sp, #40]
  4075b0:	ldr	x0, [x0, #232]
  4075b4:	cmp	x0, #0x0
  4075b8:	b.eq	4075e8 <ferror@plt+0x50e8>  // b.none
  4075bc:	ldr	x0, [sp, #40]
  4075c0:	ldr	x3, [x0, #232]
  4075c4:	ldr	x0, [sp, #40]
  4075c8:	ldr	x4, [x0, #280]
  4075cc:	ldr	x0, [sp, #40]
  4075d0:	ldr	w0, [x0, #288]
  4075d4:	ldr	w1, [sp, #52]
  4075d8:	mov	w2, w1
  4075dc:	mov	w1, w0
  4075e0:	mov	x0, x4
  4075e4:	blr	x3
  4075e8:	mov	w1, #0xffffffff            	// #-1
  4075ec:	ldr	x0, [sp, #40]
  4075f0:	bl	406384 <ferror@plt+0x3e84>
  4075f4:	b	407528 <ferror@plt+0x5028>
  4075f8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4075fc:	add	x0, x0, #0x370
  407600:	ldr	w0, [x0]
  407604:	and	w0, w0, #0x8
  407608:	cmp	w0, #0x0
  40760c:	b.eq	407658 <ferror@plt+0x5158>  // b.none
  407610:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407614:	add	x0, x0, #0x340
  407618:	ldr	x19, [x0]
  40761c:	bl	4020c0 <getpid@plt>
  407620:	mov	w1, w0
  407624:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407628:	add	x4, x0, #0x410
  40762c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407630:	add	x3, x0, #0x158
  407634:	mov	w2, w1
  407638:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40763c:	add	x1, x0, #0x1a8
  407640:	mov	x0, x19
  407644:	bl	4024b0 <fprintf@plt>
  407648:	ldr	w1, [sp, #56]
  40764c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407650:	add	x0, x0, #0x450
  407654:	bl	405c64 <ferror@plt+0x3764>
  407658:	ldr	x0, [sp, #40]
  40765c:	ldr	w0, [x0, #288]
  407660:	ldr	w1, [sp, #56]
  407664:	cmp	w1, w0
  407668:	b.ne	4076b4 <ferror@plt+0x51b4>  // b.any
  40766c:	ldr	x0, [sp, #40]
  407670:	ldr	x0, [x0, #232]
  407674:	cmp	x0, #0x0
  407678:	b.eq	4076a8 <ferror@plt+0x51a8>  // b.none
  40767c:	ldr	x0, [sp, #40]
  407680:	ldr	x3, [x0, #232]
  407684:	ldr	x0, [sp, #40]
  407688:	ldr	x4, [x0, #280]
  40768c:	ldr	x0, [sp, #40]
  407690:	ldr	w0, [x0, #288]
  407694:	ldr	w1, [sp, #52]
  407698:	mov	w2, w1
  40769c:	mov	w1, w0
  4076a0:	mov	x0, x4
  4076a4:	blr	x3
  4076a8:	mov	w1, #0xffffffff            	// #-1
  4076ac:	ldr	x0, [sp, #40]
  4076b0:	bl	406384 <ferror@plt+0x3e84>
  4076b4:	add	x0, sp, #0x34
  4076b8:	mov	x2, #0x0                   	// #0
  4076bc:	ldr	w1, [sp, #60]
  4076c0:	bl	4020b0 <wait3@plt>
  4076c4:	str	w0, [sp, #56]
  4076c8:	ldr	w0, [sp, #56]
  4076cc:	cmp	w0, #0x0
  4076d0:	b.gt	4075f8 <ferror@plt+0x50f8>
  4076d4:	b	4076e4 <ferror@plt+0x51e4>
  4076d8:	nop
  4076dc:	b	4076e4 <ferror@plt+0x51e4>
  4076e0:	nop
  4076e4:	ldr	x19, [sp, #16]
  4076e8:	ldp	x29, x30, [sp], #64
  4076ec:	ret
  4076f0:	stp	x29, x30, [sp, #-192]!
  4076f4:	mov	x29, sp
  4076f8:	str	x19, [sp, #16]
  4076fc:	str	x0, [sp, #40]
  407700:	str	w1, [sp, #36]
  407704:	str	wzr, [sp, #188]
  407708:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40770c:	add	x0, x0, #0x370
  407710:	ldr	w0, [x0]
  407714:	and	w0, w0, #0x8
  407718:	cmp	w0, #0x0
  40771c:	b.eq	40776c <ferror@plt+0x526c>  // b.none
  407720:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407724:	add	x0, x0, #0x340
  407728:	ldr	x19, [x0]
  40772c:	bl	4020c0 <getpid@plt>
  407730:	mov	w1, w0
  407734:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407738:	add	x4, x0, #0x410
  40773c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407740:	add	x3, x0, #0x158
  407744:	mov	w2, w1
  407748:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40774c:	add	x1, x0, #0x1a8
  407750:	mov	x0, x19
  407754:	bl	4024b0 <fprintf@plt>
  407758:	ldr	w2, [sp, #36]
  40775c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407760:	add	x1, x0, #0x468
  407764:	ldr	x0, [sp, #40]
  407768:	bl	405eb4 <ferror@plt+0x39b4>
  40776c:	add	x0, sp, #0x30
  407770:	mov	x2, #0x80                  	// #128
  407774:	mov	x1, x0
  407778:	ldr	w0, [sp, #36]
  40777c:	bl	4023a0 <read@plt>
  407780:	str	x0, [sp, #176]
  407784:	ldr	x0, [sp, #176]
  407788:	cmp	x0, #0x80
  40778c:	b.eq	4077d4 <ferror@plt+0x52d4>  // b.none
  407790:	ldr	x0, [sp, #176]
  407794:	cmp	x0, #0x0
  407798:	b.ge	4077c4 <ferror@plt+0x52c4>  // b.tcont
  40779c:	bl	402460 <__errno_location@plt>
  4077a0:	ldr	w0, [x0]
  4077a4:	cmp	w0, #0xb
  4077a8:	b.eq	4077bc <ferror@plt+0x52bc>  // b.none
  4077ac:	bl	402460 <__errno_location@plt>
  4077b0:	ldr	w0, [x0]
  4077b4:	cmp	w0, #0x4
  4077b8:	b.ne	4077c4 <ferror@plt+0x52c4>  // b.any
  4077bc:	mov	w0, #0x0                   	// #0
  4077c0:	b	407c3c <ferror@plt+0x573c>
  4077c4:	bl	402460 <__errno_location@plt>
  4077c8:	ldr	w0, [x0]
  4077cc:	neg	w0, w0
  4077d0:	b	407c3c <ferror@plt+0x573c>
  4077d4:	ldr	w0, [sp, #48]
  4077d8:	cmp	w0, #0x1c
  4077dc:	b.eq	4079cc <ferror@plt+0x54cc>  // b.none
  4077e0:	cmp	w0, #0x1c
  4077e4:	b.hi	407c20 <ferror@plt+0x5720>  // b.pmore
  4077e8:	cmp	w0, #0x11
  4077ec:	b.eq	407828 <ferror@plt+0x5328>  // b.none
  4077f0:	cmp	w0, #0x11
  4077f4:	b.hi	407c20 <ferror@plt+0x5720>  // b.pmore
  4077f8:	cmp	w0, #0xf
  4077fc:	b.eq	407ac0 <ferror@plt+0x55c0>  // b.none
  407800:	cmp	w0, #0xf
  407804:	b.hi	407c20 <ferror@plt+0x5720>  // b.pmore
  407808:	cmp	w0, #0x3
  40780c:	b.hi	40781c <ferror@plt+0x531c>  // b.pmore
  407810:	cmp	w0, #0x2
  407814:	b.cs	407ac0 <ferror@plt+0x55c0>  // b.hs, b.nlast
  407818:	b	407c20 <ferror@plt+0x5720>
  40781c:	cmp	w0, #0xa
  407820:	b.eq	407b94 <ferror@plt+0x5694>  // b.none
  407824:	b	407c20 <ferror@plt+0x5720>
  407828:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40782c:	add	x0, x0, #0x370
  407830:	ldr	w0, [x0]
  407834:	and	w0, w0, #0x8
  407838:	cmp	w0, #0x0
  40783c:	b.eq	407888 <ferror@plt+0x5388>  // b.none
  407840:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407844:	add	x0, x0, #0x340
  407848:	ldr	x19, [x0]
  40784c:	bl	4020c0 <getpid@plt>
  407850:	mov	w1, w0
  407854:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407858:	add	x4, x0, #0x410
  40785c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407860:	add	x3, x0, #0x158
  407864:	mov	w2, w1
  407868:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40786c:	add	x1, x0, #0x1a8
  407870:	mov	x0, x19
  407874:	bl	4024b0 <fprintf@plt>
  407878:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40787c:	add	x1, x0, #0x480
  407880:	ldr	x0, [sp, #40]
  407884:	bl	405eb4 <ferror@plt+0x39b4>
  407888:	ldr	w0, [sp, #56]
  40788c:	cmp	w0, #0x1
  407890:	b.eq	4078ac <ferror@plt+0x53ac>  // b.none
  407894:	ldr	w0, [sp, #56]
  407898:	cmp	w0, #0x2
  40789c:	b.eq	4078ac <ferror@plt+0x53ac>  // b.none
  4078a0:	ldr	w0, [sp, #56]
  4078a4:	cmp	w0, #0x3
  4078a8:	b.ne	4078f0 <ferror@plt+0x53f0>  // b.any
  4078ac:	ldr	x0, [sp, #40]
  4078b0:	ldr	x0, [x0, #224]
  4078b4:	cmp	x0, #0x0
  4078b8:	b.eq	4078e4 <ferror@plt+0x53e4>  // b.none
  4078bc:	ldr	x0, [sp, #40]
  4078c0:	ldr	x2, [x0, #224]
  4078c4:	ldr	x0, [sp, #40]
  4078c8:	ldr	x3, [x0, #280]
  4078cc:	ldr	x0, [sp, #40]
  4078d0:	ldr	w0, [x0, #288]
  4078d4:	mov	w1, w0
  4078d8:	mov	x0, x3
  4078dc:	blr	x2
  4078e0:	b	407930 <ferror@plt+0x5430>
  4078e4:	ldr	x0, [sp, #40]
  4078e8:	bl	407484 <ferror@plt+0x4f84>
  4078ec:	b	407930 <ferror@plt+0x5430>
  4078f0:	ldr	w0, [sp, #88]
  4078f4:	cmp	w0, #0x13
  4078f8:	b.ne	407930 <ferror@plt+0x5430>  // b.any
  4078fc:	ldr	x0, [sp, #40]
  407900:	ldr	w0, [x0, #288]
  407904:	cmp	w0, #0x0
  407908:	b.le	407930 <ferror@plt+0x5430>
  40790c:	ldr	x0, [sp, #40]
  407910:	ldr	x2, [x0, #240]
  407914:	ldr	x0, [sp, #40]
  407918:	ldr	x3, [x0, #280]
  40791c:	ldr	x0, [sp, #40]
  407920:	ldr	w0, [x0, #288]
  407924:	mov	w1, w0
  407928:	mov	x0, x3
  40792c:	blr	x2
  407930:	ldr	x0, [sp, #40]
  407934:	ldr	w0, [x0, #288]
  407938:	cmp	w0, #0x0
  40793c:	b.gt	4079c4 <ferror@plt+0x54c4>
  407940:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407944:	add	x0, x0, #0x370
  407948:	ldr	w0, [x0]
  40794c:	and	w0, w0, #0x8
  407950:	cmp	w0, #0x0
  407954:	b.eq	4079a0 <ferror@plt+0x54a0>  // b.none
  407958:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40795c:	add	x0, x0, #0x340
  407960:	ldr	x19, [x0]
  407964:	bl	4020c0 <getpid@plt>
  407968:	mov	w1, w0
  40796c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407970:	add	x4, x0, #0x410
  407974:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407978:	add	x3, x0, #0x158
  40797c:	mov	w2, w1
  407980:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407984:	add	x1, x0, #0x1a8
  407988:	mov	x0, x19
  40798c:	bl	4024b0 <fprintf@plt>
  407990:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407994:	add	x1, x0, #0x498
  407998:	ldr	x0, [sp, #40]
  40799c:	bl	405eb4 <ferror@plt+0x39b4>
  4079a0:	ldr	x0, [sp, #40]
  4079a4:	mov	w1, #0xa                   	// #10
  4079a8:	str	w1, [x0, #72]
  4079ac:	ldr	x0, [sp, #40]
  4079b0:	str	xzr, [x0, #304]
  4079b4:	ldr	x0, [sp, #40]
  4079b8:	ldr	x1, [x0, #304]
  4079bc:	ldr	x0, [sp, #40]
  4079c0:	str	x1, [x0, #296]
  4079c4:	mov	w0, #0x0                   	// #0
  4079c8:	b	407c3c <ferror@plt+0x573c>
  4079cc:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4079d0:	add	x0, x0, #0x370
  4079d4:	ldr	w0, [x0]
  4079d8:	and	w0, w0, #0x8
  4079dc:	cmp	w0, #0x0
  4079e0:	b.eq	407a2c <ferror@plt+0x552c>  // b.none
  4079e4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4079e8:	add	x0, x0, #0x340
  4079ec:	ldr	x19, [x0]
  4079f0:	bl	4020c0 <getpid@plt>
  4079f4:	mov	w1, w0
  4079f8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4079fc:	add	x4, x0, #0x410
  407a00:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407a04:	add	x3, x0, #0x158
  407a08:	mov	w2, w1
  407a0c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407a10:	add	x1, x0, #0x1a8
  407a14:	mov	x0, x19
  407a18:	bl	4024b0 <fprintf@plt>
  407a1c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407a20:	add	x1, x0, #0x4c0
  407a24:	ldr	x0, [sp, #40]
  407a28:	bl	405eb4 <ferror@plt+0x39b4>
  407a2c:	ldr	x0, [sp, #40]
  407a30:	ldrb	w0, [x0, #312]
  407a34:	and	w0, w0, #0x1
  407a38:	and	w0, w0, #0xff
  407a3c:	cmp	w0, #0x0
  407a40:	b.eq	407c24 <ferror@plt+0x5724>  // b.none
  407a44:	ldr	x0, [sp, #40]
  407a48:	add	x0, x0, #0x4c
  407a4c:	mov	x2, x0
  407a50:	mov	x1, #0x5413                	// #21523
  407a54:	mov	w0, #0x0                   	// #0
  407a58:	bl	4024e0 <ioctl@plt>
  407a5c:	ldr	x0, [sp, #40]
  407a60:	ldr	w3, [x0, #64]
  407a64:	ldr	x0, [sp, #40]
  407a68:	add	x0, x0, #0x4c
  407a6c:	mov	x2, x0
  407a70:	mov	x1, #0x5414                	// #21524
  407a74:	mov	w0, w3
  407a78:	bl	4024e0 <ioctl@plt>
  407a7c:	ldr	x0, [sp, #40]
  407a80:	ldr	x0, [x0, #264]
  407a84:	cmp	x0, #0x0
  407a88:	b.eq	407c24 <ferror@plt+0x5724>  // b.none
  407a8c:	ldr	x0, [sp, #40]
  407a90:	ldr	x3, [x0, #264]
  407a94:	ldr	x0, [sp, #40]
  407a98:	ldr	x4, [x0, #280]
  407a9c:	ldr	x0, [sp, #40]
  407aa0:	add	x1, x0, #0x4c
  407aa4:	add	x0, sp, #0x30
  407aa8:	mov	x2, x1
  407aac:	mov	x1, x0
  407ab0:	mov	x0, x4
  407ab4:	blr	x3
  407ab8:	str	w0, [sp, #188]
  407abc:	b	407c24 <ferror@plt+0x5724>
  407ac0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407ac4:	add	x0, x0, #0x370
  407ac8:	ldr	w0, [x0]
  407acc:	and	w0, w0, #0x8
  407ad0:	cmp	w0, #0x0
  407ad4:	b.eq	407b20 <ferror@plt+0x5620>  // b.none
  407ad8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407adc:	add	x0, x0, #0x340
  407ae0:	ldr	x19, [x0]
  407ae4:	bl	4020c0 <getpid@plt>
  407ae8:	mov	w1, w0
  407aec:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407af0:	add	x4, x0, #0x410
  407af4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407af8:	add	x3, x0, #0x158
  407afc:	mov	w2, w1
  407b00:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407b04:	add	x1, x0, #0x1a8
  407b08:	mov	x0, x19
  407b0c:	bl	4024b0 <fprintf@plt>
  407b10:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407b14:	add	x1, x0, #0x4d8
  407b18:	ldr	x0, [sp, #40]
  407b1c:	bl	405eb4 <ferror@plt+0x39b4>
  407b20:	ldr	w0, [sp, #48]
  407b24:	mov	w1, w0
  407b28:	ldr	x0, [sp, #40]
  407b2c:	str	w1, [x0, #216]
  407b30:	ldr	x0, [sp, #40]
  407b34:	ldr	w0, [x0, #288]
  407b38:	cmp	w0, #0x0
  407b3c:	b.le	407b50 <ferror@plt+0x5650>
  407b40:	ldr	x0, [sp, #40]
  407b44:	ldr	w0, [x0, #288]
  407b48:	mov	w1, #0xf                   	// #15
  407b4c:	bl	402020 <kill@plt>
  407b50:	ldr	x0, [sp, #40]
  407b54:	ldr	x0, [x0, #264]
  407b58:	cmp	x0, #0x0
  407b5c:	b.eq	407c2c <ferror@plt+0x572c>  // b.none
  407b60:	ldr	x0, [sp, #40]
  407b64:	ldr	x3, [x0, #264]
  407b68:	ldr	x0, [sp, #40]
  407b6c:	ldr	x4, [x0, #280]
  407b70:	ldr	x0, [sp, #40]
  407b74:	add	x1, x0, #0x4c
  407b78:	add	x0, sp, #0x30
  407b7c:	mov	x2, x1
  407b80:	mov	x1, x0
  407b84:	mov	x0, x4
  407b88:	blr	x3
  407b8c:	str	w0, [sp, #188]
  407b90:	b	407c2c <ferror@plt+0x572c>
  407b94:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407b98:	add	x0, x0, #0x370
  407b9c:	ldr	w0, [x0]
  407ba0:	and	w0, w0, #0x8
  407ba4:	cmp	w0, #0x0
  407ba8:	b.eq	407bf4 <ferror@plt+0x56f4>  // b.none
  407bac:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407bb0:	add	x0, x0, #0x340
  407bb4:	ldr	x19, [x0]
  407bb8:	bl	4020c0 <getpid@plt>
  407bbc:	mov	w1, w0
  407bc0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407bc4:	add	x4, x0, #0x410
  407bc8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407bcc:	add	x3, x0, #0x158
  407bd0:	mov	w2, w1
  407bd4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407bd8:	add	x1, x0, #0x1a8
  407bdc:	mov	x0, x19
  407be0:	bl	4024b0 <fprintf@plt>
  407be4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407be8:	add	x1, x0, #0x4f8
  407bec:	ldr	x0, [sp, #40]
  407bf0:	bl	405eb4 <ferror@plt+0x39b4>
  407bf4:	ldr	x0, [sp, #40]
  407bf8:	ldr	x0, [x0, #272]
  407bfc:	cmp	x0, #0x0
  407c00:	b.eq	407c34 <ferror@plt+0x5734>  // b.none
  407c04:	ldr	x0, [sp, #40]
  407c08:	ldr	x1, [x0, #272]
  407c0c:	ldr	x0, [sp, #40]
  407c10:	ldr	x0, [x0, #280]
  407c14:	blr	x1
  407c18:	str	w0, [sp, #188]
  407c1c:	b	407c34 <ferror@plt+0x5734>
  407c20:	bl	402250 <abort@plt>
  407c24:	nop
  407c28:	b	407c38 <ferror@plt+0x5738>
  407c2c:	nop
  407c30:	b	407c38 <ferror@plt+0x5738>
  407c34:	nop
  407c38:	ldr	w0, [sp, #188]
  407c3c:	ldr	x19, [sp, #16]
  407c40:	ldp	x29, x30, [sp], #192
  407c44:	ret
  407c48:	stp	x29, x30, [sp, #-160]!
  407c4c:	mov	x29, sp
  407c50:	str	x19, [sp, #16]
  407c54:	str	x0, [sp, #40]
  407c58:	str	wzr, [sp, #156]
  407c5c:	str	wzr, [sp, #128]
  407c60:	stp	xzr, xzr, [sp, #104]
  407c64:	str	xzr, [sp, #120]
  407c68:	mov	w0, #0xffffffff            	// #-1
  407c6c:	str	w0, [sp, #104]
  407c70:	mov	w0, #0x19                  	// #25
  407c74:	strh	w0, [sp, #108]
  407c78:	ldr	x0, [sp, #40]
  407c7c:	ldr	w0, [x0, #60]
  407c80:	str	w0, [sp, #112]
  407c84:	mov	w0, #0x19                  	// #25
  407c88:	strh	w0, [sp, #116]
  407c8c:	mov	w0, #0x19                  	// #25
  407c90:	strh	w0, [sp, #124]
  407c94:	ldr	x0, [sp, #40]
  407c98:	ldr	w0, [x0, #68]
  407c9c:	cmp	w0, #0x0
  407ca0:	b.ge	407cc4 <ferror@plt+0x57c4>  // b.tcont
  407ca4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407ca8:	add	x3, x0, #0x758
  407cac:	mov	w2, #0x209                 	// #521
  407cb0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407cb4:	add	x1, x0, #0x1c8
  407cb8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407cbc:	add	x0, x0, #0x510
  407cc0:	bl	402450 <__assert_fail@plt>
  407cc4:	ldr	x0, [sp, #40]
  407cc8:	ldr	w0, [x0, #68]
  407ccc:	str	w0, [sp, #104]
  407cd0:	ldr	x0, [sp, #40]
  407cd4:	mov	w1, #0xffffffff            	// #-1
  407cd8:	str	w1, [x0, #72]
  407cdc:	b	408488 <ferror@plt+0x5f88>
  407ce0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407ce4:	add	x0, x0, #0x370
  407ce8:	ldr	w0, [x0]
  407cec:	and	w0, w0, #0x10
  407cf0:	cmp	w0, #0x0
  407cf4:	b.eq	407d40 <ferror@plt+0x5840>  // b.none
  407cf8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407cfc:	add	x0, x0, #0x340
  407d00:	ldr	x19, [x0]
  407d04:	bl	4020c0 <getpid@plt>
  407d08:	mov	w1, w0
  407d0c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407d10:	add	x4, x0, #0x1e8
  407d14:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407d18:	add	x3, x0, #0x158
  407d1c:	mov	w2, w1
  407d20:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407d24:	add	x1, x0, #0x1a8
  407d28:	mov	x0, x19
  407d2c:	bl	4024b0 <fprintf@plt>
  407d30:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407d34:	add	x1, x0, #0x520
  407d38:	ldr	x0, [sp, #40]
  407d3c:	bl	405eb4 <ferror@plt+0x39b4>
  407d40:	ldr	x0, [sp, #40]
  407d44:	ldr	x0, [x0, #296]
  407d48:	cmp	x0, #0x0
  407d4c:	b.ne	407d60 <ferror@plt+0x5860>  // b.any
  407d50:	ldr	x0, [sp, #40]
  407d54:	ldr	x0, [x0, #304]
  407d58:	cmp	x0, #0x0
  407d5c:	b.eq	407e30 <ferror@plt+0x5930>  // b.none
  407d60:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407d64:	add	x0, x0, #0x370
  407d68:	ldr	w0, [x0]
  407d6c:	and	w0, w0, #0x10
  407d70:	cmp	w0, #0x0
  407d74:	b.eq	407dc0 <ferror@plt+0x58c0>  // b.none
  407d78:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407d7c:	add	x0, x0, #0x340
  407d80:	ldr	x19, [x0]
  407d84:	bl	4020c0 <getpid@plt>
  407d88:	mov	w1, w0
  407d8c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407d90:	add	x4, x0, #0x1e8
  407d94:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407d98:	add	x3, x0, #0x158
  407d9c:	mov	w2, w1
  407da0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407da4:	add	x1, x0, #0x1a8
  407da8:	mov	x0, x19
  407dac:	bl	4024b0 <fprintf@plt>
  407db0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407db4:	add	x1, x0, #0x530
  407db8:	ldr	x0, [sp, #40]
  407dbc:	bl	405eb4 <ferror@plt+0x39b4>
  407dc0:	add	x0, sp, #0x58
  407dc4:	bl	40865c <ferror@plt+0x615c>
  407dc8:	ldr	x1, [sp, #88]
  407dcc:	ldr	x0, [sp, #40]
  407dd0:	ldr	x0, [x0, #296]
  407dd4:	cmp	x1, x0
  407dd8:	b.ne	407df8 <ferror@plt+0x58f8>  // b.any
  407ddc:	ldr	x1, [sp, #96]
  407de0:	ldr	x0, [sp, #40]
  407de4:	ldr	x0, [x0, #304]
  407de8:	cmp	x1, x0
  407dec:	cset	w0, gt
  407df0:	and	w0, w0, #0xff
  407df4:	b	407e10 <ferror@plt+0x5910>
  407df8:	ldr	x1, [sp, #88]
  407dfc:	ldr	x0, [sp, #40]
  407e00:	ldr	x0, [x0, #296]
  407e04:	cmp	x1, x0
  407e08:	cset	w0, gt
  407e0c:	and	w0, w0, #0xff
  407e10:	cmp	w0, #0x0
  407e14:	b.eq	407e30 <ferror@plt+0x5930>  // b.none
  407e18:	ldr	x0, [sp, #40]
  407e1c:	bl	4070dc <ferror@plt+0x4bdc>
  407e20:	str	w0, [sp, #156]
  407e24:	ldr	w0, [sp, #156]
  407e28:	cmp	w0, #0x0
  407e2c:	b.ne	40849c <ferror@plt+0x5f9c>  // b.any
  407e30:	ldr	x0, [sp, #40]
  407e34:	ldr	x0, [x0, #296]
  407e38:	cmp	x0, #0x0
  407e3c:	b.ne	407e50 <ferror@plt+0x5950>  // b.any
  407e40:	ldr	x0, [sp, #40]
  407e44:	ldr	x0, [x0, #304]
  407e48:	cmp	x0, #0x0
  407e4c:	b.eq	407eec <ferror@plt+0x59ec>  // b.none
  407e50:	add	x0, sp, #0x48
  407e54:	bl	40865c <ferror@plt+0x615c>
  407e58:	ldr	x0, [sp, #40]
  407e5c:	ldr	x1, [x0, #296]
  407e60:	ldr	x0, [sp, #72]
  407e64:	sub	x0, x1, x0
  407e68:	str	x0, [sp, #56]
  407e6c:	ldr	x0, [sp, #40]
  407e70:	ldr	x1, [x0, #304]
  407e74:	ldr	x0, [sp, #80]
  407e78:	sub	x0, x1, x0
  407e7c:	str	x0, [sp, #64]
  407e80:	ldr	x0, [sp, #64]
  407e84:	cmp	x0, #0x0
  407e88:	b.ge	407eac <ferror@plt+0x59ac>  // b.tcont
  407e8c:	ldr	x0, [sp, #56]
  407e90:	sub	x0, x0, #0x1
  407e94:	str	x0, [sp, #56]
  407e98:	ldr	x1, [sp, #64]
  407e9c:	mov	x0, #0x4240                	// #16960
  407ea0:	movk	x0, #0xf, lsl #16
  407ea4:	add	x0, x1, x0
  407ea8:	str	x0, [sp, #64]
  407eac:	ldr	x0, [sp, #56]
  407eb0:	mov	w1, w0
  407eb4:	mov	w0, #0x3e8                 	// #1000
  407eb8:	mul	w1, w1, w0
  407ebc:	ldr	x0, [sp, #64]
  407ec0:	mov	x2, #0xf7cf                	// #63439
  407ec4:	movk	x2, #0xe353, lsl #16
  407ec8:	movk	x2, #0x9ba5, lsl #32
  407ecc:	movk	x2, #0x20c4, lsl #48
  407ed0:	smulh	x2, x0, x2
  407ed4:	asr	x2, x2, #7
  407ed8:	asr	x0, x0, #63
  407edc:	sub	x0, x2, x0
  407ee0:	add	w0, w1, w0
  407ee4:	str	w0, [sp, #140]
  407ee8:	b	407ef8 <ferror@plt+0x59f8>
  407eec:	ldr	x0, [sp, #40]
  407ef0:	ldr	w0, [x0, #72]
  407ef4:	str	w0, [sp, #140]
  407ef8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407efc:	add	x0, x0, #0x370
  407f00:	ldr	w0, [x0]
  407f04:	and	w0, w0, #0x10
  407f08:	cmp	w0, #0x0
  407f0c:	b.eq	407f5c <ferror@plt+0x5a5c>  // b.none
  407f10:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407f14:	add	x0, x0, #0x340
  407f18:	ldr	x19, [x0]
  407f1c:	bl	4020c0 <getpid@plt>
  407f20:	mov	w1, w0
  407f24:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407f28:	add	x4, x0, #0x1e8
  407f2c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407f30:	add	x3, x0, #0x158
  407f34:	mov	w2, w1
  407f38:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407f3c:	add	x1, x0, #0x1a8
  407f40:	mov	x0, x19
  407f44:	bl	4024b0 <fprintf@plt>
  407f48:	ldr	w2, [sp, #140]
  407f4c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407f50:	add	x1, x0, #0x548
  407f54:	ldr	x0, [sp, #40]
  407f58:	bl	405eb4 <ferror@plt+0x39b4>
  407f5c:	add	x0, sp, #0x68
  407f60:	ldr	w2, [sp, #140]
  407f64:	mov	x1, #0x3                   	// #3
  407f68:	bl	402100 <poll@plt>
  407f6c:	str	w0, [sp, #136]
  407f70:	bl	402460 <__errno_location@plt>
  407f74:	ldr	w0, [x0]
  407f78:	str	w0, [sp, #132]
  407f7c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407f80:	add	x0, x0, #0x370
  407f84:	ldr	w0, [x0]
  407f88:	and	w0, w0, #0x10
  407f8c:	cmp	w0, #0x0
  407f90:	b.eq	407fe0 <ferror@plt+0x5ae0>  // b.none
  407f94:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  407f98:	add	x0, x0, #0x340
  407f9c:	ldr	x19, [x0]
  407fa0:	bl	4020c0 <getpid@plt>
  407fa4:	mov	w1, w0
  407fa8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407fac:	add	x4, x0, #0x1e8
  407fb0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407fb4:	add	x3, x0, #0x158
  407fb8:	mov	w2, w1
  407fbc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407fc0:	add	x1, x0, #0x1a8
  407fc4:	mov	x0, x19
  407fc8:	bl	4024b0 <fprintf@plt>
  407fcc:	ldr	w2, [sp, #136]
  407fd0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  407fd4:	add	x1, x0, #0x568
  407fd8:	ldr	x0, [sp, #40]
  407fdc:	bl	405eb4 <ferror@plt+0x39b4>
  407fe0:	ldr	w0, [sp, #136]
  407fe4:	cmp	w0, #0x0
  407fe8:	b.ge	408010 <ferror@plt+0x5b10>  // b.tcont
  407fec:	ldr	w0, [sp, #132]
  407ff0:	cmp	w0, #0xb
  407ff4:	b.ne	407ffc <ferror@plt+0x5afc>  // b.any
  407ff8:	b	408488 <ferror@plt+0x5f88>
  407ffc:	bl	402460 <__errno_location@plt>
  408000:	ldr	w0, [x0]
  408004:	neg	w0, w0
  408008:	str	w0, [sp, #156]
  40800c:	b	4084a8 <ferror@plt+0x5fa8>
  408010:	ldr	w0, [sp, #136]
  408014:	cmp	w0, #0x0
  408018:	b.ne	4080c8 <ferror@plt+0x5bc8>  // b.any
  40801c:	ldr	x0, [sp, #40]
  408020:	ldr	x0, [x0, #296]
  408024:	cmp	x0, #0x0
  408028:	b.ne	40803c <ferror@plt+0x5b3c>  // b.any
  40802c:	ldr	x0, [sp, #40]
  408030:	ldr	x0, [x0, #304]
  408034:	cmp	x0, #0x0
  408038:	b.eq	408058 <ferror@plt+0x5b58>  // b.none
  40803c:	ldr	x0, [sp, #40]
  408040:	bl	4070dc <ferror@plt+0x4bdc>
  408044:	str	w0, [sp, #156]
  408048:	ldr	w0, [sp, #156]
  40804c:	cmp	w0, #0x0
  408050:	b.ne	40805c <ferror@plt+0x5b5c>  // b.any
  408054:	b	408488 <ferror@plt+0x5f88>
  408058:	str	wzr, [sp, #156]
  40805c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  408060:	add	x0, x0, #0x370
  408064:	ldr	w0, [x0]
  408068:	and	w0, w0, #0x10
  40806c:	cmp	w0, #0x0
  408070:	b.eq	4084a4 <ferror@plt+0x5fa4>  // b.none
  408074:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  408078:	add	x0, x0, #0x340
  40807c:	ldr	x19, [x0]
  408080:	bl	4020c0 <getpid@plt>
  408084:	mov	w1, w0
  408088:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40808c:	add	x4, x0, #0x1e8
  408090:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408094:	add	x3, x0, #0x158
  408098:	mov	w2, w1
  40809c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4080a0:	add	x1, x0, #0x1a8
  4080a4:	mov	x0, x19
  4080a8:	bl	4024b0 <fprintf@plt>
  4080ac:	ldr	w3, [sp, #156]
  4080b0:	ldr	w2, [sp, #140]
  4080b4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4080b8:	add	x1, x0, #0x578
  4080bc:	ldr	x0, [sp, #40]
  4080c0:	bl	405eb4 <ferror@plt+0x39b4>
  4080c4:	b	4084a4 <ferror@plt+0x5fa4>
  4080c8:	str	xzr, [sp, #144]
  4080cc:	b	40847c <ferror@plt+0x5f7c>
  4080d0:	str	wzr, [sp, #156]
  4080d4:	ldr	x0, [sp, #144]
  4080d8:	lsl	x0, x0, #3
  4080dc:	add	x1, sp, #0x6e
  4080e0:	ldrsh	w0, [x1, x0]
  4080e4:	cmp	w0, #0x0
  4080e8:	b.eq	408464 <ferror@plt+0x5f64>  // b.none
  4080ec:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4080f0:	add	x0, x0, #0x370
  4080f4:	ldr	w0, [x0]
  4080f8:	and	w0, w0, #0x10
  4080fc:	cmp	w0, #0x0
  408100:	b.eq	408294 <ferror@plt+0x5d94>  // b.none
  408104:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  408108:	add	x0, x0, #0x340
  40810c:	ldr	x19, [x0]
  408110:	bl	4020c0 <getpid@plt>
  408114:	mov	w1, w0
  408118:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40811c:	add	x4, x0, #0x1e8
  408120:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408124:	add	x3, x0, #0x158
  408128:	mov	w2, w1
  40812c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408130:	add	x1, x0, #0x1a8
  408134:	mov	x0, x19
  408138:	bl	4024b0 <fprintf@plt>
  40813c:	ldr	x0, [sp, #144]
  408140:	cmp	x0, #0x2
  408144:	b.eq	408184 <ferror@plt+0x5c84>  // b.none
  408148:	ldr	x0, [sp, #144]
  40814c:	cmp	x0, #0x1
  408150:	b.eq	408178 <ferror@plt+0x5c78>  // b.none
  408154:	ldr	x0, [sp, #144]
  408158:	cmp	x0, #0x0
  40815c:	b.ne	40816c <ferror@plt+0x5c6c>  // b.any
  408160:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408164:	add	x0, x0, #0x5a0
  408168:	b	40818c <ferror@plt+0x5c8c>
  40816c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408170:	add	x0, x0, #0x5a8
  408174:	b	40818c <ferror@plt+0x5c8c>
  408178:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40817c:	add	x0, x0, #0x5b0
  408180:	b	40818c <ferror@plt+0x5c8c>
  408184:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408188:	add	x0, x0, #0x5b8
  40818c:	ldr	x1, [sp, #144]
  408190:	lsl	x1, x1, #3
  408194:	add	x2, sp, #0x68
  408198:	ldr	w8, [x2, x1]
  40819c:	ldr	x1, [sp, #144]
  4081a0:	lsl	x1, x1, #3
  4081a4:	add	x2, sp, #0x6e
  4081a8:	ldrsh	w1, [x2, x1]
  4081ac:	and	w1, w1, #0xffff
  4081b0:	and	w1, w1, #0x1
  4081b4:	cmp	w1, #0x0
  4081b8:	b.eq	4081c8 <ferror@plt+0x5cc8>  // b.none
  4081bc:	adrp	x1, 40c000 <ferror@plt+0x9b00>
  4081c0:	add	x1, x1, #0x5c0
  4081c4:	b	4081d0 <ferror@plt+0x5cd0>
  4081c8:	adrp	x1, 40c000 <ferror@plt+0x9b00>
  4081cc:	add	x1, x1, #0x5c8
  4081d0:	ldr	x2, [sp, #144]
  4081d4:	lsl	x2, x2, #3
  4081d8:	add	x3, sp, #0x6e
  4081dc:	ldrsh	w2, [x3, x2]
  4081e0:	and	w2, w2, #0xffff
  4081e4:	and	w2, w2, #0x10
  4081e8:	cmp	w2, #0x0
  4081ec:	b.eq	4081fc <ferror@plt+0x5cfc>  // b.none
  4081f0:	adrp	x2, 40c000 <ferror@plt+0x9b00>
  4081f4:	add	x2, x2, #0x5d0
  4081f8:	b	408204 <ferror@plt+0x5d04>
  4081fc:	adrp	x2, 40c000 <ferror@plt+0x9b00>
  408200:	add	x2, x2, #0x5c8
  408204:	ldr	x3, [sp, #144]
  408208:	lsl	x3, x3, #3
  40820c:	add	x4, sp, #0x6e
  408210:	ldrsh	w3, [x4, x3]
  408214:	and	w3, w3, #0xffff
  408218:	and	w3, w3, #0x8
  40821c:	cmp	w3, #0x0
  408220:	b.eq	408230 <ferror@plt+0x5d30>  // b.none
  408224:	adrp	x3, 40c000 <ferror@plt+0x9b00>
  408228:	add	x3, x3, #0x5d8
  40822c:	b	408238 <ferror@plt+0x5d38>
  408230:	adrp	x3, 40c000 <ferror@plt+0x9b00>
  408234:	add	x3, x3, #0x5c8
  408238:	ldr	x4, [sp, #144]
  40823c:	lsl	x4, x4, #3
  408240:	add	x5, sp, #0x6e
  408244:	ldrsh	w4, [x5, x4]
  408248:	and	w4, w4, #0xffff
  40824c:	and	w4, w4, #0x20
  408250:	cmp	w4, #0x0
  408254:	b.eq	408264 <ferror@plt+0x5d64>  // b.none
  408258:	adrp	x4, 40c000 <ferror@plt+0x9b00>
  40825c:	add	x4, x4, #0x5e0
  408260:	b	40826c <ferror@plt+0x5d6c>
  408264:	adrp	x4, 40c000 <ferror@plt+0x9b00>
  408268:	add	x4, x4, #0x5c8
  40826c:	mov	x7, x4
  408270:	mov	x6, x3
  408274:	mov	x5, x2
  408278:	mov	x4, x1
  40827c:	mov	w3, w8
  408280:	mov	x2, x0
  408284:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408288:	add	x1, x0, #0x5f0
  40828c:	ldr	x0, [sp, #40]
  408290:	bl	405eb4 <ferror@plt+0x39b4>
  408294:	ldr	x0, [sp, #144]
  408298:	cmp	x0, #0x0
  40829c:	b.eq	408430 <ferror@plt+0x5f30>  // b.none
  4082a0:	ldr	x0, [sp, #144]
  4082a4:	sub	x0, x0, #0x1
  4082a8:	cmp	x0, #0x1
  4082ac:	b.hi	408454 <ferror@plt+0x5f54>  // b.pmore
  4082b0:	ldr	x0, [sp, #144]
  4082b4:	lsl	x0, x0, #3
  4082b8:	add	x1, sp, #0x6e
  4082bc:	ldrsh	w0, [x1, x0]
  4082c0:	and	w0, w0, #0xffff
  4082c4:	and	w0, w0, #0x1
  4082c8:	cmp	w0, #0x0
  4082cc:	b.eq	4082f8 <ferror@plt+0x5df8>  // b.none
  4082d0:	ldr	x0, [sp, #144]
  4082d4:	lsl	x0, x0, #3
  4082d8:	add	x1, sp, #0x68
  4082dc:	ldr	w0, [x1, x0]
  4082e0:	add	x1, sp, #0x80
  4082e4:	mov	x2, x1
  4082e8:	mov	w1, w0
  4082ec:	ldr	x0, [sp, #40]
  4082f0:	bl	4071f0 <ferror@plt+0x4cf0>
  4082f4:	str	w0, [sp, #156]
  4082f8:	ldr	x0, [sp, #144]
  4082fc:	lsl	x0, x0, #3
  408300:	add	x1, sp, #0x6e
  408304:	ldrsh	w0, [x1, x0]
  408308:	and	w0, w0, #0xffff
  40830c:	and	w0, w0, #0x10
  408310:	cmp	w0, #0x0
  408314:	b.ne	408344 <ferror@plt+0x5e44>  // b.any
  408318:	ldr	x0, [sp, #144]
  40831c:	lsl	x0, x0, #3
  408320:	add	x1, sp, #0x6e
  408324:	ldrsh	w0, [x1, x0]
  408328:	and	w0, w0, #0xffff
  40832c:	and	w0, w0, #0x20
  408330:	cmp	w0, #0x0
  408334:	b.ne	408344 <ferror@plt+0x5e44>  // b.any
  408338:	ldr	w0, [sp, #128]
  40833c:	cmp	w0, #0x0
  408340:	b.eq	40846c <ferror@plt+0x5f6c>  // b.none
  408344:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  408348:	add	x0, x0, #0x370
  40834c:	ldr	w0, [x0]
  408350:	and	w0, w0, #0x10
  408354:	cmp	w0, #0x0
  408358:	b.eq	4083a4 <ferror@plt+0x5ea4>  // b.none
  40835c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  408360:	add	x0, x0, #0x340
  408364:	ldr	x19, [x0]
  408368:	bl	4020c0 <getpid@plt>
  40836c:	mov	w1, w0
  408370:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408374:	add	x4, x0, #0x1e8
  408378:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40837c:	add	x3, x0, #0x158
  408380:	mov	w2, w1
  408384:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408388:	add	x1, x0, #0x1a8
  40838c:	mov	x0, x19
  408390:	bl	4024b0 <fprintf@plt>
  408394:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408398:	add	x1, x0, #0x618
  40839c:	ldr	x0, [sp, #40]
  4083a0:	bl	405eb4 <ferror@plt+0x39b4>
  4083a4:	ldr	x0, [sp, #144]
  4083a8:	lsl	x0, x0, #3
  4083ac:	add	x1, sp, #0x68
  4083b0:	mov	w2, #0xffffffff            	// #-1
  4083b4:	str	w2, [x1, x0]
  4083b8:	ldr	x0, [sp, #144]
  4083bc:	cmp	x0, #0x2
  4083c0:	b.ne	40846c <ferror@plt+0x5f6c>  // b.any
  4083c4:	ldr	x0, [sp, #40]
  4083c8:	bl	406eb8 <ferror@plt+0x49b8>
  4083cc:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4083d0:	add	x0, x0, #0x370
  4083d4:	ldr	w0, [x0]
  4083d8:	and	w0, w0, #0x10
  4083dc:	cmp	w0, #0x0
  4083e0:	b.eq	40846c <ferror@plt+0x5f6c>  // b.none
  4083e4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4083e8:	add	x0, x0, #0x340
  4083ec:	ldr	x19, [x0]
  4083f0:	bl	4020c0 <getpid@plt>
  4083f4:	mov	w1, w0
  4083f8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4083fc:	add	x4, x0, #0x1e8
  408400:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408404:	add	x3, x0, #0x158
  408408:	mov	w2, w1
  40840c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408410:	add	x1, x0, #0x1a8
  408414:	mov	x0, x19
  408418:	bl	4024b0 <fprintf@plt>
  40841c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408420:	add	x1, x0, #0x628
  408424:	ldr	x0, [sp, #40]
  408428:	bl	405eb4 <ferror@plt+0x39b4>
  40842c:	b	40846c <ferror@plt+0x5f6c>
  408430:	ldr	x0, [sp, #144]
  408434:	lsl	x0, x0, #3
  408438:	add	x1, sp, #0x68
  40843c:	ldr	w0, [x1, x0]
  408440:	mov	w1, w0
  408444:	ldr	x0, [sp, #40]
  408448:	bl	4076f0 <ferror@plt+0x51f0>
  40844c:	str	w0, [sp, #156]
  408450:	nop
  408454:	ldr	w0, [sp, #156]
  408458:	cmp	w0, #0x0
  40845c:	b.eq	408470 <ferror@plt+0x5f70>  // b.none
  408460:	b	408488 <ferror@plt+0x5f88>
  408464:	nop
  408468:	b	408470 <ferror@plt+0x5f70>
  40846c:	nop
  408470:	ldr	x0, [sp, #144]
  408474:	add	x0, x0, #0x1
  408478:	str	x0, [sp, #144]
  40847c:	ldr	x0, [sp, #144]
  408480:	cmp	x0, #0x2
  408484:	b.ls	4080d0 <ferror@plt+0x5bd0>  // b.plast
  408488:	ldr	x0, [sp, #40]
  40848c:	ldr	w0, [x0, #216]
  408490:	cmp	w0, #0x0
  408494:	b.eq	407ce0 <ferror@plt+0x57e0>  // b.none
  408498:	b	4084a8 <ferror@plt+0x5fa8>
  40849c:	nop
  4084a0:	b	4084a8 <ferror@plt+0x5fa8>
  4084a4:	nop
  4084a8:	ldr	x0, [sp, #40]
  4084ac:	bl	40662c <ferror@plt+0x412c>
  4084b0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4084b4:	add	x0, x0, #0x370
  4084b8:	ldr	w0, [x0]
  4084bc:	and	w0, w0, #0x10
  4084c0:	cmp	w0, #0x0
  4084c4:	b.eq	40851c <ferror@plt+0x601c>  // b.none
  4084c8:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4084cc:	add	x0, x0, #0x340
  4084d0:	ldr	x19, [x0]
  4084d4:	bl	4020c0 <getpid@plt>
  4084d8:	mov	w1, w0
  4084dc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4084e0:	add	x4, x0, #0x1e8
  4084e4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4084e8:	add	x3, x0, #0x158
  4084ec:	mov	w2, w1
  4084f0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4084f4:	add	x1, x0, #0x1a8
  4084f8:	mov	x0, x19
  4084fc:	bl	4024b0 <fprintf@plt>
  408500:	ldr	x0, [sp, #40]
  408504:	ldr	w0, [x0, #216]
  408508:	ldr	w2, [sp, #156]
  40850c:	mov	w1, w0
  408510:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  408514:	add	x0, x0, #0x638
  408518:	bl	405c64 <ferror@plt+0x3764>
  40851c:	ldr	w0, [sp, #156]
  408520:	ldr	x19, [sp, #16]
  408524:	ldp	x29, x30, [sp], #160
  408528:	ret
  40852c:	stp	x29, x30, [sp, #-192]!
  408530:	mov	x29, sp
  408534:	str	x0, [sp, #24]
  408538:	add	x0, sp, #0x90
  40853c:	mov	x1, #0x0                   	// #0
  408540:	bl	402180 <gettimeofday@plt>
  408544:	cmp	w0, #0x0
  408548:	b.eq	40855c <ferror@plt+0x605c>  // b.none
  40854c:	bl	402460 <__errno_location@plt>
  408550:	ldr	w0, [x0]
  408554:	neg	w0, w0
  408558:	b	408654 <ferror@plt+0x6154>
  40855c:	add	x0, sp, #0xb0
  408560:	mov	x1, x0
  408564:	mov	w0, #0x7                   	// #7
  408568:	bl	402010 <clock_gettime@plt>
  40856c:	cmp	w0, #0x0
  408570:	b.ne	408614 <ferror@plt+0x6114>  // b.any
  408574:	ldr	x0, [sp, #176]
  408578:	str	x0, [sp, #160]
  40857c:	ldr	x0, [sp, #184]
  408580:	mov	x1, #0xf7cf                	// #63439
  408584:	movk	x1, #0xe353, lsl #16
  408588:	movk	x1, #0x9ba5, lsl #32
  40858c:	movk	x1, #0x20c4, lsl #48
  408590:	smulh	x1, x0, x1
  408594:	asr	x1, x1, #7
  408598:	asr	x0, x0, #63
  40859c:	sub	x0, x1, x0
  4085a0:	str	x0, [sp, #168]
  4085a4:	ldr	x1, [sp, #144]
  4085a8:	ldr	x0, [sp, #160]
  4085ac:	sub	x1, x1, x0
  4085b0:	ldr	x0, [sp, #24]
  4085b4:	str	x1, [x0]
  4085b8:	ldr	x1, [sp, #152]
  4085bc:	ldr	x0, [sp, #168]
  4085c0:	sub	x1, x1, x0
  4085c4:	ldr	x0, [sp, #24]
  4085c8:	str	x1, [x0, #8]
  4085cc:	ldr	x0, [sp, #24]
  4085d0:	ldr	x0, [x0, #8]
  4085d4:	cmp	x0, #0x0
  4085d8:	b.ge	40860c <ferror@plt+0x610c>  // b.tcont
  4085dc:	ldr	x0, [sp, #24]
  4085e0:	ldr	x0, [x0]
  4085e4:	sub	x1, x0, #0x1
  4085e8:	ldr	x0, [sp, #24]
  4085ec:	str	x1, [x0]
  4085f0:	ldr	x0, [sp, #24]
  4085f4:	ldr	x1, [x0, #8]
  4085f8:	mov	x0, #0x4240                	// #16960
  4085fc:	movk	x0, #0xf, lsl #16
  408600:	add	x1, x1, x0
  408604:	ldr	x0, [sp, #24]
  408608:	str	x1, [x0, #8]
  40860c:	mov	w0, #0x0                   	// #0
  408610:	b	408654 <ferror@plt+0x6154>
  408614:	add	x0, sp, #0x20
  408618:	bl	401fd0 <sysinfo@plt>
  40861c:	cmp	w0, #0x0
  408620:	b.eq	408634 <ferror@plt+0x6134>  // b.none
  408624:	bl	402460 <__errno_location@plt>
  408628:	ldr	w0, [x0]
  40862c:	neg	w0, w0
  408630:	b	408654 <ferror@plt+0x6154>
  408634:	ldr	x1, [sp, #144]
  408638:	ldr	x0, [sp, #32]
  40863c:	sub	x1, x1, x0
  408640:	ldr	x0, [sp, #24]
  408644:	str	x1, [x0]
  408648:	ldr	x0, [sp, #24]
  40864c:	str	xzr, [x0, #8]
  408650:	mov	w0, #0x0                   	// #0
  408654:	ldp	x29, x30, [sp], #192
  408658:	ret
  40865c:	stp	x29, x30, [sp, #-64]!
  408660:	mov	x29, sp
  408664:	str	x0, [sp, #24]
  408668:	add	x0, sp, #0x28
  40866c:	mov	x1, x0
  408670:	mov	w0, #0x4                   	// #4
  408674:	bl	402010 <clock_gettime@plt>
  408678:	str	w0, [sp, #60]
  40867c:	ldr	w0, [sp, #60]
  408680:	cmp	w0, #0x0
  408684:	b.ne	4086c0 <ferror@plt+0x61c0>  // b.any
  408688:	ldr	x1, [sp, #40]
  40868c:	ldr	x0, [sp, #24]
  408690:	str	x1, [x0]
  408694:	ldr	x0, [sp, #48]
  408698:	mov	x1, #0xf7cf                	// #63439
  40869c:	movk	x1, #0xe353, lsl #16
  4086a0:	movk	x1, #0x9ba5, lsl #32
  4086a4:	movk	x1, #0x20c4, lsl #48
  4086a8:	smulh	x1, x0, x1
  4086ac:	asr	x1, x1, #7
  4086b0:	asr	x0, x0, #63
  4086b4:	sub	x1, x1, x0
  4086b8:	ldr	x0, [sp, #24]
  4086bc:	str	x1, [x0, #8]
  4086c0:	ldr	w0, [sp, #60]
  4086c4:	ldp	x29, x30, [sp], #64
  4086c8:	ret
  4086cc:	sub	sp, sp, #0x10
  4086d0:	str	w0, [sp, #12]
  4086d4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4086d8:	add	x0, x0, #0x328
  4086dc:	ldr	w1, [sp, #12]
  4086e0:	str	w1, [x0]
  4086e4:	nop
  4086e8:	add	sp, sp, #0x10
  4086ec:	ret
  4086f0:	sub	sp, sp, #0x10
  4086f4:	str	x0, [sp, #8]
  4086f8:	str	w1, [sp, #4]
  4086fc:	str	w2, [sp]
  408700:	b	408750 <ferror@plt+0x6250>
  408704:	ldr	x0, [sp, #8]
  408708:	ldr	x1, [x0]
  40870c:	ldrsw	x0, [sp, #4]
  408710:	mov	x2, #0x0                   	// #0
  408714:	umulh	x0, x1, x0
  408718:	cmp	x0, #0x0
  40871c:	b.eq	408724 <ferror@plt+0x6224>  // b.none
  408720:	mov	x2, #0x1                   	// #1
  408724:	mov	x0, x2
  408728:	cmp	x0, #0x0
  40872c:	b.eq	408738 <ferror@plt+0x6238>  // b.none
  408730:	mov	w0, #0xffffffde            	// #-34
  408734:	b	408768 <ferror@plt+0x6268>
  408738:	ldr	x0, [sp, #8]
  40873c:	ldr	x1, [x0]
  408740:	ldrsw	x0, [sp, #4]
  408744:	mul	x1, x1, x0
  408748:	ldr	x0, [sp, #8]
  40874c:	str	x1, [x0]
  408750:	ldr	w0, [sp]
  408754:	sub	w1, w0, #0x1
  408758:	str	w1, [sp]
  40875c:	cmp	w0, #0x0
  408760:	b.ne	408704 <ferror@plt+0x6204>  // b.any
  408764:	mov	w0, #0x0                   	// #0
  408768:	add	sp, sp, #0x10
  40876c:	ret
  408770:	stp	x29, x30, [sp, #-192]!
  408774:	mov	x29, sp
  408778:	str	x0, [sp, #40]
  40877c:	str	x1, [sp, #32]
  408780:	str	x2, [sp, #24]
  408784:	str	xzr, [sp, #176]
  408788:	mov	w0, #0x400                 	// #1024
  40878c:	str	w0, [sp, #172]
  408790:	str	wzr, [sp, #168]
  408794:	str	wzr, [sp, #164]
  408798:	str	wzr, [sp, #160]
  40879c:	ldr	x0, [sp, #32]
  4087a0:	str	xzr, [x0]
  4087a4:	ldr	x0, [sp, #40]
  4087a8:	cmp	x0, #0x0
  4087ac:	b.eq	4087c0 <ferror@plt+0x62c0>  // b.none
  4087b0:	ldr	x0, [sp, #40]
  4087b4:	ldrsb	w0, [x0]
  4087b8:	cmp	w0, #0x0
  4087bc:	b.ne	4087cc <ferror@plt+0x62cc>  // b.any
  4087c0:	mov	w0, #0xffffffea            	// #-22
  4087c4:	str	w0, [sp, #168]
  4087c8:	b	408db4 <ferror@plt+0x68b4>
  4087cc:	ldr	x0, [sp, #40]
  4087d0:	str	x0, [sp, #184]
  4087d4:	b	4087e4 <ferror@plt+0x62e4>
  4087d8:	ldr	x0, [sp, #184]
  4087dc:	add	x0, x0, #0x1
  4087e0:	str	x0, [sp, #184]
  4087e4:	bl	4022c0 <__ctype_b_loc@plt>
  4087e8:	ldr	x1, [x0]
  4087ec:	ldr	x0, [sp, #184]
  4087f0:	ldrsb	w0, [x0]
  4087f4:	and	w0, w0, #0xff
  4087f8:	and	x0, x0, #0xff
  4087fc:	lsl	x0, x0, #1
  408800:	add	x0, x1, x0
  408804:	ldrh	w0, [x0]
  408808:	and	w0, w0, #0x2000
  40880c:	cmp	w0, #0x0
  408810:	b.ne	4087d8 <ferror@plt+0x62d8>  // b.any
  408814:	ldr	x0, [sp, #184]
  408818:	ldrsb	w0, [x0]
  40881c:	cmp	w0, #0x2d
  408820:	b.ne	408830 <ferror@plt+0x6330>  // b.any
  408824:	mov	w0, #0xffffffea            	// #-22
  408828:	str	w0, [sp, #168]
  40882c:	b	408db4 <ferror@plt+0x68b4>
  408830:	bl	402460 <__errno_location@plt>
  408834:	str	wzr, [x0]
  408838:	str	xzr, [sp, #72]
  40883c:	add	x0, sp, #0x48
  408840:	mov	w2, #0x0                   	// #0
  408844:	mov	x1, x0
  408848:	ldr	x0, [sp, #40]
  40884c:	bl	402230 <strtoumax@plt>
  408850:	str	x0, [sp, #64]
  408854:	ldr	x0, [sp, #72]
  408858:	ldr	x1, [sp, #40]
  40885c:	cmp	x1, x0
  408860:	b.eq	40888c <ferror@plt+0x638c>  // b.none
  408864:	bl	402460 <__errno_location@plt>
  408868:	ldr	w0, [x0]
  40886c:	cmp	w0, #0x0
  408870:	b.eq	4088b8 <ferror@plt+0x63b8>  // b.none
  408874:	ldr	x0, [sp, #64]
  408878:	cmn	x0, #0x1
  40887c:	b.eq	40888c <ferror@plt+0x638c>  // b.none
  408880:	ldr	x0, [sp, #64]
  408884:	cmp	x0, #0x0
  408888:	b.ne	4088b8 <ferror@plt+0x63b8>  // b.any
  40888c:	bl	402460 <__errno_location@plt>
  408890:	ldr	w0, [x0]
  408894:	cmp	w0, #0x0
  408898:	b.eq	4088ac <ferror@plt+0x63ac>  // b.none
  40889c:	bl	402460 <__errno_location@plt>
  4088a0:	ldr	w0, [x0]
  4088a4:	neg	w0, w0
  4088a8:	b	4088b0 <ferror@plt+0x63b0>
  4088ac:	mov	w0, #0xffffffea            	// #-22
  4088b0:	str	w0, [sp, #168]
  4088b4:	b	408db4 <ferror@plt+0x68b4>
  4088b8:	ldr	x0, [sp, #72]
  4088bc:	cmp	x0, #0x0
  4088c0:	b.eq	408d9c <ferror@plt+0x689c>  // b.none
  4088c4:	ldr	x0, [sp, #72]
  4088c8:	ldrsb	w0, [x0]
  4088cc:	cmp	w0, #0x0
  4088d0:	b.eq	408d9c <ferror@plt+0x689c>  // b.none
  4088d4:	ldr	x0, [sp, #72]
  4088d8:	str	x0, [sp, #184]
  4088dc:	ldr	x0, [sp, #184]
  4088e0:	add	x0, x0, #0x1
  4088e4:	ldrsb	w0, [x0]
  4088e8:	cmp	w0, #0x69
  4088ec:	b.ne	408938 <ferror@plt+0x6438>  // b.any
  4088f0:	ldr	x0, [sp, #184]
  4088f4:	add	x0, x0, #0x2
  4088f8:	ldrsb	w0, [x0]
  4088fc:	cmp	w0, #0x42
  408900:	b.eq	408918 <ferror@plt+0x6418>  // b.none
  408904:	ldr	x0, [sp, #184]
  408908:	add	x0, x0, #0x2
  40890c:	ldrsb	w0, [x0]
  408910:	cmp	w0, #0x62
  408914:	b.ne	408938 <ferror@plt+0x6438>  // b.any
  408918:	ldr	x0, [sp, #184]
  40891c:	add	x0, x0, #0x3
  408920:	ldrsb	w0, [x0]
  408924:	cmp	w0, #0x0
  408928:	b.ne	408938 <ferror@plt+0x6438>  // b.any
  40892c:	mov	w0, #0x400                 	// #1024
  408930:	str	w0, [sp, #172]
  408934:	b	408b70 <ferror@plt+0x6670>
  408938:	ldr	x0, [sp, #184]
  40893c:	add	x0, x0, #0x1
  408940:	ldrsb	w0, [x0]
  408944:	cmp	w0, #0x42
  408948:	b.eq	408960 <ferror@plt+0x6460>  // b.none
  40894c:	ldr	x0, [sp, #184]
  408950:	add	x0, x0, #0x1
  408954:	ldrsb	w0, [x0]
  408958:	cmp	w0, #0x62
  40895c:	b.ne	408980 <ferror@plt+0x6480>  // b.any
  408960:	ldr	x0, [sp, #184]
  408964:	add	x0, x0, #0x2
  408968:	ldrsb	w0, [x0]
  40896c:	cmp	w0, #0x0
  408970:	b.ne	408980 <ferror@plt+0x6480>  // b.any
  408974:	mov	w0, #0x3e8                 	// #1000
  408978:	str	w0, [sp, #172]
  40897c:	b	408b70 <ferror@plt+0x6670>
  408980:	ldr	x0, [sp, #184]
  408984:	add	x0, x0, #0x1
  408988:	ldrsb	w0, [x0]
  40898c:	cmp	w0, #0x0
  408990:	b.eq	408b70 <ferror@plt+0x6670>  // b.none
  408994:	bl	402060 <localeconv@plt>
  408998:	str	x0, [sp, #128]
  40899c:	ldr	x0, [sp, #128]
  4089a0:	cmp	x0, #0x0
  4089a4:	b.eq	4089b4 <ferror@plt+0x64b4>  // b.none
  4089a8:	ldr	x0, [sp, #128]
  4089ac:	ldr	x0, [x0]
  4089b0:	b	4089b8 <ferror@plt+0x64b8>
  4089b4:	mov	x0, #0x0                   	// #0
  4089b8:	str	x0, [sp, #120]
  4089bc:	ldr	x0, [sp, #120]
  4089c0:	cmp	x0, #0x0
  4089c4:	b.eq	4089d4 <ferror@plt+0x64d4>  // b.none
  4089c8:	ldr	x0, [sp, #120]
  4089cc:	bl	401f10 <strlen@plt>
  4089d0:	b	4089d8 <ferror@plt+0x64d8>
  4089d4:	mov	x0, #0x0                   	// #0
  4089d8:	str	x0, [sp, #112]
  4089dc:	ldr	x0, [sp, #176]
  4089e0:	cmp	x0, #0x0
  4089e4:	b.ne	408b64 <ferror@plt+0x6664>  // b.any
  4089e8:	ldr	x0, [sp, #184]
  4089ec:	ldrsb	w0, [x0]
  4089f0:	cmp	w0, #0x0
  4089f4:	b.eq	408b64 <ferror@plt+0x6664>  // b.none
  4089f8:	ldr	x0, [sp, #120]
  4089fc:	cmp	x0, #0x0
  408a00:	b.eq	408b64 <ferror@plt+0x6664>  // b.none
  408a04:	ldr	x2, [sp, #112]
  408a08:	ldr	x1, [sp, #184]
  408a0c:	ldr	x0, [sp, #120]
  408a10:	bl	402130 <strncmp@plt>
  408a14:	cmp	w0, #0x0
  408a18:	b.ne	408b64 <ferror@plt+0x6664>  // b.any
  408a1c:	ldr	x1, [sp, #184]
  408a20:	ldr	x0, [sp, #112]
  408a24:	add	x0, x1, x0
  408a28:	str	x0, [sp, #104]
  408a2c:	ldr	x0, [sp, #104]
  408a30:	str	x0, [sp, #184]
  408a34:	b	408a50 <ferror@plt+0x6550>
  408a38:	ldr	w0, [sp, #160]
  408a3c:	add	w0, w0, #0x1
  408a40:	str	w0, [sp, #160]
  408a44:	ldr	x0, [sp, #184]
  408a48:	add	x0, x0, #0x1
  408a4c:	str	x0, [sp, #184]
  408a50:	ldr	x0, [sp, #184]
  408a54:	ldrsb	w0, [x0]
  408a58:	cmp	w0, #0x30
  408a5c:	b.eq	408a38 <ferror@plt+0x6538>  // b.none
  408a60:	ldr	x0, [sp, #184]
  408a64:	str	x0, [sp, #104]
  408a68:	bl	4022c0 <__ctype_b_loc@plt>
  408a6c:	ldr	x1, [x0]
  408a70:	ldr	x0, [sp, #104]
  408a74:	ldrsb	w0, [x0]
  408a78:	sxtb	x0, w0
  408a7c:	lsl	x0, x0, #1
  408a80:	add	x0, x1, x0
  408a84:	ldrh	w0, [x0]
  408a88:	and	w0, w0, #0x800
  408a8c:	cmp	w0, #0x0
  408a90:	b.eq	408b1c <ferror@plt+0x661c>  // b.none
  408a94:	bl	402460 <__errno_location@plt>
  408a98:	str	wzr, [x0]
  408a9c:	str	xzr, [sp, #72]
  408aa0:	add	x0, sp, #0x48
  408aa4:	mov	w2, #0x0                   	// #0
  408aa8:	mov	x1, x0
  408aac:	ldr	x0, [sp, #104]
  408ab0:	bl	402230 <strtoumax@plt>
  408ab4:	str	x0, [sp, #176]
  408ab8:	ldr	x0, [sp, #72]
  408abc:	ldr	x1, [sp, #104]
  408ac0:	cmp	x1, x0
  408ac4:	b.eq	408af0 <ferror@plt+0x65f0>  // b.none
  408ac8:	bl	402460 <__errno_location@plt>
  408acc:	ldr	w0, [x0]
  408ad0:	cmp	w0, #0x0
  408ad4:	b.eq	408b24 <ferror@plt+0x6624>  // b.none
  408ad8:	ldr	x0, [sp, #176]
  408adc:	cmn	x0, #0x1
  408ae0:	b.eq	408af0 <ferror@plt+0x65f0>  // b.none
  408ae4:	ldr	x0, [sp, #176]
  408ae8:	cmp	x0, #0x0
  408aec:	b.ne	408b24 <ferror@plt+0x6624>  // b.any
  408af0:	bl	402460 <__errno_location@plt>
  408af4:	ldr	w0, [x0]
  408af8:	cmp	w0, #0x0
  408afc:	b.eq	408b10 <ferror@plt+0x6610>  // b.none
  408b00:	bl	402460 <__errno_location@plt>
  408b04:	ldr	w0, [x0]
  408b08:	neg	w0, w0
  408b0c:	b	408b14 <ferror@plt+0x6614>
  408b10:	mov	w0, #0xffffffea            	// #-22
  408b14:	str	w0, [sp, #168]
  408b18:	b	408db4 <ferror@plt+0x68b4>
  408b1c:	ldr	x0, [sp, #184]
  408b20:	str	x0, [sp, #72]
  408b24:	ldr	x0, [sp, #176]
  408b28:	cmp	x0, #0x0
  408b2c:	b.eq	408b58 <ferror@plt+0x6658>  // b.none
  408b30:	ldr	x0, [sp, #72]
  408b34:	cmp	x0, #0x0
  408b38:	b.eq	408b4c <ferror@plt+0x664c>  // b.none
  408b3c:	ldr	x0, [sp, #72]
  408b40:	ldrsb	w0, [x0]
  408b44:	cmp	w0, #0x0
  408b48:	b.ne	408b58 <ferror@plt+0x6658>  // b.any
  408b4c:	mov	w0, #0xffffffea            	// #-22
  408b50:	str	w0, [sp, #168]
  408b54:	b	408db4 <ferror@plt+0x68b4>
  408b58:	ldr	x0, [sp, #72]
  408b5c:	str	x0, [sp, #184]
  408b60:	b	4088dc <ferror@plt+0x63dc>
  408b64:	mov	w0, #0xffffffea            	// #-22
  408b68:	str	w0, [sp, #168]
  408b6c:	b	408db4 <ferror@plt+0x68b4>
  408b70:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  408b74:	add	x0, x0, #0x330
  408b78:	ldr	x2, [x0]
  408b7c:	ldr	x0, [sp, #184]
  408b80:	ldrsb	w0, [x0]
  408b84:	mov	w1, w0
  408b88:	mov	x0, x2
  408b8c:	bl	402360 <strchr@plt>
  408b90:	str	x0, [sp, #96]
  408b94:	ldr	x0, [sp, #96]
  408b98:	cmp	x0, #0x0
  408b9c:	b.eq	408bc0 <ferror@plt+0x66c0>  // b.none
  408ba0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  408ba4:	add	x0, x0, #0x330
  408ba8:	ldr	x0, [x0]
  408bac:	ldr	x1, [sp, #96]
  408bb0:	sub	x0, x1, x0
  408bb4:	add	w0, w0, #0x1
  408bb8:	str	w0, [sp, #164]
  408bbc:	b	408c1c <ferror@plt+0x671c>
  408bc0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  408bc4:	add	x0, x0, #0x338
  408bc8:	ldr	x2, [x0]
  408bcc:	ldr	x0, [sp, #184]
  408bd0:	ldrsb	w0, [x0]
  408bd4:	mov	w1, w0
  408bd8:	mov	x0, x2
  408bdc:	bl	402360 <strchr@plt>
  408be0:	str	x0, [sp, #96]
  408be4:	ldr	x0, [sp, #96]
  408be8:	cmp	x0, #0x0
  408bec:	b.eq	408c10 <ferror@plt+0x6710>  // b.none
  408bf0:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  408bf4:	add	x0, x0, #0x338
  408bf8:	ldr	x0, [x0]
  408bfc:	ldr	x1, [sp, #96]
  408c00:	sub	x0, x1, x0
  408c04:	add	w0, w0, #0x1
  408c08:	str	w0, [sp, #164]
  408c0c:	b	408c1c <ferror@plt+0x671c>
  408c10:	mov	w0, #0xffffffea            	// #-22
  408c14:	str	w0, [sp, #168]
  408c18:	b	408db4 <ferror@plt+0x68b4>
  408c1c:	add	x0, sp, #0x40
  408c20:	ldr	w2, [sp, #164]
  408c24:	ldr	w1, [sp, #172]
  408c28:	bl	4086f0 <ferror@plt+0x61f0>
  408c2c:	str	w0, [sp, #168]
  408c30:	ldr	x0, [sp, #24]
  408c34:	cmp	x0, #0x0
  408c38:	b.eq	408c48 <ferror@plt+0x6748>  // b.none
  408c3c:	ldr	x0, [sp, #24]
  408c40:	ldr	w1, [sp, #164]
  408c44:	str	w1, [x0]
  408c48:	ldr	x0, [sp, #176]
  408c4c:	cmp	x0, #0x0
  408c50:	b.eq	408da4 <ferror@plt+0x68a4>  // b.none
  408c54:	ldr	w0, [sp, #164]
  408c58:	cmp	w0, #0x0
  408c5c:	b.eq	408da4 <ferror@plt+0x68a4>  // b.none
  408c60:	mov	x0, #0xa                   	// #10
  408c64:	str	x0, [sp, #144]
  408c68:	mov	x0, #0x1                   	// #1
  408c6c:	str	x0, [sp, #136]
  408c70:	mov	x0, #0x1                   	// #1
  408c74:	str	x0, [sp, #56]
  408c78:	add	x0, sp, #0x38
  408c7c:	ldr	w2, [sp, #164]
  408c80:	ldr	w1, [sp, #172]
  408c84:	bl	4086f0 <ferror@plt+0x61f0>
  408c88:	b	408ca4 <ferror@plt+0x67a4>
  408c8c:	ldr	x1, [sp, #144]
  408c90:	mov	x0, x1
  408c94:	lsl	x0, x0, #2
  408c98:	add	x0, x0, x1
  408c9c:	lsl	x0, x0, #1
  408ca0:	str	x0, [sp, #144]
  408ca4:	ldr	x1, [sp, #144]
  408ca8:	ldr	x0, [sp, #176]
  408cac:	cmp	x1, x0
  408cb0:	b.cc	408c8c <ferror@plt+0x678c>  // b.lo, b.ul, b.last
  408cb4:	str	wzr, [sp, #156]
  408cb8:	b	408ce0 <ferror@plt+0x67e0>
  408cbc:	ldr	x1, [sp, #144]
  408cc0:	mov	x0, x1
  408cc4:	lsl	x0, x0, #2
  408cc8:	add	x0, x0, x1
  408ccc:	lsl	x0, x0, #1
  408cd0:	str	x0, [sp, #144]
  408cd4:	ldr	w0, [sp, #156]
  408cd8:	add	w0, w0, #0x1
  408cdc:	str	w0, [sp, #156]
  408ce0:	ldr	w1, [sp, #156]
  408ce4:	ldr	w0, [sp, #160]
  408ce8:	cmp	w1, w0
  408cec:	b.lt	408cbc <ferror@plt+0x67bc>  // b.tstop
  408cf0:	ldr	x2, [sp, #176]
  408cf4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408cf8:	movk	x0, #0xcccd
  408cfc:	umulh	x0, x2, x0
  408d00:	lsr	x1, x0, #3
  408d04:	mov	x0, x1
  408d08:	lsl	x0, x0, #2
  408d0c:	add	x0, x0, x1
  408d10:	lsl	x0, x0, #1
  408d14:	sub	x1, x2, x0
  408d18:	mov	w0, w1
  408d1c:	str	w0, [sp, #92]
  408d20:	ldr	x1, [sp, #144]
  408d24:	ldr	x0, [sp, #136]
  408d28:	udiv	x0, x1, x0
  408d2c:	str	x0, [sp, #80]
  408d30:	ldr	x1, [sp, #176]
  408d34:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408d38:	movk	x0, #0xcccd
  408d3c:	umulh	x0, x1, x0
  408d40:	lsr	x0, x0, #3
  408d44:	str	x0, [sp, #176]
  408d48:	ldr	x1, [sp, #136]
  408d4c:	mov	x0, x1
  408d50:	lsl	x0, x0, #2
  408d54:	add	x0, x0, x1
  408d58:	lsl	x0, x0, #1
  408d5c:	str	x0, [sp, #136]
  408d60:	ldr	w0, [sp, #92]
  408d64:	cmp	w0, #0x0
  408d68:	b.eq	408d8c <ferror@plt+0x688c>  // b.none
  408d6c:	ldr	x1, [sp, #56]
  408d70:	ldr	w0, [sp, #92]
  408d74:	ldr	x2, [sp, #80]
  408d78:	udiv	x0, x2, x0
  408d7c:	udiv	x1, x1, x0
  408d80:	ldr	x0, [sp, #64]
  408d84:	add	x0, x1, x0
  408d88:	str	x0, [sp, #64]
  408d8c:	ldr	x0, [sp, #176]
  408d90:	cmp	x0, #0x0
  408d94:	b.ne	408cf0 <ferror@plt+0x67f0>  // b.any
  408d98:	b	408da8 <ferror@plt+0x68a8>
  408d9c:	nop
  408da0:	b	408da8 <ferror@plt+0x68a8>
  408da4:	nop
  408da8:	ldr	x1, [sp, #64]
  408dac:	ldr	x0, [sp, #32]
  408db0:	str	x1, [x0]
  408db4:	ldr	w0, [sp, #168]
  408db8:	cmp	w0, #0x0
  408dbc:	b.ge	408dd4 <ferror@plt+0x68d4>  // b.tcont
  408dc0:	bl	402460 <__errno_location@plt>
  408dc4:	mov	x1, x0
  408dc8:	ldr	w0, [sp, #168]
  408dcc:	neg	w0, w0
  408dd0:	str	w0, [x1]
  408dd4:	ldr	w0, [sp, #168]
  408dd8:	ldp	x29, x30, [sp], #192
  408ddc:	ret
  408de0:	stp	x29, x30, [sp, #-32]!
  408de4:	mov	x29, sp
  408de8:	str	x0, [sp, #24]
  408dec:	str	x1, [sp, #16]
  408df0:	mov	x2, #0x0                   	// #0
  408df4:	ldr	x1, [sp, #16]
  408df8:	ldr	x0, [sp, #24]
  408dfc:	bl	408770 <ferror@plt+0x6270>
  408e00:	ldp	x29, x30, [sp], #32
  408e04:	ret
  408e08:	stp	x29, x30, [sp, #-48]!
  408e0c:	mov	x29, sp
  408e10:	str	x0, [sp, #24]
  408e14:	str	x1, [sp, #16]
  408e18:	ldr	x0, [sp, #24]
  408e1c:	str	x0, [sp, #40]
  408e20:	b	408e30 <ferror@plt+0x6930>
  408e24:	ldr	x0, [sp, #40]
  408e28:	add	x0, x0, #0x1
  408e2c:	str	x0, [sp, #40]
  408e30:	ldr	x0, [sp, #40]
  408e34:	cmp	x0, #0x0
  408e38:	b.eq	408e7c <ferror@plt+0x697c>  // b.none
  408e3c:	ldr	x0, [sp, #40]
  408e40:	ldrsb	w0, [x0]
  408e44:	cmp	w0, #0x0
  408e48:	b.eq	408e7c <ferror@plt+0x697c>  // b.none
  408e4c:	bl	4022c0 <__ctype_b_loc@plt>
  408e50:	ldr	x1, [x0]
  408e54:	ldr	x0, [sp, #40]
  408e58:	ldrsb	w0, [x0]
  408e5c:	and	w0, w0, #0xff
  408e60:	and	x0, x0, #0xff
  408e64:	lsl	x0, x0, #1
  408e68:	add	x0, x1, x0
  408e6c:	ldrh	w0, [x0]
  408e70:	and	w0, w0, #0x800
  408e74:	cmp	w0, #0x0
  408e78:	b.ne	408e24 <ferror@plt+0x6924>  // b.any
  408e7c:	ldr	x0, [sp, #16]
  408e80:	cmp	x0, #0x0
  408e84:	b.eq	408e94 <ferror@plt+0x6994>  // b.none
  408e88:	ldr	x0, [sp, #16]
  408e8c:	ldr	x1, [sp, #40]
  408e90:	str	x1, [x0]
  408e94:	ldr	x0, [sp, #40]
  408e98:	cmp	x0, #0x0
  408e9c:	b.eq	408ec8 <ferror@plt+0x69c8>  // b.none
  408ea0:	ldr	x1, [sp, #40]
  408ea4:	ldr	x0, [sp, #24]
  408ea8:	cmp	x1, x0
  408eac:	b.ls	408ec8 <ferror@plt+0x69c8>  // b.plast
  408eb0:	ldr	x0, [sp, #40]
  408eb4:	ldrsb	w0, [x0]
  408eb8:	cmp	w0, #0x0
  408ebc:	b.ne	408ec8 <ferror@plt+0x69c8>  // b.any
  408ec0:	mov	w0, #0x1                   	// #1
  408ec4:	b	408ecc <ferror@plt+0x69cc>
  408ec8:	mov	w0, #0x0                   	// #0
  408ecc:	ldp	x29, x30, [sp], #48
  408ed0:	ret
  408ed4:	stp	x29, x30, [sp, #-48]!
  408ed8:	mov	x29, sp
  408edc:	str	x0, [sp, #24]
  408ee0:	str	x1, [sp, #16]
  408ee4:	ldr	x0, [sp, #24]
  408ee8:	str	x0, [sp, #40]
  408eec:	b	408efc <ferror@plt+0x69fc>
  408ef0:	ldr	x0, [sp, #40]
  408ef4:	add	x0, x0, #0x1
  408ef8:	str	x0, [sp, #40]
  408efc:	ldr	x0, [sp, #40]
  408f00:	cmp	x0, #0x0
  408f04:	b.eq	408f48 <ferror@plt+0x6a48>  // b.none
  408f08:	ldr	x0, [sp, #40]
  408f0c:	ldrsb	w0, [x0]
  408f10:	cmp	w0, #0x0
  408f14:	b.eq	408f48 <ferror@plt+0x6a48>  // b.none
  408f18:	bl	4022c0 <__ctype_b_loc@plt>
  408f1c:	ldr	x1, [x0]
  408f20:	ldr	x0, [sp, #40]
  408f24:	ldrsb	w0, [x0]
  408f28:	and	w0, w0, #0xff
  408f2c:	and	x0, x0, #0xff
  408f30:	lsl	x0, x0, #1
  408f34:	add	x0, x1, x0
  408f38:	ldrh	w0, [x0]
  408f3c:	and	w0, w0, #0x1000
  408f40:	cmp	w0, #0x0
  408f44:	b.ne	408ef0 <ferror@plt+0x69f0>  // b.any
  408f48:	ldr	x0, [sp, #16]
  408f4c:	cmp	x0, #0x0
  408f50:	b.eq	408f60 <ferror@plt+0x6a60>  // b.none
  408f54:	ldr	x0, [sp, #16]
  408f58:	ldr	x1, [sp, #40]
  408f5c:	str	x1, [x0]
  408f60:	ldr	x0, [sp, #40]
  408f64:	cmp	x0, #0x0
  408f68:	b.eq	408f94 <ferror@plt+0x6a94>  // b.none
  408f6c:	ldr	x1, [sp, #40]
  408f70:	ldr	x0, [sp, #24]
  408f74:	cmp	x1, x0
  408f78:	b.ls	408f94 <ferror@plt+0x6a94>  // b.plast
  408f7c:	ldr	x0, [sp, #40]
  408f80:	ldrsb	w0, [x0]
  408f84:	cmp	w0, #0x0
  408f88:	b.ne	408f94 <ferror@plt+0x6a94>  // b.any
  408f8c:	mov	w0, #0x1                   	// #1
  408f90:	b	408f98 <ferror@plt+0x6a98>
  408f94:	mov	w0, #0x0                   	// #0
  408f98:	ldp	x29, x30, [sp], #48
  408f9c:	ret
  408fa0:	stp	x29, x30, [sp, #-256]!
  408fa4:	mov	x29, sp
  408fa8:	str	x0, [sp, #24]
  408fac:	str	x1, [sp, #16]
  408fb0:	str	x2, [sp, #208]
  408fb4:	str	x3, [sp, #216]
  408fb8:	str	x4, [sp, #224]
  408fbc:	str	x5, [sp, #232]
  408fc0:	str	x6, [sp, #240]
  408fc4:	str	x7, [sp, #248]
  408fc8:	str	q0, [sp, #80]
  408fcc:	str	q1, [sp, #96]
  408fd0:	str	q2, [sp, #112]
  408fd4:	str	q3, [sp, #128]
  408fd8:	str	q4, [sp, #144]
  408fdc:	str	q5, [sp, #160]
  408fe0:	str	q6, [sp, #176]
  408fe4:	str	q7, [sp, #192]
  408fe8:	add	x0, sp, #0x100
  408fec:	str	x0, [sp, #32]
  408ff0:	add	x0, sp, #0x100
  408ff4:	str	x0, [sp, #40]
  408ff8:	add	x0, sp, #0xd0
  408ffc:	str	x0, [sp, #48]
  409000:	mov	w0, #0xffffffd0            	// #-48
  409004:	str	w0, [sp, #56]
  409008:	mov	w0, #0xffffff80            	// #-128
  40900c:	str	w0, [sp, #60]
  409010:	ldr	w1, [sp, #56]
  409014:	ldr	x0, [sp, #32]
  409018:	cmp	w1, #0x0
  40901c:	b.lt	409030 <ferror@plt+0x6b30>  // b.tstop
  409020:	add	x1, x0, #0xf
  409024:	and	x1, x1, #0xfffffffffffffff8
  409028:	str	x1, [sp, #32]
  40902c:	b	409060 <ferror@plt+0x6b60>
  409030:	add	w2, w1, #0x8
  409034:	str	w2, [sp, #56]
  409038:	ldr	w2, [sp, #56]
  40903c:	cmp	w2, #0x0
  409040:	b.le	409054 <ferror@plt+0x6b54>
  409044:	add	x1, x0, #0xf
  409048:	and	x1, x1, #0xfffffffffffffff8
  40904c:	str	x1, [sp, #32]
  409050:	b	409060 <ferror@plt+0x6b60>
  409054:	ldr	x2, [sp, #40]
  409058:	sxtw	x0, w1
  40905c:	add	x0, x2, x0
  409060:	ldr	x0, [x0]
  409064:	str	x0, [sp, #72]
  409068:	ldr	x0, [sp, #72]
  40906c:	cmp	x0, #0x0
  409070:	b.eq	409110 <ferror@plt+0x6c10>  // b.none
  409074:	ldr	w1, [sp, #56]
  409078:	ldr	x0, [sp, #32]
  40907c:	cmp	w1, #0x0
  409080:	b.lt	409094 <ferror@plt+0x6b94>  // b.tstop
  409084:	add	x1, x0, #0xf
  409088:	and	x1, x1, #0xfffffffffffffff8
  40908c:	str	x1, [sp, #32]
  409090:	b	4090c4 <ferror@plt+0x6bc4>
  409094:	add	w2, w1, #0x8
  409098:	str	w2, [sp, #56]
  40909c:	ldr	w2, [sp, #56]
  4090a0:	cmp	w2, #0x0
  4090a4:	b.le	4090b8 <ferror@plt+0x6bb8>
  4090a8:	add	x1, x0, #0xf
  4090ac:	and	x1, x1, #0xfffffffffffffff8
  4090b0:	str	x1, [sp, #32]
  4090b4:	b	4090c4 <ferror@plt+0x6bc4>
  4090b8:	ldr	x2, [sp, #40]
  4090bc:	sxtw	x0, w1
  4090c0:	add	x0, x2, x0
  4090c4:	ldr	x0, [x0]
  4090c8:	str	x0, [sp, #64]
  4090cc:	ldr	x0, [sp, #64]
  4090d0:	cmp	x0, #0x0
  4090d4:	b.eq	409118 <ferror@plt+0x6c18>  // b.none
  4090d8:	ldr	x1, [sp, #72]
  4090dc:	ldr	x0, [sp, #24]
  4090e0:	bl	4022a0 <strcmp@plt>
  4090e4:	cmp	w0, #0x0
  4090e8:	b.ne	4090f4 <ferror@plt+0x6bf4>  // b.any
  4090ec:	mov	w0, #0x1                   	// #1
  4090f0:	b	409140 <ferror@plt+0x6c40>
  4090f4:	ldr	x1, [sp, #64]
  4090f8:	ldr	x0, [sp, #24]
  4090fc:	bl	4022a0 <strcmp@plt>
  409100:	cmp	w0, #0x0
  409104:	b.ne	409010 <ferror@plt+0x6b10>  // b.any
  409108:	mov	w0, #0x0                   	// #0
  40910c:	b	409140 <ferror@plt+0x6c40>
  409110:	nop
  409114:	b	40911c <ferror@plt+0x6c1c>
  409118:	nop
  40911c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  409120:	add	x0, x0, #0x328
  409124:	ldr	w4, [x0]
  409128:	ldr	x3, [sp, #24]
  40912c:	ldr	x2, [sp, #16]
  409130:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  409134:	add	x1, x0, #0x770
  409138:	mov	w0, w4
  40913c:	bl	402400 <errx@plt>
  409140:	ldp	x29, x30, [sp], #256
  409144:	ret
  409148:	sub	sp, sp, #0x20
  40914c:	str	x0, [sp, #24]
  409150:	str	x1, [sp, #16]
  409154:	str	w2, [sp, #12]
  409158:	b	409188 <ferror@plt+0x6c88>
  40915c:	ldr	x0, [sp, #24]
  409160:	ldrsb	w1, [x0]
  409164:	ldr	w0, [sp, #12]
  409168:	sxtb	w0, w0
  40916c:	cmp	w1, w0
  409170:	b.ne	40917c <ferror@plt+0x6c7c>  // b.any
  409174:	ldr	x0, [sp, #24]
  409178:	b	4091b0 <ferror@plt+0x6cb0>
  40917c:	ldr	x0, [sp, #24]
  409180:	add	x0, x0, #0x1
  409184:	str	x0, [sp, #24]
  409188:	ldr	x0, [sp, #16]
  40918c:	sub	x1, x0, #0x1
  409190:	str	x1, [sp, #16]
  409194:	cmp	x0, #0x0
  409198:	b.eq	4091ac <ferror@plt+0x6cac>  // b.none
  40919c:	ldr	x0, [sp, #24]
  4091a0:	ldrsb	w0, [x0]
  4091a4:	cmp	w0, #0x0
  4091a8:	b.ne	40915c <ferror@plt+0x6c5c>  // b.any
  4091ac:	mov	x0, #0x0                   	// #0
  4091b0:	add	sp, sp, #0x20
  4091b4:	ret
  4091b8:	stp	x29, x30, [sp, #-48]!
  4091bc:	mov	x29, sp
  4091c0:	str	x0, [sp, #24]
  4091c4:	str	x1, [sp, #16]
  4091c8:	ldr	x1, [sp, #16]
  4091cc:	ldr	x0, [sp, #24]
  4091d0:	bl	40930c <ferror@plt+0x6e0c>
  4091d4:	str	w0, [sp, #44]
  4091d8:	ldr	w0, [sp, #44]
  4091dc:	cmn	w0, #0x8, lsl #12
  4091e0:	b.lt	4091f4 <ferror@plt+0x6cf4>  // b.tstop
  4091e4:	ldr	w1, [sp, #44]
  4091e8:	mov	w0, #0x7fff                	// #32767
  4091ec:	cmp	w1, w0
  4091f0:	b.le	409228 <ferror@plt+0x6d28>
  4091f4:	bl	402460 <__errno_location@plt>
  4091f8:	mov	x1, x0
  4091fc:	mov	w0, #0x22                  	// #34
  409200:	str	w0, [x1]
  409204:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  409208:	add	x0, x0, #0x328
  40920c:	ldr	w4, [x0]
  409210:	ldr	x3, [sp, #24]
  409214:	ldr	x2, [sp, #16]
  409218:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40921c:	add	x1, x0, #0x770
  409220:	mov	w0, w4
  409224:	bl	4024d0 <err@plt>
  409228:	ldr	w0, [sp, #44]
  40922c:	sxth	w0, w0
  409230:	ldp	x29, x30, [sp], #48
  409234:	ret
  409238:	stp	x29, x30, [sp, #-64]!
  40923c:	mov	x29, sp
  409240:	str	x0, [sp, #40]
  409244:	str	x1, [sp, #32]
  409248:	str	w2, [sp, #28]
  40924c:	ldr	w2, [sp, #28]
  409250:	ldr	x1, [sp, #32]
  409254:	ldr	x0, [sp, #40]
  409258:	bl	40938c <ferror@plt+0x6e8c>
  40925c:	str	w0, [sp, #60]
  409260:	ldr	w1, [sp, #60]
  409264:	mov	w0, #0xffff                	// #65535
  409268:	cmp	w1, w0
  40926c:	b.ls	4092a4 <ferror@plt+0x6da4>  // b.plast
  409270:	bl	402460 <__errno_location@plt>
  409274:	mov	x1, x0
  409278:	mov	w0, #0x22                  	// #34
  40927c:	str	w0, [x1]
  409280:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  409284:	add	x0, x0, #0x328
  409288:	ldr	w4, [x0]
  40928c:	ldr	x3, [sp, #40]
  409290:	ldr	x2, [sp, #32]
  409294:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  409298:	add	x1, x0, #0x770
  40929c:	mov	w0, w4
  4092a0:	bl	4024d0 <err@plt>
  4092a4:	ldr	w0, [sp, #60]
  4092a8:	and	w0, w0, #0xffff
  4092ac:	ldp	x29, x30, [sp], #64
  4092b0:	ret
  4092b4:	stp	x29, x30, [sp, #-32]!
  4092b8:	mov	x29, sp
  4092bc:	str	x0, [sp, #24]
  4092c0:	str	x1, [sp, #16]
  4092c4:	mov	w2, #0xa                   	// #10
  4092c8:	ldr	x1, [sp, #16]
  4092cc:	ldr	x0, [sp, #24]
  4092d0:	bl	409238 <ferror@plt+0x6d38>
  4092d4:	and	w0, w0, #0xffff
  4092d8:	ldp	x29, x30, [sp], #32
  4092dc:	ret
  4092e0:	stp	x29, x30, [sp, #-32]!
  4092e4:	mov	x29, sp
  4092e8:	str	x0, [sp, #24]
  4092ec:	str	x1, [sp, #16]
  4092f0:	mov	w2, #0x10                  	// #16
  4092f4:	ldr	x1, [sp, #16]
  4092f8:	ldr	x0, [sp, #24]
  4092fc:	bl	409238 <ferror@plt+0x6d38>
  409300:	and	w0, w0, #0xffff
  409304:	ldp	x29, x30, [sp], #32
  409308:	ret
  40930c:	stp	x29, x30, [sp, #-48]!
  409310:	mov	x29, sp
  409314:	str	x0, [sp, #24]
  409318:	str	x1, [sp, #16]
  40931c:	ldr	x1, [sp, #16]
  409320:	ldr	x0, [sp, #24]
  409324:	bl	409454 <ferror@plt+0x6f54>
  409328:	str	x0, [sp, #40]
  40932c:	ldr	x1, [sp, #40]
  409330:	mov	x0, #0xffffffff80000000    	// #-2147483648
  409334:	cmp	x1, x0
  409338:	b.lt	40934c <ferror@plt+0x6e4c>  // b.tstop
  40933c:	ldr	x1, [sp, #40]
  409340:	mov	x0, #0x7fffffff            	// #2147483647
  409344:	cmp	x1, x0
  409348:	b.le	409380 <ferror@plt+0x6e80>
  40934c:	bl	402460 <__errno_location@plt>
  409350:	mov	x1, x0
  409354:	mov	w0, #0x22                  	// #34
  409358:	str	w0, [x1]
  40935c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  409360:	add	x0, x0, #0x328
  409364:	ldr	w4, [x0]
  409368:	ldr	x3, [sp, #24]
  40936c:	ldr	x2, [sp, #16]
  409370:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  409374:	add	x1, x0, #0x770
  409378:	mov	w0, w4
  40937c:	bl	4024d0 <err@plt>
  409380:	ldr	x0, [sp, #40]
  409384:	ldp	x29, x30, [sp], #48
  409388:	ret
  40938c:	stp	x29, x30, [sp, #-64]!
  409390:	mov	x29, sp
  409394:	str	x0, [sp, #40]
  409398:	str	x1, [sp, #32]
  40939c:	str	w2, [sp, #28]
  4093a0:	ldr	w2, [sp, #28]
  4093a4:	ldr	x1, [sp, #32]
  4093a8:	ldr	x0, [sp, #40]
  4093ac:	bl	409554 <ferror@plt+0x7054>
  4093b0:	str	x0, [sp, #56]
  4093b4:	ldr	x1, [sp, #56]
  4093b8:	mov	x0, #0xffffffff            	// #4294967295
  4093bc:	cmp	x1, x0
  4093c0:	b.ls	4093f8 <ferror@plt+0x6ef8>  // b.plast
  4093c4:	bl	402460 <__errno_location@plt>
  4093c8:	mov	x1, x0
  4093cc:	mov	w0, #0x22                  	// #34
  4093d0:	str	w0, [x1]
  4093d4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4093d8:	add	x0, x0, #0x328
  4093dc:	ldr	w4, [x0]
  4093e0:	ldr	x3, [sp, #40]
  4093e4:	ldr	x2, [sp, #32]
  4093e8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4093ec:	add	x1, x0, #0x770
  4093f0:	mov	w0, w4
  4093f4:	bl	4024d0 <err@plt>
  4093f8:	ldr	x0, [sp, #56]
  4093fc:	ldp	x29, x30, [sp], #64
  409400:	ret
  409404:	stp	x29, x30, [sp, #-32]!
  409408:	mov	x29, sp
  40940c:	str	x0, [sp, #24]
  409410:	str	x1, [sp, #16]
  409414:	mov	w2, #0xa                   	// #10
  409418:	ldr	x1, [sp, #16]
  40941c:	ldr	x0, [sp, #24]
  409420:	bl	40938c <ferror@plt+0x6e8c>
  409424:	ldp	x29, x30, [sp], #32
  409428:	ret
  40942c:	stp	x29, x30, [sp, #-32]!
  409430:	mov	x29, sp
  409434:	str	x0, [sp, #24]
  409438:	str	x1, [sp, #16]
  40943c:	mov	w2, #0x10                  	// #16
  409440:	ldr	x1, [sp, #16]
  409444:	ldr	x0, [sp, #24]
  409448:	bl	40938c <ferror@plt+0x6e8c>
  40944c:	ldp	x29, x30, [sp], #32
  409450:	ret
  409454:	stp	x29, x30, [sp, #-48]!
  409458:	mov	x29, sp
  40945c:	str	x0, [sp, #24]
  409460:	str	x1, [sp, #16]
  409464:	str	xzr, [sp, #32]
  409468:	bl	402460 <__errno_location@plt>
  40946c:	str	wzr, [x0]
  409470:	ldr	x0, [sp, #24]
  409474:	cmp	x0, #0x0
  409478:	b.eq	4094e8 <ferror@plt+0x6fe8>  // b.none
  40947c:	ldr	x0, [sp, #24]
  409480:	ldrsb	w0, [x0]
  409484:	cmp	w0, #0x0
  409488:	b.eq	4094e8 <ferror@plt+0x6fe8>  // b.none
  40948c:	add	x0, sp, #0x20
  409490:	mov	w2, #0xa                   	// #10
  409494:	mov	x1, x0
  409498:	ldr	x0, [sp, #24]
  40949c:	bl	401f70 <strtoimax@plt>
  4094a0:	str	x0, [sp, #40]
  4094a4:	bl	402460 <__errno_location@plt>
  4094a8:	ldr	w0, [x0]
  4094ac:	cmp	w0, #0x0
  4094b0:	b.ne	4094f0 <ferror@plt+0x6ff0>  // b.any
  4094b4:	ldr	x0, [sp, #32]
  4094b8:	ldr	x1, [sp, #24]
  4094bc:	cmp	x1, x0
  4094c0:	b.eq	4094f0 <ferror@plt+0x6ff0>  // b.none
  4094c4:	ldr	x0, [sp, #32]
  4094c8:	cmp	x0, #0x0
  4094cc:	b.eq	4094e0 <ferror@plt+0x6fe0>  // b.none
  4094d0:	ldr	x0, [sp, #32]
  4094d4:	ldrsb	w0, [x0]
  4094d8:	cmp	w0, #0x0
  4094dc:	b.ne	4094f0 <ferror@plt+0x6ff0>  // b.any
  4094e0:	ldr	x0, [sp, #40]
  4094e4:	b	40954c <ferror@plt+0x704c>
  4094e8:	nop
  4094ec:	b	4094f4 <ferror@plt+0x6ff4>
  4094f0:	nop
  4094f4:	bl	402460 <__errno_location@plt>
  4094f8:	ldr	w0, [x0]
  4094fc:	cmp	w0, #0x22
  409500:	b.ne	409528 <ferror@plt+0x7028>  // b.any
  409504:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  409508:	add	x0, x0, #0x328
  40950c:	ldr	w4, [x0]
  409510:	ldr	x3, [sp, #24]
  409514:	ldr	x2, [sp, #16]
  409518:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40951c:	add	x1, x0, #0x770
  409520:	mov	w0, w4
  409524:	bl	4024d0 <err@plt>
  409528:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40952c:	add	x0, x0, #0x328
  409530:	ldr	w4, [x0]
  409534:	ldr	x3, [sp, #24]
  409538:	ldr	x2, [sp, #16]
  40953c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  409540:	add	x1, x0, #0x770
  409544:	mov	w0, w4
  409548:	bl	402400 <errx@plt>
  40954c:	ldp	x29, x30, [sp], #48
  409550:	ret
  409554:	stp	x29, x30, [sp, #-64]!
  409558:	mov	x29, sp
  40955c:	str	x0, [sp, #40]
  409560:	str	x1, [sp, #32]
  409564:	str	w2, [sp, #28]
  409568:	str	xzr, [sp, #48]
  40956c:	bl	402460 <__errno_location@plt>
  409570:	str	wzr, [x0]
  409574:	ldr	x0, [sp, #40]
  409578:	cmp	x0, #0x0
  40957c:	b.eq	4095ec <ferror@plt+0x70ec>  // b.none
  409580:	ldr	x0, [sp, #40]
  409584:	ldrsb	w0, [x0]
  409588:	cmp	w0, #0x0
  40958c:	b.eq	4095ec <ferror@plt+0x70ec>  // b.none
  409590:	add	x0, sp, #0x30
  409594:	ldr	w2, [sp, #28]
  409598:	mov	x1, x0
  40959c:	ldr	x0, [sp, #40]
  4095a0:	bl	402230 <strtoumax@plt>
  4095a4:	str	x0, [sp, #56]
  4095a8:	bl	402460 <__errno_location@plt>
  4095ac:	ldr	w0, [x0]
  4095b0:	cmp	w0, #0x0
  4095b4:	b.ne	4095f4 <ferror@plt+0x70f4>  // b.any
  4095b8:	ldr	x0, [sp, #48]
  4095bc:	ldr	x1, [sp, #40]
  4095c0:	cmp	x1, x0
  4095c4:	b.eq	4095f4 <ferror@plt+0x70f4>  // b.none
  4095c8:	ldr	x0, [sp, #48]
  4095cc:	cmp	x0, #0x0
  4095d0:	b.eq	4095e4 <ferror@plt+0x70e4>  // b.none
  4095d4:	ldr	x0, [sp, #48]
  4095d8:	ldrsb	w0, [x0]
  4095dc:	cmp	w0, #0x0
  4095e0:	b.ne	4095f4 <ferror@plt+0x70f4>  // b.any
  4095e4:	ldr	x0, [sp, #56]
  4095e8:	b	409650 <ferror@plt+0x7150>
  4095ec:	nop
  4095f0:	b	4095f8 <ferror@plt+0x70f8>
  4095f4:	nop
  4095f8:	bl	402460 <__errno_location@plt>
  4095fc:	ldr	w0, [x0]
  409600:	cmp	w0, #0x22
  409604:	b.ne	40962c <ferror@plt+0x712c>  // b.any
  409608:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40960c:	add	x0, x0, #0x328
  409610:	ldr	w4, [x0]
  409614:	ldr	x3, [sp, #40]
  409618:	ldr	x2, [sp, #32]
  40961c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  409620:	add	x1, x0, #0x770
  409624:	mov	w0, w4
  409628:	bl	4024d0 <err@plt>
  40962c:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  409630:	add	x0, x0, #0x328
  409634:	ldr	w4, [x0]
  409638:	ldr	x3, [sp, #40]
  40963c:	ldr	x2, [sp, #32]
  409640:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  409644:	add	x1, x0, #0x770
  409648:	mov	w0, w4
  40964c:	bl	402400 <errx@plt>
  409650:	ldp	x29, x30, [sp], #64
  409654:	ret
  409658:	stp	x29, x30, [sp, #-32]!
  40965c:	mov	x29, sp
  409660:	str	x0, [sp, #24]
  409664:	str	x1, [sp, #16]
  409668:	mov	w2, #0xa                   	// #10
  40966c:	ldr	x1, [sp, #16]
  409670:	ldr	x0, [sp, #24]
  409674:	bl	409554 <ferror@plt+0x7054>
  409678:	ldp	x29, x30, [sp], #32
  40967c:	ret
  409680:	stp	x29, x30, [sp, #-32]!
  409684:	mov	x29, sp
  409688:	str	x0, [sp, #24]
  40968c:	str	x1, [sp, #16]
  409690:	mov	w2, #0x10                  	// #16
  409694:	ldr	x1, [sp, #16]
  409698:	ldr	x0, [sp, #24]
  40969c:	bl	409554 <ferror@plt+0x7054>
  4096a0:	ldp	x29, x30, [sp], #32
  4096a4:	ret
  4096a8:	stp	x29, x30, [sp, #-48]!
  4096ac:	mov	x29, sp
  4096b0:	str	x0, [sp, #24]
  4096b4:	str	x1, [sp, #16]
  4096b8:	str	xzr, [sp, #32]
  4096bc:	bl	402460 <__errno_location@plt>
  4096c0:	str	wzr, [x0]
  4096c4:	ldr	x0, [sp, #24]
  4096c8:	cmp	x0, #0x0
  4096cc:	b.eq	409738 <ferror@plt+0x7238>  // b.none
  4096d0:	ldr	x0, [sp, #24]
  4096d4:	ldrsb	w0, [x0]
  4096d8:	cmp	w0, #0x0
  4096dc:	b.eq	409738 <ferror@plt+0x7238>  // b.none
  4096e0:	add	x0, sp, #0x20
  4096e4:	mov	x1, x0
  4096e8:	ldr	x0, [sp, #24]
  4096ec:	bl	401fb0 <strtod@plt>
  4096f0:	str	d0, [sp, #40]
  4096f4:	bl	402460 <__errno_location@plt>
  4096f8:	ldr	w0, [x0]
  4096fc:	cmp	w0, #0x0
  409700:	b.ne	409740 <ferror@plt+0x7240>  // b.any
  409704:	ldr	x0, [sp, #32]
  409708:	ldr	x1, [sp, #24]
  40970c:	cmp	x1, x0
  409710:	b.eq	409740 <ferror@plt+0x7240>  // b.none
  409714:	ldr	x0, [sp, #32]
  409718:	cmp	x0, #0x0
  40971c:	b.eq	409730 <ferror@plt+0x7230>  // b.none
  409720:	ldr	x0, [sp, #32]
  409724:	ldrsb	w0, [x0]
  409728:	cmp	w0, #0x0
  40972c:	b.ne	409740 <ferror@plt+0x7240>  // b.any
  409730:	ldr	d0, [sp, #40]
  409734:	b	40979c <ferror@plt+0x729c>
  409738:	nop
  40973c:	b	409744 <ferror@plt+0x7244>
  409740:	nop
  409744:	bl	402460 <__errno_location@plt>
  409748:	ldr	w0, [x0]
  40974c:	cmp	w0, #0x22
  409750:	b.ne	409778 <ferror@plt+0x7278>  // b.any
  409754:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  409758:	add	x0, x0, #0x328
  40975c:	ldr	w4, [x0]
  409760:	ldr	x3, [sp, #24]
  409764:	ldr	x2, [sp, #16]
  409768:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40976c:	add	x1, x0, #0x770
  409770:	mov	w0, w4
  409774:	bl	4024d0 <err@plt>
  409778:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40977c:	add	x0, x0, #0x328
  409780:	ldr	w4, [x0]
  409784:	ldr	x3, [sp, #24]
  409788:	ldr	x2, [sp, #16]
  40978c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  409790:	add	x1, x0, #0x770
  409794:	mov	w0, w4
  409798:	bl	402400 <errx@plt>
  40979c:	ldp	x29, x30, [sp], #48
  4097a0:	ret
  4097a4:	stp	x29, x30, [sp, #-48]!
  4097a8:	mov	x29, sp
  4097ac:	str	x0, [sp, #24]
  4097b0:	str	x1, [sp, #16]
  4097b4:	str	xzr, [sp, #32]
  4097b8:	bl	402460 <__errno_location@plt>
  4097bc:	str	wzr, [x0]
  4097c0:	ldr	x0, [sp, #24]
  4097c4:	cmp	x0, #0x0
  4097c8:	b.eq	409838 <ferror@plt+0x7338>  // b.none
  4097cc:	ldr	x0, [sp, #24]
  4097d0:	ldrsb	w0, [x0]
  4097d4:	cmp	w0, #0x0
  4097d8:	b.eq	409838 <ferror@plt+0x7338>  // b.none
  4097dc:	add	x0, sp, #0x20
  4097e0:	mov	w2, #0xa                   	// #10
  4097e4:	mov	x1, x0
  4097e8:	ldr	x0, [sp, #24]
  4097ec:	bl	4022d0 <strtol@plt>
  4097f0:	str	x0, [sp, #40]
  4097f4:	bl	402460 <__errno_location@plt>
  4097f8:	ldr	w0, [x0]
  4097fc:	cmp	w0, #0x0
  409800:	b.ne	409840 <ferror@plt+0x7340>  // b.any
  409804:	ldr	x0, [sp, #32]
  409808:	ldr	x1, [sp, #24]
  40980c:	cmp	x1, x0
  409810:	b.eq	409840 <ferror@plt+0x7340>  // b.none
  409814:	ldr	x0, [sp, #32]
  409818:	cmp	x0, #0x0
  40981c:	b.eq	409830 <ferror@plt+0x7330>  // b.none
  409820:	ldr	x0, [sp, #32]
  409824:	ldrsb	w0, [x0]
  409828:	cmp	w0, #0x0
  40982c:	b.ne	409840 <ferror@plt+0x7340>  // b.any
  409830:	ldr	x0, [sp, #40]
  409834:	b	40989c <ferror@plt+0x739c>
  409838:	nop
  40983c:	b	409844 <ferror@plt+0x7344>
  409840:	nop
  409844:	bl	402460 <__errno_location@plt>
  409848:	ldr	w0, [x0]
  40984c:	cmp	w0, #0x22
  409850:	b.ne	409878 <ferror@plt+0x7378>  // b.any
  409854:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  409858:	add	x0, x0, #0x328
  40985c:	ldr	w4, [x0]
  409860:	ldr	x3, [sp, #24]
  409864:	ldr	x2, [sp, #16]
  409868:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40986c:	add	x1, x0, #0x770
  409870:	mov	w0, w4
  409874:	bl	4024d0 <err@plt>
  409878:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40987c:	add	x0, x0, #0x328
  409880:	ldr	w4, [x0]
  409884:	ldr	x3, [sp, #24]
  409888:	ldr	x2, [sp, #16]
  40988c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  409890:	add	x1, x0, #0x770
  409894:	mov	w0, w4
  409898:	bl	402400 <errx@plt>
  40989c:	ldp	x29, x30, [sp], #48
  4098a0:	ret
  4098a4:	stp	x29, x30, [sp, #-48]!
  4098a8:	mov	x29, sp
  4098ac:	str	x0, [sp, #24]
  4098b0:	str	x1, [sp, #16]
  4098b4:	str	xzr, [sp, #32]
  4098b8:	bl	402460 <__errno_location@plt>
  4098bc:	str	wzr, [x0]
  4098c0:	ldr	x0, [sp, #24]
  4098c4:	cmp	x0, #0x0
  4098c8:	b.eq	409938 <ferror@plt+0x7438>  // b.none
  4098cc:	ldr	x0, [sp, #24]
  4098d0:	ldrsb	w0, [x0]
  4098d4:	cmp	w0, #0x0
  4098d8:	b.eq	409938 <ferror@plt+0x7438>  // b.none
  4098dc:	add	x0, sp, #0x20
  4098e0:	mov	w2, #0xa                   	// #10
  4098e4:	mov	x1, x0
  4098e8:	ldr	x0, [sp, #24]
  4098ec:	bl	401f00 <strtoul@plt>
  4098f0:	str	x0, [sp, #40]
  4098f4:	bl	402460 <__errno_location@plt>
  4098f8:	ldr	w0, [x0]
  4098fc:	cmp	w0, #0x0
  409900:	b.ne	409940 <ferror@plt+0x7440>  // b.any
  409904:	ldr	x0, [sp, #32]
  409908:	ldr	x1, [sp, #24]
  40990c:	cmp	x1, x0
  409910:	b.eq	409940 <ferror@plt+0x7440>  // b.none
  409914:	ldr	x0, [sp, #32]
  409918:	cmp	x0, #0x0
  40991c:	b.eq	409930 <ferror@plt+0x7430>  // b.none
  409920:	ldr	x0, [sp, #32]
  409924:	ldrsb	w0, [x0]
  409928:	cmp	w0, #0x0
  40992c:	b.ne	409940 <ferror@plt+0x7440>  // b.any
  409930:	ldr	x0, [sp, #40]
  409934:	b	40999c <ferror@plt+0x749c>
  409938:	nop
  40993c:	b	409944 <ferror@plt+0x7444>
  409940:	nop
  409944:	bl	402460 <__errno_location@plt>
  409948:	ldr	w0, [x0]
  40994c:	cmp	w0, #0x22
  409950:	b.ne	409978 <ferror@plt+0x7478>  // b.any
  409954:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  409958:	add	x0, x0, #0x328
  40995c:	ldr	w4, [x0]
  409960:	ldr	x3, [sp, #24]
  409964:	ldr	x2, [sp, #16]
  409968:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40996c:	add	x1, x0, #0x770
  409970:	mov	w0, w4
  409974:	bl	4024d0 <err@plt>
  409978:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  40997c:	add	x0, x0, #0x328
  409980:	ldr	w4, [x0]
  409984:	ldr	x3, [sp, #24]
  409988:	ldr	x2, [sp, #16]
  40998c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  409990:	add	x1, x0, #0x770
  409994:	mov	w0, w4
  409998:	bl	402400 <errx@plt>
  40999c:	ldp	x29, x30, [sp], #48
  4099a0:	ret
  4099a4:	stp	x29, x30, [sp, #-48]!
  4099a8:	mov	x29, sp
  4099ac:	str	x0, [sp, #24]
  4099b0:	str	x1, [sp, #16]
  4099b4:	add	x0, sp, #0x28
  4099b8:	mov	x1, x0
  4099bc:	ldr	x0, [sp, #24]
  4099c0:	bl	408de0 <ferror@plt+0x68e0>
  4099c4:	cmp	w0, #0x0
  4099c8:	b.ne	4099d4 <ferror@plt+0x74d4>  // b.any
  4099cc:	ldr	x0, [sp, #40]
  4099d0:	b	409a2c <ferror@plt+0x752c>
  4099d4:	bl	402460 <__errno_location@plt>
  4099d8:	ldr	w0, [x0]
  4099dc:	cmp	w0, #0x0
  4099e0:	b.eq	409a08 <ferror@plt+0x7508>  // b.none
  4099e4:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  4099e8:	add	x0, x0, #0x328
  4099ec:	ldr	w4, [x0]
  4099f0:	ldr	x3, [sp, #24]
  4099f4:	ldr	x2, [sp, #16]
  4099f8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  4099fc:	add	x1, x0, #0x770
  409a00:	mov	w0, w4
  409a04:	bl	4024d0 <err@plt>
  409a08:	adrp	x0, 41e000 <ferror@plt+0x1bb00>
  409a0c:	add	x0, x0, #0x328
  409a10:	ldr	w4, [x0]
  409a14:	ldr	x3, [sp, #24]
  409a18:	ldr	x2, [sp, #16]
  409a1c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  409a20:	add	x1, x0, #0x770
  409a24:	mov	w0, w4
  409a28:	bl	402400 <errx@plt>
  409a2c:	ldp	x29, x30, [sp], #48
  409a30:	ret
  409a34:	stp	x29, x30, [sp, #-64]!
  409a38:	mov	x29, sp
  409a3c:	str	x0, [sp, #40]
  409a40:	str	x1, [sp, #32]
  409a44:	str	x2, [sp, #24]
  409a48:	ldr	x1, [sp, #24]
  409a4c:	ldr	x0, [sp, #40]
  409a50:	bl	4096a8 <ferror@plt+0x71a8>
  409a54:	str	d0, [sp, #56]
  409a58:	ldr	d0, [sp, #56]
  409a5c:	fcvtzs	d0, d0
  409a60:	ldr	x0, [sp, #32]
  409a64:	str	d0, [x0]
  409a68:	ldr	x0, [sp, #32]
  409a6c:	ldr	d0, [x0]
  409a70:	scvtf	d0, d0
  409a74:	ldr	d1, [sp, #56]
  409a78:	fsub	d0, d1, d0
  409a7c:	mov	x0, #0x848000000000        	// #145685290680320
  409a80:	movk	x0, #0x412e, lsl #48
  409a84:	fmov	d1, x0
  409a88:	fmul	d0, d0, d1
  409a8c:	fcvtzs	d0, d0
  409a90:	ldr	x0, [sp, #32]
  409a94:	str	d0, [x0, #8]
  409a98:	nop
  409a9c:	ldp	x29, x30, [sp], #64
  409aa0:	ret
  409aa4:	sub	sp, sp, #0x20
  409aa8:	str	w0, [sp, #12]
  409aac:	str	x1, [sp]
  409ab0:	strh	wzr, [sp, #30]
  409ab4:	ldr	w0, [sp, #12]
  409ab8:	and	w0, w0, #0xf000
  409abc:	cmp	w0, #0x4, lsl #12
  409ac0:	b.ne	409ae8 <ferror@plt+0x75e8>  // b.any
  409ac4:	ldrh	w0, [sp, #30]
  409ac8:	add	w1, w0, #0x1
  409acc:	strh	w1, [sp, #30]
  409ad0:	and	x0, x0, #0xffff
  409ad4:	ldr	x1, [sp]
  409ad8:	add	x0, x1, x0
  409adc:	mov	w1, #0x64                  	// #100
  409ae0:	strb	w1, [x0]
  409ae4:	b	409c1c <ferror@plt+0x771c>
  409ae8:	ldr	w0, [sp, #12]
  409aec:	and	w0, w0, #0xf000
  409af0:	cmp	w0, #0xa, lsl #12
  409af4:	b.ne	409b1c <ferror@plt+0x761c>  // b.any
  409af8:	ldrh	w0, [sp, #30]
  409afc:	add	w1, w0, #0x1
  409b00:	strh	w1, [sp, #30]
  409b04:	and	x0, x0, #0xffff
  409b08:	ldr	x1, [sp]
  409b0c:	add	x0, x1, x0
  409b10:	mov	w1, #0x6c                  	// #108
  409b14:	strb	w1, [x0]
  409b18:	b	409c1c <ferror@plt+0x771c>
  409b1c:	ldr	w0, [sp, #12]
  409b20:	and	w0, w0, #0xf000
  409b24:	cmp	w0, #0x2, lsl #12
  409b28:	b.ne	409b50 <ferror@plt+0x7650>  // b.any
  409b2c:	ldrh	w0, [sp, #30]
  409b30:	add	w1, w0, #0x1
  409b34:	strh	w1, [sp, #30]
  409b38:	and	x0, x0, #0xffff
  409b3c:	ldr	x1, [sp]
  409b40:	add	x0, x1, x0
  409b44:	mov	w1, #0x63                  	// #99
  409b48:	strb	w1, [x0]
  409b4c:	b	409c1c <ferror@plt+0x771c>
  409b50:	ldr	w0, [sp, #12]
  409b54:	and	w0, w0, #0xf000
  409b58:	cmp	w0, #0x6, lsl #12
  409b5c:	b.ne	409b84 <ferror@plt+0x7684>  // b.any
  409b60:	ldrh	w0, [sp, #30]
  409b64:	add	w1, w0, #0x1
  409b68:	strh	w1, [sp, #30]
  409b6c:	and	x0, x0, #0xffff
  409b70:	ldr	x1, [sp]
  409b74:	add	x0, x1, x0
  409b78:	mov	w1, #0x62                  	// #98
  409b7c:	strb	w1, [x0]
  409b80:	b	409c1c <ferror@plt+0x771c>
  409b84:	ldr	w0, [sp, #12]
  409b88:	and	w0, w0, #0xf000
  409b8c:	cmp	w0, #0xc, lsl #12
  409b90:	b.ne	409bb8 <ferror@plt+0x76b8>  // b.any
  409b94:	ldrh	w0, [sp, #30]
  409b98:	add	w1, w0, #0x1
  409b9c:	strh	w1, [sp, #30]
  409ba0:	and	x0, x0, #0xffff
  409ba4:	ldr	x1, [sp]
  409ba8:	add	x0, x1, x0
  409bac:	mov	w1, #0x73                  	// #115
  409bb0:	strb	w1, [x0]
  409bb4:	b	409c1c <ferror@plt+0x771c>
  409bb8:	ldr	w0, [sp, #12]
  409bbc:	and	w0, w0, #0xf000
  409bc0:	cmp	w0, #0x1, lsl #12
  409bc4:	b.ne	409bec <ferror@plt+0x76ec>  // b.any
  409bc8:	ldrh	w0, [sp, #30]
  409bcc:	add	w1, w0, #0x1
  409bd0:	strh	w1, [sp, #30]
  409bd4:	and	x0, x0, #0xffff
  409bd8:	ldr	x1, [sp]
  409bdc:	add	x0, x1, x0
  409be0:	mov	w1, #0x70                  	// #112
  409be4:	strb	w1, [x0]
  409be8:	b	409c1c <ferror@plt+0x771c>
  409bec:	ldr	w0, [sp, #12]
  409bf0:	and	w0, w0, #0xf000
  409bf4:	cmp	w0, #0x8, lsl #12
  409bf8:	b.ne	409c1c <ferror@plt+0x771c>  // b.any
  409bfc:	ldrh	w0, [sp, #30]
  409c00:	add	w1, w0, #0x1
  409c04:	strh	w1, [sp, #30]
  409c08:	and	x0, x0, #0xffff
  409c0c:	ldr	x1, [sp]
  409c10:	add	x0, x1, x0
  409c14:	mov	w1, #0x2d                  	// #45
  409c18:	strb	w1, [x0]
  409c1c:	ldr	w0, [sp, #12]
  409c20:	and	w0, w0, #0x100
  409c24:	cmp	w0, #0x0
  409c28:	b.eq	409c34 <ferror@plt+0x7734>  // b.none
  409c2c:	mov	w0, #0x72                  	// #114
  409c30:	b	409c38 <ferror@plt+0x7738>
  409c34:	mov	w0, #0x2d                  	// #45
  409c38:	ldrh	w1, [sp, #30]
  409c3c:	add	w2, w1, #0x1
  409c40:	strh	w2, [sp, #30]
  409c44:	and	x1, x1, #0xffff
  409c48:	ldr	x2, [sp]
  409c4c:	add	x1, x2, x1
  409c50:	strb	w0, [x1]
  409c54:	ldr	w0, [sp, #12]
  409c58:	and	w0, w0, #0x80
  409c5c:	cmp	w0, #0x0
  409c60:	b.eq	409c6c <ferror@plt+0x776c>  // b.none
  409c64:	mov	w0, #0x77                  	// #119
  409c68:	b	409c70 <ferror@plt+0x7770>
  409c6c:	mov	w0, #0x2d                  	// #45
  409c70:	ldrh	w1, [sp, #30]
  409c74:	add	w2, w1, #0x1
  409c78:	strh	w2, [sp, #30]
  409c7c:	and	x1, x1, #0xffff
  409c80:	ldr	x2, [sp]
  409c84:	add	x1, x2, x1
  409c88:	strb	w0, [x1]
  409c8c:	ldr	w0, [sp, #12]
  409c90:	and	w0, w0, #0x800
  409c94:	cmp	w0, #0x0
  409c98:	b.eq	409cbc <ferror@plt+0x77bc>  // b.none
  409c9c:	ldr	w0, [sp, #12]
  409ca0:	and	w0, w0, #0x40
  409ca4:	cmp	w0, #0x0
  409ca8:	b.eq	409cb4 <ferror@plt+0x77b4>  // b.none
  409cac:	mov	w0, #0x73                  	// #115
  409cb0:	b	409cd8 <ferror@plt+0x77d8>
  409cb4:	mov	w0, #0x53                  	// #83
  409cb8:	b	409cd8 <ferror@plt+0x77d8>
  409cbc:	ldr	w0, [sp, #12]
  409cc0:	and	w0, w0, #0x40
  409cc4:	cmp	w0, #0x0
  409cc8:	b.eq	409cd4 <ferror@plt+0x77d4>  // b.none
  409ccc:	mov	w0, #0x78                  	// #120
  409cd0:	b	409cd8 <ferror@plt+0x77d8>
  409cd4:	mov	w0, #0x2d                  	// #45
  409cd8:	ldrh	w1, [sp, #30]
  409cdc:	add	w2, w1, #0x1
  409ce0:	strh	w2, [sp, #30]
  409ce4:	and	x1, x1, #0xffff
  409ce8:	ldr	x2, [sp]
  409cec:	add	x1, x2, x1
  409cf0:	strb	w0, [x1]
  409cf4:	ldr	w0, [sp, #12]
  409cf8:	and	w0, w0, #0x20
  409cfc:	cmp	w0, #0x0
  409d00:	b.eq	409d0c <ferror@plt+0x780c>  // b.none
  409d04:	mov	w0, #0x72                  	// #114
  409d08:	b	409d10 <ferror@plt+0x7810>
  409d0c:	mov	w0, #0x2d                  	// #45
  409d10:	ldrh	w1, [sp, #30]
  409d14:	add	w2, w1, #0x1
  409d18:	strh	w2, [sp, #30]
  409d1c:	and	x1, x1, #0xffff
  409d20:	ldr	x2, [sp]
  409d24:	add	x1, x2, x1
  409d28:	strb	w0, [x1]
  409d2c:	ldr	w0, [sp, #12]
  409d30:	and	w0, w0, #0x10
  409d34:	cmp	w0, #0x0
  409d38:	b.eq	409d44 <ferror@plt+0x7844>  // b.none
  409d3c:	mov	w0, #0x77                  	// #119
  409d40:	b	409d48 <ferror@plt+0x7848>
  409d44:	mov	w0, #0x2d                  	// #45
  409d48:	ldrh	w1, [sp, #30]
  409d4c:	add	w2, w1, #0x1
  409d50:	strh	w2, [sp, #30]
  409d54:	and	x1, x1, #0xffff
  409d58:	ldr	x2, [sp]
  409d5c:	add	x1, x2, x1
  409d60:	strb	w0, [x1]
  409d64:	ldr	w0, [sp, #12]
  409d68:	and	w0, w0, #0x400
  409d6c:	cmp	w0, #0x0
  409d70:	b.eq	409d94 <ferror@plt+0x7894>  // b.none
  409d74:	ldr	w0, [sp, #12]
  409d78:	and	w0, w0, #0x8
  409d7c:	cmp	w0, #0x0
  409d80:	b.eq	409d8c <ferror@plt+0x788c>  // b.none
  409d84:	mov	w0, #0x73                  	// #115
  409d88:	b	409db0 <ferror@plt+0x78b0>
  409d8c:	mov	w0, #0x53                  	// #83
  409d90:	b	409db0 <ferror@plt+0x78b0>
  409d94:	ldr	w0, [sp, #12]
  409d98:	and	w0, w0, #0x8
  409d9c:	cmp	w0, #0x0
  409da0:	b.eq	409dac <ferror@plt+0x78ac>  // b.none
  409da4:	mov	w0, #0x78                  	// #120
  409da8:	b	409db0 <ferror@plt+0x78b0>
  409dac:	mov	w0, #0x2d                  	// #45
  409db0:	ldrh	w1, [sp, #30]
  409db4:	add	w2, w1, #0x1
  409db8:	strh	w2, [sp, #30]
  409dbc:	and	x1, x1, #0xffff
  409dc0:	ldr	x2, [sp]
  409dc4:	add	x1, x2, x1
  409dc8:	strb	w0, [x1]
  409dcc:	ldr	w0, [sp, #12]
  409dd0:	and	w0, w0, #0x4
  409dd4:	cmp	w0, #0x0
  409dd8:	b.eq	409de4 <ferror@plt+0x78e4>  // b.none
  409ddc:	mov	w0, #0x72                  	// #114
  409de0:	b	409de8 <ferror@plt+0x78e8>
  409de4:	mov	w0, #0x2d                  	// #45
  409de8:	ldrh	w1, [sp, #30]
  409dec:	add	w2, w1, #0x1
  409df0:	strh	w2, [sp, #30]
  409df4:	and	x1, x1, #0xffff
  409df8:	ldr	x2, [sp]
  409dfc:	add	x1, x2, x1
  409e00:	strb	w0, [x1]
  409e04:	ldr	w0, [sp, #12]
  409e08:	and	w0, w0, #0x2
  409e0c:	cmp	w0, #0x0
  409e10:	b.eq	409e1c <ferror@plt+0x791c>  // b.none
  409e14:	mov	w0, #0x77                  	// #119
  409e18:	b	409e20 <ferror@plt+0x7920>
  409e1c:	mov	w0, #0x2d                  	// #45
  409e20:	ldrh	w1, [sp, #30]
  409e24:	add	w2, w1, #0x1
  409e28:	strh	w2, [sp, #30]
  409e2c:	and	x1, x1, #0xffff
  409e30:	ldr	x2, [sp]
  409e34:	add	x1, x2, x1
  409e38:	strb	w0, [x1]
  409e3c:	ldr	w0, [sp, #12]
  409e40:	and	w0, w0, #0x200
  409e44:	cmp	w0, #0x0
  409e48:	b.eq	409e6c <ferror@plt+0x796c>  // b.none
  409e4c:	ldr	w0, [sp, #12]
  409e50:	and	w0, w0, #0x1
  409e54:	cmp	w0, #0x0
  409e58:	b.eq	409e64 <ferror@plt+0x7964>  // b.none
  409e5c:	mov	w0, #0x74                  	// #116
  409e60:	b	409e88 <ferror@plt+0x7988>
  409e64:	mov	w0, #0x54                  	// #84
  409e68:	b	409e88 <ferror@plt+0x7988>
  409e6c:	ldr	w0, [sp, #12]
  409e70:	and	w0, w0, #0x1
  409e74:	cmp	w0, #0x0
  409e78:	b.eq	409e84 <ferror@plt+0x7984>  // b.none
  409e7c:	mov	w0, #0x78                  	// #120
  409e80:	b	409e88 <ferror@plt+0x7988>
  409e84:	mov	w0, #0x2d                  	// #45
  409e88:	ldrh	w1, [sp, #30]
  409e8c:	add	w2, w1, #0x1
  409e90:	strh	w2, [sp, #30]
  409e94:	and	x1, x1, #0xffff
  409e98:	ldr	x2, [sp]
  409e9c:	add	x1, x2, x1
  409ea0:	strb	w0, [x1]
  409ea4:	ldrh	w0, [sp, #30]
  409ea8:	ldr	x1, [sp]
  409eac:	add	x0, x1, x0
  409eb0:	strb	wzr, [x0]
  409eb4:	ldr	x0, [sp]
  409eb8:	add	sp, sp, #0x20
  409ebc:	ret
  409ec0:	sub	sp, sp, #0x20
  409ec4:	str	x0, [sp, #8]
  409ec8:	mov	w0, #0xa                   	// #10
  409ecc:	str	w0, [sp, #28]
  409ed0:	b	409ef8 <ferror@plt+0x79f8>
  409ed4:	ldr	w0, [sp, #28]
  409ed8:	mov	x1, #0x1                   	// #1
  409edc:	lsl	x0, x1, x0
  409ee0:	ldr	x1, [sp, #8]
  409ee4:	cmp	x1, x0
  409ee8:	b.cc	409f08 <ferror@plt+0x7a08>  // b.lo, b.ul, b.last
  409eec:	ldr	w0, [sp, #28]
  409ef0:	add	w0, w0, #0xa
  409ef4:	str	w0, [sp, #28]
  409ef8:	ldr	w0, [sp, #28]
  409efc:	cmp	w0, #0x3c
  409f00:	b.le	409ed4 <ferror@plt+0x79d4>
  409f04:	b	409f0c <ferror@plt+0x7a0c>
  409f08:	nop
  409f0c:	ldr	w0, [sp, #28]
  409f10:	sub	w0, w0, #0xa
  409f14:	add	sp, sp, #0x20
  409f18:	ret
  409f1c:	stp	x29, x30, [sp, #-128]!
  409f20:	mov	x29, sp
  409f24:	str	w0, [sp, #28]
  409f28:	str	x1, [sp, #16]
  409f2c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  409f30:	add	x0, x0, #0x780
  409f34:	str	x0, [sp, #88]
  409f38:	add	x0, sp, #0x20
  409f3c:	str	x0, [sp, #104]
  409f40:	ldr	w0, [sp, #28]
  409f44:	and	w0, w0, #0x2
  409f48:	cmp	w0, #0x0
  409f4c:	b.eq	409f64 <ferror@plt+0x7a64>  // b.none
  409f50:	ldr	x0, [sp, #104]
  409f54:	add	x1, x0, #0x1
  409f58:	str	x1, [sp, #104]
  409f5c:	mov	w1, #0x20                  	// #32
  409f60:	strb	w1, [x0]
  409f64:	ldr	x0, [sp, #16]
  409f68:	bl	409ec0 <ferror@plt+0x79c0>
  409f6c:	str	w0, [sp, #84]
  409f70:	ldr	w0, [sp, #84]
  409f74:	cmp	w0, #0x0
  409f78:	b.eq	409fa4 <ferror@plt+0x7aa4>  // b.none
  409f7c:	ldr	w0, [sp, #84]
  409f80:	mov	w1, #0x6667                	// #26215
  409f84:	movk	w1, #0x6666, lsl #16
  409f88:	smull	x1, w0, w1
  409f8c:	lsr	x1, x1, #32
  409f90:	asr	w1, w1, #2
  409f94:	asr	w0, w0, #31
  409f98:	sub	w0, w1, w0
  409f9c:	sxtw	x0, w0
  409fa0:	b	409fa8 <ferror@plt+0x7aa8>
  409fa4:	mov	x0, #0x0                   	// #0
  409fa8:	ldr	x1, [sp, #88]
  409fac:	add	x0, x1, x0
  409fb0:	ldrb	w0, [x0]
  409fb4:	strb	w0, [sp, #83]
  409fb8:	ldr	w0, [sp, #84]
  409fbc:	cmp	w0, #0x0
  409fc0:	b.eq	409fd4 <ferror@plt+0x7ad4>  // b.none
  409fc4:	ldr	w0, [sp, #84]
  409fc8:	ldr	x1, [sp, #16]
  409fcc:	lsr	x0, x1, x0
  409fd0:	b	409fd8 <ferror@plt+0x7ad8>
  409fd4:	ldr	x0, [sp, #16]
  409fd8:	str	w0, [sp, #124]
  409fdc:	ldr	w0, [sp, #84]
  409fe0:	cmp	w0, #0x0
  409fe4:	b.eq	40a004 <ferror@plt+0x7b04>  // b.none
  409fe8:	ldr	w0, [sp, #84]
  409fec:	mov	x1, #0xffffffffffffffff    	// #-1
  409ff0:	lsl	x0, x1, x0
  409ff4:	mvn	x1, x0
  409ff8:	ldr	x0, [sp, #16]
  409ffc:	and	x0, x1, x0
  40a000:	b	40a008 <ferror@plt+0x7b08>
  40a004:	mov	x0, #0x0                   	// #0
  40a008:	str	x0, [sp, #112]
  40a00c:	ldr	x0, [sp, #104]
  40a010:	add	x1, x0, #0x1
  40a014:	str	x1, [sp, #104]
  40a018:	ldrb	w1, [sp, #83]
  40a01c:	strb	w1, [x0]
  40a020:	ldr	w0, [sp, #28]
  40a024:	and	w0, w0, #0x1
  40a028:	cmp	w0, #0x0
  40a02c:	b.eq	40a064 <ferror@plt+0x7b64>  // b.none
  40a030:	ldrsb	w0, [sp, #83]
  40a034:	cmp	w0, #0x42
  40a038:	b.eq	40a064 <ferror@plt+0x7b64>  // b.none
  40a03c:	ldr	x0, [sp, #104]
  40a040:	add	x1, x0, #0x1
  40a044:	str	x1, [sp, #104]
  40a048:	mov	w1, #0x69                  	// #105
  40a04c:	strb	w1, [x0]
  40a050:	ldr	x0, [sp, #104]
  40a054:	add	x1, x0, #0x1
  40a058:	str	x1, [sp, #104]
  40a05c:	mov	w1, #0x42                  	// #66
  40a060:	strb	w1, [x0]
  40a064:	ldr	x0, [sp, #104]
  40a068:	strb	wzr, [x0]
  40a06c:	ldr	x0, [sp, #112]
  40a070:	cmp	x0, #0x0
  40a074:	b.eq	40a14c <ferror@plt+0x7c4c>  // b.none
  40a078:	ldr	w0, [sp, #28]
  40a07c:	and	w0, w0, #0x4
  40a080:	cmp	w0, #0x0
  40a084:	b.eq	40a0fc <ferror@plt+0x7bfc>  // b.none
  40a088:	ldr	w0, [sp, #84]
  40a08c:	sub	w0, w0, #0xa
  40a090:	ldr	x1, [sp, #112]
  40a094:	lsr	x0, x1, x0
  40a098:	add	x1, x0, #0x5
  40a09c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40a0a0:	movk	x0, #0xcccd
  40a0a4:	umulh	x0, x1, x0
  40a0a8:	lsr	x0, x0, #3
  40a0ac:	str	x0, [sp, #112]
  40a0b0:	ldr	x2, [sp, #112]
  40a0b4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40a0b8:	movk	x0, #0xcccd
  40a0bc:	umulh	x0, x2, x0
  40a0c0:	lsr	x1, x0, #3
  40a0c4:	mov	x0, x1
  40a0c8:	lsl	x0, x0, #2
  40a0cc:	add	x0, x0, x1
  40a0d0:	lsl	x0, x0, #1
  40a0d4:	sub	x1, x2, x0
  40a0d8:	cmp	x1, #0x0
  40a0dc:	b.ne	40a14c <ferror@plt+0x7c4c>  // b.any
  40a0e0:	ldr	x1, [sp, #112]
  40a0e4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40a0e8:	movk	x0, #0xcccd
  40a0ec:	umulh	x0, x1, x0
  40a0f0:	lsr	x0, x0, #3
  40a0f4:	str	x0, [sp, #112]
  40a0f8:	b	40a14c <ferror@plt+0x7c4c>
  40a0fc:	ldr	w0, [sp, #84]
  40a100:	sub	w0, w0, #0xa
  40a104:	ldr	x1, [sp, #112]
  40a108:	lsr	x0, x1, x0
  40a10c:	add	x0, x0, #0x32
  40a110:	lsr	x1, x0, #2
  40a114:	mov	x0, #0xf5c3                	// #62915
  40a118:	movk	x0, #0x5c28, lsl #16
  40a11c:	movk	x0, #0xc28f, lsl #32
  40a120:	movk	x0, #0x28f5, lsl #48
  40a124:	umulh	x0, x1, x0
  40a128:	lsr	x0, x0, #2
  40a12c:	str	x0, [sp, #112]
  40a130:	ldr	x0, [sp, #112]
  40a134:	cmp	x0, #0xa
  40a138:	b.ne	40a14c <ferror@plt+0x7c4c>  // b.any
  40a13c:	ldr	w0, [sp, #124]
  40a140:	add	w0, w0, #0x1
  40a144:	str	w0, [sp, #124]
  40a148:	str	xzr, [sp, #112]
  40a14c:	ldr	x0, [sp, #112]
  40a150:	cmp	x0, #0x0
  40a154:	b.eq	40a1d8 <ferror@plt+0x7cd8>  // b.none
  40a158:	bl	402060 <localeconv@plt>
  40a15c:	str	x0, [sp, #72]
  40a160:	ldr	x0, [sp, #72]
  40a164:	cmp	x0, #0x0
  40a168:	b.eq	40a178 <ferror@plt+0x7c78>  // b.none
  40a16c:	ldr	x0, [sp, #72]
  40a170:	ldr	x0, [x0]
  40a174:	b	40a17c <ferror@plt+0x7c7c>
  40a178:	mov	x0, #0x0                   	// #0
  40a17c:	str	x0, [sp, #96]
  40a180:	ldr	x0, [sp, #96]
  40a184:	cmp	x0, #0x0
  40a188:	b.eq	40a19c <ferror@plt+0x7c9c>  // b.none
  40a18c:	ldr	x0, [sp, #96]
  40a190:	ldrsb	w0, [x0]
  40a194:	cmp	w0, #0x0
  40a198:	b.ne	40a1a8 <ferror@plt+0x7ca8>  // b.any
  40a19c:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40a1a0:	add	x0, x0, #0x788
  40a1a4:	str	x0, [sp, #96]
  40a1a8:	add	x0, sp, #0x20
  40a1ac:	add	x7, sp, #0x28
  40a1b0:	mov	x6, x0
  40a1b4:	ldr	x5, [sp, #112]
  40a1b8:	ldr	x4, [sp, #96]
  40a1bc:	ldr	w3, [sp, #124]
  40a1c0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40a1c4:	add	x2, x0, #0x790
  40a1c8:	mov	x1, #0x20                  	// #32
  40a1cc:	mov	x0, x7
  40a1d0:	bl	402050 <snprintf@plt>
  40a1d4:	b	40a1fc <ferror@plt+0x7cfc>
  40a1d8:	add	x0, sp, #0x20
  40a1dc:	add	x5, sp, #0x28
  40a1e0:	mov	x4, x0
  40a1e4:	ldr	w3, [sp, #124]
  40a1e8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40a1ec:	add	x2, x0, #0x7a0
  40a1f0:	mov	x1, #0x20                  	// #32
  40a1f4:	mov	x0, x5
  40a1f8:	bl	402050 <snprintf@plt>
  40a1fc:	add	x0, sp, #0x28
  40a200:	bl	4021e0 <strdup@plt>
  40a204:	ldp	x29, x30, [sp], #128
  40a208:	ret
  40a20c:	stp	x29, x30, [sp, #-96]!
  40a210:	mov	x29, sp
  40a214:	str	x0, [sp, #40]
  40a218:	str	x1, [sp, #32]
  40a21c:	str	x2, [sp, #24]
  40a220:	str	x3, [sp, #16]
  40a224:	str	xzr, [sp, #88]
  40a228:	str	xzr, [sp, #72]
  40a22c:	ldr	x0, [sp, #40]
  40a230:	cmp	x0, #0x0
  40a234:	b.eq	40a26c <ferror@plt+0x7d6c>  // b.none
  40a238:	ldr	x0, [sp, #40]
  40a23c:	ldrsb	w0, [x0]
  40a240:	cmp	w0, #0x0
  40a244:	b.eq	40a26c <ferror@plt+0x7d6c>  // b.none
  40a248:	ldr	x0, [sp, #32]
  40a24c:	cmp	x0, #0x0
  40a250:	b.eq	40a26c <ferror@plt+0x7d6c>  // b.none
  40a254:	ldr	x0, [sp, #24]
  40a258:	cmp	x0, #0x0
  40a25c:	b.eq	40a26c <ferror@plt+0x7d6c>  // b.none
  40a260:	ldr	x0, [sp, #16]
  40a264:	cmp	x0, #0x0
  40a268:	b.ne	40a274 <ferror@plt+0x7d74>  // b.any
  40a26c:	mov	w0, #0xffffffff            	// #-1
  40a270:	b	40a3c8 <ferror@plt+0x7ec8>
  40a274:	ldr	x0, [sp, #40]
  40a278:	str	x0, [sp, #80]
  40a27c:	b	40a3a0 <ferror@plt+0x7ea0>
  40a280:	str	xzr, [sp, #64]
  40a284:	ldr	x1, [sp, #72]
  40a288:	ldr	x0, [sp, #24]
  40a28c:	cmp	x1, x0
  40a290:	b.cc	40a29c <ferror@plt+0x7d9c>  // b.lo, b.ul, b.last
  40a294:	mov	w0, #0xfffffffe            	// #-2
  40a298:	b	40a3c8 <ferror@plt+0x7ec8>
  40a29c:	ldr	x0, [sp, #88]
  40a2a0:	cmp	x0, #0x0
  40a2a4:	b.ne	40a2b0 <ferror@plt+0x7db0>  // b.any
  40a2a8:	ldr	x0, [sp, #80]
  40a2ac:	str	x0, [sp, #88]
  40a2b0:	ldr	x0, [sp, #80]
  40a2b4:	ldrsb	w0, [x0]
  40a2b8:	cmp	w0, #0x2c
  40a2bc:	b.ne	40a2c8 <ferror@plt+0x7dc8>  // b.any
  40a2c0:	ldr	x0, [sp, #80]
  40a2c4:	str	x0, [sp, #64]
  40a2c8:	ldr	x0, [sp, #80]
  40a2cc:	add	x0, x0, #0x1
  40a2d0:	ldrsb	w0, [x0]
  40a2d4:	cmp	w0, #0x0
  40a2d8:	b.ne	40a2e8 <ferror@plt+0x7de8>  // b.any
  40a2dc:	ldr	x0, [sp, #80]
  40a2e0:	add	x0, x0, #0x1
  40a2e4:	str	x0, [sp, #64]
  40a2e8:	ldr	x0, [sp, #88]
  40a2ec:	cmp	x0, #0x0
  40a2f0:	b.eq	40a390 <ferror@plt+0x7e90>  // b.none
  40a2f4:	ldr	x0, [sp, #64]
  40a2f8:	cmp	x0, #0x0
  40a2fc:	b.eq	40a390 <ferror@plt+0x7e90>  // b.none
  40a300:	ldr	x1, [sp, #64]
  40a304:	ldr	x0, [sp, #88]
  40a308:	cmp	x1, x0
  40a30c:	b.hi	40a318 <ferror@plt+0x7e18>  // b.pmore
  40a310:	mov	w0, #0xffffffff            	// #-1
  40a314:	b	40a3c8 <ferror@plt+0x7ec8>
  40a318:	ldr	x1, [sp, #64]
  40a31c:	ldr	x0, [sp, #88]
  40a320:	sub	x0, x1, x0
  40a324:	ldr	x2, [sp, #16]
  40a328:	mov	x1, x0
  40a32c:	ldr	x0, [sp, #88]
  40a330:	blr	x2
  40a334:	str	w0, [sp, #60]
  40a338:	ldr	w0, [sp, #60]
  40a33c:	cmn	w0, #0x1
  40a340:	b.ne	40a34c <ferror@plt+0x7e4c>  // b.any
  40a344:	mov	w0, #0xffffffff            	// #-1
  40a348:	b	40a3c8 <ferror@plt+0x7ec8>
  40a34c:	ldr	x0, [sp, #72]
  40a350:	add	x1, x0, #0x1
  40a354:	str	x1, [sp, #72]
  40a358:	lsl	x0, x0, #2
  40a35c:	ldr	x1, [sp, #32]
  40a360:	add	x0, x1, x0
  40a364:	ldr	w1, [sp, #60]
  40a368:	str	w1, [x0]
  40a36c:	str	xzr, [sp, #88]
  40a370:	ldr	x0, [sp, #64]
  40a374:	cmp	x0, #0x0
  40a378:	b.eq	40a394 <ferror@plt+0x7e94>  // b.none
  40a37c:	ldr	x0, [sp, #64]
  40a380:	ldrsb	w0, [x0]
  40a384:	cmp	w0, #0x0
  40a388:	b.eq	40a3c0 <ferror@plt+0x7ec0>  // b.none
  40a38c:	b	40a394 <ferror@plt+0x7e94>
  40a390:	nop
  40a394:	ldr	x0, [sp, #80]
  40a398:	add	x0, x0, #0x1
  40a39c:	str	x0, [sp, #80]
  40a3a0:	ldr	x0, [sp, #80]
  40a3a4:	cmp	x0, #0x0
  40a3a8:	b.eq	40a3c4 <ferror@plt+0x7ec4>  // b.none
  40a3ac:	ldr	x0, [sp, #80]
  40a3b0:	ldrsb	w0, [x0]
  40a3b4:	cmp	w0, #0x0
  40a3b8:	b.ne	40a280 <ferror@plt+0x7d80>  // b.any
  40a3bc:	b	40a3c4 <ferror@plt+0x7ec4>
  40a3c0:	nop
  40a3c4:	ldr	x0, [sp, #72]
  40a3c8:	ldp	x29, x30, [sp], #96
  40a3cc:	ret
  40a3d0:	stp	x29, x30, [sp, #-80]!
  40a3d4:	mov	x29, sp
  40a3d8:	str	x0, [sp, #56]
  40a3dc:	str	x1, [sp, #48]
  40a3e0:	str	x2, [sp, #40]
  40a3e4:	str	x3, [sp, #32]
  40a3e8:	str	x4, [sp, #24]
  40a3ec:	ldr	x0, [sp, #56]
  40a3f0:	cmp	x0, #0x0
  40a3f4:	b.eq	40a428 <ferror@plt+0x7f28>  // b.none
  40a3f8:	ldr	x0, [sp, #56]
  40a3fc:	ldrsb	w0, [x0]
  40a400:	cmp	w0, #0x0
  40a404:	b.eq	40a428 <ferror@plt+0x7f28>  // b.none
  40a408:	ldr	x0, [sp, #32]
  40a40c:	cmp	x0, #0x0
  40a410:	b.eq	40a428 <ferror@plt+0x7f28>  // b.none
  40a414:	ldr	x0, [sp, #32]
  40a418:	ldr	x0, [x0]
  40a41c:	ldr	x1, [sp, #40]
  40a420:	cmp	x1, x0
  40a424:	b.cs	40a430 <ferror@plt+0x7f30>  // b.hs, b.nlast
  40a428:	mov	w0, #0xffffffff            	// #-1
  40a42c:	b	40a4c4 <ferror@plt+0x7fc4>
  40a430:	ldr	x0, [sp, #56]
  40a434:	ldrsb	w0, [x0]
  40a438:	cmp	w0, #0x2b
  40a43c:	b.ne	40a450 <ferror@plt+0x7f50>  // b.any
  40a440:	ldr	x0, [sp, #56]
  40a444:	add	x0, x0, #0x1
  40a448:	str	x0, [sp, #72]
  40a44c:	b	40a460 <ferror@plt+0x7f60>
  40a450:	ldr	x0, [sp, #56]
  40a454:	str	x0, [sp, #72]
  40a458:	ldr	x0, [sp, #32]
  40a45c:	str	xzr, [x0]
  40a460:	ldr	x0, [sp, #32]
  40a464:	ldr	x0, [x0]
  40a468:	lsl	x0, x0, #2
  40a46c:	ldr	x1, [sp, #48]
  40a470:	add	x4, x1, x0
  40a474:	ldr	x0, [sp, #32]
  40a478:	ldr	x0, [x0]
  40a47c:	ldr	x1, [sp, #40]
  40a480:	sub	x0, x1, x0
  40a484:	ldr	x3, [sp, #24]
  40a488:	mov	x2, x0
  40a48c:	mov	x1, x4
  40a490:	ldr	x0, [sp, #72]
  40a494:	bl	40a20c <ferror@plt+0x7d0c>
  40a498:	str	w0, [sp, #68]
  40a49c:	ldr	w0, [sp, #68]
  40a4a0:	cmp	w0, #0x0
  40a4a4:	b.le	40a4c0 <ferror@plt+0x7fc0>
  40a4a8:	ldr	x0, [sp, #32]
  40a4ac:	ldr	x1, [x0]
  40a4b0:	ldrsw	x0, [sp, #68]
  40a4b4:	add	x1, x1, x0
  40a4b8:	ldr	x0, [sp, #32]
  40a4bc:	str	x1, [x0]
  40a4c0:	ldr	w0, [sp, #68]
  40a4c4:	ldp	x29, x30, [sp], #80
  40a4c8:	ret
  40a4cc:	stp	x29, x30, [sp, #-80]!
  40a4d0:	mov	x29, sp
  40a4d4:	str	x0, [sp, #40]
  40a4d8:	str	x1, [sp, #32]
  40a4dc:	str	x2, [sp, #24]
  40a4e0:	str	xzr, [sp, #72]
  40a4e4:	ldr	x0, [sp, #40]
  40a4e8:	cmp	x0, #0x0
  40a4ec:	b.eq	40a508 <ferror@plt+0x8008>  // b.none
  40a4f0:	ldr	x0, [sp, #24]
  40a4f4:	cmp	x0, #0x0
  40a4f8:	b.eq	40a508 <ferror@plt+0x8008>  // b.none
  40a4fc:	ldr	x0, [sp, #32]
  40a500:	cmp	x0, #0x0
  40a504:	b.ne	40a510 <ferror@plt+0x8010>  // b.any
  40a508:	mov	w0, #0xffffffea            	// #-22
  40a50c:	b	40a68c <ferror@plt+0x818c>
  40a510:	ldr	x0, [sp, #40]
  40a514:	str	x0, [sp, #64]
  40a518:	b	40a664 <ferror@plt+0x8164>
  40a51c:	str	xzr, [sp, #56]
  40a520:	ldr	x0, [sp, #72]
  40a524:	cmp	x0, #0x0
  40a528:	b.ne	40a534 <ferror@plt+0x8034>  // b.any
  40a52c:	ldr	x0, [sp, #64]
  40a530:	str	x0, [sp, #72]
  40a534:	ldr	x0, [sp, #64]
  40a538:	ldrsb	w0, [x0]
  40a53c:	cmp	w0, #0x2c
  40a540:	b.ne	40a54c <ferror@plt+0x804c>  // b.any
  40a544:	ldr	x0, [sp, #64]
  40a548:	str	x0, [sp, #56]
  40a54c:	ldr	x0, [sp, #64]
  40a550:	add	x0, x0, #0x1
  40a554:	ldrsb	w0, [x0]
  40a558:	cmp	w0, #0x0
  40a55c:	b.ne	40a56c <ferror@plt+0x806c>  // b.any
  40a560:	ldr	x0, [sp, #64]
  40a564:	add	x0, x0, #0x1
  40a568:	str	x0, [sp, #56]
  40a56c:	ldr	x0, [sp, #72]
  40a570:	cmp	x0, #0x0
  40a574:	b.eq	40a654 <ferror@plt+0x8154>  // b.none
  40a578:	ldr	x0, [sp, #56]
  40a57c:	cmp	x0, #0x0
  40a580:	b.eq	40a654 <ferror@plt+0x8154>  // b.none
  40a584:	ldr	x1, [sp, #56]
  40a588:	ldr	x0, [sp, #72]
  40a58c:	cmp	x1, x0
  40a590:	b.hi	40a59c <ferror@plt+0x809c>  // b.pmore
  40a594:	mov	w0, #0xffffffff            	// #-1
  40a598:	b	40a68c <ferror@plt+0x818c>
  40a59c:	ldr	x1, [sp, #56]
  40a5a0:	ldr	x0, [sp, #72]
  40a5a4:	sub	x0, x1, x0
  40a5a8:	ldr	x2, [sp, #24]
  40a5ac:	mov	x1, x0
  40a5b0:	ldr	x0, [sp, #72]
  40a5b4:	blr	x2
  40a5b8:	str	w0, [sp, #52]
  40a5bc:	ldr	w0, [sp, #52]
  40a5c0:	cmp	w0, #0x0
  40a5c4:	b.ge	40a5d0 <ferror@plt+0x80d0>  // b.tcont
  40a5c8:	ldr	w0, [sp, #52]
  40a5cc:	b	40a68c <ferror@plt+0x818c>
  40a5d0:	ldr	w0, [sp, #52]
  40a5d4:	add	w1, w0, #0x7
  40a5d8:	cmp	w0, #0x0
  40a5dc:	csel	w0, w1, w0, lt  // lt = tstop
  40a5e0:	asr	w0, w0, #3
  40a5e4:	mov	w3, w0
  40a5e8:	sxtw	x0, w3
  40a5ec:	ldr	x1, [sp, #32]
  40a5f0:	add	x0, x1, x0
  40a5f4:	ldrsb	w2, [x0]
  40a5f8:	ldr	w0, [sp, #52]
  40a5fc:	negs	w1, w0
  40a600:	and	w0, w0, #0x7
  40a604:	and	w1, w1, #0x7
  40a608:	csneg	w0, w0, w1, mi  // mi = first
  40a60c:	mov	w1, #0x1                   	// #1
  40a610:	lsl	w0, w1, w0
  40a614:	sxtb	w1, w0
  40a618:	sxtw	x0, w3
  40a61c:	ldr	x3, [sp, #32]
  40a620:	add	x0, x3, x0
  40a624:	orr	w1, w2, w1
  40a628:	sxtb	w1, w1
  40a62c:	strb	w1, [x0]
  40a630:	str	xzr, [sp, #72]
  40a634:	ldr	x0, [sp, #56]
  40a638:	cmp	x0, #0x0
  40a63c:	b.eq	40a658 <ferror@plt+0x8158>  // b.none
  40a640:	ldr	x0, [sp, #56]
  40a644:	ldrsb	w0, [x0]
  40a648:	cmp	w0, #0x0
  40a64c:	b.eq	40a684 <ferror@plt+0x8184>  // b.none
  40a650:	b	40a658 <ferror@plt+0x8158>
  40a654:	nop
  40a658:	ldr	x0, [sp, #64]
  40a65c:	add	x0, x0, #0x1
  40a660:	str	x0, [sp, #64]
  40a664:	ldr	x0, [sp, #64]
  40a668:	cmp	x0, #0x0
  40a66c:	b.eq	40a688 <ferror@plt+0x8188>  // b.none
  40a670:	ldr	x0, [sp, #64]
  40a674:	ldrsb	w0, [x0]
  40a678:	cmp	w0, #0x0
  40a67c:	b.ne	40a51c <ferror@plt+0x801c>  // b.any
  40a680:	b	40a688 <ferror@plt+0x8188>
  40a684:	nop
  40a688:	mov	w0, #0x0                   	// #0
  40a68c:	ldp	x29, x30, [sp], #80
  40a690:	ret
  40a694:	stp	x29, x30, [sp, #-80]!
  40a698:	mov	x29, sp
  40a69c:	str	x0, [sp, #40]
  40a6a0:	str	x1, [sp, #32]
  40a6a4:	str	x2, [sp, #24]
  40a6a8:	str	xzr, [sp, #72]
  40a6ac:	ldr	x0, [sp, #40]
  40a6b0:	cmp	x0, #0x0
  40a6b4:	b.eq	40a6d0 <ferror@plt+0x81d0>  // b.none
  40a6b8:	ldr	x0, [sp, #24]
  40a6bc:	cmp	x0, #0x0
  40a6c0:	b.eq	40a6d0 <ferror@plt+0x81d0>  // b.none
  40a6c4:	ldr	x0, [sp, #32]
  40a6c8:	cmp	x0, #0x0
  40a6cc:	b.ne	40a6d8 <ferror@plt+0x81d8>  // b.any
  40a6d0:	mov	w0, #0xffffffea            	// #-22
  40a6d4:	b	40a80c <ferror@plt+0x830c>
  40a6d8:	ldr	x0, [sp, #40]
  40a6dc:	str	x0, [sp, #64]
  40a6e0:	b	40a7e4 <ferror@plt+0x82e4>
  40a6e4:	str	xzr, [sp, #56]
  40a6e8:	ldr	x0, [sp, #72]
  40a6ec:	cmp	x0, #0x0
  40a6f0:	b.ne	40a6fc <ferror@plt+0x81fc>  // b.any
  40a6f4:	ldr	x0, [sp, #64]
  40a6f8:	str	x0, [sp, #72]
  40a6fc:	ldr	x0, [sp, #64]
  40a700:	ldrsb	w0, [x0]
  40a704:	cmp	w0, #0x2c
  40a708:	b.ne	40a714 <ferror@plt+0x8214>  // b.any
  40a70c:	ldr	x0, [sp, #64]
  40a710:	str	x0, [sp, #56]
  40a714:	ldr	x0, [sp, #64]
  40a718:	add	x0, x0, #0x1
  40a71c:	ldrsb	w0, [x0]
  40a720:	cmp	w0, #0x0
  40a724:	b.ne	40a734 <ferror@plt+0x8234>  // b.any
  40a728:	ldr	x0, [sp, #64]
  40a72c:	add	x0, x0, #0x1
  40a730:	str	x0, [sp, #56]
  40a734:	ldr	x0, [sp, #72]
  40a738:	cmp	x0, #0x0
  40a73c:	b.eq	40a7d4 <ferror@plt+0x82d4>  // b.none
  40a740:	ldr	x0, [sp, #56]
  40a744:	cmp	x0, #0x0
  40a748:	b.eq	40a7d4 <ferror@plt+0x82d4>  // b.none
  40a74c:	ldr	x1, [sp, #56]
  40a750:	ldr	x0, [sp, #72]
  40a754:	cmp	x1, x0
  40a758:	b.hi	40a764 <ferror@plt+0x8264>  // b.pmore
  40a75c:	mov	w0, #0xffffffff            	// #-1
  40a760:	b	40a80c <ferror@plt+0x830c>
  40a764:	ldr	x1, [sp, #56]
  40a768:	ldr	x0, [sp, #72]
  40a76c:	sub	x0, x1, x0
  40a770:	ldr	x2, [sp, #24]
  40a774:	mov	x1, x0
  40a778:	ldr	x0, [sp, #72]
  40a77c:	blr	x2
  40a780:	str	x0, [sp, #48]
  40a784:	ldr	x0, [sp, #48]
  40a788:	cmp	x0, #0x0
  40a78c:	b.ge	40a798 <ferror@plt+0x8298>  // b.tcont
  40a790:	ldr	x0, [sp, #48]
  40a794:	b	40a80c <ferror@plt+0x830c>
  40a798:	ldr	x0, [sp, #32]
  40a79c:	ldr	x1, [x0]
  40a7a0:	ldr	x0, [sp, #48]
  40a7a4:	orr	x1, x1, x0
  40a7a8:	ldr	x0, [sp, #32]
  40a7ac:	str	x1, [x0]
  40a7b0:	str	xzr, [sp, #72]
  40a7b4:	ldr	x0, [sp, #56]
  40a7b8:	cmp	x0, #0x0
  40a7bc:	b.eq	40a7d8 <ferror@plt+0x82d8>  // b.none
  40a7c0:	ldr	x0, [sp, #56]
  40a7c4:	ldrsb	w0, [x0]
  40a7c8:	cmp	w0, #0x0
  40a7cc:	b.eq	40a804 <ferror@plt+0x8304>  // b.none
  40a7d0:	b	40a7d8 <ferror@plt+0x82d8>
  40a7d4:	nop
  40a7d8:	ldr	x0, [sp, #64]
  40a7dc:	add	x0, x0, #0x1
  40a7e0:	str	x0, [sp, #64]
  40a7e4:	ldr	x0, [sp, #64]
  40a7e8:	cmp	x0, #0x0
  40a7ec:	b.eq	40a808 <ferror@plt+0x8308>  // b.none
  40a7f0:	ldr	x0, [sp, #64]
  40a7f4:	ldrsb	w0, [x0]
  40a7f8:	cmp	w0, #0x0
  40a7fc:	b.ne	40a6e4 <ferror@plt+0x81e4>  // b.any
  40a800:	b	40a808 <ferror@plt+0x8308>
  40a804:	nop
  40a808:	mov	w0, #0x0                   	// #0
  40a80c:	ldp	x29, x30, [sp], #80
  40a810:	ret
  40a814:	stp	x29, x30, [sp, #-64]!
  40a818:	mov	x29, sp
  40a81c:	str	x0, [sp, #40]
  40a820:	str	x1, [sp, #32]
  40a824:	str	x2, [sp, #24]
  40a828:	str	w3, [sp, #20]
  40a82c:	str	xzr, [sp, #56]
  40a830:	ldr	x0, [sp, #40]
  40a834:	cmp	x0, #0x0
  40a838:	b.ne	40a844 <ferror@plt+0x8344>  // b.any
  40a83c:	mov	w0, #0x0                   	// #0
  40a840:	b	40aa20 <ferror@plt+0x8520>
  40a844:	ldr	x0, [sp, #32]
  40a848:	ldr	w1, [sp, #20]
  40a84c:	str	w1, [x0]
  40a850:	ldr	x0, [sp, #32]
  40a854:	ldr	w1, [x0]
  40a858:	ldr	x0, [sp, #24]
  40a85c:	str	w1, [x0]
  40a860:	bl	402460 <__errno_location@plt>
  40a864:	str	wzr, [x0]
  40a868:	ldr	x0, [sp, #40]
  40a86c:	ldrsb	w0, [x0]
  40a870:	cmp	w0, #0x3a
  40a874:	b.ne	40a8e8 <ferror@plt+0x83e8>  // b.any
  40a878:	ldr	x0, [sp, #40]
  40a87c:	add	x0, x0, #0x1
  40a880:	str	x0, [sp, #40]
  40a884:	add	x0, sp, #0x38
  40a888:	mov	w2, #0xa                   	// #10
  40a88c:	mov	x1, x0
  40a890:	ldr	x0, [sp, #40]
  40a894:	bl	4022d0 <strtol@plt>
  40a898:	mov	w1, w0
  40a89c:	ldr	x0, [sp, #24]
  40a8a0:	str	w1, [x0]
  40a8a4:	bl	402460 <__errno_location@plt>
  40a8a8:	ldr	w0, [x0]
  40a8ac:	cmp	w0, #0x0
  40a8b0:	b.ne	40a8e0 <ferror@plt+0x83e0>  // b.any
  40a8b4:	ldr	x0, [sp, #56]
  40a8b8:	cmp	x0, #0x0
  40a8bc:	b.eq	40a8e0 <ferror@plt+0x83e0>  // b.none
  40a8c0:	ldr	x0, [sp, #56]
  40a8c4:	ldrsb	w0, [x0]
  40a8c8:	cmp	w0, #0x0
  40a8cc:	b.ne	40a8e0 <ferror@plt+0x83e0>  // b.any
  40a8d0:	ldr	x0, [sp, #56]
  40a8d4:	ldr	x1, [sp, #40]
  40a8d8:	cmp	x1, x0
  40a8dc:	b.ne	40aa1c <ferror@plt+0x851c>  // b.any
  40a8e0:	mov	w0, #0xffffffff            	// #-1
  40a8e4:	b	40aa20 <ferror@plt+0x8520>
  40a8e8:	add	x0, sp, #0x38
  40a8ec:	mov	w2, #0xa                   	// #10
  40a8f0:	mov	x1, x0
  40a8f4:	ldr	x0, [sp, #40]
  40a8f8:	bl	4022d0 <strtol@plt>
  40a8fc:	mov	w1, w0
  40a900:	ldr	x0, [sp, #32]
  40a904:	str	w1, [x0]
  40a908:	ldr	x0, [sp, #32]
  40a90c:	ldr	w1, [x0]
  40a910:	ldr	x0, [sp, #24]
  40a914:	str	w1, [x0]
  40a918:	bl	402460 <__errno_location@plt>
  40a91c:	ldr	w0, [x0]
  40a920:	cmp	w0, #0x0
  40a924:	b.ne	40a944 <ferror@plt+0x8444>  // b.any
  40a928:	ldr	x0, [sp, #56]
  40a92c:	cmp	x0, #0x0
  40a930:	b.eq	40a944 <ferror@plt+0x8444>  // b.none
  40a934:	ldr	x0, [sp, #56]
  40a938:	ldr	x1, [sp, #40]
  40a93c:	cmp	x1, x0
  40a940:	b.ne	40a94c <ferror@plt+0x844c>  // b.any
  40a944:	mov	w0, #0xffffffff            	// #-1
  40a948:	b	40aa20 <ferror@plt+0x8520>
  40a94c:	ldr	x0, [sp, #56]
  40a950:	ldrsb	w0, [x0]
  40a954:	cmp	w0, #0x3a
  40a958:	b.ne	40a980 <ferror@plt+0x8480>  // b.any
  40a95c:	ldr	x0, [sp, #56]
  40a960:	add	x0, x0, #0x1
  40a964:	ldrsb	w0, [x0]
  40a968:	cmp	w0, #0x0
  40a96c:	b.ne	40a980 <ferror@plt+0x8480>  // b.any
  40a970:	ldr	x0, [sp, #24]
  40a974:	ldr	w1, [sp, #20]
  40a978:	str	w1, [x0]
  40a97c:	b	40aa1c <ferror@plt+0x851c>
  40a980:	ldr	x0, [sp, #56]
  40a984:	ldrsb	w0, [x0]
  40a988:	cmp	w0, #0x2d
  40a98c:	b.eq	40a9a0 <ferror@plt+0x84a0>  // b.none
  40a990:	ldr	x0, [sp, #56]
  40a994:	ldrsb	w0, [x0]
  40a998:	cmp	w0, #0x3a
  40a99c:	b.ne	40aa1c <ferror@plt+0x851c>  // b.any
  40a9a0:	ldr	x0, [sp, #56]
  40a9a4:	add	x0, x0, #0x1
  40a9a8:	str	x0, [sp, #40]
  40a9ac:	str	xzr, [sp, #56]
  40a9b0:	bl	402460 <__errno_location@plt>
  40a9b4:	str	wzr, [x0]
  40a9b8:	add	x0, sp, #0x38
  40a9bc:	mov	w2, #0xa                   	// #10
  40a9c0:	mov	x1, x0
  40a9c4:	ldr	x0, [sp, #40]
  40a9c8:	bl	4022d0 <strtol@plt>
  40a9cc:	mov	w1, w0
  40a9d0:	ldr	x0, [sp, #24]
  40a9d4:	str	w1, [x0]
  40a9d8:	bl	402460 <__errno_location@plt>
  40a9dc:	ldr	w0, [x0]
  40a9e0:	cmp	w0, #0x0
  40a9e4:	b.ne	40aa14 <ferror@plt+0x8514>  // b.any
  40a9e8:	ldr	x0, [sp, #56]
  40a9ec:	cmp	x0, #0x0
  40a9f0:	b.eq	40aa14 <ferror@plt+0x8514>  // b.none
  40a9f4:	ldr	x0, [sp, #56]
  40a9f8:	ldrsb	w0, [x0]
  40a9fc:	cmp	w0, #0x0
  40aa00:	b.ne	40aa14 <ferror@plt+0x8514>  // b.any
  40aa04:	ldr	x0, [sp, #56]
  40aa08:	ldr	x1, [sp, #40]
  40aa0c:	cmp	x1, x0
  40aa10:	b.ne	40aa1c <ferror@plt+0x851c>  // b.any
  40aa14:	mov	w0, #0xffffffff            	// #-1
  40aa18:	b	40aa20 <ferror@plt+0x8520>
  40aa1c:	mov	w0, #0x0                   	// #0
  40aa20:	ldp	x29, x30, [sp], #64
  40aa24:	ret
  40aa28:	sub	sp, sp, #0x20
  40aa2c:	str	x0, [sp, #8]
  40aa30:	str	x1, [sp]
  40aa34:	ldr	x0, [sp, #8]
  40aa38:	str	x0, [sp, #24]
  40aa3c:	ldr	x0, [sp]
  40aa40:	str	xzr, [x0]
  40aa44:	b	40aa54 <ferror@plt+0x8554>
  40aa48:	ldr	x0, [sp, #24]
  40aa4c:	add	x0, x0, #0x1
  40aa50:	str	x0, [sp, #24]
  40aa54:	ldr	x0, [sp, #24]
  40aa58:	cmp	x0, #0x0
  40aa5c:	b.eq	40aa84 <ferror@plt+0x8584>  // b.none
  40aa60:	ldr	x0, [sp, #24]
  40aa64:	ldrsb	w0, [x0]
  40aa68:	cmp	w0, #0x2f
  40aa6c:	b.ne	40aa84 <ferror@plt+0x8584>  // b.any
  40aa70:	ldr	x0, [sp, #24]
  40aa74:	add	x0, x0, #0x1
  40aa78:	ldrsb	w0, [x0]
  40aa7c:	cmp	w0, #0x2f
  40aa80:	b.eq	40aa48 <ferror@plt+0x8548>  // b.none
  40aa84:	ldr	x0, [sp, #24]
  40aa88:	cmp	x0, #0x0
  40aa8c:	b.eq	40aaa0 <ferror@plt+0x85a0>  // b.none
  40aa90:	ldr	x0, [sp, #24]
  40aa94:	ldrsb	w0, [x0]
  40aa98:	cmp	w0, #0x0
  40aa9c:	b.ne	40aaa8 <ferror@plt+0x85a8>  // b.any
  40aaa0:	mov	x0, #0x0                   	// #0
  40aaa4:	b	40ab08 <ferror@plt+0x8608>
  40aaa8:	ldr	x0, [sp]
  40aaac:	mov	x1, #0x1                   	// #1
  40aab0:	str	x1, [x0]
  40aab4:	ldr	x0, [sp, #24]
  40aab8:	add	x0, x0, #0x1
  40aabc:	str	x0, [sp, #16]
  40aac0:	b	40aae4 <ferror@plt+0x85e4>
  40aac4:	ldr	x0, [sp]
  40aac8:	ldr	x0, [x0]
  40aacc:	add	x1, x0, #0x1
  40aad0:	ldr	x0, [sp]
  40aad4:	str	x1, [x0]
  40aad8:	ldr	x0, [sp, #16]
  40aadc:	add	x0, x0, #0x1
  40aae0:	str	x0, [sp, #16]
  40aae4:	ldr	x0, [sp, #16]
  40aae8:	ldrsb	w0, [x0]
  40aaec:	cmp	w0, #0x0
  40aaf0:	b.eq	40ab04 <ferror@plt+0x8604>  // b.none
  40aaf4:	ldr	x0, [sp, #16]
  40aaf8:	ldrsb	w0, [x0]
  40aafc:	cmp	w0, #0x2f
  40ab00:	b.ne	40aac4 <ferror@plt+0x85c4>  // b.any
  40ab04:	ldr	x0, [sp, #24]
  40ab08:	add	sp, sp, #0x20
  40ab0c:	ret
  40ab10:	stp	x29, x30, [sp, #-64]!
  40ab14:	mov	x29, sp
  40ab18:	str	x0, [sp, #24]
  40ab1c:	str	x1, [sp, #16]
  40ab20:	b	40ac20 <ferror@plt+0x8720>
  40ab24:	add	x0, sp, #0x28
  40ab28:	mov	x1, x0
  40ab2c:	ldr	x0, [sp, #24]
  40ab30:	bl	40aa28 <ferror@plt+0x8528>
  40ab34:	str	x0, [sp, #56]
  40ab38:	add	x0, sp, #0x20
  40ab3c:	mov	x1, x0
  40ab40:	ldr	x0, [sp, #16]
  40ab44:	bl	40aa28 <ferror@plt+0x8528>
  40ab48:	str	x0, [sp, #48]
  40ab4c:	ldr	x1, [sp, #40]
  40ab50:	ldr	x0, [sp, #32]
  40ab54:	add	x0, x1, x0
  40ab58:	cmp	x0, #0x0
  40ab5c:	b.ne	40ab68 <ferror@plt+0x8668>  // b.any
  40ab60:	mov	w0, #0x1                   	// #1
  40ab64:	b	40ac3c <ferror@plt+0x873c>
  40ab68:	ldr	x1, [sp, #40]
  40ab6c:	ldr	x0, [sp, #32]
  40ab70:	add	x0, x1, x0
  40ab74:	cmp	x0, #0x1
  40ab78:	b.ne	40abbc <ferror@plt+0x86bc>  // b.any
  40ab7c:	ldr	x0, [sp, #56]
  40ab80:	cmp	x0, #0x0
  40ab84:	b.eq	40ab98 <ferror@plt+0x8698>  // b.none
  40ab88:	ldr	x0, [sp, #56]
  40ab8c:	ldrsb	w0, [x0]
  40ab90:	cmp	w0, #0x2f
  40ab94:	b.eq	40abb4 <ferror@plt+0x86b4>  // b.none
  40ab98:	ldr	x0, [sp, #48]
  40ab9c:	cmp	x0, #0x0
  40aba0:	b.eq	40abbc <ferror@plt+0x86bc>  // b.none
  40aba4:	ldr	x0, [sp, #48]
  40aba8:	ldrsb	w0, [x0]
  40abac:	cmp	w0, #0x2f
  40abb0:	b.ne	40abbc <ferror@plt+0x86bc>  // b.any
  40abb4:	mov	w0, #0x1                   	// #1
  40abb8:	b	40ac3c <ferror@plt+0x873c>
  40abbc:	ldr	x0, [sp, #56]
  40abc0:	cmp	x0, #0x0
  40abc4:	b.eq	40ac38 <ferror@plt+0x8738>  // b.none
  40abc8:	ldr	x0, [sp, #48]
  40abcc:	cmp	x0, #0x0
  40abd0:	b.eq	40ac38 <ferror@plt+0x8738>  // b.none
  40abd4:	ldr	x1, [sp, #40]
  40abd8:	ldr	x0, [sp, #32]
  40abdc:	cmp	x1, x0
  40abe0:	b.ne	40ac38 <ferror@plt+0x8738>  // b.any
  40abe4:	ldr	x0, [sp, #40]
  40abe8:	mov	x2, x0
  40abec:	ldr	x1, [sp, #48]
  40abf0:	ldr	x0, [sp, #56]
  40abf4:	bl	402130 <strncmp@plt>
  40abf8:	cmp	w0, #0x0
  40abfc:	b.ne	40ac38 <ferror@plt+0x8738>  // b.any
  40ac00:	ldr	x0, [sp, #40]
  40ac04:	ldr	x1, [sp, #56]
  40ac08:	add	x0, x1, x0
  40ac0c:	str	x0, [sp, #24]
  40ac10:	ldr	x0, [sp, #32]
  40ac14:	ldr	x1, [sp, #48]
  40ac18:	add	x0, x1, x0
  40ac1c:	str	x0, [sp, #16]
  40ac20:	ldr	x0, [sp, #24]
  40ac24:	cmp	x0, #0x0
  40ac28:	b.eq	40ac38 <ferror@plt+0x8738>  // b.none
  40ac2c:	ldr	x0, [sp, #16]
  40ac30:	cmp	x0, #0x0
  40ac34:	b.ne	40ab24 <ferror@plt+0x8624>  // b.any
  40ac38:	mov	w0, #0x0                   	// #0
  40ac3c:	ldp	x29, x30, [sp], #64
  40ac40:	ret
  40ac44:	stp	x29, x30, [sp, #-64]!
  40ac48:	mov	x29, sp
  40ac4c:	str	x0, [sp, #40]
  40ac50:	str	x1, [sp, #32]
  40ac54:	str	x2, [sp, #24]
  40ac58:	ldr	x0, [sp, #40]
  40ac5c:	cmp	x0, #0x0
  40ac60:	b.ne	40ac80 <ferror@plt+0x8780>  // b.any
  40ac64:	ldr	x0, [sp, #32]
  40ac68:	cmp	x0, #0x0
  40ac6c:	b.ne	40ac80 <ferror@plt+0x8780>  // b.any
  40ac70:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40ac74:	add	x0, x0, #0x7a8
  40ac78:	bl	4021e0 <strdup@plt>
  40ac7c:	b	40ada4 <ferror@plt+0x88a4>
  40ac80:	ldr	x0, [sp, #40]
  40ac84:	cmp	x0, #0x0
  40ac88:	b.ne	40ac9c <ferror@plt+0x879c>  // b.any
  40ac8c:	ldr	x1, [sp, #24]
  40ac90:	ldr	x0, [sp, #32]
  40ac94:	bl	402340 <strndup@plt>
  40ac98:	b	40ada4 <ferror@plt+0x88a4>
  40ac9c:	ldr	x0, [sp, #32]
  40aca0:	cmp	x0, #0x0
  40aca4:	b.ne	40acb4 <ferror@plt+0x87b4>  // b.any
  40aca8:	ldr	x0, [sp, #40]
  40acac:	bl	4021e0 <strdup@plt>
  40acb0:	b	40ada4 <ferror@plt+0x88a4>
  40acb4:	ldr	x0, [sp, #40]
  40acb8:	cmp	x0, #0x0
  40acbc:	b.ne	40ace0 <ferror@plt+0x87e0>  // b.any
  40acc0:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40acc4:	add	x3, x0, #0x808
  40acc8:	mov	w2, #0x383                 	// #899
  40accc:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40acd0:	add	x1, x0, #0x7b0
  40acd4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40acd8:	add	x0, x0, #0x7c0
  40acdc:	bl	402450 <__assert_fail@plt>
  40ace0:	ldr	x0, [sp, #32]
  40ace4:	cmp	x0, #0x0
  40ace8:	b.ne	40ad0c <ferror@plt+0x880c>  // b.any
  40acec:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40acf0:	add	x3, x0, #0x808
  40acf4:	mov	w2, #0x384                 	// #900
  40acf8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40acfc:	add	x1, x0, #0x7b0
  40ad00:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40ad04:	add	x0, x0, #0x7c8
  40ad08:	bl	402450 <__assert_fail@plt>
  40ad0c:	ldr	x0, [sp, #40]
  40ad10:	bl	401f10 <strlen@plt>
  40ad14:	str	x0, [sp, #56]
  40ad18:	ldr	x0, [sp, #56]
  40ad1c:	mvn	x0, x0
  40ad20:	ldr	x1, [sp, #24]
  40ad24:	cmp	x1, x0
  40ad28:	b.ls	40ad34 <ferror@plt+0x8834>  // b.plast
  40ad2c:	mov	x0, #0x0                   	// #0
  40ad30:	b	40ada4 <ferror@plt+0x88a4>
  40ad34:	ldr	x1, [sp, #56]
  40ad38:	ldr	x0, [sp, #24]
  40ad3c:	add	x0, x1, x0
  40ad40:	add	x0, x0, #0x1
  40ad44:	bl	4020f0 <malloc@plt>
  40ad48:	str	x0, [sp, #48]
  40ad4c:	ldr	x0, [sp, #48]
  40ad50:	cmp	x0, #0x0
  40ad54:	b.ne	40ad60 <ferror@plt+0x8860>  // b.any
  40ad58:	mov	x0, #0x0                   	// #0
  40ad5c:	b	40ada4 <ferror@plt+0x88a4>
  40ad60:	ldr	x2, [sp, #56]
  40ad64:	ldr	x1, [sp, #40]
  40ad68:	ldr	x0, [sp, #48]
  40ad6c:	bl	401ee0 <memcpy@plt>
  40ad70:	ldr	x1, [sp, #48]
  40ad74:	ldr	x0, [sp, #56]
  40ad78:	add	x0, x1, x0
  40ad7c:	ldr	x2, [sp, #24]
  40ad80:	ldr	x1, [sp, #32]
  40ad84:	bl	401ee0 <memcpy@plt>
  40ad88:	ldr	x1, [sp, #56]
  40ad8c:	ldr	x0, [sp, #24]
  40ad90:	add	x0, x1, x0
  40ad94:	ldr	x1, [sp, #48]
  40ad98:	add	x0, x1, x0
  40ad9c:	strb	wzr, [x0]
  40ada0:	ldr	x0, [sp, #48]
  40ada4:	ldp	x29, x30, [sp], #64
  40ada8:	ret
  40adac:	stp	x29, x30, [sp, #-32]!
  40adb0:	mov	x29, sp
  40adb4:	str	x0, [sp, #24]
  40adb8:	str	x1, [sp, #16]
  40adbc:	ldr	x0, [sp, #16]
  40adc0:	cmp	x0, #0x0
  40adc4:	b.eq	40add4 <ferror@plt+0x88d4>  // b.none
  40adc8:	ldr	x0, [sp, #16]
  40adcc:	bl	401f10 <strlen@plt>
  40add0:	b	40add8 <ferror@plt+0x88d8>
  40add4:	mov	x0, #0x0                   	// #0
  40add8:	mov	x2, x0
  40addc:	ldr	x1, [sp, #16]
  40ade0:	ldr	x0, [sp, #24]
  40ade4:	bl	40ac44 <ferror@plt+0x8744>
  40ade8:	ldp	x29, x30, [sp], #32
  40adec:	ret
  40adf0:	stp	x29, x30, [sp, #-304]!
  40adf4:	mov	x29, sp
  40adf8:	str	x0, [sp, #56]
  40adfc:	str	x1, [sp, #48]
  40ae00:	str	x2, [sp, #256]
  40ae04:	str	x3, [sp, #264]
  40ae08:	str	x4, [sp, #272]
  40ae0c:	str	x5, [sp, #280]
  40ae10:	str	x6, [sp, #288]
  40ae14:	str	x7, [sp, #296]
  40ae18:	str	q0, [sp, #128]
  40ae1c:	str	q1, [sp, #144]
  40ae20:	str	q2, [sp, #160]
  40ae24:	str	q3, [sp, #176]
  40ae28:	str	q4, [sp, #192]
  40ae2c:	str	q5, [sp, #208]
  40ae30:	str	q6, [sp, #224]
  40ae34:	str	q7, [sp, #240]
  40ae38:	add	x0, sp, #0x130
  40ae3c:	str	x0, [sp, #80]
  40ae40:	add	x0, sp, #0x130
  40ae44:	str	x0, [sp, #88]
  40ae48:	add	x0, sp, #0x100
  40ae4c:	str	x0, [sp, #96]
  40ae50:	mov	w0, #0xffffffd0            	// #-48
  40ae54:	str	w0, [sp, #104]
  40ae58:	mov	w0, #0xffffff80            	// #-128
  40ae5c:	str	w0, [sp, #108]
  40ae60:	add	x2, sp, #0x10
  40ae64:	add	x3, sp, #0x50
  40ae68:	ldp	x0, x1, [x3]
  40ae6c:	stp	x0, x1, [x2]
  40ae70:	ldp	x0, x1, [x3, #16]
  40ae74:	stp	x0, x1, [x2, #16]
  40ae78:	add	x1, sp, #0x10
  40ae7c:	add	x0, sp, #0x48
  40ae80:	mov	x2, x1
  40ae84:	ldr	x1, [sp, #48]
  40ae88:	bl	402330 <vasprintf@plt>
  40ae8c:	str	w0, [sp, #124]
  40ae90:	ldr	w0, [sp, #124]
  40ae94:	cmp	w0, #0x0
  40ae98:	b.ge	40aea4 <ferror@plt+0x89a4>  // b.tcont
  40ae9c:	mov	x0, #0x0                   	// #0
  40aea0:	b	40aecc <ferror@plt+0x89cc>
  40aea4:	ldr	x0, [sp, #72]
  40aea8:	ldrsw	x1, [sp, #124]
  40aeac:	mov	x2, x1
  40aeb0:	mov	x1, x0
  40aeb4:	ldr	x0, [sp, #56]
  40aeb8:	bl	40ac44 <ferror@plt+0x8744>
  40aebc:	str	x0, [sp, #112]
  40aec0:	ldr	x0, [sp, #72]
  40aec4:	bl	4022f0 <free@plt>
  40aec8:	ldr	x0, [sp, #112]
  40aecc:	ldp	x29, x30, [sp], #304
  40aed0:	ret
  40aed4:	stp	x29, x30, [sp, #-48]!
  40aed8:	mov	x29, sp
  40aedc:	str	x0, [sp, #24]
  40aee0:	str	x1, [sp, #16]
  40aee4:	str	wzr, [sp, #44]
  40aee8:	str	wzr, [sp, #40]
  40aeec:	b	40af58 <ferror@plt+0x8a58>
  40aef0:	ldr	w0, [sp, #44]
  40aef4:	cmp	w0, #0x0
  40aef8:	b.eq	40af04 <ferror@plt+0x8a04>  // b.none
  40aefc:	str	wzr, [sp, #44]
  40af00:	b	40af4c <ferror@plt+0x8a4c>
  40af04:	ldrsw	x0, [sp, #40]
  40af08:	ldr	x1, [sp, #24]
  40af0c:	add	x0, x1, x0
  40af10:	ldrsb	w0, [x0]
  40af14:	cmp	w0, #0x5c
  40af18:	b.ne	40af28 <ferror@plt+0x8a28>  // b.any
  40af1c:	mov	w0, #0x1                   	// #1
  40af20:	str	w0, [sp, #44]
  40af24:	b	40af4c <ferror@plt+0x8a4c>
  40af28:	ldrsw	x0, [sp, #40]
  40af2c:	ldr	x1, [sp, #24]
  40af30:	add	x0, x1, x0
  40af34:	ldrsb	w0, [x0]
  40af38:	mov	w1, w0
  40af3c:	ldr	x0, [sp, #16]
  40af40:	bl	402360 <strchr@plt>
  40af44:	cmp	x0, #0x0
  40af48:	b.ne	40af74 <ferror@plt+0x8a74>  // b.any
  40af4c:	ldr	w0, [sp, #40]
  40af50:	add	w0, w0, #0x1
  40af54:	str	w0, [sp, #40]
  40af58:	ldrsw	x0, [sp, #40]
  40af5c:	ldr	x1, [sp, #24]
  40af60:	add	x0, x1, x0
  40af64:	ldrsb	w0, [x0]
  40af68:	cmp	w0, #0x0
  40af6c:	b.ne	40aef0 <ferror@plt+0x89f0>  // b.any
  40af70:	b	40af78 <ferror@plt+0x8a78>
  40af74:	nop
  40af78:	ldr	w1, [sp, #40]
  40af7c:	ldr	w0, [sp, #44]
  40af80:	sub	w0, w1, w0
  40af84:	sxtw	x0, w0
  40af88:	ldp	x29, x30, [sp], #48
  40af8c:	ret
  40af90:	stp	x29, x30, [sp, #-64]!
  40af94:	mov	x29, sp
  40af98:	str	x0, [sp, #40]
  40af9c:	str	x1, [sp, #32]
  40afa0:	str	x2, [sp, #24]
  40afa4:	str	w3, [sp, #20]
  40afa8:	ldr	x0, [sp, #40]
  40afac:	ldr	x0, [x0]
  40afb0:	str	x0, [sp, #56]
  40afb4:	ldr	x0, [sp, #56]
  40afb8:	ldrsb	w0, [x0]
  40afbc:	cmp	w0, #0x0
  40afc0:	b.ne	40b000 <ferror@plt+0x8b00>  // b.any
  40afc4:	ldr	x0, [sp, #40]
  40afc8:	ldr	x0, [x0]
  40afcc:	ldrsb	w0, [x0]
  40afd0:	cmp	w0, #0x0
  40afd4:	b.eq	40aff8 <ferror@plt+0x8af8>  // b.none
  40afd8:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40afdc:	add	x3, x0, #0x818
  40afe0:	mov	w2, #0x3c6                 	// #966
  40afe4:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40afe8:	add	x1, x0, #0x7b0
  40afec:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40aff0:	add	x0, x0, #0x7d0
  40aff4:	bl	402450 <__assert_fail@plt>
  40aff8:	mov	x0, #0x0                   	// #0
  40affc:	b	40b230 <ferror@plt+0x8d30>
  40b000:	ldr	x1, [sp, #24]
  40b004:	ldr	x0, [sp, #56]
  40b008:	bl	402350 <strspn@plt>
  40b00c:	mov	x1, x0
  40b010:	ldr	x0, [sp, #56]
  40b014:	add	x0, x0, x1
  40b018:	str	x0, [sp, #56]
  40b01c:	ldr	x0, [sp, #56]
  40b020:	ldrsb	w0, [x0]
  40b024:	cmp	w0, #0x0
  40b028:	b.ne	40b040 <ferror@plt+0x8b40>  // b.any
  40b02c:	ldr	x0, [sp, #40]
  40b030:	ldr	x1, [sp, #56]
  40b034:	str	x1, [x0]
  40b038:	mov	x0, #0x0                   	// #0
  40b03c:	b	40b230 <ferror@plt+0x8d30>
  40b040:	ldr	w0, [sp, #20]
  40b044:	cmp	w0, #0x0
  40b048:	b.eq	40b164 <ferror@plt+0x8c64>  // b.none
  40b04c:	ldr	x0, [sp, #56]
  40b050:	ldrsb	w0, [x0]
  40b054:	mov	w1, w0
  40b058:	adrp	x0, 40c000 <ferror@plt+0x9b00>
  40b05c:	add	x0, x0, #0x7e0
  40b060:	bl	402360 <strchr@plt>
  40b064:	cmp	x0, #0x0
  40b068:	b.eq	40b164 <ferror@plt+0x8c64>  // b.none
  40b06c:	ldr	x0, [sp, #56]
  40b070:	ldrsb	w0, [x0]
  40b074:	strb	w0, [sp, #48]
  40b078:	strb	wzr, [sp, #49]
  40b07c:	ldr	x0, [sp, #56]
  40b080:	add	x0, x0, #0x1
  40b084:	add	x1, sp, #0x30
  40b088:	bl	40aed4 <ferror@plt+0x89d4>
  40b08c:	mov	x1, x0
  40b090:	ldr	x0, [sp, #32]
  40b094:	str	x1, [x0]
  40b098:	ldr	x0, [sp, #32]
  40b09c:	ldr	x0, [x0]
  40b0a0:	add	x0, x0, #0x1
  40b0a4:	ldr	x1, [sp, #56]
  40b0a8:	add	x0, x1, x0
  40b0ac:	ldrsb	w0, [x0]
  40b0b0:	cmp	w0, #0x0
  40b0b4:	b.eq	40b128 <ferror@plt+0x8c28>  // b.none
  40b0b8:	ldr	x0, [sp, #32]
  40b0bc:	ldr	x0, [x0]
  40b0c0:	add	x0, x0, #0x1
  40b0c4:	ldr	x1, [sp, #56]
  40b0c8:	add	x0, x1, x0
  40b0cc:	ldrsb	w1, [x0]
  40b0d0:	ldrsb	w0, [sp, #48]
  40b0d4:	cmp	w1, w0
  40b0d8:	b.ne	40b128 <ferror@plt+0x8c28>  // b.any
  40b0dc:	ldr	x0, [sp, #32]
  40b0e0:	ldr	x0, [x0]
  40b0e4:	add	x0, x0, #0x2
  40b0e8:	ldr	x1, [sp, #56]
  40b0ec:	add	x0, x1, x0
  40b0f0:	ldrsb	w0, [x0]
  40b0f4:	cmp	w0, #0x0
  40b0f8:	b.eq	40b13c <ferror@plt+0x8c3c>  // b.none
  40b0fc:	ldr	x0, [sp, #32]
  40b100:	ldr	x0, [x0]
  40b104:	add	x0, x0, #0x2
  40b108:	ldr	x1, [sp, #56]
  40b10c:	add	x0, x1, x0
  40b110:	ldrsb	w0, [x0]
  40b114:	mov	w1, w0
  40b118:	ldr	x0, [sp, #24]
  40b11c:	bl	402360 <strchr@plt>
  40b120:	cmp	x0, #0x0
  40b124:	b.ne	40b13c <ferror@plt+0x8c3c>  // b.any
  40b128:	ldr	x0, [sp, #40]
  40b12c:	ldr	x1, [sp, #56]
  40b130:	str	x1, [x0]
  40b134:	mov	x0, #0x0                   	// #0
  40b138:	b	40b230 <ferror@plt+0x8d30>
  40b13c:	ldr	x0, [sp, #56]
  40b140:	add	x1, x0, #0x1
  40b144:	str	x1, [sp, #56]
  40b148:	ldr	x1, [sp, #32]
  40b14c:	ldr	x1, [x1]
  40b150:	add	x1, x1, #0x2
  40b154:	add	x1, x0, x1
  40b158:	ldr	x0, [sp, #40]
  40b15c:	str	x1, [x0]
  40b160:	b	40b22c <ferror@plt+0x8d2c>
  40b164:	ldr	w0, [sp, #20]
  40b168:	cmp	w0, #0x0
  40b16c:	b.eq	40b1fc <ferror@plt+0x8cfc>  // b.none
  40b170:	ldr	x1, [sp, #24]
  40b174:	ldr	x0, [sp, #56]
  40b178:	bl	40aed4 <ferror@plt+0x89d4>
  40b17c:	mov	x1, x0
  40b180:	ldr	x0, [sp, #32]
  40b184:	str	x1, [x0]
  40b188:	ldr	x0, [sp, #32]
  40b18c:	ldr	x0, [x0]
  40b190:	ldr	x1, [sp, #56]
  40b194:	add	x0, x1, x0
  40b198:	ldrsb	w0, [x0]
  40b19c:	cmp	w0, #0x0
  40b1a0:	b.eq	40b1e0 <ferror@plt+0x8ce0>  // b.none
  40b1a4:	ldr	x0, [sp, #32]
  40b1a8:	ldr	x0, [x0]
  40b1ac:	ldr	x1, [sp, #56]
  40b1b0:	add	x0, x1, x0
  40b1b4:	ldrsb	w0, [x0]
  40b1b8:	mov	w1, w0
  40b1bc:	ldr	x0, [sp, #24]
  40b1c0:	bl	402360 <strchr@plt>
  40b1c4:	cmp	x0, #0x0
  40b1c8:	b.ne	40b1e0 <ferror@plt+0x8ce0>  // b.any
  40b1cc:	ldr	x0, [sp, #40]
  40b1d0:	ldr	x1, [sp, #56]
  40b1d4:	str	x1, [x0]
  40b1d8:	mov	x0, #0x0                   	// #0
  40b1dc:	b	40b230 <ferror@plt+0x8d30>
  40b1e0:	ldr	x0, [sp, #32]
  40b1e4:	ldr	x0, [x0]
  40b1e8:	ldr	x1, [sp, #56]
  40b1ec:	add	x1, x1, x0
  40b1f0:	ldr	x0, [sp, #40]
  40b1f4:	str	x1, [x0]
  40b1f8:	b	40b22c <ferror@plt+0x8d2c>
  40b1fc:	ldr	x1, [sp, #24]
  40b200:	ldr	x0, [sp, #56]
  40b204:	bl	402420 <strcspn@plt>
  40b208:	mov	x1, x0
  40b20c:	ldr	x0, [sp, #32]
  40b210:	str	x1, [x0]
  40b214:	ldr	x0, [sp, #32]
  40b218:	ldr	x0, [x0]
  40b21c:	ldr	x1, [sp, #56]
  40b220:	add	x1, x1, x0
  40b224:	ldr	x0, [sp, #40]
  40b228:	str	x1, [x0]
  40b22c:	ldr	x0, [sp, #56]
  40b230:	ldp	x29, x30, [sp], #64
  40b234:	ret
  40b238:	stp	x29, x30, [sp, #-48]!
  40b23c:	mov	x29, sp
  40b240:	str	x0, [sp, #24]
  40b244:	ldr	x0, [sp, #24]
  40b248:	bl	402160 <fgetc@plt>
  40b24c:	str	w0, [sp, #44]
  40b250:	ldr	w0, [sp, #44]
  40b254:	cmn	w0, #0x1
  40b258:	b.ne	40b264 <ferror@plt+0x8d64>  // b.any
  40b25c:	mov	w0, #0x1                   	// #1
  40b260:	b	40b274 <ferror@plt+0x8d74>
  40b264:	ldr	w0, [sp, #44]
  40b268:	cmp	w0, #0xa
  40b26c:	b.ne	40b244 <ferror@plt+0x8d44>  // b.any
  40b270:	mov	w0, #0x0                   	// #0
  40b274:	ldp	x29, x30, [sp], #48
  40b278:	ret
  40b27c:	nop
  40b280:	stp	x29, x30, [sp, #-64]!
  40b284:	mov	x29, sp
  40b288:	stp	x19, x20, [sp, #16]
  40b28c:	adrp	x20, 41d000 <ferror@plt+0x1ab00>
  40b290:	add	x20, x20, #0xdd0
  40b294:	stp	x21, x22, [sp, #32]
  40b298:	adrp	x21, 41d000 <ferror@plt+0x1ab00>
  40b29c:	add	x21, x21, #0xdc8
  40b2a0:	sub	x20, x20, x21
  40b2a4:	mov	w22, w0
  40b2a8:	stp	x23, x24, [sp, #48]
  40b2ac:	mov	x23, x1
  40b2b0:	mov	x24, x2
  40b2b4:	bl	401ea0 <memcpy@plt-0x40>
  40b2b8:	cmp	xzr, x20, asr #3
  40b2bc:	b.eq	40b2e8 <ferror@plt+0x8de8>  // b.none
  40b2c0:	asr	x20, x20, #3
  40b2c4:	mov	x19, #0x0                   	// #0
  40b2c8:	ldr	x3, [x21, x19, lsl #3]
  40b2cc:	mov	x2, x24
  40b2d0:	add	x19, x19, #0x1
  40b2d4:	mov	x1, x23
  40b2d8:	mov	w0, w22
  40b2dc:	blr	x3
  40b2e0:	cmp	x20, x19
  40b2e4:	b.ne	40b2c8 <ferror@plt+0x8dc8>  // b.any
  40b2e8:	ldp	x19, x20, [sp, #16]
  40b2ec:	ldp	x21, x22, [sp, #32]
  40b2f0:	ldp	x23, x24, [sp, #48]
  40b2f4:	ldp	x29, x30, [sp], #64
  40b2f8:	ret
  40b2fc:	nop
  40b300:	ret
  40b304:	nop
  40b308:	adrp	x2, 41e000 <ferror@plt+0x1bb00>
  40b30c:	mov	x1, #0x0                   	// #0
  40b310:	ldr	x2, [x2, #800]
  40b314:	b	401ff0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040b318 <.fini>:
  40b318:	stp	x29, x30, [sp, #-16]!
  40b31c:	mov	x29, sp
  40b320:	ldp	x29, x30, [sp], #16
  40b324:	ret
