library ieee;
use ieee.std_logic_1164.all;

entity and_1 is
	port (x,y: in bit;
			
		  z: out bit
		);
	end and_1;
architecture logica of and_1 is
begin
	  z <= y and x;
end logica;