# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab5.srcs/sources_1/new/bcd_32.v" \
"../../../../lab5.srcs/sources_1/new/clk_divider.v" \
"../../../../lab5.srcs/sources_1/new/ssd_gen.v" \
"../../../../lab5/lab5.srcs/sources_1/new/top.v" \
"../../../../lab5.srcs/sim_1/new/top_L5_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
