// Seed: 1342928117
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_5;
  assign id_4[1'b0] = 1;
  type_7(
      id_3, id_3, 1
  );
endmodule
