Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L cic_compiler_v4_0_16 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_pdm_mic_behav xil_defaultlib.testbench_pdm_mic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'm_axis_data_tdata' [C:/Users/jkali/ece385/final_project/mic_eq/mic_eq.srcs/sources_1/imports/eq_vs_code/mic/pdm_mic.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package cic_compiler_v4_0_16.cic_compiler_v4_0_16_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.math_real
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package cic_compiler_v4_0_16.toolbox_pkg
Compiling package cic_compiler_v4_0_16.cic_compiler_v4_0_16_pkg
Compiling package cic_compiler_v4_0_16.cic_compiler_v4_0_16_hdl_comps
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.pdm_clk_gen_default
Compiling module xil_defaultlib.read_file(FILENAME="text_input.t...
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=1,family=(p_dsp...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.emb_calc [\emb_calc(param=((p_dsp48e1,fals...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay_bit [\delay_bit(delay_len=0,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay_bit [\delay_bit(delay_len=2,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=3,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay_bit [\delay_bit(delay_len=7,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_16.int_comb_stage_folded [\int_comb_stage_folded(c_int_or_...]
Compiling architecture synth of entity cic_compiler_v4_0_16.int_comb_section [\int_comb_section(c_int_or_comb=...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay_bit [\delay_bit(delay_len=1,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay_bit [\delay_bit(delay_len=0,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=1,family=(p_dsp...]
Compiling architecture synth of entity cic_compiler_v4_0_16.int_comb_stage_folded [\int_comb_stage_folded(c_int_or_...]
Compiling architecture synth of entity cic_compiler_v4_0_16.int_comb_section [\int_comb_section(c_int_or_comb=...]
Compiling architecture synth of entity cic_compiler_v4_0_16.decimate [\decimate(c_num_stages=5,c_input...]
Compiling architecture synth of entity cic_compiler_v4_0_16.cic_compiler_v4_0_16_viv [\cic_compiler_v4_0_16_viv(c_comp...]
Compiling architecture xilinx of entity cic_compiler_v4_0_16.cic_compiler_v4_0_16 [\cic_compiler_v4_0_16(c_componen...]
Compiling architecture cic_compiler_0_arch of entity xil_defaultlib.cic_compiler_0 [cic_compiler_0_default]
Compiling module xil_defaultlib.pdm_mic
Compiling module xil_defaultlib.testbench_pdm_mic
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_pdm_mic_behav
