###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Thu Mar 23 00:08:06 2023
#  Design:            minimips
#  Command:           opt_design -post_cts -drv
###############################################################
Path 1: MET (3.562 ns) Latch Borrowed Time Check with Pin U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.767              0.000
      Net Latency:+          0.904 (P)          0.000 (I)
          Arrival:=          5.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.376
            Slack:=          3.562
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  R     (arrival)       6  0.003   0.014    0.214  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     R     OA21X0          3  0.032   0.317    0.531  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    R     NO2I1X1         2  0.392   0.160    0.691  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2678/Q                           -      B->Q     R     AO221X0         1  0.136   0.438    1.129  
  U1_pf_n_936                       -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q     R     OR2X1           1  0.490   0.447    1.576  
  U1_pf_RC_CG_HIER_INST1/n_0        -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D        R     DLLQX1          1  0.626   0.007    1.576  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   F     BUX16          18  0.085   0.110    4.578  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_csf_BUF_clock_G0_L2_18/Q  -      A->Q   F     BUX4            1  0.068   0.084    4.662  
  U1_pf_RC_CG_HIER_INST1/CTS_11                        -      -      -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_csf_BUF_clock_G0_L3_15/Q  -      A->Q   F     BUX1            1  0.036   0.126    4.789  
  U1_pf_RC_CG_HIER_INST1/CTS_10                        -      -      -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_10__L1_I0/Q               -      A->Q   R     INX2            1  0.091   0.052    4.840  
  U1_pf_RC_CG_HIER_INST1/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_10__L2_I0/Q               -      A->Q   F     INX2            2  0.058   0.036    4.876  
  U1_pf_RC_CG_HIER_INST1/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_cdb_BUF_clock_G0_L4_25/Q  -      A->Q   F     BUX0            1  0.040   0.146    5.022  
  U1_pf_RC_CG_HIER_INST1/CTS_9                         -      -      -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_ccd_BUF_clock_G0_L5_16/Q  -      A->Q   F     BUX1            1  0.100   0.115    5.137  
  U1_pf_RC_CG_HIER_INST1/CTS_8                         -      -      -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/GN                    -      GN     F     DLLQX1          1  0.053   0.000    5.137  
#-------------------------------------------------------------------------------------------------------------------
Path 2: MET (3.878 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.767              0.000
      Net Latency:+          0.919 (P)          0.000 (I)
          Arrival:=          5.152              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.152
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.073
            Slack:=          3.878
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  R     (arrival)       6  0.003   0.014    0.214  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     R     OA21X0          3  0.032   0.317    0.531  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    R     NO2I1X1         2  0.392   0.160    0.691  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2681/Q                           -      A->Q     R     OR2X1           1  0.136   0.175    0.866  
  U2_ei_n_1260                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q     R     OR2X1           1  0.171   0.407    1.273  
  U2_ei_RC_CG_HIER_INST2/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D        R     DLLQX1          1  0.594   0.006    1.273  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   F     BUX16          18  0.085   0.110    4.577  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   F     BUX2            1  0.068   0.113    4.690  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   F     BUX1            1  0.070   0.122    4.812  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   R     INX2            1  0.072   0.051    4.863  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   F     INX3            2  0.062   0.039    4.902  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L4_24/Q  -      A->Q   F     BUX0            1  0.044   0.152    5.054  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccd_BUF_clock_G0_L5_14/Q  -      A->Q   F     BUX2            1  0.106   0.098    5.152  
  U2_ei_RC_CG_HIER_INST2/CTS_8                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/GN                    -      GN     F     DLLQX1          1  0.037   0.000    5.152  
#-------------------------------------------------------------------------------------------------------------------
Path 3: MET (4.202 ns) Latch Borrowed Time Check with Pin RC_CG_DECLONE_HIER_INST/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) RC_CG_DECLONE_HIER_INST/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.767              0.000
      Net Latency:+          0.914 (P)          0.000 (I)
          Arrival:=          5.147              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.147
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.745
            Slack:=          4.202
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  ram_ack                            -      ram_ack  R     (arrival)       6  0.003   0.014    0.214  
  ram_ack                            -      -        -     (net)           6      -       -        -  
  g2733/Q                            -      C->Q     R     OA21X0          3  0.032   0.317    0.531  
  n_144                              -      -        -     (net)           3      -       -        -  
  g2682/Q                            -      B->Q     R     OR2X1           1  0.392   0.164    0.695  
  U5_mem_n_2166                      -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g7/Q       -      A->Q     R     OR2X1           1  0.080   0.250    0.945  
  RC_CG_DECLONE_HIER_INST/n_0        -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/D  -      D        R     DLLQX1          1  0.321   0.002    0.945  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                 -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                        -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                          -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                        -      A->Q   F     INX8            3  0.061   0.060    4.460  
  clock__L2_N0                                          -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q                           -      A->Q   F     BUX1            2  0.084   0.137    4.598  
  CTS_47                                                -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q                          -      A->Q   F     BUX2            2  0.090   0.103    4.701  
  CTS_46                                                -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q                          -      A->Q   F     BUX1            2  0.049   0.125    4.825  
  CTS_45                                                -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/CTS_cdb_BUF_clock_G0_L4_29/Q  -      A->Q   F     BUX0            1  0.084   0.140    4.965  
  RC_CG_DECLONE_HIER_INST/CTS_6                         -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/CTS_ccd_BUF_clock_G0_L5_22/Q  -      A->Q   F     BUX0            1  0.075   0.182    5.147  
  RC_CG_DECLONE_HIER_INST/CTS_5                         -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/GN                    -      GN     F     DLLQX1          1  0.140   0.000    5.147  
#--------------------------------------------------------------------------------------------------------------------
Path 4: MET (4.305 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.767              0.000
      Net Latency:+          0.941 (P)          0.000 (I)
          Arrival:=          5.174              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.174
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.669
            Slack:=          4.305
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  R     (arrival)       6  0.003   0.014    0.214  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2680/Q                           -      A->Q     R     AO31X1          1  0.032   0.243    0.457  
  U2_ei_n_1262                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q     R     OR2X1           1  0.198   0.412    0.869  
  U2_ei_RC_CG_HIER_INST3/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D        R     DLLQX1          1  0.598   0.006    0.869  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   F     BUX16          18  0.085   0.108    4.576  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L2_16/Q  -      A->Q   F     BUX2            1  0.067   0.104    4.679  
  U2_ei_RC_CG_HIER_INST3/CTS_13                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_csf_BUF_clock_G0_L3_13/Q  -      A->Q   F     BUX2            2  0.057   0.100    4.779  
  U2_ei_RC_CG_HIER_INST3/CTS_12                        -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L4_23/Q  -      A->Q   F     BUX0            1  0.056   0.131    4.910  
  U2_ei_RC_CG_HIER_INST3/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L5_12/Q  -      A->Q   F     BUX0            1  0.073   0.148    5.058  
  U2_ei_RC_CG_HIER_INST3/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_ccd_BUF_clock_G0_L6_4/Q   -      A->Q   F     BUX1            1  0.090   0.115    5.174  
  U2_ei_RC_CG_HIER_INST3/CTS_9                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/GN                    -      GN     F     DLLQX1          1  0.056   0.000    5.174  
#-------------------------------------------------------------------------------------------------------------------
Path 5: MET (4.588 ns) Latch Borrowed Time Check with Pin U3_di_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.767              0.000
      Net Latency:+          1.008 (P)          0.000 (I)
          Arrival:=          5.241              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.241
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.452
            Slack:=          4.588
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.014    0.214  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2926/Q                           -      B->Q     R     ON21X1          1  0.032   0.106    0.320  
  stop_all                          -      -        -     (net)           1      -       -        -  
  U3_di_g7405/Q                     -      A->Q     F     NA2X1           1  0.246   0.073    0.392  
  U3_di_n_16983                     -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g7/Q       -      A->Q     F     OR2X1           1  0.245   0.260    0.652  
  U3_di_RC_CG_HIER_INST4/n_0        -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/D  -      D        F     DLLQX1          1  0.141   0.001    0.652  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   F     INX8            3  0.061   0.060    4.460  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX1            2  0.084   0.137    4.598  
  CTS_47                                               -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q                         -      A->Q   F     BUX2            2  0.090   0.103    4.701  
  CTS_46                                               -      -      -     (net)           2      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_cdb_BUF_clock_G0_L3_16/Q  -      A->Q   F     BUX0            1  0.049   0.129    4.830  
  U3_di_RC_CG_HIER_INST4/CTS_8                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_cdb_BUF_clock_G0_L4_28/Q  -      A->Q   F     BUX0            1  0.073   0.215    5.045  
  U3_di_RC_CG_HIER_INST4/CTS_7                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_ccd_BUF_clock_G0_L5_19/Q  -      A->Q   F     BUX0            1  0.192   0.196    5.241  
  U3_di_RC_CG_HIER_INST4/CTS_6                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/GN                    -      GN     F     DLLQX1          1  0.112   0.000    5.241  
#-------------------------------------------------------------------------------------------------------------------
Path 6: MET (9.261 ns) Setup Check with Pin U2_ei_EI_instr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.961 (P)          0.000 (I)
          Arrival:=         10.234              0.000
 
            Setup:-          0.135
    Required Time:=         10.099
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.638
            Slack:=          9.261
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[27]              -      ram_data[27]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[27]              -      -             -     (net)           2      -       -        -  
  g2664/Q                   -      A->Q          R     AND2X1          3  0.018   0.208    0.416  
  n_180                     -      -             -     (net)           3      -       -        -  
  g2437/Q                   -      D->Q          F     AN22X1          1  0.295   0.106    0.522  
  n_267                     -      -             -     (net)           1      -       -        -  
  g2269/Q                   -      A->Q          R     NO2X1           1  0.420   0.316    0.838  
  n_293                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[27]/D  -      D             R     DFRQX1          1  0.454   0.001    0.838  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.197   10.234  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[27]/C                             -      C      R     DFRQX1         33  0.230   0.039   10.234  
#-------------------------------------------------------------------------------------------------------------------
Path 7: MET (9.279 ns) Setup Check with Pin U2_ei_EI_instr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.961 (P)          0.000 (I)
          Arrival:=         10.234              0.000
 
            Setup:-          0.129
    Required Time:=         10.105
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.625
            Slack:=          9.279
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[26]              -      ram_data[26]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[26]              -      -             -     (net)           2      -       -        -  
  g2665/Q                   -      A->Q          R     AND2X1          3  0.017   0.218    0.426  
  n_208                     -      -             -     (net)           3      -       -        -  
  g2436/Q                   -      D->Q          F     AN22X1          1  0.311   0.202    0.628  
  n_268                     -      -             -     (net)           1      -       -        -  
  g2268/Q                   -      A->Q          R     NO2X1           1  0.596   0.197    0.825  
  n_292                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[26]/D  -      D             R     DFRQX1          1  0.230   0.000    0.825  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.197   10.234  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[26]/C                             -      C      R     DFRQX1         33  0.230   0.039   10.234  
#-------------------------------------------------------------------------------------------------------------------
Path 8: MET (9.280 ns) Setup Check with Pin U2_ei_EI_instr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.961 (P)          0.000 (I)
          Arrival:=         10.234              0.000
 
            Setup:-          0.134
    Required Time:=         10.100
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.620
            Slack:=          9.280
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[28]              -      ram_data[28]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[28]              -      -             -     (net)           2      -       -        -  
  g2663/Q                   -      A->Q          R     AND2X1          3  0.015   0.213    0.420  
  n_204                     -      -             -     (net)           3      -       -        -  
  g2438/Q                   -      D->Q          F     AN22X1          1  0.303   0.099    0.519  
  n_266                     -      -             -     (net)           1      -       -        -  
  g2270/Q                   -      A->Q          R     NO2X1           1  0.404   0.300    0.820  
  n_297                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[28]/D  -      D             R     DFRQX1          1  0.434   0.001    0.820  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.197   10.234  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[28]/C                             -      C      R     DFRQX1         33  0.230   0.039   10.234  
#-------------------------------------------------------------------------------------------------------------------
Path 9: MET (9.341 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.175              0.000
 
            Setup:-          0.128
    Required Time:=         10.047
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.506
            Slack:=          9.341
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[28]                   -      ram_data[28]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[28]                   -      -             -     (net)           2      -       -        -  
  g2663/Q                        -      A->Q          R     AND2X1          3  0.015   0.213    0.420  
  n_204                          -      -             -     (net)           3      -       -        -  
  g2506/Q                        -      A->Q          F     AN22X1          1  0.303   0.139    0.559  
  n_205                          -      -             -     (net)           1      -       -        -  
  g2339/Q                        -      A->Q          R     NO2X1           1  0.309   0.147    0.706  
  n_240                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/D  -      D             R     DFRQX1          1  0.259   0.000    0.706  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.112   10.175  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/C  -      C      R     DFRQX1         21  0.099   0.006   10.175  
#---------------------------------------------------------------------------------------------
Path 10: MET (9.357 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[23]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.175              0.000
 
            Setup:-          0.124
    Required Time:=         10.050
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.493
            Slack:=          9.357
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[23]                   -      ram_data[23]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[23]                   -      -             -     (net)           2      -       -        -  
  g2668/Q                        -      A->Q          R     AND2X1          3  0.013   0.215    0.421  
  n_214                          -      -             -     (net)           3      -       -        -  
  g2501/Q                        -      A->Q          F     AN22X1          1  0.307   0.147    0.568  
  n_215                          -      -             -     (net)           1      -       -        -  
  g2334/Q                        -      A->Q          R     NO2X1           1  0.319   0.125    0.693  
  n_243                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/D  -      D             R     DFRQX1          1  0.134   0.000    0.693  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.113   10.175  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/C  -      C      R     DFRQX1         21  0.099   0.006   10.175  
#---------------------------------------------------------------------------------------------
Path 11: MET (9.361 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.174              0.000
 
            Setup:-          0.127
    Required Time:=         10.047
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.487
            Slack:=          9.361
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[26]                   -      ram_data[26]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[26]                   -      -             -     (net)           2      -       -        -  
  g2665/Q                        -      A->Q          R     AND2X1          3  0.017   0.217    0.425  
  n_208                          -      -             -     (net)           3      -       -        -  
  g2504/Q                        -      A->Q          F     AN22X1          1  0.311   0.140    0.565  
  n_209                          -      -             -     (net)           1      -       -        -  
  g2337/Q                        -      A->Q          R     NO2X1           1  0.309   0.122    0.687  
  n_241                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/D  -      D             R     DFRQX1          1  0.223   0.000    0.687  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.112   10.174  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/C  -      C      R     DFRQX1         21  0.099   0.005   10.174  
#---------------------------------------------------------------------------------------------
Path 12: MET (9.365 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.901 (P)          0.000 (I)
          Arrival:=         10.174              0.000
 
            Setup:-          0.127
    Required Time:=         10.047
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.482
            Slack:=          9.365
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[24]                   -      ram_data[24]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[24]                   -      -             -     (net)           2      -       -        -  
  g2667/Q                        -      A->Q          R     AND2X1          3  0.014   0.219    0.426  
  n_212                          -      -             -     (net)           3      -       -        -  
  g2502/Q                        -      A->Q          F     AN22X1          1  0.314   0.135    0.560  
  n_213                          -      -             -     (net)           1      -       -        -  
  g2335/Q                        -      A->Q          R     NO2X1           1  0.300   0.122    0.682  
  n_236                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[24]/D  -      D             R     DFRQX1          1  0.225   0.000    0.682  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.112   10.174  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[24]/C  -      C      R     DFRQX1         21  0.099   0.005   10.174  
#---------------------------------------------------------------------------------------------
Path 13: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[16]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.175              0.000
 
            Setup:-          0.124
    Required Time:=         10.050
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.484
            Slack:=          9.366
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[16]                   -      ram_data[16]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[16]                   -      -             -     (net)           2      -       -        -  
  g2676/Q                        -      A->Q          R     AND2X1          3  0.015   0.232    0.439  
  n_226                          -      -             -     (net)           3      -       -        -  
  g2494/Q                        -      A->Q          F     AN22X1          1  0.339   0.128    0.567  
  n_227                          -      -             -     (net)           1      -       -        -  
  g2326/Q                        -      A->Q          R     NO2X1           1  0.285   0.118    0.684  
  n_250                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/D  -      D             R     DFRQX1          1  0.128   0.000    0.684  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.113   10.175  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/C  -      C      R     DFRQX1         21  0.099   0.006   10.175  
#---------------------------------------------------------------------------------------------
Path 14: MET (9.374 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.175              0.000
 
            Setup:-          0.124
    Required Time:=         10.051
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.477
            Slack:=          9.374
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[17]                   -      ram_data[17]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[17]                   -      -             -     (net)           2      -       -        -  
  g2675/Q                        -      A->Q          R     AND2X1          3  0.012   0.224    0.429  
  n_228                          -      -             -     (net)           3      -       -        -  
  g2493/Q                        -      A->Q          F     AN22X1          1  0.324   0.129    0.558  
  n_229                          -      -             -     (net)           1      -       -        -  
  g2327/Q                        -      A->Q          R     NO2X1           1  0.290   0.119    0.677  
  n_249                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/D  -      D             R     DFRQX1          1  0.129   0.000    0.677  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.113   10.175  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/C  -      C      R     DFRQX1         21  0.099   0.006   10.175  
#---------------------------------------------------------------------------------------------
Path 15: MET (9.376 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[25]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[25]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.175              0.000
 
            Setup:-          0.126
    Required Time:=         10.049
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.473
            Slack:=          9.376
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[25]                   -      ram_data[25]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[25]                   -      -             -     (net)           2      -       -        -  
  g2666/Q                        -      A->Q          R     AND2X1          3  0.014   0.217    0.424  
  n_210                          -      -             -     (net)           3      -       -        -  
  g2503/Q                        -      A->Q          F     AN22X1          1  0.311   0.127    0.550  
  n_211                          -      -             -     (net)           1      -       -        -  
  g2336/Q                        -      A->Q          R     NO2X1           1  0.289   0.122    0.673  
  n_242                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/D  -      D             R     DFRQX1          1  0.197   0.000    0.673  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.113   10.175  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/C  -      C      R     DFRQX1         21  0.099   0.006   10.175  
#---------------------------------------------------------------------------------------------
Path 16: MET (9.385 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.174              0.000
 
            Setup:-          0.126
    Required Time:=         10.048
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.463
            Slack:=          9.385
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[27]                   -      ram_data[27]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[27]                   -      -             -     (net)           2      -       -        -  
  g2664/Q                        -      A->Q          R     AND2X1          3  0.018   0.208    0.415  
  n_180                          -      -             -     (net)           3      -       -        -  
  g2505/Q                        -      A->Q          F     AN22X1          1  0.295   0.130    0.546  
  n_181                          -      -             -     (net)           1      -       -        -  
  g2338/Q                        -      A->Q          R     NO2X1           1  0.298   0.117    0.663  
  n_260                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/D  -      D             R     DFRQX1          1  0.188   0.000    0.663  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.112   10.174  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/C  -      C      R     DFRQX1         21  0.099   0.005   10.174  
#---------------------------------------------------------------------------------------------
Path 17: MET (9.392 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[12]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.174              0.000
 
            Setup:-          0.127
    Required Time:=         10.047
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.456
            Slack:=          9.392
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[12]                   -      ram_data[12]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[12]                   -      -             -     (net)           2      -       -        -  
  g2982/Q                        -      A->Q          R     AND2X1          3  0.015   0.206    0.412  
  n_192                          -      -             -     (net)           3      -       -        -  
  g2971/Q                        -      A->Q          F     AN22X1          1  0.290   0.127    0.540  
  n_193                          -      -             -     (net)           1      -       -        -  
  g2965/Q                        -      A->Q          R     NO2X1           1  0.294   0.116    0.656  
  n_256                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[12]/D  -      D             R     DFRQX1          1  0.219   0.000    0.656  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.112   10.174  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[12]/C  -      C      R     DFRQX1         21  0.099   0.005   10.174  
#---------------------------------------------------------------------------------------------
Path 18: MET (9.392 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[19]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.175              0.000
 
            Setup:-          0.126
    Required Time:=         10.049
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.457
            Slack:=          9.392
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[19]                   -      ram_data[19]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[19]                   -      -             -     (net)           2      -       -        -  
  g2673/Q                        -      A->Q          R     AND2X1          3  0.014   0.208    0.415  
  n_222                          -      -             -     (net)           3      -       -        -  
  g2496/Q                        -      A->Q          F     AN22X1          1  0.296   0.126    0.541  
  n_223                          -      -             -     (net)           1      -       -        -  
  g2329/Q                        -      A->Q          R     NO2X1           1  0.291   0.116    0.657  
  n_234                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[19]/D  -      D             R     DFRQX1          1  0.188   0.000    0.657  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.113   10.175  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[19]/C  -      C      R     DFRQX1         21  0.099   0.006   10.175  
#---------------------------------------------------------------------------------------------
Path 19: MET (9.408 ns) Setup Check with Pin U2_ei_EI_instr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[23]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.946 (P)          0.000 (I)
          Arrival:=         10.219              0.000
 
            Setup:-          0.130
    Required Time:=         10.089
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.481
            Slack:=          9.408
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[23]              -      ram_data[23]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[23]              -      -             -     (net)           2      -       -        -  
  g2668/Q                   -      A->Q          R     AND2X1          3  0.013   0.215    0.422  
  n_214                     -      -             -     (net)           3      -       -        -  
  g2433/Q                   -      D->Q          F     AN22X1          1  0.307   0.071    0.493  
  n_271                     -      -             -     (net)           1      -       -        -  
  g2265/Q                   -      A->Q          R     NO2X1           1  0.347   0.188    0.681  
  n_290                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[23]/D  -      D             R     DFRQX1          1  0.274   0.001    0.681  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.182   10.219  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[23]/C                             -      C      R     DFRQX1         33  0.229   0.024   10.219  
#-------------------------------------------------------------------------------------------------------------------
Path 20: MET (9.414 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.174              0.000
 
            Setup:-          0.127
    Required Time:=         10.047
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.433
            Slack:=          9.414
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[7]                   -      ram_data[7]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[7]                   -      -            -     (net)           2      -       -        -  
  g2978/Q                       -      A->Q         R     AND2X1          3  0.016   0.181    0.389  
  n_182                         -      -            -     (net)           3      -       -        -  
  g2976/Q                       -      A->Q         F     AN22X1          1  0.247   0.118    0.507  
  n_183                         -      -            -     (net)           1      -       -        -  
  g2966/Q                       -      A->Q         R     NO2X1           1  0.290   0.126    0.633  
  n_258                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/D  -      D            R     DFRQX1          1  0.235   0.000    0.633  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.112   10.174  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/C   -      C      R     DFRQX1         21  0.099   0.005   10.174  
#---------------------------------------------------------------------------------------------
Path 21: MET (9.422 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[11]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[11]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[11]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.175              0.000
 
            Setup:-          0.124
    Required Time:=         10.050
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.428
            Slack:=          9.422
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[11]                   -      ram_data[11]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[11]                   -      -             -     (net)           2      -       -        -  
  g2953/Q                        -      A->Q          R     AND2X1          3  0.013   0.181    0.387  
  n_232                          -      -             -     (net)           3      -       -        -  
  g2490/Q                        -      A->Q          F     AN22X1          1  0.248   0.119    0.505  
  n_233                          -      -             -     (net)           1      -       -        -  
  g2324/Q                        -      A->Q          R     NO2X1           1  0.291   0.123    0.628  
  n_237                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[11]/D  -      D             R     DFRQX1          1  0.134   0.000    0.628  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.113   10.175  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[11]/C  -      C      R     DFRQX1         21  0.099   0.006   10.175  
#---------------------------------------------------------------------------------------------
Path 22: MET (9.437 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[1]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.905 (P)          0.000 (I)
          Arrival:=         10.178              0.000
 
            Setup:-          0.127
    Required Time:=         10.051
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.414
            Slack:=          9.437
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[1]                   -      ram_data[1]  R     (arrival)       2  0.003   0.007    0.206  
  ram_data[1]                   -      -            -     (net)           2      -       -        -  
  g2672/Q                       -      A->Q         R     AND2X1          3  0.016   0.152    0.358  
  n_531                         -      -            -     (net)           3      -       -        -  
  g2497/Q                       -      A->Q         F     AN22X1          1  0.197   0.118    0.476  
  n_532                         -      -            -     (net)           1      -       -        -  
  g2330/Q                       -      A->Q         R     NO2X1           1  0.303   0.138    0.614  
  n_538                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[1]/D  -      D            R     DFRQX1          1  0.227   0.000    0.614  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.123   10.074  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I3/Q                -      A->Q   R     BUX12          21  0.109   0.104   10.178  
  CTS_43__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[1]/C   -      C      R     DFRQX1         21  0.087   0.011   10.178  
#---------------------------------------------------------------------------------------------
Path 23: MET (9.437 ns) Setup Check with Pin U2_ei_EI_instr_reg[25]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[25]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.946 (P)          0.000 (I)
          Arrival:=         10.218              0.000
 
            Setup:-          0.128
    Required Time:=         10.090
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.453
            Slack:=          9.437
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[25]              -      ram_data[25]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[25]              -      -             -     (net)           2      -       -        -  
  g2666/Q                   -      A->Q          R     AND2X1          3  0.014   0.217    0.424  
  n_210                     -      -             -     (net)           3      -       -        -  
  g2435/Q                   -      D->Q          F     AN22X1          1  0.311   0.084    0.509  
  n_269                     -      -             -     (net)           1      -       -        -  
  g2267/Q                   -      A->Q          R     NO2X1           1  0.374   0.144    0.653  
  n_301                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[25]/D  -      D             R     DFRQX1          1  0.203   0.000    0.653  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.182   10.218  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[25]/C                             -      C      R     DFRQX1         33  0.229   0.024   10.218  
#-------------------------------------------------------------------------------------------------------------------
Path 24: MET (9.446 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[13]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[13]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[13]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.175              0.000
 
            Setup:-          0.124
    Required Time:=         10.051
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.404
            Slack:=          9.446
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[13]                   -      ram_data[13]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[13]                   -      -             -     (net)           2      -       -        -  
  g2954/Q                        -      A->Q          R     AND2X1          3  0.014   0.164    0.370  
  n_230                          -      -             -     (net)           3      -       -        -  
  g2492/Q                        -      A->Q          F     AN22X1          1  0.217   0.113    0.484  
  n_231                          -      -             -     (net)           1      -       -        -  
  g2325/Q                        -      A->Q          R     NO2X1           1  0.291   0.120    0.604  
  n_239                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[13]/D  -      D             R     DFRQX1          1  0.131   0.000    0.604  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.113   10.175  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[13]/C  -      C      R     DFRQX1         21  0.099   0.006   10.175  
#---------------------------------------------------------------------------------------------
Path 25: MET (9.447 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[6]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.906 (P)          0.000 (I)
          Arrival:=         10.179              0.000
 
            Setup:-          0.127
    Required Time:=         10.052
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.405
            Slack:=          9.447
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[6]                   -      ram_data[6]  R     (arrival)       2  0.003   0.007    0.206  
  ram_data[6]                   -      -            -     (net)           2      -       -        -  
  g2677/Q                       -      A->Q         R     AND2X1          3  0.016   0.150    0.357  
  n_194                         -      -            -     (net)           3      -       -        -  
  g2514/Q                       -      A->Q         F     AN22X1          1  0.194   0.110    0.467  
  n_195                         -      -            -     (net)           1      -       -        -  
  g2347/Q                       -      A->Q         R     NO2X1           1  0.291   0.138    0.605  
  n_259                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[6]/D  -      D            R     DFRQX1          1  0.220   0.000    0.605  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.120   10.071  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I1/Q                -      A->Q   R     BUX12          25  0.109   0.108   10.179  
  CTS_43__L1_N1                  -      -      -     (net)          25      -       -        -  
  U5_mem_MEM_data_ecr_reg[6]/C   -      C      R     DFRQX1         25  0.090   0.004   10.179  
#---------------------------------------------------------------------------------------------
Path 26: MET (9.448 ns) Setup Check with Pin U2_ei_EI_instr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[16]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.952 (P)          0.000 (I)
          Arrival:=         10.225              0.000
 
            Setup:-          0.128
    Required Time:=         10.096
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.449
            Slack:=          9.448
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[16]              -      ram_data[16]  R     (arrival)       2  0.003   0.007    0.206  
  ram_data[16]              -      -             -     (net)           2      -       -        -  
  g2676/Q                   -      A->Q          R     AND2X1          3  0.015   0.233    0.439  
  n_226                     -      -             -     (net)           3      -       -        -  
  g2425/Q                   -      D->Q          F     AN22X1          1  0.339   0.076    0.516  
  n_278                     -      -             -     (net)           1      -       -        -  
  g2257/Q                   -      A->Q          R     NO2X1           1  0.355   0.133    0.649  
  n_305                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[16]/D  -      D             R     DFRQX1          1  0.194   0.000    0.649  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.188   10.225  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[16]/C                             -      C      R     DFRQX1         33  0.230   0.030   10.225  
#-------------------------------------------------------------------------------------------------------------------
Path 27: MET (9.449 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[5]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.174              0.000
 
            Setup:-          0.127
    Required Time:=         10.047
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.399
            Slack:=          9.449
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[5]                   -      ram_data[5]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[5]                   -      -            -     (net)           2      -       -        -  
  g2656/Q                       -      A->Q         R     AND2X1          3  0.014   0.152    0.359  
  n_196                         -      -            -     (net)           3      -       -        -  
  g2513/Q                       -      A->Q         F     AN22X1          1  0.198   0.117    0.476  
  n_197                         -      -            -     (net)           1      -       -        -  
  g2346/Q                       -      A->Q         R     NO2X1           1  0.302   0.123    0.599  
  n_257                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[5]/D  -      D            R     DFRQX1          1  0.227   0.000    0.599  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.112   10.174  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[5]/C   -      C      R     DFRQX1         21  0.099   0.005   10.174  
#---------------------------------------------------------------------------------------------
Path 28: MET (9.449 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[0]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.175              0.000
 
            Setup:-          0.126
    Required Time:=         10.049
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.399
            Slack:=          9.449
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[0]                   -      ram_data[0]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[0]                   -      -            -     (net)           2      -       -        -  
  g2655/Q                       -      A->Q         R     AND2X1          3  0.014   0.158    0.364  
  n_533                         -      -            -     (net)           3      -       -        -  
  g2491/Q                       -      A->Q         F     AN22X1          1  0.208   0.114    0.478  
  n_534                         -      -            -     (net)           1      -       -        -  
  g2323/Q                       -      A->Q         R     NO2X1           1  0.294   0.122    0.599  
  n_539                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[0]/D  -      D            R     DFRQX1          1  0.206   0.000    0.599  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.123   10.074  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I3/Q                -      A->Q   R     BUX12          21  0.109   0.101   10.175  
  CTS_43__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[0]/C   -      C      R     DFRQX1         21  0.086   0.008   10.175  
#---------------------------------------------------------------------------------------------
Path 29: MET (9.449 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.903 (P)          0.000 (I)
          Arrival:=         10.176              0.000
 
            Setup:-          0.127
    Required Time:=         10.049
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.400
            Slack:=          9.449
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[29]                   -      ram_data[29]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[29]                   -      -             -     (net)           2      -       -        -  
  g2662/Q                        -      A->Q          R     AND2X1          3  0.016   0.156    0.363  
  n_202                          -      -             -     (net)           3      -       -        -  
  g2507/Q                        -      A->Q          F     AN22X1          1  0.204   0.112    0.475  
  n_203                          -      -             -     (net)           1      -       -        -  
  g2341/Q                        -      A->Q          R     NO2X1           1  0.292   0.126    0.600  
  n_247                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/D  -      D             R     DFRQX1          1  0.212   0.000    0.600  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.123   10.074  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I3/Q                -      A->Q   R     BUX12          21  0.109   0.102   10.176  
  CTS_43__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/C  -      C      R     DFRQX1         21  0.086   0.009   10.176  
#---------------------------------------------------------------------------------------------
Path 30: MET (9.451 ns) Setup Check with Pin U2_ei_EI_instr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.952 (P)          0.000 (I)
          Arrival:=         10.225              0.000
 
            Setup:-          0.128
    Required Time:=         10.097
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.446
            Slack:=          9.451
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[17]              -      ram_data[17]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[17]              -      -             -     (net)           2      -       -        -  
  g2675/Q                   -      A->Q          R     AND2X1          3  0.012   0.225    0.429  
  n_228                     -      -             -     (net)           3      -       -        -  
  g2426/Q                   -      D->Q          F     AN22X1          1  0.324   0.088    0.518  
  n_277                     -      -             -     (net)           1      -       -        -  
  g2258/Q                   -      A->Q          R     NO2X1           1  0.380   0.128    0.646  
  n_304                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[17]/D  -      D             R     DFRQX1          1  0.182   0.000    0.646  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.188   10.225  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[17]/C                             -      C      R     DFRQX1         33  0.230   0.030   10.225  
#-------------------------------------------------------------------------------------------------------------------
Path 31: MET (9.455 ns) Setup Check with Pin U2_ei_EI_instr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[5]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.939 (P)          0.000 (I)
          Arrival:=         10.212              0.000
 
            Setup:-          0.130
    Required Time:=         10.082
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.427
            Slack:=          9.455
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[5]              -      ram_data[5]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[5]              -      -            -     (net)           2      -       -        -  
  g2656/Q                  -      A->Q         R     AND2X1          3  0.014   0.152    0.359  
  n_196                    -      -            -     (net)           3      -       -        -  
  g2445/Q                  -      D->Q         F     AN22X1          1  0.198   0.083    0.442  
  n_262                    -      -            -     (net)           1      -       -        -  
  g2277/Q                  -      A->Q         R     NO2X1           1  0.386   0.185    0.627  
  n_300                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[5]/D  -      D            R     DFRQX1          1  0.255   0.000    0.627  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.175   10.212  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[5]/C                              -      C      R     DFRQX1         33  0.228   0.017   10.212  
#-------------------------------------------------------------------------------------------------------------------
Path 32: MET (9.455 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[3]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.175              0.000
 
            Setup:-          0.126
    Required Time:=         10.049
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.394
            Slack:=          9.455
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[3]                   -      ram_data[3]  R     (arrival)       2  0.003   0.006    0.205  
  ram_data[3]                   -      -            -     (net)           2      -       -        -  
  g2658/Q                       -      A->Q         R     AND2X1          3  0.014   0.157    0.362  
  n_525                         -      -            -     (net)           3      -       -        -  
  g2511/Q                       -      A->Q         F     AN22X1          1  0.205   0.115    0.477  
  n_526                         -      -            -     (net)           1      -       -        -  
  g2344/Q                       -      A->Q         R     NO2X1           1  0.296   0.117    0.594  
  n_535                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[3]/D  -      D            R     DFRQX1          1  0.199   0.000    0.594  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.123   10.074  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I3/Q                -      A->Q   R     BUX12          21  0.109   0.101   10.175  
  CTS_43__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[3]/C   -      C      R     DFRQX1         21  0.086   0.008   10.175  
#---------------------------------------------------------------------------------------------
Path 33: MET (9.456 ns) Setup Check with Pin U2_ei_EI_instr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.951 (P)          0.000 (I)
          Arrival:=         10.224              0.000
 
            Setup:-          0.128
    Required Time:=         10.096
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.439
            Slack:=          9.456
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[24]              -      ram_data[24]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[24]              -      -             -     (net)           2      -       -        -  
  g2667/Q                   -      A->Q          R     AND2X1          3  0.014   0.219    0.426  
  n_212                     -      -             -     (net)           3      -       -        -  
  g2434/Q                   -      D->Q          F     AN22X1          1  0.314   0.084    0.510  
  n_270                     -      -             -     (net)           1      -       -        -  
  g2266/Q                   -      A->Q          R     NO2X1           1  0.373   0.129    0.639  
  n_302                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[24]/D  -      D             R     DFRQX1          1  0.184   0.000    0.639  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.187   10.224  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[24]/C                             -      C      R     DFRQX1         33  0.230   0.029   10.224  
#-------------------------------------------------------------------------------------------------------------------
Path 34: MET (9.457 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[21]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.907 (P)          0.000 (I)
          Arrival:=         10.180              0.000
 
            Setup:-          0.126
    Required Time:=         10.054
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.397
            Slack:=          9.457
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[21]                   -      ram_data[21]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[21]                   -      -             -     (net)           2      -       -        -  
  g2670/Q                        -      A->Q          R     AND2X1          3  0.013   0.157    0.364  
  n_218                          -      -             -     (net)           3      -       -        -  
  g2499/Q                        -      A->Q          F     AN22X1          1  0.207   0.108    0.471  
  n_219                          -      -             -     (net)           1      -       -        -  
  g2332/Q                        -      A->Q          R     NO2X1           1  0.285   0.125    0.597  
  n_245                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[21]/D  -      D             R     DFRQX1          1  0.203   0.000    0.597  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.120   10.071  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I1/Q                -      A->Q   R     BUX12          25  0.109   0.109   10.180  
  CTS_43__L1_N1                  -      -      -     (net)          25      -       -        -  
  U5_mem_MEM_data_ecr_reg[21]/C  -      C      R     DFRQX1         25  0.090   0.006   10.180  
#---------------------------------------------------------------------------------------------
Path 35: MET (9.459 ns) Setup Check with Pin U2_ei_EI_instr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[19]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.952 (P)          0.000 (I)
          Arrival:=         10.224              0.000
 
            Setup:-          0.129
    Required Time:=         10.096
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.437
            Slack:=          9.459
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[19]              -      ram_data[19]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[19]              -      -             -     (net)           2      -       -        -  
  g2673/Q                   -      A->Q          R     AND2X1          3  0.014   0.209    0.415  
  n_222                     -      -             -     (net)           3      -       -        -  
  g2428/Q                   -      D->Q          F     AN22X1          1  0.296   0.079    0.494  
  n_275                     -      -             -     (net)           1      -       -        -  
  g2260/Q                   -      A->Q          R     NO2X1           1  0.364   0.142    0.637  
  n_296                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[19]/D  -      D             R     DFRQX1          1  0.203   0.000    0.637  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.188   10.224  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[19]/C                             -      C      R     DFRQX1         33  0.230   0.030   10.224  
#-------------------------------------------------------------------------------------------------------------------
Path 36: MET (9.460 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[30]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.906 (P)          0.000 (I)
          Arrival:=         10.178              0.000
 
            Setup:-          0.127
    Required Time:=         10.052
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.392
            Slack:=          9.460
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[30]                   -      ram_data[30]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[30]                   -      -             -     (net)           2      -       -        -  
  g2660/Q                        -      A->Q          R     AND2X1          3  0.016   0.146    0.353  
  n_200                          -      -             -     (net)           3      -       -        -  
  g2509/Q                        -      A->Q          F     AN22X1          1  0.188   0.111    0.463  
  n_201                          -      -             -     (net)           1      -       -        -  
  g2342/Q                        -      A->Q          R     NO2X1           1  0.294   0.128    0.592  
  n_238                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/D  -      D             R     DFRQX1          1  0.215   0.000    0.592  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.123   10.074  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I3/Q                -      A->Q   R     BUX12          21  0.109   0.105   10.178  
  CTS_43__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/C  -      C      R     DFRQX1         21  0.087   0.012   10.178  
#---------------------------------------------------------------------------------------------
Path 37: MET (9.461 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[31]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.903 (P)          0.000 (I)
          Arrival:=         10.176              0.000
 
            Setup:-          0.127
    Required Time:=         10.049
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.389
            Slack:=          9.461
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[31]                   -      ram_data[31]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[31]                   -      -             -     (net)           2      -       -        -  
  g2659/Q                        -      A->Q          R     AND2X1          3  0.017   0.144    0.351  
  n_198                          -      -             -     (net)           3      -       -        -  
  g2510/Q                        -      A->Q          F     AN22X1          1  0.185   0.108    0.460  
  n_199                          -      -             -     (net)           1      -       -        -  
  g2343/Q                        -      A->Q          R     NO2X1           1  0.292   0.129    0.589  
  n_235                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/D  -      D             R     DFRQX1          1  0.216   0.000    0.589  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.123   10.074  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I3/Q                -      A->Q   R     BUX12          21  0.109   0.102   10.176  
  CTS_43__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/C  -      C      R     DFRQX1         21  0.086   0.009   10.176  
#---------------------------------------------------------------------------------------------
Path 38: MET (9.461 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[2]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.175              0.000
 
            Setup:-          0.126
    Required Time:=         10.049
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.387
            Slack:=          9.461
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[2]                   -      ram_data[2]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[2]                   -      -            -     (net)           2      -       -        -  
  g2661/Q                       -      A->Q         R     AND2X1          3  0.014   0.152    0.357  
  n_527                         -      -            -     (net)           3      -       -        -  
  g2508/Q                       -      A->Q         F     AN22X1          1  0.197   0.111    0.468  
  n_528                         -      -            -     (net)           1      -       -        -  
  g2340/Q                       -      A->Q         R     NO2X1           1  0.292   0.119    0.587  
  n_537                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[2]/D  -      D            R     DFRQX1          1  0.203   0.000    0.587  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.123   10.074  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I3/Q                -      A->Q   R     BUX12          21  0.109   0.101   10.175  
  CTS_43__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[2]/C   -      C      R     DFRQX1         21  0.086   0.008   10.175  
#---------------------------------------------------------------------------------------------
Path 39: MET (9.463 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[10]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[10]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.174              0.000
 
            Setup:-          0.126
    Required Time:=         10.048
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.386
            Slack:=          9.463
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[10]                   -      ram_data[10]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[10]                   -      -             -     (net)           2      -       -        -  
  g2977/Q                        -      A->Q          R     AND2X1          3  0.016   0.150    0.357  
  n_206                          -      -             -     (net)           3      -       -        -  
  g2970/Q                        -      A->Q          F     AN22X1          1  0.194   0.109    0.466  
  n_207                          -      -             -     (net)           1      -       -        -  
  g2969/Q                        -      A->Q          R     NO2X1           1  0.290   0.120    0.586  
  n_252                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/D  -      D             R     DFRQX1          1  0.194   0.000    0.586  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.112   10.174  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/C  -      C      R     DFRQX1         21  0.099   0.005   10.174  
#---------------------------------------------------------------------------------------------
Path 40: MET (9.463 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.175              0.000
 
            Setup:-          0.124
    Required Time:=         10.051
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.388
            Slack:=          9.463
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[18]                   -      ram_data[18]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[18]                   -      -             -     (net)           2      -       -        -  
  g2674/Q                        -      A->Q          R     AND2X1          3  0.013   0.154    0.361  
  n_224                          -      -             -     (net)           3      -       -        -  
  g2495/Q                        -      A->Q          F     AN22X1          1  0.201   0.108    0.469  
  n_225                          -      -             -     (net)           1      -       -        -  
  g2328/Q                        -      A->Q          R     NO2X1           1  0.287   0.119    0.588  
  n_248                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/D  -      D             R     DFRQX1          1  0.130   0.000    0.588  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.950  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_21/Q   -      A->Q   R     BUX8            4  0.144   0.112   10.062  
  CTS_44                         -      -      -     (net)           4      -       -        -  
  CTS_44__L1_I3/Q                -      A->Q   R     BUX8           21  0.088   0.113   10.175  
  CTS_44__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/C  -      C      R     DFRQX1         21  0.099   0.006   10.175  
#---------------------------------------------------------------------------------------------
Path 41: MET (9.463 ns) Setup Check with Pin U2_ei_EI_instr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.952 (P)          0.000 (I)
          Arrival:=         10.225              0.000
 
            Setup:-          0.128
    Required Time:=         10.096
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.433
            Slack:=          9.463
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[18]              -      ram_data[18]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[18]              -      -             -     (net)           2      -       -        -  
  g2674/Q                   -      A->Q          R     AND2X1          3  0.013   0.154    0.361  
  n_224                     -      -             -     (net)           3      -       -        -  
  g2427/Q                   -      D->Q          F     AN22X1          1  0.201   0.116    0.477  
  n_276                     -      -             -     (net)           1      -       -        -  
  g2259/Q                   -      A->Q          R     NO2X1           1  0.457   0.156    0.633  
  n_303                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[18]/D  -      D             R     DFRQX1          1  0.199   0.000    0.633  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.188   10.225  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[18]/C                             -      C      R     DFRQX1         33  0.230   0.030   10.225  
#-------------------------------------------------------------------------------------------------------------------
Path 42: MET (9.465 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[22]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.907 (P)          0.000 (I)
          Arrival:=         10.180              0.000
 
            Setup:-          0.126
    Required Time:=         10.054
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.389
            Slack:=          9.465
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[22]                   -      ram_data[22]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[22]                   -      -             -     (net)           2      -       -        -  
  g2669/Q                        -      A->Q          R     AND2X1          3  0.014   0.146    0.353  
  n_216                          -      -             -     (net)           3      -       -        -  
  g2500/Q                        -      A->Q          F     AN22X1          1  0.188   0.106    0.459  
  n_217                          -      -             -     (net)           1      -       -        -  
  g2333/Q                        -      A->Q          R     NO2X1           1  0.287   0.130    0.589  
  n_244                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[22]/D  -      D             R     DFRQX1          1  0.209   0.000    0.589  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.120   10.071  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I1/Q                -      A->Q   R     BUX12          25  0.109   0.109   10.180  
  CTS_43__L1_N1                  -      -      -     (net)          25      -       -        -  
  U5_mem_MEM_data_ecr_reg[22]/C  -      C      R     DFRQX1         25  0.090   0.006   10.180  
#---------------------------------------------------------------------------------------------
Path 43: MET (9.466 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[4]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.900 (P)          0.000 (I)
          Arrival:=         10.172              0.000
 
            Setup:-          0.126
    Required Time:=         10.046
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.380
            Slack:=          9.466
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[4]                   -      ram_data[4]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[4]                   -      -            -     (net)           2      -       -        -  
  g2657/Q                       -      A->Q         R     AND2X1          3  0.015   0.148    0.354  
  n_523                         -      -            -     (net)           3      -       -        -  
  g2512/Q                       -      A->Q         F     AN22X1          1  0.190   0.110    0.464  
  n_524                         -      -            -     (net)           1      -       -        -  
  g2345/Q                       -      A->Q         R     NO2X1           1  0.293   0.116    0.580  
  n_536                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[4]/D  -      D            R     DFRQX1          1  0.187   0.000    0.580  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.123   10.074  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I3/Q                -      A->Q   R     BUX12          21  0.109   0.098   10.172  
  CTS_43__L1_N3                  -      -      -     (net)          21      -       -        -  
  U5_mem_MEM_data_ecr_reg[4]/C   -      C      R     DFRQX1         21  0.085   0.005   10.172  
#---------------------------------------------------------------------------------------------
Path 44: MET (9.468 ns) Setup Check with Pin U2_ei_EI_instr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[12]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.941 (P)          0.000 (I)
          Arrival:=         10.213              0.000
 
            Setup:-          0.128
    Required Time:=         10.085
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.417
            Slack:=          9.468
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[12]              -      ram_data[12]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[12]              -      -             -     (net)           2      -       -        -  
  g2982/Q                   -      A->Q          R     AND2X1          3  0.015   0.206    0.413  
  n_192                     -      -             -     (net)           3      -       -        -  
  g2422/Q                   -      D->Q          F     AN22X1          1  0.290   0.068    0.481  
  n_281                     -      -             -     (net)           1      -       -        -  
  g2254/Q                   -      A->Q          R     NO2X1           1  0.342   0.136    0.617  
  n_308                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[12]/D  -      D             R     DFRQX1          1  0.201   0.000    0.617  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.177   10.213  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[12]/C                             -      C      R     DFRQX1         33  0.228   0.019   10.213  
#-------------------------------------------------------------------------------------------------------------------
Path 45: MET (9.469 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[8]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.907 (P)          0.000 (I)
          Arrival:=         10.180              0.000
 
            Setup:-          0.126
    Required Time:=         10.054
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.385
            Slack:=          9.469
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[8]                   -      ram_data[8]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[8]                   -      -            -     (net)           2      -       -        -  
  g2984/Q                       -      A->Q         R     AND2X1          3  0.015   0.151    0.357  
  n_188                         -      -            -     (net)           3      -       -        -  
  g2973/Q                       -      A->Q         F     AN22X1          1  0.196   0.110    0.467  
  n_189                         -      -            -     (net)           1      -       -        -  
  g2967/Q                       -      A->Q         R     NO2X1           1  0.291   0.118    0.585  
  n_253                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/D  -      D            R     DFRQX1          1  0.191   0.000    0.585  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.120   10.071  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I1/Q                -      A->Q   R     BUX12          25  0.109   0.109   10.180  
  CTS_43__L1_N1                  -      -      -     (net)          25      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/C   -      C      R     DFRQX1         25  0.090   0.005   10.180  
#---------------------------------------------------------------------------------------------
Path 46: MET (9.472 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[14]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.906 (P)          0.000 (I)
          Arrival:=         10.178              0.000
 
            Setup:-          0.126
    Required Time:=         10.053
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.381
            Slack:=          9.472
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[14]                   -      ram_data[14]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[14]                   -      -             -     (net)           2      -       -        -  
  g2983/Q                        -      A->Q          R     AND2X1          3  0.014   0.151    0.357  
  n_190                          -      -             -     (net)           3      -       -        -  
  g2972/Q                        -      A->Q          F     AN22X1          1  0.196   0.108    0.465  
  n_191                          -      -             -     (net)           1      -       -        -  
  g2963/Q                        -      A->Q          R     NO2X1           1  0.287   0.116    0.581  
  n_255                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[14]/D  -      D             R     DFRQX1          1  0.189   0.000    0.581  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.120   10.071  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I1/Q                -      A->Q   R     BUX12          25  0.109   0.108   10.178  
  CTS_43__L1_N1                  -      -      -     (net)          25      -       -        -  
  U5_mem_MEM_data_ecr_reg[14]/C  -      C      R     DFRQX1         25  0.090   0.004   10.178  
#---------------------------------------------------------------------------------------------
Path 47: MET (9.476 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.907 (P)          0.000 (I)
          Arrival:=         10.180              0.000
 
            Setup:-          0.126
    Required Time:=         10.054
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.378
            Slack:=          9.476
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[20]                   -      ram_data[20]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[20]                   -      -             -     (net)           2      -       -        -  
  g2671/Q                        -      A->Q          R     AND2X1          3  0.014   0.142    0.348  
  n_220                          -      -             -     (net)           3      -       -        -  
  g2498/Q                        -      A->Q          F     AN22X1          1  0.181   0.110    0.458  
  n_221                          -      -             -     (net)           1      -       -        -  
  g2331/Q                        -      A->Q          R     NO2X1           1  0.295   0.120    0.578  
  n_246                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/D  -      D             R     DFRQX1          1  0.192   0.000    0.578  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.120   10.071  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I1/Q                -      A->Q   R     BUX12          25  0.109   0.109   10.180  
  CTS_43__L1_N1                  -      -      -     (net)          25      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/C  -      C      R     DFRQX1         25  0.090   0.006   10.180  
#---------------------------------------------------------------------------------------------
Path 48: MET (9.476 ns) Setup Check with Pin U2_ei_EI_instr_reg[13]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[13]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[13]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.941 (P)          0.000 (I)
          Arrival:=         10.214              0.000
 
            Setup:-          0.129
    Required Time:=         10.085
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.409
            Slack:=          9.476
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[13]              -      ram_data[13]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[13]              -      -             -     (net)           2      -       -        -  
  g2954/Q                   -      A->Q          R     AND2X1          3  0.014   0.164    0.370  
  n_230                     -      -             -     (net)           3      -       -        -  
  g2942/Q                   -      D->Q          F     AN22X1          1  0.217   0.084    0.454  
  n_286                     -      -             -     (net)           1      -       -        -  
  g2935/Q                   -      A->Q          R     NO2X1           1  0.384   0.155    0.609  
  n_313                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[13]/D  -      D             R     DFRQX1          1  0.214   0.000    0.609  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.045   0.160   10.037  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L5_13/Q  -      A->Q   R     BUX6           33  0.175   0.177   10.214  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[13]/C                             -      C      R     DFRQX1         33  0.228   0.019   10.214  
#-------------------------------------------------------------------------------------------------------------------
Path 49: MET (9.479 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[15]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.907 (P)          0.000 (I)
          Arrival:=         10.179              0.000
 
            Setup:-          0.126
    Required Time:=         10.053
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.375
            Slack:=          9.479
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[15]                   -      ram_data[15]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[15]                   -      -             -     (net)           2      -       -        -  
  g2980/Q                        -      A->Q          R     AND2X1          3  0.017   0.145    0.353  
  n_184                          -      -             -     (net)           3      -       -        -  
  g2975/Q                        -      A->Q          F     AN22X1          1  0.186   0.106    0.459  
  n_185                          -      -             -     (net)           1      -       -        -  
  g2968/Q                        -      A->Q          R     NO2X1           1  0.287   0.116    0.575  
  n_251                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[15]/D  -      D             R     DFRQX1          1  0.190   0.000    0.575  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.120   10.071  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I1/Q                -      A->Q   R     BUX12          25  0.109   0.109   10.179  
  CTS_43__L1_N1                  -      -      -     (net)          25      -       -        -  
  U5_mem_MEM_data_ecr_reg[15]/C  -      C      R     DFRQX1         25  0.090   0.005   10.179  
#---------------------------------------------------------------------------------------------
Path 50: MET (9.484 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[9]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.727              0.000
      Net Latency:+          0.907 (P)          0.000 (I)
          Arrival:=         10.180              0.000
 
            Setup:-          0.126
    Required Time:=         10.054
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.370
            Slack:=          9.484
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[9]                   -      ram_data[9]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[9]                   -      -            -     (net)           2      -       -        -  
  g2979/Q                       -      A->Q         R     AND2X1          3  0.014   0.136    0.343  
  n_186                         -      -            -     (net)           3      -       -        -  
  g2974/Q                       -      A->Q         F     AN22X1          1  0.171   0.106    0.448  
  n_187                         -      -            -     (net)           1      -       -        -  
  g2964/Q                       -      A->Q         R     NO2X1           1  0.292   0.122    0.570  
  n_254                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[9]/D  -      D            R     DFRQX1          1  0.196   0.000    0.570  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.090   0.151    9.951  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L5_20/Q   -      A->Q   R     BUX12           4  0.144   0.120   10.071  
  CTS_43                         -      -      -     (net)           4      -       -        -  
  CTS_43__L1_I1/Q                -      A->Q   R     BUX12          25  0.109   0.109   10.180  
  CTS_43__L1_N1                  -      -      -     (net)          25      -       -        -  
  U5_mem_MEM_data_ecr_reg[9]/C   -      C      R     DFRQX1         25  0.090   0.006   10.180  
#---------------------------------------------------------------------------------------------

