# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../processor.sv" \
"../../../../sequencer.sv" \
"../../../../top.sv" \
"../../../../testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
