INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.sim/sim_1/synth/func/xsim/qlink_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_RX
INFO: [VRFC 10-307] analyzing entity SPI_TX
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-307] analyzing entity decode_serial
INFO: [VRFC 10-307] analyzing entity encode_serial
INFO: [VRFC 10-307] analyzing entity mmcm48
INFO: [VRFC 10-307] analyzing entity \spi_clk_gen_clk_wiz_0_0__spi_clk_gen_clk_wiz_0_0_clk_wiz\
INFO: [VRFC 10-307] analyzing entity QLinkMaster
INFO: [VRFC 10-307] analyzing entity spi_clk_gen_clk_wiz_0_0
INFO: [VRFC 10-307] analyzing entity spi_clk_gen
INFO: [VRFC 10-307] analyzing entity spi_clk_gen_wrapper
INFO: [VRFC 10-307] analyzing entity receiver_top
