Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sun Mar  3 14:19:40 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: AudVid/audvid_clockmanager/I2S_CLK_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/EnableDataRead_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/InitSpi/DataClk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/WorkSpi/DataClk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiInitClock/OutputCLK_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[9]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 471 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.475        0.000                      0                   80        0.007        0.000                      0                   80        3.000        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  I2S_CLK_reloj2_clk_wiz_0_0      {0.000 35.431}       70.862          14.112          
  MasterClocK_reloj1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  SD_Clock_reloj1_clk_wiz_0_0     {0.000 40.000}       80.000          12.500          
  TFT_Clock_reloj1_clk_wiz_0_0    {0.000 80.000}       160.000         6.250           
  clkfbout_reloj1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clkfbout_reloj2_clk_wiz_0_0     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                              3.000        0.000                       0                     2  
  I2S_CLK_reloj2_clk_wiz_0_0           68.271        0.000                      0                   12        0.007        0.000                      0                   12       34.931        0.000                       0                    15  
  MasterClocK_reloj1_clk_wiz_0_0        7.475        0.000                      0                    8        0.007        0.000                      0                    8        3.750        0.000                       0                    62  
  SD_Clock_reloj1_clk_wiz_0_0          37.481        0.000                      0                   47        0.007        0.000                      0                   47       39.500        0.000                       0                    37  
  TFT_Clock_reloj1_clk_wiz_0_0        157.428        0.000                      0                   13        0.007        0.000                      0                   13       53.360        0.000                       0                    16  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
  clkfbout_reloj2_clk_wiz_0_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  I2S_CLK_reloj2_clk_wiz_0_0
  To Clock:  I2S_CLK_reloj2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       68.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.271ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.456ns (36.314%)  route 0.800ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 67.750 - 70.862 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.584     2.042    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, unplaced)         0.584    -2.481    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.127    -2.354 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, unplaced)         0.584    -1.770    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
                         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.314 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/Q
                         net (fo=1, unplaced)         0.800    -0.515    AudVid/audvid_clockmanager/cm2/seq_reg1[7]
                         BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.439    72.689    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    67.311 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, unplaced)         0.439    67.750    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
                         BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/I0
                         clock pessimism              0.485    68.235    
                         clock uncertainty           -0.145    68.090    
                         BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.334    67.756    AudVid/audvid_clockmanager/cm2/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         67.756    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                 68.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.114     0.340    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, unplaced)         0.114    -1.322    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.020    -1.302 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, unplaced)         0.114    -1.188    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
                         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -1.047 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/Q
                         net (fo=1, unplaced)         0.081    -0.966    AudVid/audvid_clockmanager/cm2/seq_reg1[0]
                         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.259     0.673    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, unplaced)         0.259    -1.478    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.043    -1.435 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, unplaced)         0.259    -1.176    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
                         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
                         clock pessimism              0.133    -1.043    
                         FDRE (Hold_fdre_C_D)         0.070    -0.973    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_CLK_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         70.862      68.706               AudVid/audvid_clockmanager/cm2/clkout1_buf2/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498              AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931               AudVid/audvid_clockmanager/I2S_CLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931               AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MasterClocK_reloj1_clk_wiz_0_0
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout1_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.456ns (36.314%)  route 0.800ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 6.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.584     2.042    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, unplaced)         0.584    -2.481    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.127    -2.354 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, unplaced)         0.584    -1.770    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
                         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.314 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/Q
                         net (fo=1, unplaced)         0.800    -0.515    AudVid/audvid_clockmanager/cm1/seq_reg1[7]
                         BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.439    11.827    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.449 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, unplaced)         0.439     6.888    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
                         BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/I0
                         clock pessimism              0.485     7.374    
                         clock uncertainty           -0.080     7.294    
                         BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.334     6.960    AudVid/audvid_clockmanager/cm1/clkout1_buf1
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  7.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.114     0.340    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, unplaced)         0.114    -1.322    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.020    -1.302 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, unplaced)         0.114    -1.188    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
                         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -1.047 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/Q
                         net (fo=1, unplaced)         0.081    -0.966    AudVid/audvid_clockmanager/cm1/seq_reg1[0]
                         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.259     0.673    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, unplaced)         0.259    -1.478    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.043    -1.435 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, unplaced)         0.259    -1.176    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
                         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
                         clock pessimism              0.133    -1.043    
                         FDRE (Hold_fdre_C_D)         0.070    -0.973    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MasterClocK_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845                AudVid/audvid_clockmanager/cm1/clkout1_buf1/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SD_Clock_reloj1_clk_wiz_0_0
  To Clock:  SD_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.481ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.060ns  (logic 0.754ns (36.602%)  route 1.306ns (63.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.582ns = ( 77.418 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.801ns = ( 38.199 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.584    42.042    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    36.935 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, unplaced)         0.584    37.519    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.615 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, unplaced)        0.584    38.199    AudVid/sd_spi/WorkSpi/SD_WorkCLK
                         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.459    38.658 r  AudVid/sd_spi/WorkSpi/count_reg[0]/Q
                         net (fo=14, unplaced)        0.792    39.450    AudVid/sd_spi/WorkSpi/count_reg_n_1_[0]
                         LUT3 (Prop_lut3_I0_O)        0.295    39.745 r  AudVid/sd_spi/WorkSpi/Data[0]_i_1__0/O
                         net (fo=9, unplaced)         0.514    40.259    AudVid/sd_spi/WorkSpi/Data[0]_i_1__0_n_1
                         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.439    81.827    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378    76.449 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, unplaced)         0.439    76.888    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, unplaced)        0.439    77.418    AudVid/sd_spi/WorkSpi/SD_WorkCLK
                         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[0]/C
                         clock pessimism              0.635    78.054    
                         clock uncertainty           -0.112    77.942    
                         FDRE (Setup_fdre_C_CE)      -0.202    77.740    AudVid/sd_spi/WorkSpi/Data_reg[0]
  -------------------------------------------------------------------
                         required time                         77.740    
                         arrival time                         -40.259    
  -------------------------------------------------------------------
                         slack                                 37.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.114     0.340    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.436 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, unplaced)         0.114    -1.322    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.020    -1.302 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, unplaced)         0.114    -1.188    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
                         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -1.047 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/Q
                         net (fo=1, unplaced)         0.081    -0.966    AudVid/audvid_clockmanager/cm1/seq_reg2[0]
                         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.259     0.673    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.737 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, unplaced)         0.259    -1.478    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.043    -1.435 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, unplaced)         0.259    -1.176    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
                         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
                         clock pessimism              0.133    -1.043    
                         FDRE (Hold_fdre_C_D)         0.070    -0.973    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SD_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845               AudVid/audvid_clockmanager/cm1/clkout2_buf1/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360              AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500               AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500               AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  TFT_Clock_reloj1_clk_wiz_0_0
  To Clock:  TFT_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      157.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             157.428ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.456ns (36.314%)  route 0.800ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 156.888 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.584     2.042    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.108    -3.065 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, unplaced)         0.584    -2.481    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.127    -2.354 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, unplaced)         0.584    -1.770    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
                         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.314 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/Q
                         net (fo=1, unplaced)         0.800    -0.515    AudVid/audvid_clockmanager/cm1/seq_reg3[7]
                         BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.439   161.827    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378   156.449 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, unplaced)         0.439   156.888    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
                         BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/I0
                         clock pessimism              0.485   157.374    
                         clock uncertainty           -0.126   157.247    
                         BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.334   156.913    AudVid/audvid_clockmanager/cm1/clkout3_buf1
  -------------------------------------------------------------------
                         required time                        156.913    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                157.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.114     0.340    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.776    -1.436 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, unplaced)         0.114    -1.322    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.020    -1.302 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, unplaced)         0.114    -1.188    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
                         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -1.047 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/Q
                         net (fo=1, unplaced)         0.081    -0.966    AudVid/audvid_clockmanager/cm1/seq_reg3[0]
                         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, unplaced)         0.259     0.673    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.737 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, unplaced)         0.259    -1.478    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.043    -1.435 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, unplaced)         0.259    -1.176    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
                         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
                         clock pessimism              0.133    -1.043    
                         FDRE (Hold_fdre_C_D)         0.070    -0.973    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TFT_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         160.000     157.845              AudVid/audvid_clockmanager/cm1/clkout3_buf1/I0
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       160.000     53.360               AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500               AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500               AudVid/tft_spi/spi/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                AudVid/audvid_clockmanager/cm1/clkf_buf1/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj2_clk_wiz_0_0
  To Clock:  clkfbout_reloj2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               AudVid/audvid_clockmanager/cm2/clkf_buf2/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN



