// Seed: 2055050231
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    output wand id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri0 id_16,
    input supply1 id_17,
    output supply0 id_18
);
  assign id_5 = -1;
  wire id_20;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21,
      id_20,
      id_20
  );
endmodule
