{"vcs1":{"timestamp_begin":1731573873.261577503, "rt":3.33, "ut":1.37, "st":0.32}}
{"vcselab":{"timestamp_begin":1731573876.681915421, "rt":2.03, "ut":0.39, "st":0.05}}
{"link":{"timestamp_begin":1731573878.792182773, "rt":0.38, "ut":0.31, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731573872.703553721}
{"VCS_COMP_START_TIME": 1731573872.703553721}
{"VCS_COMP_END_TIME": 1731575077.892604700}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 362464}}
{"stitch_vcselab": {"peak_mem": 242392}}
