
*** Running vivado
    with args -log base_vtc_in_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_vtc_in_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Oct 21 15:24:04 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source base_vtc_in_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 485.543 ; gain = 200.781
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/XilinxDev/PBEAI3/PYNQ-master/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_vtc_in_0
Command: synth_design -top base_vtc_in_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1376.887 ; gain = 447.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_vtc_in_0' [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ip/base_vtc_in_0/synth/base_vtc_in_0.vhd:94]
	Parameter C_HAS_AXI4_LITE bound to: 1 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 1 - type: integer 
	Parameter C_ARBITRARY_RES_EN bound to: 0 - type: integer 
	Parameter C_VID_PPC bound to: 4 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1280 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 720 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1650 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1390 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1430 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1390 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1390 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1390 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1390 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1390 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1390 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1390 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1390 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 2048 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 0 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at 'c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/5959/hdl/v_tc_v6_2_vh_rfs.vhd:9570' bound to instance 'U0' of component 'v_tc' [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ip/base_vtc_in_0/synth/base_vtc_in_0.vhd:288]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'base_vtc_in_0' (0#1) [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ip/base_vtc_in_0/synth/base_vtc_in_0.vhd:94]
WARNING: [Synth 8-7129] Port det_interlace in module tc_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port hblank in module tc_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port vblank in module tc_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id in module tc_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port active_chroma in module tc_detector is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsync_valid_out[3] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsync_valid_out[2] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsync_valid_out[1] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsync_valid_out[0] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port hblank_valid_out[3] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port hblank_valid_out[2] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port hblank_valid_out[1] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port hblank_valid_out[0] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vsync_valid_out[3] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vsync_valid_out[2] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vsync_valid_out[1] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vsync_valid_out[0] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vblank_valid_out[3] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vblank_valid_out[2] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vblank_valid_out[1] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vblank_valid_out[0] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port active_video_valid_out[3] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port active_video_valid_out[2] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port active_video_valid_out[1] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port active_video_valid_out[0] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_clken in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fsync_in in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[31] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[30] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[29] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[28] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[27] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[26] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[25] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[23] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[22] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[21] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[20] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[19] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[18] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[17] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[16] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[15] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[14] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[13] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[12] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[11] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[10] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[9] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[8] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[7] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[6] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[5] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[4] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[1] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[31] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[30] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[29] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[28] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[27] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[26] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[25] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[24] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[23] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[22] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[21] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[20] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[19] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[18] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[17] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[16] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[15] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[14] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[13] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[12] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[11] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[10] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[9] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[8] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[7] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[6] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[5] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[4] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[3] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[2] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[1] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrr_control[0] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_vfp[10] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_vfp[9] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_vfp[8] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_vfp[7] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_vfp[6] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_vfp[5] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_vfp[4] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_vfp[3] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_vfp[2] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_vfp[1] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_vfp[0] in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port async_enable in module tc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_polarity[6] in module tc_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1555.500 ; gain = 626.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1555.500 ; gain = 626.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1555.500 ; gain = 626.090
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1555.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_vtc_in_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_vtc_in_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_clocks.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_vtc_in_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_vtc_in_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_vtc_in_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_vtc_in_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1589.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1594.926 ; gain = 5.164
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_vtc_in_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for U0/xpm_cdc_single_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               45 Bit    Registers := 4     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 103   
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 82    
	   4 Input   32 Bit        Muxes := 2     
	   4 Input   27 Bit        Muxes := 17    
	   2 Input   12 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 6     
	   3 Input   11 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|video_ctrl  | AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_ctrl  | AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_ctrl  | AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|v_tc        | U_TC_TOP/detect_en_d_reg[3]                                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|v_tc        | U_TC_TOP/generate_en_d_reg[3]                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    64|
|2     |LUT1   |    42|
|3     |LUT2   |   130|
|4     |LUT3   |   657|
|5     |LUT4   |   190|
|6     |LUT5   |   142|
|7     |LUT6   |   387|
|8     |MUXF7  |   160|
|9     |SRL16E |     5|
|10    |FDRE   |  3085|
|11    |FDSE   |   352|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1594.926 ; gain = 665.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 905 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 1594.926 ; gain = 626.090
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1594.926 ; gain = 665.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1594.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1594.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a801c988
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1594.926 ; gain = 1092.453
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1594.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_vtc_in_0_synth_1/base_vtc_in_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_vtc_in_0, cache-ID = d33b60ac594d9f86
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1594.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_vtc_in_0_synth_1/base_vtc_in_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file base_vtc_in_0_utilization_synth.rpt -pb base_vtc_in_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 15:25:38 2024...
