// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module e2e_system_dataflow_in_loop_PROCESSOR (
        input_data_address0,
        input_data_ce0,
        input_data_d0,
        input_data_q0,
        input_data_we0,
        input_data_address1,
        input_data_ce1,
        input_data_d1,
        input_data_q1,
        input_data_we1,
        i_3,
        correlators_output_V_address0,
        correlators_output_V_ce0,
        correlators_output_V_d0,
        correlators_output_V_q0,
        correlators_output_V_we0,
        correlators_output_V_address1,
        correlators_output_V_ce1,
        correlators_output_V_d1,
        correlators_output_V_q1,
        correlators_output_V_we1,
        ap_clk,
        ap_rst,
        i_3_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [8:0] input_data_address0;
output   input_data_ce0;
output  [31:0] input_data_d0;
input  [31:0] input_data_q0;
output   input_data_we0;
output  [8:0] input_data_address1;
output   input_data_ce1;
output  [31:0] input_data_d1;
input  [31:0] input_data_q1;
output   input_data_we1;
input  [7:0] i_3;
output  [5:0] correlators_output_V_address0;
output   correlators_output_V_ce0;
output  [31:0] correlators_output_V_d0;
input  [31:0] correlators_output_V_q0;
output   correlators_output_V_we0;
output  [5:0] correlators_output_V_address1;
output   correlators_output_V_ce1;
output  [31:0] correlators_output_V_d1;
input  [31:0] correlators_output_V_q1;
output   correlators_output_V_we1;
input   ap_clk;
input   ap_rst;
input   i_3_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    Block_entry_proc_proc14_U0_ap_start;
wire    Block_entry_proc_proc14_U0_ap_done;
wire    Block_entry_proc_proc14_U0_ap_continue;
wire    Block_entry_proc_proc14_U0_ap_idle;
wire    Block_entry_proc_proc14_U0_ap_ready;
wire   [7:0] Block_entry_proc_proc14_U0_i_3_out_din;
wire    Block_entry_proc_proc14_U0_i_3_out_write;
wire    filter_U0_ap_start;
wire    filter_U0_ap_done;
wire    filter_U0_ap_continue;
wire    filter_U0_ap_idle;
wire    filter_U0_ap_ready;
wire   [8:0] filter_U0_input_r_address0;
wire    filter_U0_input_r_ce0;
wire   [8:0] filter_U0_input_r_address1;
wire    filter_U0_input_r_ce1;
wire    filter_U0_i_read;
wire   [31:0] filter_U0_output_signal_out_din;
wire    filter_U0_output_signal_out_write;
wire    correlator_U0_ap_start;
wire    correlator_U0_ap_done;
wire    correlator_U0_ap_continue;
wire    correlator_U0_ap_idle;
wire    correlator_U0_ap_ready;
wire   [5:0] correlator_U0_output_r_address0;
wire    correlator_U0_output_r_ce0;
wire    correlator_U0_output_r_we0;
wire   [31:0] correlator_U0_output_r_d0;
wire   [5:0] correlator_U0_output_r_address1;
wire    correlator_U0_output_r_ce1;
wire    correlator_U0_input_r_read;
wire    ap_sync_continue;
wire    i_3_c_full_n;
wire   [7:0] i_3_c_dout;
wire    i_3_c_empty_n;
wire    temp_output_V1_c_full_n;
wire   [31:0] temp_output_V1_c_dout;
wire    temp_output_V1_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_Block_entry_proc_proc14_U0_ap_ready;
wire    ap_sync_Block_entry_proc_proc14_U0_ap_ready;
reg   [1:0] Block_entry_proc_proc14_U0_ap_ready_count;
reg    ap_sync_reg_filter_U0_ap_ready;
wire    ap_sync_filter_U0_ap_ready;
reg   [1:0] filter_U0_ap_ready_count;
reg    ap_sync_reg_correlator_U0_ap_ready;
wire    ap_sync_correlator_U0_ap_ready;
reg   [1:0] correlator_U0_ap_ready_count;
wire    Block_entry_proc_proc14_U0_start_full_n;
wire    Block_entry_proc_proc14_U0_start_write;
wire    filter_U0_start_full_n;
wire    filter_U0_start_write;
wire    correlator_U0_start_full_n;
wire    correlator_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_Block_entry_proc_proc14_U0_ap_ready = 1'b0;
#0 Block_entry_proc_proc14_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_filter_U0_ap_ready = 1'b0;
#0 filter_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_correlator_U0_ap_ready = 1'b0;
#0 correlator_U0_ap_ready_count = 2'd0;
end

e2e_system_Block_entry_proc_proc14 Block_entry_proc_proc14_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_entry_proc_proc14_U0_ap_start),
    .ap_done(Block_entry_proc_proc14_U0_ap_done),
    .ap_continue(Block_entry_proc_proc14_U0_ap_continue),
    .ap_idle(Block_entry_proc_proc14_U0_ap_idle),
    .ap_ready(Block_entry_proc_proc14_U0_ap_ready),
    .i_3(i_3),
    .i_3_out_din(Block_entry_proc_proc14_U0_i_3_out_din),
    .i_3_out_full_n(i_3_c_full_n),
    .i_3_out_write(Block_entry_proc_proc14_U0_i_3_out_write)
);

e2e_system_filter filter_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(filter_U0_ap_start),
    .ap_done(filter_U0_ap_done),
    .ap_continue(filter_U0_ap_continue),
    .ap_idle(filter_U0_ap_idle),
    .ap_ready(filter_U0_ap_ready),
    .input_r_address0(filter_U0_input_r_address0),
    .input_r_ce0(filter_U0_input_r_ce0),
    .input_r_q0(input_data_q0),
    .input_r_address1(filter_U0_input_r_address1),
    .input_r_ce1(filter_U0_input_r_ce1),
    .input_r_q1(input_data_q1),
    .i_dout(i_3_c_dout),
    .i_empty_n(i_3_c_empty_n),
    .i_read(filter_U0_i_read),
    .output_signal_out_din(filter_U0_output_signal_out_din),
    .output_signal_out_full_n(temp_output_V1_c_full_n),
    .output_signal_out_write(filter_U0_output_signal_out_write)
);

e2e_system_correlator correlator_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(correlator_U0_ap_start),
    .ap_done(correlator_U0_ap_done),
    .ap_continue(correlator_U0_ap_continue),
    .ap_idle(correlator_U0_ap_idle),
    .ap_ready(correlator_U0_ap_ready),
    .output_r_address0(correlator_U0_output_r_address0),
    .output_r_ce0(correlator_U0_output_r_ce0),
    .output_r_we0(correlator_U0_output_r_we0),
    .output_r_d0(correlator_U0_output_r_d0),
    .output_r_address1(correlator_U0_output_r_address1),
    .output_r_ce1(correlator_U0_output_r_ce1),
    .output_r_q1(correlators_output_V_q1),
    .input_r_dout(temp_output_V1_c_dout),
    .input_r_empty_n(temp_output_V1_c_empty_n),
    .input_r_read(correlator_U0_input_r_read)
);

e2e_system_fifo_w8_d2_S i_3_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_proc_proc14_U0_i_3_out_din),
    .if_full_n(i_3_c_full_n),
    .if_write(Block_entry_proc_proc14_U0_i_3_out_write),
    .if_dout(i_3_c_dout),
    .if_empty_n(i_3_c_empty_n),
    .if_read(filter_U0_i_read)
);

e2e_system_fifo_w32_d2_S temp_output_V1_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filter_U0_output_signal_out_din),
    .if_full_n(temp_output_V1_c_full_n),
    .if_write(filter_U0_output_signal_out_write),
    .if_dout(temp_output_V1_c_dout),
    .if_empty_n(temp_output_V1_c_empty_n),
    .if_read(correlator_U0_input_r_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Block_entry_proc_proc14_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry_proc_proc14_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry_proc_proc14_U0_ap_ready <= ap_sync_Block_entry_proc_proc14_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_correlator_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_correlator_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_correlator_U0_ap_ready <= ap_sync_correlator_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_filter_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_filter_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_filter_U0_ap_ready <= ap_sync_filter_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Block_entry_proc_proc14_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Block_entry_proc_proc14_U0_ap_ready_count <= (Block_entry_proc_proc14_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == Block_entry_proc_proc14_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        Block_entry_proc_proc14_U0_ap_ready_count <= (Block_entry_proc_proc14_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((correlator_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        correlator_U0_ap_ready_count <= (correlator_U0_ap_ready_count - 2'd1);
    end else if (((correlator_U0_ap_ready == 1'b1) & (ap_sync_ready == 1'b0))) begin
        correlator_U0_ap_ready_count <= (correlator_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((filter_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        filter_U0_ap_ready_count <= (filter_U0_ap_ready_count - 2'd1);
    end else if (((filter_U0_ap_ready == 1'b1) & (ap_sync_ready == 1'b0))) begin
        filter_U0_ap_ready_count <= (filter_U0_ap_ready_count + 2'd1);
    end
end

assign Block_entry_proc_proc14_U0_ap_continue = 1'b1;

assign Block_entry_proc_proc14_U0_ap_start = ((ap_sync_reg_Block_entry_proc_proc14_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_entry_proc_proc14_U0_start_full_n = 1'b1;

assign Block_entry_proc_proc14_U0_start_write = 1'b0;

assign ap_done = correlator_U0_ap_done;

assign ap_idle = (filter_U0_ap_idle & correlator_U0_ap_idle & Block_entry_proc_proc14_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Block_entry_proc_proc14_U0_ap_ready = (ap_sync_reg_Block_entry_proc_proc14_U0_ap_ready | Block_entry_proc_proc14_U0_ap_ready);

assign ap_sync_continue = ap_continue;

assign ap_sync_correlator_U0_ap_ready = (correlator_U0_ap_ready | ap_sync_reg_correlator_U0_ap_ready);

assign ap_sync_done = correlator_U0_ap_done;

assign ap_sync_filter_U0_ap_ready = (filter_U0_ap_ready | ap_sync_reg_filter_U0_ap_ready);

assign ap_sync_ready = (ap_sync_filter_U0_ap_ready & ap_sync_correlator_U0_ap_ready & ap_sync_Block_entry_proc_proc14_U0_ap_ready);

assign correlator_U0_ap_continue = ap_continue;

assign correlator_U0_ap_start = ((ap_sync_reg_correlator_U0_ap_ready ^ 1'b1) & ap_start);

assign correlator_U0_start_full_n = 1'b1;

assign correlator_U0_start_write = 1'b0;

assign correlators_output_V_address0 = correlator_U0_output_r_address0;

assign correlators_output_V_address1 = correlator_U0_output_r_address1;

assign correlators_output_V_ce0 = correlator_U0_output_r_ce0;

assign correlators_output_V_ce1 = correlator_U0_output_r_ce1;

assign correlators_output_V_d0 = correlator_U0_output_r_d0;

assign correlators_output_V_d1 = 32'd0;

assign correlators_output_V_we0 = correlator_U0_output_r_we0;

assign correlators_output_V_we1 = 1'b0;

assign filter_U0_ap_continue = 1'b1;

assign filter_U0_ap_start = ((ap_sync_reg_filter_U0_ap_ready ^ 1'b1) & ap_start);

assign filter_U0_start_full_n = 1'b1;

assign filter_U0_start_write = 1'b0;

assign input_data_address0 = filter_U0_input_r_address0;

assign input_data_address1 = filter_U0_input_r_address1;

assign input_data_ce0 = filter_U0_input_r_ce0;

assign input_data_ce1 = filter_U0_input_r_ce1;

assign input_data_d0 = 32'd0;

assign input_data_d1 = 32'd0;

assign input_data_we0 = 1'b0;

assign input_data_we1 = 1'b0;

endmodule //e2e_system_dataflow_in_loop_PROCESSOR
