##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for I2C_1_IntClock
		4.4::Critical Path Report for Rpi_sclk(0)/fb
		4.5::Critical Path Report for SPIM_1_IntClock
		4.6::Critical Path Report for SPIM_SigGen_IntClock
		4.7::Critical Path Report for SPIS_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Rpi_sclk(0)/fb:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Rpi_sclk(0)/fb:F)
		5.4::Critical Path Report for (I2C_1_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (I2C_1_IntClock:R vs. I2C_1_IntClock:R)
		5.6::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
		5.7::Critical Path Report for (SPIS_IntClock:R vs. SPIS_IntClock:R)
		5.8::Critical Path Report for (SPIM_SigGen_IntClock:R vs. SPIM_SigGen_IntClock:R)
		5.9::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.10::Critical Path Report for (Rpi_sclk(0)/fb:R vs. Rpi_sclk(0)/fb:F)
		5.11::Critical Path Report for (Rpi_sclk(0)/fb:F vs. Rpi_sclk(0)/fb:F)
		5.12::Critical Path Report for (Rpi_sclk(0)/fb:F vs. Rpi_sclk(0)/fb:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_1                  | Frequency: 83.11 MHz  | Target: 0.01 MHz   | 
Clock: Clock_1(routed)          | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_2                  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_2(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                | Frequency: 71.88 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_1_IntClock           | Frequency: 33.36 MHz  | Target: 6.00 MHz   | 
Clock: Rpi_sclk(0)/fb           | Frequency: 35.68 MHz  | Target: 12.00 MHz  | 
Clock: SPIM_1_IntClock          | Frequency: 47.23 MHz  | Target: 2.00 MHz   | 
Clock: SPIM_SigGen_IntClock     | Frequency: 59.84 MHz  | Target: 2.00 MHz   | 
Clock: SPIS_IntClock            | Frequency: 62.20 MHz  | Target: 2.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1               Clock_1               1e+008           99987967    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             I2C_1_IntClock        41666.7          29290       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Rpi_sclk(0)/fb        41666.7          38161       41666.7          29440       N/A              N/A         N/A              N/A         
I2C_1_IntClock        CyBUS_CLK             41666.7          27754       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_1_IntClock        I2C_1_IntClock        166667           136693      N/A              N/A         N/A              N/A         N/A              N/A         
Rpi_sclk(0)/fb        Rpi_sclk(0)/fb        N/A              N/A         41666.7          27654       83333.3          67455       41666.7          30268       
SPIM_1_IntClock       SPIM_1_IntClock       500000           478829      N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_SigGen_IntClock  SPIM_SigGen_IntClock  500000           483289      N/A              N/A         N/A              N/A         N/A              N/A         
SPIS_IntClock         SPIS_IntClock         500000           483924      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase   
-------------  ------------  -----------------  
MISO_1(0)_PAD  16699         SPIM_1_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase           
---------------------  ------------  -------------------------  
MOSI_1(0)_PAD          25060         SPIM_1_IntClock:R          
MOSI_2(0)_PAD          23265         SPIM_SigGen_IntClock:R     
Pin_1(0)_PAD           25243         CyBUS_CLK:R                
Rpi_miso(0)_PAD        47761         Rpi_sclk(0)/fb:F           
Rpi_miso(0)_PAD        35970         CyBUS_CLK:R                
SCLK_1(0)_PAD          23042         SPIM_1_IntClock:R          
SCLK_2(0)_PAD          25565         SPIM_SigGen_IntClock:R     
SCL_2(0)_PAD:out       12470         CyBUS_CLK:R                
SDA_2(0)_PAD:out       24103         I2C_1_IntClock:R           
cs_1a(0)_PAD           32791         CyBUS_CLK:R                
cs_1a(0)_PAD           30613         SPIM_1_IntClock:R          
cs_1b(0)_PAD           32301         CyBUS_CLK:R                
cs_1b(0)_PAD           30123         SPIM_1_IntClock:R          
cs_1c(0)_PAD           32219         CyBUS_CLK:R                
cs_1c(0)_PAD           30041         SPIM_1_IntClock:R          
cs_2a(0)_PAD           30402         SPIM_SigGen_IntClock:R     
cs_2a(0)_PAD           30324         CyBUS_CLK:R                
cs_2b(0)_PAD           29569         SPIM_SigGen_IntClock:R     
cs_2b(0)_PAD           29491         CyBUS_CLK:R                
cs_2c(0)_PAD           29892         SPIM_SigGen_IntClock:R     
cs_2c(0)_PAD           29814         CyBUS_CLK:R                
en_level_shift(0)_PAD  29356         CyBUS_CLK:R                
enable_battery(0)_PAD  24694         CyBUS_CLK:R                
pwm_a(0)_PAD           24766         Clock_2(fixed-function):R  
pwm_b(0)_PAD           24920         Clock_2(fixed-function):R  
rpi_inta(0)_PAD        25708         CyBUS_CLK:R                
rpi_intb(0)_PAD        25190         CyBUS_CLK:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 83.11 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2134/q
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 99987967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_2134/q                                         macrocell44     1250   1250  99987967  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell2   4723   5973  99987967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 71.88 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:Net_643_3\/q
Path End       : SCL_2(0)/pin_input
Capture Clock  : SCL_2(0)/out_clock
Path slack     : 27754p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -5358
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36309

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8555
-------------------------------------   ---- 
End-of-path arrival time (ps)           8555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
\I2C_1:Net_643_3\/q  macrocell69   1250   1250  27754  RISE       1
SCL_2(0)/pin_input   iocell18      7305   8555  27754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/out_clock                                          iocell18            0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for I2C_1_IntClock
********************************************
Clock: I2C_1_IntClock
Frequency: 33.36 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 136693p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23964
-------------------------------------   ----- 
End-of-path arrival time (ps)           23964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q               macrocell50     1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_1          macrocell21     7660   8910  136693  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell21     3350  12260  136693  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell25     3992  16251  136693  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell25     3350  19601  136693  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   4362  23964  136693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Rpi_sclk(0)/fb
********************************************
Clock: Rpi_sclk(0)/fb
Frequency: 35.68 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 27654p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            8854
+ Cycle adjust (Rpi_sclk(0)/fb:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                                 -1970
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               48550

Launch Clock Arrival Time                       0
+ Clock path delay                       9762
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           20896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell47      7095   9762  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q           macrocell47     1250  11012  27654  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_5    macrocell17     2885  13897  27654  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q         macrocell17     3350  17247  27654  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/route_si  datapathcell3   3649  20896  27654  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   6187  50520  FALL       1


===================================================================== 
4.5::Critical Path Report for SPIM_1_IntClock
*********************************************
Clock: SPIM_1_IntClock
Frequency: 47.23 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 478829p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18321
-------------------------------------   ----- 
End-of-path arrival time (ps)           18321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0   count7cell      1940   1940  478829  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_4  macrocell2      7989   9929  478829  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell2      3350  13279  478829  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   5042  18321  478829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for SPIM_SigGen_IntClock
**************************************************
Clock: SPIM_SigGen_IntClock
Frequency: 59.84 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 483289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13861
-------------------------------------   ----- 
End-of-path arrival time (ps)           13861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4   count7cell      1940   1940  483289  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/main_0  macrocell26     3695   5635  483289  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/q       macrocell26     3350   8985  483289  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/f1_load   datapathcell8   4877  13861  483289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for SPIS_IntClock
*******************************************
Clock: SPIS_IntClock
Frequency: 62.20 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_2\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 483924p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15576
-------------------------------------   ----- 
End-of-path arrival time (ps)           15576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_2\/clock                                  synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_2\/out          synccell       1020   1020  483924  RISE       1
\SPIS:BSPIS:tx_status_0\/main_2  macrocell15    8280   9300  483924  RISE       1
\SPIS:BSPIS:tx_status_0\/q       macrocell15    3350  12650  483924  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0   statusicell3   2927  15576  483924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_1_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \I2C_1:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 29290p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8866
-------------------------------------   ---- 
End-of-path arrival time (ps)           8866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell17            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                         iocell17      3163   3163  29290  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/main_0  macrocell48   5703   8866  29290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell48         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Rpi_sclk(0)/fb:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_mosi(0)/fb
Path End       : \SPIS:BSPIS:mosi_tmp\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_tmp\/clock_0
Path slack     : 38161p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       9762
+ Cycle adjust (CyBUS_CLK:R#2 vs. Rpi_sclk(0)/fb:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          47919

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9757
-------------------------------------   ---- 
End-of-path arrival time (ps)           9757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_mosi(0)/in_clock                                        iocell15            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rpi_mosi(0)/fb                iocell15      2515   2515  38161  RISE       1
\SPIS:BSPIS:mosi_tmp\/main_0  macrocell47   7242   9757  38161  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell47      7095   9762  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Rpi_sclk(0)/fb:F)
****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_ss(0)/fb
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 29440p

Capture Clock Arrival Time                              41667
+ Clock path delay                                       8854
+ Cycle adjust (CyBUS_CLK:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                            -4480
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          46040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16600
-------------------------------------   ----- 
End-of-path arrival time (ps)           16600
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_ss(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Rpi_ss(0)/fb                       iocell13        2769   2769  29440  RISE       1
Net_2193/main_0                    macrocell18     6397   9166  29440  RISE       1
Net_2193/q                         macrocell18     3350  12516  29440  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/cs_addr_2  datapathcell3   4084  16600  29440  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   6187  50520  FALL       1


5.4::Critical Path Report for (I2C_1_IntClock:R vs. CyBUS_CLK:R)
****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:Net_643_3\/q
Path End       : SCL_2(0)/pin_input
Capture Clock  : SCL_2(0)/out_clock
Path slack     : 27754p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -5358
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36309

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8555
-------------------------------------   ---- 
End-of-path arrival time (ps)           8555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
\I2C_1:Net_643_3\/q  macrocell69   1250   1250  27754  RISE       1
SCL_2(0)/pin_input   iocell18      7305   8555  27754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/out_clock                                          iocell18            0      0  RISE       1


5.5::Critical Path Report for (I2C_1_IntClock:R vs. I2C_1_IntClock:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 136693p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23964
-------------------------------------   ----- 
End-of-path arrival time (ps)           23964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q               macrocell50     1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_1          macrocell21     7660   8910  136693  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell21     3350  12260  136693  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell25     3992  16251  136693  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell25     3350  19601  136693  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   4362  23964  136693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 478829p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18321
-------------------------------------   ----- 
End-of-path arrival time (ps)           18321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0   count7cell      1940   1940  478829  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_4  macrocell2      7989   9929  478829  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell2      3350  13279  478829  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   5042  18321  478829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1


5.7::Critical Path Report for (SPIS_IntClock:R vs. SPIS_IntClock:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_2\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 483924p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15576
-------------------------------------   ----- 
End-of-path arrival time (ps)           15576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_2\/clock                                  synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_2\/out          synccell       1020   1020  483924  RISE       1
\SPIS:BSPIS:tx_status_0\/main_2  macrocell15    8280   9300  483924  RISE       1
\SPIS:BSPIS:tx_status_0\/q       macrocell15    3350  12650  483924  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0   statusicell3   2927  15576  483924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell3        0      0  RISE       1


5.8::Critical Path Report for (SPIM_SigGen_IntClock:R vs. SPIM_SigGen_IntClock:R)
*********************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 483289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13861
-------------------------------------   ----- 
End-of-path arrival time (ps)           13861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4   count7cell      1940   1940  483289  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/main_0  macrocell26     3695   5635  483289  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/q       macrocell26     3350   8985  483289  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/f1_load   datapathcell8   4877  13861  483289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1


5.9::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2134/q
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 99987967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_2134/q                                         macrocell44     1250   1250  99987967  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell2   4723   5973  99987967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell2       0      0  RISE       1


5.10::Critical Path Report for (Rpi_sclk(0)/fb:R vs. Rpi_sclk(0)/fb:F)
**********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 27654p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            8854
+ Cycle adjust (Rpi_sclk(0)/fb:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                                 -1970
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               48550

Launch Clock Arrival Time                       0
+ Clock path delay                       9762
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           20896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell47      7095   9762  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q           macrocell47     1250  11012  27654  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_5    macrocell17     2885  13897  27654  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q         macrocell17     3350  17247  27654  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/route_si  datapathcell3   3649  20896  27654  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   6187  50520  FALL       1


5.11::Critical Path Report for (Rpi_sclk(0)/fb:F vs. Rpi_sclk(0)/fb:F)
**********************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_1
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 67455p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            8856
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:F#2)   83333
- Setup time                                                 -4480
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               129376

Launch Clock Arrival Time                   41667
+ Clock path delay                       8854
+ Data path delay                       11401
-------------------------------------   ----- 
End-of-path arrival time (ps)           61921
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    6187  50520  FALL       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_1    count7cell      1940  52460  67455  RISE       1
\SPIS:BSPIS:tx_load\/main_2        macrocell10     2333  54793  67455  RISE       1
\SPIS:BSPIS:tx_load\/q             macrocell10     3350  58143  67455  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/cs_addr_0  datapathcell4   3778  61921  67455  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u1\/clock                       datapathcell4   6189  50522  FALL       1


5.12::Critical Path Report for (Rpi_sclk(0)/fb:F vs. Rpi_sclk(0)/fb:R)
**********************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_1
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 30268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                            8856
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:R#2)   83333
- Setup time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               92189

Launch Clock Arrival Time                   41667
+ Clock path delay                       8854
+ Data path delay                       11401
-------------------------------------   ----- 
End-of-path arrival time (ps)           61921
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    6187  50520  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_1  count7cell      1940  52460  30268  RISE       1
\SPIS:BSPIS:tx_load\/main_2      macrocell10     2333  54793  30268  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell10     3350  58143  30268  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/f1_load  datapathcell4   3778  61921  30268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:sR16:Dp:u1\/clock                               datapathcell4    6189   8856  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 27654p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            8854
+ Cycle adjust (Rpi_sclk(0)/fb:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                                 -1970
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               48550

Launch Clock Arrival Time                       0
+ Clock path delay                       9762
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           20896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell47      7095   9762  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q           macrocell47     1250  11012  27654  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_5    macrocell17     2885  13897  27654  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q         macrocell17     3350  17247  27654  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/route_si  datapathcell3   3649  20896  27654  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   6187  50520  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:Net_643_3\/q
Path End       : SCL_2(0)/pin_input
Capture Clock  : SCL_2(0)/out_clock
Path slack     : 27754p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -5358
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36309

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8555
-------------------------------------   ---- 
End-of-path arrival time (ps)           8555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
\I2C_1:Net_643_3\/q  macrocell69   1250   1250  27754  RISE       1
SCL_2(0)/pin_input   iocell18      7305   8555  27754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/out_clock                                          iocell18            0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \I2C_1:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 29290p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8866
-------------------------------------   ---- 
End-of-path arrival time (ps)           8866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell17            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                         iocell17      3163   3163  29290  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/main_0  macrocell48   5703   8866  29290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_ss(0)/fb
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 29440p

Capture Clock Arrival Time                              41667
+ Clock path delay                                       8854
+ Cycle adjust (CyBUS_CLK:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                            -4480
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          46040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16600
-------------------------------------   ----- 
End-of-path arrival time (ps)           16600
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_ss(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Rpi_ss(0)/fb                       iocell13        2769   2769  29440  RISE       1
Net_2193/main_0                    macrocell18     6397   9166  29440  RISE       1
Net_2193/q                         macrocell18     3350  12516  29440  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/cs_addr_2  datapathcell3   4084  16600  29440  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   6187  50520  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \I2C_1:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 29807p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8350
-------------------------------------   ---- 
End-of-path arrival time (ps)           8350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell18            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                         iocell18      2685   2685  29807  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/main_0  macrocell58   5665   8350  29807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_ss(0)/fb
Path End       : \SPIS:BSPIS:BitCounter\/enable
Capture Clock  : \SPIS:BSPIS:BitCounter\/clock_n
Path slack     : 29829p

Capture Clock Arrival Time                              41667
+ Clock path delay                                       8854
+ Cycle adjust (CyBUS_CLK:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                            -4060
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          46460

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16632
-------------------------------------   ----- 
End-of-path arrival time (ps)           16632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_ss(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rpi_ss(0)/fb                    iocell13      2769   2769  29440  RISE       1
Net_2193/main_0                 macrocell18   6397   9166  29440  RISE       1
Net_2193/q                      macrocell18   3350  12516  29440  RISE       1
\SPIS:BSPIS:BitCounter\/enable  count7cell    4115  16632  29829  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    6187  50520  FALL       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \I2C_1:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 30011p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell17            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                       iocell17      3163   3163  29290  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_6  macrocell56   4983   8146  30011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_1
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 30268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                            8856
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:R#2)   83333
- Setup time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               92189

Launch Clock Arrival Time                   41667
+ Clock path delay                       8854
+ Data path delay                       11401
-------------------------------------   ----- 
End-of-path arrival time (ps)           61921
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    6187  50520  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_1  count7cell      1940  52460  30268  RISE       1
\SPIS:BSPIS:tx_load\/main_2      macrocell10     2333  54793  30268  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell10     3350  58143  30268  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/f1_load  datapathcell4   3778  61921  30268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:sR16:Dp:u1\/clock                               datapathcell4    6189   8856  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_1
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 30269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                            8854
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:R#2)   83333
- Setup time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               92187

Launch Clock Arrival Time                   41667
+ Clock path delay                       8854
+ Data path delay                       11398
-------------------------------------   ----- 
End-of-path arrival time (ps)           61918
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    6187  50520  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_1  count7cell      1940  52460  30268  RISE       1
\SPIS:BSPIS:tx_load\/main_2      macrocell10     2333  54793  30268  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell10     3350  58143  30268  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/f1_load  datapathcell3   3775  61918  30269  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:sR16:Dp:u0\/clock                               datapathcell3    6187   8854  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_ss(0)/fb
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 30281p

Capture Clock Arrival Time                              41667
+ Clock path delay                                       8856
+ Cycle adjust (CyBUS_CLK:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                            -4480
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          46042

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15762
-------------------------------------   ----- 
End-of-path arrival time (ps)           15762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_ss(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Rpi_ss(0)/fb                       iocell13        2769   2769  29440  RISE       1
Net_2193/main_0                    macrocell18     6397   9166  29440  RISE       1
Net_2193/q                         macrocell18     3350  12516  29440  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/cs_addr_2  datapathcell4   3245  15762  30281  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u1\/clock                       datapathcell4   6189  50522  FALL       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \I2C_1:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 30509p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7648
-------------------------------------   ---- 
End-of-path arrival time (ps)           7648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell18            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                         iocell18      2685   2685  29807  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/main_0  macrocell68   4963   7648  30509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_mosi(0)/fb
Path End       : \SPIS:BSPIS:mosi_tmp\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_tmp\/clock_0
Path slack     : 38161p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       9762
+ Cycle adjust (CyBUS_CLK:R#2 vs. Rpi_sclk(0)/fb:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          47919

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9757
-------------------------------------   ---- 
End-of-path arrival time (ps)           9757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_mosi(0)/in_clock                                        iocell15            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rpi_mosi(0)/fb                iocell15      2515   2515  38161  RISE       1
\SPIS:BSPIS:mosi_tmp\/main_0  macrocell47   7242   9757  38161  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell47      7095   9762  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_ss(0)/fb
Path End       : \SPIS:BSPIS:BitCounter\/reset
Capture Clock  : \SPIS:BSPIS:BitCounter\/clock_n
Path slack     : 42134p

Capture Clock Arrival Time                              41667
+ Clock path delay                                       8854
+ Cycle adjust (CyBUS_CLK:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Recovery time                                             0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          50520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_ss(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rpi_ss(0)/fb                   iocell13      2769   2769  29440  RISE       1
\SPIS:BSPIS:BitCounter\/reset  count7cell    5617   8386  42134  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    6187  50520  FALL       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_1
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 67455p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            8856
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:F#2)   83333
- Setup time                                                 -4480
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               129376

Launch Clock Arrival Time                   41667
+ Clock path delay                       8854
+ Data path delay                       11401
-------------------------------------   ----- 
End-of-path arrival time (ps)           61921
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    6187  50520  FALL       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_1    count7cell      1940  52460  67455  RISE       1
\SPIS:BSPIS:tx_load\/main_2        macrocell10     2333  54793  67455  RISE       1
\SPIS:BSPIS:tx_load\/q             macrocell10     3350  58143  67455  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/cs_addr_0  datapathcell4   3778  61921  67455  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u1\/clock                       datapathcell4   6189  50522  FALL       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_1
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 67456p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            8854
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:F#2)   83333
- Setup time                                                 -4480
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               129374

Launch Clock Arrival Time                   41667
+ Clock path delay                       8854
+ Data path delay                       11398
-------------------------------------   ----- 
End-of-path arrival time (ps)           61918
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    6187  50520  FALL       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_1    count7cell      1940  52460  67455  RISE       1
\SPIS:BSPIS:tx_load\/main_2        macrocell10     2333  54793  67455  RISE       1
\SPIS:BSPIS:tx_load\/q             macrocell10     3350  58143  67455  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/cs_addr_0  datapathcell3   3775  61918  67456  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   6187  50520  FALL       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sR16:Dp:u0\/sol_msb
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/sir
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 77325p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            8856
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:F#2)   83333
- Setup time                                                 -1490
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               132366

Launch Clock Arrival Time                   41667
+ Clock path delay                       8854
+ Data path delay                        4520
-------------------------------------   ----- 
End-of-path arrival time (ps)           55040
 
Launch Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   6187  50520  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:sR16:Dp:u0\/sol_msb  datapathcell3   4520  55040  77325  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/sir      datapathcell4      0  55040  77325  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u1\/clock                       datapathcell4   6189  50522  FALL       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 136693p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23964
-------------------------------------   ----- 
End-of-path arrival time (ps)           23964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q               macrocell50     1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_1          macrocell21     7660   8910  136693  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell21     3350  12260  136693  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell25     3992  16251  136693  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell25     3350  19601  136693  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   4362  23964  136693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 136704p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23953
-------------------------------------   ----- 
End-of-path arrival time (ps)           23953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell52     1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell24    11184  12434  136704  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell24     3350  15784  136704  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell5   8169  23953  136704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 138298p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24859
-------------------------------------   ----- 
End-of-path arrival time (ps)           24859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell52   1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell24  11184  12434  136704  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell24   3350  15784  136704  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_0       macrocell64   9075  24859  138298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 138608p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23929
-------------------------------------   ----- 
End-of-path arrival time (ps)           23929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q                 macrocell50     1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_1            macrocell21     7660   8910  136693  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q                 macrocell21     3350  12260  136693  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell22     3992  16251  138608  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell22     3350  19601  138608  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell6   4328  23929  138608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 139223p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23933
-------------------------------------   ----- 
End-of-path arrival time (ps)           23933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell52   1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell24  11184  12434  136704  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell24   3350  15784  136704  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_1           macrocell54   8150  23933  139223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 139998p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23159
-------------------------------------   ----- 
End-of-path arrival time (ps)           23159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell52   1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell24  11184  12434  136704  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell24   3350  15784  136704  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_1           macrocell57   7376  23159  139998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 141215p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21942
-------------------------------------   ----- 
End-of-path arrival time (ps)           21942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q             macrocell52   1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:m_state_0_split\/main_7  macrocell34  11203  12453  141215  RISE       1
\I2C_1:bI2C_UDB:m_state_0_split\/q       macrocell34   3350  15803  141215  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_8        macrocell53   6139  21942  141215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 142256p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20901
-------------------------------------   ----- 
End-of-path arrival time (ps)           20901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q         macrocell63   1250   1250  138620  RISE       1
\I2C_1:bI2C_UDB:m_state_4_split\/main_10  macrocell1   10140  11390  142256  RISE       1
\I2C_1:bI2C_UDB:m_state_4_split\/q        macrocell1    3350  14740  142256  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_6         macrocell49   6161  20901  142256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 146779p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15758
-------------------------------------   ----- 
End-of-path arrival time (ps)           15758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q                 macrocell52     1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_0\/main_4     macrocell23     8857  10107  146779  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell23     3350  13457  146779  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell6   2300  15758  146779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:Net_643_3\/main_8
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 146918p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16239
-------------------------------------   ----- 
End-of-path arrival time (ps)           16239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_1  macrocell21   7660   8910  136693  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q       macrocell21   3350  12260  136693  RISE       1
\I2C_1:Net_643_3\/main_8           macrocell69   3979  16239  146918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 147251p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15905
-------------------------------------   ----- 
End-of-path arrival time (ps)           15905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q             macrocell50   1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:m_state_2_split\/main_5  macrocell65   7663   8913  147251  RISE       1
\I2C_1:bI2C_UDB:m_state_2_split\/q       macrocell65   3350  12263  147251  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_5        macrocell51   3642  15905  147251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 147974p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15183
-------------------------------------   ----- 
End-of-path arrival time (ps)           15183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q            macrocell50   1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_1       macrocell21   7660   8910  136693  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q            macrocell21   3350  12260  136693  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell63   2924  15183  147974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 150723p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12434
-------------------------------------   ----- 
End-of-path arrival time (ps)           12434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell52   1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_7  macrocell50  11184  12434  150723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 151478p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  137458  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_3             macrocell50     8099  11679  151478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 151735p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11422
-------------------------------------   ----- 
End-of-path arrival time (ps)           11422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q     macrocell64   1250   1250  142813  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_11  macrocell50  10172  11422  151735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 151767p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11390
-------------------------------------   ----- 
End-of-path arrival time (ps)           11390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q       macrocell63   1250   1250  138620  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell66  10140  11390  151767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 152067p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11089
-------------------------------------   ----- 
End-of-path arrival time (ps)           11089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell52   1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_4  macrocell56   9839  11089  152067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 152067p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11089
-------------------------------------   ----- 
End-of-path arrival time (ps)           11089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell52   1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_5  macrocell57   9839  11089  152067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:Net_643_3\/main_4
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 152076p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11080
-------------------------------------   ----- 
End-of-path arrival time (ps)           11080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q  macrocell52   1250   1250  136704  RISE       1
\I2C_1:Net_643_3\/main_4      macrocell69   9830  11080  152076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 152411p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10745
-------------------------------------   ----- 
End-of-path arrival time (ps)           10745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_2  macrocell52   9495  10745  152411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 152793p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  138774  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_4  macrocell50   9113  10363  152793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 153049p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10107
-------------------------------------   ----- 
End-of-path arrival time (ps)           10107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell52   1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_4  macrocell53   8857  10107  153049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 153335p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell50   1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_3  macrocell54   8571   9821  153335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 153335p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell50   1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_2  macrocell55   8571   9821  153335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 153347p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_2  macrocell53   8560   9810  153347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153375p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9781
-------------------------------------   ---- 
End-of-path arrival time (ps)           9781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q   macrocell63   1250   1250  138620  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_10  macrocell50   8531   9781  153375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:sda_x_wire\/main_4
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 153603p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9554
-------------------------------------   ---- 
End-of-path arrival time (ps)           9554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q  macrocell50   1250   1250  136693  RISE       1
\I2C_1:sda_x_wire\/main_4     macrocell70   8304   9554  153603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 153788p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9369
-------------------------------------   ---- 
End-of-path arrival time (ps)           9369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell52   1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_4  macrocell52   8119   9369  153788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 154089p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9067
-------------------------------------   ---- 
End-of-path arrival time (ps)           9067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell53   1250   1250  139212  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_8  macrocell50   7817   9067  154089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 154101p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_1  macrocell51   7806   9056  154101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 154101p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell50   1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_2  macrocell56   7806   9056  154101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 154101p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell50   1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_3  macrocell57   7806   9056  154101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:Net_643_3\/main_2
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 154248p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q  macrocell50   1250   1250  136693  RISE       1
\I2C_1:Net_643_3\/main_2      macrocell69   7659   8909  154248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 154502p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8654
-------------------------------------   ---- 
End-of-path arrival time (ps)           8654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  138620  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_7  macrocell52   7404   8654  154502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 154604p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  139051  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_3  macrocell52   7302   8552  154604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:Net_643_3\/main_7
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 154644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  138620  RISE       1
\I2C_1:Net_643_3\/main_7           macrocell69   7263   8513  154644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 154670p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  139051  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_6  macrocell50   7237   8487  154670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 154675p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_9  macrocell50   7231   8481  154675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 154749p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8408
-------------------------------------   ---- 
End-of-path arrival time (ps)           8408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell5   1210   1210  147953  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_0           macrocell49    7198   8408  154749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_1:sda_x_wire\/main_1
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 154749p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8408
-------------------------------------   ---- 
End-of-path arrival time (ps)           8408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell5   1210   1210  147953  RISE       1
\I2C_1:sda_x_wire\/main_1                   macrocell70    7198   8408  154749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 154755p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8402
-------------------------------------   ---- 
End-of-path arrival time (ps)           8402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  137458  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_0             macrocell53     4822   8402  154755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 154980p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8177
-------------------------------------   ---- 
End-of-path arrival time (ps)           8177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q              macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell66   6927   8177  154980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 155123p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8033
-------------------------------------   ---- 
End-of-path arrival time (ps)           8033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell52   1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_5  macrocell54   6783   8033  155123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 155123p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8033
-------------------------------------   ---- 
End-of-path arrival time (ps)           8033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell52   1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_4  macrocell55   6783   8033  155123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 155398p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7759
-------------------------------------   ---- 
End-of-path arrival time (ps)           7759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell53   1250   1250  139212  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_5  macrocell52   6509   7759  155398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_1:bI2C_UDB:StsReg\/clock
Path slack     : 155415p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10751
-------------------------------------   ----- 
End-of-path arrival time (ps)           10751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_reg\/q     macrocell58    1250   1250  141448  RISE       1
\I2C_1:bI2C_UDB:status_5\/main_0  macrocell19    3832   5082  155415  RISE       1
\I2C_1:bI2C_UDB:status_5\/q       macrocell19    3350   8432  155415  RISE       1
\I2C_1:bI2C_UDB:StsReg\/status_5  statusicell5   2319  10751  155415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:StsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 155432p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7724
-------------------------------------   ---- 
End-of-path arrival time (ps)           7724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell53   1250   1250  139212  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_4  macrocell49   6474   7724  155432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:sda_x_wire\/main_7
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 155432p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7724
-------------------------------------   ---- 
End-of-path arrival time (ps)           7724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q  macrocell53   1250   1250  139212  RISE       1
\I2C_1:sda_x_wire\/main_7     macrocell70   6474   7724  155432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 155442p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7715
-------------------------------------   ---- 
End-of-path arrival time (ps)           7715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q            macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_1  macrocell64   6465   7715  155442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 155521p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  139051  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_2  macrocell49   6386   7636  155521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:sda_x_wire\/main_5
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 155521p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q  macrocell51   1250   1250  139051  RISE       1
\I2C_1:sda_x_wire\/main_5     macrocell70   6386   7636  155521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155530p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  138620  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_7  macrocell53   6377   7627  155530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 155541p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell51   1250   1250  139051  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_4  macrocell54   6366   7616  155541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 155541p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell51   1250   1250  139051  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_3  macrocell55   6366   7616  155541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 155660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  138774  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_0  macrocell51   6247   7497  155660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 155660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell49   1250   1250  138774  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_1  macrocell56   6247   7497  155660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 155660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell49   1250   1250  138774  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_2  macrocell57   6247   7497  155660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:Net_643_3\/main_1
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 155677p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7480
-------------------------------------   ---- 
End-of-path arrival time (ps)           7480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q  macrocell49   1250   1250  138774  RISE       1
\I2C_1:Net_643_3\/main_1      macrocell69   6230   7480  155677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 155692p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  137458  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_0             macrocell52     3885   7465  155692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_reset\/clock_0
Path slack     : 155733p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7423
-------------------------------------   ---- 
End-of-path arrival time (ps)           7423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell5   1210   1210  155733  RISE       1
\I2C_1:bI2C_UDB:m_reset\/main_0             macrocell71    6213   7423  155733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_1:sda_x_wire\/main_10
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 155777p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7379
-------------------------------------   ---- 
End-of-path arrival time (ps)           7379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/q  macrocell66   1250   1250  155777  RISE       1
\I2C_1:sda_x_wire\/main_10         macrocell70   6129   7379  155777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:sda_x_wire\/main_9
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 155972p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q  macrocell64   1250   1250  142813  RISE       1
\I2C_1:sda_x_wire\/main_9        macrocell70   5934   7184  155972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 155994p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_6  macrocell52   5913   7163  155994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 156326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell53   1250   1250  139212  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_6  macrocell54   5580   6830  156326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 156326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell53   1250   1250  139212  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_5  macrocell55   5580   6830  156326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 156342p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell5   1210   1210  147420  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_1           macrocell50    5604   6814  156342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:Net_643_3\/q
Path End       : \I2C_1:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 156487p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:Net_643_3\/q                 macrocell69   1250   1250  138655  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/main_1  macrocell68   5420   6670  156487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 156499p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_reg\/q         macrocell48     1250   1250  156499  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/route_si  datapathcell5   5418   6668  156499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 156806p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_3  macrocell51   5101   6351  156806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 156806p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_7  macrocell56   5101   6351  156806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 156806p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_6  macrocell57   5101   6351  156806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:Net_643_3\/main_6
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 156820p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6337
-------------------------------------   ---- 
End-of-path arrival time (ps)           6337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q  macrocell71   1250   1250  145196  RISE       1
\I2C_1:Net_643_3\/main_6    macrocell69   5087   6337  156820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 156875p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_7  macrocell54   5032   6282  156875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 156875p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_6  macrocell55   5032   6282  156875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 156908p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  138774  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_1  macrocell53   4999   6249  156908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 157013p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  138774  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_1  macrocell49   4894   6144  157013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:sda_x_wire\/main_3
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 157013p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q  macrocell49   1250   1250  138774  RISE       1
\I2C_1:sda_x_wire\/main_3     macrocell70   4894   6144  157013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 157080p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell53   1250   1250  139212  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_5  macrocell56   4827   6077  157080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:Net_643_3\/main_5
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 157091p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q  macrocell53   1250   1250  139212  RISE       1
\I2C_1:Net_643_3\/main_5      macrocell69   4816   6066  157091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 157099p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell49   1250   1250  138774  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_1  macrocell52   4807   6057  157099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 157405p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  138620  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_4  macrocell51   4502   5752  157405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 157405p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell63   1250   1250  138620  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_8   macrocell56   4502   5752  157405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 157419p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_reg\/q            macrocell48   1250   1250  156499  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/main_0  macrocell61   4488   5738  157419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 157433p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q            macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_5  macrocell67   4474   5724  157433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_2\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 157501p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_2\/q       macrocell55   1250   1250  157501  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_0  macrocell55   4406   5656  157501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 157616p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell5   1210   1210  148136  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_0           macrocell50    4330   5540  157616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 157659p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           5497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  139051  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_3  macrocell53   4247   5497  157659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 157713p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_5  macrocell49   4194   5444  157713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:sda_x_wire\/main_8
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 157713p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q  macrocell71   1250   1250  145196  RISE       1
\I2C_1:sda_x_wire\/main_8   macrocell70   4194   5444  157713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 157877p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_6  macrocell53   4030   5280  157877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 157877p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q              macrocell71   1250   1250  145196  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell63   4030   5280  157877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_3\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 157982p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_3\/q       macrocell54   1250   1250  157982  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_0  macrocell54   3924   5174  157982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 158072p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell49   1250   1250  138774  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_2  macrocell54   3835   5085  158072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 158072p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell49   1250   1250  138774  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_1  macrocell55   3835   5085  158072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 158074p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_reg\/q         macrocell58   1250   1250  141448  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_0  macrocell67   3832   5082  158074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 158133p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell53   1250   1250  139212  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_5  macrocell53   3773   5023  158133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_1:sda_x_wire\/main_2
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 158325p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/so_comb  datapathcell5   2520   2520  158325  RISE       1
\I2C_1:sda_x_wire\/main_2            macrocell70     2312   4832  158325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:sda_x_wire\/q
Path End       : \I2C_1:sda_x_wire\/main_0
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 158393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:sda_x_wire\/q       macrocell70   1250   1250  158393  RISE       1
\I2C_1:sda_x_wire\/main_0  macrocell70   3513   4763  158393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 158404p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q       macrocell64   1250   1250  142813  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_2  macrocell64   3502   4752  158404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 158498p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last_reg\/q        macrocell59   1250   1250  141729  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell60   3409   4659  158498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 158498p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last_reg\/q    macrocell59   1250   1250  141729  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_1  macrocell67   3409   4659  158498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 158575p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell6   2290   2290  147467  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell63     2292   4582  158575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 158664p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell52   1250   1250  136704  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_3  macrocell49   3243   4493  158664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:sda_x_wire\/main_6
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 158664p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q  macrocell52   1250   1250  136704  RISE       1
\I2C_1:sda_x_wire\/main_6     macrocell70   3243   4493  158664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 158998p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last_reg\/q        macrocell61   1250   1250  156339  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell62   2909   4159  158998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 158998p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last_reg\/q    macrocell61   1250   1250  156339  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_3  macrocell67   2909   4159  158998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 159002p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_reg\/q            macrocell58   1250   1250  141448  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/main_0  macrocell59   2904   4154  159002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell59         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 159018p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell5   1210   1210  149540  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_2           macrocell50    2928   4138  159018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 159131p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell50   1250   1250  136693  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_5  macrocell50   2776   4026  159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_1\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 159372p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_1\/q       macrocell56   1250   1250  159372  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_0  macrocell56   2535   3785  159372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:Net_643_3\/main_3
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 159372p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q  macrocell51   1250   1250  139051  RISE       1
\I2C_1:Net_643_3\/main_3      macrocell69   2535   3785  159372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_0\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 159372p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_0\/q       macrocell57   1250   1250  159372  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_0  macrocell57   2534   3784  159372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 159378p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell51   1250   1250  139051  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_2  macrocell51   2528   3778  159378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 159378p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell51   1250   1250  139051  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_3  macrocell56   2528   3778  159378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 159378p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell51   1250   1250  139051  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_4  macrocell57   2528   3778  159378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159594p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:bus_busy_reg\/q       macrocell67   1250   1250  159594  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_6  macrocell67   2313   3563  159594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159600p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last2_reg\/q   macrocell62   1250   1250  156941  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_4  macrocell67   2307   3557  159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159619p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last2_reg\/q   macrocell60   1250   1250  156960  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_2  macrocell67   2287   3537  159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 478829p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18321
-------------------------------------   ----- 
End-of-path arrival time (ps)           18321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0   count7cell      1940   1940  478829  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_4  macrocell2      7989   9929  478829  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell2      3350  13279  478829  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   5042  18321  478829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 480686p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18814
-------------------------------------   ----- 
End-of-path arrival time (ps)           18814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0   count7cell     1940   1940  478829  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_4  macrocell2     7989   9929  478829  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell2     3350  13279  478829  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_3    statusicell1   5535  18814  480686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 481697p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17803
-------------------------------------   ----- 
End-of-path arrival time (ps)           17803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell     1940   1940  478829  RISE       1
\SPIM_1:BSPIM:rx_status_6\/main_4  macrocell5     8010   9950  481697  RISE       1
\SPIM_1:BSPIM:rx_status_6\/q       macrocell5     3350  13300  481697  RISE       1
\SPIM_1:BSPIM:RxStsReg\/status_6   statusicell2   4503  17803  481697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:RxStsReg\/clock                              statusicell2        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483277p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10713
-------------------------------------   ----- 
End-of-path arrival time (ps)           10713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q            macrocell37     1250   1250  483277  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   9463  10713  483277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 483289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13861
-------------------------------------   ----- 
End-of-path arrival time (ps)           13861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4   count7cell      1940   1940  483289  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/main_0  macrocell26     3695   5635  483289  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/q       macrocell26     3350   8985  483289  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/f1_load   datapathcell8   4877  13861  483289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SigGen:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_SigGen:BSPIM:RxStsReg\/clock
Path slack     : 483537p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15963
-------------------------------------   ----- 
End-of-path arrival time (ps)           15963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_3  count7cell     1940   1940  483311  RISE       1
\SPIM_SigGen:BSPIM:rx_status_6\/main_1  macrocell29    5150   7090  483537  RISE       1
\SPIM_SigGen:BSPIM:rx_status_6\/q       macrocell29    3350  10440  483537  RISE       1
\SPIM_SigGen:BSPIM:RxStsReg\/status_6   statusicell7   5523  15963  483537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:RxStsReg\/clock                         statusicell7        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock
Path slack     : 483850p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13300
-------------------------------------   ----- 
End-of-path arrival time (ps)           13300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4   count7cell      1940   1940  483289  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/main_0  macrocell26     3695   5635  483289  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/q       macrocell26     3350   8985  483289  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/f1_load   datapathcell7   4315  13300  483850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_2\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 483924p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15576
-------------------------------------   ----- 
End-of-path arrival time (ps)           15576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_2\/clock                                  synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_2\/out          synccell       1020   1020  483924  RISE       1
\SPIS:BSPIS:tx_status_0\/main_2  macrocell15    8280   9300  483924  RISE       1
\SPIS:BSPIS:tx_status_0\/q       macrocell15    3350  12650  483924  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0   statusicell3   2927  15576  483924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 484198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15302
-------------------------------------   ----- 
End-of-path arrival time (ps)           15302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q           macrocell37    1250   1250  483277  RISE       1
\SPIM_1:BSPIM:tx_status_0\/main_0  macrocell3     8384   9634  484198  RISE       1
\SPIM_1:BSPIM:tx_status_0\/q       macrocell3     3350  12984  484198  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_0   statusicell1   2317  15302  484198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484719p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q            macrocell38     1250   1250  484719  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   8021   9271  484719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock
Path slack     : 484735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q             macrocell76     1250   1250  484735  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell7   8005   9255  484735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 485521p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10969
-------------------------------------   ----- 
End-of-path arrival time (ps)           10969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell39   1250   1250  485380  RISE       1
\SPIM_1:BSPIM:state_2\/main_2  macrocell37   9719  10969  485521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 485521p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10969
-------------------------------------   ----- 
End-of-path arrival time (ps)           10969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell39   1250   1250  485380  RISE       1
\SPIM_1:BSPIM:state_1\/main_2  macrocell38   9719  10969  485521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 485521p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10969
-------------------------------------   ----- 
End-of-path arrival time (ps)           10969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q        macrocell39   1250   1250  485380  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_2  macrocell42   9719  10969  485521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 485687p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10803
-------------------------------------   ----- 
End-of-path arrival time (ps)           10803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  485687  RISE       1
\SPIM_1:BSPIM:state_2\/main_8              macrocell37     7223  10803  485687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 485687p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10803
-------------------------------------   ----- 
End-of-path arrival time (ps)           10803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  485687  RISE       1
\SPIM_1:BSPIM:state_1\/main_8              macrocell38     7223  10803  485687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS:BSPIS:RxStsReg\/clock
Path slack     : 485926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13574
-------------------------------------   ----- 
End-of-path arrival time (ps)           13574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_3\/out             synccell       1020   1020  485926  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/main_0  macrocell12    2883   3903  485926  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/q       macrocell12    3350   7253  485926  RISE       1
\SPIS:BSPIS:RxStsReg\/status_5      statusicell4   6322  13574  485926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:RxStsReg\/clock                                statusicell4        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock
Path slack     : 485992p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7998
-------------------------------------   ---- 
End-of-path arrival time (ps)           7998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q             macrocell75     1250   1250  485992  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell7   6748   7998  485992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 486145p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7845
-------------------------------------   ---- 
End-of-path arrival time (ps)           7845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q             macrocell76     1250   1250  484735  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell8   6595   7845  486145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 486540p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9950
-------------------------------------   ---- 
End-of-path arrival time (ps)           9950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  478829  RISE       1
\SPIM_1:BSPIM:load_cond\/main_7    macrocell41   8010   9950  486540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 486554p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q             macrocell75     1250   1250  485992  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell8   6186   7436  486554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 486561p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  478829  RISE       1
Net_23/main_9                      macrocell36   7989   9929  486561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : Net_2162/main_3
Capture Clock  : Net_2162/clock_0
Path slack     : 486652p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9838
-------------------------------------   ---- 
End-of-path arrival time (ps)           9838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q  macrocell76   1250   1250  484735  RISE       1
Net_2162/main_3                macrocell72   8588   9838  486652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2162/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 486652p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9838
-------------------------------------   ---- 
End-of-path arrival time (ps)           9838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q         macrocell76   1250   1250  484735  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_2  macrocell78   8588   9838  486652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 486856p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9634
-------------------------------------   ---- 
End-of-path arrival time (ps)           9634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell37   1250   1250  483277  RISE       1
Net_23/main_1             macrocell36   8384   9634  486856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 486860p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9630
-------------------------------------   ---- 
End-of-path arrival time (ps)           9630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell37   1250   1250  483277  RISE       1
\SPIM_1:BSPIM:state_0\/main_0  macrocell39   8380   9630  486860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 486860p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9630
-------------------------------------   ---- 
End-of-path arrival time (ps)           9630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q         macrocell37   1250   1250  483277  RISE       1
\SPIM_1:BSPIM:load_cond\/main_0  macrocell41   8380   9630  486860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 486861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9629
-------------------------------------   ---- 
End-of-path arrival time (ps)           9629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell39   1250   1250  485380  RISE       1
Net_25/main_3             macrocell35   8379   9629  486861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 486861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9629
-------------------------------------   ---- 
End-of-path arrival time (ps)           9629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q          macrocell39   1250   1250  485380  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_2  macrocell43   8379   9629  486861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_1066/main_2
Capture Clock  : Net_1066/clock_0
Path slack     : 487127p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell39   1250   1250  485380  RISE       1
Net_1066/main_2           macrocell40   8113   9363  487127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1066/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 487407p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9083
-------------------------------------   ---- 
End-of-path arrival time (ps)           9083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  479693  RISE       1
\SPIM_1:BSPIM:load_cond\/main_4    macrocell41   7143   9083  487407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 487425p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9065
-------------------------------------   ---- 
End-of-path arrival time (ps)           9065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  479693  RISE       1
Net_23/main_6                      macrocell36   7125   9065  487425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 487446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  479741  RISE       1
\SPIM_1:BSPIM:load_cond\/main_6    macrocell41   7104   9044  487446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 487473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell39   1250   1250  485380  RISE       1
\SPIM_1:BSPIM:state_0\/main_2  macrocell39   7767   9017  487473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 487473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q         macrocell39   1250   1250  485380  RISE       1
\SPIM_1:BSPIM:load_cond\/main_2  macrocell41   7767   9017  487473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 487473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  479741  RISE       1
Net_23/main_8                      macrocell36   7077   9017  487473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 487584p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8906
-------------------------------------   ---- 
End-of-path arrival time (ps)           8906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell8   3580   3580  487584  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_8               macrocell74     5326   8906  487584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 487584p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8906
-------------------------------------   ---- 
End-of-path arrival time (ps)           8906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell8   3580   3580  487584  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_8               macrocell75     5326   8906  487584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 487595p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8895
-------------------------------------   ---- 
End-of-path arrival time (ps)           8895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  479863  RISE       1
Net_23/main_5                      macrocell36   6955   8895  487595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 487602p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8888
-------------------------------------   ---- 
End-of-path arrival time (ps)           8888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  485687  RISE       1
\SPIM_1:BSPIM:state_0\/main_3              macrocell39     5308   8888  487602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 487618p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8872
-------------------------------------   ---- 
End-of-path arrival time (ps)           8872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  479863  RISE       1
\SPIM_1:BSPIM:load_cond\/main_3    macrocell41   6932   8872  487618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 487711p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  479979  RISE       1
Net_23/main_7                      macrocell36   6839   8779  487711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 487725p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8765
-------------------------------------   ---- 
End-of-path arrival time (ps)           8765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  479979  RISE       1
\SPIM_1:BSPIM:load_cond\/main_5    macrocell41   6825   8765  487725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_SigGen:BSPIM:TxStsReg\/clock
Path slack     : 487891p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11609
-------------------------------------   ----- 
End-of-path arrival time (ps)           11609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4   count7cell     1940   1940  483289  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/main_0  macrocell26    3695   5635  483289  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/q       macrocell26    3350   8985  483289  RISE       1
\SPIM_SigGen:BSPIM:TxStsReg\/status_3    statusicell6   2624  11609  487891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:TxStsReg\/clock                         statusicell6        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_SigGen:BSPIM:TxStsReg\/clock
Path slack     : 488033p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11467
-------------------------------------   ----- 
End-of-path arrival time (ps)           11467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q           macrocell74    1250   1250  488033  RISE       1
\SPIM_SigGen:BSPIM:tx_status_0\/main_0  macrocell27    4571   5821  488033  RISE       1
\SPIM_SigGen:BSPIM:tx_status_0\/q       macrocell27    3350   9171  488033  RISE       1
\SPIM_SigGen:BSPIM:TxStsReg\/status_0   statusicell6   2296  11467  488033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:TxStsReg\/clock                         statusicell6        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 488037p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell39   1250   1250  485380  RISE       1
Net_23/main_3             macrocell36   7203   8453  488037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_SigGen:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_SigGen:BSPIM:state_0\/clock_0
Path slack     : 488167p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell8   3580   3580  487584  RISE       1
\SPIM_SigGen:BSPIM:state_0\/main_3               macrocell76     4743   8323  488167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/so_comb
Path End       : Net_2161/main_4
Capture Clock  : Net_2161/clock_0
Path slack     : 488235p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/so_comb  datapathcell8   5360   5360  488235  RISE       1
Net_2161/main_4                         macrocell73     2895   8255  488235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 488240p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  488240  RISE       1
Net_23/main_4                     macrocell36     2890   8250  488240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 488267p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell38   1250   1250  484719  RISE       1
\SPIM_1:BSPIM:state_0\/main_1  macrocell39   6973   8223  488267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 488267p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q         macrocell38   1250   1250  484719  RISE       1
\SPIM_1:BSPIM:load_cond\/main_1  macrocell41   6973   8223  488267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 488286p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell38   1250   1250  484719  RISE       1
Net_23/main_2             macrocell36   6954   8204  488286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 488353p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q             macrocell74     1250   1250  488033  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell8   4387   5637  488353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock
Path slack     : 488354p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q             macrocell74     1250   1250  488033  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell7   4386   5636  488354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : Net_2162/main_2
Capture Clock  : Net_2162/clock_0
Path slack     : 488476p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8014
-------------------------------------   ---- 
End-of-path arrival time (ps)           8014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q  macrocell75   1250   1250  485992  RISE       1
Net_2162/main_2                macrocell72   6764   8014  488476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2162/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 488476p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8014
-------------------------------------   ---- 
End-of-path arrival time (ps)           8014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q         macrocell75   1250   1250  485992  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_1  macrocell78   6764   8014  488476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 488489p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8001
-------------------------------------   ---- 
End-of-path arrival time (ps)           8001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  478829  RISE       1
\SPIM_1:BSPIM:state_2\/main_7      macrocell37   6061   8001  488489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 488489p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8001
-------------------------------------   ---- 
End-of-path arrival time (ps)           8001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  478829  RISE       1
\SPIM_1:BSPIM:state_1\/main_7      macrocell38   6061   8001  488489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 488489p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8001
-------------------------------------   ---- 
End-of-path arrival time (ps)           8001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  478829  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_7     macrocell42   6061   8001  488489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 488530p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q            macrocell39     1250   1250  485380  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4210   5460  488530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 488795p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:ld_ident\/q  macrocell42   1250   1250  488795  RISE       1
Net_23/main_10             macrocell36   6445   7695  488795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 488804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell38   1250   1250  484719  RISE       1
Net_25/main_2             macrocell35   6436   7686  488804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 488804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q          macrocell38   1250   1250  484719  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_1  macrocell43   6436   7686  488804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 488809p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell37   1250   1250  483277  RISE       1
\SPIM_1:BSPIM:state_2\/main_0  macrocell37   6431   7681  488809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 488809p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell37   1250   1250  483277  RISE       1
\SPIM_1:BSPIM:state_1\/main_0  macrocell38   6431   7681  488809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 488809p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q        macrocell37   1250   1250  483277  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_0  macrocell42   6431   7681  488809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:dpcounter_one_reg\/q
Path End       : \SPIS:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 489129p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10371
-------------------------------------   ----- 
End-of-path arrival time (ps)           10371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:dpcounter_one_reg\/q   macrocell45    1250   1250  489126  RISE       1
\SPIS:BSPIS:byte_complete\/main_1  macrocell11    2847   4097  489129  RISE       1
\SPIS:BSPIS:byte_complete\/q       macrocell11    3350   7447  489129  RISE       1
\SPIS:BSPIS:TxStsReg\/status_6     statusicell3   2924  10371  489129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_1066/main_1
Capture Clock  : Net_1066/clock_0
Path slack     : 489380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell38   1250   1250  484719  RISE       1
Net_1066/main_1           macrocell40   5860   7110  489380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1066/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 489400p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7090
-------------------------------------   ---- 
End-of-path arrival time (ps)           7090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483311  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_4    macrocell78   5150   7090  489400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 489433p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7057
-------------------------------------   ---- 
End-of-path arrival time (ps)           7057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483338  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_7    macrocell78   5117   7057  489433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : Net_2161/main_2
Capture Clock  : Net_2161/clock_0
Path slack     : 489982p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q  macrocell75   1250   1250  485992  RISE       1
Net_2161/main_2                macrocell73   5258   6508  489982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 489990p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6500
-------------------------------------   ---- 
End-of-path arrival time (ps)           6500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q       macrocell75   1250   1250  485992  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_1  macrocell74   5250   6500  489990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 489990p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6500
-------------------------------------   ---- 
End-of-path arrival time (ps)           6500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q       macrocell75   1250   1250  485992  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_1  macrocell75   5250   6500  489990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 489990p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6500
-------------------------------------   ---- 
End-of-path arrival time (ps)           6500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q        macrocell75   1250   1250  485992  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_1  macrocell79   5250   6500  489990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 490112p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q       macrocell74   1250   1250  488033  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_0  macrocell74   5128   6378  490112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 490112p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q       macrocell74   1250   1250  488033  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_0  macrocell75   5128   6378  490112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 490112p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q        macrocell74   1250   1250  488033  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_0  macrocell79   5128   6378  490112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : Net_2162/main_1
Capture Clock  : Net_2162/clock_0
Path slack     : 490170p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q  macrocell74   1250   1250  488033  RISE       1
Net_2162/main_1                macrocell72   5070   6320  490170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2162/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 490170p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q         macrocell74   1250   1250  488033  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_0  macrocell78   5070   6320  490170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 490298p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6192
-------------------------------------   ---- 
End-of-path arrival time (ps)           6192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483289  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_3      macrocell74   4252   6192  490298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 490298p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6192
-------------------------------------   ---- 
End-of-path arrival time (ps)           6192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483289  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_3      macrocell75   4252   6192  490298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 490298p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6192
-------------------------------------   ---- 
End-of-path arrival time (ps)           6192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483289  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_3     macrocell79   4252   6192  490298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 490301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483311  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_4      macrocell74   4249   6189  490301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 490301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483311  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_4      macrocell75   4249   6189  490301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 490301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483311  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_4     macrocell79   4249   6189  490301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 490346p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483289  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_3    macrocell78   4204   6144  490346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 490353p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483338  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_7      macrocell74   4197   6137  490353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 490353p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483338  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_7      macrocell75   4197   6137  490353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 490353p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483338  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_7     macrocell79   4197   6137  490353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 490419p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q       macrocell76   1250   1250  484735  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_2  macrocell74   4821   6071  490419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 490419p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q       macrocell76   1250   1250  484735  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_2  macrocell75   4821   6071  490419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 490419p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q        macrocell76   1250   1250  484735  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_2  macrocell79   4821   6071  490419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_1066/main_0
Capture Clock  : Net_1066/clock_0
Path slack     : 490485p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell37   1250   1250  483277  RISE       1
Net_1066/main_0           macrocell40   4755   6005  490485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1066/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 490499p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell37   1250   1250  483277  RISE       1
Net_25/main_1             macrocell35   4741   5991  490499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 490499p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q          macrocell37   1250   1250  483277  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_0  macrocell43   4741   5991  490499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_SigGen:BSPIM:state_0\/clock_0
Path slack     : 490669p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5821
-------------------------------------   ---- 
End-of-path arrival time (ps)           5821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q       macrocell74   1250   1250  488033  RISE       1
\SPIM_SigGen:BSPIM:state_0\/main_0  macrocell76   4571   5821  490669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_SigGen:BSPIM:state_0\/clock_0
Path slack     : 490693p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q       macrocell75   1250   1250  485992  RISE       1
\SPIM_SigGen:BSPIM:state_0\/main_1  macrocell76   4547   5797  490693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 490718p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  479741  RISE       1
\SPIM_1:BSPIM:state_2\/main_6      macrocell37   3832   5772  490718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 490718p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  479741  RISE       1
\SPIM_1:BSPIM:state_1\/main_6      macrocell38   3832   5772  490718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 490718p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  479741  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_6     macrocell42   3832   5772  490718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 490774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  479979  RISE       1
\SPIM_1:BSPIM:state_2\/main_5      macrocell37   3776   5716  490774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 490774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  479979  RISE       1
\SPIM_1:BSPIM:state_1\/main_5      macrocell38   3776   5716  490774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 490774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  479979  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_5     macrocell42   3776   5716  490774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 490829p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484187  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_5    macrocell78   3721   5661  490829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : Net_2161/main_5
Capture Clock  : Net_2161/clock_0
Path slack     : 490855p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483289  RISE       1
Net_2161/main_5                         macrocell73   3695   5635  490855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_3
Path End       : Net_2161/main_6
Capture Clock  : Net_2161/clock_0
Path slack     : 490878p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483311  RISE       1
Net_2161/main_6                         macrocell73   3672   5612  490878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : Net_2161/main_9
Capture Clock  : Net_2161/clock_0
Path slack     : 490904p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483338  RISE       1
Net_2161/main_9                         macrocell73   3646   5586  490904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_SigGen:BSPIM:state_0\/clock_0
Path slack     : 490969p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q       macrocell76   1250   1250  484735  RISE       1
\SPIM_SigGen:BSPIM:state_0\/main_2  macrocell76   4271   5521  490969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 490982p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484038  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_6    macrocell78   3568   5508  490982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 491065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  479863  RISE       1
\SPIM_1:BSPIM:state_2\/main_3      macrocell37   3485   5425  491065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 491065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  479863  RISE       1
\SPIM_1:BSPIM:state_1\/main_3      macrocell38   3485   5425  491065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 491065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  479863  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_3     macrocell42   3485   5425  491065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : Net_2161/main_1
Capture Clock  : Net_2161/clock_0
Path slack     : 491096p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q  macrocell74   1250   1250  488033  RISE       1
Net_2161/main_1                macrocell73   4144   5394  491096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : Net_2163/main_0
Capture Clock  : Net_2163/clock_0
Path slack     : 491098p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q  macrocell74   1250   1250  488033  RISE       1
Net_2163/main_0                macrocell77   4142   5392  491098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2163/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_SigGen:BSPIM:cnt_enable\/clock_0
Path slack     : 491098p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q          macrocell74   1250   1250  488033  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/main_0  macrocell80   4142   5392  491098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 491254p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  479693  RISE       1
\SPIM_1:BSPIM:state_2\/main_4      macrocell37   3296   5236  491254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 491254p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  479693  RISE       1
\SPIM_1:BSPIM:state_1\/main_4      macrocell38   3296   5236  491254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 491254p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  479693  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_4     macrocell42   3296   5236  491254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : Net_2163/main_2
Capture Clock  : Net_2163/clock_0
Path slack     : 491402p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q  macrocell76   1250   1250  484735  RISE       1
Net_2163/main_2                macrocell77   3838   5088  491402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2163/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_SigGen:BSPIM:cnt_enable\/clock_0
Path slack     : 491402p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q          macrocell76   1250   1250  484735  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/main_2  macrocell80   3838   5088  491402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : Net_2161/main_3
Capture Clock  : Net_2161/clock_0
Path slack     : 491406p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q  macrocell76   1250   1250  484735  RISE       1
Net_2161/main_3                macrocell73   3834   5084  491406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_1:BSPIM:BitCounter\/clock
Path slack     : 491472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell43   1250   1250  491472  RISE       1
\SPIM_1:BSPIM:BitCounter\/enable  count7cell    3218   4468  491472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_1
Path End       : Net_2161/main_8
Capture Clock  : Net_2161/clock_0
Path slack     : 491605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484038  RISE       1
Net_2161/main_8                         macrocell73   2945   4885  491605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 491616p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484038  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_6      macrocell74   2934   4874  491616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 491616p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484038  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_6      macrocell75   2934   4874  491616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 491616p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484038  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_6     macrocell79   2934   4874  491616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 491732p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_25/q       macrocell35   1250   1250  491732  RISE       1
Net_25/main_0  macrocell35   3508   4758  491732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 491747p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:ld_ident\/q      macrocell42   1250   1250  488795  RISE       1
\SPIM_1:BSPIM:state_2\/main_9  macrocell37   3493   4743  491747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 491747p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:ld_ident\/q      macrocell42   1250   1250  488795  RISE       1
\SPIM_1:BSPIM:state_1\/main_9  macrocell38   3493   4743  491747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 491747p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:ld_ident\/q       macrocell42   1250   1250  488795  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_8  macrocell42   3493   4743  491747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_2
Path End       : Net_2161/main_7
Capture Clock  : Net_2161/clock_0
Path slack     : 491754p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484187  RISE       1
Net_2161/main_7                         macrocell73   2796   4736  491754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484187  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_5      macrocell74   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484187  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_5      macrocell75   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484187  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_5     macrocell79   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2162/q
Path End       : Net_2162/main_0
Capture Clock  : Net_2162/clock_0
Path slack     : 491762p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2162/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2162/q       macrocell72   1250   1250  491762  RISE       1
Net_2162/main_0  macrocell72   3478   4728  491762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2162/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : Net_2163/main_1
Capture Clock  : Net_2163/clock_0
Path slack     : 491811p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q  macrocell75   1250   1250  485992  RISE       1
Net_2163/main_1                macrocell77   3429   4679  491811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2163/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_SigGen:BSPIM:cnt_enable\/clock_0
Path slack     : 491811p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q          macrocell75   1250   1250  485992  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/main_1  macrocell80   3429   4679  491811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 491819p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell38   1250   1250  484719  RISE       1
\SPIM_1:BSPIM:state_2\/main_1  macrocell37   3421   4671  491819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 491819p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell38   1250   1250  484719  RISE       1
\SPIM_1:BSPIM:state_1\/main_1  macrocell38   3421   4671  491819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 491819p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q        macrocell38   1250   1250  484719  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_1  macrocell42   3421   4671  491819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:cnt_enable\/q
Path End       : \SPIM_SigGen:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_SigGen:BSPIM:BitCounter\/clock
Path slack     : 492073p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -4060
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:cnt_enable\/q       macrocell80   1250   1250  492073  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/enable  count7cell    2617   3867  492073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 492261p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out                synccell      1020   1020  489874  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/main_0  macrocell45   3209   4229  492261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 492587p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3903
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_3\/out                   synccell      1020   1020  485926  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell46   2883   3903  492587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:ld_ident\/q
Path End       : Net_2161/main_10
Capture Clock  : Net_2161/clock_0
Path slack     : 492620p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:ld_ident\/q  macrocell79   1250   1250  492620  RISE       1
Net_2161/main_10                macrocell73   2620   3870  492620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:ld_ident\/q
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:ld_ident\/q      macrocell79   1250   1250  492620  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_9  macrocell74   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:ld_ident\/q
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:ld_ident\/q      macrocell79   1250   1250  492620  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_9  macrocell75   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:ld_ident\/q
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:ld_ident\/q       macrocell79   1250   1250  492620  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_8  macrocell79   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:cnt_enable\/q
Path End       : \SPIM_SigGen:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_SigGen:BSPIM:cnt_enable\/clock_0
Path slack     : 492639p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:cnt_enable\/q       macrocell80   1250   1250  492073  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/main_3  macrocell80   2601   3851  492639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2161/q
Path End       : Net_2161/main_0
Capture Clock  : Net_2161/clock_0
Path slack     : 492926p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell73         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2161/q       macrocell73   1250   1250  492926  RISE       1
Net_2161/main_0  macrocell73   2314   3564  492926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:load_cond\/q
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 492937p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:load_cond\/q       macrocell78   1250   1250  492937  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_8  macrocell78   2303   3553  492937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2163/q
Path End       : Net_2163/main_3
Capture Clock  : Net_2163/clock_0
Path slack     : 492942p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2163/clock_0                                           macrocell77         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2163/q       macrocell77   1250   1250  492942  RISE       1
Net_2163/main_3  macrocell77   2298   3548  492942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2163/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1066/q
Path End       : Net_1066/main_3
Capture Clock  : Net_1066/clock_0
Path slack     : 492944p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1066/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1066/q       macrocell40   1250   1250  492944  RISE       1
Net_1066/main_3  macrocell40   2296   3546  492944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1066/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:load_cond\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:load_cond\/q       macrocell41   1250   1250  492945  RISE       1
\SPIM_1:BSPIM:load_cond\/main_8  macrocell41   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 492947p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell36         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_23/q       macrocell36   1250   1250  492947  RISE       1
Net_23/main_0  macrocell36   2293   3543  492947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 492950p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell43   1250   1250  491472  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_3  macrocell43   2290   3540  492950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 496260p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3020
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496980

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell7    720    720  496260  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/sir      datapathcell8      0    720  496260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2134/q
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 99987967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_2134/q                                         macrocell44     1250   1250  99987967  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell2   4723   5973  99987967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2134/q
Path End       : Net_2134/main_2
Capture Clock  : Net_2134/clock_0
Path slack     : 99989197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
Net_2134/q       macrocell44   1250   1250  99987967  RISE       1
Net_2134/main_2  macrocell44   6043   7293  99989197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 99990368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sync_1:genblk1[0]:INST\/out                       synccell        1020   1020  99990368  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell2   2552   3572  99990368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_2134/main_1
Capture Clock  : Net_2134/clock_0
Path slack     : 99991952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GlitchFilter_1:genblk2:Counter0:DP:u0\/z0_comb  datapathcell2   2290   2290  99991952  RISE       1
Net_2134/main_1                                  macrocell44     2248   4538  99991952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_2134/main_0
Capture Clock  : Net_2134/clock_0
Path slack     : 99992903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3587
-------------------------------------   ---- 
End-of-path arrival time (ps)           3587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1020   1020  99990368  RISE       1
Net_2134/main_0               macrocell44   2567   3587  99992903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell44         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

