ble_pack RTD.SCLK_51_LC_2_5_3 { RTD.adc_state_3__I_0_69_i15_4_lut, RTD.SCLK_51 }
clb_pack LT_2_5 { RTD.SCLK_51_LC_2_5_3 }
set_location LT_2_5 2 5
ble_pack RTD.i19375_4_lut_4_lut_LC_2_6_0 { RTD.i19375_4_lut_4_lut }
clb_pack LT_2_6 { RTD.i19375_4_lut_4_lut_LC_2_6_0 }
set_location LT_2_6 2 6
ble_pack RTD.cfg_buf_i7_LC_2_7_0 { RTD.i1_4_lut_adj_27, RTD.cfg_buf_i7 }
ble_pack RTD.i1_4_lut_4_lut_adj_40_LC_2_7_2 { RTD.i1_4_lut_4_lut_adj_40 }
ble_pack RTD.cfg_buf_i4_LC_2_7_3 { RTD.i1_4_lut_adj_30, RTD.cfg_buf_i4 }
ble_pack RTD.cfg_buf_i5_LC_2_7_4 { RTD.i1_4_lut_adj_29, RTD.cfg_buf_i5 }
ble_pack RTD.cfg_buf_i2_LC_2_7_5 { RTD.i1_4_lut_adj_33, RTD.cfg_buf_i2 }
ble_pack RTD.cfg_buf_i1_LC_2_7_6 { i12915_4_lut, RTD.cfg_buf_i1 }
ble_pack RTD.cfg_buf_i0_LC_2_7_7 { i13374_4_lut, RTD.cfg_buf_i0 }
clb_pack LT_2_7 { RTD.cfg_buf_i7_LC_2_7_0, RTD.i1_4_lut_4_lut_adj_40_LC_2_7_2, RTD.cfg_buf_i4_LC_2_7_3, RTD.cfg_buf_i5_LC_2_7_4, RTD.cfg_buf_i2_LC_2_7_5, RTD.cfg_buf_i1_LC_2_7_6, RTD.cfg_buf_i0_LC_2_7_7 }
set_location LT_2_7 2 7
ble_pack RTD.MOSI_59_LC_2_8_1 { RTD.i15335_4_lut, RTD.MOSI_59 }
clb_pack LT_2_8 { RTD.MOSI_59_LC_2_8_1 }
set_location LT_2_8 2 8
ble_pack RTD.i27_4_lut_4_lut_LC_2_9_6 { RTD.i27_4_lut_4_lut }
clb_pack LT_2_9 { RTD.i27_4_lut_4_lut_LC_2_9_6 }
set_location LT_2_9 2 9
ble_pack RTD.READ_DATA_i2_LC_2_11_3 { i12_4_lut_adj_120, RTD.READ_DATA_i2 }
clb_pack LT_2_11 { RTD.READ_DATA_i2_LC_2_11_3 }
set_location LT_2_11 2 11
ble_pack RTD.cfg_buf_i6_LC_3_6_0 { RTD.i1_4_lut_adj_28, RTD.cfg_buf_i6 }
ble_pack RTD.i1_4_lut_adj_34_LC_3_6_2 { RTD.i1_4_lut_adj_34 }
ble_pack RTD.i1_4_lut_adj_35_LC_3_6_3 { RTD.i1_4_lut_adj_35 }
ble_pack RTD.i22_4_lut_4_lut_LC_3_6_4 { RTD.i22_4_lut_4_lut }
ble_pack RTD.i1_3_lut_LC_3_6_5 { RTD.i1_3_lut }
ble_pack RTD.cfg_buf_i3_LC_3_6_6 { RTD.i1_4_lut_adj_32, RTD.cfg_buf_i3 }
ble_pack RTD.mode_53_LC_3_6_7 { RTD.i1_4_lut_adj_36, RTD.mode_53 }
clb_pack LT_3_6 { RTD.cfg_buf_i6_LC_3_6_0, RTD.i1_4_lut_adj_34_LC_3_6_2, RTD.i1_4_lut_adj_35_LC_3_6_3, RTD.i22_4_lut_4_lut_LC_3_6_4, RTD.i1_3_lut_LC_3_6_5, RTD.cfg_buf_i3_LC_3_6_6, RTD.mode_53_LC_3_6_7 }
set_location LT_3_6 3 6
ble_pack RTD.adress_i7_LC_3_7_0 { RTD.adc_state_3__I_0_62_Mux_7_i3_4_lut, RTD.adress_i7 }
ble_pack RTD.i1_4_lut_adj_37_LC_3_7_1 { RTD.i1_4_lut_adj_37 }
ble_pack RTD.i7_4_lut_LC_3_7_2 { RTD.i7_4_lut }
ble_pack RTD.i1_2_lut_3_lut_LC_3_7_3 { RTD.i1_2_lut_3_lut }
ble_pack RTD.i3_4_lut_LC_3_7_4 { RTD.i3_4_lut }
ble_pack RTD.i2_4_lut_LC_3_7_5 { RTD.i2_4_lut }
ble_pack RTD.adress_i0_LC_3_7_6 { RTD.i1_4_lut_4_lut, RTD.adress_i0 }
clb_pack LT_3_7 { RTD.adress_i7_LC_3_7_0, RTD.i1_4_lut_adj_37_LC_3_7_1, RTD.i7_4_lut_LC_3_7_2, RTD.i1_2_lut_3_lut_LC_3_7_3, RTD.i3_4_lut_LC_3_7_4, RTD.i2_4_lut_LC_3_7_5, RTD.adress_i0_LC_3_7_6 }
set_location LT_3_7 3 7
ble_pack RTD.adc_state_i2_LC_3_8_0 { RTD.i21_4_lut, RTD.adc_state_i2 }
ble_pack RTD.i4903_2_lut_LC_3_8_1 { RTD.i4903_2_lut }
ble_pack RTD.adc_state_i1_LC_3_8_2 { RTD.i1_4_lut, RTD.adc_state_i1 }
ble_pack RTD.i1_2_lut_LC_3_8_3 { RTD.i1_2_lut }
ble_pack RTD.adc_state_i3_LC_3_8_4 { RTD.adc_state_3__I_0_66_Mux_3_i15_4_lut, RTD.adc_state_i3 }
ble_pack RTD.i4_4_lut_LC_3_8_7 { RTD.i4_4_lut }
clb_pack LT_3_8 { RTD.adc_state_i2_LC_3_8_0, RTD.i4903_2_lut_LC_3_8_1, RTD.adc_state_i1_LC_3_8_2, RTD.i1_2_lut_LC_3_8_3, RTD.adc_state_i3_LC_3_8_4, RTD.i4_4_lut_LC_3_8_7 }
set_location LT_3_8 3 8
ble_pack RTD.i22_4_lut_LC_3_9_1 { RTD.i22_4_lut }
ble_pack RTD.i24_4_lut_4_lut_LC_3_9_2 { RTD.i24_4_lut_4_lut }
ble_pack RTD.i1_2_lut_adj_23_LC_3_9_3 { RTD.i1_2_lut_adj_23 }
ble_pack RTD.i19313_4_lut_LC_3_9_4 { RTD.i19313_4_lut }
ble_pack RTD.i1_2_lut_adj_31_LC_3_9_6 { RTD.i1_2_lut_adj_31 }
clb_pack LT_3_9 { RTD.i22_4_lut_LC_3_9_1, RTD.i24_4_lut_4_lut_LC_3_9_2, RTD.i1_2_lut_adj_23_LC_3_9_3, RTD.i19313_4_lut_LC_3_9_4, RTD.i1_2_lut_adj_31_LC_3_9_6 }
set_location LT_3_9 3 9
ble_pack RTD.read_buf_i0_LC_3_10_0 { i12_4_lut_adj_150, RTD.read_buf_i0 }
ble_pack RTD.i2_3_lut_adj_26_LC_3_10_2 { RTD.i2_3_lut_adj_26 }
ble_pack RTD.read_buf_i4_LC_3_10_3 { i12_4_lut_adj_136, RTD.read_buf_i4 }
ble_pack RTD.i1_4_lut_4_lut_adj_39_LC_3_10_4 { RTD.i1_4_lut_4_lut_adj_39 }
ble_pack RTD.i1_2_lut_3_lut_4_lut_LC_3_10_5 { RTD.i1_2_lut_3_lut_4_lut }
clb_pack LT_3_10 { RTD.read_buf_i0_LC_3_10_0, RTD.i2_3_lut_adj_26_LC_3_10_2, RTD.read_buf_i4_LC_3_10_3, RTD.i1_4_lut_4_lut_adj_39_LC_3_10_4, RTD.i1_2_lut_3_lut_4_lut_LC_3_10_5 }
set_location LT_3_10 3 10
ble_pack RTD.read_buf_i3_LC_3_11_0 { i12_4_lut_adj_137, RTD.read_buf_i3 }
ble_pack RTD.READ_DATA_i3_LC_3_11_2 { i12_4_lut_adj_119, RTD.READ_DATA_i3 }
ble_pack RTD.read_buf_i2_LC_3_11_4 { i12_4_lut_adj_138, RTD.read_buf_i2 }
clb_pack LT_3_11 { RTD.read_buf_i3_LC_3_11_0, RTD.READ_DATA_i3_LC_3_11_2, RTD.read_buf_i2_LC_3_11_4 }
set_location LT_3_11 3 11
ble_pack pll_main.i19883_1_lut_LC_5_1_5 { pll_main.i19883_1_lut }
clb_pack LT_5_1 { pll_main.i19883_1_lut_LC_5_1_5 }
set_location LT_5_1 5 1
ble_pack RTD.CS_52_LC_5_5_1 { RTD.i19401_4_lut_4_lut, RTD.CS_52 }
clb_pack LT_5_5 { RTD.CS_52_LC_5_5_1 }
set_location LT_5_5 5 5
ble_pack CLK_DDS.dds_state_i2_LC_5_6_2 { i1_2_lut_adj_133, CLK_DDS.dds_state_i2 }
ble_pack RTD.i19332_3_lut_3_lut_LC_5_6_4 { RTD.i19332_3_lut_3_lut }
ble_pack ADC_VAC.ADC_DATA_i4_LC_5_6_7 { ADC_VAC.i12785_3_lut_4_lut, ADC_VAC.ADC_DATA_i4 }
clb_pack LT_5_6 { CLK_DDS.dds_state_i2_LC_5_6_2, RTD.i19332_3_lut_3_lut_LC_5_6_4, ADC_VAC.ADC_DATA_i4_LC_5_6_7 }
set_location LT_5_6 5 6
ble_pack RTD.adress_i5_LC_5_7_0 { i11_4_lut_adj_144, RTD.adress_i5 }
ble_pack RTD.adress_i6_LC_5_7_1 { i12_4_lut_adj_143, RTD.adress_i6 }
ble_pack RTD.i34_4_lut_4_lut_LC_5_7_2 { RTD.i34_4_lut_4_lut }
ble_pack RTD.i35_4_lut_4_lut_LC_5_7_3 { RTD.i35_4_lut_4_lut }
ble_pack RTD.adress_i1_LC_5_7_4 { i11_4_lut_adj_152, RTD.adress_i1 }
ble_pack RTD.i12067_2_lut_LC_5_7_5 { RTD.i12067_2_lut }
ble_pack RTD.adress_i2_LC_5_7_6 { i11_4_lut_adj_148, RTD.adress_i2 }
ble_pack RTD.adress_i4_LC_5_7_7 { i11_4_lut_adj_175, RTD.adress_i4 }
clb_pack LT_5_7 { RTD.adress_i5_LC_5_7_0, RTD.adress_i6_LC_5_7_1, RTD.i34_4_lut_4_lut_LC_5_7_2, RTD.i35_4_lut_4_lut_LC_5_7_3, RTD.adress_i1_LC_5_7_4, RTD.i12067_2_lut_LC_5_7_5, RTD.adress_i2_LC_5_7_6, RTD.adress_i4_LC_5_7_7 }
set_location LT_5_7 5 7
ble_pack RTD.i2_2_lut_3_lut_LC_5_8_0 { RTD.i2_2_lut_3_lut }
ble_pack RTD.i19242_3_lut_LC_5_8_1 { RTD.i19242_3_lut }
ble_pack RTD.adc_state_3__I_0_66_Mux_0_i14_4_lut_LC_5_8_2 { RTD.adc_state_3__I_0_66_Mux_0_i14_4_lut }
ble_pack RTD.READ_DATA_i7_LC_5_8_3 { i12_4_lut_adj_110, RTD.READ_DATA_i7 }
ble_pack RTD.i4933_2_lut_LC_5_8_4 { RTD.i4933_2_lut }
ble_pack RTD.i19410_4_lut_4_lut_LC_5_8_5 { RTD.i19410_4_lut_4_lut }
ble_pack RTD.READ_DATA_i4_LC_5_8_6 { i12_4_lut_adj_117, RTD.READ_DATA_i4 }
ble_pack RTD.adress_i3_LC_5_8_7 { i11_4_lut_adj_145, RTD.adress_i3 }
clb_pack LT_5_8 { RTD.i2_2_lut_3_lut_LC_5_8_0, RTD.i19242_3_lut_LC_5_8_1, RTD.adc_state_3__I_0_66_Mux_0_i14_4_lut_LC_5_8_2, RTD.READ_DATA_i7_LC_5_8_3, RTD.i4933_2_lut_LC_5_8_4, RTD.i19410_4_lut_4_lut_LC_5_8_5, RTD.READ_DATA_i4_LC_5_8_6, RTD.adress_i3_LC_5_8_7 }
set_location LT_5_8 5 8
ble_pack RTD.adc_state_3__I_0_66_Mux_0_i7_4_lut_LC_5_9_0 { RTD.adc_state_3__I_0_66_Mux_0_i7_4_lut }
ble_pack RTD.i1_2_lut_adj_38_LC_5_9_1 { RTD.i1_2_lut_adj_38 }
ble_pack RTD.i2_3_lut_adj_24_LC_5_9_2 { RTD.i2_3_lut_adj_24 }
ble_pack RTD.adc_state_i0_LC_5_9_3 { RTD.adc_state_3__I_0_66_Mux_0_i15_3_lut, RTD.adc_state_i0 }
ble_pack RTD.i17182_3_lut_LC_5_9_4 { RTD.i17182_3_lut }
ble_pack RTD.i31_3_lut_3_lut_LC_5_9_5 { RTD.i31_3_lut_3_lut }
ble_pack RTD.i30_4_lut_LC_5_9_6 { RTD.i30_4_lut }
ble_pack RTD.i12586_2_lut_LC_5_9_7 { RTD.i12586_2_lut }
clb_pack LT_5_9 { RTD.adc_state_3__I_0_66_Mux_0_i7_4_lut_LC_5_9_0, RTD.i1_2_lut_adj_38_LC_5_9_1, RTD.i2_3_lut_adj_24_LC_5_9_2, RTD.adc_state_i0_LC_5_9_3, RTD.i17182_3_lut_LC_5_9_4, RTD.i31_3_lut_3_lut_LC_5_9_5, RTD.i30_4_lut_LC_5_9_6, RTD.i12586_2_lut_LC_5_9_7 }
set_location LT_5_9 5 9
ble_pack RTD.cfg_tmp_i1_LC_5_10_0 { RTD.adc_state_3__I_0_64_Mux_1_i7_4_lut, RTD.cfg_tmp_i1 }
ble_pack RTD.cfg_tmp_i2_LC_5_10_1 { RTD.adc_state_3__I_0_64_Mux_2_i7_4_lut, RTD.cfg_tmp_i2 }
ble_pack RTD.cfg_tmp_i3_LC_5_10_2 { RTD.adc_state_3__I_0_64_Mux_3_i7_4_lut, RTD.cfg_tmp_i3 }
ble_pack RTD.cfg_tmp_i4_LC_5_10_3 { RTD.adc_state_3__I_0_64_Mux_4_i7_4_lut, RTD.cfg_tmp_i4 }
ble_pack RTD.cfg_tmp_i5_LC_5_10_4 { RTD.adc_state_3__I_0_64_Mux_5_i7_4_lut, RTD.cfg_tmp_i5 }
ble_pack RTD.cfg_tmp_i6_LC_5_10_5 { RTD.adc_state_3__I_0_64_Mux_6_i7_4_lut, RTD.cfg_tmp_i6 }
ble_pack RTD.cfg_tmp_i7_LC_5_10_6 { RTD.adc_state_3__I_0_64_Mux_7_i7_4_lut, RTD.cfg_tmp_i7 }
ble_pack RTD.cfg_tmp_i0_LC_5_10_7 { RTD.i14233_4_lut, RTD.cfg_tmp_i0 }
clb_pack LT_5_10 { RTD.cfg_tmp_i1_LC_5_10_0, RTD.cfg_tmp_i2_LC_5_10_1, RTD.cfg_tmp_i3_LC_5_10_2, RTD.cfg_tmp_i4_LC_5_10_3, RTD.cfg_tmp_i5_LC_5_10_4, RTD.cfg_tmp_i6_LC_5_10_5, RTD.cfg_tmp_i7_LC_5_10_6, RTD.cfg_tmp_i0_LC_5_10_7 }
set_location LT_5_10 5 10
ble_pack RTD.read_buf_i5_LC_5_11_0 { i12_4_lut_adj_135, RTD.read_buf_i5 }
ble_pack RTD.READ_DATA_i0_LC_5_11_1 { i12_4_lut_adj_149, RTD.READ_DATA_i0 }
ble_pack RTD.READ_DATA_i1_LC_5_11_2 { i12_4_lut_adj_123, RTD.READ_DATA_i1 }
ble_pack RTD.read_buf_i1_LC_5_11_3 { i12_4_lut_adj_140, RTD.read_buf_i1 }
ble_pack RTD.READ_DATA_i6_LC_5_11_4 { i12_4_lut_adj_111, RTD.READ_DATA_i6 }
ble_pack RTD.READ_DATA_i12_LC_5_11_6 { i12_4_lut_adj_91, RTD.READ_DATA_i12 }
ble_pack RTD.read_buf_i12_LC_5_11_7 { i12_4_lut_adj_201, RTD.read_buf_i12 }
clb_pack LT_5_11 { RTD.read_buf_i5_LC_5_11_0, RTD.READ_DATA_i0_LC_5_11_1, RTD.READ_DATA_i1_LC_5_11_2, RTD.read_buf_i1_LC_5_11_3, RTD.READ_DATA_i6_LC_5_11_4, RTD.READ_DATA_i12_LC_5_11_6, RTD.read_buf_i12_LC_5_11_7 }
set_location LT_5_11 5 11
ble_pack RTD.read_buf_i14_LC_5_12_1 { i12_4_lut_adj_126, RTD.read_buf_i14 }
ble_pack RTD.read_buf_i7_LC_5_12_2 { i12_4_lut_adj_132, RTD.read_buf_i7 }
ble_pack RTD.READ_DATA_i5_LC_5_12_3 { i12_4_lut_adj_115, RTD.READ_DATA_i5 }
ble_pack RTD.read_buf_i6_LC_5_12_4 { i12_4_lut_adj_134, RTD.read_buf_i6 }
ble_pack RTD.read_buf_i15_LC_5_12_5 { i12_4_lut_adj_125, RTD.read_buf_i15 }
ble_pack RTD.read_buf_i13_LC_5_12_6 { i12_4_lut_adj_127, RTD.read_buf_i13 }
ble_pack RTD.READ_DATA_i14_LC_5_12_7 { i12_4_lut_adj_88, RTD.READ_DATA_i14 }
clb_pack LT_5_12 { RTD.read_buf_i14_LC_5_12_1, RTD.read_buf_i7_LC_5_12_2, RTD.READ_DATA_i5_LC_5_12_3, RTD.read_buf_i6_LC_5_12_4, RTD.read_buf_i15_LC_5_12_5, RTD.read_buf_i13_LC_5_12_6, RTD.READ_DATA_i14_LC_5_12_7 }
set_location LT_5_12 5 12
ble_pack ADC_VAC.cmd_rdadctmp_i0_LC_5_13_0 { i12_4_lut_adj_194, ADC_VAC.cmd_rdadctmp_i0 }
ble_pack comm_cmd_0__bdd_4_lut_19764_LC_5_13_4 { comm_cmd_0__bdd_4_lut_19764 }
clb_pack LT_5_13 { ADC_VAC.cmd_rdadctmp_i0_LC_5_13_0, comm_cmd_0__bdd_4_lut_19764_LC_5_13_4 }
set_location LT_5_13 5 13
ble_pack buf_control_i5_LC_5_14_2 { i12698_3_lut_4_lut, buf_control_i5 }
clb_pack LT_5_14 { buf_control_i5_LC_5_14_2 }
set_location LT_5_14 5 14
ble_pack ADC_VAC.cmd_rdadctmp_i1_LC_5_15_5 { i12_4_lut_adj_94, ADC_VAC.cmd_rdadctmp_i1 }
ble_pack ADC_VAC.cmd_rdadctmp_i2_LC_5_15_7 { i12_4_lut_adj_97, ADC_VAC.cmd_rdadctmp_i2 }
clb_pack LT_5_15 { ADC_VAC.cmd_rdadctmp_i1_LC_5_15_5, ADC_VAC.cmd_rdadctmp_i2_LC_5_15_7 }
set_location LT_5_15 5 15
ble_pack CLK_DDS.CS_28_LC_6_3_3 { CLK_DDS.dds_state_2__I_0_i7_3_lut, CLK_DDS.CS_28 }
clb_pack LT_6_3 { CLK_DDS.CS_28_LC_6_3_3 }
set_location LT_6_3 6 3
ble_pack CLK_DDS.i23_4_lut_LC_6_4_1 { CLK_DDS.i23_4_lut }
clb_pack LT_6_4 { CLK_DDS.i23_4_lut_LC_6_4_1 }
set_location LT_6_4 6 4
ble_pack ADC_IAC.ADC_DATA_i5_LC_6_6_0 { ADC_IAC.i12763_3_lut_4_lut, ADC_IAC.ADC_DATA_i5 }
ble_pack ADC_VAC.ADC_DATA_i5_LC_6_6_2 { ADC_VAC.i12786_3_lut_4_lut, ADC_VAC.ADC_DATA_i5 }
ble_pack mux_130_Mux_5_i19_3_lut_LC_6_6_3 { mux_130_Mux_5_i19_3_lut }
ble_pack mux_130_Mux_5_i22_3_lut_LC_6_6_4 { mux_130_Mux_5_i22_3_lut }
ble_pack ADC_IAC.ADC_DATA_i6_LC_6_6_5 { ADC_IAC.i12764_3_lut_4_lut, ADC_IAC.ADC_DATA_i6 }
ble_pack mux_130_Mux_6_i30_3_lut_LC_6_6_7 { mux_130_Mux_6_i30_3_lut }
clb_pack LT_6_6 { ADC_IAC.ADC_DATA_i5_LC_6_6_0, ADC_VAC.ADC_DATA_i5_LC_6_6_2, mux_130_Mux_5_i19_3_lut_LC_6_6_3, mux_130_Mux_5_i22_3_lut_LC_6_6_4, ADC_IAC.ADC_DATA_i6_LC_6_6_5, mux_130_Mux_6_i30_3_lut_LC_6_6_7 }
set_location LT_6_6 6 6
ble_pack mux_130_Mux_4_i19_3_lut_LC_6_7_0 { mux_130_Mux_4_i19_3_lut }
ble_pack mux_130_Mux_4_i22_3_lut_LC_6_7_1 { mux_130_Mux_4_i22_3_lut }
ble_pack ADC_IAC.ADC_DATA_i4_LC_6_7_3 { ADC_IAC.i12762_3_lut_4_lut, ADC_IAC.ADC_DATA_i4 }
ble_pack mux_130_Mux_6_i22_3_lut_LC_6_7_4 { mux_130_Mux_6_i22_3_lut }
ble_pack ADC_IAC.cmd_rdadctmp_i12_LC_6_7_5 { i12_4_lut_adj_49, ADC_IAC.cmd_rdadctmp_i12 }
ble_pack ADC_IAC.cmd_rdadctmp_i13_LC_6_7_6 { i12_4_lut, ADC_IAC.cmd_rdadctmp_i13 }
ble_pack ADC_IAC.cmd_rdadctmp_i14_LC_6_7_7 { i12_4_lut_adj_307, ADC_IAC.cmd_rdadctmp_i14 }
clb_pack LT_6_7 { mux_130_Mux_4_i19_3_lut_LC_6_7_0, mux_130_Mux_4_i22_3_lut_LC_6_7_1, ADC_IAC.ADC_DATA_i4_LC_6_7_3, mux_130_Mux_6_i22_3_lut_LC_6_7_4, ADC_IAC.cmd_rdadctmp_i12_LC_6_7_5, ADC_IAC.cmd_rdadctmp_i13_LC_6_7_6, ADC_IAC.cmd_rdadctmp_i14_LC_6_7_7 }
set_location LT_6_7 6 7
ble_pack RTD.READ_DATA_i10_LC_6_8_1 { i12_4_lut_adj_96, RTD.READ_DATA_i10 }
ble_pack CLK_DDS.i1_3_lut_LC_6_8_2 { CLK_DDS.i1_3_lut }
ble_pack RTD.i2_3_lut_LC_6_8_6 { RTD.i2_3_lut }
clb_pack LT_6_8 { RTD.READ_DATA_i10_LC_6_8_1, CLK_DDS.i1_3_lut_LC_6_8_2, RTD.i2_3_lut_LC_6_8_6 }
set_location LT_6_8 6 8
ble_pack RTD.bit_cnt_3771__i3_LC_6_9_0 { RTD.i17118_3_lut_4_lut, RTD.bit_cnt_3771__i3 }
ble_pack RTD.bit_cnt_3771__i1_LC_6_9_1 { RTD.i17104_2_lut, RTD.bit_cnt_3771__i1 }
ble_pack RTD.bit_cnt_3771__i2_LC_6_9_2 { RTD.i17111_2_lut_3_lut, RTD.bit_cnt_3771__i2 }
ble_pack RTD.bit_cnt_3771__i0_LC_6_9_3 { RTD.i17102_1_lut, RTD.bit_cnt_3771__i0 }
ble_pack i15340_2_lut_3_lut_LC_6_9_6 { i15340_2_lut_3_lut }
ble_pack i15341_2_lut_3_lut_LC_6_9_7 { i15341_2_lut_3_lut }
clb_pack LT_6_9 { RTD.bit_cnt_3771__i3_LC_6_9_0, RTD.bit_cnt_3771__i1_LC_6_9_1, RTD.bit_cnt_3771__i2_LC_6_9_2, RTD.bit_cnt_3771__i0_LC_6_9_3, i15340_2_lut_3_lut_LC_6_9_6, i15341_2_lut_3_lut_LC_6_9_7 }
set_location LT_6_9 6 9
ble_pack CLK_DDS.bit_cnt_i3_LC_6_10_0 { i15321_4_lut, CLK_DDS.bit_cnt_i3 }
ble_pack CLK_DDS.bit_cnt_i2_LC_6_10_1 { i14515_3_lut, CLK_DDS.bit_cnt_i2 }
ble_pack CLK_DDS.bit_cnt_i1_LC_6_10_2 { i13_2_lut, CLK_DDS.bit_cnt_i1 }
clb_pack LT_6_10 { CLK_DDS.bit_cnt_i3_LC_6_10_0, CLK_DDS.bit_cnt_i2_LC_6_10_1, CLK_DDS.bit_cnt_i1_LC_6_10_2 }
set_location LT_6_10 6 10
ble_pack ADC_VAC.cmd_rdadctmp_i27_LC_6_11_1 { i12_4_lut_adj_56, ADC_VAC.cmd_rdadctmp_i27 }
clb_pack LT_6_11 { ADC_VAC.cmd_rdadctmp_i27_LC_6_11_1 }
set_location LT_6_11 6 11
ble_pack RTD.read_buf_i11_LC_6_12_0 { i12_4_lut_adj_129, RTD.read_buf_i11 }
ble_pack RTD.READ_DATA_i15_LC_6_12_1 { i12_4_lut_adj_85, RTD.READ_DATA_i15 }
ble_pack RTD.read_buf_i8_LC_6_12_2 { i12_4_lut_adj_131, RTD.read_buf_i8 }
ble_pack RTD.read_buf_i9_LC_6_12_3 { RTD.i12_4_lut_adj_25, RTD.read_buf_i9 }
ble_pack i18472_3_lut_LC_6_12_5 { i18472_3_lut }
ble_pack RTD.read_buf_i10_LC_6_12_6 { i12_4_lut_adj_185, RTD.read_buf_i10 }
ble_pack RTD.READ_DATA_i11_LC_6_12_7 { i12_4_lut_adj_93, RTD.READ_DATA_i11 }
clb_pack LT_6_12 { RTD.read_buf_i11_LC_6_12_0, RTD.READ_DATA_i15_LC_6_12_1, RTD.read_buf_i8_LC_6_12_2, RTD.read_buf_i9_LC_6_12_3, i18472_3_lut_LC_6_12_5, RTD.read_buf_i10_LC_6_12_6, RTD.READ_DATA_i11_LC_6_12_7 }
set_location LT_6_12 6 12
ble_pack RTD.READ_DATA_i13_LC_6_13_0 { i12_4_lut_adj_89, RTD.READ_DATA_i13 }
ble_pack comm_cmd_0__bdd_4_lut_LC_6_13_3 { comm_cmd_0__bdd_4_lut }
ble_pack RTD.READ_DATA_i9_LC_6_13_5 { i12_4_lut_adj_99, RTD.READ_DATA_i9 }
clb_pack LT_6_13 { RTD.READ_DATA_i13_LC_6_13_0, comm_cmd_0__bdd_4_lut_LC_6_13_3, RTD.READ_DATA_i9_LC_6_13_5 }
set_location LT_6_13 6 13
ble_pack ADC_IAC.cmd_rdadctmp_i23_LC_6_14_0 { i12_4_lut_adj_289, ADC_IAC.cmd_rdadctmp_i23 }
ble_pack ADC_IAC.cmd_rdadctmp_i22_LC_6_14_1 { i12_4_lut_adj_290, ADC_IAC.cmd_rdadctmp_i22 }
ble_pack ADC_IAC.ADC_DATA_i10_LC_6_14_3 { ADC_IAC.i12768_3_lut_4_lut, ADC_IAC.ADC_DATA_i10 }
ble_pack buf_cfgRTD_i1_LC_6_14_4 { i12722_3_lut_4_lut, buf_cfgRTD_i1 }
ble_pack ADC_IAC.cmd_rdadctmp_i3_LC_6_14_6 { i12_4_lut_adj_76, ADC_IAC.cmd_rdadctmp_i3 }
clb_pack LT_6_14 { ADC_IAC.cmd_rdadctmp_i23_LC_6_14_0, ADC_IAC.cmd_rdadctmp_i22_LC_6_14_1, ADC_IAC.ADC_DATA_i10_LC_6_14_3, buf_cfgRTD_i1_LC_6_14_4, ADC_IAC.cmd_rdadctmp_i3_LC_6_14_6 }
set_location LT_6_14 6 14
ble_pack ADC_VAC.cmd_rdadctmp_i4_LC_6_15_0 { i12_4_lut_adj_100, ADC_VAC.cmd_rdadctmp_i4 }
ble_pack ADC_IAC.cmd_rdadctmp_i16_LC_6_15_1 { i12_4_lut_adj_303, ADC_IAC.cmd_rdadctmp_i16 }
ble_pack i1_4_lut_adj_192_LC_6_15_2 { i1_4_lut_adj_192 }
ble_pack ADC_VAC.CS_37_LC_6_15_3 { i19395_4_lut, ADC_VAC.CS_37 }
ble_pack ADC_IAC.cmd_rdadctmp_i15_LC_6_15_4 { i12_4_lut_adj_305, ADC_IAC.cmd_rdadctmp_i15 }
ble_pack ADC_VAC.cmd_rdadctmp_i3_LC_6_15_5 { i12_4_lut_adj_98, ADC_VAC.cmd_rdadctmp_i3 }
ble_pack ADC_VAC.cmd_rdadctmp_i5_LC_6_15_6 { i12_4_lut_adj_102, ADC_VAC.cmd_rdadctmp_i5 }
clb_pack LT_6_15 { ADC_VAC.cmd_rdadctmp_i4_LC_6_15_0, ADC_IAC.cmd_rdadctmp_i16_LC_6_15_1, i1_4_lut_adj_192_LC_6_15_2, ADC_VAC.CS_37_LC_6_15_3, ADC_IAC.cmd_rdadctmp_i15_LC_6_15_4, ADC_VAC.cmd_rdadctmp_i3_LC_6_15_5, ADC_VAC.cmd_rdadctmp_i5_LC_6_15_6 }
set_location LT_6_15 6 15
ble_pack ADC_VAC.adc_state_i2_LC_6_16_1 { ADC_VAC.adc_state_2__I_0_43_Mux_2_i7_3_lut, ADC_VAC.adc_state_i2 }
ble_pack ADC_VAC.adc_state_i1_LC_6_16_3 { ADC_VAC.i15304_3_lut, ADC_VAC.adc_state_i1 }
ble_pack i1_2_lut_adj_203_LC_6_16_5 { i1_2_lut_adj_203 }
ble_pack ADC_VAC.i1_3_lut_LC_6_16_6 { ADC_VAC.i1_3_lut }
clb_pack LT_6_16 { ADC_VAC.adc_state_i2_LC_6_16_1, ADC_VAC.adc_state_i1_LC_6_16_3, i1_2_lut_adj_203_LC_6_16_5, ADC_VAC.i1_3_lut_LC_6_16_6 }
set_location LT_6_16 6 16
ble_pack ADC_VAC.i30_4_lut_LC_6_17_2 { ADC_VAC.i30_4_lut }
ble_pack ADC_VAC.i19365_2_lut_LC_6_17_3 { ADC_VAC.i19365_2_lut }
clb_pack LT_6_17 { ADC_VAC.i30_4_lut_LC_6_17_2, ADC_VAC.i19365_2_lut_LC_6_17_3 }
set_location LT_6_17 6 17
ble_pack ADC_IAC.CS_37_LC_6_18_0 { i19398_4_lut, ADC_IAC.CS_37 }
ble_pack i1_4_lut_adj_195_LC_6_18_1 { i1_4_lut_adj_195 }
ble_pack i1_2_lut_adj_199_LC_6_18_2 { i1_2_lut_adj_199 }
ble_pack ADC_IAC.i1_3_lut_LC_6_18_3 { ADC_IAC.i1_3_lut }
ble_pack ADC_IAC.cmd_rdadctmp_i0_LC_6_18_4 { i12_4_lut_adj_208, ADC_IAC.cmd_rdadctmp_i0 }
ble_pack ADC_IAC.cmd_rdadctmp_i1_LC_6_18_6 { i12_4_lut_adj_79, ADC_IAC.cmd_rdadctmp_i1 }
ble_pack ADC_IAC.cmd_rdadctmp_i2_LC_6_18_7 { i12_4_lut_adj_77, ADC_IAC.cmd_rdadctmp_i2 }
clb_pack LT_6_18 { ADC_IAC.CS_37_LC_6_18_0, i1_4_lut_adj_195_LC_6_18_1, i1_2_lut_adj_199_LC_6_18_2, ADC_IAC.i1_3_lut_LC_6_18_3, ADC_IAC.cmd_rdadctmp_i0_LC_6_18_4, ADC_IAC.cmd_rdadctmp_i1_LC_6_18_6, ADC_IAC.cmd_rdadctmp_i2_LC_6_18_7 }
set_location LT_6_18 6 18
ble_pack acadc_rst_I_0_1_lut_LC_6_19_7 { acadc_rst_I_0_1_lut }
clb_pack LT_6_19 { acadc_rst_I_0_1_lut_LC_6_19_7 }
set_location LT_6_19 6 19
ble_pack ADC_VDC.ADC_DATA_i5_LC_7_5_4 { i12_4_lut_adj_220, ADC_VDC.ADC_DATA_i5 }
clb_pack LT_7_5 { ADC_VDC.ADC_DATA_i5_LC_7_5_4 }
set_location LT_7_5 7 5
ble_pack CLK_DDS.dds_state_i1_LC_7_6_0 { CLK_DDS.i12142_2_lut, CLK_DDS.dds_state_i1 }
clb_pack LT_7_6 { CLK_DDS.dds_state_i1_LC_7_6_0 }
set_location LT_7_6 7 6
ble_pack ADC_VDC.cmd_rdadctmp_i11_LC_7_7_0 { i12_4_lut_adj_316, ADC_VDC.cmd_rdadctmp_i11 }
ble_pack ADC_VDC.cmd_rdadctmp_i14_LC_7_7_1 { i12_4_lut_adj_297, ADC_VDC.cmd_rdadctmp_i14 }
ble_pack ADC_VDC.cmd_rdadctmp_i22_LC_7_7_2 { i12_4_lut_adj_230, ADC_VDC.cmd_rdadctmp_i22 }
ble_pack ADC_VDC.cmd_rdadctmp_i21_LC_7_7_3 { i12_4_lut_adj_233, ADC_VDC.cmd_rdadctmp_i21 }
ble_pack ADC_VDC.cmd_rdadctmp_i20_LC_7_7_4 { i12_4_lut_adj_236, ADC_VDC.cmd_rdadctmp_i20 }
ble_pack ADC_VDC.cmd_rdadctmp_i12_LC_7_7_5 { i12_4_lut_adj_314, ADC_VDC.cmd_rdadctmp_i12 }
ble_pack ADC_VDC.cmd_rdadctmp_i18_LC_7_7_6 { i12_4_lut_adj_245, ADC_VDC.cmd_rdadctmp_i18 }
ble_pack ADC_VDC.cmd_rdadctmp_i17_LC_7_7_7 { i12_4_lut_adj_249, ADC_VDC.cmd_rdadctmp_i17 }
clb_pack LT_7_7 { ADC_VDC.cmd_rdadctmp_i11_LC_7_7_0, ADC_VDC.cmd_rdadctmp_i14_LC_7_7_1, ADC_VDC.cmd_rdadctmp_i22_LC_7_7_2, ADC_VDC.cmd_rdadctmp_i21_LC_7_7_3, ADC_VDC.cmd_rdadctmp_i20_LC_7_7_4, ADC_VDC.cmd_rdadctmp_i12_LC_7_7_5, ADC_VDC.cmd_rdadctmp_i18_LC_7_7_6, ADC_VDC.cmd_rdadctmp_i17_LC_7_7_7 }
set_location LT_7_7 7 7
ble_pack mux_130_Mux_6_i19_3_lut_LC_7_8_1 { mux_130_Mux_6_i19_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i13_LC_7_8_2 { i12_4_lut_adj_151, ADC_VAC.cmd_rdadctmp_i13 }
ble_pack ADC_VAC.ADC_DATA_i7_LC_7_8_3 { ADC_VAC.i12788_3_lut_4_lut, ADC_VAC.ADC_DATA_i7 }
ble_pack ADC_VAC.cmd_rdadctmp_i16_LC_7_8_4 { i12_4_lut_adj_191, ADC_VAC.cmd_rdadctmp_i16 }
ble_pack ADC_VAC.cmd_rdadctmp_i17_LC_7_8_5 { i12_4_lut_adj_209, ADC_VAC.cmd_rdadctmp_i17 }
ble_pack ADC_VAC.ADC_DATA_i8_LC_7_8_6 { ADC_VAC.i12789_3_lut_4_lut, ADC_VAC.ADC_DATA_i8 }
ble_pack mux_130_Mux_4_i30_3_lut_LC_7_8_7 { mux_130_Mux_4_i30_3_lut }
clb_pack LT_7_8 { mux_130_Mux_6_i19_3_lut_LC_7_8_1, ADC_VAC.cmd_rdadctmp_i13_LC_7_8_2, ADC_VAC.ADC_DATA_i7_LC_7_8_3, ADC_VAC.cmd_rdadctmp_i16_LC_7_8_4, ADC_VAC.cmd_rdadctmp_i17_LC_7_8_5, ADC_VAC.ADC_DATA_i8_LC_7_8_6, mux_130_Mux_4_i30_3_lut_LC_7_8_7 }
set_location LT_7_8 7 8
ble_pack CLK_DDS.dds_state_i0_LC_7_9_0 { i14490_4_lut, CLK_DDS.dds_state_i0 }
clb_pack LT_7_9 { CLK_DDS.dds_state_i0_LC_7_9_0 }
set_location LT_7_9 7 9
ble_pack SecClk_292_LC_7_10_0 { i1_2_lut_adj_239, SecClk_292 }
ble_pack i18974_2_lut_LC_7_10_2 { i18974_2_lut }
ble_pack CLK_DDS.i3_3_lut_4_lut_LC_7_10_3 { CLK_DDS.i3_3_lut_4_lut }
ble_pack CLK_DDS.i19392_4_lut_LC_7_10_5 { CLK_DDS.i19392_4_lut }
clb_pack LT_7_10 { SecClk_292_LC_7_10_0, i18974_2_lut_LC_7_10_2, CLK_DDS.i3_3_lut_4_lut_LC_7_10_3, CLK_DDS.i19392_4_lut_LC_7_10_5 }
set_location LT_7_10 7 10
ble_pack ADC_VAC.ADC_DATA_i19_LC_7_11_1 { ADC_VAC.i12800_3_lut_4_lut, ADC_VAC.ADC_DATA_i19 }
ble_pack ADC_VAC.cmd_rdadctmp_i29_LC_7_11_2 { i12_4_lut_adj_53, ADC_VAC.cmd_rdadctmp_i29 }
ble_pack ADC_VAC.cmd_rdadctmp_i14_LC_7_11_3 { i12_4_lut_adj_183, ADC_VAC.cmd_rdadctmp_i14 }
ble_pack mux_129_Mux_0_i19_3_lut_LC_7_11_4 { mux_129_Mux_0_i19_3_lut }
ble_pack ADC_VAC.ADC_DATA_i6_LC_7_11_6 { ADC_VAC.i12787_3_lut_4_lut, ADC_VAC.ADC_DATA_i6 }
ble_pack ADC_VAC.cmd_rdadctmp_i15_LC_7_11_7 { i12_4_lut_adj_190, ADC_VAC.cmd_rdadctmp_i15 }
clb_pack LT_7_11 { ADC_VAC.ADC_DATA_i19_LC_7_11_1, ADC_VAC.cmd_rdadctmp_i29_LC_7_11_2, ADC_VAC.cmd_rdadctmp_i14_LC_7_11_3, mux_129_Mux_0_i19_3_lut_LC_7_11_4, ADC_VAC.ADC_DATA_i6_LC_7_11_6, ADC_VAC.cmd_rdadctmp_i15_LC_7_11_7 }
set_location LT_7_11 7 11
ble_pack ADC_VAC.ADC_DATA_i16_LC_7_12_0 { ADC_VAC.i12797_3_lut_4_lut, ADC_VAC.ADC_DATA_i16 }
ble_pack ADC_VAC.cmd_rdadctmp_i23_LC_7_12_2 { i12_4_lut_adj_204, ADC_VAC.cmd_rdadctmp_i23 }
ble_pack ADC_VAC.cmd_rdadctmp_i24_LC_7_12_4 { i12_4_lut_adj_202, ADC_VAC.cmd_rdadctmp_i24 }
clb_pack LT_7_12 { ADC_VAC.ADC_DATA_i16_LC_7_12_0, ADC_VAC.cmd_rdadctmp_i23_LC_7_12_2, ADC_VAC.cmd_rdadctmp_i24_LC_7_12_4 }
set_location LT_7_12 7 12
ble_pack ADC_VAC.cmd_rdadctmp_i30_LC_7_13_1 { i12_4_lut_adj_52, ADC_VAC.cmd_rdadctmp_i30 }
ble_pack buf_cfgRTD_i3_LC_7_13_3 { i12724_3_lut_4_lut, buf_cfgRTD_i3 }
ble_pack buf_cfgRTD_i2_LC_7_13_4 { i12723_3_lut_4_lut, buf_cfgRTD_i2 }
ble_pack buf_cfgRTD_i5_LC_7_13_5 { i12726_3_lut_4_lut, buf_cfgRTD_i5 }
ble_pack ADC_IAC.cmd_rdadctmp_i20_LC_7_13_6 { i12_4_lut_adj_293, ADC_IAC.cmd_rdadctmp_i20 }
ble_pack ADC_VAC.cmd_rdadctmp_i25_LC_7_13_7 { i12_4_lut_adj_160, ADC_VAC.cmd_rdadctmp_i25 }
clb_pack LT_7_13 { ADC_VAC.cmd_rdadctmp_i30_LC_7_13_1, buf_cfgRTD_i3_LC_7_13_3, buf_cfgRTD_i2_LC_7_13_4, buf_cfgRTD_i5_LC_7_13_5, ADC_IAC.cmd_rdadctmp_i20_LC_7_13_6, ADC_VAC.cmd_rdadctmp_i25_LC_7_13_7 }
set_location LT_7_13 7 13
ble_pack comm_cmd_2__bdd_4_lut_19694_LC_7_14_2 { comm_cmd_2__bdd_4_lut_19694 }
ble_pack n22321_bdd_4_lut_LC_7_14_3 { n22321_bdd_4_lut }
ble_pack RTD.READ_DATA_i8_LC_7_14_5 { RTD.i12_4_lut, RTD.READ_DATA_i8 }
clb_pack LT_7_14 { comm_cmd_2__bdd_4_lut_19694_LC_7_14_2, n22321_bdd_4_lut_LC_7_14_3, RTD.READ_DATA_i8_LC_7_14_5 }
set_location LT_7_14 7 14
ble_pack ADC_VAC.cmd_rdadctmp_i7_LC_7_15_2 { i12_4_lut_adj_104, ADC_VAC.cmd_rdadctmp_i7 }
ble_pack ADC_IAC.ADC_DATA_i15_LC_7_15_3 { ADC_IAC.i12773_3_lut_4_lut, ADC_IAC.ADC_DATA_i15 }
ble_pack ADC_VAC.SCLK_35_LC_7_15_5 { i1_4_lut_4_lut_adj_237, ADC_VAC.SCLK_35 }
ble_pack ADC_VAC.cmd_rdadctmp_i6_LC_7_15_7 { i12_4_lut_adj_103, ADC_VAC.cmd_rdadctmp_i6 }
clb_pack LT_7_15 { ADC_VAC.cmd_rdadctmp_i7_LC_7_15_2, ADC_IAC.ADC_DATA_i15_LC_7_15_3, ADC_VAC.SCLK_35_LC_7_15_5, ADC_VAC.cmd_rdadctmp_i6_LC_7_15_7 }
set_location LT_7_15 7 15
ble_pack ADC_VAC.adc_state_i0_LC_7_16_6 { ADC_VAC.adc_state_2__I_0_43_Mux_0_i7_4_lut, ADC_VAC.adc_state_i0 }
clb_pack LT_7_16 { ADC_VAC.adc_state_i0_LC_7_16_6 }
set_location LT_7_16 7 16
ble_pack i1_2_lut_LC_7_17_0 { i1_2_lut }
ble_pack ADC_IAC.i12393_2_lut_LC_7_17_1 { ADC_IAC.i12393_2_lut }
ble_pack ADC_VAC.i19093_4_lut_LC_7_17_4 { ADC_VAC.i19093_4_lut }
ble_pack ADC_VAC.i1_4_lut_LC_7_17_5 { ADC_VAC.i1_4_lut }
ble_pack ADC_VAC.i1_2_lut_adj_4_LC_7_17_6 { ADC_VAC.i1_2_lut_adj_4 }
clb_pack LT_7_17 { i1_2_lut_LC_7_17_0, ADC_IAC.i12393_2_lut_LC_7_17_1, ADC_VAC.i19093_4_lut_LC_7_17_4, ADC_VAC.i1_4_lut_LC_7_17_5, ADC_VAC.i1_2_lut_adj_4_LC_7_17_6 }
set_location LT_7_17 7 17
ble_pack ADC_IAC.cmd_rdadctmp_i17_LC_7_18_1 { i12_4_lut_adj_302, ADC_IAC.cmd_rdadctmp_i17 }
clb_pack LT_7_18 { ADC_IAC.cmd_rdadctmp_i17_LC_7_18_1 }
set_location LT_7_18 7 18
ble_pack ADC_IAC.adc_state_i2_LC_7_19_0 { ADC_IAC.adc_state_2__I_0_43_Mux_2_i7_3_lut, ADC_IAC.adc_state_i2 }
ble_pack ADC_IAC.adc_state_i1_LC_7_19_1 { ADC_IAC.i15307_3_lut, ADC_IAC.adc_state_i1 }
clb_pack LT_7_19 { ADC_IAC.adc_state_i2_LC_7_19_0, ADC_IAC.adc_state_i1_LC_7_19_1 }
set_location LT_7_19 7 19
ble_pack ADC_VDC.i1_3_lut_3_lut_4_lut_4_lut_LC_8_2_1 { ADC_VDC.i1_3_lut_3_lut_4_lut_4_lut }
ble_pack ADC_VDC.i7_4_lut_LC_8_2_2 { ADC_VDC.i7_4_lut }
ble_pack ADC_VDC.i11_3_lut_LC_8_2_3 { ADC_VDC.i11_3_lut }
ble_pack ADC_VDC.i16137_3_lut_LC_8_2_4 { ADC_VDC.i16137_3_lut }
ble_pack ADC_VDC.i19290_3_lut_LC_8_2_6 { ADC_VDC.i19290_3_lut }
ble_pack ADC_VDC.cmd_rdadcbuf_i34_LC_8_2_7 { ADC_VDC.adc_state_3__I_0_58_Mux_34_i15_4_lut, ADC_VDC.cmd_rdadcbuf_i34 }
clb_pack LT_8_2 { ADC_VDC.i1_3_lut_3_lut_4_lut_4_lut_LC_8_2_1, ADC_VDC.i7_4_lut_LC_8_2_2, ADC_VDC.i11_3_lut_LC_8_2_3, ADC_VDC.i16137_3_lut_LC_8_2_4, ADC_VDC.i19290_3_lut_LC_8_2_6, ADC_VDC.cmd_rdadcbuf_i34_LC_8_2_7 }
set_location LT_8_2 8 2
ble_pack ADC_VDC.avg_cnt_i0_LC_8_3_0 { ADC_VDC.add_24_2_lut, ADC_VDC.avg_cnt_i0, ADC_VDC.add_24_2 }
ble_pack ADC_VDC.avg_cnt_i1_LC_8_3_1 { ADC_VDC.add_24_3_lut, ADC_VDC.avg_cnt_i1, ADC_VDC.add_24_3 }
ble_pack ADC_VDC.avg_cnt_i2_LC_8_3_2 { ADC_VDC.add_24_4_lut, ADC_VDC.avg_cnt_i2, ADC_VDC.add_24_4 }
ble_pack ADC_VDC.avg_cnt_i3_LC_8_3_3 { ADC_VDC.add_24_5_lut, ADC_VDC.avg_cnt_i3, ADC_VDC.add_24_5 }
ble_pack ADC_VDC.avg_cnt_i4_LC_8_3_4 { ADC_VDC.add_24_6_lut, ADC_VDC.avg_cnt_i4, ADC_VDC.add_24_6 }
ble_pack ADC_VDC.avg_cnt_i5_LC_8_3_5 { ADC_VDC.add_24_7_lut, ADC_VDC.avg_cnt_i5, ADC_VDC.add_24_7 }
ble_pack ADC_VDC.avg_cnt_i6_LC_8_3_6 { ADC_VDC.add_24_8_lut, ADC_VDC.avg_cnt_i6, ADC_VDC.add_24_8 }
ble_pack ADC_VDC.avg_cnt_i7_LC_8_3_7 { ADC_VDC.add_24_9_lut, ADC_VDC.avg_cnt_i7, ADC_VDC.add_24_9 }
clb_pack LT_8_3 { ADC_VDC.avg_cnt_i0_LC_8_3_0, ADC_VDC.avg_cnt_i1_LC_8_3_1, ADC_VDC.avg_cnt_i2_LC_8_3_2, ADC_VDC.avg_cnt_i3_LC_8_3_3, ADC_VDC.avg_cnt_i4_LC_8_3_4, ADC_VDC.avg_cnt_i5_LC_8_3_5, ADC_VDC.avg_cnt_i6_LC_8_3_6, ADC_VDC.avg_cnt_i7_LC_8_3_7 }
set_location LT_8_3 8 3
ble_pack ADC_VDC.avg_cnt_i8_LC_8_4_0 { ADC_VDC.add_24_10_lut, ADC_VDC.avg_cnt_i8, ADC_VDC.add_24_10 }
ble_pack ADC_VDC.avg_cnt_i9_LC_8_4_1 { ADC_VDC.add_24_11_lut, ADC_VDC.avg_cnt_i9, ADC_VDC.add_24_11 }
ble_pack ADC_VDC.avg_cnt_i10_LC_8_4_2 { ADC_VDC.add_24_12_lut, ADC_VDC.avg_cnt_i10, ADC_VDC.add_24_12 }
ble_pack ADC_VDC.avg_cnt_i11_LC_8_4_3 { ADC_VDC.add_24_13_lut, ADC_VDC.avg_cnt_i11 }
clb_pack LT_8_4 { ADC_VDC.avg_cnt_i8_LC_8_4_0, ADC_VDC.avg_cnt_i9_LC_8_4_1, ADC_VDC.avg_cnt_i10_LC_8_4_2, ADC_VDC.avg_cnt_i11_LC_8_4_3 }
set_location LT_8_4 8 4
ble_pack ADC_VDC.cmd_rdadctmp_i3_LC_8_5_0 { i12_4_lut_adj_75, ADC_VDC.cmd_rdadctmp_i3 }
ble_pack ADC_VDC.i1_4_lut_4_lut_4_lut_LC_8_5_1 { ADC_VDC.i1_4_lut_4_lut_4_lut }
ble_pack ADC_VDC.i12541_2_lut_LC_8_5_2 { ADC_VDC.i12541_2_lut }
ble_pack ADC_VDC.i1_3_lut_4_lut_LC_8_5_3 { ADC_VDC.i1_3_lut_4_lut }
ble_pack ADC_VDC.cmd_rdadctmp_i2_LC_8_5_4 { i12_4_lut_adj_108, ADC_VDC.cmd_rdadctmp_i2 }
ble_pack ADC_VDC.cmd_rdadctmp_i1_LC_8_5_6 { i12_4_lut_adj_124, ADC_VDC.cmd_rdadctmp_i1 }
ble_pack ADC_VDC.cmd_rdadctmp_i0_LC_8_5_7 { i12_4_lut_adj_181, ADC_VDC.cmd_rdadctmp_i0 }
clb_pack LT_8_5 { ADC_VDC.cmd_rdadctmp_i3_LC_8_5_0, ADC_VDC.i1_4_lut_4_lut_4_lut_LC_8_5_1, ADC_VDC.i12541_2_lut_LC_8_5_2, ADC_VDC.i1_3_lut_4_lut_LC_8_5_3, ADC_VDC.cmd_rdadctmp_i2_LC_8_5_4, ADC_VDC.cmd_rdadctmp_i1_LC_8_5_6, ADC_VDC.cmd_rdadctmp_i0_LC_8_5_7 }
set_location LT_8_5 8 5
ble_pack ADC_VDC.cmd_rdadcbuf_i0_LC_8_6_0 { ADC_VDC.add_23_2_lut, ADC_VDC.cmd_rdadcbuf_i0, ADC_VDC.add_23_2 }
ble_pack ADC_VDC.cmd_rdadcbuf_i1_LC_8_6_1 { ADC_VDC.add_23_3_lut, ADC_VDC.cmd_rdadcbuf_i1, ADC_VDC.add_23_3 }
ble_pack ADC_VDC.cmd_rdadcbuf_i2_LC_8_6_2 { ADC_VDC.add_23_4_lut, ADC_VDC.cmd_rdadcbuf_i2, ADC_VDC.add_23_4 }
ble_pack ADC_VDC.cmd_rdadcbuf_i3_LC_8_6_3 { ADC_VDC.add_23_5_lut, ADC_VDC.cmd_rdadcbuf_i3, ADC_VDC.add_23_5 }
ble_pack ADC_VDC.cmd_rdadcbuf_i4_LC_8_6_4 { ADC_VDC.add_23_6_lut, ADC_VDC.cmd_rdadcbuf_i4, ADC_VDC.add_23_6 }
ble_pack ADC_VDC.cmd_rdadcbuf_i5_LC_8_6_5 { ADC_VDC.add_23_7_lut, ADC_VDC.cmd_rdadcbuf_i5, ADC_VDC.add_23_7 }
ble_pack ADC_VDC.cmd_rdadcbuf_i6_LC_8_6_6 { ADC_VDC.add_23_8_lut, ADC_VDC.cmd_rdadcbuf_i6, ADC_VDC.add_23_8 }
ble_pack ADC_VDC.cmd_rdadcbuf_i7_LC_8_6_7 { ADC_VDC.add_23_9_lut, ADC_VDC.cmd_rdadcbuf_i7, ADC_VDC.add_23_9 }
clb_pack LT_8_6 { ADC_VDC.cmd_rdadcbuf_i0_LC_8_6_0, ADC_VDC.cmd_rdadcbuf_i1_LC_8_6_1, ADC_VDC.cmd_rdadcbuf_i2_LC_8_6_2, ADC_VDC.cmd_rdadcbuf_i3_LC_8_6_3, ADC_VDC.cmd_rdadcbuf_i4_LC_8_6_4, ADC_VDC.cmd_rdadcbuf_i5_LC_8_6_5, ADC_VDC.cmd_rdadcbuf_i6_LC_8_6_6, ADC_VDC.cmd_rdadcbuf_i7_LC_8_6_7 }
set_location LT_8_6 8 6
ble_pack ADC_VDC.cmd_rdadcbuf_i8_LC_8_7_0 { ADC_VDC.add_23_10_lut, ADC_VDC.cmd_rdadcbuf_i8, ADC_VDC.add_23_10 }
ble_pack ADC_VDC.cmd_rdadcbuf_i9_LC_8_7_1 { ADC_VDC.add_23_11_lut, ADC_VDC.cmd_rdadcbuf_i9, ADC_VDC.add_23_11 }
ble_pack ADC_VDC.cmd_rdadcbuf_i10_LC_8_7_2 { ADC_VDC.add_23_12_lut, ADC_VDC.cmd_rdadcbuf_i10, ADC_VDC.add_23_12 }
ble_pack ADC_VDC.cmd_rdadcbuf_i11_LC_8_7_3 { ADC_VDC.add_23_13_lut, ADC_VDC.cmd_rdadcbuf_i11, ADC_VDC.add_23_13 }
ble_pack ADC_VDC.cmd_rdadcbuf_i12_LC_8_7_4 { ADC_VDC.add_23_14_lut, ADC_VDC.cmd_rdadcbuf_i12, ADC_VDC.add_23_14 }
ble_pack ADC_VDC.cmd_rdadcbuf_i13_LC_8_7_5 { ADC_VDC.add_23_15_lut, ADC_VDC.cmd_rdadcbuf_i13, ADC_VDC.add_23_15 }
ble_pack ADC_VDC.cmd_rdadcbuf_i14_LC_8_7_6 { ADC_VDC.add_23_16_lut, ADC_VDC.cmd_rdadcbuf_i14, ADC_VDC.add_23_16 }
ble_pack ADC_VDC.cmd_rdadcbuf_i15_LC_8_7_7 { ADC_VDC.add_23_17_lut, ADC_VDC.cmd_rdadcbuf_i15, ADC_VDC.add_23_17 }
clb_pack LT_8_7 { ADC_VDC.cmd_rdadcbuf_i8_LC_8_7_0, ADC_VDC.cmd_rdadcbuf_i9_LC_8_7_1, ADC_VDC.cmd_rdadcbuf_i10_LC_8_7_2, ADC_VDC.cmd_rdadcbuf_i11_LC_8_7_3, ADC_VDC.cmd_rdadcbuf_i12_LC_8_7_4, ADC_VDC.cmd_rdadcbuf_i13_LC_8_7_5, ADC_VDC.cmd_rdadcbuf_i14_LC_8_7_6, ADC_VDC.cmd_rdadcbuf_i15_LC_8_7_7 }
set_location LT_8_7 8 7
ble_pack ADC_VDC.cmd_rdadcbuf_i16_LC_8_8_0 { ADC_VDC.add_23_18_lut, ADC_VDC.cmd_rdadcbuf_i16, ADC_VDC.add_23_18 }
ble_pack ADC_VDC.cmd_rdadcbuf_i17_LC_8_8_1 { ADC_VDC.add_23_19_lut, ADC_VDC.cmd_rdadcbuf_i17, ADC_VDC.add_23_19 }
ble_pack ADC_VDC.cmd_rdadcbuf_i18_LC_8_8_2 { ADC_VDC.add_23_20_lut, ADC_VDC.cmd_rdadcbuf_i18, ADC_VDC.add_23_20 }
ble_pack ADC_VDC.cmd_rdadcbuf_i19_LC_8_8_3 { ADC_VDC.add_23_21_lut, ADC_VDC.cmd_rdadcbuf_i19, ADC_VDC.add_23_21 }
ble_pack ADC_VDC.cmd_rdadcbuf_i20_LC_8_8_4 { ADC_VDC.add_23_22_lut, ADC_VDC.cmd_rdadcbuf_i20, ADC_VDC.add_23_22 }
ble_pack ADC_VDC.cmd_rdadcbuf_i21_LC_8_8_5 { ADC_VDC.add_23_23_lut, ADC_VDC.cmd_rdadcbuf_i21, ADC_VDC.add_23_23 }
ble_pack ADC_VDC.cmd_rdadcbuf_i22_LC_8_8_6 { ADC_VDC.add_23_24_lut, ADC_VDC.cmd_rdadcbuf_i22, ADC_VDC.add_23_24 }
ble_pack ADC_VDC.cmd_rdadcbuf_i23_LC_8_8_7 { ADC_VDC.add_23_25_lut, ADC_VDC.cmd_rdadcbuf_i23, ADC_VDC.add_23_25 }
clb_pack LT_8_8 { ADC_VDC.cmd_rdadcbuf_i16_LC_8_8_0, ADC_VDC.cmd_rdadcbuf_i17_LC_8_8_1, ADC_VDC.cmd_rdadcbuf_i18_LC_8_8_2, ADC_VDC.cmd_rdadcbuf_i19_LC_8_8_3, ADC_VDC.cmd_rdadcbuf_i20_LC_8_8_4, ADC_VDC.cmd_rdadcbuf_i21_LC_8_8_5, ADC_VDC.cmd_rdadcbuf_i22_LC_8_8_6, ADC_VDC.cmd_rdadcbuf_i23_LC_8_8_7 }
set_location LT_8_8 8 8
ble_pack ADC_VDC.cmd_rdadcbuf_i24_LC_8_9_0 { ADC_VDC.add_23_26_lut, ADC_VDC.cmd_rdadcbuf_i24, ADC_VDC.add_23_26 }
ble_pack ADC_VDC.cmd_rdadcbuf_i25_LC_8_9_1 { ADC_VDC.add_23_27_lut, ADC_VDC.cmd_rdadcbuf_i25, ADC_VDC.add_23_27 }
ble_pack ADC_VDC.cmd_rdadcbuf_i26_LC_8_9_2 { ADC_VDC.add_23_28_lut, ADC_VDC.cmd_rdadcbuf_i26, ADC_VDC.add_23_28 }
ble_pack ADC_VDC.cmd_rdadcbuf_i27_LC_8_9_3 { ADC_VDC.add_23_29_lut, ADC_VDC.cmd_rdadcbuf_i27, ADC_VDC.add_23_29 }
ble_pack ADC_VDC.cmd_rdadcbuf_i28_LC_8_9_4 { ADC_VDC.add_23_30_lut, ADC_VDC.cmd_rdadcbuf_i28, ADC_VDC.add_23_30 }
ble_pack ADC_VDC.cmd_rdadcbuf_i29_LC_8_9_5 { ADC_VDC.add_23_31_lut, ADC_VDC.cmd_rdadcbuf_i29, ADC_VDC.add_23_31 }
ble_pack ADC_VDC.cmd_rdadcbuf_i30_LC_8_9_6 { ADC_VDC.add_23_32_lut, ADC_VDC.cmd_rdadcbuf_i30, ADC_VDC.add_23_32 }
ble_pack ADC_VDC.cmd_rdadcbuf_i31_LC_8_9_7 { ADC_VDC.add_23_33_lut, ADC_VDC.cmd_rdadcbuf_i31, ADC_VDC.add_23_33 }
clb_pack LT_8_9 { ADC_VDC.cmd_rdadcbuf_i24_LC_8_9_0, ADC_VDC.cmd_rdadcbuf_i25_LC_8_9_1, ADC_VDC.cmd_rdadcbuf_i26_LC_8_9_2, ADC_VDC.cmd_rdadcbuf_i27_LC_8_9_3, ADC_VDC.cmd_rdadcbuf_i28_LC_8_9_4, ADC_VDC.cmd_rdadcbuf_i29_LC_8_9_5, ADC_VDC.cmd_rdadcbuf_i30_LC_8_9_6, ADC_VDC.cmd_rdadcbuf_i31_LC_8_9_7 }
set_location LT_8_9 8 9
ble_pack ADC_VDC.cmd_rdadcbuf_i32_LC_8_10_0 { ADC_VDC.add_23_34_lut, ADC_VDC.cmd_rdadcbuf_i32, ADC_VDC.add_23_34 }
ble_pack ADC_VDC.cmd_rdadcbuf_i33_LC_8_10_1 { ADC_VDC.add_23_35_lut, ADC_VDC.cmd_rdadcbuf_i33, ADC_VDC.add_23_35 }
ble_pack ADC_VDC.add_23_36_lut_LC_8_10_2 { ADC_VDC.add_23_36_lut }
clb_pack LT_8_10 { ADC_VDC.cmd_rdadcbuf_i32_LC_8_10_0, ADC_VDC.cmd_rdadcbuf_i33_LC_8_10_1, ADC_VDC.add_23_36_lut_LC_8_10_2 }
set_location LT_8_10 8 10
ble_pack i18591_3_lut_LC_8_11_0 { i18591_3_lut }
ble_pack ADC_IAC.cmd_rdadctmp_i4_LC_8_11_1 { i12_4_lut_adj_72, ADC_IAC.cmd_rdadctmp_i4 }
ble_pack ADC_VAC.ADC_DATA_i23_LC_8_11_2 { ADC_VAC.i14441_3_lut_4_lut, ADC_VAC.ADC_DATA_i23 }
ble_pack ADC_VAC.ADC_DATA_i20_LC_8_11_3 { ADC_VAC.i12801_3_lut_4_lut, ADC_VAC.ADC_DATA_i20 }
ble_pack ADC_VAC.cmd_rdadctmp_i28_LC_8_11_4 { i12_4_lut_adj_55, ADC_VAC.cmd_rdadctmp_i28 }
ble_pack ADC_VAC.ADC_DATA_i21_LC_8_11_6 { ADC_VAC.i12802_3_lut_4_lut, ADC_VAC.ADC_DATA_i21 }
ble_pack ADC_VAC.cmd_rdadctmp_i8_LC_8_11_7 { i12_4_lut_adj_105, ADC_VAC.cmd_rdadctmp_i8 }
clb_pack LT_8_11 { i18591_3_lut_LC_8_11_0, ADC_IAC.cmd_rdadctmp_i4_LC_8_11_1, ADC_VAC.ADC_DATA_i23_LC_8_11_2, ADC_VAC.ADC_DATA_i20_LC_8_11_3, ADC_VAC.cmd_rdadctmp_i28_LC_8_11_4, ADC_VAC.ADC_DATA_i21_LC_8_11_6, ADC_VAC.cmd_rdadctmp_i8_LC_8_11_7 }
set_location LT_8_11 8 11
ble_pack ADC_VAC.cmd_rdadctmp_i22_LC_8_12_1 { i12_4_lut_adj_234, ADC_VAC.cmd_rdadctmp_i22 }
ble_pack ADC_VAC.cmd_rdadctmp_i10_LC_8_12_4 { i12_4_lut_adj_113, ADC_VAC.cmd_rdadctmp_i10 }
ble_pack ADC_VAC.cmd_rdadctmp_i31_LC_8_12_5 { i12_4_lut_adj_59, ADC_VAC.cmd_rdadctmp_i31 }
ble_pack ADC_VAC.cmd_rdadctmp_i26_LC_8_12_6 { i12_4_lut_adj_57, ADC_VAC.cmd_rdadctmp_i26 }
ble_pack ADC_VAC.ADC_DATA_i22_LC_8_12_7 { ADC_VAC.i12803_3_lut_4_lut, ADC_VAC.ADC_DATA_i22 }
clb_pack LT_8_12 { ADC_VAC.cmd_rdadctmp_i22_LC_8_12_1, ADC_VAC.cmd_rdadctmp_i10_LC_8_12_4, ADC_VAC.cmd_rdadctmp_i31_LC_8_12_5, ADC_VAC.cmd_rdadctmp_i26_LC_8_12_6, ADC_VAC.ADC_DATA_i22_LC_8_12_7 }
set_location LT_8_12 8 12
ble_pack n22405_bdd_4_lut_LC_8_13_0 { n22405_bdd_4_lut }
ble_pack buf_cfgRTD_i4_LC_8_13_1 { i12725_3_lut_4_lut, buf_cfgRTD_i4 }
ble_pack i18529_3_lut_LC_8_13_3 { i18529_3_lut }
ble_pack comm_cmd_0__bdd_4_lut_19778_LC_8_13_4 { comm_cmd_0__bdd_4_lut_19778 }
ble_pack buf_device_acadc_i7_LC_8_13_5 { i12720_3_lut_4_lut, buf_device_acadc_i7 }
ble_pack comm_cmd_1__bdd_4_lut_19621_LC_8_13_6 { comm_cmd_1__bdd_4_lut_19621 }
ble_pack ADC_IAC.cmd_rdadctmp_i25_LC_8_13_7 { i12_4_lut_adj_287, ADC_IAC.cmd_rdadctmp_i25 }
clb_pack LT_8_13 { n22405_bdd_4_lut_LC_8_13_0, buf_cfgRTD_i4_LC_8_13_1, i18529_3_lut_LC_8_13_3, comm_cmd_0__bdd_4_lut_19778_LC_8_13_4, buf_device_acadc_i7_LC_8_13_5, comm_cmd_1__bdd_4_lut_19621_LC_8_13_6, ADC_IAC.cmd_rdadctmp_i25_LC_8_13_7 }
set_location LT_8_13 8 13
ble_pack mux_128_Mux_5_i23_3_lut_LC_8_14_0 { mux_128_Mux_5_i23_3_lut }
ble_pack i18513_4_lut_LC_8_14_1 { i18513_4_lut }
ble_pack EIS_SYNCCLK_I_0_1_lut_LC_8_14_2 { EIS_SYNCCLK_I_0_1_lut }
ble_pack ADC_IAC.ADC_DATA_i7_LC_8_14_3 { ADC_IAC.i12765_3_lut_4_lut, ADC_IAC.ADC_DATA_i7 }
ble_pack comm_cmd_1__bdd_4_lut_19704_LC_8_14_4 { comm_cmd_1__bdd_4_lut_19704 }
ble_pack comm_cmd_1__bdd_4_lut_19689_LC_8_14_5 { comm_cmd_1__bdd_4_lut_19689 }
ble_pack comm_cmd_0__bdd_4_lut_19729_LC_8_14_6 { comm_cmd_0__bdd_4_lut_19729 }
ble_pack n22315_bdd_4_lut_LC_8_14_7 { n22315_bdd_4_lut }
clb_pack LT_8_14 { mux_128_Mux_5_i23_3_lut_LC_8_14_0, i18513_4_lut_LC_8_14_1, EIS_SYNCCLK_I_0_1_lut_LC_8_14_2, ADC_IAC.ADC_DATA_i7_LC_8_14_3, comm_cmd_1__bdd_4_lut_19704_LC_8_14_4, comm_cmd_1__bdd_4_lut_19689_LC_8_14_5, comm_cmd_0__bdd_4_lut_19729_LC_8_14_6, n22315_bdd_4_lut_LC_8_14_7 }
set_location LT_8_14 8 14
ble_pack ADC_IAC.ADC_DATA_i14_LC_8_15_0 { ADC_IAC.i12772_3_lut_4_lut, ADC_IAC.ADC_DATA_i14 }
ble_pack i1_2_lut_adj_80_LC_8_15_2 { i1_2_lut_adj_80 }
ble_pack buf_cfgRTD_i6_LC_8_15_3 { i12727_3_lut_4_lut, buf_cfgRTD_i6 }
ble_pack buf_cfgRTD_i0_LC_8_15_4 { i12677_3_lut_4_lut, buf_cfgRTD_i0 }
ble_pack i18592_3_lut_LC_8_15_5 { i18592_3_lut }
ble_pack buf_device_acadc_i6_LC_8_15_7 { i12719_3_lut_4_lut, buf_device_acadc_i6 }
clb_pack LT_8_15 { ADC_IAC.ADC_DATA_i14_LC_8_15_0, i1_2_lut_adj_80_LC_8_15_2, buf_cfgRTD_i6_LC_8_15_3, buf_cfgRTD_i0_LC_8_15_4, i18592_3_lut_LC_8_15_5, buf_device_acadc_i6_LC_8_15_7 }
set_location LT_8_15 8 15
ble_pack ADC_IAC.ADC_DATA_i8_LC_8_16_0 { ADC_IAC.i12766_3_lut_4_lut, ADC_IAC.ADC_DATA_i8 }
ble_pack ADC_IAC.ADC_DATA_i9_LC_8_16_1 { ADC_IAC.i12767_3_lut_4_lut, ADC_IAC.ADC_DATA_i9 }
ble_pack ADC_IAC.cmd_rdadctmp_i18_LC_8_16_2 { i12_4_lut_adj_300, ADC_IAC.cmd_rdadctmp_i18 }
ble_pack ADC_VAC.i1_4_lut_adj_5_LC_8_16_3 { ADC_VAC.i1_4_lut_adj_5 }
ble_pack ADC_IAC.cmd_rdadctmp_i19_LC_8_16_4 { i12_4_lut_adj_299, ADC_IAC.cmd_rdadctmp_i19 }
ble_pack ADC_IAC.SCLK_35_LC_8_16_5 { i1_4_lut_4_lut_adj_240, ADC_IAC.SCLK_35 }
ble_pack i15343_2_lut_3_lut_LC_8_16_6 { i15343_2_lut_3_lut }
clb_pack LT_8_16 { ADC_IAC.ADC_DATA_i8_LC_8_16_0, ADC_IAC.ADC_DATA_i9_LC_8_16_1, ADC_IAC.cmd_rdadctmp_i18_LC_8_16_2, ADC_VAC.i1_4_lut_adj_5_LC_8_16_3, ADC_IAC.cmd_rdadctmp_i19_LC_8_16_4, ADC_IAC.SCLK_35_LC_8_16_5, i15343_2_lut_3_lut_LC_8_16_6 }
set_location LT_8_16 8 16
ble_pack ADC_IAC.bit_cnt_i0_LC_8_17_0 { ADC_IAC.add_14_2_lut, ADC_IAC.bit_cnt_i0, ADC_IAC.add_14_2 }
ble_pack ADC_IAC.bit_cnt_i1_LC_8_17_1 { ADC_IAC.add_14_3_lut, ADC_IAC.bit_cnt_i1, ADC_IAC.add_14_3 }
ble_pack ADC_IAC.bit_cnt_i2_LC_8_17_2 { ADC_IAC.add_14_4_lut, ADC_IAC.bit_cnt_i2, ADC_IAC.add_14_4 }
ble_pack ADC_IAC.bit_cnt_i3_LC_8_17_3 { ADC_IAC.add_14_5_lut, ADC_IAC.bit_cnt_i3, ADC_IAC.add_14_5 }
ble_pack ADC_IAC.bit_cnt_i4_LC_8_17_4 { ADC_IAC.add_14_6_lut, ADC_IAC.bit_cnt_i4, ADC_IAC.add_14_6 }
ble_pack ADC_IAC.bit_cnt_i5_LC_8_17_5 { ADC_IAC.add_14_7_lut, ADC_IAC.bit_cnt_i5, ADC_IAC.add_14_7 }
ble_pack ADC_IAC.bit_cnt_i6_LC_8_17_6 { ADC_IAC.add_14_8_lut, ADC_IAC.bit_cnt_i6, ADC_IAC.add_14_8 }
ble_pack ADC_IAC.bit_cnt_i7_LC_8_17_7 { ADC_IAC.add_14_9_lut, ADC_IAC.bit_cnt_i7 }
clb_pack LT_8_17 { ADC_IAC.bit_cnt_i0_LC_8_17_0, ADC_IAC.bit_cnt_i1_LC_8_17_1, ADC_IAC.bit_cnt_i2_LC_8_17_2, ADC_IAC.bit_cnt_i3_LC_8_17_3, ADC_IAC.bit_cnt_i4_LC_8_17_4, ADC_IAC.bit_cnt_i5_LC_8_17_5, ADC_IAC.bit_cnt_i6_LC_8_17_6, ADC_IAC.bit_cnt_i7_LC_8_17_7 }
set_location LT_8_17 8 17
ble_pack ADC_IAC.adc_state_i0_LC_8_18_3 { ADC_IAC.adc_state_2__I_0_43_Mux_0_i7_4_lut, ADC_IAC.adc_state_i0 }
clb_pack LT_8_18 { ADC_IAC.adc_state_i0_LC_8_18_3 }
set_location LT_8_18 8 18
ble_pack ADC_IAC.i30_4_lut_LC_8_19_1 { ADC_IAC.i30_4_lut }
ble_pack ADC_IAC.i19367_2_lut_LC_8_19_2 { ADC_IAC.i19367_2_lut }
clb_pack LT_8_19 { ADC_IAC.i30_4_lut_LC_8_19_1, ADC_IAC.i19367_2_lut_LC_8_19_2 }
set_location LT_8_19 8 19
ble_pack ADC_VDC.i8_4_lut_LC_9_3_2 { ADC_VDC.i8_4_lut }
ble_pack ADC_VDC.i9_4_lut_LC_9_3_6 { ADC_VDC.i9_4_lut }
clb_pack LT_9_3 { ADC_VDC.i8_4_lut_LC_9_3_2, ADC_VDC.i9_4_lut_LC_9_3_6 }
set_location LT_9_3 9 3
ble_pack ADC_VDC.ADC_DATA_i16_LC_9_5_0 { i12_4_lut_adj_159, ADC_VDC.ADC_DATA_i16 }
ble_pack ADC_VDC.i1_4_lut_adj_21_LC_9_5_1 { ADC_VDC.i1_4_lut_adj_21 }
ble_pack ADC_VDC.ADC_DATA_i8_LC_9_5_5 { i12_4_lut_adj_210, ADC_VDC.ADC_DATA_i8 }
ble_pack ADC_VDC.cmd_rdadctmp_i5_LC_9_5_7 { i12_4_lut_adj_73, ADC_VDC.cmd_rdadctmp_i5 }
clb_pack LT_9_5 { ADC_VDC.ADC_DATA_i16_LC_9_5_0, ADC_VDC.i1_4_lut_adj_21_LC_9_5_1, ADC_VDC.ADC_DATA_i8_LC_9_5_5, ADC_VDC.cmd_rdadctmp_i5_LC_9_5_7 }
set_location LT_9_5 9 5
ble_pack ADC_VDC.ADC_DATA_i1_LC_9_6_0 { i12_4_lut_adj_227, ADC_VDC.ADC_DATA_i1 }
ble_pack ADC_VDC.ADC_DATA_i2_LC_9_6_1 { i12_4_lut_adj_224, ADC_VDC.ADC_DATA_i2 }
ble_pack ADC_VDC.cmd_rdadctmp_i9_LC_9_6_2 { i12_4_lut_adj_60, ADC_VDC.cmd_rdadctmp_i9 }
ble_pack ADC_VDC.cmd_rdadctmp_i15_LC_9_6_3 { i12_4_lut_adj_295, ADC_VDC.cmd_rdadctmp_i15 }
ble_pack ADC_VDC.cmd_rdadctmp_i4_LC_9_6_7 { i12_4_lut_adj_74, ADC_VDC.cmd_rdadctmp_i4 }
clb_pack LT_9_6 { ADC_VDC.ADC_DATA_i1_LC_9_6_0, ADC_VDC.ADC_DATA_i2_LC_9_6_1, ADC_VDC.cmd_rdadctmp_i9_LC_9_6_2, ADC_VDC.cmd_rdadctmp_i15_LC_9_6_3, ADC_VDC.cmd_rdadctmp_i4_LC_9_6_7 }
set_location LT_9_6 9 6
ble_pack ADC_VDC.cmd_rdadctmp_i8_LC_9_7_0 { i12_4_lut_adj_62, ADC_VDC.cmd_rdadctmp_i8 }
ble_pack ADC_VDC.ADC_DATA_i7_LC_9_7_1 { i12_4_lut_adj_212, ADC_VDC.ADC_DATA_i7 }
ble_pack ADC_VDC.cmd_rdadctmp_i6_LC_9_7_2 { i12_4_lut_adj_65, ADC_VDC.cmd_rdadctmp_i6 }
ble_pack ADC_VDC.cmd_rdadctmp_i7_LC_9_7_3 { i12_4_lut_adj_64, ADC_VDC.cmd_rdadctmp_i7 }
ble_pack ADC_VDC.ADC_DATA_i4_LC_9_7_4 { i12_4_lut_adj_221, ADC_VDC.ADC_DATA_i4 }
ble_pack ADC_VDC.cmd_rdadctmp_i13_LC_9_7_5 { i12_4_lut_adj_308, ADC_VDC.cmd_rdadctmp_i13 }
ble_pack ADC_VDC.cmd_rdadctmp_i10_LC_9_7_6 { i12_4_lut_adj_58, ADC_VDC.cmd_rdadctmp_i10 }
ble_pack ADC_VDC.ADC_DATA_i3_LC_9_7_7 { i12_4_lut_adj_223, ADC_VDC.ADC_DATA_i3 }
clb_pack LT_9_7 { ADC_VDC.cmd_rdadctmp_i8_LC_9_7_0, ADC_VDC.ADC_DATA_i7_LC_9_7_1, ADC_VDC.cmd_rdadctmp_i6_LC_9_7_2, ADC_VDC.cmd_rdadctmp_i7_LC_9_7_3, ADC_VDC.ADC_DATA_i4_LC_9_7_4, ADC_VDC.cmd_rdadctmp_i13_LC_9_7_5, ADC_VDC.cmd_rdadctmp_i10_LC_9_7_6, ADC_VDC.ADC_DATA_i3_LC_9_7_7 }
set_location LT_9_7 9 7
ble_pack ADC_VDC.cmd_rdadctmp_i16_LC_9_8_0 { i12_4_lut_adj_294, ADC_VDC.cmd_rdadctmp_i16 }
ble_pack ADC_VDC.cmd_rdadctmp_i19_LC_9_8_1 { i12_4_lut_adj_243, ADC_VDC.cmd_rdadctmp_i19 }
ble_pack ADC_VDC.ADC_DATA_i14_LC_9_8_2 { i12_4_lut_adj_163, ADC_VDC.ADC_DATA_i14 }
ble_pack ADC_VDC.ADC_DATA_i13_LC_9_8_3 { i12_4_lut_adj_164, ADC_VDC.ADC_DATA_i13 }
ble_pack ADC_VDC.ADC_DATA_i6_LC_9_8_4 { i12_4_lut_adj_218, ADC_VDC.ADC_DATA_i6 }
ble_pack ADC_VDC.ADC_DATA_i12_LC_9_8_5 { i12_4_lut_adj_166, ADC_VDC.ADC_DATA_i12 }
ble_pack mux_130_Mux_7_i19_3_lut_LC_9_8_6 { mux_130_Mux_7_i19_3_lut }
ble_pack ADC_VDC.ADC_DATA_i9_LC_9_8_7 { i12_4_lut_adj_176, ADC_VDC.ADC_DATA_i9 }
clb_pack LT_9_8 { ADC_VDC.cmd_rdadctmp_i16_LC_9_8_0, ADC_VDC.cmd_rdadctmp_i19_LC_9_8_1, ADC_VDC.ADC_DATA_i14_LC_9_8_2, ADC_VDC.ADC_DATA_i13_LC_9_8_3, ADC_VDC.ADC_DATA_i6_LC_9_8_4, ADC_VDC.ADC_DATA_i12_LC_9_8_5, mux_130_Mux_7_i19_3_lut_LC_9_8_6, ADC_VDC.ADC_DATA_i9_LC_9_8_7 }
set_location LT_9_8 9 8
ble_pack ADC_VDC.ADC_DATA_i11_LC_9_9_0 { i12_4_lut_adj_169, ADC_VDC.ADC_DATA_i11 }
ble_pack ADC_VDC.ADC_DATA_i17_LC_9_9_1 { i12_4_lut_adj_158, ADC_VDC.ADC_DATA_i17 }
ble_pack ADC_VDC.ADC_DATA_i23_LC_9_9_2 { i12_4_lut_adj_153, ADC_VDC.ADC_DATA_i23 }
ble_pack ADC_VDC.i16192_3_lut_LC_9_9_3 { ADC_VDC.i16192_3_lut }
ble_pack ADC_VDC.ADC_DATA_i21_LC_9_9_4 { i12_4_lut_adj_154, ADC_VDC.ADC_DATA_i21 }
ble_pack ADC_VDC.ADC_DATA_i20_LC_9_9_5 { i12_4_lut_adj_155, ADC_VDC.ADC_DATA_i20 }
ble_pack ADC_VDC.ADC_DATA_i19_LC_9_9_6 { i12_4_lut_adj_156, ADC_VDC.ADC_DATA_i19 }
ble_pack ADC_VDC.ADC_DATA_i18_LC_9_9_7 { i12_4_lut_adj_157, ADC_VDC.ADC_DATA_i18 }
clb_pack LT_9_9 { ADC_VDC.ADC_DATA_i11_LC_9_9_0, ADC_VDC.ADC_DATA_i17_LC_9_9_1, ADC_VDC.ADC_DATA_i23_LC_9_9_2, ADC_VDC.i16192_3_lut_LC_9_9_3, ADC_VDC.ADC_DATA_i21_LC_9_9_4, ADC_VDC.ADC_DATA_i20_LC_9_9_5, ADC_VDC.ADC_DATA_i19_LC_9_9_6, ADC_VDC.ADC_DATA_i18_LC_9_9_7 }
set_location LT_9_9 9 9
ble_pack ADC_VAC.ADC_DATA_i15_LC_9_10_0 { ADC_VAC.i12796_3_lut_4_lut, ADC_VAC.ADC_DATA_i15 }
ble_pack ADC_VAC.ADC_DATA_i18_LC_9_10_1 { ADC_VAC.i12799_3_lut_4_lut, ADC_VAC.ADC_DATA_i18 }
ble_pack n22441_bdd_4_lut_LC_9_10_2 { n22441_bdd_4_lut }
ble_pack ADC_VAC.ADC_DATA_i17_LC_9_10_3 { ADC_VAC.i12798_3_lut_4_lut, ADC_VAC.ADC_DATA_i17 }
ble_pack ADC_IAC.cmd_rdadctmp_i7_LC_9_10_4 { i12_4_lut_adj_68, ADC_IAC.cmd_rdadctmp_i7 }
ble_pack mux_130_Mux_7_i22_3_lut_LC_9_10_6 { mux_130_Mux_7_i22_3_lut }
ble_pack mux_130_Mux_7_i30_3_lut_LC_9_10_7 { mux_130_Mux_7_i30_3_lut }
clb_pack LT_9_10 { ADC_VAC.ADC_DATA_i15_LC_9_10_0, ADC_VAC.ADC_DATA_i18_LC_9_10_1, n22441_bdd_4_lut_LC_9_10_2, ADC_VAC.ADC_DATA_i17_LC_9_10_3, ADC_IAC.cmd_rdadctmp_i7_LC_9_10_4, mux_130_Mux_7_i22_3_lut_LC_9_10_6, mux_130_Mux_7_i30_3_lut_LC_9_10_7 }
set_location LT_9_10 9 10
ble_pack CLK_DDS.bit_cnt_i0_LC_9_11_0 { CLK_DDS.i14512_3_lut_4_lut, CLK_DDS.bit_cnt_i0 }
ble_pack i15170_2_lut_LC_9_11_2 { i15170_2_lut }
ble_pack ADC_IAC.cmd_rdadctmp_i8_LC_9_11_3 { i12_4_lut_adj_67, ADC_IAC.cmd_rdadctmp_i8 }
ble_pack CLK_DDS.MOSI_31_LC_9_11_4 { i12693_3_lut, CLK_DDS.MOSI_31 }
ble_pack comm_cmd_0__bdd_4_lut_19783_LC_9_11_5 { comm_cmd_0__bdd_4_lut_19783 }
ble_pack buf_dds1_i8_LC_9_11_6 { i13341_4_lut, buf_dds1_i8 }
clb_pack LT_9_11 { CLK_DDS.bit_cnt_i0_LC_9_11_0, i15170_2_lut_LC_9_11_2, ADC_IAC.cmd_rdadctmp_i8_LC_9_11_3, CLK_DDS.MOSI_31_LC_9_11_4, comm_cmd_0__bdd_4_lut_19783_LC_9_11_5, buf_dds1_i8_LC_9_11_6 }
set_location LT_9_11 9 11
ble_pack mux_129_Mux_4_i19_3_lut_LC_9_12_0 { mux_129_Mux_4_i19_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i20_LC_9_12_1 { i12_4_lut_adj_229, ADC_VAC.cmd_rdadctmp_i20 }
ble_pack buf_dds1_i14_LC_9_12_2 { i13323_4_lut, buf_dds1_i14 }
ble_pack mux_129_Mux_5_i19_3_lut_LC_9_12_3 { mux_129_Mux_5_i19_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i21_LC_9_12_4 { i12_4_lut_adj_242, ADC_VAC.cmd_rdadctmp_i21 }
ble_pack ADC_VAC.cmd_rdadctmp_i9_LC_9_12_5 { i12_4_lut_adj_106, ADC_VAC.cmd_rdadctmp_i9 }
ble_pack ADC_VAC.ADC_DATA_i13_LC_9_12_6 { ADC_VAC.i12794_3_lut_4_lut, ADC_VAC.ADC_DATA_i13 }
ble_pack ADC_VAC.ADC_DATA_i14_LC_9_12_7 { ADC_VAC.i12795_3_lut_4_lut, ADC_VAC.ADC_DATA_i14 }
clb_pack LT_9_12 { mux_129_Mux_4_i19_3_lut_LC_9_12_0, ADC_VAC.cmd_rdadctmp_i20_LC_9_12_1, buf_dds1_i14_LC_9_12_2, mux_129_Mux_5_i19_3_lut_LC_9_12_3, ADC_VAC.cmd_rdadctmp_i21_LC_9_12_4, ADC_VAC.cmd_rdadctmp_i9_LC_9_12_5, ADC_VAC.ADC_DATA_i13_LC_9_12_6, ADC_VAC.ADC_DATA_i14_LC_9_12_7 }
set_location LT_9_12 9 12
ble_pack ADC_IAC.ADC_DATA_i12_LC_9_13_0 { ADC_IAC.i12770_3_lut_4_lut, ADC_IAC.ADC_DATA_i12 }
ble_pack ADC_VAC.ADC_DATA_i12_LC_9_13_1 { ADC_VAC.i12793_3_lut_4_lut, ADC_VAC.ADC_DATA_i12 }
ble_pack buf_cfgRTD_i7_LC_9_13_2 { i12728_3_lut_4_lut, buf_cfgRTD_i7 }
ble_pack ADC_IAC.cmd_rdadctmp_i24_LC_9_13_3 { i12_4_lut_adj_288, ADC_IAC.cmd_rdadctmp_i24 }
ble_pack ADC_IAC.cmd_rdadctmp_i27_LC_9_13_5 { i12_4_lut_adj_285, ADC_IAC.cmd_rdadctmp_i27 }
ble_pack n22417_bdd_4_lut_LC_9_13_6 { n22417_bdd_4_lut }
ble_pack ADC_IAC.cmd_rdadctmp_i21_LC_9_13_7 { i12_4_lut_adj_291, ADC_IAC.cmd_rdadctmp_i21 }
clb_pack LT_9_13 { ADC_IAC.ADC_DATA_i12_LC_9_13_0, ADC_VAC.ADC_DATA_i12_LC_9_13_1, buf_cfgRTD_i7_LC_9_13_2, ADC_IAC.cmd_rdadctmp_i24_LC_9_13_3, ADC_IAC.cmd_rdadctmp_i27_LC_9_13_5, n22417_bdd_4_lut_LC_9_13_6, ADC_IAC.cmd_rdadctmp_i21_LC_9_13_7 }
set_location LT_9_13 9 13
ble_pack i18528_3_lut_LC_9_14_0 { i18528_3_lut }
ble_pack n22291_bdd_4_lut_LC_9_14_1 { n22291_bdd_4_lut }
ble_pack ADC_IAC.ADC_DATA_i21_LC_9_14_2 { ADC_IAC.i12779_3_lut_4_lut, ADC_IAC.ADC_DATA_i21 }
ble_pack ADC_IAC.cmd_rdadctmp_i29_LC_9_14_3 { i12_4_lut_adj_282, ADC_IAC.cmd_rdadctmp_i29 }
ble_pack ADC_IAC.ADC_DATA_i22_LC_9_14_4 { ADC_IAC.i12780_3_lut_4_lut, ADC_IAC.ADC_DATA_i22 }
ble_pack ADC_IAC.cmd_rdadctmp_i31_LC_9_14_5 { i12_4_lut_adj_81, ADC_IAC.cmd_rdadctmp_i31 }
ble_pack n22435_bdd_4_lut_LC_9_14_6 { n22435_bdd_4_lut }
ble_pack ADC_IAC.ADC_DATA_i23_LC_9_14_7 { ADC_IAC.i12781_3_lut_4_lut, ADC_IAC.ADC_DATA_i23 }
clb_pack LT_9_14 { i18528_3_lut_LC_9_14_0, n22291_bdd_4_lut_LC_9_14_1, ADC_IAC.ADC_DATA_i21_LC_9_14_2, ADC_IAC.cmd_rdadctmp_i29_LC_9_14_3, ADC_IAC.ADC_DATA_i22_LC_9_14_4, ADC_IAC.cmd_rdadctmp_i31_LC_9_14_5, n22435_bdd_4_lut_LC_9_14_6, ADC_IAC.ADC_DATA_i23_LC_9_14_7 }
set_location LT_9_14 9 14
ble_pack ADC_IAC.ADC_DATA_i19_LC_9_15_0 { ADC_IAC.i12777_3_lut_4_lut, ADC_IAC.ADC_DATA_i19 }
ble_pack ADC_IAC.cmd_rdadctmp_i30_LC_9_15_1 { i12_4_lut_adj_70, ADC_IAC.cmd_rdadctmp_i30 }
ble_pack buf_dds1_i15_LC_9_15_2 { i13320_4_lut, buf_dds1_i15 }
ble_pack mux_128_Mux_7_i17_3_lut_LC_9_15_3 { mux_128_Mux_7_i17_3_lut }
ble_pack mux_128_Mux_6_i16_3_lut_LC_9_15_5 { mux_128_Mux_6_i16_3_lut }
ble_pack buf_dds0_i14_LC_9_15_6 { i12713_3_lut_4_lut, buf_dds0_i14 }
ble_pack buf_device_acadc_i8_LC_9_15_7 { i12721_3_lut_4_lut, buf_device_acadc_i8 }
clb_pack LT_9_15 { ADC_IAC.ADC_DATA_i19_LC_9_15_0, ADC_IAC.cmd_rdadctmp_i30_LC_9_15_1, buf_dds1_i15_LC_9_15_2, mux_128_Mux_7_i17_3_lut_LC_9_15_3, mux_128_Mux_6_i16_3_lut_LC_9_15_5, buf_dds0_i14_LC_9_15_6, buf_device_acadc_i8_LC_9_15_7 }
set_location LT_9_15 9 15
ble_pack ADC_VAC.bit_cnt_i0_LC_9_16_0 { ADC_VAC.add_14_2_lut, ADC_VAC.bit_cnt_i0, ADC_VAC.add_14_2 }
ble_pack ADC_VAC.bit_cnt_i1_LC_9_16_1 { ADC_VAC.add_14_3_lut, ADC_VAC.bit_cnt_i1, ADC_VAC.add_14_3 }
ble_pack ADC_VAC.bit_cnt_i2_LC_9_16_2 { ADC_VAC.add_14_4_lut, ADC_VAC.bit_cnt_i2, ADC_VAC.add_14_4 }
ble_pack ADC_VAC.bit_cnt_i3_LC_9_16_3 { ADC_VAC.add_14_5_lut, ADC_VAC.bit_cnt_i3, ADC_VAC.add_14_5 }
ble_pack ADC_VAC.bit_cnt_i4_LC_9_16_4 { ADC_VAC.add_14_6_lut, ADC_VAC.bit_cnt_i4, ADC_VAC.add_14_6 }
ble_pack ADC_VAC.bit_cnt_i5_LC_9_16_5 { ADC_VAC.add_14_7_lut, ADC_VAC.bit_cnt_i5, ADC_VAC.add_14_7 }
ble_pack ADC_VAC.bit_cnt_i6_LC_9_16_6 { ADC_VAC.add_14_8_lut, ADC_VAC.bit_cnt_i6, ADC_VAC.add_14_8 }
ble_pack ADC_VAC.bit_cnt_i7_LC_9_16_7 { ADC_VAC.add_14_9_lut, ADC_VAC.bit_cnt_i7 }
clb_pack LT_9_16 { ADC_VAC.bit_cnt_i0_LC_9_16_0, ADC_VAC.bit_cnt_i1_LC_9_16_1, ADC_VAC.bit_cnt_i2_LC_9_16_2, ADC_VAC.bit_cnt_i3_LC_9_16_3, ADC_VAC.bit_cnt_i4_LC_9_16_4, ADC_VAC.bit_cnt_i5_LC_9_16_5, ADC_VAC.bit_cnt_i6_LC_9_16_6, ADC_VAC.bit_cnt_i7_LC_9_16_7 }
set_location LT_9_16 9 16
ble_pack ADC_IAC.i1_4_lut_LC_9_17_0 { ADC_IAC.i1_4_lut }
ble_pack ADC_IAC.i1_2_lut_LC_9_17_1 { ADC_IAC.i1_2_lut }
ble_pack ADC_IAC.i19262_4_lut_LC_9_17_3 { ADC_IAC.i19262_4_lut }
ble_pack ADC_IAC.i19068_4_lut_LC_9_17_4 { ADC_IAC.i19068_4_lut }
ble_pack ADC_VAC.i18419_4_lut_LC_9_17_5 { ADC_VAC.i18419_4_lut }
ble_pack ADC_VAC.i18433_4_lut_LC_9_17_6 { ADC_VAC.i18433_4_lut }
clb_pack LT_9_17 { ADC_IAC.i1_4_lut_LC_9_17_0, ADC_IAC.i1_2_lut_LC_9_17_1, ADC_IAC.i19262_4_lut_LC_9_17_3, ADC_IAC.i19068_4_lut_LC_9_17_4, ADC_VAC.i18419_4_lut_LC_9_17_5, ADC_VAC.i18433_4_lut_LC_9_17_6 }
set_location LT_9_17 9 17
ble_pack ADC_IAC.i6_4_lut_LC_9_18_0 { ADC_IAC.i6_4_lut }
ble_pack acadc_trig_300_LC_9_18_5 { i12_4_lut_adj_147, acadc_trig_300 }
ble_pack ADC_IAC.i1_4_lut_adj_3_LC_9_18_6 { ADC_IAC.i1_4_lut_adj_3 }
clb_pack LT_9_18 { ADC_IAC.i6_4_lut_LC_9_18_0, acadc_trig_300_LC_9_18_5, ADC_IAC.i1_4_lut_adj_3_LC_9_18_6 }
set_location LT_9_18 9 18
ble_pack comm_spi.RESET_I_0_91_2_lut_LC_10_3_2 { comm_spi.RESET_I_0_91_2_lut }
ble_pack ADC_VDC.i19333_4_lut_4_lut_LC_10_3_5 { ADC_VDC.i19333_4_lut_4_lut }
ble_pack ADC_VDC.SCLK_46_LC_10_3_6 { ADC_VDC.i16166_4_lut, ADC_VDC.SCLK_46 }
clb_pack LT_10_3 { comm_spi.RESET_I_0_91_2_lut_LC_10_3_2, ADC_VDC.i19333_4_lut_4_lut_LC_10_3_5, ADC_VDC.SCLK_46_LC_10_3_6 }
set_location LT_10_3 10 3
ble_pack comm_spi.iclk_40_12178_12179_reset_LC_10_4_0 { comm_spi.iclk_40_12178_12179_reset_THRU_LUT4_0, comm_spi.iclk_40_12178_12179_reset }
clb_pack LT_10_4 { comm_spi.iclk_40_12178_12179_reset_LC_10_4_0 }
set_location LT_10_4 10 4
ble_pack ADC_VDC.ADC_DATA_i22_LC_10_5_1 { i12_4_lut_adj_167, ADC_VDC.ADC_DATA_i22 }
ble_pack ADC_VDC.ADC_DATA_i0_LC_10_5_3 { i12_4_lut_adj_180, ADC_VDC.ADC_DATA_i0 }
ble_pack ADC_VDC.ADC_DATA_i10_LC_10_5_4 { i12_4_lut_adj_172, ADC_VDC.ADC_DATA_i10 }
ble_pack ADC_VDC.i1_3_lut_4_lut_adj_20_LC_10_5_5 { ADC_VDC.i1_3_lut_4_lut_adj_20 }
ble_pack ADC_VDC.ADC_DATA_i15_LC_10_5_6 { i12_4_lut_adj_162, ADC_VDC.ADC_DATA_i15 }
ble_pack ADC_VDC.i1_2_lut_adj_19_LC_10_5_7 { ADC_VDC.i1_2_lut_adj_19 }
clb_pack LT_10_5 { ADC_VDC.ADC_DATA_i22_LC_10_5_1, ADC_VDC.ADC_DATA_i0_LC_10_5_3, ADC_VDC.ADC_DATA_i10_LC_10_5_4, ADC_VDC.i1_3_lut_4_lut_adj_20_LC_10_5_5, ADC_VDC.ADC_DATA_i15_LC_10_5_6, ADC_VDC.i1_2_lut_adj_19_LC_10_5_7 }
set_location LT_10_5 10 5
ble_pack ADC_VDC.cmd_rdadctmp_i23_LC_10_6_0 { ADC_VDC.adc_state_3__I_0_57_Mux_23_i6_4_lut, ADC_VDC.cmd_rdadctmp_i23 }
ble_pack comm_spi.i19415_4_lut_3_lut_LC_10_6_3 { comm_spi.i19415_4_lut_3_lut }
ble_pack comm_spi.i12180_3_lut_LC_10_6_4 { comm_spi.i12180_3_lut }
ble_pack comm_spi.RESET_I_0_90_2_lut_LC_10_6_6 { comm_spi.RESET_I_0_90_2_lut }
clb_pack LT_10_6 { ADC_VDC.cmd_rdadctmp_i23_LC_10_6_0, comm_spi.i19415_4_lut_3_lut_LC_10_6_3, comm_spi.i12180_3_lut_LC_10_6_4, comm_spi.RESET_I_0_90_2_lut_LC_10_6_6 }
set_location LT_10_6 10 6
ble_pack mux_130_Mux_0_i19_3_lut_LC_10_7_0 { mux_130_Mux_0_i19_3_lut }
ble_pack mux_130_Mux_0_i22_3_lut_LC_10_7_1 { mux_130_Mux_0_i22_3_lut }
ble_pack mux_130_Mux_0_i30_3_lut_LC_10_7_2 { mux_130_Mux_0_i30_3_lut }
ble_pack ADC_IAC.ADC_DATA_i0_LC_10_7_3 { ADC_IAC.i12683_3_lut_4_lut, ADC_IAC.ADC_DATA_i0 }
ble_pack ADC_VAC.ADC_DATA_i0_LC_10_7_4 { ADC_VAC.i12686_3_lut_4_lut, ADC_VAC.ADC_DATA_i0 }
ble_pack ADC_IAC.cmd_rdadctmp_i9_LC_10_7_6 { i12_4_lut_adj_66, ADC_IAC.cmd_rdadctmp_i9 }
clb_pack LT_10_7 { mux_130_Mux_0_i19_3_lut_LC_10_7_0, mux_130_Mux_0_i22_3_lut_LC_10_7_1, mux_130_Mux_0_i30_3_lut_LC_10_7_2, ADC_IAC.ADC_DATA_i0_LC_10_7_3, ADC_VAC.ADC_DATA_i0_LC_10_7_4, ADC_IAC.cmd_rdadctmp_i9_LC_10_7_6 }
set_location LT_10_7 10 7
ble_pack comm_spi.bit_cnt_3767__i3_LC_10_8_0 { comm_spi.i17169_3_lut_4_lut, comm_spi.bit_cnt_3767__i3 }
ble_pack comm_spi.bit_cnt_3767__i2_LC_10_8_1 { comm_spi.i17162_2_lut_3_lut, comm_spi.bit_cnt_3767__i2 }
ble_pack comm_spi.bit_cnt_3767__i1_LC_10_8_2 { comm_spi.i17155_2_lut, comm_spi.bit_cnt_3767__i1 }
ble_pack comm_spi.bit_cnt_3767__i0_LC_10_8_3 { comm_spi.i17153_1_lut, comm_spi.bit_cnt_3767__i0 }
clb_pack LT_10_8 { comm_spi.bit_cnt_3767__i3_LC_10_8_0, comm_spi.bit_cnt_3767__i2_LC_10_8_1, comm_spi.bit_cnt_3767__i1_LC_10_8_2, comm_spi.bit_cnt_3767__i0_LC_10_8_3 }
set_location LT_10_8 10 8
ble_pack RTD.i1_3_lut_4_lut_LC_10_9_0 { RTD.i1_3_lut_4_lut }
ble_pack SIG_DDS.i12467_3_lut_LC_10_9_4 { SIG_DDS.i12467_3_lut }
ble_pack CLK_DDS.SCLK_27_LC_10_9_5 { i12690_3_lut_4_lut, CLK_DDS.SCLK_27 }
ble_pack i18471_3_lut_LC_10_9_7 { i18471_3_lut }
clb_pack LT_10_9 { RTD.i1_3_lut_4_lut_LC_10_9_0, SIG_DDS.i12467_3_lut_LC_10_9_4, CLK_DDS.SCLK_27_LC_10_9_5, i18471_3_lut_LC_10_9_7 }
set_location LT_10_9 10 9
ble_pack ADC_IAC.cmd_rdadctmp_i6_LC_10_10_0 { i12_4_lut_adj_69, ADC_IAC.cmd_rdadctmp_i6 }
ble_pack ADC_IAC.cmd_rdadctmp_i5_LC_10_10_1 { i12_4_lut_adj_71, ADC_IAC.cmd_rdadctmp_i5 }
ble_pack i19404_2_lut_3_lut_LC_10_10_4 { i19404_2_lut_3_lut }
ble_pack comm_buf_6__i4_LC_10_10_5 { i12_4_lut_adj_87, comm_buf_6__i4 }
ble_pack comm_buf_6__i2_LC_10_10_6 { i12_4_lut_adj_92, comm_buf_6__i2 }
ble_pack ADC_VAC.ADC_DATA_i11_LC_10_10_7 { ADC_VAC.i12792_3_lut_4_lut, ADC_VAC.ADC_DATA_i11 }
clb_pack LT_10_10 { ADC_IAC.cmd_rdadctmp_i6_LC_10_10_0, ADC_IAC.cmd_rdadctmp_i5_LC_10_10_1, i19404_2_lut_3_lut_LC_10_10_4, comm_buf_6__i4_LC_10_10_5, comm_buf_6__i2_LC_10_10_6, ADC_VAC.ADC_DATA_i11_LC_10_10_7 }
set_location LT_10_10 10 10
ble_pack buf_control_i7_LC_10_11_0 { THERMOSTAT_I_0_1_lut, buf_control_i7 }
ble_pack i1_2_lut_adj_225_LC_10_11_1 { i1_2_lut_adj_225 }
ble_pack i1_4_lut_adj_262_LC_10_11_2 { i1_4_lut_adj_262 }
ble_pack mux_128_Mux_7_i23_3_lut_LC_10_11_3 { mux_128_Mux_7_i23_3_lut }
ble_pack i15166_2_lut_LC_10_11_4 { i15166_2_lut }
ble_pack i1_2_lut_adj_309_LC_10_11_5 { i1_2_lut_adj_309 }
ble_pack i12096_2_lut_LC_10_11_6 { i12096_2_lut }
ble_pack i15336_2_lut_3_lut_LC_10_11_7 { i15336_2_lut_3_lut }
clb_pack LT_10_11 { buf_control_i7_LC_10_11_0, i1_2_lut_adj_225_LC_10_11_1, i1_4_lut_adj_262_LC_10_11_2, mux_128_Mux_7_i23_3_lut_LC_10_11_3, i15166_2_lut_LC_10_11_4, i1_2_lut_adj_309_LC_10_11_5, i12096_2_lut_LC_10_11_6, i15336_2_lut_3_lut_LC_10_11_7 }
set_location LT_10_11 10 11
ble_pack CLK_DDS.tmp_buf_i10_LC_10_12_0 { CLK_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut, CLK_DDS.tmp_buf_i10 }
ble_pack CLK_DDS.tmp_buf_i11_LC_10_12_1 { CLK_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut, CLK_DDS.tmp_buf_i11 }
ble_pack CLK_DDS.tmp_buf_i12_LC_10_12_2 { CLK_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut, CLK_DDS.tmp_buf_i12 }
ble_pack CLK_DDS.tmp_buf_i13_LC_10_12_3 { CLK_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut, CLK_DDS.tmp_buf_i13 }
ble_pack CLK_DDS.tmp_buf_i0_LC_10_12_4 { CLK_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut, CLK_DDS.tmp_buf_i0 }
ble_pack CLK_DDS.tmp_buf_i15_LC_10_12_5 { CLK_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut, CLK_DDS.tmp_buf_i15 }
ble_pack CLK_DDS.tmp_buf_i7_LC_10_12_6 { CLK_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut, CLK_DDS.tmp_buf_i7 }
ble_pack CLK_DDS.tmp_buf_i8_LC_10_12_7 { CLK_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut, CLK_DDS.tmp_buf_i8 }
clb_pack LT_10_12 { CLK_DDS.tmp_buf_i10_LC_10_12_0, CLK_DDS.tmp_buf_i11_LC_10_12_1, CLK_DDS.tmp_buf_i12_LC_10_12_2, CLK_DDS.tmp_buf_i13_LC_10_12_3, CLK_DDS.tmp_buf_i0_LC_10_12_4, CLK_DDS.tmp_buf_i15_LC_10_12_5, CLK_DDS.tmp_buf_i7_LC_10_12_6, CLK_DDS.tmp_buf_i8_LC_10_12_7 }
set_location LT_10_12 10 12
ble_pack ADC_IAC.ADC_DATA_i20_LC_10_13_0 { ADC_IAC.i12778_3_lut_4_lut, ADC_IAC.ADC_DATA_i20 }
ble_pack buf_dds1_i13_LC_10_13_1 { i13326_4_lut_4_lut, buf_dds1_i13 }
ble_pack buf_dds0_i12_LC_10_13_2 { i12711_3_lut_4_lut, buf_dds0_i12 }
ble_pack ADC_IAC.ADC_DATA_i18_LC_10_13_3 { ADC_IAC.i12776_3_lut_4_lut, ADC_IAC.ADC_DATA_i18 }
ble_pack buf_dds0_i7_LC_10_13_4 { i12706_3_lut_4_lut, buf_dds0_i7 }
ble_pack ADC_IAC.ADC_DATA_i16_LC_10_13_5 { ADC_IAC.i12774_3_lut_4_lut, ADC_IAC.ADC_DATA_i16 }
ble_pack ADC_IAC.cmd_rdadctmp_i26_LC_10_13_6 { i12_4_lut_adj_286, ADC_IAC.cmd_rdadctmp_i26 }
ble_pack mux_129_Mux_7_i16_3_lut_LC_10_13_7 { mux_129_Mux_7_i16_3_lut }
clb_pack LT_10_13 { ADC_IAC.ADC_DATA_i20_LC_10_13_0, buf_dds1_i13_LC_10_13_1, buf_dds0_i12_LC_10_13_2, ADC_IAC.ADC_DATA_i18_LC_10_13_3, buf_dds0_i7_LC_10_13_4, ADC_IAC.ADC_DATA_i16_LC_10_13_5, ADC_IAC.cmd_rdadctmp_i26_LC_10_13_6, mux_129_Mux_7_i16_3_lut_LC_10_13_7 }
set_location LT_10_13 10 13
ble_pack mux_129_Mux_5_i16_3_lut_LC_10_14_0 { mux_129_Mux_5_i16_3_lut }
ble_pack i1_4_lut_adj_252_LC_10_14_1 { i1_4_lut_adj_252 }
ble_pack i19058_2_lut_LC_10_14_2 { i19058_2_lut }
ble_pack buf_dds0_i11_LC_10_14_4 { i12710_3_lut_4_lut, buf_dds0_i11 }
ble_pack buf_dds0_i5_LC_10_14_5 { i12704_3_lut_4_lut, buf_dds0_i5 }
ble_pack ADC_IAC.cmd_rdadctmp_i28_LC_10_14_6 { i12_4_lut_adj_283, ADC_IAC.cmd_rdadctmp_i28 }
ble_pack buf_device_acadc_i2_LC_10_14_7 { i12715_3_lut_4_lut, buf_device_acadc_i2 }
clb_pack LT_10_14 { mux_129_Mux_5_i16_3_lut_LC_10_14_0, i1_4_lut_adj_252_LC_10_14_1, i19058_2_lut_LC_10_14_2, buf_dds0_i11_LC_10_14_4, buf_dds0_i5_LC_10_14_5, ADC_IAC.cmd_rdadctmp_i28_LC_10_14_6, buf_device_acadc_i2_LC_10_14_7 }
set_location LT_10_14 10 14
ble_pack comm_cmd_1__bdd_4_lut_19654_LC_10_15_0 { comm_cmd_1__bdd_4_lut_19654 }
ble_pack n22279_bdd_4_lut_LC_10_15_1 { n22279_bdd_4_lut }
ble_pack comm_cmd_1__bdd_4_lut_19749_LC_10_15_2 { comm_cmd_1__bdd_4_lut_19749 }
ble_pack n22363_bdd_4_lut_LC_10_15_3 { n22363_bdd_4_lut }
ble_pack i1553158_i1_3_lut_LC_10_15_4 { i1553158_i1_3_lut }
ble_pack mux_128_Mux_7_i16_3_lut_LC_10_15_5 { mux_128_Mux_7_i16_3_lut }
ble_pack ADC_VAC.DTRIG_39_LC_10_15_6 { i1_4_lut_adj_231, ADC_VAC.DTRIG_39 }
clb_pack LT_10_15 { comm_cmd_1__bdd_4_lut_19654_LC_10_15_0, n22279_bdd_4_lut_LC_10_15_1, comm_cmd_1__bdd_4_lut_19749_LC_10_15_2, n22363_bdd_4_lut_LC_10_15_3, i1553158_i1_3_lut_LC_10_15_4, mux_128_Mux_7_i16_3_lut_LC_10_15_5, ADC_VAC.DTRIG_39_LC_10_15_6 }
set_location LT_10_15 10 15
ble_pack buf_dds0_i9_LC_10_16_0 { i12708_3_lut_4_lut, buf_dds0_i9 }
ble_pack buf_device_acadc_i1_LC_10_16_1 { i12676_3_lut_4_lut, buf_device_acadc_i1 }
ble_pack buf_dds0_i15_LC_10_16_2 { i12714_3_lut_4_lut, buf_dds0_i15 }
ble_pack buf_dds0_i8_LC_10_16_3 { i12707_3_lut_4_lut, buf_dds0_i8 }
ble_pack acadc_rst_327_LC_10_16_4 { i12680_3_lut, acadc_rst_327 }
ble_pack buf_control_i4_LC_10_16_5 { i12697_3_lut_4_lut, buf_control_i4 }
ble_pack i1_3_lut_adj_247_LC_10_16_6 { i1_3_lut_adj_247 }
ble_pack buf_dds0_i1_LC_10_16_7 { i12700_3_lut_4_lut, buf_dds0_i1 }
clb_pack LT_10_16 { buf_dds0_i9_LC_10_16_0, buf_device_acadc_i1_LC_10_16_1, buf_dds0_i15_LC_10_16_2, buf_dds0_i8_LC_10_16_3, acadc_rst_327_LC_10_16_4, buf_control_i4_LC_10_16_5, i1_3_lut_adj_247_LC_10_16_6, buf_dds0_i1_LC_10_16_7 }
set_location LT_10_16 10 16
ble_pack i14145_4_lut_LC_10_17_0 { i14145_4_lut }
ble_pack eis_state_i0_LC_10_17_1 { n22255_bdd_4_lut_4_lut, eis_state_i0 }
ble_pack eis_state_1__bdd_4_lut_4_lut_LC_10_17_2 { eis_state_1__bdd_4_lut_4_lut }
ble_pack i3787_3_lut_3_lut_4_lut_LC_10_17_4 { i3787_3_lut_3_lut_4_lut }
ble_pack i19371_4_lut_LC_10_17_5 { i19371_4_lut }
ble_pack i1_3_lut_4_lut_adj_260_LC_10_17_6 { i1_3_lut_4_lut_adj_260 }
ble_pack eis_state_i1_LC_10_17_7 { i1_4_lut_adj_161, eis_state_i1 }
clb_pack LT_10_17 { i14145_4_lut_LC_10_17_0, eis_state_i0_LC_10_17_1, eis_state_1__bdd_4_lut_4_lut_LC_10_17_2, i3787_3_lut_3_lut_4_lut_LC_10_17_4, i19371_4_lut_LC_10_17_5, i1_3_lut_4_lut_adj_260_LC_10_17_6, eis_state_i1_LC_10_17_7 }
set_location LT_10_17 10 17
ble_pack data_index_i4_LC_10_18_0 { comm_state_3__I_0_354_Mux_4_i15_4_lut_data_index_i4_REP_LUT4_0, data_index_i4 }
ble_pack eis_start_329_LC_10_18_3 { i12682_3_lut, eis_start_329 }
ble_pack acadc_skipCount_i1_LC_10_18_4 { i12729_3_lut_4_lut, acadc_skipCount_i1 }
ble_pack i1_4_lut_adj_280_LC_10_18_5 { i1_4_lut_adj_280 }
ble_pack i1_2_lut_adj_200_LC_10_18_7 { i1_2_lut_adj_200 }
clb_pack LT_10_18 { data_index_i4_LC_10_18_0, eis_start_329_LC_10_18_3, acadc_skipCount_i1_LC_10_18_4, i1_4_lut_adj_280_LC_10_18_5, i1_2_lut_adj_200_LC_10_18_7 }
set_location LT_10_18 10 18
ble_pack ADC_VDC.i19342_2_lut_LC_11_3_5 { ADC_VDC.i19342_2_lut }
clb_pack LT_11_3 { ADC_VDC.i19342_2_lut_LC_11_3_5 }
set_location LT_11_3 11 3
ble_pack comm_spi.MISO_48_12186_12187_reset_LC_11_4_0 { comm_spi.i12194_3_lut_comm_spi.MISO_48_12186_12187_reset_REP_LUT4_0, comm_spi.MISO_48_12186_12187_reset }
clb_pack LT_11_4 { comm_spi.MISO_48_12186_12187_reset_LC_11_4_0 }
set_location LT_11_4 11 4
ble_pack clk_cnt_3761_3762__i1_LC_11_5_0 { clk_cnt_3761_3762_add_4_2_lut, clk_cnt_3761_3762__i1, clk_cnt_3761_3762_add_4_2 }
ble_pack clk_cnt_3761_3762__i2_LC_11_5_1 { clk_cnt_3761_3762_add_4_3_lut, clk_cnt_3761_3762__i2, clk_cnt_3761_3762_add_4_3 }
ble_pack clk_cnt_3761_3762__i3_LC_11_5_2 { clk_cnt_3761_3762_add_4_4_lut, clk_cnt_3761_3762__i3, clk_cnt_3761_3762_add_4_4 }
ble_pack clk_cnt_3761_3762__i4_LC_11_5_3 { clk_cnt_3761_3762_add_4_5_lut, clk_cnt_3761_3762__i4, clk_cnt_3761_3762_add_4_5 }
ble_pack clk_cnt_3761_3762__i5_LC_11_5_4 { clk_cnt_3761_3762_add_4_6_lut, clk_cnt_3761_3762__i5 }
clb_pack LT_11_5 { clk_cnt_3761_3762__i1_LC_11_5_0, clk_cnt_3761_3762__i2_LC_11_5_1, clk_cnt_3761_3762__i3_LC_11_5_2, clk_cnt_3761_3762__i4_LC_11_5_3, clk_cnt_3761_3762__i5_LC_11_5_4 }
set_location LT_11_5 11 5
ble_pack comm_spi.iclk_40_12178_12179_set_LC_11_6_0 { comm_spi.iclk_40_12178_12179_set_THRU_LUT4_0, comm_spi.iclk_40_12178_12179_set }
clb_pack LT_11_6 { comm_spi.iclk_40_12178_12179_set_LC_11_6_0 }
set_location LT_11_6 11 6
ble_pack ADC_IAC.ADC_DATA_i1_LC_11_7_0 { ADC_IAC.i12759_3_lut_4_lut, ADC_IAC.ADC_DATA_i1 }
ble_pack mux_130_Mux_2_i19_3_lut_LC_11_7_1 { mux_130_Mux_2_i19_3_lut }
ble_pack mux_130_Mux_2_i22_3_lut_LC_11_7_2 { mux_130_Mux_2_i22_3_lut }
ble_pack mux_130_Mux_5_i30_3_lut_LC_11_7_3 { mux_130_Mux_5_i30_3_lut }
ble_pack ADC_IAC.ADC_DATA_i2_LC_11_7_4 { ADC_IAC.i12760_3_lut_4_lut, ADC_IAC.ADC_DATA_i2 }
ble_pack ADC_IAC.cmd_rdadctmp_i10_LC_11_7_5 { i12_4_lut_adj_61, ADC_IAC.cmd_rdadctmp_i10 }
ble_pack ADC_IAC.cmd_rdadctmp_i11_LC_11_7_6 { i12_4_lut_adj_54, ADC_IAC.cmd_rdadctmp_i11 }
ble_pack ADC_VAC.ADC_DATA_i2_LC_11_7_7 { ADC_VAC.i12783_3_lut_4_lut, ADC_VAC.ADC_DATA_i2 }
clb_pack LT_11_7 { ADC_IAC.ADC_DATA_i1_LC_11_7_0, mux_130_Mux_2_i19_3_lut_LC_11_7_1, mux_130_Mux_2_i22_3_lut_LC_11_7_2, mux_130_Mux_5_i30_3_lut_LC_11_7_3, ADC_IAC.ADC_DATA_i2_LC_11_7_4, ADC_IAC.cmd_rdadctmp_i10_LC_11_7_5, ADC_IAC.cmd_rdadctmp_i11_LC_11_7_6, ADC_VAC.ADC_DATA_i2_LC_11_7_7 }
set_location LT_11_7 11 7
ble_pack mux_130_Mux_3_i19_3_lut_LC_11_8_0 { mux_130_Mux_3_i19_3_lut }
ble_pack ADC_VAC.ADC_DATA_i9_LC_11_8_1 { ADC_VAC.i12790_3_lut_4_lut, ADC_VAC.ADC_DATA_i9 }
ble_pack comm_spi.i2_3_lut_LC_11_8_2 { comm_spi.i2_3_lut }
ble_pack ADC_IAC.ADC_DATA_i3_LC_11_8_3 { ADC_IAC.i12761_3_lut_4_lut, ADC_IAC.ADC_DATA_i3 }
ble_pack ADC_VAC.ADC_DATA_i3_LC_11_8_4 { ADC_VAC.i12784_3_lut_4_lut, ADC_VAC.ADC_DATA_i3 }
ble_pack ADC_VAC.cmd_rdadctmp_i11_LC_11_8_5 { i12_4_lut_adj_128, ADC_VAC.cmd_rdadctmp_i11 }
ble_pack ADC_VAC.cmd_rdadctmp_i12_LC_11_8_6 { i12_4_lut_adj_142, ADC_VAC.cmd_rdadctmp_i12 }
ble_pack mux_130_Mux_2_i30_3_lut_LC_11_8_7 { mux_130_Mux_2_i30_3_lut }
clb_pack LT_11_8 { mux_130_Mux_3_i19_3_lut_LC_11_8_0, ADC_VAC.ADC_DATA_i9_LC_11_8_1, comm_spi.i2_3_lut_LC_11_8_2, ADC_IAC.ADC_DATA_i3_LC_11_8_3, ADC_VAC.ADC_DATA_i3_LC_11_8_4, ADC_VAC.cmd_rdadctmp_i11_LC_11_8_5, ADC_VAC.cmd_rdadctmp_i12_LC_11_8_6, mux_130_Mux_2_i30_3_lut_LC_11_8_7 }
set_location LT_11_8 11 8
ble_pack secclk_cnt_3765_3766__i1_LC_11_9_0 { secclk_cnt_3765_3766_add_4_2_lut, secclk_cnt_3765_3766__i1, secclk_cnt_3765_3766_add_4_2 }
ble_pack secclk_cnt_3765_3766__i2_LC_11_9_1 { secclk_cnt_3765_3766_add_4_3_lut, secclk_cnt_3765_3766__i2, secclk_cnt_3765_3766_add_4_3 }
ble_pack secclk_cnt_3765_3766__i3_LC_11_9_2 { secclk_cnt_3765_3766_add_4_4_lut, secclk_cnt_3765_3766__i3, secclk_cnt_3765_3766_add_4_4 }
ble_pack secclk_cnt_3765_3766__i4_LC_11_9_3 { secclk_cnt_3765_3766_add_4_5_lut, secclk_cnt_3765_3766__i4, secclk_cnt_3765_3766_add_4_5 }
ble_pack secclk_cnt_3765_3766__i5_LC_11_9_4 { secclk_cnt_3765_3766_add_4_6_lut, secclk_cnt_3765_3766__i5, secclk_cnt_3765_3766_add_4_6 }
ble_pack secclk_cnt_3765_3766__i6_LC_11_9_5 { secclk_cnt_3765_3766_add_4_7_lut, secclk_cnt_3765_3766__i6, secclk_cnt_3765_3766_add_4_7 }
ble_pack secclk_cnt_3765_3766__i7_LC_11_9_6 { secclk_cnt_3765_3766_add_4_8_lut, secclk_cnt_3765_3766__i7, secclk_cnt_3765_3766_add_4_8 }
ble_pack secclk_cnt_3765_3766__i8_LC_11_9_7 { secclk_cnt_3765_3766_add_4_9_lut, secclk_cnt_3765_3766__i8, secclk_cnt_3765_3766_add_4_9 }
clb_pack LT_11_9 { secclk_cnt_3765_3766__i1_LC_11_9_0, secclk_cnt_3765_3766__i2_LC_11_9_1, secclk_cnt_3765_3766__i3_LC_11_9_2, secclk_cnt_3765_3766__i4_LC_11_9_3, secclk_cnt_3765_3766__i5_LC_11_9_4, secclk_cnt_3765_3766__i6_LC_11_9_5, secclk_cnt_3765_3766__i7_LC_11_9_6, secclk_cnt_3765_3766__i8_LC_11_9_7 }
set_location LT_11_9 11 9
ble_pack secclk_cnt_3765_3766__i9_LC_11_10_0 { secclk_cnt_3765_3766_add_4_10_lut, secclk_cnt_3765_3766__i9, secclk_cnt_3765_3766_add_4_10 }
ble_pack secclk_cnt_3765_3766__i10_LC_11_10_1 { secclk_cnt_3765_3766_add_4_11_lut, secclk_cnt_3765_3766__i10, secclk_cnt_3765_3766_add_4_11 }
ble_pack secclk_cnt_3765_3766__i11_LC_11_10_2 { secclk_cnt_3765_3766_add_4_12_lut, secclk_cnt_3765_3766__i11, secclk_cnt_3765_3766_add_4_12 }
ble_pack secclk_cnt_3765_3766__i12_LC_11_10_3 { secclk_cnt_3765_3766_add_4_13_lut, secclk_cnt_3765_3766__i12, secclk_cnt_3765_3766_add_4_13 }
ble_pack secclk_cnt_3765_3766__i13_LC_11_10_4 { secclk_cnt_3765_3766_add_4_14_lut, secclk_cnt_3765_3766__i13, secclk_cnt_3765_3766_add_4_14 }
ble_pack secclk_cnt_3765_3766__i14_LC_11_10_5 { secclk_cnt_3765_3766_add_4_15_lut, secclk_cnt_3765_3766__i14, secclk_cnt_3765_3766_add_4_15 }
ble_pack secclk_cnt_3765_3766__i15_LC_11_10_6 { secclk_cnt_3765_3766_add_4_16_lut, secclk_cnt_3765_3766__i15, secclk_cnt_3765_3766_add_4_16 }
ble_pack secclk_cnt_3765_3766__i16_LC_11_10_7 { secclk_cnt_3765_3766_add_4_17_lut, secclk_cnt_3765_3766__i16, secclk_cnt_3765_3766_add_4_17 }
clb_pack LT_11_10 { secclk_cnt_3765_3766__i9_LC_11_10_0, secclk_cnt_3765_3766__i10_LC_11_10_1, secclk_cnt_3765_3766__i11_LC_11_10_2, secclk_cnt_3765_3766__i12_LC_11_10_3, secclk_cnt_3765_3766__i13_LC_11_10_4, secclk_cnt_3765_3766__i14_LC_11_10_5, secclk_cnt_3765_3766__i15_LC_11_10_6, secclk_cnt_3765_3766__i16_LC_11_10_7 }
set_location LT_11_10 11 10
ble_pack secclk_cnt_3765_3766__i17_LC_11_11_0 { secclk_cnt_3765_3766_add_4_18_lut, secclk_cnt_3765_3766__i17, secclk_cnt_3765_3766_add_4_18 }
ble_pack secclk_cnt_3765_3766__i18_LC_11_11_1 { secclk_cnt_3765_3766_add_4_19_lut, secclk_cnt_3765_3766__i18, secclk_cnt_3765_3766_add_4_19 }
ble_pack secclk_cnt_3765_3766__i19_LC_11_11_2 { secclk_cnt_3765_3766_add_4_20_lut, secclk_cnt_3765_3766__i19, secclk_cnt_3765_3766_add_4_20 }
ble_pack secclk_cnt_3765_3766__i20_LC_11_11_3 { secclk_cnt_3765_3766_add_4_21_lut, secclk_cnt_3765_3766__i20, secclk_cnt_3765_3766_add_4_21 }
ble_pack secclk_cnt_3765_3766__i21_LC_11_11_4 { secclk_cnt_3765_3766_add_4_22_lut, secclk_cnt_3765_3766__i21, secclk_cnt_3765_3766_add_4_22 }
ble_pack secclk_cnt_3765_3766__i22_LC_11_11_5 { secclk_cnt_3765_3766_add_4_23_lut, secclk_cnt_3765_3766__i22, secclk_cnt_3765_3766_add_4_23 }
ble_pack secclk_cnt_3765_3766__i23_LC_11_11_6 { secclk_cnt_3765_3766_add_4_24_lut, secclk_cnt_3765_3766__i23 }
clb_pack LT_11_11 { secclk_cnt_3765_3766__i17_LC_11_11_0, secclk_cnt_3765_3766__i18_LC_11_11_1, secclk_cnt_3765_3766__i19_LC_11_11_2, secclk_cnt_3765_3766__i20_LC_11_11_3, secclk_cnt_3765_3766__i21_LC_11_11_4, secclk_cnt_3765_3766__i22_LC_11_11_5, secclk_cnt_3765_3766__i23_LC_11_11_6 }
set_location LT_11_11 11 11
ble_pack CLK_DDS.tmp_buf_i14_LC_11_12_0 { CLK_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut, CLK_DDS.tmp_buf_i14 }
ble_pack CLK_DDS.tmp_buf_i1_LC_11_12_1 { CLK_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut, CLK_DDS.tmp_buf_i1 }
ble_pack CLK_DDS.tmp_buf_i2_LC_11_12_2 { CLK_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut, CLK_DDS.tmp_buf_i2 }
ble_pack CLK_DDS.tmp_buf_i3_LC_11_12_3 { CLK_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut, CLK_DDS.tmp_buf_i3 }
ble_pack CLK_DDS.tmp_buf_i4_LC_11_12_4 { CLK_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut, CLK_DDS.tmp_buf_i4 }
ble_pack CLK_DDS.tmp_buf_i5_LC_11_12_5 { CLK_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut, CLK_DDS.tmp_buf_i5 }
ble_pack CLK_DDS.tmp_buf_i6_LC_11_12_6 { CLK_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut, CLK_DDS.tmp_buf_i6 }
ble_pack CLK_DDS.tmp_buf_i9_LC_11_12_7 { CLK_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut, CLK_DDS.tmp_buf_i9 }
clb_pack LT_11_12 { CLK_DDS.tmp_buf_i14_LC_11_12_0, CLK_DDS.tmp_buf_i1_LC_11_12_1, CLK_DDS.tmp_buf_i2_LC_11_12_2, CLK_DDS.tmp_buf_i3_LC_11_12_3, CLK_DDS.tmp_buf_i4_LC_11_12_4, CLK_DDS.tmp_buf_i5_LC_11_12_5, CLK_DDS.tmp_buf_i6_LC_11_12_6, CLK_DDS.tmp_buf_i9_LC_11_12_7 }
set_location LT_11_12 11 12
ble_pack data_count_i0_i0_LC_11_13_0 { add_67_2_lut, data_count_i0_i0, add_67_2 }
ble_pack data_count_i0_i1_LC_11_13_1 { add_67_3_lut, data_count_i0_i1, add_67_3 }
ble_pack data_count_i0_i2_LC_11_13_2 { add_67_4_lut, data_count_i0_i2, add_67_4 }
ble_pack data_count_i0_i3_LC_11_13_3 { add_67_5_lut, data_count_i0_i3, add_67_5 }
ble_pack data_count_i0_i4_LC_11_13_4 { add_67_6_lut, data_count_i0_i4, add_67_6 }
ble_pack data_count_i0_i5_LC_11_13_5 { add_67_7_lut, data_count_i0_i5, add_67_7 }
ble_pack data_count_i0_i6_LC_11_13_6 { add_67_8_lut, data_count_i0_i6, add_67_8 }
ble_pack data_count_i0_i7_LC_11_13_7 { add_67_9_lut, data_count_i0_i7, add_67_9 }
clb_pack LT_11_13 { data_count_i0_i0_LC_11_13_0, data_count_i0_i1_LC_11_13_1, data_count_i0_i2_LC_11_13_2, data_count_i0_i3_LC_11_13_3, data_count_i0_i4_LC_11_13_4, data_count_i0_i5_LC_11_13_5, data_count_i0_i6_LC_11_13_6, data_count_i0_i7_LC_11_13_7 }
set_location LT_11_13 11 13
ble_pack data_count_i0_i8_LC_11_14_0 { add_67_10_lut, data_count_i0_i8, add_67_10 }
ble_pack data_count_i0_i9_LC_11_14_1 { add_67_11_lut, data_count_i0_i9 }
clb_pack LT_11_14 { data_count_i0_i8_LC_11_14_0, data_count_i0_i9_LC_11_14_1 }
set_location LT_11_14 11 14
ble_pack SIG_DDS.tmp_buf_i10_LC_11_15_0 { SIG_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut, SIG_DDS.tmp_buf_i10 }
ble_pack SIG_DDS.tmp_buf_i11_LC_11_15_1 { SIG_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut, SIG_DDS.tmp_buf_i11 }
ble_pack SIG_DDS.tmp_buf_i5_LC_11_15_2 { SIG_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut, SIG_DDS.tmp_buf_i5 }
ble_pack SIG_DDS.tmp_buf_i13_LC_11_15_3 { SIG_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut, SIG_DDS.tmp_buf_i13 }
ble_pack SIG_DDS.tmp_buf_i14_LC_11_15_4 { SIG_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut, SIG_DDS.tmp_buf_i14 }
ble_pack SIG_DDS.tmp_buf_i12_LC_11_15_5 { SIG_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut, SIG_DDS.tmp_buf_i12 }
ble_pack SIG_DDS.tmp_buf_i9_LC_11_15_6 { SIG_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut, SIG_DDS.tmp_buf_i9 }
ble_pack SIG_DDS.tmp_buf_i6_LC_11_15_7 { SIG_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut, SIG_DDS.tmp_buf_i6 }
clb_pack LT_11_15 { SIG_DDS.tmp_buf_i10_LC_11_15_0, SIG_DDS.tmp_buf_i11_LC_11_15_1, SIG_DDS.tmp_buf_i5_LC_11_15_2, SIG_DDS.tmp_buf_i13_LC_11_15_3, SIG_DDS.tmp_buf_i14_LC_11_15_4, SIG_DDS.tmp_buf_i12_LC_11_15_5, SIG_DDS.tmp_buf_i9_LC_11_15_6, SIG_DDS.tmp_buf_i6_LC_11_15_7 }
set_location LT_11_15 11 15
ble_pack i1_2_lut_3_lut_adj_217_LC_11_16_0 { i1_2_lut_3_lut_adj_217 }
ble_pack i5_4_lut_adj_168_LC_11_16_1 { i5_4_lut_adj_168 }
ble_pack i1_4_lut_adj_238_LC_11_16_2 { i1_4_lut_adj_238 }
ble_pack ADC_VAC.i1_2_lut_LC_11_16_3 { ADC_VAC.i1_2_lut }
ble_pack i24_4_lut_LC_11_16_4 { i24_4_lut }
ble_pack i19331_4_lut_LC_11_16_5 { i19331_4_lut }
ble_pack eis_end_299_LC_11_16_6 { i12692_4_lut_4_lut, eis_end_299 }
ble_pack mux_128_Mux_7_i26_3_lut_LC_11_16_7 { mux_128_Mux_7_i26_3_lut }
clb_pack LT_11_16 { i1_2_lut_3_lut_adj_217_LC_11_16_0, i5_4_lut_adj_168_LC_11_16_1, i1_4_lut_adj_238_LC_11_16_2, ADC_VAC.i1_2_lut_LC_11_16_3, i24_4_lut_LC_11_16_4, i19331_4_lut_LC_11_16_5, eis_end_299_LC_11_16_6, mux_128_Mux_7_i26_3_lut_LC_11_16_7 }
set_location LT_11_16 11 16
ble_pack i18989_2_lut_3_lut_LC_11_17_0 { i18989_2_lut_3_lut }
ble_pack i14_4_lut_LC_11_17_1 { i14_4_lut }
ble_pack i15_4_lut_LC_11_17_2 { i15_4_lut }
ble_pack ADC_IAC.DTRIG_39_LC_11_17_3 { i1_4_lut_adj_235, ADC_IAC.DTRIG_39 }
ble_pack i15109_2_lut_LC_11_17_4 { i15109_2_lut }
ble_pack equal_61_i14_2_lut_LC_11_17_5 { equal_61_i14_2_lut }
ble_pack i10_4_lut_LC_11_17_6 { i10_4_lut }
clb_pack LT_11_17 { i18989_2_lut_3_lut_LC_11_17_0, i14_4_lut_LC_11_17_1, i15_4_lut_LC_11_17_2, ADC_IAC.DTRIG_39_LC_11_17_3, i15109_2_lut_LC_11_17_4, equal_61_i14_2_lut_LC_11_17_5, i10_4_lut_LC_11_17_6 }
set_location LT_11_17 11 17
ble_pack i2_4_lut_adj_170_LC_11_18_0 { i2_4_lut_adj_170 }
ble_pack acadc_skipCount_i4_LC_11_18_2 { i12732_3_lut_4_lut, acadc_skipCount_i4 }
ble_pack i1_2_lut_4_lut_LC_11_18_3 { i1_2_lut_4_lut }
ble_pack i18376_4_lut_LC_11_18_5 { i18376_4_lut }
ble_pack acadc_skipCount_i11_LC_11_18_6 { i12739_3_lut_4_lut, acadc_skipCount_i11 }
ble_pack buf_control_i2_LC_11_18_7 { i12695_3_lut_4_lut, buf_control_i2 }
clb_pack LT_11_18 { i2_4_lut_adj_170_LC_11_18_0, acadc_skipCount_i4_LC_11_18_2, i1_2_lut_4_lut_LC_11_18_3, i18376_4_lut_LC_11_18_5, acadc_skipCount_i11_LC_11_18_6, buf_control_i2_LC_11_18_7 }
set_location LT_11_18 11 18
ble_pack i19109_2_lut_LC_11_19_0 { i19109_2_lut }
ble_pack i34_3_lut_LC_11_19_1 { i34_3_lut }
ble_pack eis_state_i2_LC_11_19_2 { i33_4_lut, eis_state_i2 }
ble_pack i24_4_lut_adj_188_LC_11_19_3 { i24_4_lut_adj_188 }
ble_pack i19384_3_lut_LC_11_19_4 { i19384_3_lut }
clb_pack LT_11_19 { i19109_2_lut_LC_11_19_0, i34_3_lut_LC_11_19_1, eis_state_i2_LC_11_19_2, i24_4_lut_adj_188_LC_11_19_3, i19384_3_lut_LC_11_19_4 }
set_location LT_11_19 11 19
ble_pack i19350_2_lut_LC_11_20_7 { i19350_2_lut }
clb_pack LT_11_20 { i19350_2_lut_LC_11_20_7 }
set_location LT_11_20 11 20
ble_pack ADC_VDC.i7704_3_lut_4_lut_LC_12_3_1 { ADC_VDC.i7704_3_lut_4_lut }
ble_pack ADC_VDC.i1_4_lut_4_lut_LC_12_3_2 { ADC_VDC.i1_4_lut_4_lut }
ble_pack ADC_VDC.adc_state_i3_LC_12_3_3 { ADC_VDC.i1_4_lut_4_lut_4_lut_adj_22, ADC_VDC.adc_state_i3 }
ble_pack ADC_VDC.i16150_3_lut_LC_12_3_5 { ADC_VDC.i16150_3_lut }
ble_pack ADC_VDC.i1_2_lut_adj_10_LC_12_3_6 { ADC_VDC.i1_2_lut_adj_10 }
clb_pack LT_12_3 { ADC_VDC.i7704_3_lut_4_lut_LC_12_3_1, ADC_VDC.i1_4_lut_4_lut_LC_12_3_2, ADC_VDC.adc_state_i3_LC_12_3_3, ADC_VDC.i16150_3_lut_LC_12_3_5, ADC_VDC.i1_2_lut_adj_10_LC_12_3_6 }
set_location LT_12_3 12 3
ble_pack dds0_mclkcnt_i7_3772__i0_LC_12_4_0 { dds0_mclkcnt_i7_3772_add_4_2_lut, dds0_mclkcnt_i7_3772__i0, dds0_mclkcnt_i7_3772_add_4_2 }
ble_pack dds0_mclkcnt_i7_3772__i1_LC_12_4_1 { dds0_mclkcnt_i7_3772_add_4_3_lut, dds0_mclkcnt_i7_3772__i1, dds0_mclkcnt_i7_3772_add_4_3 }
ble_pack dds0_mclkcnt_i7_3772__i2_LC_12_4_2 { dds0_mclkcnt_i7_3772_add_4_4_lut, dds0_mclkcnt_i7_3772__i2, dds0_mclkcnt_i7_3772_add_4_4 }
ble_pack dds0_mclkcnt_i7_3772__i3_LC_12_4_3 { dds0_mclkcnt_i7_3772_add_4_5_lut, dds0_mclkcnt_i7_3772__i3, dds0_mclkcnt_i7_3772_add_4_5 }
ble_pack dds0_mclkcnt_i7_3772__i4_LC_12_4_4 { dds0_mclkcnt_i7_3772_add_4_6_lut, dds0_mclkcnt_i7_3772__i4, dds0_mclkcnt_i7_3772_add_4_6 }
ble_pack dds0_mclkcnt_i7_3772__i5_LC_12_4_5 { dds0_mclkcnt_i7_3772_add_4_7_lut, dds0_mclkcnt_i7_3772__i5, dds0_mclkcnt_i7_3772_add_4_7 }
ble_pack dds0_mclkcnt_i7_3772__i6_LC_12_4_6 { dds0_mclkcnt_i7_3772_add_4_8_lut, dds0_mclkcnt_i7_3772__i6, dds0_mclkcnt_i7_3772_add_4_8 }
ble_pack dds0_mclkcnt_i7_3772__i7_LC_12_4_7 { dds0_mclkcnt_i7_3772_add_4_9_lut, dds0_mclkcnt_i7_3772__i7 }
clb_pack LT_12_4 { dds0_mclkcnt_i7_3772__i0_LC_12_4_0, dds0_mclkcnt_i7_3772__i1_LC_12_4_1, dds0_mclkcnt_i7_3772__i2_LC_12_4_2, dds0_mclkcnt_i7_3772__i3_LC_12_4_3, dds0_mclkcnt_i7_3772__i4_LC_12_4_4, dds0_mclkcnt_i7_3772__i5_LC_12_4_5, dds0_mclkcnt_i7_3772__i6_LC_12_4_6, dds0_mclkcnt_i7_3772__i7_LC_12_4_7 }
set_location LT_12_4 12 4
ble_pack i1_2_lut_adj_250_LC_12_5_0 { i1_2_lut_adj_250 }
ble_pack i4_4_lut_adj_253_LC_12_5_1 { i4_4_lut_adj_253 }
ble_pack clk_RTD_287_LC_12_5_2 { i1_2_lut_adj_254, clk_RTD_287 }
ble_pack i5_4_lut_LC_12_5_3 { i5_4_lut }
ble_pack i6_4_lut_LC_12_5_4 { i6_4_lut }
ble_pack i15251_2_lut_LC_12_5_5 { i15251_2_lut }
clb_pack LT_12_5 { i1_2_lut_adj_250_LC_12_5_0, i4_4_lut_adj_253_LC_12_5_1, clk_RTD_287_LC_12_5_2, i5_4_lut_LC_12_5_3, i6_4_lut_LC_12_5_4, i15251_2_lut_LC_12_5_5 }
set_location LT_12_5 12 5
ble_pack comm_spi.imiso_83_12192_12193_reset_LC_12_6_0 { comm_spi.i12191_3_lut_comm_spi.imiso_83_12192_12193_reset_REP_LUT4_0, comm_spi.imiso_83_12192_12193_reset }
clb_pack LT_12_6 { comm_spi.imiso_83_12192_12193_reset_LC_12_6_0 }
set_location LT_12_6 12 6
ble_pack comm_spi.MISO_48_12186_12187_set_LC_12_7_0 { comm_spi.i12194_3_lut, comm_spi.MISO_48_12186_12187_set }
ble_pack ADC_VAC.i12431_2_lut_LC_12_7_5 { ADC_VAC.i12431_2_lut }
ble_pack comm_spi.RESET_I_0_89_2_lut_LC_12_7_7 { comm_spi.RESET_I_0_89_2_lut }
clb_pack LT_12_7 { comm_spi.MISO_48_12186_12187_set_LC_12_7_0, ADC_VAC.i12431_2_lut_LC_12_7_5, comm_spi.RESET_I_0_89_2_lut_LC_12_7_7 }
set_location LT_12_7 12 7
ble_pack comm_spi.data_rx_i7_LC_12_8_0 { comm_spi.i1_2_lut_3_lut, comm_spi.data_rx_i7 }
ble_pack comm_spi.data_rx_i6_LC_12_8_1 { comm_spi.i1_2_lut_3_lut_adj_41, comm_spi.data_rx_i6 }
ble_pack comm_spi.data_rx_i5_LC_12_8_2 { comm_spi.i1_2_lut_3_lut_adj_42, comm_spi.data_rx_i5 }
ble_pack comm_spi.data_rx_i4_LC_12_8_3 { comm_spi.i1_2_lut_3_lut_adj_43, comm_spi.data_rx_i4 }
ble_pack comm_spi.data_rx_i3_LC_12_8_4 { comm_spi.i1_2_lut_3_lut_adj_44, comm_spi.data_rx_i3 }
ble_pack comm_spi.data_rx_i2_LC_12_8_5 { comm_spi.i1_2_lut_3_lut_adj_45, comm_spi.data_rx_i2 }
ble_pack comm_spi.data_rx_i1_LC_12_8_6 { comm_spi.i1_2_lut_3_lut_adj_46, comm_spi.data_rx_i1 }
clb_pack LT_12_8 { comm_spi.data_rx_i7_LC_12_8_0, comm_spi.data_rx_i6_LC_12_8_1, comm_spi.data_rx_i5_LC_12_8_2, comm_spi.data_rx_i4_LC_12_8_3, comm_spi.data_rx_i3_LC_12_8_4, comm_spi.data_rx_i2_LC_12_8_5, comm_spi.data_rx_i1_LC_12_8_6 }
set_location LT_12_8 12 8
ble_pack dds0_mclk_294_LC_12_9_0 { i1_3_lut, dds0_mclk_294 }
ble_pack SIG_DDS.i4_4_lut_LC_12_9_1 { SIG_DDS.i4_4_lut }
ble_pack i11_4_lut_adj_196_LC_12_9_4 { i11_4_lut_adj_196 }
ble_pack i9_4_lut_LC_12_9_5 { i9_4_lut }
clb_pack LT_12_9 { dds0_mclk_294_LC_12_9_0, SIG_DDS.i4_4_lut_LC_12_9_1, i11_4_lut_adj_196_LC_12_9_4, i9_4_lut_LC_12_9_5 }
set_location LT_12_9 12 9
ble_pack i10_4_lut_adj_193_LC_12_10_0 { i10_4_lut_adj_193 }
ble_pack i15_4_lut_adj_205_LC_12_10_1 { i15_4_lut_adj_205 }
ble_pack i7_4_lut_adj_206_LC_12_10_2 { i7_4_lut_adj_206 }
ble_pack i12_4_lut_adj_189_LC_12_10_3 { i12_4_lut_adj_189 }
ble_pack SIG_DDS.bit_cnt_i0_LC_12_10_4 { i13393_3_lut, SIG_DDS.bit_cnt_i0 }
ble_pack mux_130_Mux_3_i22_3_lut_LC_12_10_6 { mux_130_Mux_3_i22_3_lut }
clb_pack LT_12_10 { i10_4_lut_adj_193_LC_12_10_0, i15_4_lut_adj_205_LC_12_10_1, i7_4_lut_adj_206_LC_12_10_2, i12_4_lut_adj_189_LC_12_10_3, SIG_DDS.bit_cnt_i0_LC_12_10_4, mux_130_Mux_3_i22_3_lut_LC_12_10_6 }
set_location LT_12_10 12 10
ble_pack i2_2_lut_LC_12_11_0 { i2_2_lut }
ble_pack comm_spi.RESET_I_0_96_2_lut_LC_12_11_1 { comm_spi.RESET_I_0_96_2_lut }
ble_pack mux_130_Mux_3_i30_3_lut_LC_12_11_2 { mux_130_Mux_3_i30_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i18_LC_12_11_4 { i12_4_lut_adj_216, ADC_VAC.cmd_rdadctmp_i18 }
ble_pack ADC_VAC.cmd_rdadctmp_i19_LC_12_11_5 { i12_4_lut_adj_222, ADC_VAC.cmd_rdadctmp_i19 }
ble_pack i6_4_lut_adj_197_LC_12_11_7 { i6_4_lut_adj_197 }
clb_pack LT_12_11 { i2_2_lut_LC_12_11_0, comm_spi.RESET_I_0_96_2_lut_LC_12_11_1, mux_130_Mux_3_i30_3_lut_LC_12_11_2, ADC_VAC.cmd_rdadctmp_i18_LC_12_11_4, ADC_VAC.cmd_rdadctmp_i19_LC_12_11_5, i6_4_lut_adj_197_LC_12_11_7 }
set_location LT_12_11 12 11
ble_pack comm_spi.imiso_83_12192_12193_set_LC_12_12_0 { comm_spi.i12191_3_lut, comm_spi.imiso_83_12192_12193_set }
ble_pack mux_128_Mux_6_i20_3_lut_LC_12_12_2 { mux_128_Mux_6_i20_3_lut }
ble_pack mux_128_Mux_7_i20_3_lut_LC_12_12_4 { mux_128_Mux_7_i20_3_lut }
ble_pack mux_129_Mux_0_i16_3_lut_LC_12_12_5 { mux_129_Mux_0_i16_3_lut }
ble_pack mux_129_Mux_1_i16_3_lut_LC_12_12_6 { mux_129_Mux_1_i16_3_lut }
clb_pack LT_12_12 { comm_spi.imiso_83_12192_12193_set_LC_12_12_0, mux_128_Mux_6_i20_3_lut_LC_12_12_2, mux_128_Mux_7_i20_3_lut_LC_12_12_4, mux_129_Mux_0_i16_3_lut_LC_12_12_5, mux_129_Mux_1_i16_3_lut_LC_12_12_6 }
set_location LT_12_12 12 12
ble_pack ADC_IAC.ADC_DATA_i11_LC_12_13_0 { ADC_IAC.i12769_3_lut_4_lut, ADC_IAC.ADC_DATA_i11 }
ble_pack ADC_IAC.ADC_DATA_i17_LC_12_13_1 { ADC_IAC.i12775_3_lut_4_lut, ADC_IAC.ADC_DATA_i17 }
ble_pack req_data_cnt_i13_LC_12_13_2 { i12756_3_lut, req_data_cnt_i13 }
ble_pack mux_128_Mux_6_i17_3_lut_LC_12_13_4 { mux_128_Mux_6_i17_3_lut }
ble_pack buf_dds1_i10_LC_12_13_5 { i13335_4_lut, buf_dds1_i10 }
ble_pack mux_128_Mux_4_i23_3_lut_LC_12_13_6 { mux_128_Mux_4_i23_3_lut }
clb_pack LT_12_13 { ADC_IAC.ADC_DATA_i11_LC_12_13_0, ADC_IAC.ADC_DATA_i17_LC_12_13_1, req_data_cnt_i13_LC_12_13_2, mux_128_Mux_6_i17_3_lut_LC_12_13_4, buf_dds1_i10_LC_12_13_5, mux_128_Mux_4_i23_3_lut_LC_12_13_6 }
set_location LT_12_13 12 13
ble_pack SIG_DDS.dds_state_i0_LC_12_14_0 { SIG_DDS.i12163_4_lut, SIG_DDS.dds_state_i0 }
ble_pack i18462_3_lut_LC_12_14_1 { i18462_3_lut }
ble_pack i18477_3_lut_LC_12_14_3 { i18477_3_lut }
ble_pack i1_2_lut_3_lut_LC_12_14_6 { i1_2_lut_3_lut }
ble_pack i1_2_lut_adj_256_LC_12_14_7 { i1_2_lut_adj_256 }
clb_pack LT_12_14 { SIG_DDS.dds_state_i0_LC_12_14_0, i18462_3_lut_LC_12_14_1, i18477_3_lut_LC_12_14_3, i1_2_lut_3_lut_LC_12_14_6, i1_2_lut_adj_256_LC_12_14_7 }
set_location LT_12_14 12 14
ble_pack SIG_DDS.tmp_buf_i0_LC_12_15_0 { SIG_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut, SIG_DDS.tmp_buf_i0 }
ble_pack SIG_DDS.tmp_buf_i1_LC_12_15_1 { SIG_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut, SIG_DDS.tmp_buf_i1 }
ble_pack SIG_DDS.tmp_buf_i2_LC_12_15_2 { SIG_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut, SIG_DDS.tmp_buf_i2 }
ble_pack SIG_DDS.tmp_buf_i3_LC_12_15_3 { SIG_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut, SIG_DDS.tmp_buf_i3 }
ble_pack SIG_DDS.tmp_buf_i15_LC_12_15_4 { SIG_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut, SIG_DDS.tmp_buf_i15 }
ble_pack SIG_DDS.tmp_buf_i4_LC_12_15_5 { SIG_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut, SIG_DDS.tmp_buf_i4 }
ble_pack SIG_DDS.tmp_buf_i8_LC_12_15_6 { SIG_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut, SIG_DDS.tmp_buf_i8 }
ble_pack SIG_DDS.tmp_buf_i7_LC_12_15_7 { SIG_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut, SIG_DDS.tmp_buf_i7 }
clb_pack LT_12_15 { SIG_DDS.tmp_buf_i0_LC_12_15_0, SIG_DDS.tmp_buf_i1_LC_12_15_1, SIG_DDS.tmp_buf_i2_LC_12_15_2, SIG_DDS.tmp_buf_i3_LC_12_15_3, SIG_DDS.tmp_buf_i15_LC_12_15_4, SIG_DDS.tmp_buf_i4_LC_12_15_5, SIG_DDS.tmp_buf_i8_LC_12_15_6, SIG_DDS.tmp_buf_i7_LC_12_15_7 }
set_location LT_12_15 12 15
ble_pack buf_dds0_i4_LC_12_16_0 { i12703_3_lut_4_lut, buf_dds0_i4 }
ble_pack acadc_skipCount_i12_LC_12_16_1 { i12740_3_lut_4_lut, acadc_skipCount_i12 }
ble_pack buf_control_i6_LC_12_16_2 { i12699_3_lut_4_lut, buf_control_i6 }
ble_pack acadc_skipCount_i10_LC_12_16_3 { i12738_3_lut_4_lut, acadc_skipCount_i10 }
ble_pack acadc_skipCount_i13_LC_12_16_4 { i12741_3_lut_4_lut, acadc_skipCount_i13 }
ble_pack acadc_skipCount_i5_LC_12_16_5 { i12733_3_lut_4_lut, acadc_skipCount_i5 }
ble_pack i4_4_lut_LC_12_16_6 { i4_4_lut }
ble_pack i1_2_lut_3_lut_adj_232_LC_12_16_7 { i1_2_lut_3_lut_adj_232 }
clb_pack LT_12_16 { buf_dds0_i4_LC_12_16_0, acadc_skipCount_i12_LC_12_16_1, buf_control_i6_LC_12_16_2, acadc_skipCount_i10_LC_12_16_3, acadc_skipCount_i13_LC_12_16_4, acadc_skipCount_i5_LC_12_16_5, i4_4_lut_LC_12_16_6, i1_2_lut_3_lut_adj_232_LC_12_16_7 }
set_location LT_12_16 12 16
ble_pack i7_4_lut_LC_12_17_0 { i7_4_lut }
ble_pack i8_4_lut_LC_12_17_2 { i8_4_lut }
ble_pack acadc_skipCount_i8_LC_12_17_3 { i12736_3_lut_4_lut, acadc_skipCount_i8 }
ble_pack i15345_2_lut_3_lut_LC_12_17_4 { i15345_2_lut_3_lut }
ble_pack acadc_skipCount_i15_LC_12_17_5 { i12743_3_lut_4_lut, acadc_skipCount_i15 }
ble_pack acadc_skipCount_i9_LC_12_17_6 { i12737_3_lut_4_lut, acadc_skipCount_i9 }
ble_pack acadc_skipCount_i14_LC_12_17_7 { i12742_3_lut_4_lut, acadc_skipCount_i14 }
clb_pack LT_12_17 { i7_4_lut_LC_12_17_0, i8_4_lut_LC_12_17_2, acadc_skipCount_i8_LC_12_17_3, i15345_2_lut_3_lut_LC_12_17_4, acadc_skipCount_i15_LC_12_17_5, acadc_skipCount_i9_LC_12_17_6, acadc_skipCount_i14_LC_12_17_7 }
set_location LT_12_17 12 17
ble_pack acadc_skipcnt_i0_i0_LC_12_18_0 { add_73_2_lut, acadc_skipcnt_i0_i0, add_73_2 }
ble_pack add_73_2_THRU_CRY_0_LC_12_18_1 { add_73_2_THRU_CRY_0 }
ble_pack add_73_2_THRU_CRY_1_LC_12_18_2 { add_73_2_THRU_CRY_1 }
ble_pack add_73_2_THRU_CRY_2_LC_12_18_3 { add_73_2_THRU_CRY_2 }
ble_pack add_73_2_THRU_CRY_3_LC_12_18_4 { add_73_2_THRU_CRY_3 }
ble_pack add_73_2_THRU_CRY_4_LC_12_18_5 { add_73_2_THRU_CRY_4 }
ble_pack add_73_2_THRU_CRY_5_LC_12_18_6 { add_73_2_THRU_CRY_5 }
ble_pack add_73_2_THRU_CRY_6_LC_12_18_7 { add_73_2_THRU_CRY_6 }
clb_pack LT_12_18 { acadc_skipcnt_i0_i0_LC_12_18_0, add_73_2_THRU_CRY_0_LC_12_18_1, add_73_2_THRU_CRY_1_LC_12_18_2, add_73_2_THRU_CRY_2_LC_12_18_3, add_73_2_THRU_CRY_3_LC_12_18_4, add_73_2_THRU_CRY_4_LC_12_18_5, add_73_2_THRU_CRY_5_LC_12_18_6, add_73_2_THRU_CRY_6_LC_12_18_7 }
set_location LT_12_18 12 18
ble_pack acadc_skipcnt_i0_i1_LC_12_19_0 { add_73_3_lut, acadc_skipcnt_i0_i1, add_73_3 }
ble_pack acadc_skipcnt_i0_i2_LC_12_19_1 { add_73_4_lut, acadc_skipcnt_i0_i2, add_73_4 }
ble_pack acadc_skipcnt_i0_i3_LC_12_19_2 { add_73_5_lut, acadc_skipcnt_i0_i3, add_73_5 }
ble_pack acadc_skipcnt_i0_i4_LC_12_19_3 { add_73_6_lut, acadc_skipcnt_i0_i4, add_73_6 }
ble_pack acadc_skipcnt_i0_i5_LC_12_19_4 { add_73_7_lut, acadc_skipcnt_i0_i5, add_73_7 }
ble_pack acadc_skipcnt_i0_i6_LC_12_19_5 { add_73_8_lut, acadc_skipcnt_i0_i6, add_73_8 }
ble_pack acadc_skipcnt_i0_i7_LC_12_19_6 { add_73_9_lut, acadc_skipcnt_i0_i7, add_73_9 }
ble_pack acadc_skipcnt_i0_i8_LC_12_19_7 { add_73_10_lut, acadc_skipcnt_i0_i8, add_73_10 }
clb_pack LT_12_19 { acadc_skipcnt_i0_i1_LC_12_19_0, acadc_skipcnt_i0_i2_LC_12_19_1, acadc_skipcnt_i0_i3_LC_12_19_2, acadc_skipcnt_i0_i4_LC_12_19_3, acadc_skipcnt_i0_i5_LC_12_19_4, acadc_skipcnt_i0_i6_LC_12_19_5, acadc_skipcnt_i0_i7_LC_12_19_6, acadc_skipcnt_i0_i8_LC_12_19_7 }
set_location LT_12_19 12 19
ble_pack acadc_skipcnt_i0_i9_LC_12_20_0 { add_73_11_lut, acadc_skipcnt_i0_i9, add_73_11 }
ble_pack acadc_skipcnt_i0_i10_LC_12_20_1 { add_73_12_lut, acadc_skipcnt_i0_i10, add_73_12 }
ble_pack acadc_skipcnt_i0_i11_LC_12_20_2 { add_73_13_lut, acadc_skipcnt_i0_i11, add_73_13 }
ble_pack acadc_skipcnt_i0_i12_LC_12_20_3 { add_73_14_lut, acadc_skipcnt_i0_i12, add_73_14 }
ble_pack acadc_skipcnt_i0_i13_LC_12_20_4 { add_73_15_lut, acadc_skipcnt_i0_i13, add_73_15 }
ble_pack acadc_skipcnt_i0_i14_LC_12_20_5 { add_73_16_lut, acadc_skipcnt_i0_i14, add_73_16 }
ble_pack acadc_skipcnt_i0_i15_LC_12_20_6 { add_73_17_lut, acadc_skipcnt_i0_i15 }
clb_pack LT_12_20 { acadc_skipcnt_i0_i9_LC_12_20_0, acadc_skipcnt_i0_i10_LC_12_20_1, acadc_skipcnt_i0_i11_LC_12_20_2, acadc_skipcnt_i0_i12_LC_12_20_3, acadc_skipcnt_i0_i13_LC_12_20_4, acadc_skipcnt_i0_i14_LC_12_20_5, acadc_skipcnt_i0_i15_LC_12_20_6 }
set_location LT_12_20 12 20
ble_pack ADC_VDC.i19363_4_lut_LC_13_3_0 { ADC_VDC.i19363_4_lut }
ble_pack ADC_VDC.adc_state_i2_LC_13_3_2 { ADC_VDC.i12069_2_lut_3_lut, ADC_VDC.adc_state_i2 }
ble_pack ADC_VDC.i19412_4_lut_LC_13_3_3 { ADC_VDC.i19412_4_lut }
ble_pack ADC_VDC.i2_2_lut_LC_13_3_4 { ADC_VDC.i2_2_lut }
ble_pack ADC_VDC.i1_2_lut_adj_11_LC_13_3_5 { ADC_VDC.i1_2_lut_adj_11 }
ble_pack ADC_VDC.i1_4_lut_adj_16_LC_13_3_6 { ADC_VDC.i1_4_lut_adj_16 }
ble_pack ADC_VDC.i1_4_lut_adj_17_LC_13_3_7 { ADC_VDC.i1_4_lut_adj_17 }
clb_pack LT_13_3 { ADC_VDC.i19363_4_lut_LC_13_3_0, ADC_VDC.adc_state_i2_LC_13_3_2, ADC_VDC.i19412_4_lut_LC_13_3_3, ADC_VDC.i2_2_lut_LC_13_3_4, ADC_VDC.i1_2_lut_adj_11_LC_13_3_5, ADC_VDC.i1_4_lut_adj_16_LC_13_3_6, ADC_VDC.i1_4_lut_adj_17_LC_13_3_7 }
set_location LT_13_3 13 3
ble_pack ADC_VDC.i37_4_lut_LC_13_4_0 { ADC_VDC.i37_4_lut }
ble_pack ADC_VDC.i1_4_lut_adj_13_LC_13_4_1 { ADC_VDC.i1_4_lut_adj_13 }
ble_pack ADC_VDC.adc_state_1__bdd_4_lut_4_lut_LC_13_4_2 { ADC_VDC.adc_state_1__bdd_4_lut_4_lut }
ble_pack ADC_VDC.n22195_bdd_4_lut_4_lut_LC_13_4_3 { ADC_VDC.n22195_bdd_4_lut_4_lut }
ble_pack ADC_VDC.adc_state_i1_LC_13_4_4 { ADC_VDC.i16139_4_lut, ADC_VDC.adc_state_i1 }
ble_pack ADC_VDC.i1_2_lut_adj_14_LC_13_4_5 { ADC_VDC.i1_2_lut_adj_14 }
ble_pack ADC_VDC.i4_4_lut_adj_15_LC_13_4_6 { ADC_VDC.i4_4_lut_adj_15 }
ble_pack ADC_VDC.i18983_4_lut_LC_13_4_7 { ADC_VDC.i18983_4_lut }
clb_pack LT_13_4 { ADC_VDC.i37_4_lut_LC_13_4_0, ADC_VDC.i1_4_lut_adj_13_LC_13_4_1, ADC_VDC.adc_state_1__bdd_4_lut_4_lut_LC_13_4_2, ADC_VDC.n22195_bdd_4_lut_4_lut_LC_13_4_3, ADC_VDC.adc_state_i1_LC_13_4_4, ADC_VDC.i1_2_lut_adj_14_LC_13_4_5, ADC_VDC.i4_4_lut_adj_15_LC_13_4_6, ADC_VDC.i18983_4_lut_LC_13_4_7 }
set_location LT_13_4 13 4
ble_pack ADC_VDC.adc_state_i0_LC_13_5_4 { ADC_VDC.i1_4_lut_4_lut_adj_18, ADC_VDC.adc_state_i0 }
clb_pack LT_13_5 { ADC_VDC.adc_state_i0_LC_13_5_4 }
set_location LT_13_5 13 5
ble_pack comm_spi.data_tx_i7_12189_12190_reset_LC_13_6_0 { comm_spi.i12222_3_lut_comm_spi.data_tx_i7_12189_12190_reset_REP_LUT4_0, comm_spi.data_tx_i7_12189_12190_reset }
clb_pack LT_13_6 { comm_spi.data_tx_i7_12189_12190_reset_LC_13_6_0 }
set_location LT_13_6 13 6
ble_pack comm_buf_2__i1_LC_13_7_0 { i11616_3_lut, comm_buf_2__i1 }
ble_pack mux_130_Mux_1_i19_3_lut_LC_13_7_1 { mux_130_Mux_1_i19_3_lut }
ble_pack mux_130_Mux_1_i22_3_lut_LC_13_7_2 { mux_130_Mux_1_i22_3_lut }
ble_pack mux_130_Mux_1_i30_3_lut_LC_13_7_3 { mux_130_Mux_1_i30_3_lut }
ble_pack comm_index_0__bdd_4_lut_19734_LC_13_7_4 { comm_index_0__bdd_4_lut_19734 }
ble_pack n22249_bdd_4_lut_LC_13_7_5 { n22249_bdd_4_lut }
ble_pack comm_index_0__bdd_4_lut_19739_LC_13_7_6 { comm_index_0__bdd_4_lut_19739 }
clb_pack LT_13_7 { comm_buf_2__i1_LC_13_7_0, mux_130_Mux_1_i19_3_lut_LC_13_7_1, mux_130_Mux_1_i22_3_lut_LC_13_7_2, mux_130_Mux_1_i30_3_lut_LC_13_7_3, comm_index_0__bdd_4_lut_19734_LC_13_7_4, n22249_bdd_4_lut_LC_13_7_5, comm_index_0__bdd_4_lut_19739_LC_13_7_6 }
set_location LT_13_7 13 7
ble_pack comm_buf_2__i0_LC_13_8_0 { i11140_3_lut, comm_buf_2__i0 }
ble_pack comm_buf_2__i7_LC_13_8_1 { i11590_3_lut, comm_buf_2__i7 }
ble_pack comm_buf_2__i6_LC_13_8_2 { i11594_3_lut, comm_buf_2__i6 }
ble_pack comm_buf_2__i5_LC_13_8_3 { i11600_3_lut, comm_buf_2__i5 }
ble_pack comm_buf_2__i4_LC_13_8_4 { i11604_3_lut, comm_buf_2__i4 }
ble_pack comm_buf_2__i3_LC_13_8_5 { i11608_3_lut, comm_buf_2__i3 }
ble_pack comm_buf_2__i2_LC_13_8_6 { i11612_3_lut, comm_buf_2__i2 }
clb_pack LT_13_8 { comm_buf_2__i0_LC_13_8_0, comm_buf_2__i7_LC_13_8_1, comm_buf_2__i6_LC_13_8_2, comm_buf_2__i5_LC_13_8_3, comm_buf_2__i4_LC_13_8_4, comm_buf_2__i3_LC_13_8_5, comm_buf_2__i2_LC_13_8_6 }
set_location LT_13_8 13 8
ble_pack mux_137_Mux_3_i4_3_lut_LC_13_9_0 { mux_137_Mux_3_i4_3_lut }
ble_pack i18583_4_lut_LC_13_9_1 { i18583_4_lut }
ble_pack comm_index_0__bdd_4_lut_19744_LC_13_9_2 { comm_index_0__bdd_4_lut_19744 }
ble_pack n22387_bdd_4_lut_LC_13_9_3 { n22387_bdd_4_lut }
ble_pack comm_tx_buf_i3_LC_13_9_4 { i18584_3_lut, comm_tx_buf_i3 }
ble_pack mux_137_Mux_7_i4_3_lut_LC_13_9_5 { mux_137_Mux_7_i4_3_lut }
ble_pack i18565_4_lut_LC_13_9_6 { i18565_4_lut }
ble_pack comm_tx_buf_i7_LC_13_9_7 { i18566_3_lut, comm_tx_buf_i7 }
clb_pack LT_13_9 { mux_137_Mux_3_i4_3_lut_LC_13_9_0, i18583_4_lut_LC_13_9_1, comm_index_0__bdd_4_lut_19744_LC_13_9_2, n22387_bdd_4_lut_LC_13_9_3, comm_tx_buf_i3_LC_13_9_4, mux_137_Mux_7_i4_3_lut_LC_13_9_5, i18565_4_lut_LC_13_9_6, comm_tx_buf_i7_LC_13_9_7 }
set_location LT_13_9 13 9
ble_pack i458_2_lut_LC_13_10_0 { i458_2_lut }
ble_pack i1_2_lut_4_lut_adj_255_LC_13_10_1 { i1_2_lut_4_lut_adj_255 }
ble_pack i36_4_lut_LC_13_10_2 { i36_4_lut }
ble_pack i1_3_lut_adj_270_LC_13_10_3 { i1_3_lut_adj_270 }
ble_pack i12351_2_lut_LC_13_10_4 { i12351_2_lut }
ble_pack i1_3_lut_adj_214_LC_13_10_5 { i1_3_lut_adj_214 }
ble_pack comm_buf_6__i7_LC_13_10_6 { i12_4_lut_adj_82, comm_buf_6__i7 }
ble_pack comm_buf_6__i6_LC_13_10_7 { i12_4_lut_adj_83, comm_buf_6__i6 }
clb_pack LT_13_10 { i458_2_lut_LC_13_10_0, i1_2_lut_4_lut_adj_255_LC_13_10_1, i36_4_lut_LC_13_10_2, i1_3_lut_adj_270_LC_13_10_3, i12351_2_lut_LC_13_10_4, i1_3_lut_adj_214_LC_13_10_5, comm_buf_6__i7_LC_13_10_6, comm_buf_6__i6_LC_13_10_7 }
set_location LT_13_10 13 10
ble_pack i3_4_lut_adj_213_LC_13_11_0 { i3_4_lut_adj_213 }
ble_pack comm_cmd_i4_LC_13_11_1 { i11_4_lut, comm_cmd_i4 }
ble_pack comm_cmd_i0_LC_13_11_2 { i11_4_lut_adj_246, comm_cmd_i0 }
ble_pack comm_spi.RESET_I_0_104_2_lut_LC_13_11_3 { comm_spi.RESET_I_0_104_2_lut }
ble_pack comm_buf_6__i5_LC_13_11_4 { i12_4_lut_adj_86, comm_buf_6__i5 }
ble_pack comm_buf_6__i0_LC_13_11_5 { i12_4_lut_adj_215, comm_buf_6__i0 }
ble_pack comm_buf_6__i3_LC_13_11_6 { i12_4_lut_adj_90, comm_buf_6__i3 }
ble_pack i38_3_lut_LC_13_11_7 { i38_3_lut }
clb_pack LT_13_11 { i3_4_lut_adj_213_LC_13_11_0, comm_cmd_i4_LC_13_11_1, comm_cmd_i0_LC_13_11_2, comm_spi.RESET_I_0_104_2_lut_LC_13_11_3, comm_buf_6__i5_LC_13_11_4, comm_buf_6__i0_LC_13_11_5, comm_buf_6__i3_LC_13_11_6, i38_3_lut_LC_13_11_7 }
set_location LT_13_11 13 11
ble_pack buf_dds1_i1_LC_13_12_0 { i1_4_lut_adj_146, buf_dds1_i1 }
ble_pack ADC_VAC.ADC_DATA_i1_LC_13_12_1 { ADC_VAC.i12782_3_lut_4_lut, ADC_VAC.ADC_DATA_i1 }
ble_pack ADC_VAC.ADC_DATA_i10_LC_13_12_2 { ADC_VAC.i12791_3_lut_4_lut, ADC_VAC.ADC_DATA_i10 }
ble_pack comm_cmd_i1_LC_13_12_3 { i11_4_lut_adj_118, comm_cmd_i1 }
ble_pack comm_cmd_6__I_0_363_i9_2_lut_3_lut_LC_13_12_4 { comm_cmd_6__I_0_363_i9_2_lut_3_lut }
ble_pack buf_dds1_i0_LC_13_12_5 { i1_4_lut_adj_228, buf_dds1_i0 }
ble_pack i2_2_lut_3_lut_LC_13_12_6 { i2_2_lut_3_lut }
ble_pack i19112_4_lut_LC_13_12_7 { i19112_4_lut }
clb_pack LT_13_12 { buf_dds1_i1_LC_13_12_0, ADC_VAC.ADC_DATA_i1_LC_13_12_1, ADC_VAC.ADC_DATA_i10_LC_13_12_2, comm_cmd_i1_LC_13_12_3, comm_cmd_6__I_0_363_i9_2_lut_3_lut_LC_13_12_4, buf_dds1_i0_LC_13_12_5, i2_2_lut_3_lut_LC_13_12_6, i19112_4_lut_LC_13_12_7 }
set_location LT_13_12 13 12
ble_pack buf_dds1_i5_LC_13_13_0 { i13349_4_lut_4_lut, buf_dds1_i5 }
ble_pack comm_cmd_i3_LC_13_13_1 { i11_4_lut_adj_114, comm_cmd_i3 }
ble_pack buf_dds1_i7_LC_13_13_2 { i13344_4_lut, buf_dds1_i7 }
ble_pack mux_128_Mux_6_i23_3_lut_LC_13_13_3 { mux_128_Mux_6_i23_3_lut }
ble_pack mux_129_Mux_4_i16_3_lut_LC_13_13_4 { mux_129_Mux_4_i16_3_lut }
ble_pack req_data_cnt_i8_LC_13_13_5 { i14177_3_lut, req_data_cnt_i8 }
ble_pack req_data_cnt_i6_LC_13_13_6 { i12749_3_lut, req_data_cnt_i6 }
ble_pack buf_dds1_i4_LC_13_13_7 { i13352_4_lut, buf_dds1_i4 }
clb_pack LT_13_13 { buf_dds1_i5_LC_13_13_0, comm_cmd_i3_LC_13_13_1, buf_dds1_i7_LC_13_13_2, mux_128_Mux_6_i23_3_lut_LC_13_13_3, mux_129_Mux_4_i16_3_lut_LC_13_13_4, req_data_cnt_i8_LC_13_13_5, req_data_cnt_i6_LC_13_13_6, buf_dds1_i4_LC_13_13_7 }
set_location LT_13_13 13 13
ble_pack i1_2_lut_4_lut_adj_284_LC_13_14_0 { i1_2_lut_4_lut_adj_284 }
ble_pack comm_cmd_i6_LC_13_14_1 { i12_4_lut_adj_109, comm_cmd_i6 }
ble_pack acadc_skipCount_i3_LC_13_14_2 { i12731_3_lut_4_lut, acadc_skipCount_i3 }
ble_pack buf_dds0_i0_LC_13_14_3 { i12675_3_lut_4_lut, buf_dds0_i0 }
ble_pack i15337_2_lut_3_lut_LC_13_14_6 { i15337_2_lut_3_lut }
ble_pack i3_4_lut_adj_184_LC_13_14_7 { i3_4_lut_adj_184 }
clb_pack LT_13_14 { i1_2_lut_4_lut_adj_284_LC_13_14_0, comm_cmd_i6_LC_13_14_1, acadc_skipCount_i3_LC_13_14_2, buf_dds0_i0_LC_13_14_3, i15337_2_lut_3_lut_LC_13_14_6, i3_4_lut_adj_184_LC_13_14_7 }
set_location LT_13_14 13 14
ble_pack req_data_cnt_i2_LC_13_15_0 { i12745_3_lut, req_data_cnt_i2 }
ble_pack i1_2_lut_3_lut_adj_312_LC_13_15_1 { i1_2_lut_3_lut_adj_312 }
ble_pack req_data_cnt_i9_LC_13_15_2 { i12752_3_lut, req_data_cnt_i9 }
ble_pack i1_2_lut_adj_264_LC_13_15_3 { i1_2_lut_adj_264 }
ble_pack i13_4_lut_LC_13_15_4 { i13_4_lut }
ble_pack i1_3_lut_adj_198_LC_13_15_5 { i1_3_lut_adj_198 }
ble_pack eis_stop_328_LC_13_15_6 { i12681_3_lut, eis_stop_328 }
clb_pack LT_13_15 { req_data_cnt_i2_LC_13_15_0, i1_2_lut_3_lut_adj_312_LC_13_15_1, req_data_cnt_i9_LC_13_15_2, i1_2_lut_adj_264_LC_13_15_3, i13_4_lut_LC_13_15_4, i1_3_lut_adj_198_LC_13_15_5, eis_stop_328_LC_13_15_6 }
set_location LT_13_15 13 15
ble_pack i8_4_lut_adj_173_LC_13_16_2 { i8_4_lut_adj_173 }
ble_pack i5_4_lut_adj_178_LC_13_16_3 { i5_4_lut_adj_178 }
ble_pack i14_4_lut_adj_187_LC_13_16_4 { i14_4_lut_adj_187 }
ble_pack i19084_2_lut_LC_13_16_5 { i19084_2_lut }
ble_pack i1_2_lut_3_lut_adj_306_LC_13_16_6 { i1_2_lut_3_lut_adj_306 }
ble_pack i4_4_lut_adj_179_LC_13_16_7 { i4_4_lut_adj_179 }
clb_pack LT_13_16 { i8_4_lut_adj_173_LC_13_16_2, i5_4_lut_adj_178_LC_13_16_3, i14_4_lut_adj_187_LC_13_16_4, i19084_2_lut_LC_13_16_5, i1_2_lut_3_lut_adj_306_LC_13_16_6, i4_4_lut_adj_179_LC_13_16_7 }
set_location LT_13_16 13 16
ble_pack i2_3_lut_4_lut_LC_13_17_0 { i2_3_lut_4_lut }
ble_pack req_data_cnt_i12_LC_13_17_1 { i12755_3_lut, req_data_cnt_i12 }
ble_pack req_data_cnt_i1_LC_13_17_2 { i12744_3_lut, req_data_cnt_i1 }
ble_pack req_data_cnt_i3_LC_13_17_3 { i12746_3_lut, req_data_cnt_i3 }
ble_pack n22375_bdd_4_lut_LC_13_17_4 { n22375_bdd_4_lut }
ble_pack i1_4_lut_adj_263_LC_13_17_5 { i1_4_lut_adj_263 }
ble_pack i15347_2_lut_3_lut_LC_13_17_6 { i15347_2_lut_3_lut }
ble_pack i15339_2_lut_3_lut_LC_13_17_7 { i15339_2_lut_3_lut }
clb_pack LT_13_17 { i2_3_lut_4_lut_LC_13_17_0, req_data_cnt_i12_LC_13_17_1, req_data_cnt_i1_LC_13_17_2, req_data_cnt_i3_LC_13_17_3, n22375_bdd_4_lut_LC_13_17_4, i1_4_lut_adj_263_LC_13_17_5, i15347_2_lut_3_lut_LC_13_17_6, i15339_2_lut_3_lut_LC_13_17_7 }
set_location LT_13_17 13 17
ble_pack i6449_3_lut_LC_13_18_1 { i6449_3_lut }
ble_pack data_index_i1_LC_13_18_2 { comm_state_3__I_0_354_Mux_1_i15_4_lut_data_index_i1_REP_LUT4_0, data_index_i1 }
ble_pack comm_cmd_0__bdd_4_lut_19754_LC_13_18_3 { comm_cmd_0__bdd_4_lut_19754 }
ble_pack n22381_bdd_4_lut_LC_13_18_6 { n22381_bdd_4_lut }
ble_pack trig_dds0_304_LC_13_18_7 { i11_3_lut_4_lut, trig_dds0_304 }
clb_pack LT_13_18 { i6449_3_lut_LC_13_18_1, data_index_i1_LC_13_18_2, comm_cmd_0__bdd_4_lut_19754_LC_13_18_3, n22381_bdd_4_lut_LC_13_18_6, trig_dds0_304_LC_13_18_7 }
set_location LT_13_18 13 18
ble_pack SIG_DDS.SCLK_27_LC_13_19_2 { i12689_3_lut_4_lut, SIG_DDS.SCLK_27 }
ble_pack SIG_DDS.i23_4_lut_LC_13_19_3 { SIG_DDS.i23_4_lut }
ble_pack SIG_DDS.dds_state_i2_LC_13_19_4 { i1_2_lut_adj_139, SIG_DDS.dds_state_i2 }
clb_pack LT_13_19 { SIG_DDS.SCLK_27_LC_13_19_2, SIG_DDS.i23_4_lut_LC_13_19_3, SIG_DDS.dds_state_i2_LC_13_19_4 }
set_location LT_13_19 13 19
ble_pack SIG_DDS.dds_state_i1_LC_13_20_0 { SIG_DDS.i12141_2_lut, SIG_DDS.dds_state_i1 }
clb_pack LT_13_20 { SIG_DDS.dds_state_i1_LC_13_20_0 }
set_location LT_13_20 13 20
ble_pack comm_spi.i12188_3_lut_LC_14_3_0 { comm_spi.i12188_3_lut }
ble_pack ADC_VDC.i40_3_lut_4_lut_LC_14_3_4 { ADC_VDC.i40_3_lut_4_lut }
clb_pack LT_14_3 { comm_spi.i12188_3_lut_LC_14_3_0, ADC_VDC.i40_3_lut_4_lut_LC_14_3_4 }
set_location LT_14_3 14 3
ble_pack ADC_VDC.i19327_4_lut_LC_14_4_1 { ADC_VDC.i19327_4_lut }
ble_pack ADC_VDC.i19100_4_lut_LC_14_4_2 { ADC_VDC.i19100_4_lut }
ble_pack ADC_VDC.i18357_2_lut_LC_14_4_3 { ADC_VDC.i18357_2_lut }
ble_pack comm_spi.RESET_I_0_2_lut_LC_14_4_4 { comm_spi.RESET_I_0_2_lut }
ble_pack ADC_VDC.i4_4_lut_adj_12_LC_14_4_5 { ADC_VDC.i4_4_lut_adj_12 }
ble_pack ADC_VDC.i5_3_lut_LC_14_4_6 { ADC_VDC.i5_3_lut }
ble_pack ADC_VDC.i2_3_lut_LC_14_4_7 { ADC_VDC.i2_3_lut }
clb_pack LT_14_4 { ADC_VDC.i19327_4_lut_LC_14_4_1, ADC_VDC.i19100_4_lut_LC_14_4_2, ADC_VDC.i18357_2_lut_LC_14_4_3, comm_spi.RESET_I_0_2_lut_LC_14_4_4, ADC_VDC.i4_4_lut_adj_12_LC_14_4_5, ADC_VDC.i5_3_lut_LC_14_4_6, ADC_VDC.i2_3_lut_LC_14_4_7 }
set_location LT_14_4 14 4
ble_pack ADC_VDC.i1_4_lut_LC_14_5_0 { ADC_VDC.i1_4_lut }
ble_pack ADC_VDC.i1_2_lut_adj_9_LC_14_5_1 { ADC_VDC.i1_2_lut_adj_9 }
ble_pack ADC_VDC.i15111_2_lut_LC_14_5_2 { ADC_VDC.i15111_2_lut }
ble_pack ADC_VDC.i1_2_lut_4_lut_LC_14_5_3 { ADC_VDC.i1_2_lut_4_lut }
ble_pack ADC_VDC.i4_4_lut_LC_14_5_4 { ADC_VDC.i4_4_lut }
ble_pack ADC_VDC.i18386_2_lut_LC_14_5_5 { ADC_VDC.i18386_2_lut }
ble_pack CLK_DDS.i19328_4_lut_LC_14_5_7 { CLK_DDS.i19328_4_lut }
clb_pack LT_14_5 { ADC_VDC.i1_4_lut_LC_14_5_0, ADC_VDC.i1_2_lut_adj_9_LC_14_5_1, ADC_VDC.i15111_2_lut_LC_14_5_2, ADC_VDC.i1_2_lut_4_lut_LC_14_5_3, ADC_VDC.i4_4_lut_LC_14_5_4, ADC_VDC.i18386_2_lut_LC_14_5_5, CLK_DDS.i19328_4_lut_LC_14_5_7 }
set_location LT_14_5 14 5
ble_pack comm_spi.data_tx_i7_12189_12190_set_LC_14_6_0 { comm_spi.i12222_3_lut, comm_spi.data_tx_i7_12189_12190_set }
clb_pack LT_14_6 { comm_spi.data_tx_i7_12189_12190_set_LC_14_6_0 }
set_location LT_14_6 14 6
ble_pack comm_clear_301_LC_14_7_0 { i15167_2_lut_3_lut, comm_clear_301 }
clb_pack LT_14_7 { comm_clear_301_LC_14_7_0 }
set_location LT_14_7 14 7
ble_pack comm_index_i1_LC_14_8_0 { i3887_2_lut_3_lut_4_lut, comm_index_i1 }
ble_pack comm_index_i0_LC_14_8_1 { i3879_2_lut_3_lut, comm_index_i0 }
ble_pack comm_index_i2_LC_14_8_2 { i3894_3_lut_4_lut, comm_index_i2 }
clb_pack LT_14_8 { comm_index_i1_LC_14_8_0, comm_index_i0_LC_14_8_1, comm_index_i2_LC_14_8_2 }
set_location LT_14_8 14 8
ble_pack i18512_4_lut_LC_14_9_0 { i18512_4_lut }
ble_pack comm_state_i0_LC_14_9_1 { comm_state_3__I_0_342_Mux_0_i15_3_lut, comm_state_i0 }
ble_pack i18510_3_lut_LC_14_9_2 { i18510_3_lut }
ble_pack i2_2_lut_adj_313_LC_14_9_3 { i2_2_lut_adj_313 }
ble_pack i2_2_lut_3_lut_adj_271_LC_14_9_4 { i2_2_lut_3_lut_adj_271 }
ble_pack i22_4_lut_4_lut_LC_14_9_5 { i22_4_lut_4_lut }
ble_pack i1_4_lut_adj_219_LC_14_9_6 { i1_4_lut_adj_219 }
clb_pack LT_14_9 { i18512_4_lut_LC_14_9_0, comm_state_i0_LC_14_9_1, i18510_3_lut_LC_14_9_2, i2_2_lut_adj_313_LC_14_9_3, i2_2_lut_3_lut_adj_271_LC_14_9_4, i22_4_lut_4_lut_LC_14_9_5, i1_4_lut_adj_219_LC_14_9_6 }
set_location LT_14_9 14 9
ble_pack comm_spi.data_valid_85_LC_14_10_0 { comm_spi.i1_2_lut, comm_spi.data_valid_85 }
clb_pack LT_14_10 { comm_spi.data_valid_85_LC_14_10_0 }
set_location LT_14_10 14 10
ble_pack ADC_IAC.ADC_DATA_i13_LC_14_11_0 { ADC_IAC.i12771_3_lut_4_lut, ADC_IAC.ADC_DATA_i13 }
ble_pack i18514_4_lut_LC_14_11_1 { i18514_4_lut }
ble_pack comm_spi.i19425_4_lut_3_lut_LC_14_11_2 { comm_spi.i19425_4_lut_3_lut }
ble_pack comm_spi.RESET_I_0_100_2_lut_LC_14_11_3 { comm_spi.RESET_I_0_100_2_lut }
ble_pack comm_spi.RESET_I_0_92_2_lut_LC_14_11_4 { comm_spi.RESET_I_0_92_2_lut }
ble_pack comm_buf_6__i1_LC_14_11_5 { i12_4_lut_adj_95, comm_buf_6__i1 }
ble_pack mux_129_Mux_1_i19_3_lut_LC_14_11_6 { mux_129_Mux_1_i19_3_lut }
ble_pack comm_spi.i19445_4_lut_3_lut_LC_14_11_7 { comm_spi.i19445_4_lut_3_lut }
clb_pack LT_14_11 { ADC_IAC.ADC_DATA_i13_LC_14_11_0, i18514_4_lut_LC_14_11_1, comm_spi.i19425_4_lut_3_lut_LC_14_11_2, comm_spi.RESET_I_0_100_2_lut_LC_14_11_3, comm_spi.RESET_I_0_92_2_lut_LC_14_11_4, comm_buf_6__i1_LC_14_11_5, mux_129_Mux_1_i19_3_lut_LC_14_11_6, comm_spi.i19445_4_lut_3_lut_LC_14_11_7 }
set_location LT_14_11 14 11
ble_pack buf_dds1_i2_LC_14_12_2 { i1_4_lut_adj_141, buf_dds1_i2 }
ble_pack i1_2_lut_3_lut_4_lut_adj_51_LC_14_12_3 { i1_2_lut_3_lut_4_lut_adj_51 }
ble_pack buf_dds1_i9_LC_14_12_4 { i13338_4_lut, buf_dds1_i9 }
ble_pack SIG_DDS.i19009_2_lut_LC_14_12_5 { SIG_DDS.i19009_2_lut }
ble_pack mux_129_Mux_2_i19_3_lut_LC_14_12_6 { mux_129_Mux_2_i19_3_lut }
ble_pack comm_cmd_i2_LC_14_12_7 { i11_4_lut_adj_116, comm_cmd_i2 }
clb_pack LT_14_12 { buf_dds1_i2_LC_14_12_2, i1_2_lut_3_lut_4_lut_adj_51_LC_14_12_3, buf_dds1_i9_LC_14_12_4, SIG_DDS.i19009_2_lut_LC_14_12_5, mux_129_Mux_2_i19_3_lut_LC_14_12_6, comm_cmd_i2_LC_14_12_7 }
set_location LT_14_12 14 12
ble_pack comm_response_302_LC_14_13_0 { comm_state_3__I_0_366_i15_4_lut_4_lut, comm_response_302 }
ble_pack i1_3_lut_4_lut_adj_292_LC_14_13_1 { i1_3_lut_4_lut_adj_292 }
ble_pack i17_3_lut_3_lut_LC_14_13_2 { i17_3_lut_3_lut }
ble_pack i1_3_lut_adj_261_LC_14_13_3 { i1_3_lut_adj_261 }
ble_pack i1_2_lut_4_lut_adj_241_LC_14_13_4 { i1_2_lut_4_lut_adj_241 }
ble_pack i1_4_lut_adj_226_LC_14_13_5 { i1_4_lut_adj_226 }
ble_pack i18404_2_lut_3_lut_LC_14_13_7 { i18404_2_lut_3_lut }
clb_pack LT_14_13 { comm_response_302_LC_14_13_0, i1_3_lut_4_lut_adj_292_LC_14_13_1, i17_3_lut_3_lut_LC_14_13_2, i1_3_lut_adj_261_LC_14_13_3, i1_2_lut_4_lut_adj_241_LC_14_13_4, i1_4_lut_adj_226_LC_14_13_5, i18404_2_lut_3_lut_LC_14_13_7 }
set_location LT_14_13 14 13
ble_pack req_data_cnt_i0_LC_14_14_0 { i12679_3_lut, req_data_cnt_i0 }
ble_pack i15327_2_lut_3_lut_LC_14_14_1 { i15327_2_lut_3_lut }
ble_pack i1_4_lut_adj_186_LC_14_14_2 { i1_4_lut_adj_186 }
ble_pack i15344_2_lut_3_lut_LC_14_14_3 { i15344_2_lut_3_lut }
ble_pack i1_3_lut_adj_251_LC_14_14_4 { i1_3_lut_adj_251 }
ble_pack i15346_2_lut_3_lut_LC_14_14_5 { i15346_2_lut_3_lut }
ble_pack comm_cmd_i5_LC_14_14_6 { i12_4_lut_adj_112, comm_cmd_i5 }
ble_pack i15385_2_lut_3_lut_LC_14_14_7 { i15385_2_lut_3_lut }
clb_pack LT_14_14 { req_data_cnt_i0_LC_14_14_0, i15327_2_lut_3_lut_LC_14_14_1, i1_4_lut_adj_186_LC_14_14_2, i15344_2_lut_3_lut_LC_14_14_3, i1_3_lut_adj_251_LC_14_14_4, i15346_2_lut_3_lut_LC_14_14_5, comm_cmd_i5_LC_14_14_6, i15385_2_lut_3_lut_LC_14_14_7 }
set_location LT_14_14 14 14
ble_pack buf_dds1_i12_LC_14_15_0 { i13329_4_lut, buf_dds1_i12 }
ble_pack i19064_2_lut_LC_14_15_1 { i19064_2_lut }
ble_pack req_data_cnt_i14_LC_14_15_2 { i12757_3_lut, req_data_cnt_i14 }
ble_pack SIG_DDS.i19372_4_lut_LC_14_15_4 { SIG_DDS.i19372_4_lut }
ble_pack req_data_cnt_i7_LC_14_15_5 { i12750_3_lut, req_data_cnt_i7 }
ble_pack i6_4_lut_adj_174_LC_14_15_6 { i6_4_lut_adj_174 }
clb_pack LT_14_15 { buf_dds1_i12_LC_14_15_0, i19064_2_lut_LC_14_15_1, req_data_cnt_i14_LC_14_15_2, SIG_DDS.i19372_4_lut_LC_14_15_4, req_data_cnt_i7_LC_14_15_5, i6_4_lut_adj_174_LC_14_15_6 }
set_location LT_14_15 14 15
ble_pack i2_4_lut_adj_182_LC_14_16_0 { i2_4_lut_adj_182 }
ble_pack i7_4_lut_adj_177_LC_14_16_1 { i7_4_lut_adj_177 }
ble_pack req_data_cnt_i10_LC_14_16_2 { i12753_3_lut, req_data_cnt_i10 }
ble_pack req_data_cnt_i11_LC_14_16_3 { i12754_3_lut, req_data_cnt_i11 }
ble_pack i2_4_lut_adj_130_LC_14_16_4 { i2_4_lut_adj_130 }
ble_pack req_data_cnt_i4_LC_14_16_5 { i12747_3_lut, req_data_cnt_i4 }
ble_pack req_data_cnt_i15_LC_14_16_6 { i12758_3_lut, req_data_cnt_i15 }
clb_pack LT_14_16 { i2_4_lut_adj_182_LC_14_16_0, i7_4_lut_adj_177_LC_14_16_1, req_data_cnt_i10_LC_14_16_2, req_data_cnt_i11_LC_14_16_3, i2_4_lut_adj_130_LC_14_16_4, req_data_cnt_i4_LC_14_16_5, req_data_cnt_i15_LC_14_16_6 }
set_location LT_14_16 14 16
ble_pack i15_4_lut_adj_267_LC_14_17_0 { i15_4_lut_adj_267 }
ble_pack i4408_3_lut_LC_14_17_1 { i4408_3_lut }
ble_pack comm_state_3__I_0_354_Mux_0_i15_4_lut_LC_14_17_2 { comm_state_3__I_0_354_Mux_0_i15_4_lut }
ble_pack data_index_i0_LC_14_17_3 { comm_state_3__I_0_354_Mux_0_i15_4_lut_data_index_i0_REP_LUT4_0, data_index_i0 }
ble_pack i1_2_lut_3_lut_adj_310_LC_14_17_4 { i1_2_lut_3_lut_adj_310 }
ble_pack i3_4_lut_LC_14_17_5 { i3_4_lut }
ble_pack i6429_3_lut_LC_14_17_6 { i6429_3_lut }
ble_pack req_data_cnt_i5_LC_14_17_7 { i12748_3_lut, req_data_cnt_i5 }
clb_pack LT_14_17 { i15_4_lut_adj_267_LC_14_17_0, i4408_3_lut_LC_14_17_1, comm_state_3__I_0_354_Mux_0_i15_4_lut_LC_14_17_2, data_index_i0_LC_14_17_3, i1_2_lut_3_lut_adj_310_LC_14_17_4, i3_4_lut_LC_14_17_5, i6429_3_lut_LC_14_17_6, req_data_cnt_i5_LC_14_17_7 }
set_location LT_14_17 14 17
ble_pack add_125_2_lut_LC_14_18_0 { add_125_2_lut, add_125_2 }
ble_pack add_125_3_lut_LC_14_18_1 { add_125_3_lut, add_125_3 }
ble_pack add_125_4_lut_LC_14_18_2 { add_125_4_lut, add_125_4 }
ble_pack add_125_5_lut_LC_14_18_3 { add_125_5_lut, add_125_5 }
ble_pack add_125_6_lut_LC_14_18_4 { add_125_6_lut, add_125_6 }
ble_pack add_125_7_lut_LC_14_18_5 { add_125_7_lut, add_125_7 }
ble_pack add_125_8_lut_LC_14_18_6 { add_125_8_lut, add_125_8 }
ble_pack add_125_9_lut_LC_14_18_7 { add_125_9_lut, add_125_9 }
clb_pack LT_14_18 { add_125_2_lut_LC_14_18_0, add_125_3_lut_LC_14_18_1, add_125_4_lut_LC_14_18_2, add_125_5_lut_LC_14_18_3, add_125_6_lut_LC_14_18_4, add_125_7_lut_LC_14_18_5, add_125_8_lut_LC_14_18_6, add_125_9_lut_LC_14_18_7 }
set_location LT_14_18 14 18
ble_pack add_125_10_lut_LC_14_19_0 { add_125_10_lut, add_125_10 }
ble_pack add_125_11_lut_LC_14_19_1 { add_125_11_lut }
ble_pack data_index_i8_LC_14_19_2 { comm_state_3__I_0_354_Mux_8_i15_4_lut_data_index_i8_REP_LUT4_0, data_index_i8 }
ble_pack buf_control_i3_LC_14_19_3 { i12696_3_lut_4_lut, buf_control_i3 }
ble_pack comm_state_3__I_0_354_Mux_1_i15_4_lut_LC_14_19_4 { comm_state_3__I_0_354_Mux_1_i15_4_lut }
ble_pack buf_control_i1_LC_14_19_5 { i12694_3_lut_4_lut, buf_control_i1 }
ble_pack SIG_DDS.MOSI_31_LC_14_19_6 { i12691_3_lut, SIG_DDS.MOSI_31 }
ble_pack data_index_i9_LC_14_19_7 { comm_state_3__I_0_354_Mux_9_i15_4_lut_data_index_i9_REP_LUT4_0, data_index_i9 }
clb_pack LT_14_19 { add_125_10_lut_LC_14_19_0, add_125_11_lut_LC_14_19_1, data_index_i8_LC_14_19_2, buf_control_i3_LC_14_19_3, comm_state_3__I_0_354_Mux_1_i15_4_lut_LC_14_19_4, buf_control_i1_LC_14_19_5, SIG_DDS.MOSI_31_LC_14_19_6, data_index_i9_LC_14_19_7 }
set_location LT_14_19 14 19
ble_pack SIG_DDS.CS_28_LC_14_20_1 { SIG_DDS.dds_state_2__I_0_i7_3_lut, SIG_DDS.CS_28 }
clb_pack LT_14_20 { SIG_DDS.CS_28_LC_14_20_1 }
set_location LT_14_20 14 20
ble_pack comm_spi.data_tx_i2_12204_12205_reset_LC_15_2_0 { comm_spi.i12202_3_lut_comm_spi.data_tx_i2_12204_12205_reset_REP_LUT4_0, comm_spi.data_tx_i2_12204_12205_reset }
clb_pack LT_15_2 { comm_spi.data_tx_i2_12204_12205_reset_LC_15_2_0 }
set_location LT_15_2 15 2
ble_pack comm_spi.data_tx_i0_12174_12175_reset_LC_15_3_0 { comm_spi.data_tx_i0_12174_12175_reset_THRU_LUT4_0, comm_spi.data_tx_i0_12174_12175_reset }
clb_pack LT_15_3 { comm_spi.data_tx_i0_12174_12175_reset_LC_15_3_0 }
set_location LT_15_3 15 3
ble_pack ADC_VDC.bit_cnt_3769__i0_LC_15_4_0 { ADC_VDC.bit_cnt_3769_add_4_2_lut, ADC_VDC.bit_cnt_3769__i0, ADC_VDC.bit_cnt_3769_add_4_2 }
ble_pack ADC_VDC.bit_cnt_3769__i1_LC_15_4_1 { ADC_VDC.bit_cnt_3769_add_4_3_lut, ADC_VDC.bit_cnt_3769__i1, ADC_VDC.bit_cnt_3769_add_4_3 }
ble_pack ADC_VDC.bit_cnt_3769__i2_LC_15_4_2 { ADC_VDC.bit_cnt_3769_add_4_4_lut, ADC_VDC.bit_cnt_3769__i2, ADC_VDC.bit_cnt_3769_add_4_4 }
ble_pack ADC_VDC.bit_cnt_3769__i3_LC_15_4_3 { ADC_VDC.bit_cnt_3769_add_4_5_lut, ADC_VDC.bit_cnt_3769__i3, ADC_VDC.bit_cnt_3769_add_4_5 }
ble_pack ADC_VDC.bit_cnt_3769__i4_LC_15_4_4 { ADC_VDC.bit_cnt_3769_add_4_6_lut, ADC_VDC.bit_cnt_3769__i4, ADC_VDC.bit_cnt_3769_add_4_6 }
ble_pack ADC_VDC.bit_cnt_3769__i5_LC_15_4_5 { ADC_VDC.bit_cnt_3769_add_4_7_lut, ADC_VDC.bit_cnt_3769__i5, ADC_VDC.bit_cnt_3769_add_4_7 }
ble_pack ADC_VDC.bit_cnt_3769__i6_LC_15_4_6 { ADC_VDC.bit_cnt_3769_add_4_8_lut, ADC_VDC.bit_cnt_3769__i6, ADC_VDC.bit_cnt_3769_add_4_8 }
ble_pack ADC_VDC.bit_cnt_3769__i7_LC_15_4_7 { ADC_VDC.bit_cnt_3769_add_4_9_lut, ADC_VDC.bit_cnt_3769__i7 }
clb_pack LT_15_4 { ADC_VDC.bit_cnt_3769__i0_LC_15_4_0, ADC_VDC.bit_cnt_3769__i1_LC_15_4_1, ADC_VDC.bit_cnt_3769__i2_LC_15_4_2, ADC_VDC.bit_cnt_3769__i3_LC_15_4_3, ADC_VDC.bit_cnt_3769__i4_LC_15_4_4, ADC_VDC.bit_cnt_3769__i5_LC_15_4_5, ADC_VDC.bit_cnt_3769__i6_LC_15_4_6, ADC_VDC.bit_cnt_3769__i7_LC_15_4_7 }
set_location LT_15_4 15 4
ble_pack wdtick_flag_289_LC_15_5_0 { i1_2_lut_4_lut_adj_207, wdtick_flag_289 }
clb_pack LT_15_5 { wdtick_flag_289_LC_15_5_0 }
set_location LT_15_5 15 5
ble_pack comm_spi.data_tx_i4_12212_12213_reset_LC_15_6_0 { comm_spi.i12210_3_lut_comm_spi.data_tx_i4_12212_12213_reset_REP_LUT4_0, comm_spi.data_tx_i4_12212_12213_reset }
clb_pack LT_15_6 { comm_spi.data_tx_i4_12212_12213_reset_LC_15_6_0 }
set_location LT_15_6 15 6
ble_pack comm_spi.data_tx_i3_12208_12209_reset_LC_15_7_0 { comm_spi.i12206_3_lut_comm_spi.data_tx_i3_12208_12209_reset_REP_LUT4_0, comm_spi.data_tx_i3_12208_12209_reset }
clb_pack LT_15_7 { comm_spi.data_tx_i3_12208_12209_reset_LC_15_7_0 }
set_location LT_15_7 15 7
ble_pack i2_3_lut_LC_15_8_0 { i2_3_lut }
ble_pack i2_3_lut_4_lut_adj_258_LC_15_8_1 { i2_3_lut_4_lut_adj_258 }
ble_pack i2_4_lut_LC_15_8_2 { i2_4_lut }
ble_pack i3_4_lut_4_lut_LC_15_8_3 { i3_4_lut_4_lut }
ble_pack i1_4_lut_4_lut_adj_317_LC_15_8_4 { i1_4_lut_4_lut_adj_317 }
ble_pack i2_4_lut_adj_298_LC_15_8_5 { i2_4_lut_adj_298 }
ble_pack i1_4_lut_LC_15_8_6 { i1_4_lut }
ble_pack i19129_2_lut_3_lut_LC_15_8_7 { i19129_2_lut_3_lut }
clb_pack LT_15_8 { i2_3_lut_LC_15_8_0, i2_3_lut_4_lut_adj_258_LC_15_8_1, i2_4_lut_LC_15_8_2, i3_4_lut_4_lut_LC_15_8_3, i1_4_lut_4_lut_adj_317_LC_15_8_4, i2_4_lut_adj_298_LC_15_8_5, i1_4_lut_LC_15_8_6, i19129_2_lut_3_lut_LC_15_8_7 }
set_location LT_15_8 15 8
ble_pack comm_state_1__bdd_4_lut_LC_15_9_0 { comm_state_1__bdd_4_lut }
ble_pack comm_state_3__I_0_342_Mux_1_i2_3_lut_4_lut_LC_15_9_1 { comm_state_3__I_0_342_Mux_1_i2_3_lut_4_lut }
ble_pack n22423_bdd_4_lut_LC_15_9_2 { n22423_bdd_4_lut }
ble_pack i19296_4_lut_LC_15_9_3 { i19296_4_lut }
ble_pack i19388_4_lut_LC_15_9_4 { i19388_4_lut }
ble_pack comm_state_i1_LC_15_9_5 { comm_state_3__I_0_342_Mux_1_i15_4_lut, comm_state_i1 }
ble_pack i227_2_lut_LC_15_9_6 { i227_2_lut }
ble_pack i1_4_lut_adj_296_LC_15_9_7 { i1_4_lut_adj_296 }
clb_pack LT_15_9 { comm_state_1__bdd_4_lut_LC_15_9_0, comm_state_3__I_0_342_Mux_1_i2_3_lut_4_lut_LC_15_9_1, n22423_bdd_4_lut_LC_15_9_2, i19296_4_lut_LC_15_9_3, i19388_4_lut_LC_15_9_4, comm_state_i1_LC_15_9_5, i227_2_lut_LC_15_9_6, i1_4_lut_adj_296_LC_15_9_7 }
set_location LT_15_9 15 9
ble_pack comm_state_3__I_0_342_Mux_1_i8_3_lut_4_lut_LC_15_10_0 { comm_state_3__I_0_342_Mux_1_i8_3_lut_4_lut }
ble_pack i1_4_lut_adj_84_LC_15_10_1 { i1_4_lut_adj_84 }
ble_pack i19114_2_lut_LC_15_10_2 { i19114_2_lut }
ble_pack comm_state_i3_LC_15_10_3 { comm_state_3__I_0_342_Mux_3_i15_4_lut, comm_state_i3 }
ble_pack i1_2_lut_adj_275_LC_15_10_4 { i1_2_lut_adj_275 }
ble_pack i2_3_lut_4_lut_adj_268_LC_15_10_5 { i2_3_lut_4_lut_adj_268 }
ble_pack i1_2_lut_adj_101_LC_15_10_6 { i1_2_lut_adj_101 }
ble_pack i1_2_lut_3_lut_adj_311_LC_15_10_7 { i1_2_lut_3_lut_adj_311 }
clb_pack LT_15_10 { comm_state_3__I_0_342_Mux_1_i8_3_lut_4_lut_LC_15_10_0, i1_4_lut_adj_84_LC_15_10_1, i19114_2_lut_LC_15_10_2, comm_state_i3_LC_15_10_3, i1_2_lut_adj_275_LC_15_10_4, i2_3_lut_4_lut_adj_268_LC_15_10_5, i1_2_lut_adj_101_LC_15_10_6, i1_2_lut_3_lut_adj_311_LC_15_10_7 }
set_location LT_15_10 15 10
ble_pack comm_cmd_1__bdd_4_lut_19644_LC_15_11_0 { comm_cmd_1__bdd_4_lut_19644 }
ble_pack n22261_bdd_4_lut_LC_15_11_1 { n22261_bdd_4_lut }
ble_pack mux_129_Mux_1_i26_3_lut_LC_15_11_2 { mux_129_Mux_1_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19773_LC_15_11_3 { comm_cmd_1__bdd_4_lut_19773 }
ble_pack n22411_bdd_4_lut_LC_15_11_4 { n22411_bdd_4_lut }
ble_pack i1553761_i1_3_lut_LC_15_11_5 { i1553761_i1_3_lut }
ble_pack comm_buf_1__i1_LC_15_11_6 { i11644_3_lut, comm_buf_1__i1 }
clb_pack LT_15_11 { comm_cmd_1__bdd_4_lut_19644_LC_15_11_0, n22261_bdd_4_lut_LC_15_11_1, mux_129_Mux_1_i26_3_lut_LC_15_11_2, comm_cmd_1__bdd_4_lut_19773_LC_15_11_3, n22411_bdd_4_lut_LC_15_11_4, i1553761_i1_3_lut_LC_15_11_5, comm_buf_1__i1_LC_15_11_6 }
set_location LT_15_11 15 11
ble_pack comm_spi.data_tx_i3_12208_12209_set_LC_15_12_0 { comm_spi.i12206_3_lut, comm_spi.data_tx_i3_12208_12209_set }
ble_pack i19037_2_lut_LC_15_12_2 { i19037_2_lut }
ble_pack i19106_2_lut_LC_15_12_5 { i19106_2_lut }
clb_pack LT_15_12 { comm_spi.data_tx_i3_12208_12209_set_LC_15_12_0, i19037_2_lut_LC_15_12_2, i19106_2_lut_LC_15_12_5 }
set_location LT_15_12 15 12
ble_pack comm_spi.data_tx_i2_12204_12205_set_LC_15_13_0 { comm_spi.i12202_3_lut, comm_spi.data_tx_i2_12204_12205_set }
ble_pack comm_spi.i19450_4_lut_3_lut_LC_15_13_1 { comm_spi.i19450_4_lut_3_lut }
ble_pack comm_spi.i19460_4_lut_3_lut_LC_15_13_3 { comm_spi.i19460_4_lut_3_lut }
ble_pack i12225_2_lut_LC_15_13_4 { i12225_2_lut }
ble_pack i17178_2_lut_LC_15_13_5 { i17178_2_lut }
ble_pack i1_2_lut_adj_211_LC_15_13_6 { i1_2_lut_adj_211 }
ble_pack i19281_2_lut_LC_15_13_7 { i19281_2_lut }
clb_pack LT_15_13 { comm_spi.data_tx_i2_12204_12205_set_LC_15_13_0, comm_spi.i19450_4_lut_3_lut_LC_15_13_1, comm_spi.i19460_4_lut_3_lut_LC_15_13_3, i12225_2_lut_LC_15_13_4, i17178_2_lut_LC_15_13_5, i1_2_lut_adj_211_LC_15_13_6, i19281_2_lut_LC_15_13_7 }
set_location LT_15_13 15 13
ble_pack data_idxvec_i0_LC_15_14_0 { add_126_2_lut, data_idxvec_i0, add_126_2 }
ble_pack data_idxvec_i1_LC_15_14_1 { add_126_3_lut, data_idxvec_i1, add_126_3 }
ble_pack data_idxvec_i2_LC_15_14_2 { add_126_4_lut, data_idxvec_i2, add_126_4 }
ble_pack data_idxvec_i3_LC_15_14_3 { add_126_5_lut, data_idxvec_i3, add_126_5 }
ble_pack data_idxvec_i4_LC_15_14_4 { add_126_6_lut, data_idxvec_i4, add_126_6 }
ble_pack data_idxvec_i5_LC_15_14_5 { add_126_7_lut, data_idxvec_i5, add_126_7 }
ble_pack data_idxvec_i6_LC_15_14_6 { add_126_8_lut, data_idxvec_i6, add_126_8 }
ble_pack data_idxvec_i7_LC_15_14_7 { add_126_9_lut, data_idxvec_i7, add_126_9 }
clb_pack LT_15_14 { data_idxvec_i0_LC_15_14_0, data_idxvec_i1_LC_15_14_1, data_idxvec_i2_LC_15_14_2, data_idxvec_i3_LC_15_14_3, data_idxvec_i4_LC_15_14_4, data_idxvec_i5_LC_15_14_5, data_idxvec_i6_LC_15_14_6, data_idxvec_i7_LC_15_14_7 }
set_location LT_15_14 15 14
ble_pack data_idxvec_i8_LC_15_15_0 { add_126_10_lut, data_idxvec_i8, add_126_10 }
ble_pack data_idxvec_i9_LC_15_15_1 { add_126_11_lut, data_idxvec_i9, add_126_11 }
ble_pack data_idxvec_i10_LC_15_15_2 { add_126_12_lut, data_idxvec_i10, add_126_12 }
ble_pack data_idxvec_i11_LC_15_15_3 { add_126_13_lut, data_idxvec_i11, add_126_13 }
ble_pack data_idxvec_i12_LC_15_15_4 { add_126_14_lut, data_idxvec_i12, add_126_14 }
ble_pack data_idxvec_i13_LC_15_15_5 { add_126_15_lut, data_idxvec_i13, add_126_15 }
ble_pack data_idxvec_i14_LC_15_15_6 { add_126_16_lut, data_idxvec_i14, add_126_16 }
ble_pack data_idxvec_i15_LC_15_15_7 { add_126_17_lut, data_idxvec_i15 }
clb_pack LT_15_15 { data_idxvec_i8_LC_15_15_0, data_idxvec_i9_LC_15_15_1, data_idxvec_i10_LC_15_15_2, data_idxvec_i11_LC_15_15_3, data_idxvec_i12_LC_15_15_4, data_idxvec_i13_LC_15_15_5, data_idxvec_i14_LC_15_15_6, data_idxvec_i15_LC_15_15_7 }
set_location LT_15_15 15 15
ble_pack data_cntvec_i0_i0_LC_15_16_0 { add_68_2_lut, data_cntvec_i0_i0, add_68_2 }
ble_pack data_cntvec_i0_i1_LC_15_16_1 { add_68_3_lut, data_cntvec_i0_i1, add_68_3 }
ble_pack data_cntvec_i0_i2_LC_15_16_2 { add_68_4_lut, data_cntvec_i0_i2, add_68_4 }
ble_pack data_cntvec_i0_i3_LC_15_16_3 { add_68_5_lut, data_cntvec_i0_i3, add_68_5 }
ble_pack data_cntvec_i0_i4_LC_15_16_4 { add_68_6_lut, data_cntvec_i0_i4, add_68_6 }
ble_pack data_cntvec_i0_i5_LC_15_16_5 { add_68_7_lut, data_cntvec_i0_i5, add_68_7 }
ble_pack data_cntvec_i0_i6_LC_15_16_6 { add_68_8_lut, data_cntvec_i0_i6, add_68_8 }
ble_pack data_cntvec_i0_i7_LC_15_16_7 { add_68_9_lut, data_cntvec_i0_i7, add_68_9 }
clb_pack LT_15_16 { data_cntvec_i0_i0_LC_15_16_0, data_cntvec_i0_i1_LC_15_16_1, data_cntvec_i0_i2_LC_15_16_2, data_cntvec_i0_i3_LC_15_16_3, data_cntvec_i0_i4_LC_15_16_4, data_cntvec_i0_i5_LC_15_16_5, data_cntvec_i0_i6_LC_15_16_6, data_cntvec_i0_i7_LC_15_16_7 }
set_location LT_15_16 15 16
ble_pack data_cntvec_i0_i8_LC_15_17_0 { add_68_10_lut, data_cntvec_i0_i8, add_68_10 }
ble_pack data_cntvec_i0_i9_LC_15_17_1 { add_68_11_lut, data_cntvec_i0_i9, add_68_11 }
ble_pack data_cntvec_i0_i10_LC_15_17_2 { add_68_12_lut, data_cntvec_i0_i10, add_68_12 }
ble_pack data_cntvec_i0_i11_LC_15_17_3 { add_68_13_lut, data_cntvec_i0_i11, add_68_13 }
ble_pack data_cntvec_i0_i12_LC_15_17_4 { add_68_14_lut, data_cntvec_i0_i12, add_68_14 }
ble_pack data_cntvec_i0_i13_LC_15_17_5 { add_68_15_lut, data_cntvec_i0_i13, add_68_15 }
ble_pack data_cntvec_i0_i14_LC_15_17_6 { add_68_16_lut, data_cntvec_i0_i14, add_68_16 }
ble_pack data_cntvec_i0_i15_LC_15_17_7 { add_68_17_lut, data_cntvec_i0_i15 }
clb_pack LT_15_17 { data_cntvec_i0_i8_LC_15_17_0, data_cntvec_i0_i9_LC_15_17_1, data_cntvec_i0_i10_LC_15_17_2, data_cntvec_i0_i11_LC_15_17_3, data_cntvec_i0_i12_LC_15_17_4, data_cntvec_i0_i13_LC_15_17_5, data_cntvec_i0_i14_LC_15_17_6, data_cntvec_i0_i15_LC_15_17_7 }
set_location LT_15_17 15 17
ble_pack i6389_3_lut_LC_15_18_0 { i6389_3_lut }
ble_pack i1_4_lut_adj_171_LC_15_18_1 { i1_4_lut_adj_171 }
ble_pack i6399_3_lut_LC_15_18_2 { i6399_3_lut }
ble_pack data_index_i6_LC_15_18_3 { comm_state_3__I_0_354_Mux_6_i15_4_lut_data_index_i6_REP_LUT4_0, data_index_i6 }
ble_pack i15090_3_lut_LC_15_18_4 { i15090_3_lut }
ble_pack equal_188_i9_2_lut_3_lut_LC_15_18_5 { equal_188_i9_2_lut_3_lut }
ble_pack comm_state_3__I_0_354_Mux_3_i15_4_lut_LC_15_18_6 { comm_state_3__I_0_354_Mux_3_i15_4_lut }
clb_pack LT_15_18 { i6389_3_lut_LC_15_18_0, i1_4_lut_adj_171_LC_15_18_1, i6399_3_lut_LC_15_18_2, data_index_i6_LC_15_18_3, i15090_3_lut_LC_15_18_4, equal_188_i9_2_lut_3_lut_LC_15_18_5, comm_state_3__I_0_354_Mux_3_i15_4_lut_LC_15_18_6 }
set_location LT_15_18 15 18
ble_pack comm_state_3__I_0_354_Mux_6_i15_4_lut_LC_15_19_2 { comm_state_3__I_0_354_Mux_6_i15_4_lut }
ble_pack i6369_3_lut_LC_15_19_3 { i6369_3_lut }
ble_pack comm_state_3__I_0_354_Mux_9_i15_4_lut_LC_15_19_4 { comm_state_3__I_0_354_Mux_9_i15_4_lut }
ble_pack comm_state_3__I_0_354_Mux_8_i15_4_lut_LC_15_19_5 { comm_state_3__I_0_354_Mux_8_i15_4_lut }
ble_pack comm_state_3__I_0_354_Mux_7_i15_4_lut_LC_15_19_7 { comm_state_3__I_0_354_Mux_7_i15_4_lut }
clb_pack LT_15_19 { comm_state_3__I_0_354_Mux_6_i15_4_lut_LC_15_19_2, i6369_3_lut_LC_15_19_3, comm_state_3__I_0_354_Mux_9_i15_4_lut_LC_15_19_4, comm_state_3__I_0_354_Mux_8_i15_4_lut_LC_15_19_5, comm_state_3__I_0_354_Mux_7_i15_4_lut_LC_15_19_7 }
set_location LT_15_19 15 19
ble_pack clk_16MHz_I_0_3_lut_LC_15_20_1 { clk_16MHz_I_0_3_lut }
clb_pack LT_15_20 { clk_16MHz_I_0_3_lut_LC_15_20_1 }
set_location LT_15_20 15 20
ble_pack comm_spi.data_tx_i1_12200_12201_reset_LC_16_3_0 { comm_spi.i12176_3_lut_comm_spi.data_tx_i1_12200_12201_reset_REP_LUT4_0, comm_spi.data_tx_i1_12200_12201_reset }
clb_pack LT_16_3 { comm_spi.data_tx_i1_12200_12201_reset_LC_16_3_0 }
set_location LT_16_3 16 3
ble_pack comm_spi.RESET_I_0_98_2_lut_LC_16_4_0 { comm_spi.RESET_I_0_98_2_lut }
ble_pack comm_spi.i19465_4_lut_3_lut_LC_16_4_1 { comm_spi.i19465_4_lut_3_lut }
ble_pack comm_spi.data_tx_i1_12200_12201_set_LC_16_4_2 { comm_spi.i12176_3_lut, comm_spi.data_tx_i1_12200_12201_set }
ble_pack comm_spi.RESET_I_0_106_2_lut_LC_16_4_3 { comm_spi.RESET_I_0_106_2_lut }
ble_pack comm_spi.i19430_4_lut_3_lut_LC_16_4_4 { comm_spi.i19430_4_lut_3_lut }
ble_pack comm_spi.RESET_I_0_105_2_lut_LC_16_4_5 { comm_spi.RESET_I_0_105_2_lut }
ble_pack comm_spi.RESET_I_0_97_2_lut_LC_16_4_6 { comm_spi.RESET_I_0_97_2_lut }
ble_pack comm_spi.i19440_4_lut_3_lut_LC_16_4_7 { comm_spi.i19440_4_lut_3_lut }
clb_pack LT_16_4 { comm_spi.RESET_I_0_98_2_lut_LC_16_4_0, comm_spi.i19465_4_lut_3_lut_LC_16_4_1, comm_spi.data_tx_i1_12200_12201_set_LC_16_4_2, comm_spi.RESET_I_0_106_2_lut_LC_16_4_3, comm_spi.i19430_4_lut_3_lut_LC_16_4_4, comm_spi.RESET_I_0_105_2_lut_LC_16_4_5, comm_spi.RESET_I_0_97_2_lut_LC_16_4_6, comm_spi.i19440_4_lut_3_lut_LC_16_4_7 }
set_location LT_16_4 16 4
ble_pack wdtick_cnt_3763_3764__i1_LC_16_5_0 { i1_2_lut_3_lut_adj_278, wdtick_cnt_3763_3764__i1 }
ble_pack wdtick_cnt_3763_3764__i3_LC_16_5_1 { i1_4_lut_3_lut, wdtick_cnt_3763_3764__i3 }
ble_pack wdtick_cnt_3763_3764__i2_LC_16_5_2 { i15_2_lut, wdtick_cnt_3763_3764__i2 }
clb_pack LT_16_5 { wdtick_cnt_3763_3764__i1_LC_16_5_0, wdtick_cnt_3763_3764__i3_LC_16_5_1, wdtick_cnt_3763_3764__i2_LC_16_5_2 }
set_location LT_16_5 16 5
ble_pack comm_spi.data_tx_i4_12212_12213_set_LC_16_6_0 { comm_spi.i12210_3_lut, comm_spi.data_tx_i4_12212_12213_set }
ble_pack i46_2_lut_LC_16_6_2 { i46_2_lut }
ble_pack i9325_1_lut_LC_16_6_4 { i9325_1_lut }
clb_pack LT_16_6 { comm_spi.data_tx_i4_12212_12213_set_LC_16_6_0, i46_2_lut_LC_16_6_2, i9325_1_lut_LC_16_6_4 }
set_location LT_16_6 16 6
ble_pack i1_4_lut_adj_244_LC_16_7_0 { i1_4_lut_adj_244 }
ble_pack i18382_2_lut_LC_16_7_1 { i18382_2_lut }
ble_pack i6834_2_lut_LC_16_7_2 { i6834_2_lut }
ble_pack i1_4_lut_adj_259_LC_16_7_3 { i1_4_lut_adj_259 }
ble_pack flagcntwd_303_LC_16_7_4 { i15170_2_lut_flagcntwd_303_REP_LUT4_0, flagcntwd_303 }
ble_pack i1_4_lut_adj_279_LC_16_7_5 { i1_4_lut_adj_279 }
ble_pack i12386_3_lut_LC_16_7_6 { i12386_3_lut }
ble_pack i1_2_lut_3_lut_adj_63_LC_16_7_7 { i1_2_lut_3_lut_adj_63 }
clb_pack LT_16_7 { i1_4_lut_adj_244_LC_16_7_0, i18382_2_lut_LC_16_7_1, i6834_2_lut_LC_16_7_2, i1_4_lut_adj_259_LC_16_7_3, flagcntwd_303_LC_16_7_4, i1_4_lut_adj_279_LC_16_7_5, i12386_3_lut_LC_16_7_6, i1_2_lut_3_lut_adj_63_LC_16_7_7 }
set_location LT_16_7 16 7
ble_pack mux_137_Mux_4_i1_3_lut_LC_16_8_0 { mux_137_Mux_4_i1_3_lut }
ble_pack mux_137_Mux_4_i2_3_lut_LC_16_8_1 { mux_137_Mux_4_i2_3_lut }
ble_pack i19294_2_lut_LC_16_8_2 { i19294_2_lut }
ble_pack comm_index_1__bdd_4_lut_LC_16_8_3 { comm_index_1__bdd_4_lut }
ble_pack comm_tx_buf_i4_LC_16_8_4 { n22369_bdd_4_lut, comm_tx_buf_i4 }
ble_pack mux_137_Mux_4_i4_3_lut_LC_16_8_5 { mux_137_Mux_4_i4_3_lut }
ble_pack comm_spi.RESET_I_0_103_2_lut_LC_16_8_6 { comm_spi.RESET_I_0_103_2_lut }
ble_pack comm_spi.RESET_I_0_95_2_lut_LC_16_8_7 { comm_spi.RESET_I_0_95_2_lut }
clb_pack LT_16_8 { mux_137_Mux_4_i1_3_lut_LC_16_8_0, mux_137_Mux_4_i2_3_lut_LC_16_8_1, i19294_2_lut_LC_16_8_2, comm_index_1__bdd_4_lut_LC_16_8_3, comm_tx_buf_i4_LC_16_8_4, mux_137_Mux_4_i4_3_lut_LC_16_8_5, comm_spi.RESET_I_0_103_2_lut_LC_16_8_6, comm_spi.RESET_I_0_95_2_lut_LC_16_8_7 }
set_location LT_16_8 16 8
ble_pack comm_index_0__bdd_4_lut_LC_16_9_0 { comm_index_0__bdd_4_lut }
ble_pack n22393_bdd_4_lut_LC_16_9_1 { n22393_bdd_4_lut }
ble_pack mux_137_Mux_2_i4_3_lut_LC_16_9_2 { mux_137_Mux_2_i4_3_lut }
ble_pack i18586_4_lut_LC_16_9_3 { i18586_4_lut }
ble_pack comm_tx_buf_i2_LC_16_9_4 { i18587_3_lut, comm_tx_buf_i2 }
ble_pack mux_137_Mux_1_i4_3_lut_LC_16_9_5 { mux_137_Mux_1_i4_3_lut }
ble_pack i18442_4_lut_LC_16_9_6 { i18442_4_lut }
ble_pack comm_tx_buf_i1_LC_16_9_7 { i18443_3_lut, comm_tx_buf_i1 }
clb_pack LT_16_9 { comm_index_0__bdd_4_lut_LC_16_9_0, n22393_bdd_4_lut_LC_16_9_1, mux_137_Mux_2_i4_3_lut_LC_16_9_2, i18586_4_lut_LC_16_9_3, comm_tx_buf_i2_LC_16_9_4, mux_137_Mux_1_i4_3_lut_LC_16_9_5, i18442_4_lut_LC_16_9_6, comm_tx_buf_i1_LC_16_9_7 }
set_location LT_16_9 16 9
ble_pack comm_buf_5__i0_LC_16_10_0 { i11152_3_lut, comm_buf_5__i0 }
ble_pack comm_buf_5__i7_LC_16_10_1 { i11510_3_lut, comm_buf_5__i7 }
ble_pack comm_buf_5__i6_LC_16_10_2 { i11514_3_lut, comm_buf_5__i6 }
ble_pack comm_buf_5__i5_LC_16_10_3 { i11518_3_lut, comm_buf_5__i5 }
ble_pack comm_buf_5__i4_LC_16_10_4 { i11522_3_lut, comm_buf_5__i4 }
ble_pack comm_buf_5__i3_LC_16_10_5 { i11526_3_lut, comm_buf_5__i3 }
ble_pack comm_buf_5__i2_LC_16_10_6 { i11530_3_lut, comm_buf_5__i2 }
ble_pack comm_buf_5__i1_LC_16_10_7 { i11534_3_lut, comm_buf_5__i1 }
clb_pack LT_16_10 { comm_buf_5__i0_LC_16_10_0, comm_buf_5__i7_LC_16_10_1, comm_buf_5__i6_LC_16_10_2, comm_buf_5__i5_LC_16_10_3, comm_buf_5__i4_LC_16_10_4, comm_buf_5__i3_LC_16_10_5, comm_buf_5__i2_LC_16_10_6, comm_buf_5__i1_LC_16_10_7 }
set_location LT_16_10 16 10
ble_pack comm_cmd_0__bdd_4_lut_19664_LC_16_11_0 { comm_cmd_0__bdd_4_lut_19664 }
ble_pack n22237_bdd_4_lut_LC_16_11_1 { n22237_bdd_4_lut }
ble_pack i18452_4_lut_LC_16_11_3 { i18452_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_LC_16_11_4 { comm_cmd_2__bdd_4_lut }
ble_pack n22447_bdd_4_lut_LC_16_11_5 { n22447_bdd_4_lut }
ble_pack comm_buf_0__i1_LC_16_11_6 { i11676_3_lut, comm_buf_0__i1 }
ble_pack i36_4_lut_4_lut_LC_16_11_7 { i36_4_lut_4_lut }
clb_pack LT_16_11 { comm_cmd_0__bdd_4_lut_19664_LC_16_11_0, n22237_bdd_4_lut_LC_16_11_1, i18452_4_lut_LC_16_11_3, comm_cmd_2__bdd_4_lut_LC_16_11_4, n22447_bdd_4_lut_LC_16_11_5, comm_buf_0__i1_LC_16_11_6, i36_4_lut_4_lut_LC_16_11_7 }
set_location LT_16_11 16 11
ble_pack comm_cmd_1__bdd_4_lut_19649_LC_16_12_0 { comm_cmd_1__bdd_4_lut_19649 }
ble_pack n22273_bdd_4_lut_LC_16_12_1 { n22273_bdd_4_lut }
ble_pack n22285_bdd_4_lut_LC_16_12_2 { n22285_bdd_4_lut }
ble_pack i1552555_i1_3_lut_LC_16_12_3 { i1552555_i1_3_lut }
ble_pack comm_buf_0__i6_LC_16_12_4 { i11656_3_lut, comm_buf_0__i6 }
ble_pack mux_128_Mux_6_i19_3_lut_LC_16_12_5 { mux_128_Mux_6_i19_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19659_LC_16_12_6 { comm_cmd_1__bdd_4_lut_19659 }
clb_pack LT_16_12 { comm_cmd_1__bdd_4_lut_19649_LC_16_12_0, n22273_bdd_4_lut_LC_16_12_1, n22285_bdd_4_lut_LC_16_12_2, i1552555_i1_3_lut_LC_16_12_3, comm_buf_0__i6_LC_16_12_4, mux_128_Mux_6_i19_3_lut_LC_16_12_5, comm_cmd_1__bdd_4_lut_19659_LC_16_12_6 }
set_location LT_16_12 16 12
ble_pack comm_cmd_0__bdd_4_lut_19679_LC_16_13_0 { comm_cmd_0__bdd_4_lut_19679 }
ble_pack n22303_bdd_4_lut_LC_16_13_1 { n22303_bdd_4_lut }
ble_pack n22243_bdd_4_lut_LC_16_13_2 { n22243_bdd_4_lut }
ble_pack comm_cmd_1__bdd_4_lut_19634_LC_16_13_4 { comm_cmd_1__bdd_4_lut_19634 }
ble_pack i18482_3_lut_LC_16_13_5 { i18482_3_lut }
ble_pack i1551349_i1_3_lut_LC_16_13_6 { i1551349_i1_3_lut }
ble_pack comm_buf_0__i4_LC_16_13_7 { i11664_3_lut, comm_buf_0__i4 }
clb_pack LT_16_13 { comm_cmd_0__bdd_4_lut_19679_LC_16_13_0, n22303_bdd_4_lut_LC_16_13_1, n22243_bdd_4_lut_LC_16_13_2, comm_cmd_1__bdd_4_lut_19634_LC_16_13_4, i18482_3_lut_LC_16_13_5, i1551349_i1_3_lut_LC_16_13_6, comm_buf_0__i4_LC_16_13_7 }
set_location LT_16_13 16 13
ble_pack comm_cmd_1__bdd_4_lut_19719_LC_16_14_1 { comm_cmd_1__bdd_4_lut_19719 }
ble_pack n22357_bdd_4_lut_LC_16_14_2 { n22357_bdd_4_lut }
ble_pack i18527_3_lut_LC_16_14_3 { i18527_3_lut }
ble_pack comm_buf_0__i2_LC_16_14_4 { i11672_3_lut, comm_buf_0__i2 }
ble_pack n22327_bdd_4_lut_LC_16_14_6 { n22327_bdd_4_lut }
clb_pack LT_16_14 { comm_cmd_1__bdd_4_lut_19719_LC_16_14_1, n22357_bdd_4_lut_LC_16_14_2, i18527_3_lut_LC_16_14_3, comm_buf_0__i2_LC_16_14_4, n22327_bdd_4_lut_LC_16_14_6 }
set_location LT_16_14 16 14
ble_pack mux_129_Mux_6_i16_3_lut_LC_16_15_0 { mux_129_Mux_6_i16_3_lut }
ble_pack mux_128_Mux_3_i26_3_lut_LC_16_15_1 { mux_128_Mux_3_i26_3_lut }
ble_pack i18475_4_lut_LC_16_15_2 { i18475_4_lut }
ble_pack i18478_3_lut_LC_16_15_3 { i18478_3_lut }
ble_pack i18567_3_lut_LC_16_15_4 { i18567_3_lut }
ble_pack buf_dds1_i6_LC_16_15_5 { i13347_4_lut, buf_dds1_i6 }
ble_pack buf_dds0_i6_LC_16_15_6 { i12705_3_lut_4_lut, buf_dds0_i6 }
ble_pack i18463_3_lut_LC_16_15_7 { i18463_3_lut }
clb_pack LT_16_15 { mux_129_Mux_6_i16_3_lut_LC_16_15_0, mux_128_Mux_3_i26_3_lut_LC_16_15_1, i18475_4_lut_LC_16_15_2, i18478_3_lut_LC_16_15_3, i18567_3_lut_LC_16_15_4, buf_dds1_i6_LC_16_15_5, buf_dds0_i6_LC_16_15_6, i18463_3_lut_LC_16_15_7 }
set_location LT_16_15 16 15
ble_pack buf_dds1_i11_LC_16_16_0 { i13332_4_lut, buf_dds1_i11 }
ble_pack data_index_i5_LC_16_16_1 { i15092_4_lut_data_index_i5_REP_LUT4_0, data_index_i5 }
ble_pack i18540_3_lut_LC_16_16_2 { i18540_3_lut }
ble_pack i18450_3_lut_LC_16_16_3 { i18450_3_lut }
ble_pack data_index_i3_LC_16_16_4 { comm_state_3__I_0_354_Mux_3_i15_4_lut_data_index_i3_REP_LUT4_0, data_index_i3 }
ble_pack i18555_3_lut_LC_16_16_6 { i18555_3_lut }
ble_pack i18474_4_lut_LC_16_16_7 { i18474_4_lut }
clb_pack LT_16_16 { buf_dds1_i11_LC_16_16_0, data_index_i5_LC_16_16_1, i18540_3_lut_LC_16_16_2, i18450_3_lut_LC_16_16_3, data_index_i3_LC_16_16_4, i18555_3_lut_LC_16_16_6, i18474_4_lut_LC_16_16_7 }
set_location LT_16_16 16 16
ble_pack acadc_skipCount_i2_LC_16_17_0 { i12730_3_lut_4_lut, acadc_skipCount_i2 }
ble_pack i6439_3_lut_LC_16_17_1 { i6439_3_lut }
ble_pack data_index_i2_LC_16_17_2 { comm_state_3__I_0_354_Mux_2_i15_4_lut_data_index_i2_REP_LUT4_0, data_index_i2 }
ble_pack buf_dds0_i10_LC_16_17_3 { i12709_3_lut_4_lut, buf_dds0_i10 }
ble_pack i1_4_lut_adj_304_LC_16_17_4 { i1_4_lut_adj_304 }
ble_pack i6973_2_lut_LC_16_17_5 { i6973_2_lut }
ble_pack buf_dds0_i13_LC_16_17_6 { i12712_3_lut_4_lut, buf_dds0_i13 }
ble_pack i6_4_lut_adj_165_LC_16_17_7 { i6_4_lut_adj_165 }
clb_pack LT_16_17 { acadc_skipCount_i2_LC_16_17_0, i6439_3_lut_LC_16_17_1, data_index_i2_LC_16_17_2, buf_dds0_i10_LC_16_17_3, i1_4_lut_adj_304_LC_16_17_4, i6973_2_lut_LC_16_17_5, buf_dds0_i13_LC_16_17_6, i6_4_lut_adj_165_LC_16_17_7 }
set_location LT_16_17 16 17
ble_pack i1_4_lut_adj_248_LC_16_18_0 { i1_4_lut_adj_248 }
ble_pack buf_device_acadc_i5_LC_16_18_1 { i12718_3_lut_4_lut, buf_device_acadc_i5 }
ble_pack acadc_skipCount_i0_LC_16_18_3 { i12678_3_lut_4_lut, acadc_skipCount_i0 }
ble_pack acadc_skipCount_i6_LC_16_18_5 { i12734_3_lut_4_lut, acadc_skipCount_i6 }
ble_pack SIG_DDS.i19329_4_lut_LC_16_18_7 { SIG_DDS.i19329_4_lut }
clb_pack LT_16_18 { i1_4_lut_adj_248_LC_16_18_0, buf_device_acadc_i5_LC_16_18_1, acadc_skipCount_i0_LC_16_18_3, acadc_skipCount_i6_LC_16_18_5, SIG_DDS.i19329_4_lut_LC_16_18_7 }
set_location LT_16_18 16 18
ble_pack i6379_3_lut_LC_16_19_0 { i6379_3_lut }
ble_pack data_index_i7_LC_16_19_2 { comm_state_3__I_0_354_Mux_7_i15_4_lut_data_index_i7_REP_LUT4_0, data_index_i7 }
ble_pack mux_128_Mux_3_i23_3_lut_LC_16_19_4 { mux_128_Mux_3_i23_3_lut }
ble_pack buf_control_i0_LC_16_19_5 { i12674_3_lut_4_lut, buf_control_i0 }
clb_pack LT_16_19 { i6379_3_lut_LC_16_19_0, data_index_i7_LC_16_19_2, mux_128_Mux_3_i23_3_lut_LC_16_19_4, buf_control_i0_LC_16_19_5 }
set_location LT_16_19 16 19
ble_pack i19085_2_lut_LC_17_2_2 { i19085_2_lut }
clb_pack LT_17_2 { i19085_2_lut_LC_17_2_2 }
set_location LT_17_2 17 2
ble_pack i19092_2_lut_LC_17_3_0 { i19092_2_lut }
clb_pack LT_17_3 { i19092_2_lut_LC_17_3_0 }
set_location LT_17_3 17 3
ble_pack comm_spi.data_tx_i0_12174_12175_set_LC_17_4_0 { comm_spi.data_tx_i0_12174_12175_set_THRU_LUT4_0, comm_spi.data_tx_i0_12174_12175_set }
clb_pack LT_17_4 { comm_spi.data_tx_i0_12174_12175_set_LC_17_4_0 }
set_location LT_17_4 17 4
ble_pack comm_spi.data_tx_i5_12216_12217_reset_LC_17_5_0 { comm_spi.i12214_3_lut_comm_spi.data_tx_i5_12216_12217_reset_REP_LUT4_0, comm_spi.data_tx_i5_12216_12217_reset }
clb_pack LT_17_5 { comm_spi.data_tx_i5_12216_12217_reset_LC_17_5_0 }
set_location LT_17_5 17 5
ble_pack comm_spi.data_tx_i6_12220_12221_reset_LC_17_6_0 { comm_spi.i12218_3_lut_comm_spi.data_tx_i6_12220_12221_reset_REP_LUT4_0, comm_spi.data_tx_i6_12220_12221_reset }
clb_pack LT_17_6 { comm_spi.data_tx_i6_12220_12221_reset_LC_17_6_0 }
set_location LT_17_6 17 6
ble_pack comm_spi.RESET_I_0_101_2_lut_LC_17_7_3 { comm_spi.RESET_I_0_101_2_lut }
ble_pack comm_spi.RESET_I_0_102_2_lut_LC_17_7_5 { comm_spi.RESET_I_0_102_2_lut }
ble_pack mux_137_Mux_6_i4_3_lut_LC_17_7_6 { mux_137_Mux_6_i4_3_lut }
ble_pack comm_spi.i19455_4_lut_3_lut_LC_17_7_7 { comm_spi.i19455_4_lut_3_lut }
clb_pack LT_17_7 { comm_spi.RESET_I_0_101_2_lut_LC_17_7_3, comm_spi.RESET_I_0_102_2_lut_LC_17_7_5, mux_137_Mux_6_i4_3_lut_LC_17_7_6, comm_spi.i19455_4_lut_3_lut_LC_17_7_7 }
set_location LT_17_7 17 7
ble_pack comm_index_1__bdd_4_lut_19580_LC_17_8_0 { comm_index_1__bdd_4_lut_19580 }
ble_pack comm_tx_buf_i0_LC_17_8_1 { n22183_bdd_4_lut, comm_tx_buf_i0 }
ble_pack mux_137_Mux_0_i4_3_lut_LC_17_8_2 { mux_137_Mux_0_i4_3_lut }
ble_pack i18964_2_lut_LC_17_8_3 { i18964_2_lut }
ble_pack mux_137_Mux_0_i1_3_lut_LC_17_8_4 { mux_137_Mux_0_i1_3_lut }
ble_pack mux_137_Mux_0_i2_3_lut_LC_17_8_5 { mux_137_Mux_0_i2_3_lut }
ble_pack comm_spi.RESET_I_0_99_2_lut_LC_17_8_7 { comm_spi.RESET_I_0_99_2_lut }
clb_pack LT_17_8 { comm_index_1__bdd_4_lut_19580_LC_17_8_0, comm_tx_buf_i0_LC_17_8_1, mux_137_Mux_0_i4_3_lut_LC_17_8_2, i18964_2_lut_LC_17_8_3, mux_137_Mux_0_i1_3_lut_LC_17_8_4, mux_137_Mux_0_i2_3_lut_LC_17_8_5, comm_spi.RESET_I_0_99_2_lut_LC_17_8_7 }
set_location LT_17_8 17 8
ble_pack i15080_3_lut_LC_17_9_0 { i15080_3_lut }
ble_pack comm_tx_buf_i5_LC_17_9_1 { n22189_bdd_4_lut, comm_tx_buf_i5 }
ble_pack i19282_2_lut_LC_17_9_2 { i19282_2_lut }
ble_pack i15081_3_lut_LC_17_9_3 { i15081_3_lut }
ble_pack i15083_3_lut_LC_17_9_4 { i15083_3_lut }
ble_pack comm_index_1__bdd_4_lut_19699_LC_17_9_5 { comm_index_1__bdd_4_lut_19699 }
ble_pack comm_spi.RESET_I_0_94_2_lut_LC_17_9_7 { comm_spi.RESET_I_0_94_2_lut }
clb_pack LT_17_9 { i15080_3_lut_LC_17_9_0, comm_tx_buf_i5_LC_17_9_1, i19282_2_lut_LC_17_9_2, i15081_3_lut_LC_17_9_3, i15083_3_lut_LC_17_9_4, comm_index_1__bdd_4_lut_19699_LC_17_9_5, comm_spi.RESET_I_0_94_2_lut_LC_17_9_7 }
set_location LT_17_9 17 9
ble_pack comm_buf_4__i0_LC_17_10_0 { i11148_3_lut, comm_buf_4__i0 }
ble_pack comm_buf_4__i7_LC_17_10_1 { i11538_3_lut, comm_buf_4__i7 }
ble_pack comm_buf_4__i6_LC_17_10_2 { i11542_3_lut, comm_buf_4__i6 }
ble_pack comm_buf_4__i5_LC_17_10_3 { i11546_3_lut, comm_buf_4__i5 }
ble_pack comm_buf_4__i4_LC_17_10_4 { i11550_3_lut, comm_buf_4__i4 }
ble_pack comm_buf_4__i3_LC_17_10_5 { i11554_3_lut, comm_buf_4__i3 }
ble_pack comm_buf_4__i2_LC_17_10_6 { i11558_3_lut, comm_buf_4__i2 }
ble_pack comm_buf_4__i1_LC_17_10_7 { i11562_3_lut, comm_buf_4__i1 }
clb_pack LT_17_10 { comm_buf_4__i0_LC_17_10_0, comm_buf_4__i7_LC_17_10_1, comm_buf_4__i6_LC_17_10_2, comm_buf_4__i5_LC_17_10_3, comm_buf_4__i4_LC_17_10_4, comm_buf_4__i3_LC_17_10_5, comm_buf_4__i2_LC_17_10_6, comm_buf_4__i1_LC_17_10_7 }
set_location LT_17_10 17 10
ble_pack SIG_DDS.bit_cnt_i3_LC_17_11_0 { SIG_DDS.i3844_3_lut_4_lut, SIG_DDS.bit_cnt_i3 }
ble_pack SIG_DDS.bit_cnt_i1_LC_17_11_1 { SIG_DDS.i3830_2_lut, SIG_DDS.bit_cnt_i1 }
ble_pack SIG_DDS.bit_cnt_i2_LC_17_11_2 { SIG_DDS.i3837_2_lut_3_lut, SIG_DDS.bit_cnt_i2 }
ble_pack i1_3_lut_adj_277_LC_17_11_3 { i1_3_lut_adj_277 }
ble_pack i12372_2_lut_LC_17_11_4 { i12372_2_lut }
ble_pack i12337_2_lut_LC_17_11_5 { i12337_2_lut }
ble_pack i12365_2_lut_LC_17_11_6 { i12365_2_lut }
clb_pack LT_17_11 { SIG_DDS.bit_cnt_i3_LC_17_11_0, SIG_DDS.bit_cnt_i1_LC_17_11_1, SIG_DDS.bit_cnt_i2_LC_17_11_2, i1_3_lut_adj_277_LC_17_11_3, i12372_2_lut_LC_17_11_4, i12337_2_lut_LC_17_11_5, i12365_2_lut_LC_17_11_6 }
set_location LT_17_11 17 11
ble_pack comm_buf_0__i7_LC_17_12_0 { i11648_3_lut, comm_buf_0__i7 }
ble_pack comm_buf_0__i5_LC_17_12_1 { i11660_3_lut, comm_buf_0__i5 }
clb_pack LT_17_12 { comm_buf_0__i7_LC_17_12_0, comm_buf_0__i5_LC_17_12_1 }
set_location LT_17_12 17 12
ble_pack n22213_bdd_4_lut_LC_17_13_0 { n22213_bdd_4_lut }
ble_pack comm_cmd_1__bdd_4_lut_19611_LC_17_13_1 { comm_cmd_1__bdd_4_lut_19611 }
ble_pack mux_129_Mux_0_i26_3_lut_LC_17_13_2 { mux_129_Mux_0_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19593_LC_17_13_3 { comm_cmd_1__bdd_4_lut_19593 }
ble_pack n22201_bdd_4_lut_LC_17_13_4 { n22201_bdd_4_lut }
ble_pack i1556173_i1_3_lut_LC_17_13_5 { i1556173_i1_3_lut }
ble_pack comm_buf_1__i0_LC_17_13_6 { i11136_3_lut, comm_buf_1__i0 }
clb_pack LT_17_13 { n22213_bdd_4_lut_LC_17_13_0, comm_cmd_1__bdd_4_lut_19611_LC_17_13_1, mux_129_Mux_0_i26_3_lut_LC_17_13_2, comm_cmd_1__bdd_4_lut_19593_LC_17_13_3, n22201_bdd_4_lut_LC_17_13_4, i1556173_i1_3_lut_LC_17_13_5, comm_buf_1__i0_LC_17_13_6 }
set_location LT_17_13 17 13
ble_pack comm_cmd_0__bdd_4_lut_19669_LC_17_14_1 { comm_cmd_0__bdd_4_lut_19669 }
ble_pack n22297_bdd_4_lut_LC_17_14_2 { n22297_bdd_4_lut }
ble_pack n22309_bdd_4_lut_LC_17_14_5 { n22309_bdd_4_lut }
ble_pack comm_buf_0__i3_LC_17_14_6 { i11668_3_lut, comm_buf_0__i3 }
clb_pack LT_17_14 { comm_cmd_0__bdd_4_lut_19669_LC_17_14_1, n22297_bdd_4_lut_LC_17_14_2, n22309_bdd_4_lut_LC_17_14_5, comm_buf_0__i3_LC_17_14_6 }
set_location LT_17_14 17 14
ble_pack comm_cmd_0__bdd_4_lut_19616_LC_17_15_0 { comm_cmd_0__bdd_4_lut_19616 }
ble_pack i18461_3_lut_LC_17_15_5 { i18461_3_lut }
ble_pack comm_buf_0__i0_LC_17_15_6 { i11132_3_lut, comm_buf_0__i0 }
ble_pack i19115_4_lut_4_lut_LC_17_15_7 { i19115_4_lut_4_lut }
clb_pack LT_17_15 { comm_cmd_0__bdd_4_lut_19616_LC_17_15_0, i18461_3_lut_LC_17_15_5, comm_buf_0__i0_LC_17_15_6, i19115_4_lut_4_lut_LC_17_15_7 }
set_location LT_17_15 17 15
ble_pack n22219_bdd_4_lut_LC_17_16_0 { n22219_bdd_4_lut }
ble_pack i15338_2_lut_3_lut_LC_17_16_1 { i15338_2_lut_3_lut }
ble_pack equal_187_i9_2_lut_3_lut_LC_17_16_2 { equal_187_i9_2_lut_3_lut }
ble_pack i18557_4_lut_LC_17_16_3 { i18557_4_lut }
ble_pack i18460_3_lut_LC_17_16_4 { i18460_3_lut }
ble_pack comm_cmd_2__bdd_4_lut_19684_LC_17_16_7 { comm_cmd_2__bdd_4_lut_19684 }
clb_pack LT_17_16 { n22219_bdd_4_lut_LC_17_16_0, i15338_2_lut_3_lut_LC_17_16_1, equal_187_i9_2_lut_3_lut_LC_17_16_2, i18557_4_lut_LC_17_16_3, i18460_3_lut_LC_17_16_4, comm_cmd_2__bdd_4_lut_19684_LC_17_16_7 }
set_location LT_17_16 17 16
ble_pack buf_dds0_i3_LC_17_17_0 { i12702_3_lut_4_lut, buf_dds0_i3 }
ble_pack acadc_skipCount_i7_LC_17_17_1 { i12735_3_lut_4_lut, acadc_skipCount_i7 }
ble_pack buf_device_acadc_i4_LC_17_17_2 { i12717_3_lut_4_lut, buf_device_acadc_i4 }
ble_pack trig_dds1_305_LC_17_17_3 { i19_4_lut_adj_301, trig_dds1_305 }
ble_pack comm_state_3__I_0_354_Mux_2_i15_4_lut_LC_17_17_4 { comm_state_3__I_0_354_Mux_2_i15_4_lut }
clb_pack LT_17_17 { buf_dds0_i3_LC_17_17_0, acadc_skipCount_i7_LC_17_17_1, buf_device_acadc_i4_LC_17_17_2, trig_dds1_305_LC_17_17_3, comm_state_3__I_0_354_Mux_2_i15_4_lut_LC_17_17_4 }
set_location LT_17_17 17 17
ble_pack buf_dds1_i3_LC_17_18_1 { i13354_4_lut_4_lut, buf_dds1_i3 }
ble_pack buf_device_acadc_i3_LC_17_18_5 { i12716_3_lut_4_lut, buf_device_acadc_i3 }
clb_pack LT_17_18 { buf_dds1_i3_LC_17_18_1, buf_device_acadc_i3_LC_17_18_5 }
set_location LT_17_18 17 18
ble_pack i15107_2_lut_2_lut_LC_17_20_6 { i15107_2_lut_2_lut }
clb_pack LT_17_20 { i15107_2_lut_2_lut_LC_17_20_6 }
set_location LT_17_20 17 20
ble_pack CONSTANT_ONE_LUT4_LC_18_3_5 { CONSTANT_ONE_LUT4 }
clb_pack LT_18_3 { CONSTANT_ONE_LUT4_LC_18_3_5 }
set_location LT_18_3 18 3
ble_pack comm_spi.imosi_44_12182_12183_reset_LC_18_4_0 { comm_spi.imosi_44_12182_12183_reset_THRU_LUT4_0, comm_spi.imosi_44_12182_12183_reset }
clb_pack LT_18_4 { comm_spi.imosi_44_12182_12183_reset_LC_18_4_0 }
set_location LT_18_4 18 4
ble_pack comm_spi.data_tx_i5_12216_12217_set_LC_18_5_0 { comm_spi.i12214_3_lut, comm_spi.data_tx_i5_12216_12217_set }
clb_pack LT_18_5 { comm_spi.data_tx_i5_12216_12217_set_LC_18_5_0 }
set_location LT_18_5 18 5
ble_pack comm_spi.data_tx_i6_12220_12221_set_LC_18_6_0 { comm_spi.i12218_3_lut, comm_spi.data_tx_i6_12220_12221_set }
clb_pack LT_18_6 { comm_spi.data_tx_i6_12220_12221_set_LC_18_6_0 }
set_location LT_18_6 18 6
ble_pack ADC_VDC.genclk.i19300_4_lut_LC_18_7_0 { ADC_VDC.genclk.i19300_4_lut }
ble_pack ADC_VDC.genclk.i19039_4_lut_LC_18_7_1 { ADC_VDC.genclk.i19039_4_lut }
ble_pack ADC_VDC.genclk.i10_4_lut_LC_18_7_2 { ADC_VDC.genclk.i10_4_lut }
ble_pack ADC_VDC.genclk.i11_4_lut_LC_18_7_3 { ADC_VDC.genclk.i11_4_lut }
ble_pack ADC_VDC.genclk.i12_4_lut_adj_8_LC_18_7_4 { ADC_VDC.genclk.i12_4_lut_adj_8 }
ble_pack comm_spi.RESET_I_0_93_2_lut_LC_18_7_6 { comm_spi.RESET_I_0_93_2_lut }
clb_pack LT_18_7 { ADC_VDC.genclk.i19300_4_lut_LC_18_7_0, ADC_VDC.genclk.i19039_4_lut_LC_18_7_1, ADC_VDC.genclk.i10_4_lut_LC_18_7_2, ADC_VDC.genclk.i11_4_lut_LC_18_7_3, ADC_VDC.genclk.i12_4_lut_adj_8_LC_18_7_4, comm_spi.RESET_I_0_93_2_lut_LC_18_7_6 }
set_location LT_18_7 18 7
ble_pack mux_137_Mux_6_i1_3_lut_LC_18_8_0 { mux_137_Mux_6_i1_3_lut }
ble_pack comm_tx_buf_i6_LC_18_8_1 { n22339_bdd_4_lut, comm_tx_buf_i6 }
ble_pack mux_137_Mux_6_i2_3_lut_LC_18_8_2 { mux_137_Mux_6_i2_3_lut }
ble_pack i19276_2_lut_LC_18_8_4 { i19276_2_lut }
ble_pack comm_index_1__bdd_4_lut_19724_LC_18_8_5 { comm_index_1__bdd_4_lut_19724 }
clb_pack LT_18_8 { mux_137_Mux_6_i1_3_lut_LC_18_8_0, comm_tx_buf_i6_LC_18_8_1, mux_137_Mux_6_i2_3_lut_LC_18_8_2, i19276_2_lut_LC_18_8_4, comm_index_1__bdd_4_lut_19724_LC_18_8_5 }
set_location LT_18_8 18 8
ble_pack comm_buf_3__i0_LC_18_9_0 { i11144_3_lut, comm_buf_3__i0 }
ble_pack comm_buf_3__i4_LC_18_9_1 { i11208_3_lut, comm_buf_3__i4 }
ble_pack comm_buf_3__i7_LC_18_9_2 { i11566_3_lut, comm_buf_3__i7 }
ble_pack comm_buf_3__i6_LC_18_9_3 { i11570_3_lut, comm_buf_3__i6 }
ble_pack comm_buf_3__i5_LC_18_9_4 { i11574_3_lut, comm_buf_3__i5 }
ble_pack comm_buf_3__i3_LC_18_9_5 { i11578_3_lut, comm_buf_3__i3 }
ble_pack comm_buf_3__i2_LC_18_9_6 { i11582_3_lut, comm_buf_3__i2 }
ble_pack comm_buf_3__i1_LC_18_9_7 { i11586_3_lut, comm_buf_3__i1 }
clb_pack LT_18_9 { comm_buf_3__i0_LC_18_9_0, comm_buf_3__i4_LC_18_9_1, comm_buf_3__i7_LC_18_9_2, comm_buf_3__i6_LC_18_9_3, comm_buf_3__i5_LC_18_9_4, comm_buf_3__i3_LC_18_9_5, comm_buf_3__i2_LC_18_9_6, comm_buf_3__i1_LC_18_9_7 }
set_location LT_18_9 18 9
ble_pack i2_3_lut_adj_78_LC_18_10_0 { i2_3_lut_adj_78 }
ble_pack i19274_2_lut_LC_18_10_1 { i19274_2_lut }
ble_pack i19_4_lut_LC_18_10_2 { i19_4_lut }
ble_pack i1_3_lut_adj_272_LC_18_10_3 { i1_3_lut_adj_272 }
ble_pack i12358_2_lut_LC_18_10_4 { i12358_2_lut }
ble_pack i1_2_lut_3_lut_4_lut_adj_50_LC_18_10_5 { i1_2_lut_3_lut_4_lut_adj_50 }
ble_pack i1_4_lut_adj_265_LC_18_10_6 { i1_4_lut_adj_265 }
ble_pack i1_4_lut_adj_266_LC_18_10_7 { i1_4_lut_adj_266 }
clb_pack LT_18_10 { i2_3_lut_adj_78_LC_18_10_0, i19274_2_lut_LC_18_10_1, i19_4_lut_LC_18_10_2, i1_3_lut_adj_272_LC_18_10_3, i12358_2_lut_LC_18_10_4, i1_2_lut_3_lut_4_lut_adj_50_LC_18_10_5, i1_4_lut_adj_265_LC_18_10_6, i1_4_lut_adj_266_LC_18_10_7 }
set_location LT_18_10 18 10
ble_pack i1_2_lut_3_lut_adj_47_LC_18_11_0 { i1_2_lut_3_lut_adj_47 }
ble_pack i19_4_lut_adj_276_LC_18_11_1 { i19_4_lut_adj_276 }
ble_pack i1_3_lut_adj_269_LC_18_11_2 { i1_3_lut_adj_269 }
ble_pack i12344_2_lut_LC_18_11_3 { i12344_2_lut }
ble_pack i1_2_lut_3_lut_adj_48_LC_18_11_4 { i1_2_lut_3_lut_adj_48 }
ble_pack comm_cmd_i7_LC_18_11_5 { i12_4_lut_adj_107, comm_cmd_i7 }
ble_pack i19_4_lut_adj_273_LC_18_11_6 { i19_4_lut_adj_273 }
ble_pack i1_3_lut_adj_274_LC_18_11_7 { i1_3_lut_adj_274 }
clb_pack LT_18_11 { i1_2_lut_3_lut_adj_47_LC_18_11_0, i19_4_lut_adj_276_LC_18_11_1, i1_3_lut_adj_269_LC_18_11_2, i12344_2_lut_LC_18_11_3, i1_2_lut_3_lut_adj_48_LC_18_11_4, comm_cmd_i7_LC_18_11_5, i19_4_lut_adj_273_LC_18_11_6, i1_3_lut_adj_274_LC_18_11_7 }
set_location LT_18_11 18 11
ble_pack comm_cmd_2__bdd_4_lut_19639_LC_18_12_0 { comm_cmd_2__bdd_4_lut_19639 }
ble_pack n22225_bdd_4_lut_LC_18_12_1 { n22225_bdd_4_lut }
ble_pack mux_129_Mux_6_i26_3_lut_LC_18_12_2 { mux_129_Mux_6_i26_3_lut }
ble_pack i18568_4_lut_LC_18_12_3 { i18568_4_lut }
ble_pack comm_buf_1__i6_LC_18_12_4 { i11624_3_lut, comm_buf_1__i6 }
ble_pack mux_129_Mux_6_i19_3_lut_LC_18_12_5 { mux_129_Mux_6_i19_3_lut }
ble_pack i18436_3_lut_LC_18_12_6 { i18436_3_lut }
clb_pack LT_18_12 { comm_cmd_2__bdd_4_lut_19639_LC_18_12_0, n22225_bdd_4_lut_LC_18_12_1, mux_129_Mux_6_i26_3_lut_LC_18_12_2, i18568_4_lut_LC_18_12_3, comm_buf_1__i6_LC_18_12_4, mux_129_Mux_6_i19_3_lut_LC_18_12_5, i18436_3_lut_LC_18_12_6 }
set_location LT_18_12 18 12
ble_pack n22231_bdd_4_lut_LC_18_13_0 { n22231_bdd_4_lut }
ble_pack mux_129_Mux_4_i26_3_lut_LC_18_13_2 { mux_129_Mux_4_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19714_LC_18_13_3 { comm_cmd_1__bdd_4_lut_19714 }
ble_pack n22351_bdd_4_lut_LC_18_13_4 { n22351_bdd_4_lut }
ble_pack i1555570_i1_3_lut_LC_18_13_5 { i1555570_i1_3_lut }
ble_pack comm_buf_1__i4_LC_18_13_6 { i11632_3_lut, comm_buf_1__i4 }
clb_pack LT_18_13 { n22231_bdd_4_lut_LC_18_13_0, mux_129_Mux_4_i26_3_lut_LC_18_13_2, comm_cmd_1__bdd_4_lut_19714_LC_18_13_3, n22351_bdd_4_lut_LC_18_13_4, i1555570_i1_3_lut_LC_18_13_5, comm_buf_1__i4_LC_18_13_6 }
set_location LT_18_13 18 13
ble_pack comm_cmd_1__bdd_4_lut_19598_LC_18_14_1 { comm_cmd_1__bdd_4_lut_19598 }
ble_pack n22207_bdd_4_lut_LC_18_14_2 { n22207_bdd_4_lut }
ble_pack comm_cmd_1__bdd_4_lut_LC_18_14_3 { comm_cmd_1__bdd_4_lut }
ble_pack n22429_bdd_4_lut_LC_18_14_4 { n22429_bdd_4_lut }
ble_pack i1554364_i1_3_lut_LC_18_14_5 { i1554364_i1_3_lut }
ble_pack comm_buf_1__i2_LC_18_14_6 { i11640_3_lut, comm_buf_1__i2 }
clb_pack LT_18_14 { comm_cmd_1__bdd_4_lut_19598_LC_18_14_1, n22207_bdd_4_lut_LC_18_14_2, comm_cmd_1__bdd_4_lut_LC_18_14_3, n22429_bdd_4_lut_LC_18_14_4, i1554364_i1_3_lut_LC_18_14_5, comm_buf_1__i2_LC_18_14_6 }
set_location LT_18_14 18 14
ble_pack mux_129_Mux_2_i26_3_lut_LC_18_15_0 { mux_129_Mux_2_i26_3_lut }
ble_pack i15326_2_lut_3_lut_LC_18_15_1 { i15326_2_lut_3_lut }
ble_pack comm_cmd_6__I_0_368_i8_2_lut_LC_18_15_3 { comm_cmd_6__I_0_368_i8_2_lut }
ble_pack i18435_3_lut_LC_18_15_4 { i18435_3_lut }
ble_pack i18444_3_lut_LC_18_15_5 { i18444_3_lut }
ble_pack mux_129_Mux_3_i16_3_lut_LC_18_15_7 { mux_129_Mux_3_i16_3_lut }
clb_pack LT_18_15 { mux_129_Mux_2_i26_3_lut_LC_18_15_0, i15326_2_lut_3_lut_LC_18_15_1, comm_cmd_6__I_0_368_i8_2_lut_LC_18_15_3, i18435_3_lut_LC_18_15_4, i18444_3_lut_LC_18_15_5, mux_129_Mux_3_i16_3_lut_LC_18_15_7 }
set_location LT_18_15 18 15
ble_pack mux_129_Mux_2_i16_3_lut_LC_18_16_1 { mux_129_Mux_2_i16_3_lut }
ble_pack buf_dds0_i2_LC_18_16_4 { i12701_3_lut_4_lut, buf_dds0_i2 }
clb_pack LT_18_16 { mux_129_Mux_2_i16_3_lut_LC_18_16_1, buf_dds0_i2_LC_18_16_4 }
set_location LT_18_16 18 16
ble_pack i15342_2_lut_3_lut_LC_18_17_0 { i15342_2_lut_3_lut }
clb_pack LT_18_17 { i15342_2_lut_3_lut_LC_18_17_0 }
set_location LT_18_17 18 17
ble_pack i6419_3_lut_LC_18_18_2 { i6419_3_lut }
clb_pack LT_18_18 { i6419_3_lut_LC_18_18_2 }
set_location LT_18_18 18 18
ble_pack comm_state_3__I_0_354_Mux_4_i15_4_lut_LC_18_19_5 { comm_state_3__I_0_354_Mux_4_i15_4_lut }
clb_pack LT_18_19 { comm_state_3__I_0_354_Mux_4_i15_4_lut_LC_18_19_5 }
set_location LT_18_19 18 19
ble_pack ADC_VDC.genclk.i19407_2_lut_4_lut_LC_19_5_0 { ADC_VDC.genclk.i19407_2_lut_4_lut }
ble_pack ADC_VDC.genclk.i19334_2_lut_LC_19_5_4 { ADC_VDC.genclk.i19334_2_lut }
ble_pack ADC_VDC.i16159_4_lut_LC_19_5_5 { ADC_VDC.i16159_4_lut }
ble_pack ADC_VDC.i1_2_lut_LC_19_5_6 { ADC_VDC.i1_2_lut }
ble_pack ADC_VDC.i24_4_lut_LC_19_5_7 { ADC_VDC.i24_4_lut }
clb_pack LT_19_5 { ADC_VDC.genclk.i19407_2_lut_4_lut_LC_19_5_0, ADC_VDC.genclk.i19334_2_lut_LC_19_5_4, ADC_VDC.i16159_4_lut_LC_19_5_5, ADC_VDC.i1_2_lut_LC_19_5_6, ADC_VDC.i24_4_lut_LC_19_5_7 }
set_location LT_19_5 19 5
ble_pack comm_spi.data_rx_i0_12196_12197_set_LC_19_6_0 { comm_spi.i12184_3_lut_comm_spi.data_rx_i0_12196_12197_set_REP_LUT4_0, comm_spi.data_rx_i0_12196_12197_set }
clb_pack LT_19_6 { comm_spi.data_rx_i0_12196_12197_set_LC_19_6_0 }
set_location LT_19_6 19 6
ble_pack ADC_VDC.genclk.t0off_i0_LC_19_7_0 { ADC_VDC.genclk.add_33_2_lut, ADC_VDC.genclk.t0off_i0, ADC_VDC.genclk.add_33_2 }
ble_pack ADC_VDC.genclk.t0off_i1_LC_19_7_1 { ADC_VDC.genclk.add_33_3_lut, ADC_VDC.genclk.t0off_i1, ADC_VDC.genclk.add_33_3 }
ble_pack ADC_VDC.genclk.t0off_i2_LC_19_7_2 { ADC_VDC.genclk.add_33_4_lut, ADC_VDC.genclk.t0off_i2, ADC_VDC.genclk.add_33_4 }
ble_pack ADC_VDC.genclk.t0off_i3_LC_19_7_3 { ADC_VDC.genclk.add_33_5_lut, ADC_VDC.genclk.t0off_i3, ADC_VDC.genclk.add_33_5 }
ble_pack ADC_VDC.genclk.t0off_i4_LC_19_7_4 { ADC_VDC.genclk.add_33_6_lut, ADC_VDC.genclk.t0off_i4, ADC_VDC.genclk.add_33_6 }
ble_pack ADC_VDC.genclk.t0off_i5_LC_19_7_5 { ADC_VDC.genclk.add_33_7_lut, ADC_VDC.genclk.t0off_i5, ADC_VDC.genclk.add_33_7 }
ble_pack ADC_VDC.genclk.t0off_i6_LC_19_7_6 { ADC_VDC.genclk.add_33_8_lut, ADC_VDC.genclk.t0off_i6, ADC_VDC.genclk.add_33_8 }
ble_pack ADC_VDC.genclk.t0off_i7_LC_19_7_7 { ADC_VDC.genclk.add_33_9_lut, ADC_VDC.genclk.t0off_i7, ADC_VDC.genclk.add_33_9 }
clb_pack LT_19_7 { ADC_VDC.genclk.t0off_i0_LC_19_7_0, ADC_VDC.genclk.t0off_i1_LC_19_7_1, ADC_VDC.genclk.t0off_i2_LC_19_7_2, ADC_VDC.genclk.t0off_i3_LC_19_7_3, ADC_VDC.genclk.t0off_i4_LC_19_7_4, ADC_VDC.genclk.t0off_i5_LC_19_7_5, ADC_VDC.genclk.t0off_i6_LC_19_7_6, ADC_VDC.genclk.t0off_i7_LC_19_7_7 }
set_location LT_19_7 19 7
ble_pack ADC_VDC.genclk.t0off_i8_LC_19_8_0 { ADC_VDC.genclk.add_33_10_lut, ADC_VDC.genclk.t0off_i8, ADC_VDC.genclk.add_33_10 }
ble_pack ADC_VDC.genclk.t0off_i9_LC_19_8_1 { ADC_VDC.genclk.add_33_11_lut, ADC_VDC.genclk.t0off_i9, ADC_VDC.genclk.add_33_11 }
ble_pack ADC_VDC.genclk.t0off_i10_LC_19_8_2 { ADC_VDC.genclk.add_33_12_lut, ADC_VDC.genclk.t0off_i10, ADC_VDC.genclk.add_33_12 }
ble_pack ADC_VDC.genclk.t0off_i11_LC_19_8_3 { ADC_VDC.genclk.add_33_13_lut, ADC_VDC.genclk.t0off_i11, ADC_VDC.genclk.add_33_13 }
ble_pack ADC_VDC.genclk.t0off_i12_LC_19_8_4 { ADC_VDC.genclk.add_33_14_lut, ADC_VDC.genclk.t0off_i12, ADC_VDC.genclk.add_33_14 }
ble_pack ADC_VDC.genclk.t0off_i13_LC_19_8_5 { ADC_VDC.genclk.add_33_15_lut, ADC_VDC.genclk.t0off_i13, ADC_VDC.genclk.add_33_15 }
ble_pack ADC_VDC.genclk.t0off_i14_LC_19_8_6 { ADC_VDC.genclk.add_33_16_lut, ADC_VDC.genclk.t0off_i14, ADC_VDC.genclk.add_33_16 }
ble_pack ADC_VDC.genclk.t0off_i15_LC_19_8_7 { ADC_VDC.genclk.add_33_17_lut, ADC_VDC.genclk.t0off_i15 }
clb_pack LT_19_8 { ADC_VDC.genclk.t0off_i8_LC_19_8_0, ADC_VDC.genclk.t0off_i9_LC_19_8_1, ADC_VDC.genclk.t0off_i10_LC_19_8_2, ADC_VDC.genclk.t0off_i11_LC_19_8_3, ADC_VDC.genclk.t0off_i12_LC_19_8_4, ADC_VDC.genclk.t0off_i13_LC_19_8_5, ADC_VDC.genclk.t0off_i14_LC_19_8_6, ADC_VDC.genclk.t0off_i15_LC_19_8_7 }
set_location LT_19_8 19 8
ble_pack comm_state_3__I_0_342_Mux_3_i7_4_lut_LC_19_9_0 { comm_state_3__I_0_342_Mux_3_i7_4_lut }
ble_pack i1_4_lut_4_lut_LC_19_9_1 { i1_4_lut_4_lut }
ble_pack i19391_4_lut_LC_19_9_2 { i19391_4_lut }
ble_pack i32_4_lut_LC_19_9_3 { i32_4_lut }
ble_pack comm_state_i2_LC_19_9_4 { i1_4_lut_adj_257, comm_state_i2 }
ble_pack i11712_2_lut_LC_19_9_5 { i11712_2_lut }
ble_pack i1_2_lut_4_lut_adj_318_LC_19_9_6 { i1_2_lut_4_lut_adj_318 }
ble_pack i33_3_lut_LC_19_9_7 { i33_3_lut }
clb_pack LT_19_9 { comm_state_3__I_0_342_Mux_3_i7_4_lut_LC_19_9_0, i1_4_lut_4_lut_LC_19_9_1, i19391_4_lut_LC_19_9_2, i32_4_lut_LC_19_9_3, comm_state_i2_LC_19_9_4, i11712_2_lut_LC_19_9_5, i1_2_lut_4_lut_adj_318_LC_19_9_6, i33_3_lut_LC_19_9_7 }
set_location LT_19_9 19 9
ble_pack i1_2_lut_3_lut_4_lut_LC_19_10_0 { i1_2_lut_3_lut_4_lut }
ble_pack i19308_2_lut_3_lut_LC_19_10_1 { i19308_2_lut_3_lut }
ble_pack i1_3_lut_4_lut_LC_19_10_2 { i1_3_lut_4_lut }
ble_pack i1_3_lut_4_lut_adj_281_LC_19_10_4 { i1_3_lut_4_lut_adj_281 }
ble_pack i1_4_lut_adj_121_LC_19_10_5 { i1_4_lut_adj_121 }
ble_pack i19318_3_lut_4_lut_LC_19_10_6 { i19318_3_lut_4_lut }
ble_pack i42_4_lut_LC_19_10_7 { i42_4_lut }
clb_pack LT_19_10 { i1_2_lut_3_lut_4_lut_LC_19_10_0, i19308_2_lut_3_lut_LC_19_10_1, i1_3_lut_4_lut_LC_19_10_2, i1_3_lut_4_lut_adj_281_LC_19_10_4, i1_4_lut_adj_121_LC_19_10_5, i19318_3_lut_4_lut_LC_19_10_6, i42_4_lut_LC_19_10_7 }
set_location LT_19_10 19 10
ble_pack comm_cmd_2__bdd_4_lut_19674_LC_19_11_0 { comm_cmd_2__bdd_4_lut_19674 }
ble_pack n22267_bdd_4_lut_LC_19_11_1 { n22267_bdd_4_lut }
ble_pack mux_129_Mux_7_i26_3_lut_LC_19_11_2 { mux_129_Mux_7_i26_3_lut }
ble_pack i18445_4_lut_LC_19_11_3 { i18445_4_lut }
ble_pack comm_buf_1__i7_LC_19_11_4 { i11620_3_lut, comm_buf_1__i7 }
ble_pack mux_129_Mux_7_i19_3_lut_LC_19_11_5 { mux_129_Mux_7_i19_3_lut }
ble_pack i18439_3_lut_LC_19_11_6 { i18439_3_lut }
clb_pack LT_19_11 { comm_cmd_2__bdd_4_lut_19674_LC_19_11_0, n22267_bdd_4_lut_LC_19_11_1, mux_129_Mux_7_i26_3_lut_LC_19_11_2, i18445_4_lut_LC_19_11_3, comm_buf_1__i7_LC_19_11_4, mux_129_Mux_7_i19_3_lut_LC_19_11_5, i18439_3_lut_LC_19_11_6 }
set_location LT_19_11 19 11
ble_pack i18517_3_lut_LC_19_12_0 { i18517_3_lut }
ble_pack i18522_3_lut_LC_19_12_1 { i18522_3_lut }
ble_pack comm_cmd_2__bdd_4_lut_19788_LC_19_12_2 { comm_cmd_2__bdd_4_lut_19788 }
ble_pack n22333_bdd_4_lut_LC_19_12_3 { n22333_bdd_4_lut }
ble_pack comm_buf_1__i3_LC_19_12_4 { i11636_3_lut, comm_buf_1__i3 }
ble_pack mux_129_Mux_3_i19_3_lut_LC_19_12_5 { mux_129_Mux_3_i19_3_lut }
ble_pack mux_129_Mux_3_i26_3_lut_LC_19_12_6 { mux_129_Mux_3_i26_3_lut }
ble_pack i18523_4_lut_LC_19_12_7 { i18523_4_lut }
clb_pack LT_19_12 { i18517_3_lut_LC_19_12_0, i18522_3_lut_LC_19_12_1, comm_cmd_2__bdd_4_lut_19788_LC_19_12_2, n22333_bdd_4_lut_LC_19_12_3, comm_buf_1__i3_LC_19_12_4, mux_129_Mux_3_i19_3_lut_LC_19_12_5, mux_129_Mux_3_i26_3_lut_LC_19_12_6, i18523_4_lut_LC_19_12_7 }
set_location LT_19_12 19 12
ble_pack i19098_4_lut_LC_19_13_0 { i19098_4_lut }
ble_pack comm_length_i2_LC_19_13_1 { i12_4_lut_adj_122, comm_length_i2 }
ble_pack i1_4_lut_adj_315_LC_19_13_2 { i1_4_lut_adj_315 }
ble_pack i2_3_lut_adj_319_LC_19_13_3 { i2_3_lut_adj_319 }
ble_pack i19278_3_lut_LC_19_13_4 { i19278_3_lut }
ble_pack i19194_2_lut_LC_19_13_5 { i19194_2_lut }
ble_pack i18438_3_lut_LC_19_13_6 { i18438_3_lut }
clb_pack LT_19_13 { i19098_4_lut_LC_19_13_0, comm_length_i2_LC_19_13_1, i1_4_lut_adj_315_LC_19_13_2, i2_3_lut_adj_319_LC_19_13_3, i19278_3_lut_LC_19_13_4, i19194_2_lut_LC_19_13_5, i18438_3_lut_LC_19_13_6 }
set_location LT_19_13 19 13
ble_pack comm_buf_1__i5_LC_19_14_0 { i11628_3_lut, comm_buf_1__i5 }
ble_pack comm_cmd_1__bdd_4_lut_19759_LC_19_14_2 { comm_cmd_1__bdd_4_lut_19759 }
ble_pack mux_129_Mux_5_i26_3_lut_LC_19_14_3 { mux_129_Mux_5_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19709_LC_19_14_4 { comm_cmd_1__bdd_4_lut_19709 }
ble_pack n22345_bdd_4_lut_LC_19_14_5 { n22345_bdd_4_lut }
ble_pack i1556776_i1_3_lut_LC_19_14_6 { i1556776_i1_3_lut }
clb_pack LT_19_14 { comm_buf_1__i5_LC_19_14_0, comm_cmd_1__bdd_4_lut_19759_LC_19_14_2, mux_129_Mux_5_i26_3_lut_LC_19_14_3, comm_cmd_1__bdd_4_lut_19709_LC_19_14_4, n22345_bdd_4_lut_LC_19_14_5, i1556776_i1_3_lut_LC_19_14_6 }
set_location LT_19_14 19 14
ble_pack i18516_3_lut_LC_19_15_0 { i18516_3_lut }
clb_pack LT_19_15 { i18516_3_lut_LC_19_15_0 }
set_location LT_19_15 19 15
ble_pack i19322_2_lut_LC_19_17_3 { i19322_2_lut }
clb_pack LT_19_17 { i19322_2_lut_LC_19_17_3 }
set_location LT_19_17 19 17
ble_pack i18970_2_lut_LC_19_18_2 { i18970_2_lut }
clb_pack LT_19_18 { i18970_2_lut_LC_19_18_2 }
set_location LT_19_18 19 18
ble_pack i19053_2_lut_LC_20_3_2 { i19053_2_lut }
clb_pack LT_20_3 { i19053_2_lut_LC_20_3_2 }
set_location LT_20_3 20 3
ble_pack ADC_VDC.genclk.div_state_i1_LC_20_5_4 { ADC_VDC.genclk.i11981_2_lut, ADC_VDC.genclk.div_state_i1 }
clb_pack LT_20_5 { ADC_VDC.genclk.div_state_i1_LC_20_5_4 }
set_location LT_20_5 20 5
ble_pack comm_spi.data_rx_i0_12196_12197_reset_LC_20_6_0 { comm_spi.i12184_3_lut_comm_spi.data_rx_i0_12196_12197_reset_REP_LUT4_0, comm_spi.data_rx_i0_12196_12197_reset }
clb_pack LT_20_6 { comm_spi.data_rx_i0_12196_12197_reset_LC_20_6_0 }
set_location LT_20_6 20 6
ble_pack ADC_VDC.genclk.div_state_i0_LC_20_7_0 { ADC_VDC.genclk.i19386_2_lut_4_lut, ADC_VDC.genclk.div_state_i0 }
ble_pack comm_spi.RESET_I_0_87_2_lut_LC_20_7_1 { comm_spi.RESET_I_0_87_2_lut }
ble_pack ADC_VDC.genclk.t_clk_24_LC_20_7_2 { ADC_VDC.genclk.div_state_1__I_0_1_lut_ADC_VDC.genclk.t_clk_24_REP_LUT4_0, ADC_VDC.genclk.t_clk_24 }
ble_pack comm_spi.i12198_3_lut_LC_20_7_3 { comm_spi.i12198_3_lut }
ble_pack comm_spi.i19420_4_lut_3_lut_LC_20_7_4 { comm_spi.i19420_4_lut_3_lut }
ble_pack comm_spi.i12184_3_lut_LC_20_7_5 { comm_spi.i12184_3_lut }
ble_pack comm_spi.RESET_I_0_86_2_lut_LC_20_7_6 { comm_spi.RESET_I_0_86_2_lut }
ble_pack ADC_VDC.genclk.i12646_2_lut_2_lut_LC_20_7_7 { ADC_VDC.genclk.i12646_2_lut_2_lut }
clb_pack LT_20_7 { ADC_VDC.genclk.div_state_i0_LC_20_7_0, comm_spi.RESET_I_0_87_2_lut_LC_20_7_1, ADC_VDC.genclk.t_clk_24_LC_20_7_2, comm_spi.i12198_3_lut_LC_20_7_3, comm_spi.i19420_4_lut_3_lut_LC_20_7_4, comm_spi.i12184_3_lut_LC_20_7_5, comm_spi.RESET_I_0_86_2_lut_LC_20_7_6, ADC_VDC.genclk.i12646_2_lut_2_lut_LC_20_7_7 }
set_location LT_20_7 20 7
ble_pack comm_spi.i19435_4_lut_3_lut_LC_20_8_1 { comm_spi.i19435_4_lut_3_lut }
clb_pack LT_20_8 { comm_spi.i19435_4_lut_3_lut_LC_20_8_1 }
set_location LT_20_8 20 8
ble_pack comm_spi.imosi_44_12182_12183_set_LC_20_9_0 { comm_spi.imosi_44_12182_12183_set_THRU_LUT4_0, comm_spi.imosi_44_12182_12183_set }
clb_pack LT_20_9 { comm_spi.imosi_44_12182_12183_set_LC_20_9_0 }
set_location LT_20_9 20 9
ble_pack comm_spi.RESET_I_0_88_2_lut_LC_20_10_3 { comm_spi.RESET_I_0_88_2_lut }
clb_pack LT_20_10 { comm_spi.RESET_I_0_88_2_lut_LC_20_10_3 }
set_location LT_20_10 20 10
ble_pack i12237_3_lut_LC_20_11_5 { i12237_3_lut }
clb_pack LT_20_11 { i12237_3_lut_LC_20_11_5 }
set_location LT_20_11 20 11
ble_pack comm_length_i0_LC_20_12_0 { mux_127_Mux_0_i30_4_lut_4_lut, comm_length_i0 }
ble_pack comm_length_i1_LC_20_12_1 { mux_127_Mux_1_i30_4_lut_4_lut, comm_length_i1 }
clb_pack LT_20_12 { comm_length_i0_LC_20_12_0, comm_length_i1_LC_20_12_1 }
set_location LT_20_12 20 12
ble_pack i19319_2_lut_LC_20_13_0 { i19319_2_lut }
ble_pack i18978_2_lut_LC_20_13_3 { i18978_2_lut }
clb_pack LT_20_13 { i19319_2_lut_LC_20_13_0, i18978_2_lut_LC_20_13_3 }
set_location LT_20_13 20 13
ble_pack n22399_bdd_4_lut_LC_20_14_0 { n22399_bdd_4_lut }
ble_pack i19119_2_lut_LC_20_14_2 { i19119_2_lut }
clb_pack LT_20_14 { n22399_bdd_4_lut_LC_20_14_0, i19119_2_lut_LC_20_14_2 }
set_location LT_20_14 20 14
ble_pack i19283_2_lut_LC_20_19_1 { i19283_2_lut }
ble_pack i15092_4_lut_LC_20_19_4 { i15092_4_lut }
clb_pack LT_20_19 { i19283_2_lut_LC_20_19_1, i15092_4_lut_LC_20_19_4 }
set_location LT_20_19 20 19
ble_pack ADC_VDC.genclk.t0on_i0_LC_22_7_0 { ADC_VDC.genclk.add_32_2_lut, ADC_VDC.genclk.t0on_i0, ADC_VDC.genclk.add_32_2 }
ble_pack ADC_VDC.genclk.t0on_i1_LC_22_7_1 { ADC_VDC.genclk.add_32_3_lut, ADC_VDC.genclk.t0on_i1, ADC_VDC.genclk.add_32_3 }
ble_pack ADC_VDC.genclk.t0on_i2_LC_22_7_2 { ADC_VDC.genclk.add_32_4_lut, ADC_VDC.genclk.t0on_i2, ADC_VDC.genclk.add_32_4 }
ble_pack ADC_VDC.genclk.t0on_i3_LC_22_7_3 { ADC_VDC.genclk.add_32_5_lut, ADC_VDC.genclk.t0on_i3, ADC_VDC.genclk.add_32_5 }
ble_pack ADC_VDC.genclk.t0on_i4_LC_22_7_4 { ADC_VDC.genclk.add_32_6_lut, ADC_VDC.genclk.t0on_i4, ADC_VDC.genclk.add_32_6 }
ble_pack ADC_VDC.genclk.t0on_i5_LC_22_7_5 { ADC_VDC.genclk.add_32_7_lut, ADC_VDC.genclk.t0on_i5, ADC_VDC.genclk.add_32_7 }
ble_pack ADC_VDC.genclk.t0on_i6_LC_22_7_6 { ADC_VDC.genclk.add_32_8_lut, ADC_VDC.genclk.t0on_i6, ADC_VDC.genclk.add_32_8 }
ble_pack ADC_VDC.genclk.t0on_i7_LC_22_7_7 { ADC_VDC.genclk.add_32_9_lut, ADC_VDC.genclk.t0on_i7, ADC_VDC.genclk.add_32_9 }
clb_pack LT_22_7 { ADC_VDC.genclk.t0on_i0_LC_22_7_0, ADC_VDC.genclk.t0on_i1_LC_22_7_1, ADC_VDC.genclk.t0on_i2_LC_22_7_2, ADC_VDC.genclk.t0on_i3_LC_22_7_3, ADC_VDC.genclk.t0on_i4_LC_22_7_4, ADC_VDC.genclk.t0on_i5_LC_22_7_5, ADC_VDC.genclk.t0on_i6_LC_22_7_6, ADC_VDC.genclk.t0on_i7_LC_22_7_7 }
set_location LT_22_7 22 7
ble_pack ADC_VDC.genclk.t0on_i8_LC_22_8_0 { ADC_VDC.genclk.add_32_10_lut, ADC_VDC.genclk.t0on_i8, ADC_VDC.genclk.add_32_10 }
ble_pack ADC_VDC.genclk.t0on_i9_LC_22_8_1 { ADC_VDC.genclk.add_32_11_lut, ADC_VDC.genclk.t0on_i9, ADC_VDC.genclk.add_32_11 }
ble_pack ADC_VDC.genclk.t0on_i10_LC_22_8_2 { ADC_VDC.genclk.add_32_12_lut, ADC_VDC.genclk.t0on_i10, ADC_VDC.genclk.add_32_12 }
ble_pack ADC_VDC.genclk.t0on_i11_LC_22_8_3 { ADC_VDC.genclk.add_32_13_lut, ADC_VDC.genclk.t0on_i11, ADC_VDC.genclk.add_32_13 }
ble_pack ADC_VDC.genclk.t0on_i12_LC_22_8_4 { ADC_VDC.genclk.add_32_14_lut, ADC_VDC.genclk.t0on_i12, ADC_VDC.genclk.add_32_14 }
ble_pack ADC_VDC.genclk.t0on_i13_LC_22_8_5 { ADC_VDC.genclk.add_32_15_lut, ADC_VDC.genclk.t0on_i13, ADC_VDC.genclk.add_32_15 }
ble_pack ADC_VDC.genclk.t0on_i14_LC_22_8_6 { ADC_VDC.genclk.add_32_16_lut, ADC_VDC.genclk.t0on_i14, ADC_VDC.genclk.add_32_16 }
ble_pack ADC_VDC.genclk.t0on_i15_LC_22_8_7 { ADC_VDC.genclk.add_32_17_lut, ADC_VDC.genclk.t0on_i15 }
clb_pack LT_22_8 { ADC_VDC.genclk.t0on_i8_LC_22_8_0, ADC_VDC.genclk.t0on_i9_LC_22_8_1, ADC_VDC.genclk.t0on_i10_LC_22_8_2, ADC_VDC.genclk.t0on_i11_LC_22_8_3, ADC_VDC.genclk.t0on_i12_LC_22_8_4, ADC_VDC.genclk.t0on_i13_LC_22_8_5, ADC_VDC.genclk.t0on_i14_LC_22_8_6, ADC_VDC.genclk.t0on_i15_LC_22_8_7 }
set_location LT_22_8 22 8
ble_pack ADC_VDC.genclk.i19049_4_lut_LC_23_7_0 { ADC_VDC.genclk.i19049_4_lut }
ble_pack ADC_VDC.genclk.i19183_4_lut_LC_23_7_1 { ADC_VDC.genclk.i19183_4_lut }
ble_pack ADC_VDC.genclk.i11_4_lut_adj_7_LC_23_7_2 { ADC_VDC.genclk.i11_4_lut_adj_7 }
ble_pack ADC_VDC.genclk.i10_4_lut_adj_6_LC_23_7_3 { ADC_VDC.genclk.i10_4_lut_adj_6 }
ble_pack ADC_VDC.genclk.div_state_1__I_0_1_lut_LC_23_7_4 { ADC_VDC.genclk.div_state_1__I_0_1_lut }
clb_pack LT_23_7 { ADC_VDC.genclk.i19049_4_lut_LC_23_7_0, ADC_VDC.genclk.i19183_4_lut_LC_23_7_1, ADC_VDC.genclk.i11_4_lut_adj_7_LC_23_7_2, ADC_VDC.genclk.i10_4_lut_adj_6_LC_23_7_3, ADC_VDC.genclk.div_state_1__I_0_1_lut_LC_23_7_4 }
set_location LT_23_7 23 7
ble_pack ADC_VDC.genclk.i12_4_lut_LC_23_8_3 { ADC_VDC.genclk.i12_4_lut }
clb_pack LT_23_8 { ADC_VDC.genclk.i12_4_lut_LC_23_8_3 }
set_location LT_23_8 23 8
set_location iac_raw_buf_vac_raw_buf_merged11 21 7
set_location iac_raw_buf_vac_raw_buf_merged3 21 11
set_location iac_raw_buf_vac_raw_buf_merged10 21 5
set_location iac_raw_buf_vac_raw_buf_merged8 4 5
set_location iac_raw_buf_vac_raw_buf_merged4 21 13
set_location iac_raw_buf_vac_raw_buf_merged9 4 7
set_location iac_raw_buf_vac_raw_buf_merged5 21 15
set_location iac_raw_buf_vac_raw_buf_merged0 21 1
set_location iac_raw_buf_vac_raw_buf_merged6 21 17
set_location iac_raw_buf_vac_raw_buf_merged1 21 3
set_location iac_raw_buf_vac_raw_buf_merged7 21 19
set_location iac_raw_buf_vac_raw_buf_merged2 21 9
set_io VAC_DRDY 16
set_io IAC_FLT1 134
set_io DDS_SCK 112
set_io ICE_IOR_166 106
set_io ICE_IOR_119 83
set_io DDS_MOSI 113
set_io VAC_MISO 15
set_io DDS_MOSI1 43
set_io ICE_IOR_146 96
set_io VDC_CLK 24
set_io ICE_IOT_222 144
set_io IAC_CS 136
set_io ICE_IOL_18B 26
set_io ICE_IOL_13A 19
set_io ICE_IOB_81 49
set_io VAC_OSR1 2
set_io IAC_MOSI 138
set_io DDS_CS1 41
set_io ICE_IOL_4B 8
set_io ICE_IOB_94 56
set_io VAC_CS 10
set_io VAC_CLK 9
set_io ICE_SPI_CE0 76
set_io ICE_IOR_167 107
set_io ICE_IOR_118 82
set_io RTD_SDO 34
set_io IAC_OSR0 124
set_io VDC_SCLK 23
set_io VAC_FLT1 4
set_io ICE_SPI_MOSI 74
set_io ICE_IOR_165 105
set_io ICE_IOR_147 97
set_io ICE_IOL_14A 21
set_io ICE_IOL_13B 20
set_io ICE_IOB_91 55
set_io ICE_GPMO_0 78
set_io DDS_RNG_0 115
set_io VDC_RNG0 25
set_io ICE_SPI_SCLK 73
set_io ICE_IOR_152 99
set_io ICE_IOL_12A 17
set_io RTD_DRDY 29
set_io ICE_SPI_MISO 75
set_io ICE_IOT_177 118
set_io ICE_IOR_141 94
set_io ICE_IOB_80 48
set_io ICE_IOB_102 62
set_io ICE_GPMO_2 80
set_io ICE_GPMI_0 81
set_io IAC_MISO 139
set_io VAC_OSR0 1
set_io VAC_MOSI 12
set_io TEST_LED 38
set_io ICE_IOR_148 98
set_io STAT_COMM 45
set_io ICE_SYSCLK 37
set_io ICE_IOR_161 102
set_io ICE_IOB_95 60
set_io ICE_IOB_82 52
set_io ICE_IOB_104 64
set_io IAC_CLK 135
set_io DDS_CS 110
set_io SELIRNG0 121
set_io RTD_SDI 31
set_io ICE_IOT_221 143
set_io ICE_IOT_197 128
set_io DDS_MCLK 114
set_io RTD_SCLK 32
set_io RTD_CS 33
set_io ICE_IOR_137 88
set_io IAC_OSR1 125
set_io VAC_FLT0 3
set_io ICE_IOR_144 95
set_io ICE_IOR_128 85
set_io ICE_GPMO_1 79
set_io IAC_SCLK 137
set_io EIS_SYNCCLK 47
set_io ICE_IOR_139 91
set_io ICE_IOL_4A 7
set_io VAC_SCLK 11
set_io THERMOSTAT 44
set_io ICE_IOR_164 104
set_io ICE_IOB_103 63
set_io AMPV_POW 28
set_io VDC_SDO 22
set_io ICE_IOT_174 117
set_io ICE_IOR_140 93
set_io ICE_IOB_96 61
set_io CONT_SD 120
set_io AC_ADC_SYNC 142
set_io SELIRNG1 122
set_io ICE_IOL_12B 18
set_io ICE_IOR_160 101
set_io ICE_IOR_136 87
set_io DDS_MCLK1 39
set_io ICE_IOT_198 129
set_io ICE_IOT_173 116
set_io IAC_DRDY 141
set_io ICE_IOT_178 119
set_io ICE_IOR_138 90
set_io ICE_IOR_120 84
set_io IAC_FLT0 130
set_io DDS_SCK1 42
