TimeQuest Timing Analyzer report for vga
Sun Feb 11 23:47:36 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; vga                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384 ; 65.0 MHz  ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 181.95 MHz ; 181.95 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 9.888 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.455 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 7.391 ; 0.000         ;
; clk                                              ; 9.931 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+--------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 9.888  ; synk:inst1|count_v[2]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 5.418      ;
; 9.918  ; synk:inst1|count_v[2]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 5.388      ;
; 10.034 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 5.272      ;
; 10.064 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 5.242      ;
; 10.105 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 5.201      ;
; 10.135 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 5.171      ;
; 10.180 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 5.126      ;
; 10.183 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 5.123      ;
; 10.210 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 5.096      ;
; 10.213 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 5.093      ;
; 10.251 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 5.055      ;
; 10.281 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 5.025      ;
; 10.326 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.980      ;
; 10.329 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.977      ;
; 10.356 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.950      ;
; 10.359 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.947      ;
; 10.365 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.941      ;
; 10.382 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.924      ;
; 10.397 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.909      ;
; 10.427 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.879      ;
; 10.472 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.834      ;
; 10.475 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.831      ;
; 10.502 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.804      ;
; 10.505 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.801      ;
; 10.511 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.795      ;
; 10.528 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.778      ;
; 10.543 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.763      ;
; 10.573 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.733      ;
; 10.605 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.701      ;
; 10.621 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.685      ;
; 10.651 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.655      ;
; 10.657 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.649      ;
; 10.674 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.632      ;
; 10.689 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.617      ;
; 10.714 ; synk:inst1|count_h[10] ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.592      ;
; 10.719 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.587      ;
; 10.721 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.585      ;
; 10.730 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.576      ;
; 10.748 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.558      ;
; 10.751 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.555      ;
; 10.751 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.555      ;
; 10.767 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.539      ;
; 10.772 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.534      ;
; 10.797 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.509      ;
; 10.798 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.508      ;
; 10.803 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.503      ;
; 10.812 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.494      ;
; 10.820 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.486      ;
; 10.836 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.469      ;
; 10.842 ; synk:inst1|count_h[1]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.464      ;
; 10.860 ; synk:inst1|count_h[10] ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.446      ;
; 10.866 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.439      ;
; 10.867 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.439      ;
; 10.876 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.430      ;
; 10.890 ; synk:inst1|count_h[10] ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.416      ;
; 10.894 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.412      ;
; 10.897 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.409      ;
; 10.897 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.409      ;
; 10.906 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.400      ;
; 10.908 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.398      ;
; 10.918 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.388      ;
; 10.924 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.382      ;
; 10.931 ; synk:inst1|count_v[10] ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.375      ;
; 10.932 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.374      ;
; 10.933 ; synk:inst1|count_v[10] ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.373      ;
; 10.943 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.363      ;
; 10.944 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.362      ;
; 10.945 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.361      ;
; 10.949 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.357      ;
; 10.958 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.348      ;
; 10.958 ; synk:inst1|count_h[9]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.348      ;
; 10.966 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.340      ;
; 10.976 ; synk:inst1|count_v[9]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.330      ;
; 10.982 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.323      ;
; 10.988 ; synk:inst1|count_h[1]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.318      ;
; 11.005 ; synk:inst1|count_h[4]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.300      ;
; 11.006 ; synk:inst1|count_v[9]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.300      ;
; 11.006 ; synk:inst1|count_h[10] ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.300      ;
; 11.007 ; synk:inst1|count_h[1]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.299      ;
; 11.012 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.293      ;
; 11.013 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.293      ;
; 11.017 ; synk:inst1|count_h[6]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.288      ;
; 11.022 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.284      ;
; 11.035 ; synk:inst1|count_h[4]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.270      ;
; 11.036 ; synk:inst1|count_h[10] ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.270      ;
; 11.040 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.266      ;
; 11.043 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.263      ;
; 11.043 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.263      ;
; 11.047 ; synk:inst1|count_h[6]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.258      ;
; 11.052 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.254      ;
; 11.054 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.252      ;
; 11.064 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.242      ;
; 11.070 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.236      ;
; 11.077 ; synk:inst1|count_v[10] ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.229      ;
; 11.078 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.228      ;
; 11.079 ; synk:inst1|count_v[10] ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.227      ;
; 11.084 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.222      ;
; 11.089 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.217      ;
; 11.090 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.216      ;
; 11.091 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.215      ;
+--------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.455 ; synk:inst1|h           ; synk:inst1|h           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; synk:inst1|v           ; synk:inst1|v           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.507 ; synk:inst1|count_v[10] ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.798      ;
; 0.750 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.754 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.045      ;
; 0.757 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.048      ;
; 0.764 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.766 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.768 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.773 ; synk:inst1|count_v[9]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.775 ; synk:inst1|count_h[9]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.066      ;
; 0.776 ; synk:inst1|count_h[7]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.777 ; synk:inst1|count_h[10] ; bit_stream:inst2|g     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.068      ;
; 0.782 ; synk:inst1|count_h[10] ; bit_stream:inst2|b     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.786 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.077      ;
; 0.791 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.082      ;
; 0.792 ; synk:inst1|count_h[10] ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.083      ;
; 0.794 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.085      ;
; 0.798 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.089      ;
; 0.802 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.093      ;
; 0.804 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.095      ;
; 0.841 ; synk:inst1|ea_reg      ; bit_stream:inst2|g     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.132      ;
; 0.845 ; synk:inst1|ea_reg      ; bit_stream:inst2|b     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.136      ;
; 0.979 ; synk:inst1|count_v[8]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.270      ;
; 0.986 ; synk:inst1|count_v[1]  ; synk:inst1|v           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.277      ;
; 0.993 ; synk:inst1|count_v[5]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.284      ;
; 1.019 ; synk:inst1|count_v[3]  ; synk:inst1|v           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.310      ;
; 1.037 ; synk:inst1|count_h[7]  ; synk:inst1|h           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.328      ;
; 1.037 ; synk:inst1|count_h[3]  ; synk:inst1|h           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.328      ;
; 1.072 ; synk:inst1|count_h[8]  ; bit_stream:inst2|r     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.363      ;
; 1.109 ; synk:inst1|count_v[9]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.111 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.119 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.127 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.134 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.425      ;
; 1.136 ; synk:inst1|count_h[9]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; synk:inst1|count_h[7]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.428      ;
; 1.138 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.143 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.434      ;
; 1.145 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.436      ;
; 1.146 ; synk:inst1|count_h[7]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.437      ;
; 1.152 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.443      ;
; 1.154 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.445      ;
; 1.174 ; synk:inst1|count_h[10] ; bit_stream:inst2|r     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.465      ;
; 1.179 ; synk:inst1|count_h[0]  ; synk:inst1|count_h[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.470      ;
; 1.216 ; synk:inst1|count_h[8]  ; synk:inst1|h           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.507      ;
; 1.240 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.531      ;
; 1.242 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.533      ;
; 1.249 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
; 1.258 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.549      ;
; 1.259 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.551      ;
; 1.262 ; synk:inst1|ea_reg      ; bit_stream:inst2|r     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.553      ;
; 1.265 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.556      ;
; 1.267 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.558      ;
; 1.268 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.559      ;
; 1.269 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.560      ;
; 1.276 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.567      ;
; 1.277 ; synk:inst1|count_h[7]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.568      ;
; 1.278 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.569      ;
; 1.283 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.574      ;
; 1.285 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.576      ;
; 1.292 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.583      ;
; 1.294 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.585      ;
; 1.312 ; synk:inst1|count_v[8]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.603      ;
; 1.329 ; synk:inst1|count_v[5]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.620      ;
; 1.339 ; synk:inst1|count_v[8]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.630      ;
; 1.382 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.673      ;
; 1.390 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.681      ;
; 1.391 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.682      ;
; 1.391 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.682      ;
; 1.398 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.689      ;
; 1.399 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.690      ;
; 1.399 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.690      ;
; 1.400 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.691      ;
; 1.400 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.691      ;
; 1.407 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.698      ;
; 1.407 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.698      ;
; 1.408 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.699      ;
; 1.414 ; synk:inst1|count_v[5]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.705      ;
; 1.416 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.707      ;
; 1.423 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.714      ;
; 1.425 ; synk:inst1|count_h[7]  ; bit_stream:inst2|r     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.716      ;
; 1.425 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.716      ;
; 1.432 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.723      ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 198.65 MHz ; 198.65 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.350 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 7.391 ; 0.000         ;
; clk                                              ; 9.943 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+--------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 10.350 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.965      ;
; 10.443 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.872      ;
; 10.476 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.839      ;
; 10.569 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.746      ;
; 10.579 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.736      ;
; 10.602 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.713      ;
; 10.627 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.688      ;
; 10.629 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.686      ;
; 10.666 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.649      ;
; 10.695 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.620      ;
; 10.705 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.610      ;
; 10.728 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.587      ;
; 10.753 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.562      ;
; 10.755 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.560      ;
; 10.792 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.523      ;
; 10.811 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.504      ;
; 10.818 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.497      ;
; 10.821 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.494      ;
; 10.831 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.484      ;
; 10.854 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.461      ;
; 10.879 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.436      ;
; 10.881 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.434      ;
; 10.918 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.397      ;
; 10.937 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.378      ;
; 10.944 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.371      ;
; 10.947 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.368      ;
; 10.957 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.358      ;
; 11.004 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.311      ;
; 11.005 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.310      ;
; 11.007 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.308      ;
; 11.044 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.271      ;
; 11.063 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.252      ;
; 11.070 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.245      ;
; 11.083 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.232      ;
; 11.112 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.203      ;
; 11.130 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.185      ;
; 11.130 ; synk:inst1|count_h[10] ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.185      ;
; 11.131 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.184      ;
; 11.133 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.182      ;
; 11.137 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.178      ;
; 11.146 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.167      ;
; 11.151 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.164      ;
; 11.155 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.160      ;
; 11.169 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.146      ;
; 11.170 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.145      ;
; 11.185 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.128      ;
; 11.189 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.126      ;
; 11.196 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.119      ;
; 11.214 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.101      ;
; 11.225 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.090      ;
; 11.237 ; synk:inst1|count_h[1]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.078      ;
; 11.238 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.077      ;
; 11.256 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.059      ;
; 11.256 ; synk:inst1|count_h[10] ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.059      ;
; 11.263 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.052      ;
; 11.272 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.041      ;
; 11.277 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.038      ;
; 11.281 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.034      ;
; 11.295 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.020      ;
; 11.295 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.020      ;
; 11.295 ; synk:inst1|count_h[10] ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.020      ;
; 11.297 ; synk:inst1|count_h[1]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.018      ;
; 11.302 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.013      ;
; 11.311 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.002      ;
; 11.315 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.000      ;
; 11.318 ; synk:inst1|count_h[4]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.995      ;
; 11.320 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.995      ;
; 11.322 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.993      ;
; 11.333 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.982      ;
; 11.335 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.980      ;
; 11.337 ; synk:inst1|count_h[9]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.978      ;
; 11.340 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.975      ;
; 11.340 ; synk:inst1|count_v[10] ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.975      ;
; 11.340 ; synk:inst1|count_v[10] ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.975      ;
; 11.348 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.967      ;
; 11.351 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.964      ;
; 11.357 ; synk:inst1|count_h[4]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.956      ;
; 11.363 ; synk:inst1|count_h[1]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.952      ;
; 11.364 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.951      ;
; 11.374 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.941      ;
; 11.382 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.933      ;
; 11.382 ; synk:inst1|count_h[10] ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.933      ;
; 11.389 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.926      ;
; 11.391 ; synk:inst1|count_v[9]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.924      ;
; 11.391 ; synk:inst1|count_h[6]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.922      ;
; 11.398 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.915      ;
; 11.403 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.912      ;
; 11.407 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.908      ;
; 11.421 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.894      ;
; 11.421 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.894      ;
; 11.421 ; synk:inst1|count_h[10] ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.894      ;
; 11.423 ; synk:inst1|count_h[1]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.892      ;
; 11.428 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.887      ;
; 11.430 ; synk:inst1|count_v[9]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.885      ;
; 11.430 ; synk:inst1|count_h[6]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.883      ;
; 11.437 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.876      ;
; 11.444 ; synk:inst1|count_h[4]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.869      ;
; 11.446 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.869      ;
; 11.459 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.856      ;
; 11.460 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.855      ;
+--------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.403 ; synk:inst1|v           ; synk:inst1|v           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; synk:inst1|h           ; synk:inst1|h           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.470 ; synk:inst1|count_v[10] ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.736      ;
; 0.700 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.967      ;
; 0.704 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.970      ;
; 0.707 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.711 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.720 ; synk:inst1|count_h[7]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.986      ;
; 0.720 ; synk:inst1|count_h[9]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.986      ;
; 0.724 ; synk:inst1|count_v[9]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.990      ;
; 0.732 ; synk:inst1|count_h[10] ; bit_stream:inst2|g     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.997      ;
; 0.735 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.001      ;
; 0.737 ; synk:inst1|count_h[10] ; bit_stream:inst2|b     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.002      ;
; 0.737 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.003      ;
; 0.739 ; synk:inst1|count_h[10] ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.005      ;
; 0.741 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.007      ;
; 0.746 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.012      ;
; 0.752 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.018      ;
; 0.752 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.018      ;
; 0.790 ; synk:inst1|ea_reg      ; bit_stream:inst2|g     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.055      ;
; 0.795 ; synk:inst1|ea_reg      ; bit_stream:inst2|b     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.060      ;
; 0.871 ; synk:inst1|count_v[8]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.892 ; synk:inst1|count_v[5]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.158      ;
; 0.906 ; synk:inst1|count_v[3]  ; synk:inst1|v           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.172      ;
; 0.908 ; synk:inst1|count_v[1]  ; synk:inst1|v           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.174      ;
; 0.926 ; synk:inst1|count_h[3]  ; synk:inst1|h           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.191      ;
; 0.951 ; synk:inst1|count_h[7]  ; synk:inst1|h           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.216      ;
; 0.962 ; synk:inst1|count_h[8]  ; bit_stream:inst2|r     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.227      ;
; 1.019 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.023 ; synk:inst1|count_v[9]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.289      ;
; 1.023 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.289      ;
; 1.028 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.032 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.034 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.036 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.302      ;
; 1.039 ; synk:inst1|count_h[9]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.305      ;
; 1.039 ; synk:inst1|count_h[7]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.305      ;
; 1.043 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.310      ;
; 1.045 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.312      ;
; 1.048 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.049 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.315      ;
; 1.054 ; synk:inst1|count_h[7]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.320      ;
; 1.061 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.327      ;
; 1.064 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.330      ;
; 1.092 ; synk:inst1|count_h[10] ; bit_stream:inst2|r     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.357      ;
; 1.096 ; synk:inst1|count_h[0]  ; synk:inst1|count_h[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.362      ;
; 1.107 ; synk:inst1|count_h[8]  ; synk:inst1|h           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.372      ;
; 1.121 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.387      ;
; 1.123 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.389      ;
; 1.128 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.394      ;
; 1.130 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.396      ;
; 1.132 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.398      ;
; 1.140 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.406      ;
; 1.141 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.407      ;
; 1.143 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.409      ;
; 1.145 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.411      ;
; 1.150 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.417      ;
; 1.154 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.420      ;
; 1.156 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.423      ;
; 1.158 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.424      ;
; 1.161 ; synk:inst1|count_h[7]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.427      ;
; 1.165 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.431      ;
; 1.166 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.432      ;
; 1.168 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.434      ;
; 1.169 ; synk:inst1|ea_reg      ; bit_stream:inst2|r     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.434      ;
; 1.170 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.436      ;
; 1.171 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.437      ;
; 1.175 ; synk:inst1|count_v[8]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.441      ;
; 1.183 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.449      ;
; 1.186 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.452      ;
; 1.240 ; synk:inst1|count_v[5]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.506      ;
; 1.245 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.511      ;
; 1.250 ; synk:inst1|count_v[8]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.516      ;
; 1.250 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.516      ;
; 1.252 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.518      ;
; 1.254 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.520      ;
; 1.262 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.528      ;
; 1.263 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.529      ;
; 1.267 ; synk:inst1|count_v[5]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.533      ;
; 1.273 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.539      ;
; 1.273 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.539      ;
; 1.278 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.544      ;
; 1.279 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.545      ;
; 1.280 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.546      ;
; 1.287 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.553      ;
; 1.288 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.554      ;
; 1.290 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.556      ;
; 1.293 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.559      ;
; 1.305 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.571      ;
; 1.336 ; synk:inst1|count_h[7]  ; bit_stream:inst2|r     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.601      ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 12.999 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 7.476 ; 0.000         ;
; clk                                              ; 9.589 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+--------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 12.999 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.337      ;
; 13.003 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.333      ;
; 13.067 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.269      ;
; 13.071 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.265      ;
; 13.093 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.243      ;
; 13.097 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.239      ;
; 13.135 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.201      ;
; 13.139 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.197      ;
; 13.161 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.175      ;
; 13.165 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.171      ;
; 13.201 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.135      ;
; 13.203 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.133      ;
; 13.205 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.131      ;
; 13.207 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.129      ;
; 13.229 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.107      ;
; 13.233 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.103      ;
; 13.261 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.075      ;
; 13.265 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.071      ;
; 13.269 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.067      ;
; 13.271 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.065      ;
; 13.273 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.063      ;
; 13.275 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.061      ;
; 13.297 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.039      ;
; 13.301 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.035      ;
; 13.329 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.007      ;
; 13.333 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.003      ;
; 13.337 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.999      ;
; 13.341 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.995      ;
; 13.365 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.971      ;
; 13.369 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.967      ;
; 13.369 ; synk:inst1|count_v[0]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.967      ;
; 13.396 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.940      ;
; 13.397 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.939      ;
; 13.401 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.935      ;
; 13.402 ; synk:inst1|count_h[10] ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.934      ;
; 13.405 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.931      ;
; 13.407 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.929      ;
; 13.409 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.927      ;
; 13.421 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.915      ;
; 13.423 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.913      ;
; 13.430 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.906      ;
; 13.434 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.902      ;
; 13.437 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.899      ;
; 13.437 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.899      ;
; 13.451 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.884      ;
; 13.460 ; synk:inst1|count_h[1]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.876      ;
; 13.464 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.872      ;
; 13.465 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.871      ;
; 13.466 ; synk:inst1|count_h[10] ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.870      ;
; 13.469 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.867      ;
; 13.470 ; synk:inst1|count_h[10] ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.866      ;
; 13.473 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.863      ;
; 13.475 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.861      ;
; 13.477 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.859      ;
; 13.482 ; synk:inst1|count_v[10] ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.854      ;
; 13.485 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.851      ;
; 13.486 ; synk:inst1|count_v[10] ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.850      ;
; 13.487 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.849      ;
; 13.489 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.847      ;
; 13.491 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.845      ;
; 13.494 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.842      ;
; 13.498 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.838      ;
; 13.499 ; synk:inst1|count_h[4]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.836      ;
; 13.502 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.834      ;
; 13.502 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.834      ;
; 13.503 ; synk:inst1|count_v[9]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.833      ;
; 13.505 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.831      ;
; 13.505 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.831      ;
; 13.507 ; synk:inst1|count_v[9]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.829      ;
; 13.508 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.828      ;
; 13.512 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.824      ;
; 13.513 ; synk:inst1|count_h[9]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.823      ;
; 13.515 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.820      ;
; 13.519 ; synk:inst1|count_h[1]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.816      ;
; 13.524 ; synk:inst1|count_h[1]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.812      ;
; 13.528 ; synk:inst1|count_h[1]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.808      ;
; 13.532 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.804      ;
; 13.533 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.803      ;
; 13.534 ; synk:inst1|count_h[10] ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.802      ;
; 13.537 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.799      ;
; 13.538 ; synk:inst1|count_h[10] ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.798      ;
; 13.539 ; synk:inst1|count_h[6]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.796      ;
; 13.543 ; synk:inst1|count_h[6]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.792      ;
; 13.543 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.793      ;
; 13.550 ; synk:inst1|count_v[10] ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.786      ;
; 13.552 ; synk:inst1|count_h[9]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.784      ;
; 13.553 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.783      ;
; 13.554 ; synk:inst1|count_v[10] ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.782      ;
; 13.555 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.781      ;
; 13.555 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.781      ;
; 13.557 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.779      ;
; 13.559 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.777      ;
; 13.562 ; synk:inst1|count_h[3]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.773      ;
; 13.562 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.774      ;
; 13.563 ; synk:inst1|count_h[4]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.772      ;
; 13.564 ; synk:inst1|count_h[5]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.771      ;
; 13.566 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.770      ;
; 13.566 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.770      ;
; 13.567 ; synk:inst1|count_h[4]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.768      ;
; 13.568 ; synk:inst1|count_h[0]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.767      ;
+--------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; synk:inst1|h           ; synk:inst1|h           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; synk:inst1|v           ; synk:inst1|v           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.205 ; synk:inst1|count_v[10] ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.301 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.303 ; synk:inst1|count_h[10] ; bit_stream:inst2|g     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.422      ;
; 0.304 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; synk:inst1|count_h[10] ; bit_stream:inst2|b     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.311 ; synk:inst1|count_v[9]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; synk:inst1|count_h[7]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; synk:inst1|count_h[9]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.314 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.317 ; synk:inst1|count_h[10] ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.322 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.441      ;
; 0.323 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.442      ;
; 0.324 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.340 ; synk:inst1|ea_reg      ; bit_stream:inst2|g     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.460      ;
; 0.344 ; synk:inst1|ea_reg      ; bit_stream:inst2|b     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.464      ;
; 0.382 ; synk:inst1|count_v[8]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.501      ;
; 0.384 ; synk:inst1|count_v[1]  ; synk:inst1|v           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.503      ;
; 0.385 ; synk:inst1|count_v[5]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.504      ;
; 0.396 ; synk:inst1|count_v[3]  ; synk:inst1|v           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.515      ;
; 0.403 ; synk:inst1|count_h[3]  ; synk:inst1|h           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.522      ;
; 0.410 ; synk:inst1|count_h[7]  ; synk:inst1|h           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.529      ;
; 0.420 ; synk:inst1|count_h[8]  ; bit_stream:inst2|r     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.539      ;
; 0.453 ; synk:inst1|count_v[9]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.459 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.461 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.462 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.464 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.467 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.470 ; synk:inst1|count_h[9]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; synk:inst1|count_h[7]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.473 ; synk:inst1|count_h[7]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.475 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.475 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.478 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.478 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.480 ; synk:inst1|count_h[0]  ; synk:inst1|count_h[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.599      ;
; 0.480 ; synk:inst1|count_h[10] ; bit_stream:inst2|r     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.599      ;
; 0.516 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.635      ;
; 0.517 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.636      ;
; 0.518 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; synk:inst1|count_v[7]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.639      ;
; 0.521 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; synk:inst1|count_h[8]  ; synk:inst1|h           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.524 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.525 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.526 ; synk:inst1|ea_reg      ; bit_stream:inst2|r     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; synk:inst1|count_v[5]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.527 ; synk:inst1|count_h[8]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.527 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.528 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.531 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.533 ; synk:inst1|count_v[8]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.533 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.536 ; synk:inst1|count_v[8]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.655      ;
; 0.536 ; synk:inst1|count_v[6]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.655      ;
; 0.536 ; synk:inst1|count_h[7]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.655      ;
; 0.541 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.541 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.544 ; synk:inst1|count_h[5]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.663      ;
; 0.544 ; synk:inst1|count_h[3]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.663      ;
; 0.562 ; synk:inst1|count_h[7]  ; bit_stream:inst2|g     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.681      ;
; 0.563 ; synk:inst1|count_h[7]  ; bit_stream:inst2|r     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.682      ;
; 0.567 ; synk:inst1|count_h[7]  ; bit_stream:inst2|b     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.583 ; synk:inst1|count_h[6]  ; synk:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.702      ;
; 0.584 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.703      ;
; 0.585 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.587 ; synk:inst1|count_v[1]  ; synk:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.706      ;
; 0.588 ; synk:inst1|count_v[3]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.590 ; synk:inst1|count_v[5]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.709      ;
; 0.590 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.709      ;
; 0.591 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.710      ;
; 0.591 ; synk:inst1|count_h[2]  ; synk:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.710      ;
; 0.593 ; synk:inst1|count_v[5]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; synk:inst1|count_h[4]  ; synk:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.594 ; synk:inst1|count_v[4]  ; synk:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.713      ;
; 0.597 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.716      ;
; 0.600 ; synk:inst1|count_v[2]  ; synk:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.719      ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                             ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 9.888 ; 0.187 ; N/A      ; N/A     ; 7.391               ;
;  clk                                              ; N/A   ; N/A   ; N/A      ; N/A     ; 9.589               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 9.888 ; 0.187 ; N/A      ; N/A     ; 7.391               ;
; Design-wide TNS                                   ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                              ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; v             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; h             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; v             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; h             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; r             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; g             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; b             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; v             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; h             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; r             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; g             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; b             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; v             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; h             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; r             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; g             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; b             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1305     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1305     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; clk                                              ; clk                                              ; Base      ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; b           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; h           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; v           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; b           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; h           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; v           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Feb 11 23:47:32 2018
Info: Command: quartus_sta vga -c vga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.888               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.455               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.391               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.931               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.350               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.391               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.999
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.999               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.476
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.476               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.589               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 803 megabytes
    Info: Processing ended: Sun Feb 11 23:47:36 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


