
byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004c  00800200  000020e6  0000217a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000020e6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000048  0080024c  0080024c  000021c6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000021c6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002224  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000358  00000000  00000000  00002264  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000370c  00000000  00000000  000025bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001d72  00000000  00000000  00005cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001c45  00000000  00000000  00007a3a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006e8  00000000  00000000  00009680  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d4e  00000000  00000000  00009d68  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001534  00000000  00000000  0000aab6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000248  00000000  00000000  0000bfea  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d9 c0       	rjmp	.+434    	; 0x1b4 <__ctors_end>
       2:	00 00       	nop
       4:	f7 c0       	rjmp	.+494    	; 0x1f4 <__bad_interrupt>
       6:	00 00       	nop
       8:	f5 c0       	rjmp	.+490    	; 0x1f4 <__bad_interrupt>
       a:	00 00       	nop
       c:	f3 c0       	rjmp	.+486    	; 0x1f4 <__bad_interrupt>
       e:	00 00       	nop
      10:	f1 c0       	rjmp	.+482    	; 0x1f4 <__bad_interrupt>
      12:	00 00       	nop
      14:	0a c1       	rjmp	.+532    	; 0x22a <__vector_5>
      16:	00 00       	nop
      18:	ed c0       	rjmp	.+474    	; 0x1f4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	eb c0       	rjmp	.+470    	; 0x1f4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e9 c0       	rjmp	.+466    	; 0x1f4 <__bad_interrupt>
      22:	00 00       	nop
      24:	e7 c0       	rjmp	.+462    	; 0x1f4 <__bad_interrupt>
      26:	00 00       	nop
      28:	e5 c0       	rjmp	.+458    	; 0x1f4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e3 c0       	rjmp	.+454    	; 0x1f4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e1 c0       	rjmp	.+450    	; 0x1f4 <__bad_interrupt>
      32:	00 00       	nop
      34:	df c0       	rjmp	.+446    	; 0x1f4 <__bad_interrupt>
      36:	00 00       	nop
      38:	dd c0       	rjmp	.+442    	; 0x1f4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	db c0       	rjmp	.+438    	; 0x1f4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	d9 c0       	rjmp	.+434    	; 0x1f4 <__bad_interrupt>
      42:	00 00       	nop
      44:	d7 c0       	rjmp	.+430    	; 0x1f4 <__bad_interrupt>
      46:	00 00       	nop
      48:	d5 c0       	rjmp	.+426    	; 0x1f4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	d3 c0       	rjmp	.+422    	; 0x1f4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	d1 c0       	rjmp	.+418    	; 0x1f4 <__bad_interrupt>
      52:	00 00       	nop
      54:	cf c0       	rjmp	.+414    	; 0x1f4 <__bad_interrupt>
      56:	00 00       	nop
      58:	cd c0       	rjmp	.+410    	; 0x1f4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cb c0       	rjmp	.+406    	; 0x1f4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c9 c0       	rjmp	.+402    	; 0x1f4 <__bad_interrupt>
      62:	00 00       	nop
      64:	c7 c0       	rjmp	.+398    	; 0x1f4 <__bad_interrupt>
      66:	00 00       	nop
      68:	c5 c0       	rjmp	.+394    	; 0x1f4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c3 c0       	rjmp	.+390    	; 0x1f4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c1 c0       	rjmp	.+386    	; 0x1f4 <__bad_interrupt>
      72:	00 00       	nop
      74:	bf c0       	rjmp	.+382    	; 0x1f4 <__bad_interrupt>
      76:	00 00       	nop
      78:	bd c0       	rjmp	.+378    	; 0x1f4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	bb c0       	rjmp	.+374    	; 0x1f4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b9 c0       	rjmp	.+370    	; 0x1f4 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__vector_33>
      86:	00 00       	nop
      88:	b5 c0       	rjmp	.+362    	; 0x1f4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b3 c0       	rjmp	.+358    	; 0x1f4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b1 c0       	rjmp	.+354    	; 0x1f4 <__bad_interrupt>
      92:	00 00       	nop
      94:	af c0       	rjmp	.+350    	; 0x1f4 <__bad_interrupt>
      96:	00 00       	nop
      98:	ad c0       	rjmp	.+346    	; 0x1f4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 53 08 	jmp	0x10a6	; 0x10a6 <__vector_39>
      a0:	a9 c0       	rjmp	.+338    	; 0x1f4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	a7 c0       	rjmp	.+334    	; 0x1f4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	a5 c0       	rjmp	.+330    	; 0x1f4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	a3 c0       	rjmp	.+326    	; 0x1f4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	a1 c0       	rjmp	.+322    	; 0x1f4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	9f c0       	rjmp	.+318    	; 0x1f4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	9d c0       	rjmp	.+314    	; 0x1f4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	9b c0       	rjmp	.+310    	; 0x1f4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	99 c0       	rjmp	.+306    	; 0x1f4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	97 c0       	rjmp	.+302    	; 0x1f4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	95 c0       	rjmp	.+298    	; 0x1f4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	93 c0       	rjmp	.+294    	; 0x1f4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	91 c0       	rjmp	.+290    	; 0x1f4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	8f c0       	rjmp	.+286    	; 0x1f4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	8d c0       	rjmp	.+282    	; 0x1f4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	8b c0       	rjmp	.+278    	; 0x1f4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	89 c0       	rjmp	.+274    	; 0x1f4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	71 08       	sbc	r7, r1
      e6:	c3 08       	sbc	r12, r3
      e8:	c3 08       	sbc	r12, r3
      ea:	c3 08       	sbc	r12, r3
      ec:	c3 08       	sbc	r12, r3
      ee:	c3 08       	sbc	r12, r3
      f0:	c3 08       	sbc	r12, r3
      f2:	c3 08       	sbc	r12, r3
      f4:	71 08       	sbc	r7, r1
      f6:	c3 08       	sbc	r12, r3
      f8:	c3 08       	sbc	r12, r3
      fa:	c3 08       	sbc	r12, r3
      fc:	c3 08       	sbc	r12, r3
      fe:	c3 08       	sbc	r12, r3
     100:	c3 08       	sbc	r12, r3
     102:	c3 08       	sbc	r12, r3
     104:	73 08       	sbc	r7, r3
     106:	c3 08       	sbc	r12, r3
     108:	c3 08       	sbc	r12, r3
     10a:	c3 08       	sbc	r12, r3
     10c:	c3 08       	sbc	r12, r3
     10e:	c3 08       	sbc	r12, r3
     110:	c3 08       	sbc	r12, r3
     112:	c3 08       	sbc	r12, r3
     114:	c3 08       	sbc	r12, r3
     116:	c3 08       	sbc	r12, r3
     118:	c3 08       	sbc	r12, r3
     11a:	c3 08       	sbc	r12, r3
     11c:	c3 08       	sbc	r12, r3
     11e:	c3 08       	sbc	r12, r3
     120:	c3 08       	sbc	r12, r3
     122:	c3 08       	sbc	r12, r3
     124:	73 08       	sbc	r7, r3
     126:	c3 08       	sbc	r12, r3
     128:	c3 08       	sbc	r12, r3
     12a:	c3 08       	sbc	r12, r3
     12c:	c3 08       	sbc	r12, r3
     12e:	c3 08       	sbc	r12, r3
     130:	c3 08       	sbc	r12, r3
     132:	c3 08       	sbc	r12, r3
     134:	c3 08       	sbc	r12, r3
     136:	c3 08       	sbc	r12, r3
     138:	c3 08       	sbc	r12, r3
     13a:	c3 08       	sbc	r12, r3
     13c:	c3 08       	sbc	r12, r3
     13e:	c3 08       	sbc	r12, r3
     140:	c3 08       	sbc	r12, r3
     142:	c3 08       	sbc	r12, r3
     144:	bf 08       	sbc	r11, r15
     146:	c3 08       	sbc	r12, r3
     148:	c3 08       	sbc	r12, r3
     14a:	c3 08       	sbc	r12, r3
     14c:	c3 08       	sbc	r12, r3
     14e:	c3 08       	sbc	r12, r3
     150:	c3 08       	sbc	r12, r3
     152:	c3 08       	sbc	r12, r3
     154:	9c 08       	sbc	r9, r12
     156:	c3 08       	sbc	r12, r3
     158:	c3 08       	sbc	r12, r3
     15a:	c3 08       	sbc	r12, r3
     15c:	c3 08       	sbc	r12, r3
     15e:	c3 08       	sbc	r12, r3
     160:	c3 08       	sbc	r12, r3
     162:	c3 08       	sbc	r12, r3
     164:	c3 08       	sbc	r12, r3
     166:	c3 08       	sbc	r12, r3
     168:	c3 08       	sbc	r12, r3
     16a:	c3 08       	sbc	r12, r3
     16c:	c3 08       	sbc	r12, r3
     16e:	c3 08       	sbc	r12, r3
     170:	c3 08       	sbc	r12, r3
     172:	c3 08       	sbc	r12, r3
     174:	90 08       	sbc	r9, r0
     176:	c3 08       	sbc	r12, r3
     178:	c3 08       	sbc	r12, r3
     17a:	c3 08       	sbc	r12, r3
     17c:	c3 08       	sbc	r12, r3
     17e:	c3 08       	sbc	r12, r3
     180:	c3 08       	sbc	r12, r3
     182:	c3 08       	sbc	r12, r3
     184:	ae 08       	sbc	r10, r14
     186:	08 4a       	sbci	r16, 0xA8	; 168
     188:	d7 3b       	cpi	r29, 0xB7	; 183
     18a:	3b ce       	rjmp	.-906    	; 0xfffffe02 <__eeprom_end+0xff7efe02>
     18c:	01 6e       	ori	r16, 0xE1	; 225
     18e:	84 bc       	out	0x24, r8	; 36
     190:	bf fd       	.word	0xfdbf	; ????
     192:	c1 2f       	mov	r28, r17
     194:	3d 6c       	ori	r19, 0xCD	; 205
     196:	74 31       	cpi	r23, 0x14	; 20
     198:	9a bd       	out	0x2a, r25	; 42
     19a:	56 83       	std	Z+6, r21	; 0x06
     19c:	3d da       	rcall	.-2950   	; 0xfffff618 <__eeprom_end+0xff7ef618>
     19e:	3d 00       	.word	0x003d	; ????
     1a0:	c7 7f       	andi	r28, 0xF7	; 247
     1a2:	11 be       	out	0x31, r1	; 49
     1a4:	d9 e4       	ldi	r29, 0x49	; 73
     1a6:	bb 4c       	sbci	r27, 0xCB	; 203
     1a8:	3e 91       	ld	r19, -X
     1aa:	6b aa       	std	Y+51, r6	; 0x33
     1ac:	aa be       	out	0x3a, r10	; 58
     1ae:	00 00       	nop
     1b0:	00 80       	ld	r0, Z
     1b2:	3f 00       	.word	0x003f	; ????

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d1 e2       	ldi	r29, 0x21	; 33
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0c bf       	out	0x3c, r16	; 60

000001c4 <__do_copy_data>:
     1c4:	12 e0       	ldi	r17, 0x02	; 2
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b2 e0       	ldi	r27, 0x02	; 2
     1ca:	e6 ee       	ldi	r30, 0xE6	; 230
     1cc:	f0 e2       	ldi	r31, 0x20	; 32
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	ac 34       	cpi	r26, 0x4C	; 76
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	22 e0       	ldi	r18, 0x02	; 2
     1e0:	ac e4       	ldi	r26, 0x4C	; 76
     1e2:	b2 e0       	ldi	r27, 0x02	; 2
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	a4 39       	cpi	r26, 0x94	; 148
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	2c d0       	rcall	.+88     	; 0x248 <main>
     1f0:	0c 94 71 10 	jmp	0x20e2	; 0x20e2 <_exit>

000001f4 <__bad_interrupt>:
     1f4:	05 cf       	rjmp	.-502    	; 0x0 <__vectors>

000001f6 <__vector_33>:
#include "touchbutton.h"
#include "solenoid.h"
#include "game.h"
uint8_t timerFlag = 0;
uint8_t regulatorOn = 0;
ISR (TIMER3_COMPB_vect) {
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
     202:	9f 93       	push	r25
	
	timerFlag = 1;
     204:	81 e0       	ldi	r24, 0x01	; 1
     206:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <timerFlag>
	numOf5ms++;
     20a:	80 91 61 02 	lds	r24, 0x0261	; 0x800261 <numOf5ms>
     20e:	90 91 62 02 	lds	r25, 0x0262	; 0x800262 <numOf5ms+0x1>
     212:	01 96       	adiw	r24, 0x01	; 1
     214:	90 93 62 02 	sts	0x0262, r25	; 0x800262 <numOf5ms+0x1>
     218:	80 93 61 02 	sts	0x0261, r24	; 0x800261 <numOf5ms>
	
}
     21c:	9f 91       	pop	r25
     21e:	8f 91       	pop	r24
     220:	0f 90       	pop	r0
     222:	0f be       	out	0x3f, r0	; 63
     224:	0f 90       	pop	r0
     226:	1f 90       	pop	r1
     228:	18 95       	reti

0000022a <__vector_5>:

volatile CAN_message_t received_message;
volatile uint8_t CANFlag = 0;
ISR (INT4_vect) {
     22a:	1f 92       	push	r1
     22c:	0f 92       	push	r0
     22e:	0f b6       	in	r0, 0x3f	; 63
     230:	0f 92       	push	r0
     232:	11 24       	eor	r1, r1
     234:	8f 93       	push	r24
	CANFlag= 1;
     236:	81 e0       	ldi	r24, 0x01	; 1
     238:	80 93 4c 02 	sts	0x024C, r24	; 0x80024c <__data_end>
	
	
}
     23c:	8f 91       	pop	r24
     23e:	0f 90       	pop	r0
     240:	0f be       	out	0x3f, r0	; 63
     242:	0f 90       	pop	r0
     244:	1f 90       	pop	r1
     246:	18 95       	reti

00000248 <main>:


int main(void)
{
	
	setupInit();
     248:	8c d6       	rcall	.+3352   	; 0xf62 <setupInit>
	printf("---------------------------------------\n\n\n\n\n\n\r");
     24a:	87 e0       	ldi	r24, 0x07	; 7
     24c:	92 e0       	ldi	r25, 0x02	; 2
     24e:	9f 93       	push	r25
     250:	8f 93       	push	r24
     252:	0e 94 6f 0c 	call	0x18de	; 0x18de <printf>
     256:	0f 90       	pop	r0
     258:	0f 90       	pop	r0
			cli();
			CANFlag=0;
			CAN_receiveMessage();
			
			if (gameActive) {
				if (buttons.left_button && !(shooting)) {
     25a:	05 e6       	ldi	r16, 0x65	; 101
     25c:	12 e0       	ldi	r17, 0x02	; 2
					solenoid_setPulse();
				}
				if (slider_pos.left_pos>0) {
     25e:	cd e6       	ldi	r28, 0x6D	; 109
     260:	d2 e0       	ldi	r29, 0x02	; 2
					regulatorOn = 1;
     262:	dd 24       	eor	r13, r13
     264:	d3 94       	inc	r13
		
		if (timerFlag) {
			cli();
			timerFlag = 0;
			
			TCNT3 = 0x00;
     266:	0f 2e       	mov	r0, r31
     268:	f4 e9       	ldi	r31, 0x94	; 148
     26a:	ef 2e       	mov	r14, r31
     26c:	f1 2c       	mov	r15, r1
     26e:	f0 2d       	mov	r31, r0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     270:	8f e1       	ldi	r24, 0x1F	; 31
     272:	9e e4       	ldi	r25, 0x4E	; 78
     274:	01 97       	sbiw	r24, 0x01	; 1
     276:	f1 f7       	brne	.-4      	; 0x274 <main+0x2c>
     278:	00 c0       	rjmp	.+0      	; 0x27a <main+0x32>
	printf("---------------------------------------\n\n\n\n\n\n\r");

	while (1) {
		_delay_ms(5);
		//Put microcontroller to sleep until next interrupt.
		sleep_now();
     27a:	00 00       	nop
     27c:	85 d6       	rcall	.+3338   	; 0xf88 <sleep_now>
			
		if (CANFlag) {
     27e:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <__data_end>
     282:	88 23       	and	r24, r24
     284:	21 f1       	breq	.+72     	; 0x2ce <main+0x86>
			
			cli();
     286:	f8 94       	cli
			CANFlag=0;
     288:	10 92 4c 02 	sts	0x024C, r1	; 0x80024c <__data_end>
			CAN_receiveMessage();
     28c:	86 d1       	rcall	.+780    	; 0x59a <CAN_receiveMessage>
			
			if (gameActive) {
     28e:	80 91 58 02 	lds	r24, 0x0258	; 0x800258 <gameActive>
     292:	88 23       	and	r24, r24
     294:	d1 f0       	breq	.+52     	; 0x2ca <main+0x82>
				if (buttons.left_button && !(shooting)) {
     296:	f8 01       	movw	r30, r16
     298:	80 81       	ld	r24, Z
     29a:	88 23       	and	r24, r24
     29c:	29 f0       	breq	.+10     	; 0x2a8 <main+0x60>
     29e:	80 91 6c 02 	lds	r24, 0x026C	; 0x80026c <shooting>
     2a2:	81 11       	cpse	r24, r1
					solenoid_setPulse();
     2a4:	01 c0       	rjmp	.+2      	; 0x2a8 <main+0x60>
     2a6:	7d d6       	rcall	.+3322   	; 0xfa2 <solenoid_setPulse>
				}
				if (slider_pos.left_pos>0) {
     2a8:	88 81       	ld	r24, Y
     2aa:	99 81       	ldd	r25, Y+1	; 0x01
     2ac:	aa 81       	ldd	r26, Y+2	; 0x02
     2ae:	bb 81       	ldd	r27, Y+3	; 0x03
     2b0:	18 16       	cp	r1, r24
     2b2:	19 06       	cpc	r1, r25
     2b4:	1a 06       	cpc	r1, r26
     2b6:	1b 06       	cpc	r1, r27
     2b8:	1c f4       	brge	.+6      	; 0x2c0 <main+0x78>
					regulatorOn = 1;
     2ba:	d0 92 4d 02 	sts	0x024D, r13	; 0x80024d <regulatorOn>
					} 
				else {
					motor_setSpeed(0);
     2be:	04 c0       	rjmp	.+8      	; 0x2c8 <main+0x80>
					regulatorOn = 0;
     2c0:	80 e0       	ldi	r24, 0x00	; 0
     2c2:	5d d4       	rcall	.+2234   	; 0xb7e <motor_setSpeed>
				}
				
				joystick_setServo();
     2c4:	10 92 4d 02 	sts	0x024D, r1	; 0x80024d <regulatorOn>
			}
			
			
			CAN_clearInterrupt();
     2c8:	21 d4       	rcall	.+2114   	; 0xb0c <joystick_setServo>
     2ca:	17 d0       	rcall	.+46     	; 0x2fa <CAN_clearInterrupt>
			sei();
     2cc:	78 94       	sei
			
		}
		
		if (timerFlag) {
     2ce:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <timerFlag>
     2d2:	88 23       	and	r24, r24
			cli();
     2d4:	69 f2       	breq	.-102    	; 0x270 <main+0x28>
			timerFlag = 0;
     2d6:	f8 94       	cli
     2d8:	10 92 4e 02 	sts	0x024E, r1	; 0x80024e <timerFlag>
			
			TCNT3 = 0x00;
     2dc:	f7 01       	movw	r30, r14
			encoder_readValues();
     2de:	11 82       	std	Z+1, r1	; 0x01
     2e0:	10 82       	st	Z, r1
			
			if (gameActive) {
     2e2:	07 d3       	rcall	.+1550   	; 0x8f2 <encoder_readValues>
     2e4:	80 91 58 02 	lds	r24, 0x0258	; 0x800258 <gameActive>
				game_play();
     2e8:	88 23       	and	r24, r24
     2ea:	29 f0       	breq	.+10     	; 0x2f6 <main+0xae>
				if (regulatorOn) {
     2ec:	90 d3       	rcall	.+1824   	; 0xa0e <game_play>
     2ee:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <regulatorOn>
					motor_control();
     2f2:	81 11       	cpse	r24, r1
     2f4:	57 d4       	rcall	.+2222   	; 0xba4 <motor_control>
				}
			}
			sei();
     2f6:	78 94       	sei
     2f8:	bb cf       	rjmp	.-138    	; 0x270 <main+0x28>

000002fa <CAN_clearInterrupt>:


void CAN_clearInterrupt()
{
	uint8_t mask = 0b11;
	CAN_controller_bitModify(mask, CANINTF, 0b00);
     2fa:	40 e0       	ldi	r20, 0x00	; 0
     2fc:	6c e2       	ldi	r22, 0x2C	; 44
     2fe:	83 e0       	ldi	r24, 0x03	; 3
     300:	d4 c1       	rjmp	.+936    	; 0x6aa <CAN_controller_bitModify>
     302:	08 95       	ret

00000304 <CAN_transmit_message>:
}


void CAN_transmit_message(CAN_message_t *message) {
     304:	0f 93       	push	r16
     306:	1f 93       	push	r17
     308:	cf 93       	push	r28
     30a:	8c 01       	movw	r16, r24
	printf("Transmitting message");
     30c:	86 e3       	ldi	r24, 0x36	; 54
     30e:	92 e0       	ldi	r25, 0x02	; 2
     310:	9f 93       	push	r25
     312:	8f 93       	push	r24
     314:	0e 94 6f 0c 	call	0x18de	; 0x18de <printf>
	//changing between three buffers
	static int buffer_number = 0;
	
	buffer_number++;
	buffer_number = buffer_number%3;
     318:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <buffer_number.2297>
     31c:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <buffer_number.2297+0x1>
     320:	01 96       	adiw	r24, 0x01	; 1
     322:	63 e0       	ldi	r22, 0x03	; 3
     324:	70 e0       	ldi	r23, 0x00	; 0
     326:	0e 94 a9 0b 	call	0x1752	; 0x1752 <__divmodhi4>
     32a:	28 2f       	mov	r18, r24
     32c:	39 2f       	mov	r19, r25
     32e:	80 93 4f 02 	sts	0x024F, r24	; 0x80024f <buffer_number.2297>
     332:	90 93 50 02 	sts	0x0250, r25	; 0x800250 <buffer_number.2297+0x1>
	

	

	//Load ID in message
	switch(buffer_number) {
     336:	0f 90       	pop	r0
     338:	0f 90       	pop	r0
     33a:	21 30       	cpi	r18, 0x01	; 1
     33c:	31 05       	cpc	r19, r1
     33e:	d9 f0       	breq	.+54     	; 0x376 <CAN_transmit_message+0x72>
     340:	22 30       	cpi	r18, 0x02	; 2
     342:	31 05       	cpc	r19, r1
     344:	69 f1       	breq	.+90     	; 0x3a0 <CAN_transmit_message+0x9c>
     346:	23 2b       	or	r18, r19
     348:	09 f0       	breq	.+2      	; 0x34c <CAN_transmit_message+0x48>
     34a:	3e c0       	rjmp	.+124    	; 0x3c8 <CAN_transmit_message+0xc4>
			case 0:
				CAN_controller_bitModify(0b11100000, TXB0SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     34c:	f8 01       	movw	r30, r16
     34e:	40 85       	ldd	r20, Z+8	; 0x08
     350:	51 85       	ldd	r21, Z+9	; 0x09
     352:	42 95       	swap	r20
     354:	44 0f       	add	r20, r20
     356:	40 7e       	andi	r20, 0xE0	; 224
     358:	62 e3       	ldi	r22, 0x32	; 50
     35a:	80 ee       	ldi	r24, 0xE0	; 224
     35c:	a6 d1       	rcall	.+844    	; 0x6aa <CAN_controller_bitModify>
				CAN_controller_write(TXB0SIDH, (uint8_t) ( message->ID >> 3) );
     35e:	f8 01       	movw	r30, r16
     360:	60 85       	ldd	r22, Z+8	; 0x08
     362:	71 85       	ldd	r23, Z+9	; 0x09
     364:	76 95       	lsr	r23
     366:	67 95       	ror	r22
     368:	76 95       	lsr	r23
     36a:	67 95       	ror	r22
     36c:	76 95       	lsr	r23
     36e:	67 95       	ror	r22
     370:	81 e3       	ldi	r24, 0x31	; 49
     372:	88 d1       	rcall	.+784    	; 0x684 <CAN_controller_write>

				break;
     374:	29 c0       	rjmp	.+82     	; 0x3c8 <CAN_transmit_message+0xc4>
			case 1:
				CAN_controller_bitModify(0b11100000, TXB1SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     376:	f8 01       	movw	r30, r16
     378:	40 85       	ldd	r20, Z+8	; 0x08
     37a:	51 85       	ldd	r21, Z+9	; 0x09
     37c:	42 95       	swap	r20
     37e:	44 0f       	add	r20, r20
     380:	40 7e       	andi	r20, 0xE0	; 224
     382:	62 e4       	ldi	r22, 0x42	; 66
     384:	80 ee       	ldi	r24, 0xE0	; 224
     386:	91 d1       	rcall	.+802    	; 0x6aa <CAN_controller_bitModify>
				CAN_controller_write(TXB1SIDH, (uint8_t) ( message->ID >> 3) );
     388:	f8 01       	movw	r30, r16
     38a:	60 85       	ldd	r22, Z+8	; 0x08
     38c:	71 85       	ldd	r23, Z+9	; 0x09
     38e:	76 95       	lsr	r23
     390:	67 95       	ror	r22
     392:	76 95       	lsr	r23
     394:	67 95       	ror	r22
     396:	76 95       	lsr	r23
     398:	67 95       	ror	r22
     39a:	81 e4       	ldi	r24, 0x41	; 65
     39c:	73 d1       	rcall	.+742    	; 0x684 <CAN_controller_write>
				
				break;
     39e:	14 c0       	rjmp	.+40     	; 0x3c8 <CAN_transmit_message+0xc4>
			case 2:
				CAN_controller_bitModify(0b11100000, TXB2SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     3a0:	f8 01       	movw	r30, r16
     3a2:	40 85       	ldd	r20, Z+8	; 0x08
     3a4:	51 85       	ldd	r21, Z+9	; 0x09
     3a6:	42 95       	swap	r20
     3a8:	44 0f       	add	r20, r20
     3aa:	40 7e       	andi	r20, 0xE0	; 224
     3ac:	62 e5       	ldi	r22, 0x52	; 82
     3ae:	80 ee       	ldi	r24, 0xE0	; 224
     3b0:	7c d1       	rcall	.+760    	; 0x6aa <CAN_controller_bitModify>
				CAN_controller_write(TXB2SIDH, (uint8_t) ( message->ID >> 3) );
     3b2:	f8 01       	movw	r30, r16
     3b4:	60 85       	ldd	r22, Z+8	; 0x08
     3b6:	71 85       	ldd	r23, Z+9	; 0x09
     3b8:	76 95       	lsr	r23
     3ba:	67 95       	ror	r22
     3bc:	76 95       	lsr	r23
     3be:	67 95       	ror	r22
     3c0:	76 95       	lsr	r23
     3c2:	67 95       	ror	r22
     3c4:	81 e5       	ldi	r24, 0x51	; 81
     3c6:	5e d1       	rcall	.+700    	; 0x684 <CAN_controller_write>
			
			
	}
		
	//Filling message with data length
	switch(buffer_number) {
     3c8:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <buffer_number.2297>
     3cc:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <buffer_number.2297+0x1>
     3d0:	81 30       	cpi	r24, 0x01	; 1
     3d2:	91 05       	cpc	r25, r1
     3d4:	59 f0       	breq	.+22     	; 0x3ec <CAN_transmit_message+0xe8>
     3d6:	82 30       	cpi	r24, 0x02	; 2
     3d8:	91 05       	cpc	r25, r1
     3da:	71 f0       	breq	.+28     	; 0x3f8 <CAN_transmit_message+0xf4>
     3dc:	89 2b       	or	r24, r25
			case 0:
				CAN_controller_bitModify(0b1111, TXB0DLC, message->data_length);
     3de:	89 f4       	brne	.+34     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     3e0:	f8 01       	movw	r30, r16
     3e2:	42 85       	ldd	r20, Z+10	; 0x0a
     3e4:	65 e3       	ldi	r22, 0x35	; 53
     3e6:	8f e0       	ldi	r24, 0x0F	; 15
				break;
     3e8:	60 d1       	rcall	.+704    	; 0x6aa <CAN_controller_bitModify>
			case 1:
				CAN_controller_bitModify(0b1111, TXB1DLC, message->data_length);
     3ea:	0b c0       	rjmp	.+22     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     3ec:	f8 01       	movw	r30, r16
     3ee:	42 85       	ldd	r20, Z+10	; 0x0a
     3f0:	65 e4       	ldi	r22, 0x45	; 69
     3f2:	8f e0       	ldi	r24, 0x0F	; 15
				break;
     3f4:	5a d1       	rcall	.+692    	; 0x6aa <CAN_controller_bitModify>
			case 2:
				CAN_controller_bitModify(0b1111, TXB2DLC, message->data_length);
     3f6:	05 c0       	rjmp	.+10     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     3f8:	f8 01       	movw	r30, r16
     3fa:	42 85       	ldd	r20, Z+10	; 0x0a
     3fc:	65 e5       	ldi	r22, 0x55	; 85
     3fe:	8f e0       	ldi	r24, 0x0F	; 15
     400:	54 d1       	rcall	.+680    	; 0x6aa <CAN_controller_bitModify>
			
			
	}

	//Filling message with data.
	for (uint8_t i = 0; i != message->data_length; i++) {
     402:	f8 01       	movw	r30, r16
     404:	82 85       	ldd	r24, Z+10	; 0x0a
     406:	88 23       	and	r24, r24
     408:	49 f1       	breq	.+82     	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
     40a:	c0 e0       	ldi	r28, 0x00	; 0
		switch(buffer_number) {
     40c:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <buffer_number.2297>
     410:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <buffer_number.2297+0x1>
     414:	81 30       	cpi	r24, 0x01	; 1
     416:	91 05       	cpc	r25, r1
     418:	69 f0       	breq	.+26     	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
     41a:	82 30       	cpi	r24, 0x02	; 2
     41c:	91 05       	cpc	r25, r1
     41e:	91 f0       	breq	.+36     	; 0x444 <__LOCK_REGION_LENGTH__+0x44>
     420:	89 2b       	or	r24, r25
			case 0:
				CAN_controller_write(TXB0D0 + i, message->data[i]);
     422:	b9 f4       	brne	.+46     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     424:	f8 01       	movw	r30, r16
     426:	ec 0f       	add	r30, r28
     428:	f1 1d       	adc	r31, r1
     42a:	60 81       	ld	r22, Z
     42c:	86 e3       	ldi	r24, 0x36	; 54
     42e:	8c 0f       	add	r24, r28
				break;
     430:	29 d1       	rcall	.+594    	; 0x684 <CAN_controller_write>
			case 1:
				CAN_controller_write(TXB1D0 + i, message->data[i]);
     432:	0f c0       	rjmp	.+30     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     434:	f8 01       	movw	r30, r16
     436:	ec 0f       	add	r30, r28
     438:	f1 1d       	adc	r31, r1
     43a:	60 81       	ld	r22, Z
     43c:	86 e4       	ldi	r24, 0x46	; 70
     43e:	8c 0f       	add	r24, r28
				break;
     440:	21 d1       	rcall	.+578    	; 0x684 <CAN_controller_write>
			case 2:
				CAN_controller_write(TXB2D0 + i, message->data[i]);
     442:	07 c0       	rjmp	.+14     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     444:	f8 01       	movw	r30, r16
     446:	ec 0f       	add	r30, r28
     448:	f1 1d       	adc	r31, r1
     44a:	60 81       	ld	r22, Z
     44c:	86 e5       	ldi	r24, 0x56	; 86
     44e:	8c 0f       	add	r24, r28
			
			
	}

	//Filling message with data.
	for (uint8_t i = 0; i != message->data_length; i++) {
     450:	19 d1       	rcall	.+562    	; 0x684 <CAN_controller_write>
     452:	cf 5f       	subi	r28, 0xFF	; 255
     454:	f8 01       	movw	r30, r16
     456:	82 85       	ldd	r24, Z+10	; 0x0a
     458:	8c 13       	cpse	r24, r28
	}
	

	
	//request_to_send
	CAN_controller_RTS(buffer_number);
     45a:	d8 cf       	rjmp	.-80     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     45c:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <buffer_number.2297>
     460:	45 d1       	rcall	.+650    	; 0x6ec <CAN_controller_RTS>

	//Currently no error handling
}
     462:	cf 91       	pop	r28
     464:	1f 91       	pop	r17
     466:	0f 91       	pop	r16
     468:	08 95       	ret

0000046a <CAN_readPosition>:
	
	
	
}

void CAN_readPosition(CAN_message_t mess) {
     46a:	8f 92       	push	r8
     46c:	9f 92       	push	r9
     46e:	af 92       	push	r10
     470:	bf 92       	push	r11
     472:	ef 92       	push	r14
     474:	ff 92       	push	r15
     476:	0f 93       	push	r16
     478:	1f 93       	push	r17
     47a:	cf 93       	push	r28
     47c:	df 93       	push	r29
     47e:	cd b7       	in	r28, 0x3d	; 61
     480:	de b7       	in	r29, 0x3e	; 62
     482:	2b 97       	sbiw	r28, 0x0b	; 11
     484:	0f b6       	in	r0, 0x3f	; 63
     486:	f8 94       	cli
     488:	de bf       	out	0x3e, r29	; 62
     48a:	0f be       	out	0x3f, r0	; 63
     48c:	cd bf       	out	0x3d, r28	; 61
     48e:	e9 82       	std	Y+1, r14	; 0x01
     490:	fa 82       	std	Y+2, r15	; 0x02
     492:	0b 83       	std	Y+3, r16	; 0x03
     494:	1c 83       	std	Y+4, r17	; 0x04
     496:	2d 83       	std	Y+5, r18	; 0x05
     498:	3e 83       	std	Y+6, r19	; 0x06
     49a:	4f 83       	std	Y+7, r20	; 0x07
     49c:	58 87       	std	Y+8, r21	; 0x08
     49e:	69 87       	std	Y+9, r22	; 0x09
     4a0:	7a 87       	std	Y+10, r23	; 0x0a
     4a2:	8b 87       	std	Y+11, r24	; 0x0b
	
	int32_t dataLeft = mess.data[0];
     4a4:	29 81       	ldd	r18, Y+1	; 0x01
	int32_t dataRight = mess.data[1];
     4a6:	fa 80       	ldd	r15, Y+2	; 0x02

	slider_pos.left_pos = (dataLeft*200)/255-100;
     4a8:	30 e0       	ldi	r19, 0x00	; 0
     4aa:	a8 ec       	ldi	r26, 0xC8	; 200
     4ac:	b0 e0       	ldi	r27, 0x00	; 0
     4ae:	0e 94 e0 0b 	call	0x17c0	; 0x17c0 <__umulhisi3>
     4b2:	81 2c       	mov	r8, r1
     4b4:	91 2c       	mov	r9, r1
     4b6:	54 01       	movw	r10, r8
     4b8:	8a 94       	dec	r8
     4ba:	a5 01       	movw	r20, r10
     4bc:	94 01       	movw	r18, r8
     4be:	0e 94 bc 0b 	call	0x1778	; 0x1778 <__divmodsi4>
     4c2:	da 01       	movw	r26, r20
     4c4:	c9 01       	movw	r24, r18
     4c6:	84 56       	subi	r24, 0x64	; 100
     4c8:	91 09       	sbc	r25, r1
     4ca:	a1 09       	sbc	r26, r1
     4cc:	b1 09       	sbc	r27, r1
     4ce:	0d e6       	ldi	r16, 0x6D	; 109
     4d0:	12 e0       	ldi	r17, 0x02	; 2
     4d2:	f8 01       	movw	r30, r16
     4d4:	80 83       	st	Z, r24
     4d6:	91 83       	std	Z+1, r25	; 0x01
     4d8:	a2 83       	std	Z+2, r26	; 0x02
     4da:	b3 83       	std	Z+3, r27	; 0x03
	slider_pos.right_pos = (dataRight*200)/255-100;
     4dc:	2f 2d       	mov	r18, r15
     4de:	30 e0       	ldi	r19, 0x00	; 0
     4e0:	a8 ec       	ldi	r26, 0xC8	; 200
     4e2:	b0 e0       	ldi	r27, 0x00	; 0
     4e4:	0e 94 e0 0b 	call	0x17c0	; 0x17c0 <__umulhisi3>
     4e8:	a5 01       	movw	r20, r10
     4ea:	94 01       	movw	r18, r8
     4ec:	0e 94 bc 0b 	call	0x1778	; 0x1778 <__divmodsi4>
     4f0:	da 01       	movw	r26, r20
     4f2:	c9 01       	movw	r24, r18
     4f4:	84 56       	subi	r24, 0x64	; 100
     4f6:	91 09       	sbc	r25, r1
     4f8:	a1 09       	sbc	r26, r1
     4fa:	b1 09       	sbc	r27, r1
     4fc:	f8 01       	movw	r30, r16
     4fe:	84 83       	std	Z+4, r24	; 0x04
     500:	95 83       	std	Z+5, r25	; 0x05
     502:	a6 83       	std	Z+6, r26	; 0x06
     504:	b7 83       	std	Z+7, r27	; 0x07
	buttons.left_button = mess.data[2];
     506:	8b 81       	ldd	r24, Y+3	; 0x03
     508:	e5 e6       	ldi	r30, 0x65	; 101
     50a:	f2 e0       	ldi	r31, 0x02	; 2
     50c:	80 83       	st	Z, r24
	buttons.right_button = mess.data[3];
     50e:	9c 81       	ldd	r25, Y+4	; 0x04
     510:	91 83       	std	Z+1, r25	; 0x01
	if (buttons.left_button == 0) {
     512:	81 11       	cpse	r24, r1
     514:	02 c0       	rjmp	.+4      	; 0x51a <CAN_readPosition+0xb0>
		shooting = 0;
     516:	10 92 6c 02 	sts	0x026C, r1	; 0x80026c <shooting>
	}

	joystick_pos.x_pos = mess.data[4];
     51a:	8d 81       	ldd	r24, Y+5	; 0x05
     51c:	0d e5       	ldi	r16, 0x5D	; 93
     51e:	12 e0       	ldi	r17, 0x02	; 2
     520:	f8 01       	movw	r30, r16
     522:	80 83       	st	Z, r24
	joystick_pos.y_pos = mess.data[5];
     524:	8e 81       	ldd	r24, Y+6	; 0x06
     526:	81 83       	std	Z+1, r24	; 0x01
	joystick_pos.angle = atan2(joystick_pos.y_pos, joystick_pos.x_pos)*360/2.0/3.14;
     528:	60 81       	ld	r22, Z
     52a:	f1 80       	ldd	r15, Z+1	; 0x01
     52c:	06 2e       	mov	r0, r22
     52e:	00 0c       	add	r0, r0
     530:	77 0b       	sbc	r23, r23
     532:	88 0b       	sbc	r24, r24
     534:	99 0b       	sbc	r25, r25
     536:	c7 d7       	rcall	.+3982   	; 0x14c6 <__floatsisf>
     538:	4b 01       	movw	r8, r22
     53a:	5c 01       	movw	r10, r24
     53c:	6f 2d       	mov	r22, r15
     53e:	ff 0c       	add	r15, r15
     540:	77 0b       	sbc	r23, r23
     542:	88 0b       	sbc	r24, r24
     544:	99 0b       	sbc	r25, r25
     546:	bf d7       	rcall	.+3966   	; 0x14c6 <__floatsisf>
     548:	a5 01       	movw	r20, r10
     54a:	94 01       	movw	r18, r8
     54c:	ca d6       	rcall	.+3476   	; 0x12e2 <atan2>
     54e:	20 e0       	ldi	r18, 0x00	; 0
     550:	30 e0       	ldi	r19, 0x00	; 0
     552:	44 eb       	ldi	r20, 0xB4	; 180
     554:	53 e4       	ldi	r21, 0x43	; 67
     556:	0e 94 43 0b 	call	0x1686	; 0x1686 <__mulsf3>
     55a:	20 e0       	ldi	r18, 0x00	; 0
     55c:	30 e0       	ldi	r19, 0x00	; 0
     55e:	40 e0       	ldi	r20, 0x00	; 0
     560:	5f e3       	ldi	r21, 0x3F	; 63
     562:	0e 94 43 0b 	call	0x1686	; 0x1686 <__mulsf3>
     566:	23 ec       	ldi	r18, 0xC3	; 195
     568:	35 ef       	ldi	r19, 0xF5	; 245
     56a:	48 e4       	ldi	r20, 0x48	; 72
     56c:	50 e4       	ldi	r21, 0x40	; 64
     56e:	10 d7       	rcall	.+3616   	; 0x1390 <__divsf3>
     570:	77 d7       	rcall	.+3822   	; 0x1460 <__fixsfsi>
     572:	f8 01       	movw	r30, r16
     574:	73 83       	std	Z+3, r23	; 0x03
     576:	62 83       	std	Z+2, r22	; 0x02
     578:	2b 96       	adiw	r28, 0x0b	; 11
     57a:	0f b6       	in	r0, 0x3f	; 63
     57c:	f8 94       	cli
     57e:	de bf       	out	0x3e, r29	; 62
     580:	0f be       	out	0x3f, r0	; 63
     582:	cd bf       	out	0x3d, r28	; 61
     584:	df 91       	pop	r29
     586:	cf 91       	pop	r28
     588:	1f 91       	pop	r17
     58a:	0f 91       	pop	r16
     58c:	ff 90       	pop	r15
     58e:	ef 90       	pop	r14
     590:	bf 90       	pop	r11
     592:	af 90       	pop	r10
     594:	9f 90       	pop	r9
     596:	8f 90       	pop	r8
     598:	08 95       	ret

0000059a <CAN_receiveMessage>:
	CAN_controller_RTS(buffer_number);

	//Currently no error handling
}

void CAN_receiveMessage() {
     59a:	ef 92       	push	r14
     59c:	ff 92       	push	r15
     59e:	0f 93       	push	r16
     5a0:	1f 93       	push	r17
     5a2:	cf 93       	push	r28
     5a4:	df 93       	push	r29
     5a6:	cd b7       	in	r28, 0x3d	; 61
     5a8:	de b7       	in	r29, 0x3e	; 62
     5aa:	2b 97       	sbiw	r28, 0x0b	; 11
     5ac:	0f b6       	in	r0, 0x3f	; 63
     5ae:	f8 94       	cli
     5b0:	de bf       	out	0x3e, r29	; 62
     5b2:	0f be       	out	0x3f, r0	; 63
     5b4:	cd bf       	out	0x3d, r28	; 61
	CAN_message_t received_message;
	uint8_t buffer = 0;
	switch (buffer) {
		case 0:
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
     5b6:	82 e6       	ldi	r24, 0x62	; 98
     5b8:	54 d0       	rcall	.+168    	; 0x662 <CAN_controller_read>
     5ba:	18 2f       	mov	r17, r24
     5bc:	81 e6       	ldi	r24, 0x61	; 97
     5be:	51 d0       	rcall	.+162    	; 0x662 <CAN_controller_read>
     5c0:	12 95       	swap	r17
     5c2:	16 95       	lsr	r17
     5c4:	17 70       	andi	r17, 0x07	; 7
     5c6:	28 e0       	ldi	r18, 0x08	; 8
     5c8:	82 9f       	mul	r24, r18
     5ca:	c0 01       	movw	r24, r0
     5cc:	11 24       	eor	r1, r1
     5ce:	81 0f       	add	r24, r17
     5d0:	91 1d       	adc	r25, r1
     5d2:	9a 87       	std	Y+10, r25	; 0x0a
     5d4:	89 87       	std	Y+9, r24	; 0x09
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
     5d6:	85 e6       	ldi	r24, 0x65	; 101
     5d8:	44 d0       	rcall	.+136    	; 0x662 <CAN_controller_read>
     5da:	8f 70       	andi	r24, 0x0F	; 15
     5dc:	8b 87       	std	Y+11, r24	; 0x0b
     5de:	8b 85       	ldd	r24, Y+11	; 0x0b
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     5e0:	88 23       	and	r24, r24
     5e2:	89 f0       	breq	.+34     	; 0x606 <CAN_receiveMessage+0x6c>
     5e4:	10 e0       	ldi	r17, 0x00	; 0
     5e6:	e1 2e       	mov	r14, r17
					received_message.data[i] = CAN_controller_read(MCP_RXB0D0 + i);
     5e8:	f1 2c       	mov	r15, r1
     5ea:	86 e6       	ldi	r24, 0x66	; 102
     5ec:	81 0f       	add	r24, r17
     5ee:	39 d0       	rcall	.+114    	; 0x662 <CAN_controller_read>
     5f0:	e1 e0       	ldi	r30, 0x01	; 1
     5f2:	f0 e0       	ldi	r31, 0x00	; 0
     5f4:	ec 0f       	add	r30, r28
     5f6:	fd 1f       	adc	r31, r29
     5f8:	ee 0d       	add	r30, r14
     5fa:	ff 1d       	adc	r31, r15
     5fc:	80 83       	st	Z, r24
     5fe:	1f 5f       	subi	r17, 0xFF	; 255
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     600:	8b 85       	ldd	r24, Y+11	; 0x0b
     602:	81 13       	cpse	r24, r17
     604:	f0 cf       	rjmp	.-32     	; 0x5e6 <CAN_receiveMessage+0x4c>
     606:	89 85       	ldd	r24, Y+9	; 0x09
				
	}
	

	
	switch(received_message.ID) {
     608:	9a 85       	ldd	r25, Y+10	; 0x0a
     60a:	82 30       	cpi	r24, 0x02	; 2
     60c:	91 05       	cpc	r25, r1
     60e:	b9 f0       	breq	.+46     	; 0x63e <CAN_receiveMessage+0xa4>
     610:	18 f4       	brcc	.+6      	; 0x618 <CAN_receiveMessage+0x7e>
     612:	01 97       	sbiw	r24, 0x01	; 1
     614:	39 f0       	breq	.+14     	; 0x624 <CAN_receiveMessage+0x8a>
     616:	18 c0       	rjmp	.+48     	; 0x648 <CAN_receiveMessage+0xae>
     618:	83 30       	cpi	r24, 0x03	; 3
     61a:	91 05       	cpc	r25, r1
     61c:	91 f0       	breq	.+36     	; 0x642 <CAN_receiveMessage+0xa8>
     61e:	40 97       	sbiw	r24, 0x10	; 16
     620:	91 f0       	breq	.+36     	; 0x646 <CAN_receiveMessage+0xac>
     622:	12 c0       	rjmp	.+36     	; 0x648 <CAN_receiveMessage+0xae>
     624:	e9 80       	ldd	r14, Y+1	; 0x01
		case 1:
			CAN_readPosition(received_message);
     626:	fa 80       	ldd	r15, Y+2	; 0x02
     628:	0b 81       	ldd	r16, Y+3	; 0x03
     62a:	1c 81       	ldd	r17, Y+4	; 0x04
     62c:	2d 81       	ldd	r18, Y+5	; 0x05
     62e:	3e 81       	ldd	r19, Y+6	; 0x06
     630:	4f 81       	ldd	r20, Y+7	; 0x07
     632:	58 85       	ldd	r21, Y+8	; 0x08
     634:	69 85       	ldd	r22, Y+9	; 0x09
     636:	7a 85       	ldd	r23, Y+10	; 0x0a
     638:	8b 85       	ldd	r24, Y+11	; 0x0b
     63a:	17 df       	rcall	.-466    	; 0x46a <CAN_readPosition>
			break;
		case 2:
			game_init();
     63c:	05 c0       	rjmp	.+10     	; 0x648 <CAN_receiveMessage+0xae>
     63e:	a3 d1       	rcall	.+838    	; 0x986 <game_init>
			break;
     640:	03 c0       	rjmp	.+6      	; 0x648 <CAN_receiveMessage+0xae>
		case 3:
			game_stop();
     642:	22 d2       	rcall	.+1092   	; 0xa88 <game_stop>
     644:	01 c0       	rjmp	.+2      	; 0x648 <CAN_receiveMessage+0xae>
			break;
     646:	8d d4       	rcall	.+2330   	; 0xf62 <setupInit>
		case 0x10:
			setupInit();
     648:	2b 96       	adiw	r28, 0x0b	; 11
     64a:	0f b6       	in	r0, 0x3f	; 63
	}
	
	
	
	
}
     64c:	f8 94       	cli
     64e:	de bf       	out	0x3e, r29	; 62
     650:	0f be       	out	0x3f, r0	; 63
     652:	cd bf       	out	0x3d, r28	; 61
     654:	df 91       	pop	r29
     656:	cf 91       	pop	r28
     658:	1f 91       	pop	r17
     65a:	0f 91       	pop	r16
     65c:	ff 90       	pop	r15
     65e:	ef 90       	pop	r14
     660:	08 95       	ret

00000662 <CAN_controller_read>:
#include "CAN_controller.h"
#include "SPI.h"

#define I 7

uint8_t CAN_controller_read(uint8_t addr) {
     662:	cf 93       	push	r28
     664:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 0); 
     666:	60 e0       	ldi	r22, 0x00	; 0
     668:	87 e0       	ldi	r24, 0x07	; 7
     66a:	be d4       	rcall	.+2428   	; 0xfe8 <SPI_setChipSelect>
	SPI_masterWrite(MCP_READ);
     66c:	83 e0       	ldi	r24, 0x03	; 3
     66e:	b1 d4       	rcall	.+2402   	; 0xfd2 <SPI_masterWrite>
	SPI_masterWrite(addr);
     670:	8c 2f       	mov	r24, r28
     672:	af d4       	rcall	.+2398   	; 0xfd2 <SPI_masterWrite>
	uint8_t data = SPI_masterRead();
     674:	b3 d4       	rcall	.+2406   	; 0xfdc <SPI_masterRead>
     676:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 1);
     678:	61 e0       	ldi	r22, 0x01	; 1
     67a:	87 e0       	ldi	r24, 0x07	; 7
     67c:	b5 d4       	rcall	.+2410   	; 0xfe8 <SPI_setChipSelect>
     67e:	8c 2f       	mov	r24, r28
	
	return data;
}
     680:	cf 91       	pop	r28
     682:	08 95       	ret

00000684 <CAN_controller_write>:
     684:	cf 93       	push	r28

void CAN_controller_write(uint8_t addr, uint8_t data) {
     686:	df 93       	push	r29
     688:	d8 2f       	mov	r29, r24
     68a:	c6 2f       	mov	r28, r22
	SPI_setChipSelect(PB7, 0);
     68c:	60 e0       	ldi	r22, 0x00	; 0
     68e:	87 e0       	ldi	r24, 0x07	; 7
     690:	ab d4       	rcall	.+2390   	; 0xfe8 <SPI_setChipSelect>
	
	SPI_masterWrite(MCP_WRITE);
     692:	82 e0       	ldi	r24, 0x02	; 2
     694:	9e d4       	rcall	.+2364   	; 0xfd2 <SPI_masterWrite>
	SPI_masterWrite(addr);
     696:	8d 2f       	mov	r24, r29
     698:	9c d4       	rcall	.+2360   	; 0xfd2 <SPI_masterWrite>
	SPI_masterWrite(data);
     69a:	8c 2f       	mov	r24, r28
     69c:	9a d4       	rcall	.+2356   	; 0xfd2 <SPI_masterWrite>
	
	SPI_setChipSelect(PB7, 1); 
     69e:	61 e0       	ldi	r22, 0x01	; 1
     6a0:	87 e0       	ldi	r24, 0x07	; 7
     6a2:	a2 d4       	rcall	.+2372   	; 0xfe8 <SPI_setChipSelect>
     6a4:	df 91       	pop	r29
	
}
     6a6:	cf 91       	pop	r28
     6a8:	08 95       	ret

000006aa <CAN_controller_bitModify>:
     6aa:	1f 93       	push	r17
void CAN_controller_bitModify(uint8_t mask, uint8_t addr, uint8_t data) {
     6ac:	cf 93       	push	r28
     6ae:	df 93       	push	r29
     6b0:	d8 2f       	mov	r29, r24
     6b2:	16 2f       	mov	r17, r22
     6b4:	c4 2f       	mov	r28, r20
		SPI_setChipSelect(PB7, 0);
     6b6:	60 e0       	ldi	r22, 0x00	; 0
     6b8:	87 e0       	ldi	r24, 0x07	; 7
     6ba:	96 d4       	rcall	.+2348   	; 0xfe8 <SPI_setChipSelect>
		SPI_masterWrite(MCP_BITMOD);
     6bc:	85 e0       	ldi	r24, 0x05	; 5
     6be:	89 d4       	rcall	.+2322   	; 0xfd2 <SPI_masterWrite>
		SPI_masterWrite(addr);
     6c0:	81 2f       	mov	r24, r17
     6c2:	87 d4       	rcall	.+2318   	; 0xfd2 <SPI_masterWrite>
		SPI_masterWrite(mask);
     6c4:	8d 2f       	mov	r24, r29
     6c6:	85 d4       	rcall	.+2314   	; 0xfd2 <SPI_masterWrite>
		SPI_masterWrite(data);
     6c8:	8c 2f       	mov	r24, r28
     6ca:	83 d4       	rcall	.+2310   	; 0xfd2 <SPI_masterWrite>
		
		SPI_setChipSelect(PB7, 1);
     6cc:	61 e0       	ldi	r22, 0x01	; 1
     6ce:	87 e0       	ldi	r24, 0x07	; 7
     6d0:	8b d4       	rcall	.+2326   	; 0xfe8 <SPI_setChipSelect>
     6d2:	df 91       	pop	r29

}
     6d4:	cf 91       	pop	r28
     6d6:	1f 91       	pop	r17
     6d8:	08 95       	ret

000006da <CAN_controller_reset>:
     6da:	60 e0       	ldi	r22, 0x00	; 0
void CAN_controller_reset() {
	SPI_setChipSelect(PB7, 0);
     6dc:	87 e0       	ldi	r24, 0x07	; 7
     6de:	84 d4       	rcall	.+2312   	; 0xfe8 <SPI_setChipSelect>
	//printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
     6e0:	80 ec       	ldi	r24, 0xC0	; 192
     6e2:	77 d4       	rcall	.+2286   	; 0xfd2 <SPI_masterWrite>
	SPI_setChipSelect(PB7, 1);
     6e4:	61 e0       	ldi	r22, 0x01	; 1
     6e6:	87 e0       	ldi	r24, 0x07	; 7
     6e8:	7f c4       	rjmp	.+2302   	; 0xfe8 <SPI_setChipSelect>
     6ea:	08 95       	ret

000006ec <CAN_controller_RTS>:
	_delay_ms(200);
	
	volatile uint8_t status = CAN_controller_read(MCP_CANSTAT);
}

void CAN_controller_RTS(uint8_t buffer) {
     6ec:	cf 93       	push	r28
     6ee:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 0);
     6f0:	60 e0       	ldi	r22, 0x00	; 0
     6f2:	87 e0       	ldi	r24, 0x07	; 7
     6f4:	79 d4       	rcall	.+2290   	; 0xfe8 <SPI_setChipSelect>
	switch (buffer) {
     6f6:	c1 30       	cpi	r28, 0x01	; 1
     6f8:	39 f0       	breq	.+14     	; 0x708 <CAN_controller_RTS+0x1c>
     6fa:	18 f0       	brcs	.+6      	; 0x702 <CAN_controller_RTS+0x16>
     6fc:	c2 30       	cpi	r28, 0x02	; 2
     6fe:	39 f0       	breq	.+14     	; 0x70e <CAN_controller_RTS+0x22>
     700:	08 c0       	rjmp	.+16     	; 0x712 <CAN_controller_RTS+0x26>
		case 0:
			SPI_masterWrite(MCP_RTS_TX0);
     702:	81 e8       	ldi	r24, 0x81	; 129
     704:	66 d4       	rcall	.+2252   	; 0xfd2 <SPI_masterWrite>
			break;
		case 1:
			SPI_masterWrite(MCP_RTS_TX1);
     706:	05 c0       	rjmp	.+10     	; 0x712 <CAN_controller_RTS+0x26>
     708:	82 e8       	ldi	r24, 0x82	; 130
			break;
     70a:	63 d4       	rcall	.+2246   	; 0xfd2 <SPI_masterWrite>
		case 2:
			SPI_masterWrite(MCP_RTS_TX2);
     70c:	02 c0       	rjmp	.+4      	; 0x712 <CAN_controller_RTS+0x26>
     70e:	84 e8       	ldi	r24, 0x84	; 132
			break;
		default: 
			break;			
	}
	SPI_setChipSelect(PB7, 1);
     710:	60 d4       	rcall	.+2240   	; 0xfd2 <SPI_masterWrite>
     712:	61 e0       	ldi	r22, 0x01	; 1
     714:	87 e0       	ldi	r24, 0x07	; 7
     716:	68 d4       	rcall	.+2256   	; 0xfe8 <SPI_setChipSelect>
}
     718:	cf 91       	pop	r28
     71a:	08 95       	ret

0000071c <CAN_controller_setMode>:

void CAN_controller_setMode(uint8_t mode) {
     71c:	cf 93       	push	r28
     71e:	c8 2f       	mov	r28, r24
	
	
	
	CAN_controller_reset();
     720:	dc df       	rcall	.-72     	; 0x6da <CAN_controller_reset>
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     722:	8e e0       	ldi	r24, 0x0E	; 14
     724:	9e df       	rcall	.-196    	; 0x662 <CAN_controller_read>
	uint8_t mode_bits = (status & MODE_MASK);
	
	if (mode_bits != MODE_CONFIG) {
     726:	80 7e       	andi	r24, 0xE0	; 224
     728:	80 38       	cpi	r24, 0x80	; 128
     72a:	c1 f4       	brne	.+48     	; 0x75c <CAN_controller_setMode+0x40>
		return;
	}
	
	
	//set mode
	CAN_controller_bitModify(0b11101110, MCP_CANCTRL, mode | (0b1100));
     72c:	4c 2f       	mov	r20, r28
     72e:	4c 60       	ori	r20, 0x0C	; 12
     730:	6f e0       	ldi	r22, 0x0F	; 15
     732:	8e ee       	ldi	r24, 0xEE	; 238
     734:	ba df       	rcall	.-140    	; 0x6aa <CAN_controller_bitModify>
	
	//enable interrupts
	CAN_controller_bitModify(0b11111111, MCP_CANINTE, 0b1);
     736:	41 e0       	ldi	r20, 0x01	; 1
     738:	6b e2       	ldi	r22, 0x2B	; 43
     73a:	8f ef       	ldi	r24, 0xFF	; 255
     73c:	b6 df       	rcall	.-148    	; 0x6aa <CAN_controller_bitModify>
	CAN_controller_bitModify(0b01100000, MCP_RXB0CTRL, 0b01100000); //receive any type of message, no filter p. 27
     73e:	40 e6       	ldi	r20, 0x60	; 96
     740:	60 e6       	ldi	r22, 0x60	; 96
     742:	80 e6       	ldi	r24, 0x60	; 96
     744:	b2 df       	rcall	.-156    	; 0x6aa <CAN_controller_bitModify>
     746:	2f ef       	ldi	r18, 0xFF	; 255
     748:	83 ec       	ldi	r24, 0xC3	; 195
     74a:	99 e0       	ldi	r25, 0x09	; 9
     74c:	21 50       	subi	r18, 0x01	; 1
     74e:	80 40       	sbci	r24, 0x00	; 0
     750:	90 40       	sbci	r25, 0x00	; 0
     752:	e1 f7       	brne	.-8      	; 0x74c <CAN_controller_setMode+0x30>
     754:	00 c0       	rjmp	.+0      	; 0x756 <CAN_controller_setMode+0x3a>
     756:	00 00       	nop

	_delay_ms(200);
	status = CAN_controller_read(MCP_CANSTAT);
     758:	8e e0       	ldi	r24, 0x0E	; 14
     75a:	83 df       	rcall	.-250    	; 0x662 <CAN_controller_read>
     75c:	cf 91       	pop	r28
	if (mode_bits != mode) {
		//printf("Not in correct mode: Mode: %i\n\r", mode_bits);

	}
	//printf("Mode set: %i\n\r", status & MODE_MASK);
}
     75e:	08 95       	ret

00000760 <CAN_controller_init>:
     760:	cf 93       	push	r28
	SPI_setChipSelect(PB7, 0);
	//printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
	SPI_setChipSelect(PB7, 1);
}
void CAN_controller_init() {
     762:	df 93       	push	r29
     764:	1f 92       	push	r1
     766:	cd b7       	in	r28, 0x3d	; 61
     768:	de b7       	in	r29, 0x3e	; 62
	SPI_masterInit();
     76a:	2a d4       	rcall	.+2132   	; 0xfc0 <SPI_masterInit>

	CAN_controller_setMode(MODE_NORMAL);
     76c:	80 e0       	ldi	r24, 0x00	; 0
     76e:	d6 df       	rcall	.-84     	; 0x71c <CAN_controller_setMode>

	//set interrupt on 2560
	EIMSK |= 1 << INT4;	//interrupt on pin INT4
     770:	ec 9a       	sbi	0x1d, 4	; 29
	EICRB |= 1 << ISC41; //Turn on falling edge
     772:	ea e6       	ldi	r30, 0x6A	; 106
     774:	f0 e0       	ldi	r31, 0x00	; 0
     776:	80 81       	ld	r24, Z
     778:	82 60       	ori	r24, 0x02	; 2
     77a:	80 83       	st	Z, r24
	EICRB &= ~(1 << ISC40); //....
     77c:	80 81       	ld	r24, Z
     77e:	8e 7f       	andi	r24, 0xFE	; 254
     780:	80 83       	st	Z, r24

	//set PE4 as input
	DDRE  &= (1 << PE4); //set as input.
     782:	8d b1       	in	r24, 0x0d	; 13
     784:	80 71       	andi	r24, 0x10	; 16
     786:	8d b9       	out	0x0d, r24	; 13
     788:	2f ef       	ldi	r18, 0xFF	; 255
     78a:	83 ec       	ldi	r24, 0xC3	; 195
     78c:	99 e0       	ldi	r25, 0x09	; 9
     78e:	21 50       	subi	r18, 0x01	; 1
     790:	80 40       	sbci	r24, 0x00	; 0
     792:	90 40       	sbci	r25, 0x00	; 0
     794:	e1 f7       	brne	.-8      	; 0x78e <CAN_controller_init+0x2e>
     796:	00 c0       	rjmp	.+0      	; 0x798 <CAN_controller_init+0x38>
	
	
	
	_delay_ms(200);
	
	volatile uint8_t status = CAN_controller_read(MCP_CANSTAT);
     798:	00 00       	nop
     79a:	8e e0       	ldi	r24, 0x0E	; 14
     79c:	62 df       	rcall	.-316    	; 0x662 <CAN_controller_read>
     79e:	89 83       	std	Y+1, r24	; 0x01
}
     7a0:	0f 90       	pop	r0
     7a2:	df 91       	pop	r29
     7a4:	cf 91       	pop	r28
     7a6:	08 95       	ret

000007a8 <ADC_init>:
#include "ADC.h"
#include <stdio.h>
#include <avr/interrupt.h>
void ADC_init() {
	//Set pin ADC0 to input, PF0
	DDRF &= ~(1 << PF0);
     7a8:	80 98       	cbi	0x10, 0	; 16
	
	//Set prescaling in ADCSRA, ADPS bits
	ADCSRA |= (1 << ADPS2 | 1 << ADPS1 | 1 << ADPS0);
     7aa:	aa e7       	ldi	r26, 0x7A	; 122
     7ac:	b0 e0       	ldi	r27, 0x00	; 0
     7ae:	8c 91       	ld	r24, X
     7b0:	87 60       	ori	r24, 0x07	; 7
     7b2:	8c 93       	st	X, r24
	
	
	//Set adlar = 0, right adjusted ADCH
	ADMUX &= ~(1 << ADLAR);
     7b4:	ec e7       	ldi	r30, 0x7C	; 124
     7b6:	f0 e0       	ldi	r31, 0x00	; 0
     7b8:	80 81       	ld	r24, Z
     7ba:	8f 7d       	andi	r24, 0xDF	; 223
     7bc:	80 83       	st	Z, r24
	
	
	
	//Select AVCC as voltage reference
	ADMUX &= ~(1 << REFS1);
     7be:	80 81       	ld	r24, Z
     7c0:	8f 77       	andi	r24, 0x7F	; 127
     7c2:	80 83       	st	Z, r24
	ADMUX |=  (1 << REFS0);
     7c4:	80 81       	ld	r24, Z
     7c6:	80 64       	ori	r24, 0x40	; 64
     7c8:	80 83       	st	Z, r24
	
	//set ADEN in ADCSRA, enable adc
	ADCSRA |= (1 << ADEN);
     7ca:	8c 91       	ld	r24, X
     7cc:	80 68       	ori	r24, 0x80	; 128
     7ce:	8c 93       	st	X, r24
		
		
	adc_0 = -1;
     7d0:	8f ef       	ldi	r24, 0xFF	; 255
     7d2:	9f ef       	ldi	r25, 0xFF	; 255
     7d4:	90 93 5a 02 	sts	0x025A, r25	; 0x80025a <adc_0+0x1>
     7d8:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <adc_0>
     7dc:	08 95       	ret

000007de <ADC_read>:

uint16_t ADC_read() {
	//printf("adc read\n\r");

	//Select channel 0 (ADC0)
	ADMUX &= ~(1 << MUX4 | 1 << MUX3 | 1 << MUX2 | 1 << MUX1 | 1 << MUX0 );
     7de:	ec e7       	ldi	r30, 0x7C	; 124
     7e0:	f0 e0       	ldi	r31, 0x00	; 0
     7e2:	80 81       	ld	r24, Z
     7e4:	80 7e       	andi	r24, 0xE0	; 224
     7e6:	80 83       	st	Z, r24
	ADCSRB &= ~(1 << MUX5);
     7e8:	eb e7       	ldi	r30, 0x7B	; 123
     7ea:	f0 e0       	ldi	r31, 0x00	; 0
     7ec:	80 81       	ld	r24, Z
     7ee:	87 7f       	andi	r24, 0xF7	; 247
     7f0:	80 83       	st	Z, r24
	//Start conversion, set ADSC to 1 (Use single conversion).
	ADCSRA |= (1 << ADSC);
     7f2:	ea e7       	ldi	r30, 0x7A	; 122
     7f4:	f0 e0       	ldi	r31, 0x00	; 0
     7f6:	80 81       	ld	r24, Z
     7f8:	80 64       	ori	r24, 0x40	; 64
     7fa:	80 83       	st	Z, r24
	//Wait until conversion complete :
	//While ADIF is not high, wait
	while (!(ADCSRA & (1<<ADIF))){
     7fc:	80 81       	ld	r24, Z
     7fe:	84 ff       	sbrs	r24, 4
     800:	fd cf       	rjmp	.-6      	; 0x7fc <ADC_read+0x1e>
		//printf("in while loop\n");
	}
	//result present in ADCH and ADCL
	//Read adcl first, then ADCH
	uint8_t low = ADCL;
     802:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7c0078>
	uint8_t high = ADCH;
     806:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7c0079>
	
	uint16_t adcValue = low + (high << 8);
     80a:	90 e0       	ldi	r25, 0x00	; 0
     80c:	98 2f       	mov	r25, r24
     80e:	88 27       	eor	r24, r24
     810:	82 0f       	add	r24, r18
     812:	91 1d       	adc	r25, r1
	adc_0 = adcValue;
     814:	90 93 5a 02 	sts	0x025A, r25	; 0x80025a <adc_0+0x1>
     818:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <adc_0>
	return adcValue;/// adcValue;
	//adc = v-in*1024/v-ref
     81c:	08 95       	ret

0000081e <encoder_init>:
#include <stdio.h>
#define F_CPU 16000000
#include <util/delay.h>
#include <avr/io.h>
void encoder_init() {
	DDRH |= (1 <<PH5);
     81e:	e1 e0       	ldi	r30, 0x01	; 1
     820:	f1 e0       	ldi	r31, 0x01	; 1
     822:	80 81       	ld	r24, Z
     824:	80 62       	ori	r24, 0x20	; 32
     826:	80 83       	st	Z, r24
	DDRH |= (1 <<PH3);
     828:	80 81       	ld	r24, Z
     82a:	88 60       	ori	r24, 0x08	; 8
     82c:	80 83       	st	Z, r24
	DDRH |= (1 <<PH6);
     82e:	80 81       	ld	r24, Z
     830:	80 64       	ori	r24, 0x40	; 64
     832:	80 83       	st	Z, r24
   
	//Set !OE low when resetting
	PORTH &= ~(1 << PH5);
     834:	e2 e0       	ldi	r30, 0x02	; 2
     836:	f1 e0       	ldi	r31, 0x01	; 1
     838:	80 81       	ld	r24, Z
     83a:	8f 7d       	andi	r24, 0xDF	; 223
     83c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     83e:	8a e6       	ldi	r24, 0x6A	; 106
     840:	8a 95       	dec	r24
     842:	f1 f7       	brne	.-4      	; 0x840 <encoder_init+0x22>
     844:	00 c0       	rjmp	.+0      	; 0x846 <encoder_init+0x28>
	_delay_us(20);


	//Toggle pin to reset encoder
	PORTH |= (1 << PH6);
     846:	80 81       	ld	r24, Z
     848:	80 64       	ori	r24, 0x40	; 64
     84a:	80 83       	st	Z, r24
     84c:	8a e6       	ldi	r24, 0x6A	; 106
     84e:	8a 95       	dec	r24
     850:	f1 f7       	brne	.-4      	; 0x84e <encoder_init+0x30>
     852:	00 c0       	rjmp	.+0      	; 0x854 <encoder_init+0x36>
		_delay_us(20);

	PORTH &= ~(1 << PH6);
     854:	80 81       	ld	r24, Z
     856:	8f 7b       	andi	r24, 0xBF	; 191
     858:	80 83       	st	Z, r24
     85a:	8a e6       	ldi	r24, 0x6A	; 106
     85c:	8a 95       	dec	r24
     85e:	f1 f7       	brne	.-4      	; 0x85c <encoder_init+0x3e>
     860:	00 c0       	rjmp	.+0      	; 0x862 <encoder_init+0x44>
		_delay_us(20);

	PORTH |= (1 << PH6);
     862:	80 81       	ld	r24, Z
     864:	80 64       	ori	r24, 0x40	; 64
     866:	80 83       	st	Z, r24
     868:	8a e6       	ldi	r24, 0x6A	; 106
     86a:	8a 95       	dec	r24
     86c:	f1 f7       	brne	.-4      	; 0x86a <encoder_init+0x4c>
     86e:	00 c0       	rjmp	.+0      	; 0x870 <encoder_init+0x52>
		_delay_us(20);

	//Set !OE high
	PORTH |= (1 << PH5);
     870:	80 81       	ld	r24, Z
     872:	80 62       	ori	r24, 0x20	; 32
     874:	80 83       	st	Z, r24
	encoder_maxValue = -15000;
     876:	88 e6       	ldi	r24, 0x68	; 104
     878:	95 ec       	ldi	r25, 0xC5	; 197
     87a:	90 93 68 02 	sts	0x0268, r25	; 0x800268 <encoder_maxValue+0x1>
     87e:	80 93 67 02 	sts	0x0267, r24	; 0x800267 <encoder_maxValue>
     882:	08 95       	ret

00000884 <encoder_convertValues>:

}
void encoder_convertValues() {
     884:	cf 92       	push	r12
     886:	df 92       	push	r13
     888:	ef 92       	push	r14
     88a:	ff 92       	push	r15
     88c:	cf 93       	push	r28
     88e:	df 93       	push	r29
	float a = (100.0-(-100.0))/encoder_maxValue;
     890:	60 91 67 02 	lds	r22, 0x0267	; 0x800267 <encoder_maxValue>
     894:	70 91 68 02 	lds	r23, 0x0268	; 0x800268 <encoder_maxValue+0x1>
	float b = -100;
	converted_encoderValue = a*encoder_value + b;
     898:	c0 91 5b 02 	lds	r28, 0x025B	; 0x80025b <encoder_value>
     89c:	d0 91 5c 02 	lds	r29, 0x025C	; 0x80025c <encoder_value+0x1>
     8a0:	07 2e       	mov	r0, r23
     8a2:	00 0c       	add	r0, r0
     8a4:	88 0b       	sbc	r24, r24
     8a6:	99 0b       	sbc	r25, r25
     8a8:	0e d6       	rcall	.+3100   	; 0x14c6 <__floatsisf>
     8aa:	9b 01       	movw	r18, r22
     8ac:	ac 01       	movw	r20, r24
     8ae:	60 e0       	ldi	r22, 0x00	; 0
     8b0:	70 e0       	ldi	r23, 0x00	; 0
     8b2:	88 e4       	ldi	r24, 0x48	; 72
     8b4:	93 e4       	ldi	r25, 0x43	; 67
     8b6:	6c d5       	rcall	.+2776   	; 0x1390 <__divsf3>
     8b8:	6b 01       	movw	r12, r22
     8ba:	7c 01       	movw	r14, r24
     8bc:	be 01       	movw	r22, r28
     8be:	dd 0f       	add	r29, r29
     8c0:	88 0b       	sbc	r24, r24
     8c2:	99 0b       	sbc	r25, r25
     8c4:	00 d6       	rcall	.+3072   	; 0x14c6 <__floatsisf>
     8c6:	9b 01       	movw	r18, r22
     8c8:	ac 01       	movw	r20, r24
     8ca:	c7 01       	movw	r24, r14
     8cc:	b6 01       	movw	r22, r12
     8ce:	db d6       	rcall	.+3510   	; 0x1686 <__mulsf3>
     8d0:	20 e0       	ldi	r18, 0x00	; 0
     8d2:	30 e0       	ldi	r19, 0x00	; 0
     8d4:	48 ec       	ldi	r20, 0xC8	; 200
     8d6:	52 e4       	ldi	r21, 0x42	; 66
     8d8:	90 d4       	rcall	.+2336   	; 0x11fa <__subsf3>
     8da:	c2 d5       	rcall	.+2948   	; 0x1460 <__fixsfsi>
     8dc:	70 93 64 02 	sts	0x0264, r23	; 0x800264 <converted_encoderValue+0x1>
     8e0:	60 93 63 02 	sts	0x0263, r22	; 0x800263 <converted_encoderValue>
	//printf("Converted encoder_values: %d\n\r", converted_encoderValue);
}
     8e4:	df 91       	pop	r29
     8e6:	cf 91       	pop	r28
     8e8:	ff 90       	pop	r15
     8ea:	ef 90       	pop	r14
     8ec:	df 90       	pop	r13
     8ee:	cf 90       	pop	r12
     8f0:	08 95       	ret

000008f2 <encoder_readValues>:
void encoder_readValues() {

	//set !OE value low
	PORTH &= ~(1 << PH5);
     8f2:	e2 e0       	ldi	r30, 0x02	; 2
     8f4:	f1 e0       	ldi	r31, 0x01	; 1
     8f6:	80 81       	ld	r24, Z
     8f8:	8f 7d       	andi	r24, 0xDF	; 223
     8fa:	80 83       	st	Z, r24
	
	//set select low to get high byte, then wait 20 microseconds
	PORTH &= ~(1 << PH3);
     8fc:	80 81       	ld	r24, Z
     8fe:	87 7f       	andi	r24, 0xF7	; 247
     900:	80 83       	st	Z, r24
     902:	8a e6       	ldi	r24, 0x6A	; 106
     904:	8a 95       	dec	r24
     906:	f1 f7       	brne	.-4      	; 0x904 <encoder_readValues+0x12>
     908:	00 c0       	rjmp	.+0      	; 0x90a <encoder_readValues+0x18>
	_delay_us(20);
	
	//Read msb
	uint8_t high_val = PINK & 0xff;
     90a:	a6 e0       	ldi	r26, 0x06	; 6
     90c:	b1 e0       	ldi	r27, 0x01	; 1
     90e:	8c 91       	ld	r24, X

	
	//set select low to get high byte, then wait 20 microseconds
	PORTH |= (1 << PH3);
     910:	90 81       	ld	r25, Z
     912:	98 60       	ori	r25, 0x08	; 8
     914:	90 83       	st	Z, r25
     916:	9a e6       	ldi	r25, 0x6A	; 106
     918:	9a 95       	dec	r25
     91a:	f1 f7       	brne	.-4      	; 0x918 <encoder_readValues+0x26>
     91c:	00 c0       	rjmp	.+0      	; 0x91e <encoder_readValues+0x2c>
	_delay_us(20);
	
	//Read lsb 
	uint8_t low_val =  PINK & 0xff;
     91e:	2c 91       	ld	r18, X


	//Set !OE high
	PORTH |= (1 << PH5);
     920:	90 81       	ld	r25, Z
     922:	90 62       	ori	r25, 0x20	; 32
     924:	90 83       	st	Z, r25
	
	//Process received data.
	int16_t rec_data = (high_val << 8) +low_val;
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	98 2f       	mov	r25, r24
     92a:	88 27       	eor	r24, r24
     92c:	82 0f       	add	r24, r18
     92e:	91 1d       	adc	r25, r1
	
	//convert from two-complement
	if (rec_data >= 0) {
     930:	99 23       	and	r25, r25
     932:	2c f0       	brlt	.+10     	; 0x93e <encoder_readValues+0x4c>
		encoder_value = rec_data;
     934:	90 93 5c 02 	sts	0x025C, r25	; 0x80025c <encoder_value+0x1>
     938:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <encoder_value>
     93c:	04 c0       	rjmp	.+8      	; 0x946 <encoder_readValues+0x54>
	}
	else {
		encoder_value = (-1* (~rec_data +1));
     93e:	90 93 5c 02 	sts	0x025C, r25	; 0x80025c <encoder_value+0x1>
     942:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <encoder_value>
	}
	if (encoder_value>0) {
     946:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <encoder_value>
     94a:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <encoder_value+0x1>
     94e:	18 16       	cp	r1, r24
     950:	19 06       	cpc	r1, r25
     952:	bc f4       	brge	.+46     	; 0x982 <encoder_readValues+0x90>
		//Encoder_reset
		PORTH |= (1 << PH6);
     954:	e2 e0       	ldi	r30, 0x02	; 2
     956:	f1 e0       	ldi	r31, 0x01	; 1
     958:	80 81       	ld	r24, Z
     95a:	80 64       	ori	r24, 0x40	; 64
     95c:	80 83       	st	Z, r24
     95e:	8a e6       	ldi	r24, 0x6A	; 106
     960:	8a 95       	dec	r24
     962:	f1 f7       	brne	.-4      	; 0x960 <encoder_readValues+0x6e>
     964:	00 c0       	rjmp	.+0      	; 0x966 <encoder_readValues+0x74>
		_delay_us(20);

		PORTH &= ~(1 << PH6);
     966:	80 81       	ld	r24, Z
     968:	8f 7b       	andi	r24, 0xBF	; 191
     96a:	80 83       	st	Z, r24
     96c:	9a e6       	ldi	r25, 0x6A	; 106
     96e:	9a 95       	dec	r25
     970:	f1 f7       	brne	.-4      	; 0x96e <encoder_readValues+0x7c>
     972:	00 c0       	rjmp	.+0      	; 0x974 <encoder_readValues+0x82>
		_delay_us(20);

		PORTH |= (1 << PH6);
     974:	80 81       	ld	r24, Z
     976:	80 64       	ori	r24, 0x40	; 64
     978:	80 83       	st	Z, r24
     97a:	8a e6       	ldi	r24, 0x6A	; 106
     97c:	8a 95       	dec	r24
     97e:	f1 f7       	brne	.-4      	; 0x97c <encoder_readValues+0x8a>
     980:	00 c0       	rjmp	.+0      	; 0x982 <encoder_readValues+0x90>
	}
	*/
	
	
	//Converts encoder values to [-100,100]
	encoder_convertValues();
     982:	80 cf       	rjmp	.-256    	; 0x884 <encoder_convertValues>
     984:	08 95       	ret

00000986 <game_init>:
#include "game.h"
#include "CAN.h"
#include "IR.h"
#include "solenoid.h"
#include "touchbutton.h"
void game_init() {
     986:	cf 93       	push	r28
     988:	df 93       	push	r29
	
	gameActive = 1;
     98a:	81 e0       	ldi	r24, 0x01	; 1
     98c:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <gameActive>
	
	//Initialize gameData
	numOf5ms = 0;
     990:	10 92 62 02 	sts	0x0262, r1	; 0x800262 <numOf5ms+0x1>
     994:	10 92 61 02 	sts	0x0261, r1	; 0x800261 <numOf5ms>
	gameData.playtime = numOf5ms*TIMER3_SECONDS;
     998:	60 91 61 02 	lds	r22, 0x0261	; 0x800261 <numOf5ms>
     99c:	70 91 62 02 	lds	r23, 0x0262	; 0x800262 <numOf5ms+0x1>
     9a0:	c9 e6       	ldi	r28, 0x69	; 105
     9a2:	d2 e0       	ldi	r29, 0x02	; 2
     9a4:	07 2e       	mov	r0, r23
     9a6:	00 0c       	add	r0, r0
     9a8:	88 0b       	sbc	r24, r24
     9aa:	99 0b       	sbc	r25, r25
     9ac:	8c d5       	rcall	.+2840   	; 0x14c6 <__floatsisf>
     9ae:	2d ec       	ldi	r18, 0xCD	; 205
     9b0:	3c ec       	ldi	r19, 0xCC	; 204
     9b2:	4c e4       	ldi	r20, 0x4C	; 76
     9b4:	5d e3       	ldi	r21, 0x3D	; 61
     9b6:	67 d6       	rcall	.+3278   	; 0x1686 <__mulsf3>
     9b8:	58 d5       	rcall	.+2736   	; 0x146a <__fixunssfsi>
     9ba:	6a 83       	std	Y+2, r22	; 0x02
	gameData.score = INITSCORE;
     9bc:	8a e0       	ldi	r24, 0x0A	; 10
     9be:	88 83       	st	Y, r24
	gameData.timeLimit = TIMELIMIT;
     9c0:	8e e1       	ldi	r24, 0x1E	; 30
     9c2:	89 83       	std	Y+1, r24	; 0x01
	
}
     9c4:	df 91       	pop	r29
     9c6:	cf 91       	pop	r28
     9c8:	08 95       	ret

000009ca <game_sendGameData>:


void game_sendGameData() {
     9ca:	cf 93       	push	r28
     9cc:	df 93       	push	r29
     9ce:	cd b7       	in	r28, 0x3d	; 61
     9d0:	de b7       	in	r29, 0x3e	; 62
     9d2:	2b 97       	sbiw	r28, 0x0b	; 11
     9d4:	0f b6       	in	r0, 0x3f	; 63
     9d6:	f8 94       	cli
     9d8:	de bf       	out	0x3e, r29	; 62
     9da:	0f be       	out	0x3f, r0	; 63
     9dc:	cd bf       	out	0x3d, r28	; 61
	CAN_message_t score;
	score.ID = 0x01;
     9de:	81 e0       	ldi	r24, 0x01	; 1
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	9a 87       	std	Y+10, r25	; 0x0a
     9e4:	89 87       	std	Y+9, r24	; 0x09
	score.data_length = 2;
     9e6:	82 e0       	ldi	r24, 0x02	; 2
     9e8:	8b 87       	std	Y+11, r24	; 0x0b
	score.data[0] = gameData.score;
     9ea:	e9 e6       	ldi	r30, 0x69	; 105
     9ec:	f2 e0       	ldi	r31, 0x02	; 2
     9ee:	80 81       	ld	r24, Z
     9f0:	89 83       	std	Y+1, r24	; 0x01
	score.data[1] = gameData.playtime;
     9f2:	82 81       	ldd	r24, Z+2	; 0x02
     9f4:	8a 83       	std	Y+2, r24	; 0x02
	CAN_transmit_message(&score);
     9f6:	ce 01       	movw	r24, r28
     9f8:	01 96       	adiw	r24, 0x01	; 1
     9fa:	84 dc       	rcall	.-1784   	; 0x304 <CAN_transmit_message>
}
     9fc:	2b 96       	adiw	r28, 0x0b	; 11
     9fe:	0f b6       	in	r0, 0x3f	; 63
     a00:	f8 94       	cli
     a02:	de bf       	out	0x3e, r29	; 62
     a04:	0f be       	out	0x3f, r0	; 63
     a06:	cd bf       	out	0x3d, r28	; 61
     a08:	df 91       	pop	r29
     a0a:	cf 91       	pop	r28
     a0c:	08 95       	ret

00000a0e <game_play>:

void game_play() {
     a0e:	cf 92       	push	r12
     a10:	df 92       	push	r13
     a12:	ef 92       	push	r14
     a14:	ff 92       	push	r15
     a16:	cf 93       	push	r28
     a18:	df 93       	push	r29
	
	IR_detectGoal();
     a1a:	51 d0       	rcall	.+162    	; 0xabe <IR_detectGoal>
	gameData.playtime = numOf5ms*TIMER3_SECONDS;
     a1c:	60 91 61 02 	lds	r22, 0x0261	; 0x800261 <numOf5ms>
     a20:	70 91 62 02 	lds	r23, 0x0262	; 0x800262 <numOf5ms+0x1>
     a24:	07 2e       	mov	r0, r23
     a26:	00 0c       	add	r0, r0
     a28:	88 0b       	sbc	r24, r24
     a2a:	99 0b       	sbc	r25, r25
     a2c:	4c d5       	rcall	.+2712   	; 0x14c6 <__floatsisf>
     a2e:	2d ec       	ldi	r18, 0xCD	; 205
     a30:	3c ec       	ldi	r19, 0xCC	; 204
     a32:	4c e4       	ldi	r20, 0x4C	; 76
     a34:	5d e3       	ldi	r21, 0x3D	; 61
     a36:	27 d6       	rcall	.+3150   	; 0x1686 <__mulsf3>
     a38:	18 d5       	rcall	.+2608   	; 0x146a <__fixunssfsi>
     a3a:	60 93 6b 02 	sts	0x026B, r22	; 0x80026b <gameData+0x2>
	float timeFloat = gameData.playtime;
	if (!(numOf5ms*TIMER3_SECONDS > timeFloat)) {
     a3e:	c0 91 61 02 	lds	r28, 0x0261	; 0x800261 <numOf5ms>
     a42:	d0 91 62 02 	lds	r29, 0x0262	; 0x800262 <numOf5ms+0x1>
     a46:	70 e0       	ldi	r23, 0x00	; 0
     a48:	80 e0       	ldi	r24, 0x00	; 0
     a4a:	90 e0       	ldi	r25, 0x00	; 0
     a4c:	3a d5       	rcall	.+2676   	; 0x14c2 <__floatunsisf>
     a4e:	6b 01       	movw	r12, r22
     a50:	7c 01       	movw	r14, r24
     a52:	be 01       	movw	r22, r28
     a54:	dd 0f       	add	r29, r29
     a56:	88 0b       	sbc	r24, r24
     a58:	99 0b       	sbc	r25, r25
     a5a:	35 d5       	rcall	.+2666   	; 0x14c6 <__floatsisf>
     a5c:	2d ec       	ldi	r18, 0xCD	; 205
     a5e:	3c ec       	ldi	r19, 0xCC	; 204
     a60:	4c e4       	ldi	r20, 0x4C	; 76
     a62:	5d e3       	ldi	r21, 0x3D	; 61
     a64:	10 d6       	rcall	.+3104   	; 0x1686 <__mulsf3>
     a66:	9b 01       	movw	r18, r22
     a68:	ac 01       	movw	r20, r24
     a6a:	c7 01       	movw	r24, r14
     a6c:	b6 01       	movw	r22, r12
     a6e:	8c d4       	rcall	.+2328   	; 0x1388 <__cmpsf2>
     a70:	88 23       	and	r24, r24
		cli();
     a72:	1c f0       	brlt	.+6      	; 0xa7a <game_play+0x6c>
		game_sendGameData();
     a74:	f8 94       	cli
     a76:	a9 df       	rcall	.-174    	; 0x9ca <game_sendGameData>
		sei();
     a78:	78 94       	sei
	}

}
     a7a:	df 91       	pop	r29
     a7c:	cf 91       	pop	r28
     a7e:	ff 90       	pop	r15
     a80:	ef 90       	pop	r14
     a82:	df 90       	pop	r13
     a84:	cf 90       	pop	r12
     a86:	08 95       	ret

00000a88 <game_stop>:

void game_stop() {
     a88:	cf 93       	push	r28
     a8a:	df 93       	push	r29
		gameData.playtime = numOf5ms*TIMER3_SECONDS;
     a8c:	60 91 61 02 	lds	r22, 0x0261	; 0x800261 <numOf5ms>
     a90:	70 91 62 02 	lds	r23, 0x0262	; 0x800262 <numOf5ms+0x1>
     a94:	c9 e6       	ldi	r28, 0x69	; 105
     a96:	d2 e0       	ldi	r29, 0x02	; 2
     a98:	07 2e       	mov	r0, r23
     a9a:	00 0c       	add	r0, r0
     a9c:	88 0b       	sbc	r24, r24
     a9e:	99 0b       	sbc	r25, r25
     aa0:	12 d5       	rcall	.+2596   	; 0x14c6 <__floatsisf>
     aa2:	2d ec       	ldi	r18, 0xCD	; 205
     aa4:	3c ec       	ldi	r19, 0xCC	; 204
     aa6:	4c e4       	ldi	r20, 0x4C	; 76
     aa8:	5d e3       	ldi	r21, 0x3D	; 61
     aaa:	ed d5       	rcall	.+3034   	; 0x1686 <__mulsf3>
     aac:	de d4       	rcall	.+2492   	; 0x146a <__fixunssfsi>
     aae:	6a 83       	std	Y+2, r22	; 0x02
		gameData.score = INITSCORE;
     ab0:	8a e0       	ldi	r24, 0x0A	; 10
     ab2:	88 83       	st	Y, r24
		gameActive = 0;
     ab4:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <gameActive>
}
     ab8:	df 91       	pop	r29
     aba:	cf 91       	pop	r28
     abc:	08 95       	ret

00000abe <IR_detectGoal>:
#include "game.h"
#define F_CPU 16000000

#include <avr/delay.h>

void IR_detectGoal() {
     abe:	cf 93       	push	r28
     ac0:	df 93       	push	r29
	int temp5ms = numOf5ms;
     ac2:	c0 91 61 02 	lds	r28, 0x0261	; 0x800261 <numOf5ms>
     ac6:	d0 91 62 02 	lds	r29, 0x0262	; 0x800262 <numOf5ms+0x1>
	uint16_t adc_value = ADC_read();
     aca:	89 de       	rcall	.-750    	; 0x7de <ADC_read>
	
	if (adc_value < 50) {
     acc:	c2 97       	sbiw	r24, 0x32	; 50
     ace:	a0 f4       	brcc	.+40     	; 0xaf8 <IR_detectGoal+0x3a>
		if (gameData.score != 0) {
     ad0:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <gameData>
     ad4:	88 23       	and	r24, r24
     ad6:	a9 f0       	breq	.+42     	; 0xb02 <IR_detectGoal+0x44>
			gameData.score--;
     ad8:	81 50       	subi	r24, 0x01	; 1
     ada:	80 93 69 02 	sts	0x0269, r24	; 0x800269 <gameData>
     ade:	11 c0       	rjmp	.+34     	; 0xb02 <IR_detectGoal+0x44>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ae0:	2f ef       	ldi	r18, 0xFF	; 255
     ae2:	87 ea       	ldi	r24, 0xA7	; 167
     ae4:	91 e6       	ldi	r25, 0x61	; 97
     ae6:	21 50       	subi	r18, 0x01	; 1
     ae8:	80 40       	sbci	r24, 0x00	; 0
     aea:	90 40       	sbci	r25, 0x00	; 0
     aec:	e1 f7       	brne	.-8      	; 0xae6 <IR_detectGoal+0x28>
     aee:	00 c0       	rjmp	.+0      	; 0xaf0 <IR_detectGoal+0x32>
		
		game_sendGameData();

		while(adc_value<50) {
			_delay_ms(2000);
			adc_value = ADC_read();
     af0:	00 00       	nop
     af2:	75 de       	rcall	.-790    	; 0x7de <ADC_read>
			gameData.score--;
		}
		
		game_sendGameData();

		while(adc_value<50) {
     af4:	c2 97       	sbiw	r24, 0x32	; 50
     af6:	a0 f3       	brcs	.-24     	; 0xae0 <IR_detectGoal+0x22>
			_delay_ms(2000);
			adc_value = ADC_read();
		}
	}
	numOf5ms = temp5ms;
     af8:	d0 93 62 02 	sts	0x0262, r29	; 0x800262 <numOf5ms+0x1>
     afc:	c0 93 61 02 	sts	0x0261, r28	; 0x800261 <numOf5ms>
	if (adc_value < 50) {
		if (gameData.score != 0) {
			gameData.score--;
		}
		
		game_sendGameData();
     b00:	02 c0       	rjmp	.+4      	; 0xb06 <IR_detectGoal+0x48>
     b02:	63 df       	rcall	.-314    	; 0x9ca <game_sendGameData>
     b04:	ed cf       	rjmp	.-38     	; 0xae0 <IR_detectGoal+0x22>
			_delay_ms(2000);
			adc_value = ADC_read();
		}
	}
	numOf5ms = temp5ms;
}
     b06:	df 91       	pop	r29
     b08:	cf 91       	pop	r28
     b0a:	08 95       	ret

00000b0c <joystick_setServo>:


void joystick_setServo() {
	
		//Transform value to [2.1-0.9]
		float var = 3-(((float)joystick_pos.x_pos+100.0)/200.0*(2.1-0.9)+0.9);
     b0c:	60 91 5d 02 	lds	r22, 0x025D	; 0x80025d <joystick_pos>
		pwm_setPulseWidth(var);
     b10:	06 2e       	mov	r0, r22
     b12:	00 0c       	add	r0, r0
     b14:	77 0b       	sbc	r23, r23
     b16:	88 0b       	sbc	r24, r24
     b18:	99 0b       	sbc	r25, r25
     b1a:	d5 d4       	rcall	.+2474   	; 0x14c6 <__floatsisf>
     b1c:	20 e0       	ldi	r18, 0x00	; 0
     b1e:	30 e0       	ldi	r19, 0x00	; 0
     b20:	48 ec       	ldi	r20, 0xC8	; 200
     b22:	52 e4       	ldi	r21, 0x42	; 66
     b24:	6b d3       	rcall	.+1750   	; 0x11fc <__addsf3>
     b26:	20 e0       	ldi	r18, 0x00	; 0
     b28:	30 e0       	ldi	r19, 0x00	; 0
     b2a:	48 e4       	ldi	r20, 0x48	; 72
     b2c:	53 e4       	ldi	r21, 0x43	; 67
     b2e:	30 d4       	rcall	.+2144   	; 0x1390 <__divsf3>
     b30:	29 e9       	ldi	r18, 0x99	; 153
     b32:	39 e9       	ldi	r19, 0x99	; 153
     b34:	49 e9       	ldi	r20, 0x99	; 153
     b36:	5f e3       	ldi	r21, 0x3F	; 63
     b38:	a6 d5       	rcall	.+2892   	; 0x1686 <__mulsf3>
     b3a:	26 e6       	ldi	r18, 0x66	; 102
     b3c:	36 e6       	ldi	r19, 0x66	; 102
     b3e:	46 e6       	ldi	r20, 0x66	; 102
     b40:	5f e3       	ldi	r21, 0x3F	; 63
     b42:	5c d3       	rcall	.+1720   	; 0x11fc <__addsf3>
     b44:	9b 01       	movw	r18, r22
     b46:	ac 01       	movw	r20, r24
     b48:	60 e0       	ldi	r22, 0x00	; 0
     b4a:	70 e0       	ldi	r23, 0x00	; 0
     b4c:	80 e4       	ldi	r24, 0x40	; 64
     b4e:	90 e4       	ldi	r25, 0x40	; 64
     b50:	54 d3       	rcall	.+1704   	; 0x11fa <__subsf3>
     b52:	db c1       	rjmp	.+950    	; 0xf0a <pwm_setPulseWidth>
     b54:	08 95       	ret

00000b56 <motor_enable>:

void motor_enable() {
	PORTH |= (1 << PH4);
}
void motor_disable() {
	PORTH &= ~(1 << PH4);
     b56:	e2 e0       	ldi	r30, 0x02	; 2
     b58:	f1 e0       	ldi	r31, 0x01	; 1
     b5a:	80 81       	ld	r24, Z
     b5c:	80 61       	ori	r24, 0x10	; 16
     b5e:	80 83       	st	Z, r24
     b60:	08 95       	ret

00000b62 <motor_setDirection>:
}

void motor_setDirection(uint8_t dir) {
	
	//right
	if (dir) {
     b62:	88 23       	and	r24, r24
     b64:	31 f0       	breq	.+12     	; 0xb72 <motor_setDirection+0x10>
		PORTH |= (1 << PH1);
     b66:	e2 e0       	ldi	r30, 0x02	; 2
     b68:	f1 e0       	ldi	r31, 0x01	; 1
     b6a:	80 81       	ld	r24, Z
     b6c:	82 60       	ori	r24, 0x02	; 2
     b6e:	80 83       	st	Z, r24
     b70:	08 95       	ret
		
	}
	else {
		PORTH &= ~(1 << PH1);
     b72:	e2 e0       	ldi	r30, 0x02	; 2
     b74:	f1 e0       	ldi	r31, 0x01	; 1
     b76:	80 81       	ld	r24, Z
     b78:	8d 7f       	andi	r24, 0xFD	; 253
     b7a:	80 83       	st	Z, r24
     b7c:	08 95       	ret

00000b7e <motor_setSpeed>:
	}
}

void motor_setSpeed(uint8_t speed) {
     b7e:	cf 93       	push	r28
     b80:	df 93       	push	r29
     b82:	00 d0       	rcall	.+0      	; 0xb84 <motor_setSpeed+0x6>
     b84:	cd b7       	in	r28, 0x3d	; 61
     b86:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[3];
	uint8_t address = 0x50;
	uint8_t command_byte = 0x00;
	data[0] = address;  //this address contains a low byte at end signifying a transmission.
     b88:	90 e5       	ldi	r25, 0x50	; 80
     b8a:	99 83       	std	Y+1, r25	; 0x01
	data[1] = command_byte;
     b8c:	1a 82       	std	Y+2, r1	; 0x02
	data[2] = speed;
     b8e:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(data, 3);
     b90:	63 e0       	ldi	r22, 0x03	; 3
     b92:	ce 01       	movw	r24, r28
     b94:	01 96       	adiw	r24, 0x01	; 1
     b96:	65 d2       	rcall	.+1226   	; 0x1062 <TWI_Start_Transceiver_With_Data>
}
     b98:	0f 90       	pop	r0
     b9a:	0f 90       	pop	r0
     b9c:	0f 90       	pop	r0
     b9e:	df 91       	pop	r29
     ba0:	cf 91       	pop	r28
     ba2:	08 95       	ret

00000ba4 <motor_control>:

void motor_control() {
     ba4:	4f 92       	push	r4
     ba6:	5f 92       	push	r5
     ba8:	6f 92       	push	r6
     baa:	7f 92       	push	r7
     bac:	8f 92       	push	r8
     bae:	9f 92       	push	r9
     bb0:	af 92       	push	r10
     bb2:	bf 92       	push	r11
     bb4:	cf 92       	push	r12
     bb6:	df 92       	push	r13
     bb8:	ef 92       	push	r14
     bba:	ff 92       	push	r15
     bbc:	cf 93       	push	r28
     bbe:	df 93       	push	r29
     bc0:	00 d0       	rcall	.+0      	; 0xbc2 <motor_control+0x1e>
     bc2:	1f 92       	push	r1
     bc4:	cd b7       	in	r28, 0x3d	; 61
     bc6:	de b7       	in	r29, 0x3e	; 62

	//Implementing a PID-regulator
	int32_t reference_position = slider_pos.right_pos;
     bc8:	80 91 71 02 	lds	r24, 0x0271	; 0x800271 <slider_pos+0x4>
     bcc:	90 91 72 02 	lds	r25, 0x0272	; 0x800272 <slider_pos+0x5>
     bd0:	a0 91 73 02 	lds	r26, 0x0273	; 0x800273 <slider_pos+0x6>
     bd4:	b0 91 74 02 	lds	r27, 0x0274	; 0x800274 <slider_pos+0x7>
	float K_p = 0.5;
	float K_i = 0.8;
	float K_d = 0.06;//0.01;// 0.001;
	int error = reference_position - converted_encoderValue;
     bd8:	20 91 63 02 	lds	r18, 0x0263	; 0x800263 <converted_encoderValue>
     bdc:	30 91 64 02 	lds	r19, 0x0264	; 0x800264 <converted_encoderValue+0x1>
	summed_error += error*TIMER3_SECONDS;
     be0:	bc 01       	movw	r22, r24
     be2:	62 1b       	sub	r22, r18
     be4:	73 0b       	sbc	r23, r19
     be6:	07 2e       	mov	r0, r23
     be8:	00 0c       	add	r0, r0
     bea:	88 0b       	sbc	r24, r24
     bec:	99 0b       	sbc	r25, r25
     bee:	6b d4       	rcall	.+2262   	; 0x14c6 <__floatsisf>
     bf0:	6b 01       	movw	r12, r22
     bf2:	7c 01       	movw	r14, r24
     bf4:	2d ec       	ldi	r18, 0xCD	; 205
     bf6:	3c ec       	ldi	r19, 0xCC	; 204
     bf8:	4c e4       	ldi	r20, 0x4C	; 76
     bfa:	5d e3       	ldi	r21, 0x3D	; 61
     bfc:	44 d5       	rcall	.+2696   	; 0x1686 <__mulsf3>
     bfe:	20 91 80 02 	lds	r18, 0x0280	; 0x800280 <summed_error>
     c02:	30 91 81 02 	lds	r19, 0x0281	; 0x800281 <summed_error+0x1>
     c06:	40 91 82 02 	lds	r20, 0x0282	; 0x800282 <summed_error+0x2>
     c0a:	50 91 83 02 	lds	r21, 0x0283	; 0x800283 <summed_error+0x3>
     c0e:	f6 d2       	rcall	.+1516   	; 0x11fc <__addsf3>
     c10:	4b 01       	movw	r8, r22
     c12:	5c 01       	movw	r10, r24
     c14:	60 93 80 02 	sts	0x0280, r22	; 0x800280 <summed_error>
     c18:	70 93 81 02 	sts	0x0281, r23	; 0x800281 <summed_error+0x1>
     c1c:	80 93 82 02 	sts	0x0282, r24	; 0x800282 <summed_error+0x2>
     c20:	90 93 83 02 	sts	0x0283, r25	; 0x800283 <summed_error+0x3>
	float derivative_error = (error-prev_error)/TIMER3_SECONDS;
     c24:	20 91 84 02 	lds	r18, 0x0284	; 0x800284 <prev_error>
     c28:	30 91 85 02 	lds	r19, 0x0285	; 0x800285 <prev_error+0x1>
     c2c:	40 91 86 02 	lds	r20, 0x0286	; 0x800286 <prev_error+0x2>
     c30:	50 91 87 02 	lds	r21, 0x0287	; 0x800287 <prev_error+0x3>
     c34:	c7 01       	movw	r24, r14
     c36:	b6 01       	movw	r22, r12
     c38:	e0 d2       	rcall	.+1472   	; 0x11fa <__subsf3>
     c3a:	2d ec       	ldi	r18, 0xCD	; 205
     c3c:	3c ec       	ldi	r19, 0xCC	; 204
     c3e:	4c e4       	ldi	r20, 0x4C	; 76
     c40:	5d e3       	ldi	r21, 0x3D	; 61
     c42:	a6 d3       	rcall	.+1868   	; 0x1390 <__divsf3>
     c44:	69 83       	std	Y+1, r22	; 0x01
     c46:	7a 83       	std	Y+2, r23	; 0x02
     c48:	8b 83       	std	Y+3, r24	; 0x03
     c4a:	9c 83       	std	Y+4, r25	; 0x04
	prev_error = error;
     c4c:	c0 92 84 02 	sts	0x0284, r12	; 0x800284 <prev_error>
     c50:	d0 92 85 02 	sts	0x0285, r13	; 0x800285 <prev_error+0x1>
     c54:	e0 92 86 02 	sts	0x0286, r14	; 0x800286 <prev_error+0x2>
     c58:	f0 92 87 02 	sts	0x0287, r15	; 0x800287 <prev_error+0x3>
	int u =  K_p*error + K_i*summed_error + K_d*derivative_error;
     c5c:	20 e0       	ldi	r18, 0x00	; 0
     c5e:	30 e0       	ldi	r19, 0x00	; 0
     c60:	40 e0       	ldi	r20, 0x00	; 0
     c62:	5f e3       	ldi	r21, 0x3F	; 63
     c64:	c7 01       	movw	r24, r14
     c66:	b6 01       	movw	r22, r12
     c68:	0e d5       	rcall	.+2588   	; 0x1686 <__mulsf3>
     c6a:	2b 01       	movw	r4, r22
     c6c:	3c 01       	movw	r6, r24
     c6e:	2d ec       	ldi	r18, 0xCD	; 205
     c70:	3c ec       	ldi	r19, 0xCC	; 204
     c72:	4c e4       	ldi	r20, 0x4C	; 76
     c74:	5f e3       	ldi	r21, 0x3F	; 63
     c76:	c5 01       	movw	r24, r10
     c78:	b4 01       	movw	r22, r8
     c7a:	05 d5       	rcall	.+2570   	; 0x1686 <__mulsf3>
     c7c:	9b 01       	movw	r18, r22
     c7e:	ac 01       	movw	r20, r24
     c80:	c3 01       	movw	r24, r6
     c82:	b2 01       	movw	r22, r4
     c84:	bb d2       	rcall	.+1398   	; 0x11fc <__addsf3>
     c86:	4b 01       	movw	r8, r22
     c88:	5c 01       	movw	r10, r24
     c8a:	2f e8       	ldi	r18, 0x8F	; 143
     c8c:	32 ec       	ldi	r19, 0xC2	; 194
     c8e:	45 e7       	ldi	r20, 0x75	; 117
     c90:	5d e3       	ldi	r21, 0x3D	; 61
     c92:	69 81       	ldd	r22, Y+1	; 0x01
     c94:	7a 81       	ldd	r23, Y+2	; 0x02
     c96:	8b 81       	ldd	r24, Y+3	; 0x03
     c98:	9c 81       	ldd	r25, Y+4	; 0x04
     c9a:	f5 d4       	rcall	.+2538   	; 0x1686 <__mulsf3>
     c9c:	9b 01       	movw	r18, r22
     c9e:	ac 01       	movw	r20, r24
     ca0:	c5 01       	movw	r24, r10
     ca2:	b4 01       	movw	r22, r8
     ca4:	ab d2       	rcall	.+1366   	; 0x11fc <__addsf3>
     ca6:	dc d3       	rcall	.+1976   	; 0x1460 <__fixsfsi>
     ca8:	4b 01       	movw	r8, r22
	
	
	//u will generally vary between -100 and 100;
	
	if (u>0)
     caa:	5c 01       	movw	r10, r24
     cac:	16 16       	cp	r1, r22
	{
		motor_setDirection(1);
     cae:	17 06       	cpc	r1, r23
     cb0:	64 f4       	brge	.+24     	; 0xcca <motor_control+0x126>
		u = (u*255)/100;
     cb2:	81 e0       	ldi	r24, 0x01	; 1
     cb4:	56 df       	rcall	.-340    	; 0xb62 <motor_setDirection>
     cb6:	2f ef       	ldi	r18, 0xFF	; 255
     cb8:	28 9d       	mul	r18, r8
     cba:	c0 01       	movw	r24, r0
     cbc:	29 9d       	mul	r18, r9
     cbe:	90 0d       	add	r25, r0
     cc0:	11 24       	eor	r1, r1
     cc2:	64 e6       	ldi	r22, 0x64	; 100
     cc4:	70 e0       	ldi	r23, 0x00	; 0
		
		} else {
		motor_setDirection(0);
     cc6:	45 d5       	rcall	.+2698   	; 0x1752 <__divmodhi4>
     cc8:	0c c0       	rjmp	.+24     	; 0xce2 <motor_control+0x13e>
     cca:	80 e0       	ldi	r24, 0x00	; 0
		u = -(u*255)/100;
     ccc:	4a df       	rcall	.-364    	; 0xb62 <motor_setDirection>
     cce:	21 e0       	ldi	r18, 0x01	; 1
     cd0:	28 9d       	mul	r18, r8
     cd2:	c0 01       	movw	r24, r0
     cd4:	29 9d       	mul	r18, r9
     cd6:	90 0d       	add	r25, r0
     cd8:	98 19       	sub	r25, r8
     cda:	11 24       	eor	r1, r1
     cdc:	64 e6       	ldi	r22, 0x64	; 100
     cde:	70 e0       	ldi	r23, 0x00	; 0
     ce0:	38 d5       	rcall	.+2672   	; 0x1752 <__divmodhi4>
		
	}
	int offset = 25;
	u = u+offset;
     ce2:	cb 01       	movw	r24, r22

	//Safety, setting maximum input
	if (u>255) {
     ce4:	49 96       	adiw	r24, 0x19	; 25
     ce6:	8f 3f       	cpi	r24, 0xFF	; 255
     ce8:	91 05       	cpc	r25, r1
     cea:	b1 f0       	breq	.+44     	; 0xd18 <motor_control+0x174>
		u = 255;
		summed_error -= error; // anti-windup (as seen in Reguleringsteknikk) 
     cec:	ac f0       	brlt	.+42     	; 0xd18 <motor_control+0x174>
     cee:	a7 01       	movw	r20, r14
     cf0:	96 01       	movw	r18, r12
     cf2:	60 91 80 02 	lds	r22, 0x0280	; 0x800280 <summed_error>
     cf6:	70 91 81 02 	lds	r23, 0x0281	; 0x800281 <summed_error+0x1>
     cfa:	80 91 82 02 	lds	r24, 0x0282	; 0x800282 <summed_error+0x2>
     cfe:	90 91 83 02 	lds	r25, 0x0283	; 0x800283 <summed_error+0x3>
     d02:	7b d2       	rcall	.+1270   	; 0x11fa <__subsf3>
     d04:	60 93 80 02 	sts	0x0280, r22	; 0x800280 <summed_error>
     d08:	70 93 81 02 	sts	0x0281, r23	; 0x800281 <summed_error+0x1>
     d0c:	80 93 82 02 	sts	0x0282, r24	; 0x800282 <summed_error+0x2>
     d10:	90 93 83 02 	sts	0x0283, r25	; 0x800283 <summed_error+0x3>
	int offset = 25;
	u = u+offset;

	//Safety, setting maximum input
	if (u>255) {
		u = 255;
     d14:	8f ef       	ldi	r24, 0xFF	; 255
		summed_error -= error; // anti-windup (as seen in Reguleringsteknikk) 
	}
	
	
	motor_setSpeed((uint8_t) u);
     d16:	90 e0       	ldi	r25, 0x00	; 0
     d18:	32 df       	rcall	.-412    	; 0xb7e <motor_setSpeed>
	

}
     d1a:	0f 90       	pop	r0
     d1c:	0f 90       	pop	r0
     d1e:	0f 90       	pop	r0
     d20:	0f 90       	pop	r0
     d22:	df 91       	pop	r29
     d24:	cf 91       	pop	r28
     d26:	ff 90       	pop	r15
     d28:	ef 90       	pop	r14
     d2a:	df 90       	pop	r13
     d2c:	cf 90       	pop	r12
     d2e:	bf 90       	pop	r11
     d30:	af 90       	pop	r10
     d32:	9f 90       	pop	r9
     d34:	8f 90       	pop	r8
     d36:	7f 90       	pop	r7
     d38:	6f 90       	pop	r6
     d3a:	5f 90       	pop	r5
     d3c:	4f 90       	pop	r4
     d3e:	08 95       	ret

00000d40 <motor_calibrate>:

void motor_calibrate() {
     d40:	cf 92       	push	r12
     d42:	df 92       	push	r13
     d44:	ef 92       	push	r14
     d46:	ff 92       	push	r15
	motor_setDirection(0);
     d48:	80 e0       	ldi	r24, 0x00	; 0
     d4a:	0b df       	rcall	.-490    	; 0xb62 <motor_setDirection>
     d4c:	2f ef       	ldi	r18, 0xFF	; 255
     d4e:	39 e6       	ldi	r19, 0x69	; 105
     d50:	48 e1       	ldi	r20, 0x18	; 24
     d52:	21 50       	subi	r18, 0x01	; 1
     d54:	30 40       	sbci	r19, 0x00	; 0
     d56:	40 40       	sbci	r20, 0x00	; 0
     d58:	e1 f7       	brne	.-8      	; 0xd52 <motor_calibrate+0x12>
     d5a:	00 c0       	rjmp	.+0      	; 0xd5c <motor_calibrate+0x1c>
     d5c:	00 00       	nop
	_delay_ms(500);
	uint8_t speed = 0;
	motor_setSpeed(75);	
     d5e:	8b e4       	ldi	r24, 0x4B	; 75
	motor_enable();
     d60:	0e df       	rcall	.-484    	; 0xb7e <motor_setSpeed>
     d62:	f9 de       	rcall	.-526    	; 0xb56 <motor_enable>
     d64:	8f ef       	ldi	r24, 0xFF	; 255
     d66:	91 ee       	ldi	r25, 0xE1	; 225
     d68:	24 e0       	ldi	r18, 0x04	; 4
     d6a:	81 50       	subi	r24, 0x01	; 1
     d6c:	90 40       	sbci	r25, 0x00	; 0
     d6e:	20 40       	sbci	r18, 0x00	; 0
     d70:	e1 f7       	brne	.-8      	; 0xd6a <motor_calibrate+0x2a>
     d72:	00 c0       	rjmp	.+0      	; 0xd74 <motor_calibrate+0x34>
     d74:	00 00       	nop

	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
     d76:	c1 2c       	mov	r12, r1
     d78:	d1 2c       	mov	r13, r1
     d7a:	76 01       	movw	r14, r12
	_delay_ms(500);
	uint8_t speed = 0;
	motor_setSpeed(75);	
	motor_enable();

	int32_t prev_encoder = 10;
     d7c:	4a e0       	ldi	r20, 0x0A	; 10
     d7e:	50 e0       	ldi	r21, 0x00	; 0
     d80:	60 e0       	ldi	r22, 0x00	; 0
     d82:	70 e0       	ldi	r23, 0x00	; 0
	_delay_ms(100);
	
	//Move until reach left wall
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
		encoder_readValues();
     d84:	16 c0       	rjmp	.+44     	; 0xdb2 <motor_calibrate+0x72>
     d86:	b5 dd       	rcall	.-1174   	; 0x8f2 <encoder_readValues>
		current_encoder = encoder_value;
     d88:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <encoder_value>
     d8c:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <encoder_value+0x1>
     d90:	09 2e       	mov	r0, r25
     d92:	00 0c       	add	r0, r0
     d94:	aa 0b       	sbc	r26, r26
     d96:	bb 0b       	sbc	r27, r27
     d98:	3f ef       	ldi	r19, 0xFF	; 255
     d9a:	43 ed       	ldi	r20, 0xD3	; 211
     d9c:	20 e3       	ldi	r18, 0x30	; 48
     d9e:	31 50       	subi	r19, 0x01	; 1
     da0:	40 40       	sbci	r20, 0x00	; 0
     da2:	20 40       	sbci	r18, 0x00	; 0
     da4:	e1 f7       	brne	.-8      	; 0xd9e <motor_calibrate+0x5e>
     da6:	00 c0       	rjmp	.+0      	; 0xda8 <motor_calibrate+0x68>
     da8:	00 00       	nop
     daa:	b7 01       	movw	r22, r14
     dac:	a6 01       	movw	r20, r12
     dae:	6c 01       	movw	r12, r24
     db0:	7d 01       	movw	r14, r26
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
	_delay_ms(100);
	
	//Move until reach left wall
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     db2:	d7 01       	movw	r26, r14
     db4:	c6 01       	movw	r24, r12
     db6:	84 1b       	sub	r24, r20
     db8:	95 0b       	sbc	r25, r21
     dba:	a6 0b       	sbc	r26, r22
     dbc:	b7 0b       	sbc	r27, r23
     dbe:	18 16       	cp	r1, r24
     dc0:	19 06       	cpc	r1, r25
     dc2:	1a 06       	cpc	r1, r26
     dc4:	1b 06       	cpc	r1, r27
     dc6:	fc f2       	brlt	.-66     	; 0xd86 <motor_calibrate+0x46>
     dc8:	4c 19       	sub	r20, r12
     dca:	5d 09       	sbc	r21, r13
     dcc:	6e 09       	sbc	r22, r14
     dce:	7f 09       	sbc	r23, r15
     dd0:	14 16       	cp	r1, r20
     dd2:	15 06       	cpc	r1, r21
     dd4:	16 06       	cpc	r1, r22
		current_encoder = encoder_value;
		_delay_ms(1000);
	}
	
	//Reset encoder values
	encoder_init();
     dd6:	17 06       	cpc	r1, r23
     dd8:	b4 f2       	brlt	.-84     	; 0xd86 <motor_calibrate+0x46>
	motor_setDirection(1);
     dda:	21 dd       	rcall	.-1470   	; 0x81e <encoder_init>
     ddc:	81 e0       	ldi	r24, 0x01	; 1
     dde:	c1 de       	rcall	.-638    	; 0xb62 <motor_setDirection>
	prev_encoder = current_encoder+1;
     de0:	b7 01       	movw	r22, r14
     de2:	a6 01       	movw	r20, r12
     de4:	4f 5f       	subi	r20, 0xFF	; 255
     de6:	5f 4f       	sbci	r21, 0xFF	; 255
     de8:	6f 4f       	sbci	r22, 0xFF	; 255
     dea:	7f 4f       	sbci	r23, 0xFF	; 255
     dec:	3f ef       	ldi	r19, 0xFF	; 255
     dee:	83 ed       	ldi	r24, 0xD3	; 211
     df0:	90 e3       	ldi	r25, 0x30	; 48
     df2:	31 50       	subi	r19, 0x01	; 1
     df4:	80 40       	sbci	r24, 0x00	; 0
     df6:	90 40       	sbci	r25, 0x00	; 0
     df8:	e1 f7       	brne	.-8      	; 0xdf2 <motor_calibrate+0xb2>
     dfa:	00 c0       	rjmp	.+0      	; 0xdfc <motor_calibrate+0xbc>
     dfc:	00 00       	nop
	_delay_ms(1000);
	
	//Move until reach right wall
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
		encoder_readValues();
     dfe:	16 c0       	rjmp	.+44     	; 0xe2c <motor_calibrate+0xec>
     e00:	78 dd       	rcall	.-1296   	; 0x8f2 <encoder_readValues>
		current_encoder = encoder_value;
     e02:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <encoder_value>
     e06:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <encoder_value+0x1>
     e0a:	09 2e       	mov	r0, r25
     e0c:	00 0c       	add	r0, r0
     e0e:	aa 0b       	sbc	r26, r26
     e10:	bb 0b       	sbc	r27, r27
     e12:	2f ef       	ldi	r18, 0xFF	; 255
     e14:	33 ed       	ldi	r19, 0xD3	; 211
     e16:	40 e3       	ldi	r20, 0x30	; 48
     e18:	21 50       	subi	r18, 0x01	; 1
     e1a:	30 40       	sbci	r19, 0x00	; 0
     e1c:	40 40       	sbci	r20, 0x00	; 0
     e1e:	e1 f7       	brne	.-8      	; 0xe18 <motor_calibrate+0xd8>
     e20:	00 c0       	rjmp	.+0      	; 0xe22 <motor_calibrate+0xe2>
     e22:	00 00       	nop
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	
	//Move until reach right wall
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
     e24:	b7 01       	movw	r22, r14
     e26:	a6 01       	movw	r20, r12
		encoder_readValues();
		current_encoder = encoder_value;
     e28:	6c 01       	movw	r12, r24
     e2a:	7d 01       	movw	r14, r26
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	
	//Move until reach right wall
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     e2c:	d7 01       	movw	r26, r14
     e2e:	c6 01       	movw	r24, r12
     e30:	84 1b       	sub	r24, r20
     e32:	95 0b       	sbc	r25, r21
     e34:	a6 0b       	sbc	r26, r22
     e36:	b7 0b       	sbc	r27, r23
     e38:	18 16       	cp	r1, r24
     e3a:	19 06       	cpc	r1, r25
     e3c:	1a 06       	cpc	r1, r26
     e3e:	1b 06       	cpc	r1, r27
     e40:	fc f2       	brlt	.-66     	; 0xe00 <motor_calibrate+0xc0>
     e42:	4c 19       	sub	r20, r12
     e44:	5d 09       	sbc	r21, r13
     e46:	6e 09       	sbc	r22, r14
     e48:	7f 09       	sbc	r23, r15
     e4a:	14 16       	cp	r1, r20
     e4c:	15 06       	cpc	r1, r21
     e4e:	16 06       	cpc	r1, r22
     e50:	17 06       	cpc	r1, r23
		current_encoder = encoder_value;
		_delay_ms(1000);
	}
	
	//Set max encoder value.
	encoder_readValues();
     e52:	b4 f2       	brlt	.-84     	; 0xe00 <motor_calibrate+0xc0>
     e54:	4e dd       	rcall	.-1380   	; 0x8f2 <encoder_readValues>
     e56:	8f ef       	ldi	r24, 0xFF	; 255
     e58:	90 e7       	ldi	r25, 0x70	; 112
     e5a:	22 e0       	ldi	r18, 0x02	; 2
     e5c:	81 50       	subi	r24, 0x01	; 1
     e5e:	90 40       	sbci	r25, 0x00	; 0
     e60:	20 40       	sbci	r18, 0x00	; 0
     e62:	e1 f7       	brne	.-8      	; 0xe5c <motor_calibrate+0x11c>
     e64:	00 c0       	rjmp	.+0      	; 0xe66 <motor_calibrate+0x126>
     e66:	00 00       	nop
	_delay_ms(50);
	encoder_maxValue = encoder_value;
     e68:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <encoder_value>
     e6c:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <encoder_value+0x1>
     e70:	90 93 68 02 	sts	0x0268, r25	; 0x800268 <encoder_maxValue+0x1>
     e74:	80 93 67 02 	sts	0x0267, r24	; 0x800267 <encoder_maxValue>


     e78:	ff 90       	pop	r15
     e7a:	ef 90       	pop	r14
     e7c:	df 90       	pop	r13
     e7e:	cf 90       	pop	r12
     e80:	08 95       	ret

00000e82 <motor_init>:



void motor_init() {
	//configure PH1 (DIR) and PH4 (EN) as output
	DDRH |= (1 << PH1);
     e82:	e1 e0       	ldi	r30, 0x01	; 1
     e84:	f1 e0       	ldi	r31, 0x01	; 1
     e86:	80 81       	ld	r24, Z
     e88:	82 60       	ori	r24, 0x02	; 2
     e8a:	80 83       	st	Z, r24
	DDRH |= (1 << PH4);
     e8c:	80 81       	ld	r24, Z
     e8e:	80 61       	ori	r24, 0x10	; 16
     e90:	80 83       	st	Z, r24
	
	//motor_setSpeed(0);
	summed_error = 0;
     e92:	10 92 80 02 	sts	0x0280, r1	; 0x800280 <summed_error>
     e96:	10 92 81 02 	sts	0x0281, r1	; 0x800281 <summed_error+0x1>
     e9a:	10 92 82 02 	sts	0x0282, r1	; 0x800282 <summed_error+0x2>
     e9e:	10 92 83 02 	sts	0x0283, r1	; 0x800283 <summed_error+0x3>
	prev_error = 0;
     ea2:	10 92 84 02 	sts	0x0284, r1	; 0x800284 <prev_error>
     ea6:	10 92 85 02 	sts	0x0285, r1	; 0x800285 <prev_error+0x1>
     eaa:	10 92 86 02 	sts	0x0286, r1	; 0x800286 <prev_error+0x2>
     eae:	10 92 87 02 	sts	0x0287, r1	; 0x800287 <prev_error+0x3>
     eb2:	2f ef       	ldi	r18, 0xFF	; 255
     eb4:	89 e6       	ldi	r24, 0x69	; 105
     eb6:	98 e1       	ldi	r25, 0x18	; 24
     eb8:	21 50       	subi	r18, 0x01	; 1
     eba:	80 40       	sbci	r24, 0x00	; 0
     ebc:	90 40       	sbci	r25, 0x00	; 0
     ebe:	e1 f7       	brne	.-8      	; 0xeb8 <motor_init+0x36>
     ec0:	00 c0       	rjmp	.+0      	; 0xec2 <motor_init+0x40>
     ec2:	00 00       	nop
	_delay_ms(500);
	//printf("Start moving");
	motor_calibrate();
     ec4:	3d cf       	rjmp	.-390    	; 0xd40 <motor_calibrate>
     ec6:	08 95       	ret

00000ec8 <pwm_init>:
#define PWM_PRESCALER				8
#define ICR_PERIOD					(F_CPU*PERIOD_MS)/PWM_PRESCALER/1000

void pwm_init() {
	//set output pin
	DDRB |= (1 << PB5);
     ec8:	25 9a       	sbi	0x04, 5	; 4
	
	//Reset prescaler, then set to 8.
	TCCR1B &= PRESC_OFF;
     eca:	e1 e8       	ldi	r30, 0x81	; 129
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	88 7f       	andi	r24, 0xF8	; 248
     ed2:	80 83       	st	Z, r24
	TCCR1B |= PRESC_8;
     ed4:	80 81       	ld	r24, Z
     ed6:	82 60       	ori	r24, 0x02	; 2
     ed8:	80 83       	st	Z, r24
	
	//Timer incremented until counter value matches value in OCR1A
	TCCR1A |= (1 << WGM11 & ~(1 <<WGM10));
     eda:	a0 e8       	ldi	r26, 0x80	; 128
     edc:	b0 e0       	ldi	r27, 0x00	; 0
     ede:	8c 91       	ld	r24, X
     ee0:	82 60       	ori	r24, 0x02	; 2
     ee2:	8c 93       	st	X, r24
	TCCR1B |= ((1 << WGM13) | (1 << WGM12));
     ee4:	80 81       	ld	r24, Z
     ee6:	88 61       	ori	r24, 0x18	; 24
     ee8:	80 83       	st	Z, r24
	
	//Set compare output mode on channel A
	TCCR1A |= ((1 << COM1A1) & ~(1 << COM1A0));
     eea:	8c 91       	ld	r24, X
     eec:	80 68       	ori	r24, 0x80	; 128
     eee:	8c 93       	st	X, r24
	
	
	
	//set period to 20ms
	ICR1 = ICR_PERIOD;
     ef0:	80 e4       	ldi	r24, 0x40	; 64
     ef2:	9c e9       	ldi	r25, 0x9C	; 156
     ef4:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7c0087>
     ef8:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7c0086>
	

	//Set initial pulsewidth
	OCR1A = ICR_PERIOD/(20)*(2.1+0.9)/2;
     efc:	88 eb       	ldi	r24, 0xB8	; 184
     efe:	9b e0       	ldi	r25, 0x0B	; 11
     f00:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
     f04:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
     f08:	08 95       	ret

00000f0a <pwm_setPulseWidth>:
}

void pwm_setPulseWidth(float width_ms) {
     f0a:	cf 92       	push	r12
     f0c:	df 92       	push	r13
     f0e:	ef 92       	push	r14
     f10:	ff 92       	push	r15
     f12:	6b 01       	movw	r12, r22
     f14:	7c 01       	movw	r14, r24
	
	
	if (width_ms >= 0.9 && width_ms <=2.1) {
     f16:	26 e6       	ldi	r18, 0x66	; 102
     f18:	36 e6       	ldi	r19, 0x66	; 102
     f1a:	46 e6       	ldi	r20, 0x66	; 102
     f1c:	5f e3       	ldi	r21, 0x3F	; 63
     f1e:	a8 d3       	rcall	.+1872   	; 0x1670 <__gesf2>
     f20:	88 23       	and	r24, r24
     f22:	d4 f0       	brlt	.+52     	; 0xf58 <pwm_setPulseWidth+0x4e>
     f24:	26 e6       	ldi	r18, 0x66	; 102
     f26:	36 e6       	ldi	r19, 0x66	; 102
     f28:	46 e0       	ldi	r20, 0x06	; 6
     f2a:	50 e4       	ldi	r21, 0x40	; 64
     f2c:	c7 01       	movw	r24, r14
     f2e:	b6 01       	movw	r22, r12
     f30:	2b d2       	rcall	.+1110   	; 0x1388 <__cmpsf2>
     f32:	18 16       	cp	r1, r24
     f34:	8c f0       	brlt	.+34     	; 0xf58 <pwm_setPulseWidth+0x4e>
		
		
		float dutyCycle = width_ms/PERIOD_MS;
		uint32_t pulse = dutyCycle*(ICR_PERIOD);
		
		OCR1A = pulse;
     f36:	20 e0       	ldi	r18, 0x00	; 0
     f38:	30 e0       	ldi	r19, 0x00	; 0
     f3a:	40 ea       	ldi	r20, 0xA0	; 160
     f3c:	51 e4       	ldi	r21, 0x41	; 65
     f3e:	c7 01       	movw	r24, r14
     f40:	b6 01       	movw	r22, r12
     f42:	26 d2       	rcall	.+1100   	; 0x1390 <__divsf3>
     f44:	20 e0       	ldi	r18, 0x00	; 0
     f46:	30 e4       	ldi	r19, 0x40	; 64
     f48:	4c e1       	ldi	r20, 0x1C	; 28
     f4a:	57 e4       	ldi	r21, 0x47	; 71
     f4c:	9c d3       	rcall	.+1848   	; 0x1686 <__mulsf3>
     f4e:	8d d2       	rcall	.+1306   	; 0x146a <__fixunssfsi>
     f50:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
     f54:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
		
	}
	
	
     f58:	ff 90       	pop	r15
     f5a:	ef 90       	pop	r14
     f5c:	df 90       	pop	r13
     f5e:	cf 90       	pop	r12
     f60:	08 95       	ret

00000f62 <setupInit>:
#include "TWI_Master.h"
#include "solenoid.h"
#define F_CPU 16000000
#include <util/delay.h>
void setupInit(void){
	cli();
     f62:	f8 94       	cli
	USART_init(MYUBRR);
     f64:	87 e6       	ldi	r24, 0x67	; 103
     f66:	90 e0       	ldi	r25, 0x00	; 0
     f68:	34 d1       	rcall	.+616    	; 0x11d2 <USART_init>
	CAN_controller_init();
     f6a:	fa db       	rcall	.-2060   	; 0x760 <CAN_controller_init>
	pwm_init();
     f6c:	ad df       	rcall	.-166    	; 0xec8 <pwm_init>
	ADC_init();
     f6e:	1c dc       	rcall	.-1992   	; 0x7a8 <ADC_init>
	timer_init();
     f70:	58 d0       	rcall	.+176    	; 0x1022 <timer_init>
	sleep_init();
     f72:	06 d0       	rcall	.+12     	; 0xf80 <sleep_init>
     f74:	6c d0       	rcall	.+216    	; 0x104e <TWI_Master_Initialise>
	TWI_Master_Initialise();
     f76:	53 dc       	rcall	.-1882   	; 0x81e <encoder_init>
     f78:	84 df       	rcall	.-248    	; 0xe82 <motor_init>
	encoder_init();
     f7a:	0e d0       	rcall	.+28     	; 0xf98 <solenoid_init>
     f7c:	78 94       	sei
	motor_init();
     f7e:	08 95       	ret

00000f80 <sleep_init>:
#include <avr/interrupt.h>

void sleep_init() {
	
	//Choose sleep mode
	set_sleep_mode(SLEEP_MODE_IDLE);
     f80:	83 b7       	in	r24, 0x33	; 51
     f82:	81 7f       	andi	r24, 0xF1	; 241
     f84:	83 bf       	out	0x33, r24	; 51
     f86:	08 95       	ret

00000f88 <sleep_now>:
	//ACSR |= (1 << ACD | 1 << ACIE);
	
	//ADCSRA &= ~(1 << ADEN);

	// Put the device to sleep:
	sleep_mode();
     f88:	83 b7       	in	r24, 0x33	; 51
     f8a:	81 60       	ori	r24, 0x01	; 1
     f8c:	83 bf       	out	0x33, r24	; 51
     f8e:	88 95       	sleep
     f90:	83 b7       	in	r24, 0x33	; 51
     f92:	8e 7f       	andi	r24, 0xFE	; 254
     f94:	83 bf       	out	0x33, r24	; 51
     f96:	08 95       	ret

00000f98 <solenoid_init>:
#include <avr/io.h>
#include "solenoid.h"
void solenoid_init() {
	
	//Set port E5 as output.
	DDRE  |= (1 << PE5);
     f98:	6d 9a       	sbi	0x0d, 5	; 13
	PORTE |= (1 << PE5);
     f9a:	75 9a       	sbi	0x0e, 5	; 14

	//initialize shooting variable
	shooting = 0;
     f9c:	10 92 6c 02 	sts	0x026C, r1	; 0x80026c <shooting>
     fa0:	08 95       	ret

00000fa2 <solenoid_setPulse>:
}
void solenoid_setPulse() {
	shooting = 1;
     fa2:	81 e0       	ldi	r24, 0x01	; 1
     fa4:	80 93 6c 02 	sts	0x026C, r24	; 0x80026c <shooting>
	PORTE &= ~(1 << PE5);
     fa8:	75 98       	cbi	0x0e, 5	; 14
     faa:	2f e7       	ldi	r18, 0x7F	; 127
     fac:	89 ea       	ldi	r24, 0xA9	; 169
     fae:	93 e0       	ldi	r25, 0x03	; 3
     fb0:	21 50       	subi	r18, 0x01	; 1
     fb2:	80 40       	sbci	r24, 0x00	; 0
     fb4:	90 40       	sbci	r25, 0x00	; 0
     fb6:	e1 f7       	brne	.-8      	; 0xfb0 <solenoid_setPulse+0xe>
     fb8:	00 c0       	rjmp	.+0      	; 0xfba <solenoid_setPulse+0x18>
     fba:	00 00       	nop
	_delay_ms(75);
	PORTE |= (1 << PE5);
     fbc:	75 9a       	sbi	0x0e, 5	; 14
     fbe:	08 95       	ret

00000fc0 <SPI_masterInit>:
	SPI_setChipSelect(PB7, 1);
}

void SPI_slaveInit(void) {
	DDRB = (1 << PB3);
	SPCR = (1 << SPE);
     fc0:	84 b1       	in	r24, 0x04	; 4
     fc2:	87 60       	ori	r24, 0x07	; 7
     fc4:	84 b9       	out	0x04, r24	; 4
     fc6:	27 9a       	sbi	0x04, 7	; 4
     fc8:	8c b5       	in	r24, 0x2c	; 44
     fca:	81 65       	ori	r24, 0x51	; 81
     fcc:	8c bd       	out	0x2c, r24	; 44
     fce:	2f 9a       	sbi	0x05, 7	; 5
     fd0:	08 95       	ret

00000fd2 <SPI_masterWrite>:
	
}
void SPI_masterWrite(char cData)
{
	SPDR = cData;
     fd2:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     fd4:	0d b4       	in	r0, 0x2d	; 45
     fd6:	07 fe       	sbrs	r0, 7
     fd8:	fd cf       	rjmp	.-6      	; 0xfd4 <SPI_masterWrite+0x2>

}
     fda:	08 95       	ret

00000fdc <SPI_masterRead>:

uint8_t SPI_masterRead() {
	SPDR = 0;
     fdc:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
     fde:	0d b4       	in	r0, 0x2d	; 45
     fe0:	07 fe       	sbrs	r0, 7
     fe2:	fd cf       	rjmp	.-6      	; 0xfde <SPI_masterRead+0x2>
	return SPDR;
     fe4:	8e b5       	in	r24, 0x2e	; 46
}
     fe6:	08 95       	ret

00000fe8 <SPI_setChipSelect>:

void SPI_setChipSelect(uint8_t pin, uint8_t setHigh ) {
	if (setHigh) {
     fe8:	66 23       	and	r22, r22
     fea:	69 f0       	breq	.+26     	; 0x1006 <__EEPROM_REGION_LENGTH__+0x6>
		PORTB |= (1 << pin); //chip select high
     fec:	45 b1       	in	r20, 0x05	; 5
     fee:	21 e0       	ldi	r18, 0x01	; 1
     ff0:	30 e0       	ldi	r19, 0x00	; 0
     ff2:	b9 01       	movw	r22, r18
     ff4:	02 c0       	rjmp	.+4      	; 0xffa <SPI_setChipSelect+0x12>
     ff6:	66 0f       	add	r22, r22
     ff8:	77 1f       	adc	r23, r23
     ffa:	8a 95       	dec	r24
     ffc:	e2 f7       	brpl	.-8      	; 0xff6 <SPI_setChipSelect+0xe>
     ffe:	cb 01       	movw	r24, r22
    1000:	84 2b       	or	r24, r20
    1002:	85 b9       	out	0x05, r24	; 5
    1004:	08 95       	ret
	}
	else {
		PORTB &= ~(1 << pin); //chip select low
    1006:	45 b1       	in	r20, 0x05	; 5
    1008:	21 e0       	ldi	r18, 0x01	; 1
    100a:	30 e0       	ldi	r19, 0x00	; 0
    100c:	b9 01       	movw	r22, r18
    100e:	02 c0       	rjmp	.+4      	; 0x1014 <__EEPROM_REGION_LENGTH__+0x14>
    1010:	66 0f       	add	r22, r22
    1012:	77 1f       	adc	r23, r23
    1014:	8a 95       	dec	r24
    1016:	e2 f7       	brpl	.-8      	; 0x1010 <__EEPROM_REGION_LENGTH__+0x10>
    1018:	cb 01       	movw	r24, r22
    101a:	80 95       	com	r24
    101c:	84 23       	and	r24, r20
    101e:	85 b9       	out	0x05, r24	; 5
    1020:	08 95       	ret

00001022 <timer_init>:
void timer_init() {

	
	
	
	TIMSK3 |= (1 << OCIE3B);
    1022:	e1 e7       	ldi	r30, 0x71	; 113
    1024:	f0 e0       	ldi	r31, 0x00	; 0
    1026:	80 81       	ld	r24, Z
    1028:	84 60       	ori	r24, 0x04	; 4
    102a:	80 83       	st	Z, r24

	
	//This register contains counter value
	TCNT3 = 0x00;
    102c:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7c0095>
    1030:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7c0094>
	
	//set up compare output mode & clock select (prescaling)
	TCCR3A = (1 << COM3B0 | 1 << COM3B1);
    1034:	80 e3       	ldi	r24, 0x30	; 48
    1036:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
	TCCR3B = (1 << CS12 | 1 << CS00);
    103a:	85 e0       	ldi	r24, 0x05	; 5
    103c:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x7c0091>
	
	//Output compare register containing value compared to counter
	OCR3B = TIMER3_RESET;
    1040:	8d e0       	ldi	r24, 0x0D	; 13
    1042:	93 e0       	ldi	r25, 0x03	; 3
    1044:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7c009b>
    1048:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7c009a>
    104c:	08 95       	ret

0000104e <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
    104e:	8c e0       	ldi	r24, 0x0C	; 12
    1050:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7c00b8>
    1054:	8f ef       	ldi	r24, 0xFF	; 255
    1056:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
    105a:	84 e0       	ldi	r24, 0x04	; 4
    105c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    1060:	08 95       	ret

00001062 <TWI_Start_Transceiver_With_Data>:
    1062:	dc 01       	movw	r26, r24
    1064:	ec eb       	ldi	r30, 0xBC	; 188
    1066:	f0 e0       	ldi	r31, 0x00	; 0
    1068:	90 81       	ld	r25, Z
    106a:	90 fd       	sbrc	r25, 0
    106c:	fd cf       	rjmp	.-6      	; 0x1068 <TWI_Start_Transceiver_With_Data+0x6>
    106e:	60 93 53 02 	sts	0x0253, r22	; 0x800253 <TWI_msgSize>
    1072:	8c 91       	ld	r24, X
    1074:	80 93 54 02 	sts	0x0254, r24	; 0x800254 <TWI_buf>
    1078:	80 fd       	sbrc	r24, 0
    107a:	0c c0       	rjmp	.+24     	; 0x1094 <TWI_Start_Transceiver_With_Data+0x32>
    107c:	62 30       	cpi	r22, 0x02	; 2
    107e:	50 f0       	brcs	.+20     	; 0x1094 <TWI_Start_Transceiver_With_Data+0x32>
    1080:	fd 01       	movw	r30, r26
    1082:	31 96       	adiw	r30, 0x01	; 1
    1084:	a5 e5       	ldi	r26, 0x55	; 85
    1086:	b2 e0       	ldi	r27, 0x02	; 2
    1088:	81 e0       	ldi	r24, 0x01	; 1
    108a:	91 91       	ld	r25, Z+
    108c:	9d 93       	st	X+, r25
    108e:	8f 5f       	subi	r24, 0xFF	; 255
    1090:	68 13       	cpse	r22, r24
    1092:	fb cf       	rjmp	.-10     	; 0x108a <TWI_Start_Transceiver_With_Data+0x28>
    1094:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <TWI_statusReg>
    1098:	88 ef       	ldi	r24, 0xF8	; 248
    109a:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
    109e:	85 ea       	ldi	r24, 0xA5	; 165
    10a0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    10a4:	08 95       	ret

000010a6 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
    10a6:	1f 92       	push	r1
    10a8:	0f 92       	push	r0
    10aa:	0f b6       	in	r0, 0x3f	; 63
    10ac:	0f 92       	push	r0
    10ae:	11 24       	eor	r1, r1
    10b0:	0b b6       	in	r0, 0x3b	; 59
    10b2:	0f 92       	push	r0
    10b4:	2f 93       	push	r18
    10b6:	3f 93       	push	r19
    10b8:	8f 93       	push	r24
    10ba:	9f 93       	push	r25
    10bc:	af 93       	push	r26
    10be:	bf 93       	push	r27
    10c0:	ef 93       	push	r30
    10c2:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    10c4:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
    10c8:	8e 2f       	mov	r24, r30
    10ca:	90 e0       	ldi	r25, 0x00	; 0
    10cc:	fc 01       	movw	r30, r24
    10ce:	38 97       	sbiw	r30, 0x08	; 8
    10d0:	e1 35       	cpi	r30, 0x51	; 81
    10d2:	f1 05       	cpc	r31, r1
    10d4:	08 f0       	brcs	.+2      	; 0x10d8 <__vector_39+0x32>
    10d6:	57 c0       	rjmp	.+174    	; 0x1186 <__vector_39+0xe0>
    10d8:	88 27       	eor	r24, r24
    10da:	ee 58       	subi	r30, 0x8E	; 142
    10dc:	ff 4f       	sbci	r31, 0xFF	; 255
    10de:	8f 4f       	sbci	r24, 0xFF	; 255
    10e0:	67 c3       	rjmp	.+1742   	; 0x17b0 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    10e2:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    10e6:	e0 91 51 02 	lds	r30, 0x0251	; 0x800251 <TWI_bufPtr.1672>
    10ea:	80 91 53 02 	lds	r24, 0x0253	; 0x800253 <TWI_msgSize>
    10ee:	e8 17       	cp	r30, r24
    10f0:	70 f4       	brcc	.+28     	; 0x110e <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	8e 0f       	add	r24, r30
    10f6:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <TWI_bufPtr.1672>
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	ec 5a       	subi	r30, 0xAC	; 172
    10fe:	fd 4f       	sbci	r31, 0xFD	; 253
    1100:	80 81       	ld	r24, Z
    1102:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1106:	85 e8       	ldi	r24, 0x85	; 133
    1108:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    110c:	43 c0       	rjmp	.+134    	; 0x1194 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    110e:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <TWI_statusReg>
    1112:	81 60       	ori	r24, 0x01	; 1
    1114:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1118:	84 e9       	ldi	r24, 0x94	; 148
    111a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    111e:	3a c0       	rjmp	.+116    	; 0x1194 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1120:	e0 91 51 02 	lds	r30, 0x0251	; 0x800251 <TWI_bufPtr.1672>
    1124:	81 e0       	ldi	r24, 0x01	; 1
    1126:	8e 0f       	add	r24, r30
    1128:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <TWI_bufPtr.1672>
    112c:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
    1130:	f0 e0       	ldi	r31, 0x00	; 0
    1132:	ec 5a       	subi	r30, 0xAC	; 172
    1134:	fd 4f       	sbci	r31, 0xFD	; 253
    1136:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    1138:	20 91 51 02 	lds	r18, 0x0251	; 0x800251 <TWI_bufPtr.1672>
    113c:	30 e0       	ldi	r19, 0x00	; 0
    113e:	80 91 53 02 	lds	r24, 0x0253	; 0x800253 <TWI_msgSize>
    1142:	90 e0       	ldi	r25, 0x00	; 0
    1144:	01 97       	sbiw	r24, 0x01	; 1
    1146:	28 17       	cp	r18, r24
    1148:	39 07       	cpc	r19, r25
    114a:	24 f4       	brge	.+8      	; 0x1154 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    114c:	85 ec       	ldi	r24, 0xC5	; 197
    114e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    1152:	20 c0       	rjmp	.+64     	; 0x1194 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1154:	85 e8       	ldi	r24, 0x85	; 133
    1156:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    115a:	1c c0       	rjmp	.+56     	; 0x1194 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    115c:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
    1160:	e0 91 51 02 	lds	r30, 0x0251	; 0x800251 <TWI_bufPtr.1672>
    1164:	f0 e0       	ldi	r31, 0x00	; 0
    1166:	ec 5a       	subi	r30, 0xAC	; 172
    1168:	fd 4f       	sbci	r31, 0xFD	; 253
    116a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    116c:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <TWI_statusReg>
    1170:	81 60       	ori	r24, 0x01	; 1
    1172:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1176:	84 e9       	ldi	r24, 0x94	; 148
    1178:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    117c:	0b c0       	rjmp	.+22     	; 0x1194 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    117e:	85 ea       	ldi	r24, 0xA5	; 165
    1180:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    1184:	07 c0       	rjmp	.+14     	; 0x1194 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    1186:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
    118a:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    118e:	84 e0       	ldi	r24, 0x04	; 4
    1190:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    1194:	ff 91       	pop	r31
    1196:	ef 91       	pop	r30
    1198:	bf 91       	pop	r27
    119a:	af 91       	pop	r26
    119c:	9f 91       	pop	r25
    119e:	8f 91       	pop	r24
    11a0:	3f 91       	pop	r19
    11a2:	2f 91       	pop	r18
    11a4:	0f 90       	pop	r0
    11a6:	0b be       	out	0x3b, r0	; 59
    11a8:	0f 90       	pop	r0
    11aa:	0f be       	out	0x3f, r0	; 63
    11ac:	0f 90       	pop	r0
    11ae:	1f 90       	pop	r1
    11b0:	18 95       	reti

000011b2 <USART_transmitChar>:
	//printf("uart setup finished\n\r");
}

void USART_transmitChar(unsigned char data) {
	/* wait for empty transmit buffer */
	while ( ! ( UCSR0A & (1<<UDRE0)))
    11b2:	e0 ec       	ldi	r30, 0xC0	; 192
    11b4:	f0 e0       	ldi	r31, 0x00	; 0
    11b6:	90 81       	ld	r25, Z
    11b8:	95 ff       	sbrs	r25, 5
    11ba:	fd cf       	rjmp	.-6      	; 0x11b6 <USART_transmitChar+0x4>
		;
		
	/* Put data in buffer, send data */
	UDR0 = data;
    11bc:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    11c0:	08 95       	ret

000011c2 <USART_receiveChar>:
}

unsigned char USART_receiveChar( void ) {
	/* wait for data to be received*/
	while ( !(UCSR0A & (1<<RXC0) ) ) 
    11c2:	e0 ec       	ldi	r30, 0xC0	; 192
    11c4:	f0 e0       	ldi	r31, 0x00	; 0
    11c6:	80 81       	ld	r24, Z
    11c8:	88 23       	and	r24, r24
    11ca:	ec f7       	brge	.-6      	; 0x11c6 <USART_receiveChar+0x4>
		;
	
	return UDR0;
    11cc:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    11d0:	08 95       	ret

000011d2 <USART_init>:

#include "uart.h"
FILE *uart ;
void USART_init(unsigned int ubrr) {
	
	UBRR0H = (unsigned char) (ubrr >> 8);
    11d2:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7c00c5>
	UBRR0L = (unsigned char) (ubrr);
    11d6:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7c00c4>
	
	/*Enable receiver and transmitter*/
	
	UCSR0B = ((1<<RXEN0) | (1 <<TXEN0));
    11da:	88 e1       	ldi	r24, 0x18	; 24
    11dc:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7c00c1>
	
	/* SET FRAME FORMAT: 8data, 2 stop bit */
	
	
	UCSR0C = ((1<<USBS0) | (3<<UCSZ00));
    11e0:	8e e0       	ldi	r24, 0x0E	; 14
    11e2:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7c00c2>
	
	uart = fdevopen(&USART_transmitChar, &USART_receiveChar);
    11e6:	61 ee       	ldi	r22, 0xE1	; 225
    11e8:	78 e0       	ldi	r23, 0x08	; 8
    11ea:	89 ed       	ldi	r24, 0xD9	; 217
    11ec:	98 e0       	ldi	r25, 0x08	; 8
    11ee:	2d d3       	rcall	.+1626   	; 0x184a <fdevopen>
    11f0:	90 93 89 02 	sts	0x0289, r25	; 0x800289 <uart+0x1>
    11f4:	80 93 88 02 	sts	0x0288, r24	; 0x800288 <uart>
    11f8:	08 95       	ret

000011fa <__subsf3>:
    11fa:	50 58       	subi	r21, 0x80	; 128

000011fc <__addsf3>:
    11fc:	bb 27       	eor	r27, r27
    11fe:	aa 27       	eor	r26, r26
    1200:	0e d0       	rcall	.+28     	; 0x121e <__addsf3x>
    1202:	fc c1       	rjmp	.+1016   	; 0x15fc <__fp_round>
    1204:	ed d1       	rcall	.+986    	; 0x15e0 <__fp_pscA>
    1206:	30 f0       	brcs	.+12     	; 0x1214 <__addsf3+0x18>
    1208:	f2 d1       	rcall	.+996    	; 0x15ee <__fp_pscB>
    120a:	20 f0       	brcs	.+8      	; 0x1214 <__addsf3+0x18>
    120c:	31 f4       	brne	.+12     	; 0x121a <__addsf3+0x1e>
    120e:	9f 3f       	cpi	r25, 0xFF	; 255
    1210:	11 f4       	brne	.+4      	; 0x1216 <__addsf3+0x1a>
    1212:	1e f4       	brtc	.+6      	; 0x121a <__addsf3+0x1e>
    1214:	bd c1       	rjmp	.+890    	; 0x1590 <__fp_nan>
    1216:	0e f4       	brtc	.+2      	; 0x121a <__addsf3+0x1e>
    1218:	e0 95       	com	r30
    121a:	e7 fb       	bst	r30, 7
    121c:	b3 c1       	rjmp	.+870    	; 0x1584 <__fp_inf>

0000121e <__addsf3x>:
    121e:	e9 2f       	mov	r30, r25
    1220:	fe d1       	rcall	.+1020   	; 0x161e <__fp_split3>
    1222:	80 f3       	brcs	.-32     	; 0x1204 <__addsf3+0x8>
    1224:	ba 17       	cp	r27, r26
    1226:	62 07       	cpc	r22, r18
    1228:	73 07       	cpc	r23, r19
    122a:	84 07       	cpc	r24, r20
    122c:	95 07       	cpc	r25, r21
    122e:	18 f0       	brcs	.+6      	; 0x1236 <__addsf3x+0x18>
    1230:	71 f4       	brne	.+28     	; 0x124e <__addsf3x+0x30>
    1232:	9e f5       	brtc	.+102    	; 0x129a <__addsf3x+0x7c>
    1234:	16 c2       	rjmp	.+1068   	; 0x1662 <__fp_zero>
    1236:	0e f4       	brtc	.+2      	; 0x123a <__addsf3x+0x1c>
    1238:	e0 95       	com	r30
    123a:	0b 2e       	mov	r0, r27
    123c:	ba 2f       	mov	r27, r26
    123e:	a0 2d       	mov	r26, r0
    1240:	0b 01       	movw	r0, r22
    1242:	b9 01       	movw	r22, r18
    1244:	90 01       	movw	r18, r0
    1246:	0c 01       	movw	r0, r24
    1248:	ca 01       	movw	r24, r20
    124a:	a0 01       	movw	r20, r0
    124c:	11 24       	eor	r1, r1
    124e:	ff 27       	eor	r31, r31
    1250:	59 1b       	sub	r21, r25
    1252:	99 f0       	breq	.+38     	; 0x127a <__addsf3x+0x5c>
    1254:	59 3f       	cpi	r21, 0xF9	; 249
    1256:	50 f4       	brcc	.+20     	; 0x126c <__addsf3x+0x4e>
    1258:	50 3e       	cpi	r21, 0xE0	; 224
    125a:	68 f1       	brcs	.+90     	; 0x12b6 <__addsf3x+0x98>
    125c:	1a 16       	cp	r1, r26
    125e:	f0 40       	sbci	r31, 0x00	; 0
    1260:	a2 2f       	mov	r26, r18
    1262:	23 2f       	mov	r18, r19
    1264:	34 2f       	mov	r19, r20
    1266:	44 27       	eor	r20, r20
    1268:	58 5f       	subi	r21, 0xF8	; 248
    126a:	f3 cf       	rjmp	.-26     	; 0x1252 <__addsf3x+0x34>
    126c:	46 95       	lsr	r20
    126e:	37 95       	ror	r19
    1270:	27 95       	ror	r18
    1272:	a7 95       	ror	r26
    1274:	f0 40       	sbci	r31, 0x00	; 0
    1276:	53 95       	inc	r21
    1278:	c9 f7       	brne	.-14     	; 0x126c <__addsf3x+0x4e>
    127a:	7e f4       	brtc	.+30     	; 0x129a <__addsf3x+0x7c>
    127c:	1f 16       	cp	r1, r31
    127e:	ba 0b       	sbc	r27, r26
    1280:	62 0b       	sbc	r22, r18
    1282:	73 0b       	sbc	r23, r19
    1284:	84 0b       	sbc	r24, r20
    1286:	ba f0       	brmi	.+46     	; 0x12b6 <__addsf3x+0x98>
    1288:	91 50       	subi	r25, 0x01	; 1
    128a:	a1 f0       	breq	.+40     	; 0x12b4 <__addsf3x+0x96>
    128c:	ff 0f       	add	r31, r31
    128e:	bb 1f       	adc	r27, r27
    1290:	66 1f       	adc	r22, r22
    1292:	77 1f       	adc	r23, r23
    1294:	88 1f       	adc	r24, r24
    1296:	c2 f7       	brpl	.-16     	; 0x1288 <__addsf3x+0x6a>
    1298:	0e c0       	rjmp	.+28     	; 0x12b6 <__addsf3x+0x98>
    129a:	ba 0f       	add	r27, r26
    129c:	62 1f       	adc	r22, r18
    129e:	73 1f       	adc	r23, r19
    12a0:	84 1f       	adc	r24, r20
    12a2:	48 f4       	brcc	.+18     	; 0x12b6 <__addsf3x+0x98>
    12a4:	87 95       	ror	r24
    12a6:	77 95       	ror	r23
    12a8:	67 95       	ror	r22
    12aa:	b7 95       	ror	r27
    12ac:	f7 95       	ror	r31
    12ae:	9e 3f       	cpi	r25, 0xFE	; 254
    12b0:	08 f0       	brcs	.+2      	; 0x12b4 <__addsf3x+0x96>
    12b2:	b3 cf       	rjmp	.-154    	; 0x121a <__addsf3+0x1e>
    12b4:	93 95       	inc	r25
    12b6:	88 0f       	add	r24, r24
    12b8:	08 f0       	brcs	.+2      	; 0x12bc <__addsf3x+0x9e>
    12ba:	99 27       	eor	r25, r25
    12bc:	ee 0f       	add	r30, r30
    12be:	97 95       	ror	r25
    12c0:	87 95       	ror	r24
    12c2:	08 95       	ret
    12c4:	8d d1       	rcall	.+794    	; 0x15e0 <__fp_pscA>
    12c6:	58 f0       	brcs	.+22     	; 0x12de <__addsf3x+0xc0>
    12c8:	80 e8       	ldi	r24, 0x80	; 128
    12ca:	91 e0       	ldi	r25, 0x01	; 1
    12cc:	09 f4       	brne	.+2      	; 0x12d0 <__addsf3x+0xb2>
    12ce:	9e ef       	ldi	r25, 0xFE	; 254
    12d0:	8e d1       	rcall	.+796    	; 0x15ee <__fp_pscB>
    12d2:	28 f0       	brcs	.+10     	; 0x12de <__addsf3x+0xc0>
    12d4:	40 e8       	ldi	r20, 0x80	; 128
    12d6:	51 e0       	ldi	r21, 0x01	; 1
    12d8:	59 f4       	brne	.+22     	; 0x12f0 <atan2+0xe>
    12da:	5e ef       	ldi	r21, 0xFE	; 254
    12dc:	09 c0       	rjmp	.+18     	; 0x12f0 <atan2+0xe>
    12de:	58 c1       	rjmp	.+688    	; 0x1590 <__fp_nan>
    12e0:	c0 c1       	rjmp	.+896    	; 0x1662 <__fp_zero>

000012e2 <atan2>:
    12e2:	e9 2f       	mov	r30, r25
    12e4:	e0 78       	andi	r30, 0x80	; 128
    12e6:	9b d1       	rcall	.+822    	; 0x161e <__fp_split3>
    12e8:	68 f3       	brcs	.-38     	; 0x12c4 <__addsf3x+0xa6>
    12ea:	09 2e       	mov	r0, r25
    12ec:	05 2a       	or	r0, r21
    12ee:	c1 f3       	breq	.-16     	; 0x12e0 <__addsf3x+0xc2>
    12f0:	26 17       	cp	r18, r22
    12f2:	37 07       	cpc	r19, r23
    12f4:	48 07       	cpc	r20, r24
    12f6:	59 07       	cpc	r21, r25
    12f8:	38 f0       	brcs	.+14     	; 0x1308 <atan2+0x26>
    12fa:	0e 2e       	mov	r0, r30
    12fc:	07 f8       	bld	r0, 7
    12fe:	e0 25       	eor	r30, r0
    1300:	69 f0       	breq	.+26     	; 0x131c <atan2+0x3a>
    1302:	e0 25       	eor	r30, r0
    1304:	e0 64       	ori	r30, 0x40	; 64
    1306:	0a c0       	rjmp	.+20     	; 0x131c <atan2+0x3a>
    1308:	ef 63       	ori	r30, 0x3F	; 63
    130a:	07 f8       	bld	r0, 7
    130c:	00 94       	com	r0
    130e:	07 fa       	bst	r0, 7
    1310:	db 01       	movw	r26, r22
    1312:	b9 01       	movw	r22, r18
    1314:	9d 01       	movw	r18, r26
    1316:	dc 01       	movw	r26, r24
    1318:	ca 01       	movw	r24, r20
    131a:	ad 01       	movw	r20, r26
    131c:	ef 93       	push	r30
    131e:	47 d0       	rcall	.+142    	; 0x13ae <__divsf3_pse>
    1320:	6d d1       	rcall	.+730    	; 0x15fc <__fp_round>
    1322:	0a d0       	rcall	.+20     	; 0x1338 <atan>
    1324:	5f 91       	pop	r21
    1326:	55 23       	and	r21, r21
    1328:	31 f0       	breq	.+12     	; 0x1336 <atan2+0x54>
    132a:	2b ed       	ldi	r18, 0xDB	; 219
    132c:	3f e0       	ldi	r19, 0x0F	; 15
    132e:	49 e4       	ldi	r20, 0x49	; 73
    1330:	50 fd       	sbrc	r21, 0
    1332:	49 ec       	ldi	r20, 0xC9	; 201
    1334:	63 cf       	rjmp	.-314    	; 0x11fc <__addsf3>
    1336:	08 95       	ret

00001338 <atan>:
    1338:	df 93       	push	r29
    133a:	dd 27       	eor	r29, r29
    133c:	b9 2f       	mov	r27, r25
    133e:	bf 77       	andi	r27, 0x7F	; 127
    1340:	40 e8       	ldi	r20, 0x80	; 128
    1342:	5f e3       	ldi	r21, 0x3F	; 63
    1344:	16 16       	cp	r1, r22
    1346:	17 06       	cpc	r1, r23
    1348:	48 07       	cpc	r20, r24
    134a:	5b 07       	cpc	r21, r27
    134c:	10 f4       	brcc	.+4      	; 0x1352 <atan+0x1a>
    134e:	d9 2f       	mov	r29, r25
    1350:	93 d1       	rcall	.+806    	; 0x1678 <inverse>
    1352:	9f 93       	push	r25
    1354:	8f 93       	push	r24
    1356:	7f 93       	push	r23
    1358:	6f 93       	push	r22
    135a:	f8 d1       	rcall	.+1008   	; 0x174c <square>
    135c:	e6 e8       	ldi	r30, 0x86	; 134
    135e:	f1 e0       	ldi	r31, 0x01	; 1
    1360:	1a d1       	rcall	.+564    	; 0x1596 <__fp_powser>
    1362:	4c d1       	rcall	.+664    	; 0x15fc <__fp_round>
    1364:	2f 91       	pop	r18
    1366:	3f 91       	pop	r19
    1368:	4f 91       	pop	r20
    136a:	5f 91       	pop	r21
    136c:	98 d1       	rcall	.+816    	; 0x169e <__mulsf3x>
    136e:	dd 23       	and	r29, r29
    1370:	49 f0       	breq	.+18     	; 0x1384 <atan+0x4c>
    1372:	90 58       	subi	r25, 0x80	; 128
    1374:	a2 ea       	ldi	r26, 0xA2	; 162
    1376:	2a ed       	ldi	r18, 0xDA	; 218
    1378:	3f e0       	ldi	r19, 0x0F	; 15
    137a:	49 ec       	ldi	r20, 0xC9	; 201
    137c:	5f e3       	ldi	r21, 0x3F	; 63
    137e:	d0 78       	andi	r29, 0x80	; 128
    1380:	5d 27       	eor	r21, r29
    1382:	4d df       	rcall	.-358    	; 0x121e <__addsf3x>
    1384:	df 91       	pop	r29
    1386:	3a c1       	rjmp	.+628    	; 0x15fc <__fp_round>

00001388 <__cmpsf2>:
    1388:	d9 d0       	rcall	.+434    	; 0x153c <__fp_cmp>
    138a:	08 f4       	brcc	.+2      	; 0x138e <__cmpsf2+0x6>
    138c:	81 e0       	ldi	r24, 0x01	; 1
    138e:	08 95       	ret

00001390 <__divsf3>:
    1390:	0c d0       	rcall	.+24     	; 0x13aa <__divsf3x>
    1392:	34 c1       	rjmp	.+616    	; 0x15fc <__fp_round>
    1394:	2c d1       	rcall	.+600    	; 0x15ee <__fp_pscB>
    1396:	40 f0       	brcs	.+16     	; 0x13a8 <__divsf3+0x18>
    1398:	23 d1       	rcall	.+582    	; 0x15e0 <__fp_pscA>
    139a:	30 f0       	brcs	.+12     	; 0x13a8 <__divsf3+0x18>
    139c:	21 f4       	brne	.+8      	; 0x13a6 <__divsf3+0x16>
    139e:	5f 3f       	cpi	r21, 0xFF	; 255
    13a0:	19 f0       	breq	.+6      	; 0x13a8 <__divsf3+0x18>
    13a2:	f0 c0       	rjmp	.+480    	; 0x1584 <__fp_inf>
    13a4:	51 11       	cpse	r21, r1
    13a6:	5e c1       	rjmp	.+700    	; 0x1664 <__fp_szero>
    13a8:	f3 c0       	rjmp	.+486    	; 0x1590 <__fp_nan>

000013aa <__divsf3x>:
    13aa:	39 d1       	rcall	.+626    	; 0x161e <__fp_split3>
    13ac:	98 f3       	brcs	.-26     	; 0x1394 <__divsf3+0x4>

000013ae <__divsf3_pse>:
    13ae:	99 23       	and	r25, r25
    13b0:	c9 f3       	breq	.-14     	; 0x13a4 <__divsf3+0x14>
    13b2:	55 23       	and	r21, r21
    13b4:	b1 f3       	breq	.-20     	; 0x13a2 <__divsf3+0x12>
    13b6:	95 1b       	sub	r25, r21
    13b8:	55 0b       	sbc	r21, r21
    13ba:	bb 27       	eor	r27, r27
    13bc:	aa 27       	eor	r26, r26
    13be:	62 17       	cp	r22, r18
    13c0:	73 07       	cpc	r23, r19
    13c2:	84 07       	cpc	r24, r20
    13c4:	38 f0       	brcs	.+14     	; 0x13d4 <__divsf3_pse+0x26>
    13c6:	9f 5f       	subi	r25, 0xFF	; 255
    13c8:	5f 4f       	sbci	r21, 0xFF	; 255
    13ca:	22 0f       	add	r18, r18
    13cc:	33 1f       	adc	r19, r19
    13ce:	44 1f       	adc	r20, r20
    13d0:	aa 1f       	adc	r26, r26
    13d2:	a9 f3       	breq	.-22     	; 0x13be <__divsf3_pse+0x10>
    13d4:	33 d0       	rcall	.+102    	; 0x143c <__divsf3_pse+0x8e>
    13d6:	0e 2e       	mov	r0, r30
    13d8:	3a f0       	brmi	.+14     	; 0x13e8 <__divsf3_pse+0x3a>
    13da:	e0 e8       	ldi	r30, 0x80	; 128
    13dc:	30 d0       	rcall	.+96     	; 0x143e <__divsf3_pse+0x90>
    13de:	91 50       	subi	r25, 0x01	; 1
    13e0:	50 40       	sbci	r21, 0x00	; 0
    13e2:	e6 95       	lsr	r30
    13e4:	00 1c       	adc	r0, r0
    13e6:	ca f7       	brpl	.-14     	; 0x13da <__divsf3_pse+0x2c>
    13e8:	29 d0       	rcall	.+82     	; 0x143c <__divsf3_pse+0x8e>
    13ea:	fe 2f       	mov	r31, r30
    13ec:	27 d0       	rcall	.+78     	; 0x143c <__divsf3_pse+0x8e>
    13ee:	66 0f       	add	r22, r22
    13f0:	77 1f       	adc	r23, r23
    13f2:	88 1f       	adc	r24, r24
    13f4:	bb 1f       	adc	r27, r27
    13f6:	26 17       	cp	r18, r22
    13f8:	37 07       	cpc	r19, r23
    13fa:	48 07       	cpc	r20, r24
    13fc:	ab 07       	cpc	r26, r27
    13fe:	b0 e8       	ldi	r27, 0x80	; 128
    1400:	09 f0       	breq	.+2      	; 0x1404 <__divsf3_pse+0x56>
    1402:	bb 0b       	sbc	r27, r27
    1404:	80 2d       	mov	r24, r0
    1406:	bf 01       	movw	r22, r30
    1408:	ff 27       	eor	r31, r31
    140a:	93 58       	subi	r25, 0x83	; 131
    140c:	5f 4f       	sbci	r21, 0xFF	; 255
    140e:	2a f0       	brmi	.+10     	; 0x141a <__divsf3_pse+0x6c>
    1410:	9e 3f       	cpi	r25, 0xFE	; 254
    1412:	51 05       	cpc	r21, r1
    1414:	68 f0       	brcs	.+26     	; 0x1430 <__divsf3_pse+0x82>
    1416:	b6 c0       	rjmp	.+364    	; 0x1584 <__fp_inf>
    1418:	25 c1       	rjmp	.+586    	; 0x1664 <__fp_szero>
    141a:	5f 3f       	cpi	r21, 0xFF	; 255
    141c:	ec f3       	brlt	.-6      	; 0x1418 <__divsf3_pse+0x6a>
    141e:	98 3e       	cpi	r25, 0xE8	; 232
    1420:	dc f3       	brlt	.-10     	; 0x1418 <__divsf3_pse+0x6a>
    1422:	86 95       	lsr	r24
    1424:	77 95       	ror	r23
    1426:	67 95       	ror	r22
    1428:	b7 95       	ror	r27
    142a:	f7 95       	ror	r31
    142c:	9f 5f       	subi	r25, 0xFF	; 255
    142e:	c9 f7       	brne	.-14     	; 0x1422 <__divsf3_pse+0x74>
    1430:	88 0f       	add	r24, r24
    1432:	91 1d       	adc	r25, r1
    1434:	96 95       	lsr	r25
    1436:	87 95       	ror	r24
    1438:	97 f9       	bld	r25, 7
    143a:	08 95       	ret
    143c:	e1 e0       	ldi	r30, 0x01	; 1
    143e:	66 0f       	add	r22, r22
    1440:	77 1f       	adc	r23, r23
    1442:	88 1f       	adc	r24, r24
    1444:	bb 1f       	adc	r27, r27
    1446:	62 17       	cp	r22, r18
    1448:	73 07       	cpc	r23, r19
    144a:	84 07       	cpc	r24, r20
    144c:	ba 07       	cpc	r27, r26
    144e:	20 f0       	brcs	.+8      	; 0x1458 <__divsf3_pse+0xaa>
    1450:	62 1b       	sub	r22, r18
    1452:	73 0b       	sbc	r23, r19
    1454:	84 0b       	sbc	r24, r20
    1456:	ba 0b       	sbc	r27, r26
    1458:	ee 1f       	adc	r30, r30
    145a:	88 f7       	brcc	.-30     	; 0x143e <__divsf3_pse+0x90>
    145c:	e0 95       	com	r30
    145e:	08 95       	ret

00001460 <__fixsfsi>:
    1460:	04 d0       	rcall	.+8      	; 0x146a <__fixunssfsi>
    1462:	68 94       	set
    1464:	b1 11       	cpse	r27, r1
    1466:	fe c0       	rjmp	.+508    	; 0x1664 <__fp_szero>
    1468:	08 95       	ret

0000146a <__fixunssfsi>:
    146a:	e1 d0       	rcall	.+450    	; 0x162e <__fp_splitA>
    146c:	88 f0       	brcs	.+34     	; 0x1490 <__fixunssfsi+0x26>
    146e:	9f 57       	subi	r25, 0x7F	; 127
    1470:	90 f0       	brcs	.+36     	; 0x1496 <__fixunssfsi+0x2c>
    1472:	b9 2f       	mov	r27, r25
    1474:	99 27       	eor	r25, r25
    1476:	b7 51       	subi	r27, 0x17	; 23
    1478:	a0 f0       	brcs	.+40     	; 0x14a2 <__fixunssfsi+0x38>
    147a:	d1 f0       	breq	.+52     	; 0x14b0 <__fixunssfsi+0x46>
    147c:	66 0f       	add	r22, r22
    147e:	77 1f       	adc	r23, r23
    1480:	88 1f       	adc	r24, r24
    1482:	99 1f       	adc	r25, r25
    1484:	1a f0       	brmi	.+6      	; 0x148c <__fixunssfsi+0x22>
    1486:	ba 95       	dec	r27
    1488:	c9 f7       	brne	.-14     	; 0x147c <__fixunssfsi+0x12>
    148a:	12 c0       	rjmp	.+36     	; 0x14b0 <__fixunssfsi+0x46>
    148c:	b1 30       	cpi	r27, 0x01	; 1
    148e:	81 f0       	breq	.+32     	; 0x14b0 <__fixunssfsi+0x46>
    1490:	e8 d0       	rcall	.+464    	; 0x1662 <__fp_zero>
    1492:	b1 e0       	ldi	r27, 0x01	; 1
    1494:	08 95       	ret
    1496:	e5 c0       	rjmp	.+458    	; 0x1662 <__fp_zero>
    1498:	67 2f       	mov	r22, r23
    149a:	78 2f       	mov	r23, r24
    149c:	88 27       	eor	r24, r24
    149e:	b8 5f       	subi	r27, 0xF8	; 248
    14a0:	39 f0       	breq	.+14     	; 0x14b0 <__fixunssfsi+0x46>
    14a2:	b9 3f       	cpi	r27, 0xF9	; 249
    14a4:	cc f3       	brlt	.-14     	; 0x1498 <__fixunssfsi+0x2e>
    14a6:	86 95       	lsr	r24
    14a8:	77 95       	ror	r23
    14aa:	67 95       	ror	r22
    14ac:	b3 95       	inc	r27
    14ae:	d9 f7       	brne	.-10     	; 0x14a6 <__fixunssfsi+0x3c>
    14b0:	3e f4       	brtc	.+14     	; 0x14c0 <__fixunssfsi+0x56>
    14b2:	90 95       	com	r25
    14b4:	80 95       	com	r24
    14b6:	70 95       	com	r23
    14b8:	61 95       	neg	r22
    14ba:	7f 4f       	sbci	r23, 0xFF	; 255
    14bc:	8f 4f       	sbci	r24, 0xFF	; 255
    14be:	9f 4f       	sbci	r25, 0xFF	; 255
    14c0:	08 95       	ret

000014c2 <__floatunsisf>:
    14c2:	e8 94       	clt
    14c4:	09 c0       	rjmp	.+18     	; 0x14d8 <__floatsisf+0x12>

000014c6 <__floatsisf>:
    14c6:	97 fb       	bst	r25, 7
    14c8:	3e f4       	brtc	.+14     	; 0x14d8 <__floatsisf+0x12>
    14ca:	90 95       	com	r25
    14cc:	80 95       	com	r24
    14ce:	70 95       	com	r23
    14d0:	61 95       	neg	r22
    14d2:	7f 4f       	sbci	r23, 0xFF	; 255
    14d4:	8f 4f       	sbci	r24, 0xFF	; 255
    14d6:	9f 4f       	sbci	r25, 0xFF	; 255
    14d8:	99 23       	and	r25, r25
    14da:	a9 f0       	breq	.+42     	; 0x1506 <__floatsisf+0x40>
    14dc:	f9 2f       	mov	r31, r25
    14de:	96 e9       	ldi	r25, 0x96	; 150
    14e0:	bb 27       	eor	r27, r27
    14e2:	93 95       	inc	r25
    14e4:	f6 95       	lsr	r31
    14e6:	87 95       	ror	r24
    14e8:	77 95       	ror	r23
    14ea:	67 95       	ror	r22
    14ec:	b7 95       	ror	r27
    14ee:	f1 11       	cpse	r31, r1
    14f0:	f8 cf       	rjmp	.-16     	; 0x14e2 <__floatsisf+0x1c>
    14f2:	fa f4       	brpl	.+62     	; 0x1532 <__floatsisf+0x6c>
    14f4:	bb 0f       	add	r27, r27
    14f6:	11 f4       	brne	.+4      	; 0x14fc <__floatsisf+0x36>
    14f8:	60 ff       	sbrs	r22, 0
    14fa:	1b c0       	rjmp	.+54     	; 0x1532 <__floatsisf+0x6c>
    14fc:	6f 5f       	subi	r22, 0xFF	; 255
    14fe:	7f 4f       	sbci	r23, 0xFF	; 255
    1500:	8f 4f       	sbci	r24, 0xFF	; 255
    1502:	9f 4f       	sbci	r25, 0xFF	; 255
    1504:	16 c0       	rjmp	.+44     	; 0x1532 <__floatsisf+0x6c>
    1506:	88 23       	and	r24, r24
    1508:	11 f0       	breq	.+4      	; 0x150e <__floatsisf+0x48>
    150a:	96 e9       	ldi	r25, 0x96	; 150
    150c:	11 c0       	rjmp	.+34     	; 0x1530 <__floatsisf+0x6a>
    150e:	77 23       	and	r23, r23
    1510:	21 f0       	breq	.+8      	; 0x151a <__floatsisf+0x54>
    1512:	9e e8       	ldi	r25, 0x8E	; 142
    1514:	87 2f       	mov	r24, r23
    1516:	76 2f       	mov	r23, r22
    1518:	05 c0       	rjmp	.+10     	; 0x1524 <__floatsisf+0x5e>
    151a:	66 23       	and	r22, r22
    151c:	71 f0       	breq	.+28     	; 0x153a <__floatsisf+0x74>
    151e:	96 e8       	ldi	r25, 0x86	; 134
    1520:	86 2f       	mov	r24, r22
    1522:	70 e0       	ldi	r23, 0x00	; 0
    1524:	60 e0       	ldi	r22, 0x00	; 0
    1526:	2a f0       	brmi	.+10     	; 0x1532 <__floatsisf+0x6c>
    1528:	9a 95       	dec	r25
    152a:	66 0f       	add	r22, r22
    152c:	77 1f       	adc	r23, r23
    152e:	88 1f       	adc	r24, r24
    1530:	da f7       	brpl	.-10     	; 0x1528 <__floatsisf+0x62>
    1532:	88 0f       	add	r24, r24
    1534:	96 95       	lsr	r25
    1536:	87 95       	ror	r24
    1538:	97 f9       	bld	r25, 7
    153a:	08 95       	ret

0000153c <__fp_cmp>:
    153c:	99 0f       	add	r25, r25
    153e:	00 08       	sbc	r0, r0
    1540:	55 0f       	add	r21, r21
    1542:	aa 0b       	sbc	r26, r26
    1544:	e0 e8       	ldi	r30, 0x80	; 128
    1546:	fe ef       	ldi	r31, 0xFE	; 254
    1548:	16 16       	cp	r1, r22
    154a:	17 06       	cpc	r1, r23
    154c:	e8 07       	cpc	r30, r24
    154e:	f9 07       	cpc	r31, r25
    1550:	c0 f0       	brcs	.+48     	; 0x1582 <__fp_cmp+0x46>
    1552:	12 16       	cp	r1, r18
    1554:	13 06       	cpc	r1, r19
    1556:	e4 07       	cpc	r30, r20
    1558:	f5 07       	cpc	r31, r21
    155a:	98 f0       	brcs	.+38     	; 0x1582 <__fp_cmp+0x46>
    155c:	62 1b       	sub	r22, r18
    155e:	73 0b       	sbc	r23, r19
    1560:	84 0b       	sbc	r24, r20
    1562:	95 0b       	sbc	r25, r21
    1564:	39 f4       	brne	.+14     	; 0x1574 <__fp_cmp+0x38>
    1566:	0a 26       	eor	r0, r26
    1568:	61 f0       	breq	.+24     	; 0x1582 <__fp_cmp+0x46>
    156a:	23 2b       	or	r18, r19
    156c:	24 2b       	or	r18, r20
    156e:	25 2b       	or	r18, r21
    1570:	21 f4       	brne	.+8      	; 0x157a <__fp_cmp+0x3e>
    1572:	08 95       	ret
    1574:	0a 26       	eor	r0, r26
    1576:	09 f4       	brne	.+2      	; 0x157a <__fp_cmp+0x3e>
    1578:	a1 40       	sbci	r26, 0x01	; 1
    157a:	a6 95       	lsr	r26
    157c:	8f ef       	ldi	r24, 0xFF	; 255
    157e:	81 1d       	adc	r24, r1
    1580:	81 1d       	adc	r24, r1
    1582:	08 95       	ret

00001584 <__fp_inf>:
    1584:	97 f9       	bld	r25, 7
    1586:	9f 67       	ori	r25, 0x7F	; 127
    1588:	80 e8       	ldi	r24, 0x80	; 128
    158a:	70 e0       	ldi	r23, 0x00	; 0
    158c:	60 e0       	ldi	r22, 0x00	; 0
    158e:	08 95       	ret

00001590 <__fp_nan>:
    1590:	9f ef       	ldi	r25, 0xFF	; 255
    1592:	80 ec       	ldi	r24, 0xC0	; 192
    1594:	08 95       	ret

00001596 <__fp_powser>:
    1596:	df 93       	push	r29
    1598:	cf 93       	push	r28
    159a:	1f 93       	push	r17
    159c:	0f 93       	push	r16
    159e:	ff 92       	push	r15
    15a0:	ef 92       	push	r14
    15a2:	df 92       	push	r13
    15a4:	7b 01       	movw	r14, r22
    15a6:	8c 01       	movw	r16, r24
    15a8:	68 94       	set
    15aa:	05 c0       	rjmp	.+10     	; 0x15b6 <__fp_powser+0x20>
    15ac:	da 2e       	mov	r13, r26
    15ae:	ef 01       	movw	r28, r30
    15b0:	76 d0       	rcall	.+236    	; 0x169e <__mulsf3x>
    15b2:	fe 01       	movw	r30, r28
    15b4:	e8 94       	clt
    15b6:	a5 91       	lpm	r26, Z+
    15b8:	25 91       	lpm	r18, Z+
    15ba:	35 91       	lpm	r19, Z+
    15bc:	45 91       	lpm	r20, Z+
    15be:	55 91       	lpm	r21, Z+
    15c0:	ae f3       	brts	.-22     	; 0x15ac <__fp_powser+0x16>
    15c2:	ef 01       	movw	r28, r30
    15c4:	2c de       	rcall	.-936    	; 0x121e <__addsf3x>
    15c6:	fe 01       	movw	r30, r28
    15c8:	97 01       	movw	r18, r14
    15ca:	a8 01       	movw	r20, r16
    15cc:	da 94       	dec	r13
    15ce:	79 f7       	brne	.-34     	; 0x15ae <__fp_powser+0x18>
    15d0:	df 90       	pop	r13
    15d2:	ef 90       	pop	r14
    15d4:	ff 90       	pop	r15
    15d6:	0f 91       	pop	r16
    15d8:	1f 91       	pop	r17
    15da:	cf 91       	pop	r28
    15dc:	df 91       	pop	r29
    15de:	08 95       	ret

000015e0 <__fp_pscA>:
    15e0:	00 24       	eor	r0, r0
    15e2:	0a 94       	dec	r0
    15e4:	16 16       	cp	r1, r22
    15e6:	17 06       	cpc	r1, r23
    15e8:	18 06       	cpc	r1, r24
    15ea:	09 06       	cpc	r0, r25
    15ec:	08 95       	ret

000015ee <__fp_pscB>:
    15ee:	00 24       	eor	r0, r0
    15f0:	0a 94       	dec	r0
    15f2:	12 16       	cp	r1, r18
    15f4:	13 06       	cpc	r1, r19
    15f6:	14 06       	cpc	r1, r20
    15f8:	05 06       	cpc	r0, r21
    15fa:	08 95       	ret

000015fc <__fp_round>:
    15fc:	09 2e       	mov	r0, r25
    15fe:	03 94       	inc	r0
    1600:	00 0c       	add	r0, r0
    1602:	11 f4       	brne	.+4      	; 0x1608 <__fp_round+0xc>
    1604:	88 23       	and	r24, r24
    1606:	52 f0       	brmi	.+20     	; 0x161c <__fp_round+0x20>
    1608:	bb 0f       	add	r27, r27
    160a:	40 f4       	brcc	.+16     	; 0x161c <__fp_round+0x20>
    160c:	bf 2b       	or	r27, r31
    160e:	11 f4       	brne	.+4      	; 0x1614 <__fp_round+0x18>
    1610:	60 ff       	sbrs	r22, 0
    1612:	04 c0       	rjmp	.+8      	; 0x161c <__fp_round+0x20>
    1614:	6f 5f       	subi	r22, 0xFF	; 255
    1616:	7f 4f       	sbci	r23, 0xFF	; 255
    1618:	8f 4f       	sbci	r24, 0xFF	; 255
    161a:	9f 4f       	sbci	r25, 0xFF	; 255
    161c:	08 95       	ret

0000161e <__fp_split3>:
    161e:	57 fd       	sbrc	r21, 7
    1620:	90 58       	subi	r25, 0x80	; 128
    1622:	44 0f       	add	r20, r20
    1624:	55 1f       	adc	r21, r21
    1626:	59 f0       	breq	.+22     	; 0x163e <__fp_splitA+0x10>
    1628:	5f 3f       	cpi	r21, 0xFF	; 255
    162a:	71 f0       	breq	.+28     	; 0x1648 <__fp_splitA+0x1a>
    162c:	47 95       	ror	r20

0000162e <__fp_splitA>:
    162e:	88 0f       	add	r24, r24
    1630:	97 fb       	bst	r25, 7
    1632:	99 1f       	adc	r25, r25
    1634:	61 f0       	breq	.+24     	; 0x164e <__fp_splitA+0x20>
    1636:	9f 3f       	cpi	r25, 0xFF	; 255
    1638:	79 f0       	breq	.+30     	; 0x1658 <__fp_splitA+0x2a>
    163a:	87 95       	ror	r24
    163c:	08 95       	ret
    163e:	12 16       	cp	r1, r18
    1640:	13 06       	cpc	r1, r19
    1642:	14 06       	cpc	r1, r20
    1644:	55 1f       	adc	r21, r21
    1646:	f2 cf       	rjmp	.-28     	; 0x162c <__fp_split3+0xe>
    1648:	46 95       	lsr	r20
    164a:	f1 df       	rcall	.-30     	; 0x162e <__fp_splitA>
    164c:	08 c0       	rjmp	.+16     	; 0x165e <__fp_splitA+0x30>
    164e:	16 16       	cp	r1, r22
    1650:	17 06       	cpc	r1, r23
    1652:	18 06       	cpc	r1, r24
    1654:	99 1f       	adc	r25, r25
    1656:	f1 cf       	rjmp	.-30     	; 0x163a <__fp_splitA+0xc>
    1658:	86 95       	lsr	r24
    165a:	71 05       	cpc	r23, r1
    165c:	61 05       	cpc	r22, r1
    165e:	08 94       	sec
    1660:	08 95       	ret

00001662 <__fp_zero>:
    1662:	e8 94       	clt

00001664 <__fp_szero>:
    1664:	bb 27       	eor	r27, r27
    1666:	66 27       	eor	r22, r22
    1668:	77 27       	eor	r23, r23
    166a:	cb 01       	movw	r24, r22
    166c:	97 f9       	bld	r25, 7
    166e:	08 95       	ret

00001670 <__gesf2>:
    1670:	65 df       	rcall	.-310    	; 0x153c <__fp_cmp>
    1672:	08 f4       	brcc	.+2      	; 0x1676 <__gesf2+0x6>
    1674:	8f ef       	ldi	r24, 0xFF	; 255
    1676:	08 95       	ret

00001678 <inverse>:
    1678:	9b 01       	movw	r18, r22
    167a:	ac 01       	movw	r20, r24
    167c:	60 e0       	ldi	r22, 0x00	; 0
    167e:	70 e0       	ldi	r23, 0x00	; 0
    1680:	80 e8       	ldi	r24, 0x80	; 128
    1682:	9f e3       	ldi	r25, 0x3F	; 63
    1684:	85 ce       	rjmp	.-758    	; 0x1390 <__divsf3>

00001686 <__mulsf3>:
    1686:	0b d0       	rcall	.+22     	; 0x169e <__mulsf3x>
    1688:	b9 cf       	rjmp	.-142    	; 0x15fc <__fp_round>
    168a:	aa df       	rcall	.-172    	; 0x15e0 <__fp_pscA>
    168c:	28 f0       	brcs	.+10     	; 0x1698 <__mulsf3+0x12>
    168e:	af df       	rcall	.-162    	; 0x15ee <__fp_pscB>
    1690:	18 f0       	brcs	.+6      	; 0x1698 <__mulsf3+0x12>
    1692:	95 23       	and	r25, r21
    1694:	09 f0       	breq	.+2      	; 0x1698 <__mulsf3+0x12>
    1696:	76 cf       	rjmp	.-276    	; 0x1584 <__fp_inf>
    1698:	7b cf       	rjmp	.-266    	; 0x1590 <__fp_nan>
    169a:	11 24       	eor	r1, r1
    169c:	e3 cf       	rjmp	.-58     	; 0x1664 <__fp_szero>

0000169e <__mulsf3x>:
    169e:	bf df       	rcall	.-130    	; 0x161e <__fp_split3>
    16a0:	a0 f3       	brcs	.-24     	; 0x168a <__mulsf3+0x4>

000016a2 <__mulsf3_pse>:
    16a2:	95 9f       	mul	r25, r21
    16a4:	d1 f3       	breq	.-12     	; 0x169a <__mulsf3+0x14>
    16a6:	95 0f       	add	r25, r21
    16a8:	50 e0       	ldi	r21, 0x00	; 0
    16aa:	55 1f       	adc	r21, r21
    16ac:	62 9f       	mul	r22, r18
    16ae:	f0 01       	movw	r30, r0
    16b0:	72 9f       	mul	r23, r18
    16b2:	bb 27       	eor	r27, r27
    16b4:	f0 0d       	add	r31, r0
    16b6:	b1 1d       	adc	r27, r1
    16b8:	63 9f       	mul	r22, r19
    16ba:	aa 27       	eor	r26, r26
    16bc:	f0 0d       	add	r31, r0
    16be:	b1 1d       	adc	r27, r1
    16c0:	aa 1f       	adc	r26, r26
    16c2:	64 9f       	mul	r22, r20
    16c4:	66 27       	eor	r22, r22
    16c6:	b0 0d       	add	r27, r0
    16c8:	a1 1d       	adc	r26, r1
    16ca:	66 1f       	adc	r22, r22
    16cc:	82 9f       	mul	r24, r18
    16ce:	22 27       	eor	r18, r18
    16d0:	b0 0d       	add	r27, r0
    16d2:	a1 1d       	adc	r26, r1
    16d4:	62 1f       	adc	r22, r18
    16d6:	73 9f       	mul	r23, r19
    16d8:	b0 0d       	add	r27, r0
    16da:	a1 1d       	adc	r26, r1
    16dc:	62 1f       	adc	r22, r18
    16de:	83 9f       	mul	r24, r19
    16e0:	a0 0d       	add	r26, r0
    16e2:	61 1d       	adc	r22, r1
    16e4:	22 1f       	adc	r18, r18
    16e6:	74 9f       	mul	r23, r20
    16e8:	33 27       	eor	r19, r19
    16ea:	a0 0d       	add	r26, r0
    16ec:	61 1d       	adc	r22, r1
    16ee:	23 1f       	adc	r18, r19
    16f0:	84 9f       	mul	r24, r20
    16f2:	60 0d       	add	r22, r0
    16f4:	21 1d       	adc	r18, r1
    16f6:	82 2f       	mov	r24, r18
    16f8:	76 2f       	mov	r23, r22
    16fa:	6a 2f       	mov	r22, r26
    16fc:	11 24       	eor	r1, r1
    16fe:	9f 57       	subi	r25, 0x7F	; 127
    1700:	50 40       	sbci	r21, 0x00	; 0
    1702:	8a f0       	brmi	.+34     	; 0x1726 <__mulsf3_pse+0x84>
    1704:	e1 f0       	breq	.+56     	; 0x173e <__mulsf3_pse+0x9c>
    1706:	88 23       	and	r24, r24
    1708:	4a f0       	brmi	.+18     	; 0x171c <__mulsf3_pse+0x7a>
    170a:	ee 0f       	add	r30, r30
    170c:	ff 1f       	adc	r31, r31
    170e:	bb 1f       	adc	r27, r27
    1710:	66 1f       	adc	r22, r22
    1712:	77 1f       	adc	r23, r23
    1714:	88 1f       	adc	r24, r24
    1716:	91 50       	subi	r25, 0x01	; 1
    1718:	50 40       	sbci	r21, 0x00	; 0
    171a:	a9 f7       	brne	.-22     	; 0x1706 <__mulsf3_pse+0x64>
    171c:	9e 3f       	cpi	r25, 0xFE	; 254
    171e:	51 05       	cpc	r21, r1
    1720:	70 f0       	brcs	.+28     	; 0x173e <__mulsf3_pse+0x9c>
    1722:	30 cf       	rjmp	.-416    	; 0x1584 <__fp_inf>
    1724:	9f cf       	rjmp	.-194    	; 0x1664 <__fp_szero>
    1726:	5f 3f       	cpi	r21, 0xFF	; 255
    1728:	ec f3       	brlt	.-6      	; 0x1724 <__mulsf3_pse+0x82>
    172a:	98 3e       	cpi	r25, 0xE8	; 232
    172c:	dc f3       	brlt	.-10     	; 0x1724 <__mulsf3_pse+0x82>
    172e:	86 95       	lsr	r24
    1730:	77 95       	ror	r23
    1732:	67 95       	ror	r22
    1734:	b7 95       	ror	r27
    1736:	f7 95       	ror	r31
    1738:	e7 95       	ror	r30
    173a:	9f 5f       	subi	r25, 0xFF	; 255
    173c:	c1 f7       	brne	.-16     	; 0x172e <__mulsf3_pse+0x8c>
    173e:	fe 2b       	or	r31, r30
    1740:	88 0f       	add	r24, r24
    1742:	91 1d       	adc	r25, r1
    1744:	96 95       	lsr	r25
    1746:	87 95       	ror	r24
    1748:	97 f9       	bld	r25, 7
    174a:	08 95       	ret

0000174c <square>:
    174c:	9b 01       	movw	r18, r22
    174e:	ac 01       	movw	r20, r24
    1750:	9a cf       	rjmp	.-204    	; 0x1686 <__mulsf3>

00001752 <__divmodhi4>:
    1752:	97 fb       	bst	r25, 7
    1754:	07 2e       	mov	r0, r23
    1756:	16 f4       	brtc	.+4      	; 0x175c <__divmodhi4+0xa>
    1758:	00 94       	com	r0
    175a:	06 d0       	rcall	.+12     	; 0x1768 <__divmodhi4_neg1>
    175c:	77 fd       	sbrc	r23, 7
    175e:	08 d0       	rcall	.+16     	; 0x1770 <__divmodhi4_neg2>
    1760:	3e d0       	rcall	.+124    	; 0x17de <__udivmodhi4>
    1762:	07 fc       	sbrc	r0, 7
    1764:	05 d0       	rcall	.+10     	; 0x1770 <__divmodhi4_neg2>
    1766:	3e f4       	brtc	.+14     	; 0x1776 <__divmodhi4_exit>

00001768 <__divmodhi4_neg1>:
    1768:	90 95       	com	r25
    176a:	81 95       	neg	r24
    176c:	9f 4f       	sbci	r25, 0xFF	; 255
    176e:	08 95       	ret

00001770 <__divmodhi4_neg2>:
    1770:	70 95       	com	r23
    1772:	61 95       	neg	r22
    1774:	7f 4f       	sbci	r23, 0xFF	; 255

00001776 <__divmodhi4_exit>:
    1776:	08 95       	ret

00001778 <__divmodsi4>:
    1778:	05 2e       	mov	r0, r21
    177a:	97 fb       	bst	r25, 7
    177c:	16 f4       	brtc	.+4      	; 0x1782 <__divmodsi4+0xa>
    177e:	00 94       	com	r0
    1780:	0f d0       	rcall	.+30     	; 0x17a0 <__negsi2>
    1782:	57 fd       	sbrc	r21, 7
    1784:	05 d0       	rcall	.+10     	; 0x1790 <__divmodsi4_neg2>
    1786:	3f d0       	rcall	.+126    	; 0x1806 <__udivmodsi4>
    1788:	07 fc       	sbrc	r0, 7
    178a:	02 d0       	rcall	.+4      	; 0x1790 <__divmodsi4_neg2>
    178c:	46 f4       	brtc	.+16     	; 0x179e <__divmodsi4_exit>
    178e:	08 c0       	rjmp	.+16     	; 0x17a0 <__negsi2>

00001790 <__divmodsi4_neg2>:
    1790:	50 95       	com	r21
    1792:	40 95       	com	r20
    1794:	30 95       	com	r19
    1796:	21 95       	neg	r18
    1798:	3f 4f       	sbci	r19, 0xFF	; 255
    179a:	4f 4f       	sbci	r20, 0xFF	; 255
    179c:	5f 4f       	sbci	r21, 0xFF	; 255

0000179e <__divmodsi4_exit>:
    179e:	08 95       	ret

000017a0 <__negsi2>:
    17a0:	90 95       	com	r25
    17a2:	80 95       	com	r24
    17a4:	70 95       	com	r23
    17a6:	61 95       	neg	r22
    17a8:	7f 4f       	sbci	r23, 0xFF	; 255
    17aa:	8f 4f       	sbci	r24, 0xFF	; 255
    17ac:	9f 4f       	sbci	r25, 0xFF	; 255
    17ae:	08 95       	ret

000017b0 <__tablejump2__>:
    17b0:	ee 0f       	add	r30, r30
    17b2:	ff 1f       	adc	r31, r31
    17b4:	88 1f       	adc	r24, r24
    17b6:	8b bf       	out	0x3b, r24	; 59
    17b8:	07 90       	elpm	r0, Z+
    17ba:	f6 91       	elpm	r31, Z
    17bc:	e0 2d       	mov	r30, r0
    17be:	19 94       	eijmp

000017c0 <__umulhisi3>:
    17c0:	a2 9f       	mul	r26, r18
    17c2:	b0 01       	movw	r22, r0
    17c4:	b3 9f       	mul	r27, r19
    17c6:	c0 01       	movw	r24, r0
    17c8:	a3 9f       	mul	r26, r19
    17ca:	70 0d       	add	r23, r0
    17cc:	81 1d       	adc	r24, r1
    17ce:	11 24       	eor	r1, r1
    17d0:	91 1d       	adc	r25, r1
    17d2:	b2 9f       	mul	r27, r18
    17d4:	70 0d       	add	r23, r0
    17d6:	81 1d       	adc	r24, r1
    17d8:	11 24       	eor	r1, r1
    17da:	91 1d       	adc	r25, r1
    17dc:	08 95       	ret

000017de <__udivmodhi4>:
    17de:	aa 1b       	sub	r26, r26
    17e0:	bb 1b       	sub	r27, r27
    17e2:	51 e1       	ldi	r21, 0x11	; 17
    17e4:	07 c0       	rjmp	.+14     	; 0x17f4 <__udivmodhi4_ep>

000017e6 <__udivmodhi4_loop>:
    17e6:	aa 1f       	adc	r26, r26
    17e8:	bb 1f       	adc	r27, r27
    17ea:	a6 17       	cp	r26, r22
    17ec:	b7 07       	cpc	r27, r23
    17ee:	10 f0       	brcs	.+4      	; 0x17f4 <__udivmodhi4_ep>
    17f0:	a6 1b       	sub	r26, r22
    17f2:	b7 0b       	sbc	r27, r23

000017f4 <__udivmodhi4_ep>:
    17f4:	88 1f       	adc	r24, r24
    17f6:	99 1f       	adc	r25, r25
    17f8:	5a 95       	dec	r21
    17fa:	a9 f7       	brne	.-22     	; 0x17e6 <__udivmodhi4_loop>
    17fc:	80 95       	com	r24
    17fe:	90 95       	com	r25
    1800:	bc 01       	movw	r22, r24
    1802:	cd 01       	movw	r24, r26
    1804:	08 95       	ret

00001806 <__udivmodsi4>:
    1806:	a1 e2       	ldi	r26, 0x21	; 33
    1808:	1a 2e       	mov	r1, r26
    180a:	aa 1b       	sub	r26, r26
    180c:	bb 1b       	sub	r27, r27
    180e:	fd 01       	movw	r30, r26
    1810:	0d c0       	rjmp	.+26     	; 0x182c <__udivmodsi4_ep>

00001812 <__udivmodsi4_loop>:
    1812:	aa 1f       	adc	r26, r26
    1814:	bb 1f       	adc	r27, r27
    1816:	ee 1f       	adc	r30, r30
    1818:	ff 1f       	adc	r31, r31
    181a:	a2 17       	cp	r26, r18
    181c:	b3 07       	cpc	r27, r19
    181e:	e4 07       	cpc	r30, r20
    1820:	f5 07       	cpc	r31, r21
    1822:	20 f0       	brcs	.+8      	; 0x182c <__udivmodsi4_ep>
    1824:	a2 1b       	sub	r26, r18
    1826:	b3 0b       	sbc	r27, r19
    1828:	e4 0b       	sbc	r30, r20
    182a:	f5 0b       	sbc	r31, r21

0000182c <__udivmodsi4_ep>:
    182c:	66 1f       	adc	r22, r22
    182e:	77 1f       	adc	r23, r23
    1830:	88 1f       	adc	r24, r24
    1832:	99 1f       	adc	r25, r25
    1834:	1a 94       	dec	r1
    1836:	69 f7       	brne	.-38     	; 0x1812 <__udivmodsi4_loop>
    1838:	60 95       	com	r22
    183a:	70 95       	com	r23
    183c:	80 95       	com	r24
    183e:	90 95       	com	r25
    1840:	9b 01       	movw	r18, r22
    1842:	ac 01       	movw	r20, r24
    1844:	bd 01       	movw	r22, r26
    1846:	cf 01       	movw	r24, r30
    1848:	08 95       	ret

0000184a <fdevopen>:
    184a:	0f 93       	push	r16
    184c:	1f 93       	push	r17
    184e:	cf 93       	push	r28
    1850:	df 93       	push	r29
    1852:	00 97       	sbiw	r24, 0x00	; 0
    1854:	31 f4       	brne	.+12     	; 0x1862 <fdevopen+0x18>
    1856:	61 15       	cp	r22, r1
    1858:	71 05       	cpc	r23, r1
    185a:	19 f4       	brne	.+6      	; 0x1862 <fdevopen+0x18>
    185c:	80 e0       	ldi	r24, 0x00	; 0
    185e:	90 e0       	ldi	r25, 0x00	; 0
    1860:	39 c0       	rjmp	.+114    	; 0x18d4 <fdevopen+0x8a>
    1862:	8b 01       	movw	r16, r22
    1864:	ec 01       	movw	r28, r24
    1866:	6e e0       	ldi	r22, 0x0E	; 14
    1868:	70 e0       	ldi	r23, 0x00	; 0
    186a:	81 e0       	ldi	r24, 0x01	; 1
    186c:	90 e0       	ldi	r25, 0x00	; 0
    186e:	47 d2       	rcall	.+1166   	; 0x1cfe <calloc>
    1870:	fc 01       	movw	r30, r24
    1872:	89 2b       	or	r24, r25
    1874:	99 f3       	breq	.-26     	; 0x185c <fdevopen+0x12>
    1876:	80 e8       	ldi	r24, 0x80	; 128
    1878:	83 83       	std	Z+3, r24	; 0x03
    187a:	01 15       	cp	r16, r1
    187c:	11 05       	cpc	r17, r1
    187e:	71 f0       	breq	.+28     	; 0x189c <fdevopen+0x52>
    1880:	13 87       	std	Z+11, r17	; 0x0b
    1882:	02 87       	std	Z+10, r16	; 0x0a
    1884:	81 e8       	ldi	r24, 0x81	; 129
    1886:	83 83       	std	Z+3, r24	; 0x03
    1888:	80 91 8a 02 	lds	r24, 0x028A	; 0x80028a <__iob>
    188c:	90 91 8b 02 	lds	r25, 0x028B	; 0x80028b <__iob+0x1>
    1890:	89 2b       	or	r24, r25
    1892:	21 f4       	brne	.+8      	; 0x189c <fdevopen+0x52>
    1894:	f0 93 8b 02 	sts	0x028B, r31	; 0x80028b <__iob+0x1>
    1898:	e0 93 8a 02 	sts	0x028A, r30	; 0x80028a <__iob>
    189c:	20 97       	sbiw	r28, 0x00	; 0
    189e:	c9 f0       	breq	.+50     	; 0x18d2 <fdevopen+0x88>
    18a0:	d1 87       	std	Z+9, r29	; 0x09
    18a2:	c0 87       	std	Z+8, r28	; 0x08
    18a4:	83 81       	ldd	r24, Z+3	; 0x03
    18a6:	82 60       	ori	r24, 0x02	; 2
    18a8:	83 83       	std	Z+3, r24	; 0x03
    18aa:	80 91 8c 02 	lds	r24, 0x028C	; 0x80028c <__iob+0x2>
    18ae:	90 91 8d 02 	lds	r25, 0x028D	; 0x80028d <__iob+0x3>
    18b2:	89 2b       	or	r24, r25
    18b4:	71 f4       	brne	.+28     	; 0x18d2 <fdevopen+0x88>
    18b6:	f0 93 8d 02 	sts	0x028D, r31	; 0x80028d <__iob+0x3>
    18ba:	e0 93 8c 02 	sts	0x028C, r30	; 0x80028c <__iob+0x2>
    18be:	80 91 8e 02 	lds	r24, 0x028E	; 0x80028e <__iob+0x4>
    18c2:	90 91 8f 02 	lds	r25, 0x028F	; 0x80028f <__iob+0x5>
    18c6:	89 2b       	or	r24, r25
    18c8:	21 f4       	brne	.+8      	; 0x18d2 <fdevopen+0x88>
    18ca:	f0 93 8f 02 	sts	0x028F, r31	; 0x80028f <__iob+0x5>
    18ce:	e0 93 8e 02 	sts	0x028E, r30	; 0x80028e <__iob+0x4>
    18d2:	cf 01       	movw	r24, r30
    18d4:	df 91       	pop	r29
    18d6:	cf 91       	pop	r28
    18d8:	1f 91       	pop	r17
    18da:	0f 91       	pop	r16
    18dc:	08 95       	ret

000018de <printf>:
    18de:	cf 93       	push	r28
    18e0:	df 93       	push	r29
    18e2:	cd b7       	in	r28, 0x3d	; 61
    18e4:	de b7       	in	r29, 0x3e	; 62
    18e6:	ae 01       	movw	r20, r28
    18e8:	4a 5f       	subi	r20, 0xFA	; 250
    18ea:	5f 4f       	sbci	r21, 0xFF	; 255
    18ec:	fa 01       	movw	r30, r20
    18ee:	61 91       	ld	r22, Z+
    18f0:	71 91       	ld	r23, Z+
    18f2:	af 01       	movw	r20, r30
    18f4:	80 91 8c 02 	lds	r24, 0x028C	; 0x80028c <__iob+0x2>
    18f8:	90 91 8d 02 	lds	r25, 0x028D	; 0x80028d <__iob+0x3>
    18fc:	03 d0       	rcall	.+6      	; 0x1904 <vfprintf>
    18fe:	df 91       	pop	r29
    1900:	cf 91       	pop	r28
    1902:	08 95       	ret

00001904 <vfprintf>:
    1904:	2f 92       	push	r2
    1906:	3f 92       	push	r3
    1908:	4f 92       	push	r4
    190a:	5f 92       	push	r5
    190c:	6f 92       	push	r6
    190e:	7f 92       	push	r7
    1910:	8f 92       	push	r8
    1912:	9f 92       	push	r9
    1914:	af 92       	push	r10
    1916:	bf 92       	push	r11
    1918:	cf 92       	push	r12
    191a:	df 92       	push	r13
    191c:	ef 92       	push	r14
    191e:	ff 92       	push	r15
    1920:	0f 93       	push	r16
    1922:	1f 93       	push	r17
    1924:	cf 93       	push	r28
    1926:	df 93       	push	r29
    1928:	cd b7       	in	r28, 0x3d	; 61
    192a:	de b7       	in	r29, 0x3e	; 62
    192c:	2b 97       	sbiw	r28, 0x0b	; 11
    192e:	0f b6       	in	r0, 0x3f	; 63
    1930:	f8 94       	cli
    1932:	de bf       	out	0x3e, r29	; 62
    1934:	0f be       	out	0x3f, r0	; 63
    1936:	cd bf       	out	0x3d, r28	; 61
    1938:	6c 01       	movw	r12, r24
    193a:	7b 01       	movw	r14, r22
    193c:	8a 01       	movw	r16, r20
    193e:	fc 01       	movw	r30, r24
    1940:	17 82       	std	Z+7, r1	; 0x07
    1942:	16 82       	std	Z+6, r1	; 0x06
    1944:	83 81       	ldd	r24, Z+3	; 0x03
    1946:	81 ff       	sbrs	r24, 1
    1948:	bf c1       	rjmp	.+894    	; 0x1cc8 <vfprintf+0x3c4>
    194a:	ce 01       	movw	r24, r28
    194c:	01 96       	adiw	r24, 0x01	; 1
    194e:	3c 01       	movw	r6, r24
    1950:	f6 01       	movw	r30, r12
    1952:	93 81       	ldd	r25, Z+3	; 0x03
    1954:	f7 01       	movw	r30, r14
    1956:	93 fd       	sbrc	r25, 3
    1958:	85 91       	lpm	r24, Z+
    195a:	93 ff       	sbrs	r25, 3
    195c:	81 91       	ld	r24, Z+
    195e:	7f 01       	movw	r14, r30
    1960:	88 23       	and	r24, r24
    1962:	09 f4       	brne	.+2      	; 0x1966 <vfprintf+0x62>
    1964:	ad c1       	rjmp	.+858    	; 0x1cc0 <vfprintf+0x3bc>
    1966:	85 32       	cpi	r24, 0x25	; 37
    1968:	39 f4       	brne	.+14     	; 0x1978 <vfprintf+0x74>
    196a:	93 fd       	sbrc	r25, 3
    196c:	85 91       	lpm	r24, Z+
    196e:	93 ff       	sbrs	r25, 3
    1970:	81 91       	ld	r24, Z+
    1972:	7f 01       	movw	r14, r30
    1974:	85 32       	cpi	r24, 0x25	; 37
    1976:	21 f4       	brne	.+8      	; 0x1980 <vfprintf+0x7c>
    1978:	b6 01       	movw	r22, r12
    197a:	90 e0       	ldi	r25, 0x00	; 0
    197c:	18 d3       	rcall	.+1584   	; 0x1fae <fputc>
    197e:	e8 cf       	rjmp	.-48     	; 0x1950 <vfprintf+0x4c>
    1980:	91 2c       	mov	r9, r1
    1982:	21 2c       	mov	r2, r1
    1984:	31 2c       	mov	r3, r1
    1986:	ff e1       	ldi	r31, 0x1F	; 31
    1988:	f3 15       	cp	r31, r3
    198a:	d8 f0       	brcs	.+54     	; 0x19c2 <vfprintf+0xbe>
    198c:	8b 32       	cpi	r24, 0x2B	; 43
    198e:	79 f0       	breq	.+30     	; 0x19ae <vfprintf+0xaa>
    1990:	38 f4       	brcc	.+14     	; 0x19a0 <vfprintf+0x9c>
    1992:	80 32       	cpi	r24, 0x20	; 32
    1994:	79 f0       	breq	.+30     	; 0x19b4 <vfprintf+0xb0>
    1996:	83 32       	cpi	r24, 0x23	; 35
    1998:	a1 f4       	brne	.+40     	; 0x19c2 <vfprintf+0xbe>
    199a:	23 2d       	mov	r18, r3
    199c:	20 61       	ori	r18, 0x10	; 16
    199e:	1d c0       	rjmp	.+58     	; 0x19da <vfprintf+0xd6>
    19a0:	8d 32       	cpi	r24, 0x2D	; 45
    19a2:	61 f0       	breq	.+24     	; 0x19bc <vfprintf+0xb8>
    19a4:	80 33       	cpi	r24, 0x30	; 48
    19a6:	69 f4       	brne	.+26     	; 0x19c2 <vfprintf+0xbe>
    19a8:	23 2d       	mov	r18, r3
    19aa:	21 60       	ori	r18, 0x01	; 1
    19ac:	16 c0       	rjmp	.+44     	; 0x19da <vfprintf+0xd6>
    19ae:	83 2d       	mov	r24, r3
    19b0:	82 60       	ori	r24, 0x02	; 2
    19b2:	38 2e       	mov	r3, r24
    19b4:	e3 2d       	mov	r30, r3
    19b6:	e4 60       	ori	r30, 0x04	; 4
    19b8:	3e 2e       	mov	r3, r30
    19ba:	2a c0       	rjmp	.+84     	; 0x1a10 <vfprintf+0x10c>
    19bc:	f3 2d       	mov	r31, r3
    19be:	f8 60       	ori	r31, 0x08	; 8
    19c0:	1d c0       	rjmp	.+58     	; 0x19fc <vfprintf+0xf8>
    19c2:	37 fc       	sbrc	r3, 7
    19c4:	2d c0       	rjmp	.+90     	; 0x1a20 <vfprintf+0x11c>
    19c6:	20 ed       	ldi	r18, 0xD0	; 208
    19c8:	28 0f       	add	r18, r24
    19ca:	2a 30       	cpi	r18, 0x0A	; 10
    19cc:	40 f0       	brcs	.+16     	; 0x19de <vfprintf+0xda>
    19ce:	8e 32       	cpi	r24, 0x2E	; 46
    19d0:	b9 f4       	brne	.+46     	; 0x1a00 <vfprintf+0xfc>
    19d2:	36 fc       	sbrc	r3, 6
    19d4:	75 c1       	rjmp	.+746    	; 0x1cc0 <vfprintf+0x3bc>
    19d6:	23 2d       	mov	r18, r3
    19d8:	20 64       	ori	r18, 0x40	; 64
    19da:	32 2e       	mov	r3, r18
    19dc:	19 c0       	rjmp	.+50     	; 0x1a10 <vfprintf+0x10c>
    19de:	36 fe       	sbrs	r3, 6
    19e0:	06 c0       	rjmp	.+12     	; 0x19ee <vfprintf+0xea>
    19e2:	8a e0       	ldi	r24, 0x0A	; 10
    19e4:	98 9e       	mul	r9, r24
    19e6:	20 0d       	add	r18, r0
    19e8:	11 24       	eor	r1, r1
    19ea:	92 2e       	mov	r9, r18
    19ec:	11 c0       	rjmp	.+34     	; 0x1a10 <vfprintf+0x10c>
    19ee:	ea e0       	ldi	r30, 0x0A	; 10
    19f0:	2e 9e       	mul	r2, r30
    19f2:	20 0d       	add	r18, r0
    19f4:	11 24       	eor	r1, r1
    19f6:	22 2e       	mov	r2, r18
    19f8:	f3 2d       	mov	r31, r3
    19fa:	f0 62       	ori	r31, 0x20	; 32
    19fc:	3f 2e       	mov	r3, r31
    19fe:	08 c0       	rjmp	.+16     	; 0x1a10 <vfprintf+0x10c>
    1a00:	8c 36       	cpi	r24, 0x6C	; 108
    1a02:	21 f4       	brne	.+8      	; 0x1a0c <vfprintf+0x108>
    1a04:	83 2d       	mov	r24, r3
    1a06:	80 68       	ori	r24, 0x80	; 128
    1a08:	38 2e       	mov	r3, r24
    1a0a:	02 c0       	rjmp	.+4      	; 0x1a10 <vfprintf+0x10c>
    1a0c:	88 36       	cpi	r24, 0x68	; 104
    1a0e:	41 f4       	brne	.+16     	; 0x1a20 <vfprintf+0x11c>
    1a10:	f7 01       	movw	r30, r14
    1a12:	93 fd       	sbrc	r25, 3
    1a14:	85 91       	lpm	r24, Z+
    1a16:	93 ff       	sbrs	r25, 3
    1a18:	81 91       	ld	r24, Z+
    1a1a:	7f 01       	movw	r14, r30
    1a1c:	81 11       	cpse	r24, r1
    1a1e:	b3 cf       	rjmp	.-154    	; 0x1986 <vfprintf+0x82>
    1a20:	98 2f       	mov	r25, r24
    1a22:	9f 7d       	andi	r25, 0xDF	; 223
    1a24:	95 54       	subi	r25, 0x45	; 69
    1a26:	93 30       	cpi	r25, 0x03	; 3
    1a28:	28 f4       	brcc	.+10     	; 0x1a34 <vfprintf+0x130>
    1a2a:	0c 5f       	subi	r16, 0xFC	; 252
    1a2c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a2e:	9f e3       	ldi	r25, 0x3F	; 63
    1a30:	99 83       	std	Y+1, r25	; 0x01
    1a32:	0d c0       	rjmp	.+26     	; 0x1a4e <vfprintf+0x14a>
    1a34:	83 36       	cpi	r24, 0x63	; 99
    1a36:	31 f0       	breq	.+12     	; 0x1a44 <vfprintf+0x140>
    1a38:	83 37       	cpi	r24, 0x73	; 115
    1a3a:	71 f0       	breq	.+28     	; 0x1a58 <vfprintf+0x154>
    1a3c:	83 35       	cpi	r24, 0x53	; 83
    1a3e:	09 f0       	breq	.+2      	; 0x1a42 <vfprintf+0x13e>
    1a40:	55 c0       	rjmp	.+170    	; 0x1aec <vfprintf+0x1e8>
    1a42:	20 c0       	rjmp	.+64     	; 0x1a84 <vfprintf+0x180>
    1a44:	f8 01       	movw	r30, r16
    1a46:	80 81       	ld	r24, Z
    1a48:	89 83       	std	Y+1, r24	; 0x01
    1a4a:	0e 5f       	subi	r16, 0xFE	; 254
    1a4c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a4e:	88 24       	eor	r8, r8
    1a50:	83 94       	inc	r8
    1a52:	91 2c       	mov	r9, r1
    1a54:	53 01       	movw	r10, r6
    1a56:	12 c0       	rjmp	.+36     	; 0x1a7c <vfprintf+0x178>
    1a58:	28 01       	movw	r4, r16
    1a5a:	f2 e0       	ldi	r31, 0x02	; 2
    1a5c:	4f 0e       	add	r4, r31
    1a5e:	51 1c       	adc	r5, r1
    1a60:	f8 01       	movw	r30, r16
    1a62:	a0 80       	ld	r10, Z
    1a64:	b1 80       	ldd	r11, Z+1	; 0x01
    1a66:	36 fe       	sbrs	r3, 6
    1a68:	03 c0       	rjmp	.+6      	; 0x1a70 <vfprintf+0x16c>
    1a6a:	69 2d       	mov	r22, r9
    1a6c:	70 e0       	ldi	r23, 0x00	; 0
    1a6e:	02 c0       	rjmp	.+4      	; 0x1a74 <vfprintf+0x170>
    1a70:	6f ef       	ldi	r22, 0xFF	; 255
    1a72:	7f ef       	ldi	r23, 0xFF	; 255
    1a74:	c5 01       	movw	r24, r10
    1a76:	90 d2       	rcall	.+1312   	; 0x1f98 <strnlen>
    1a78:	4c 01       	movw	r8, r24
    1a7a:	82 01       	movw	r16, r4
    1a7c:	f3 2d       	mov	r31, r3
    1a7e:	ff 77       	andi	r31, 0x7F	; 127
    1a80:	3f 2e       	mov	r3, r31
    1a82:	15 c0       	rjmp	.+42     	; 0x1aae <vfprintf+0x1aa>
    1a84:	28 01       	movw	r4, r16
    1a86:	22 e0       	ldi	r18, 0x02	; 2
    1a88:	42 0e       	add	r4, r18
    1a8a:	51 1c       	adc	r5, r1
    1a8c:	f8 01       	movw	r30, r16
    1a8e:	a0 80       	ld	r10, Z
    1a90:	b1 80       	ldd	r11, Z+1	; 0x01
    1a92:	36 fe       	sbrs	r3, 6
    1a94:	03 c0       	rjmp	.+6      	; 0x1a9c <vfprintf+0x198>
    1a96:	69 2d       	mov	r22, r9
    1a98:	70 e0       	ldi	r23, 0x00	; 0
    1a9a:	02 c0       	rjmp	.+4      	; 0x1aa0 <vfprintf+0x19c>
    1a9c:	6f ef       	ldi	r22, 0xFF	; 255
    1a9e:	7f ef       	ldi	r23, 0xFF	; 255
    1aa0:	c5 01       	movw	r24, r10
    1aa2:	68 d2       	rcall	.+1232   	; 0x1f74 <strnlen_P>
    1aa4:	4c 01       	movw	r8, r24
    1aa6:	f3 2d       	mov	r31, r3
    1aa8:	f0 68       	ori	r31, 0x80	; 128
    1aaa:	3f 2e       	mov	r3, r31
    1aac:	82 01       	movw	r16, r4
    1aae:	33 fc       	sbrc	r3, 3
    1ab0:	19 c0       	rjmp	.+50     	; 0x1ae4 <vfprintf+0x1e0>
    1ab2:	82 2d       	mov	r24, r2
    1ab4:	90 e0       	ldi	r25, 0x00	; 0
    1ab6:	88 16       	cp	r8, r24
    1ab8:	99 06       	cpc	r9, r25
    1aba:	a0 f4       	brcc	.+40     	; 0x1ae4 <vfprintf+0x1e0>
    1abc:	b6 01       	movw	r22, r12
    1abe:	80 e2       	ldi	r24, 0x20	; 32
    1ac0:	90 e0       	ldi	r25, 0x00	; 0
    1ac2:	75 d2       	rcall	.+1258   	; 0x1fae <fputc>
    1ac4:	2a 94       	dec	r2
    1ac6:	f5 cf       	rjmp	.-22     	; 0x1ab2 <vfprintf+0x1ae>
    1ac8:	f5 01       	movw	r30, r10
    1aca:	37 fc       	sbrc	r3, 7
    1acc:	85 91       	lpm	r24, Z+
    1ace:	37 fe       	sbrs	r3, 7
    1ad0:	81 91       	ld	r24, Z+
    1ad2:	5f 01       	movw	r10, r30
    1ad4:	b6 01       	movw	r22, r12
    1ad6:	90 e0       	ldi	r25, 0x00	; 0
    1ad8:	6a d2       	rcall	.+1236   	; 0x1fae <fputc>
    1ada:	21 10       	cpse	r2, r1
    1adc:	2a 94       	dec	r2
    1ade:	21 e0       	ldi	r18, 0x01	; 1
    1ae0:	82 1a       	sub	r8, r18
    1ae2:	91 08       	sbc	r9, r1
    1ae4:	81 14       	cp	r8, r1
    1ae6:	91 04       	cpc	r9, r1
    1ae8:	79 f7       	brne	.-34     	; 0x1ac8 <vfprintf+0x1c4>
    1aea:	e1 c0       	rjmp	.+450    	; 0x1cae <vfprintf+0x3aa>
    1aec:	84 36       	cpi	r24, 0x64	; 100
    1aee:	11 f0       	breq	.+4      	; 0x1af4 <vfprintf+0x1f0>
    1af0:	89 36       	cpi	r24, 0x69	; 105
    1af2:	39 f5       	brne	.+78     	; 0x1b42 <vfprintf+0x23e>
    1af4:	f8 01       	movw	r30, r16
    1af6:	37 fe       	sbrs	r3, 7
    1af8:	07 c0       	rjmp	.+14     	; 0x1b08 <vfprintf+0x204>
    1afa:	60 81       	ld	r22, Z
    1afc:	71 81       	ldd	r23, Z+1	; 0x01
    1afe:	82 81       	ldd	r24, Z+2	; 0x02
    1b00:	93 81       	ldd	r25, Z+3	; 0x03
    1b02:	0c 5f       	subi	r16, 0xFC	; 252
    1b04:	1f 4f       	sbci	r17, 0xFF	; 255
    1b06:	08 c0       	rjmp	.+16     	; 0x1b18 <vfprintf+0x214>
    1b08:	60 81       	ld	r22, Z
    1b0a:	71 81       	ldd	r23, Z+1	; 0x01
    1b0c:	07 2e       	mov	r0, r23
    1b0e:	00 0c       	add	r0, r0
    1b10:	88 0b       	sbc	r24, r24
    1b12:	99 0b       	sbc	r25, r25
    1b14:	0e 5f       	subi	r16, 0xFE	; 254
    1b16:	1f 4f       	sbci	r17, 0xFF	; 255
    1b18:	f3 2d       	mov	r31, r3
    1b1a:	ff 76       	andi	r31, 0x6F	; 111
    1b1c:	3f 2e       	mov	r3, r31
    1b1e:	97 ff       	sbrs	r25, 7
    1b20:	09 c0       	rjmp	.+18     	; 0x1b34 <vfprintf+0x230>
    1b22:	90 95       	com	r25
    1b24:	80 95       	com	r24
    1b26:	70 95       	com	r23
    1b28:	61 95       	neg	r22
    1b2a:	7f 4f       	sbci	r23, 0xFF	; 255
    1b2c:	8f 4f       	sbci	r24, 0xFF	; 255
    1b2e:	9f 4f       	sbci	r25, 0xFF	; 255
    1b30:	f0 68       	ori	r31, 0x80	; 128
    1b32:	3f 2e       	mov	r3, r31
    1b34:	2a e0       	ldi	r18, 0x0A	; 10
    1b36:	30 e0       	ldi	r19, 0x00	; 0
    1b38:	a3 01       	movw	r20, r6
    1b3a:	75 d2       	rcall	.+1258   	; 0x2026 <__ultoa_invert>
    1b3c:	88 2e       	mov	r8, r24
    1b3e:	86 18       	sub	r8, r6
    1b40:	44 c0       	rjmp	.+136    	; 0x1bca <vfprintf+0x2c6>
    1b42:	85 37       	cpi	r24, 0x75	; 117
    1b44:	31 f4       	brne	.+12     	; 0x1b52 <vfprintf+0x24e>
    1b46:	23 2d       	mov	r18, r3
    1b48:	2f 7e       	andi	r18, 0xEF	; 239
    1b4a:	b2 2e       	mov	r11, r18
    1b4c:	2a e0       	ldi	r18, 0x0A	; 10
    1b4e:	30 e0       	ldi	r19, 0x00	; 0
    1b50:	25 c0       	rjmp	.+74     	; 0x1b9c <vfprintf+0x298>
    1b52:	93 2d       	mov	r25, r3
    1b54:	99 7f       	andi	r25, 0xF9	; 249
    1b56:	b9 2e       	mov	r11, r25
    1b58:	8f 36       	cpi	r24, 0x6F	; 111
    1b5a:	c1 f0       	breq	.+48     	; 0x1b8c <vfprintf+0x288>
    1b5c:	18 f4       	brcc	.+6      	; 0x1b64 <vfprintf+0x260>
    1b5e:	88 35       	cpi	r24, 0x58	; 88
    1b60:	79 f0       	breq	.+30     	; 0x1b80 <vfprintf+0x27c>
    1b62:	ae c0       	rjmp	.+348    	; 0x1cc0 <vfprintf+0x3bc>
    1b64:	80 37       	cpi	r24, 0x70	; 112
    1b66:	19 f0       	breq	.+6      	; 0x1b6e <vfprintf+0x26a>
    1b68:	88 37       	cpi	r24, 0x78	; 120
    1b6a:	21 f0       	breq	.+8      	; 0x1b74 <vfprintf+0x270>
    1b6c:	a9 c0       	rjmp	.+338    	; 0x1cc0 <vfprintf+0x3bc>
    1b6e:	e9 2f       	mov	r30, r25
    1b70:	e0 61       	ori	r30, 0x10	; 16
    1b72:	be 2e       	mov	r11, r30
    1b74:	b4 fe       	sbrs	r11, 4
    1b76:	0d c0       	rjmp	.+26     	; 0x1b92 <vfprintf+0x28e>
    1b78:	fb 2d       	mov	r31, r11
    1b7a:	f4 60       	ori	r31, 0x04	; 4
    1b7c:	bf 2e       	mov	r11, r31
    1b7e:	09 c0       	rjmp	.+18     	; 0x1b92 <vfprintf+0x28e>
    1b80:	34 fe       	sbrs	r3, 4
    1b82:	0a c0       	rjmp	.+20     	; 0x1b98 <vfprintf+0x294>
    1b84:	29 2f       	mov	r18, r25
    1b86:	26 60       	ori	r18, 0x06	; 6
    1b88:	b2 2e       	mov	r11, r18
    1b8a:	06 c0       	rjmp	.+12     	; 0x1b98 <vfprintf+0x294>
    1b8c:	28 e0       	ldi	r18, 0x08	; 8
    1b8e:	30 e0       	ldi	r19, 0x00	; 0
    1b90:	05 c0       	rjmp	.+10     	; 0x1b9c <vfprintf+0x298>
    1b92:	20 e1       	ldi	r18, 0x10	; 16
    1b94:	30 e0       	ldi	r19, 0x00	; 0
    1b96:	02 c0       	rjmp	.+4      	; 0x1b9c <vfprintf+0x298>
    1b98:	20 e1       	ldi	r18, 0x10	; 16
    1b9a:	32 e0       	ldi	r19, 0x02	; 2
    1b9c:	f8 01       	movw	r30, r16
    1b9e:	b7 fe       	sbrs	r11, 7
    1ba0:	07 c0       	rjmp	.+14     	; 0x1bb0 <vfprintf+0x2ac>
    1ba2:	60 81       	ld	r22, Z
    1ba4:	71 81       	ldd	r23, Z+1	; 0x01
    1ba6:	82 81       	ldd	r24, Z+2	; 0x02
    1ba8:	93 81       	ldd	r25, Z+3	; 0x03
    1baa:	0c 5f       	subi	r16, 0xFC	; 252
    1bac:	1f 4f       	sbci	r17, 0xFF	; 255
    1bae:	06 c0       	rjmp	.+12     	; 0x1bbc <vfprintf+0x2b8>
    1bb0:	60 81       	ld	r22, Z
    1bb2:	71 81       	ldd	r23, Z+1	; 0x01
    1bb4:	80 e0       	ldi	r24, 0x00	; 0
    1bb6:	90 e0       	ldi	r25, 0x00	; 0
    1bb8:	0e 5f       	subi	r16, 0xFE	; 254
    1bba:	1f 4f       	sbci	r17, 0xFF	; 255
    1bbc:	a3 01       	movw	r20, r6
    1bbe:	33 d2       	rcall	.+1126   	; 0x2026 <__ultoa_invert>
    1bc0:	88 2e       	mov	r8, r24
    1bc2:	86 18       	sub	r8, r6
    1bc4:	fb 2d       	mov	r31, r11
    1bc6:	ff 77       	andi	r31, 0x7F	; 127
    1bc8:	3f 2e       	mov	r3, r31
    1bca:	36 fe       	sbrs	r3, 6
    1bcc:	0d c0       	rjmp	.+26     	; 0x1be8 <vfprintf+0x2e4>
    1bce:	23 2d       	mov	r18, r3
    1bd0:	2e 7f       	andi	r18, 0xFE	; 254
    1bd2:	a2 2e       	mov	r10, r18
    1bd4:	89 14       	cp	r8, r9
    1bd6:	58 f4       	brcc	.+22     	; 0x1bee <vfprintf+0x2ea>
    1bd8:	34 fe       	sbrs	r3, 4
    1bda:	0b c0       	rjmp	.+22     	; 0x1bf2 <vfprintf+0x2ee>
    1bdc:	32 fc       	sbrc	r3, 2
    1bde:	09 c0       	rjmp	.+18     	; 0x1bf2 <vfprintf+0x2ee>
    1be0:	83 2d       	mov	r24, r3
    1be2:	8e 7e       	andi	r24, 0xEE	; 238
    1be4:	a8 2e       	mov	r10, r24
    1be6:	05 c0       	rjmp	.+10     	; 0x1bf2 <vfprintf+0x2ee>
    1be8:	b8 2c       	mov	r11, r8
    1bea:	a3 2c       	mov	r10, r3
    1bec:	03 c0       	rjmp	.+6      	; 0x1bf4 <vfprintf+0x2f0>
    1bee:	b8 2c       	mov	r11, r8
    1bf0:	01 c0       	rjmp	.+2      	; 0x1bf4 <vfprintf+0x2f0>
    1bf2:	b9 2c       	mov	r11, r9
    1bf4:	a4 fe       	sbrs	r10, 4
    1bf6:	0f c0       	rjmp	.+30     	; 0x1c16 <vfprintf+0x312>
    1bf8:	fe 01       	movw	r30, r28
    1bfa:	e8 0d       	add	r30, r8
    1bfc:	f1 1d       	adc	r31, r1
    1bfe:	80 81       	ld	r24, Z
    1c00:	80 33       	cpi	r24, 0x30	; 48
    1c02:	21 f4       	brne	.+8      	; 0x1c0c <vfprintf+0x308>
    1c04:	9a 2d       	mov	r25, r10
    1c06:	99 7e       	andi	r25, 0xE9	; 233
    1c08:	a9 2e       	mov	r10, r25
    1c0a:	09 c0       	rjmp	.+18     	; 0x1c1e <vfprintf+0x31a>
    1c0c:	a2 fe       	sbrs	r10, 2
    1c0e:	06 c0       	rjmp	.+12     	; 0x1c1c <vfprintf+0x318>
    1c10:	b3 94       	inc	r11
    1c12:	b3 94       	inc	r11
    1c14:	04 c0       	rjmp	.+8      	; 0x1c1e <vfprintf+0x31a>
    1c16:	8a 2d       	mov	r24, r10
    1c18:	86 78       	andi	r24, 0x86	; 134
    1c1a:	09 f0       	breq	.+2      	; 0x1c1e <vfprintf+0x31a>
    1c1c:	b3 94       	inc	r11
    1c1e:	a3 fc       	sbrc	r10, 3
    1c20:	10 c0       	rjmp	.+32     	; 0x1c42 <vfprintf+0x33e>
    1c22:	a0 fe       	sbrs	r10, 0
    1c24:	06 c0       	rjmp	.+12     	; 0x1c32 <vfprintf+0x32e>
    1c26:	b2 14       	cp	r11, r2
    1c28:	80 f4       	brcc	.+32     	; 0x1c4a <vfprintf+0x346>
    1c2a:	28 0c       	add	r2, r8
    1c2c:	92 2c       	mov	r9, r2
    1c2e:	9b 18       	sub	r9, r11
    1c30:	0d c0       	rjmp	.+26     	; 0x1c4c <vfprintf+0x348>
    1c32:	b2 14       	cp	r11, r2
    1c34:	58 f4       	brcc	.+22     	; 0x1c4c <vfprintf+0x348>
    1c36:	b6 01       	movw	r22, r12
    1c38:	80 e2       	ldi	r24, 0x20	; 32
    1c3a:	90 e0       	ldi	r25, 0x00	; 0
    1c3c:	b8 d1       	rcall	.+880    	; 0x1fae <fputc>
    1c3e:	b3 94       	inc	r11
    1c40:	f8 cf       	rjmp	.-16     	; 0x1c32 <vfprintf+0x32e>
    1c42:	b2 14       	cp	r11, r2
    1c44:	18 f4       	brcc	.+6      	; 0x1c4c <vfprintf+0x348>
    1c46:	2b 18       	sub	r2, r11
    1c48:	02 c0       	rjmp	.+4      	; 0x1c4e <vfprintf+0x34a>
    1c4a:	98 2c       	mov	r9, r8
    1c4c:	21 2c       	mov	r2, r1
    1c4e:	a4 fe       	sbrs	r10, 4
    1c50:	0f c0       	rjmp	.+30     	; 0x1c70 <vfprintf+0x36c>
    1c52:	b6 01       	movw	r22, r12
    1c54:	80 e3       	ldi	r24, 0x30	; 48
    1c56:	90 e0       	ldi	r25, 0x00	; 0
    1c58:	aa d1       	rcall	.+852    	; 0x1fae <fputc>
    1c5a:	a2 fe       	sbrs	r10, 2
    1c5c:	16 c0       	rjmp	.+44     	; 0x1c8a <vfprintf+0x386>
    1c5e:	a1 fc       	sbrc	r10, 1
    1c60:	03 c0       	rjmp	.+6      	; 0x1c68 <vfprintf+0x364>
    1c62:	88 e7       	ldi	r24, 0x78	; 120
    1c64:	90 e0       	ldi	r25, 0x00	; 0
    1c66:	02 c0       	rjmp	.+4      	; 0x1c6c <vfprintf+0x368>
    1c68:	88 e5       	ldi	r24, 0x58	; 88
    1c6a:	90 e0       	ldi	r25, 0x00	; 0
    1c6c:	b6 01       	movw	r22, r12
    1c6e:	0c c0       	rjmp	.+24     	; 0x1c88 <vfprintf+0x384>
    1c70:	8a 2d       	mov	r24, r10
    1c72:	86 78       	andi	r24, 0x86	; 134
    1c74:	51 f0       	breq	.+20     	; 0x1c8a <vfprintf+0x386>
    1c76:	a1 fe       	sbrs	r10, 1
    1c78:	02 c0       	rjmp	.+4      	; 0x1c7e <vfprintf+0x37a>
    1c7a:	8b e2       	ldi	r24, 0x2B	; 43
    1c7c:	01 c0       	rjmp	.+2      	; 0x1c80 <vfprintf+0x37c>
    1c7e:	80 e2       	ldi	r24, 0x20	; 32
    1c80:	a7 fc       	sbrc	r10, 7
    1c82:	8d e2       	ldi	r24, 0x2D	; 45
    1c84:	b6 01       	movw	r22, r12
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	92 d1       	rcall	.+804    	; 0x1fae <fputc>
    1c8a:	89 14       	cp	r8, r9
    1c8c:	30 f4       	brcc	.+12     	; 0x1c9a <vfprintf+0x396>
    1c8e:	b6 01       	movw	r22, r12
    1c90:	80 e3       	ldi	r24, 0x30	; 48
    1c92:	90 e0       	ldi	r25, 0x00	; 0
    1c94:	8c d1       	rcall	.+792    	; 0x1fae <fputc>
    1c96:	9a 94       	dec	r9
    1c98:	f8 cf       	rjmp	.-16     	; 0x1c8a <vfprintf+0x386>
    1c9a:	8a 94       	dec	r8
    1c9c:	f3 01       	movw	r30, r6
    1c9e:	e8 0d       	add	r30, r8
    1ca0:	f1 1d       	adc	r31, r1
    1ca2:	80 81       	ld	r24, Z
    1ca4:	b6 01       	movw	r22, r12
    1ca6:	90 e0       	ldi	r25, 0x00	; 0
    1ca8:	82 d1       	rcall	.+772    	; 0x1fae <fputc>
    1caa:	81 10       	cpse	r8, r1
    1cac:	f6 cf       	rjmp	.-20     	; 0x1c9a <vfprintf+0x396>
    1cae:	22 20       	and	r2, r2
    1cb0:	09 f4       	brne	.+2      	; 0x1cb4 <vfprintf+0x3b0>
    1cb2:	4e ce       	rjmp	.-868    	; 0x1950 <vfprintf+0x4c>
    1cb4:	b6 01       	movw	r22, r12
    1cb6:	80 e2       	ldi	r24, 0x20	; 32
    1cb8:	90 e0       	ldi	r25, 0x00	; 0
    1cba:	79 d1       	rcall	.+754    	; 0x1fae <fputc>
    1cbc:	2a 94       	dec	r2
    1cbe:	f7 cf       	rjmp	.-18     	; 0x1cae <vfprintf+0x3aa>
    1cc0:	f6 01       	movw	r30, r12
    1cc2:	86 81       	ldd	r24, Z+6	; 0x06
    1cc4:	97 81       	ldd	r25, Z+7	; 0x07
    1cc6:	02 c0       	rjmp	.+4      	; 0x1ccc <vfprintf+0x3c8>
    1cc8:	8f ef       	ldi	r24, 0xFF	; 255
    1cca:	9f ef       	ldi	r25, 0xFF	; 255
    1ccc:	2b 96       	adiw	r28, 0x0b	; 11
    1cce:	0f b6       	in	r0, 0x3f	; 63
    1cd0:	f8 94       	cli
    1cd2:	de bf       	out	0x3e, r29	; 62
    1cd4:	0f be       	out	0x3f, r0	; 63
    1cd6:	cd bf       	out	0x3d, r28	; 61
    1cd8:	df 91       	pop	r29
    1cda:	cf 91       	pop	r28
    1cdc:	1f 91       	pop	r17
    1cde:	0f 91       	pop	r16
    1ce0:	ff 90       	pop	r15
    1ce2:	ef 90       	pop	r14
    1ce4:	df 90       	pop	r13
    1ce6:	cf 90       	pop	r12
    1ce8:	bf 90       	pop	r11
    1cea:	af 90       	pop	r10
    1cec:	9f 90       	pop	r9
    1cee:	8f 90       	pop	r8
    1cf0:	7f 90       	pop	r7
    1cf2:	6f 90       	pop	r6
    1cf4:	5f 90       	pop	r5
    1cf6:	4f 90       	pop	r4
    1cf8:	3f 90       	pop	r3
    1cfa:	2f 90       	pop	r2
    1cfc:	08 95       	ret

00001cfe <calloc>:
    1cfe:	0f 93       	push	r16
    1d00:	1f 93       	push	r17
    1d02:	cf 93       	push	r28
    1d04:	df 93       	push	r29
    1d06:	86 9f       	mul	r24, r22
    1d08:	80 01       	movw	r16, r0
    1d0a:	87 9f       	mul	r24, r23
    1d0c:	10 0d       	add	r17, r0
    1d0e:	96 9f       	mul	r25, r22
    1d10:	10 0d       	add	r17, r0
    1d12:	11 24       	eor	r1, r1
    1d14:	c8 01       	movw	r24, r16
    1d16:	0d d0       	rcall	.+26     	; 0x1d32 <malloc>
    1d18:	ec 01       	movw	r28, r24
    1d1a:	00 97       	sbiw	r24, 0x00	; 0
    1d1c:	21 f0       	breq	.+8      	; 0x1d26 <calloc+0x28>
    1d1e:	a8 01       	movw	r20, r16
    1d20:	60 e0       	ldi	r22, 0x00	; 0
    1d22:	70 e0       	ldi	r23, 0x00	; 0
    1d24:	32 d1       	rcall	.+612    	; 0x1f8a <memset>
    1d26:	ce 01       	movw	r24, r28
    1d28:	df 91       	pop	r29
    1d2a:	cf 91       	pop	r28
    1d2c:	1f 91       	pop	r17
    1d2e:	0f 91       	pop	r16
    1d30:	08 95       	ret

00001d32 <malloc>:
    1d32:	0f 93       	push	r16
    1d34:	1f 93       	push	r17
    1d36:	cf 93       	push	r28
    1d38:	df 93       	push	r29
    1d3a:	82 30       	cpi	r24, 0x02	; 2
    1d3c:	91 05       	cpc	r25, r1
    1d3e:	10 f4       	brcc	.+4      	; 0x1d44 <malloc+0x12>
    1d40:	82 e0       	ldi	r24, 0x02	; 2
    1d42:	90 e0       	ldi	r25, 0x00	; 0
    1d44:	e0 91 92 02 	lds	r30, 0x0292	; 0x800292 <__flp>
    1d48:	f0 91 93 02 	lds	r31, 0x0293	; 0x800293 <__flp+0x1>
    1d4c:	20 e0       	ldi	r18, 0x00	; 0
    1d4e:	30 e0       	ldi	r19, 0x00	; 0
    1d50:	a0 e0       	ldi	r26, 0x00	; 0
    1d52:	b0 e0       	ldi	r27, 0x00	; 0
    1d54:	30 97       	sbiw	r30, 0x00	; 0
    1d56:	19 f1       	breq	.+70     	; 0x1d9e <malloc+0x6c>
    1d58:	40 81       	ld	r20, Z
    1d5a:	51 81       	ldd	r21, Z+1	; 0x01
    1d5c:	02 81       	ldd	r16, Z+2	; 0x02
    1d5e:	13 81       	ldd	r17, Z+3	; 0x03
    1d60:	48 17       	cp	r20, r24
    1d62:	59 07       	cpc	r21, r25
    1d64:	c8 f0       	brcs	.+50     	; 0x1d98 <malloc+0x66>
    1d66:	84 17       	cp	r24, r20
    1d68:	95 07       	cpc	r25, r21
    1d6a:	69 f4       	brne	.+26     	; 0x1d86 <malloc+0x54>
    1d6c:	10 97       	sbiw	r26, 0x00	; 0
    1d6e:	31 f0       	breq	.+12     	; 0x1d7c <malloc+0x4a>
    1d70:	12 96       	adiw	r26, 0x02	; 2
    1d72:	0c 93       	st	X, r16
    1d74:	12 97       	sbiw	r26, 0x02	; 2
    1d76:	13 96       	adiw	r26, 0x03	; 3
    1d78:	1c 93       	st	X, r17
    1d7a:	27 c0       	rjmp	.+78     	; 0x1dca <malloc+0x98>
    1d7c:	00 93 92 02 	sts	0x0292, r16	; 0x800292 <__flp>
    1d80:	10 93 93 02 	sts	0x0293, r17	; 0x800293 <__flp+0x1>
    1d84:	22 c0       	rjmp	.+68     	; 0x1dca <malloc+0x98>
    1d86:	21 15       	cp	r18, r1
    1d88:	31 05       	cpc	r19, r1
    1d8a:	19 f0       	breq	.+6      	; 0x1d92 <malloc+0x60>
    1d8c:	42 17       	cp	r20, r18
    1d8e:	53 07       	cpc	r21, r19
    1d90:	18 f4       	brcc	.+6      	; 0x1d98 <malloc+0x66>
    1d92:	9a 01       	movw	r18, r20
    1d94:	bd 01       	movw	r22, r26
    1d96:	ef 01       	movw	r28, r30
    1d98:	df 01       	movw	r26, r30
    1d9a:	f8 01       	movw	r30, r16
    1d9c:	db cf       	rjmp	.-74     	; 0x1d54 <malloc+0x22>
    1d9e:	21 15       	cp	r18, r1
    1da0:	31 05       	cpc	r19, r1
    1da2:	f9 f0       	breq	.+62     	; 0x1de2 <malloc+0xb0>
    1da4:	28 1b       	sub	r18, r24
    1da6:	39 0b       	sbc	r19, r25
    1da8:	24 30       	cpi	r18, 0x04	; 4
    1daa:	31 05       	cpc	r19, r1
    1dac:	80 f4       	brcc	.+32     	; 0x1dce <malloc+0x9c>
    1dae:	8a 81       	ldd	r24, Y+2	; 0x02
    1db0:	9b 81       	ldd	r25, Y+3	; 0x03
    1db2:	61 15       	cp	r22, r1
    1db4:	71 05       	cpc	r23, r1
    1db6:	21 f0       	breq	.+8      	; 0x1dc0 <malloc+0x8e>
    1db8:	fb 01       	movw	r30, r22
    1dba:	93 83       	std	Z+3, r25	; 0x03
    1dbc:	82 83       	std	Z+2, r24	; 0x02
    1dbe:	04 c0       	rjmp	.+8      	; 0x1dc8 <malloc+0x96>
    1dc0:	90 93 93 02 	sts	0x0293, r25	; 0x800293 <__flp+0x1>
    1dc4:	80 93 92 02 	sts	0x0292, r24	; 0x800292 <__flp>
    1dc8:	fe 01       	movw	r30, r28
    1dca:	32 96       	adiw	r30, 0x02	; 2
    1dcc:	44 c0       	rjmp	.+136    	; 0x1e56 <malloc+0x124>
    1dce:	fe 01       	movw	r30, r28
    1dd0:	e2 0f       	add	r30, r18
    1dd2:	f3 1f       	adc	r31, r19
    1dd4:	81 93       	st	Z+, r24
    1dd6:	91 93       	st	Z+, r25
    1dd8:	22 50       	subi	r18, 0x02	; 2
    1dda:	31 09       	sbc	r19, r1
    1ddc:	39 83       	std	Y+1, r19	; 0x01
    1dde:	28 83       	st	Y, r18
    1de0:	3a c0       	rjmp	.+116    	; 0x1e56 <malloc+0x124>
    1de2:	20 91 90 02 	lds	r18, 0x0290	; 0x800290 <__brkval>
    1de6:	30 91 91 02 	lds	r19, 0x0291	; 0x800291 <__brkval+0x1>
    1dea:	23 2b       	or	r18, r19
    1dec:	41 f4       	brne	.+16     	; 0x1dfe <malloc+0xcc>
    1dee:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1df2:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1df6:	30 93 91 02 	sts	0x0291, r19	; 0x800291 <__brkval+0x1>
    1dfa:	20 93 90 02 	sts	0x0290, r18	; 0x800290 <__brkval>
    1dfe:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1e02:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1e06:	21 15       	cp	r18, r1
    1e08:	31 05       	cpc	r19, r1
    1e0a:	41 f4       	brne	.+16     	; 0x1e1c <malloc+0xea>
    1e0c:	2d b7       	in	r18, 0x3d	; 61
    1e0e:	3e b7       	in	r19, 0x3e	; 62
    1e10:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1e14:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1e18:	24 1b       	sub	r18, r20
    1e1a:	35 0b       	sbc	r19, r21
    1e1c:	e0 91 90 02 	lds	r30, 0x0290	; 0x800290 <__brkval>
    1e20:	f0 91 91 02 	lds	r31, 0x0291	; 0x800291 <__brkval+0x1>
    1e24:	e2 17       	cp	r30, r18
    1e26:	f3 07       	cpc	r31, r19
    1e28:	a0 f4       	brcc	.+40     	; 0x1e52 <malloc+0x120>
    1e2a:	2e 1b       	sub	r18, r30
    1e2c:	3f 0b       	sbc	r19, r31
    1e2e:	28 17       	cp	r18, r24
    1e30:	39 07       	cpc	r19, r25
    1e32:	78 f0       	brcs	.+30     	; 0x1e52 <malloc+0x120>
    1e34:	ac 01       	movw	r20, r24
    1e36:	4e 5f       	subi	r20, 0xFE	; 254
    1e38:	5f 4f       	sbci	r21, 0xFF	; 255
    1e3a:	24 17       	cp	r18, r20
    1e3c:	35 07       	cpc	r19, r21
    1e3e:	48 f0       	brcs	.+18     	; 0x1e52 <malloc+0x120>
    1e40:	4e 0f       	add	r20, r30
    1e42:	5f 1f       	adc	r21, r31
    1e44:	50 93 91 02 	sts	0x0291, r21	; 0x800291 <__brkval+0x1>
    1e48:	40 93 90 02 	sts	0x0290, r20	; 0x800290 <__brkval>
    1e4c:	81 93       	st	Z+, r24
    1e4e:	91 93       	st	Z+, r25
    1e50:	02 c0       	rjmp	.+4      	; 0x1e56 <malloc+0x124>
    1e52:	e0 e0       	ldi	r30, 0x00	; 0
    1e54:	f0 e0       	ldi	r31, 0x00	; 0
    1e56:	cf 01       	movw	r24, r30
    1e58:	df 91       	pop	r29
    1e5a:	cf 91       	pop	r28
    1e5c:	1f 91       	pop	r17
    1e5e:	0f 91       	pop	r16
    1e60:	08 95       	ret

00001e62 <free>:
    1e62:	cf 93       	push	r28
    1e64:	df 93       	push	r29
    1e66:	00 97       	sbiw	r24, 0x00	; 0
    1e68:	09 f4       	brne	.+2      	; 0x1e6c <free+0xa>
    1e6a:	81 c0       	rjmp	.+258    	; 0x1f6e <free+0x10c>
    1e6c:	fc 01       	movw	r30, r24
    1e6e:	32 97       	sbiw	r30, 0x02	; 2
    1e70:	13 82       	std	Z+3, r1	; 0x03
    1e72:	12 82       	std	Z+2, r1	; 0x02
    1e74:	a0 91 92 02 	lds	r26, 0x0292	; 0x800292 <__flp>
    1e78:	b0 91 93 02 	lds	r27, 0x0293	; 0x800293 <__flp+0x1>
    1e7c:	10 97       	sbiw	r26, 0x00	; 0
    1e7e:	81 f4       	brne	.+32     	; 0x1ea0 <free+0x3e>
    1e80:	20 81       	ld	r18, Z
    1e82:	31 81       	ldd	r19, Z+1	; 0x01
    1e84:	82 0f       	add	r24, r18
    1e86:	93 1f       	adc	r25, r19
    1e88:	20 91 90 02 	lds	r18, 0x0290	; 0x800290 <__brkval>
    1e8c:	30 91 91 02 	lds	r19, 0x0291	; 0x800291 <__brkval+0x1>
    1e90:	28 17       	cp	r18, r24
    1e92:	39 07       	cpc	r19, r25
    1e94:	51 f5       	brne	.+84     	; 0x1eea <free+0x88>
    1e96:	f0 93 91 02 	sts	0x0291, r31	; 0x800291 <__brkval+0x1>
    1e9a:	e0 93 90 02 	sts	0x0290, r30	; 0x800290 <__brkval>
    1e9e:	67 c0       	rjmp	.+206    	; 0x1f6e <free+0x10c>
    1ea0:	ed 01       	movw	r28, r26
    1ea2:	20 e0       	ldi	r18, 0x00	; 0
    1ea4:	30 e0       	ldi	r19, 0x00	; 0
    1ea6:	ce 17       	cp	r28, r30
    1ea8:	df 07       	cpc	r29, r31
    1eaa:	40 f4       	brcc	.+16     	; 0x1ebc <free+0x5a>
    1eac:	4a 81       	ldd	r20, Y+2	; 0x02
    1eae:	5b 81       	ldd	r21, Y+3	; 0x03
    1eb0:	9e 01       	movw	r18, r28
    1eb2:	41 15       	cp	r20, r1
    1eb4:	51 05       	cpc	r21, r1
    1eb6:	f1 f0       	breq	.+60     	; 0x1ef4 <free+0x92>
    1eb8:	ea 01       	movw	r28, r20
    1eba:	f5 cf       	rjmp	.-22     	; 0x1ea6 <free+0x44>
    1ebc:	d3 83       	std	Z+3, r29	; 0x03
    1ebe:	c2 83       	std	Z+2, r28	; 0x02
    1ec0:	40 81       	ld	r20, Z
    1ec2:	51 81       	ldd	r21, Z+1	; 0x01
    1ec4:	84 0f       	add	r24, r20
    1ec6:	95 1f       	adc	r25, r21
    1ec8:	c8 17       	cp	r28, r24
    1eca:	d9 07       	cpc	r29, r25
    1ecc:	59 f4       	brne	.+22     	; 0x1ee4 <free+0x82>
    1ece:	88 81       	ld	r24, Y
    1ed0:	99 81       	ldd	r25, Y+1	; 0x01
    1ed2:	84 0f       	add	r24, r20
    1ed4:	95 1f       	adc	r25, r21
    1ed6:	02 96       	adiw	r24, 0x02	; 2
    1ed8:	91 83       	std	Z+1, r25	; 0x01
    1eda:	80 83       	st	Z, r24
    1edc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ede:	9b 81       	ldd	r25, Y+3	; 0x03
    1ee0:	93 83       	std	Z+3, r25	; 0x03
    1ee2:	82 83       	std	Z+2, r24	; 0x02
    1ee4:	21 15       	cp	r18, r1
    1ee6:	31 05       	cpc	r19, r1
    1ee8:	29 f4       	brne	.+10     	; 0x1ef4 <free+0x92>
    1eea:	f0 93 93 02 	sts	0x0293, r31	; 0x800293 <__flp+0x1>
    1eee:	e0 93 92 02 	sts	0x0292, r30	; 0x800292 <__flp>
    1ef2:	3d c0       	rjmp	.+122    	; 0x1f6e <free+0x10c>
    1ef4:	e9 01       	movw	r28, r18
    1ef6:	fb 83       	std	Y+3, r31	; 0x03
    1ef8:	ea 83       	std	Y+2, r30	; 0x02
    1efa:	49 91       	ld	r20, Y+
    1efc:	59 91       	ld	r21, Y+
    1efe:	c4 0f       	add	r28, r20
    1f00:	d5 1f       	adc	r29, r21
    1f02:	ec 17       	cp	r30, r28
    1f04:	fd 07       	cpc	r31, r29
    1f06:	61 f4       	brne	.+24     	; 0x1f20 <free+0xbe>
    1f08:	80 81       	ld	r24, Z
    1f0a:	91 81       	ldd	r25, Z+1	; 0x01
    1f0c:	84 0f       	add	r24, r20
    1f0e:	95 1f       	adc	r25, r21
    1f10:	02 96       	adiw	r24, 0x02	; 2
    1f12:	e9 01       	movw	r28, r18
    1f14:	99 83       	std	Y+1, r25	; 0x01
    1f16:	88 83       	st	Y, r24
    1f18:	82 81       	ldd	r24, Z+2	; 0x02
    1f1a:	93 81       	ldd	r25, Z+3	; 0x03
    1f1c:	9b 83       	std	Y+3, r25	; 0x03
    1f1e:	8a 83       	std	Y+2, r24	; 0x02
    1f20:	e0 e0       	ldi	r30, 0x00	; 0
    1f22:	f0 e0       	ldi	r31, 0x00	; 0
    1f24:	12 96       	adiw	r26, 0x02	; 2
    1f26:	8d 91       	ld	r24, X+
    1f28:	9c 91       	ld	r25, X
    1f2a:	13 97       	sbiw	r26, 0x03	; 3
    1f2c:	00 97       	sbiw	r24, 0x00	; 0
    1f2e:	19 f0       	breq	.+6      	; 0x1f36 <free+0xd4>
    1f30:	fd 01       	movw	r30, r26
    1f32:	dc 01       	movw	r26, r24
    1f34:	f7 cf       	rjmp	.-18     	; 0x1f24 <free+0xc2>
    1f36:	8d 91       	ld	r24, X+
    1f38:	9c 91       	ld	r25, X
    1f3a:	11 97       	sbiw	r26, 0x01	; 1
    1f3c:	9d 01       	movw	r18, r26
    1f3e:	2e 5f       	subi	r18, 0xFE	; 254
    1f40:	3f 4f       	sbci	r19, 0xFF	; 255
    1f42:	82 0f       	add	r24, r18
    1f44:	93 1f       	adc	r25, r19
    1f46:	20 91 90 02 	lds	r18, 0x0290	; 0x800290 <__brkval>
    1f4a:	30 91 91 02 	lds	r19, 0x0291	; 0x800291 <__brkval+0x1>
    1f4e:	28 17       	cp	r18, r24
    1f50:	39 07       	cpc	r19, r25
    1f52:	69 f4       	brne	.+26     	; 0x1f6e <free+0x10c>
    1f54:	30 97       	sbiw	r30, 0x00	; 0
    1f56:	29 f4       	brne	.+10     	; 0x1f62 <free+0x100>
    1f58:	10 92 93 02 	sts	0x0293, r1	; 0x800293 <__flp+0x1>
    1f5c:	10 92 92 02 	sts	0x0292, r1	; 0x800292 <__flp>
    1f60:	02 c0       	rjmp	.+4      	; 0x1f66 <free+0x104>
    1f62:	13 82       	std	Z+3, r1	; 0x03
    1f64:	12 82       	std	Z+2, r1	; 0x02
    1f66:	b0 93 91 02 	sts	0x0291, r27	; 0x800291 <__brkval+0x1>
    1f6a:	a0 93 90 02 	sts	0x0290, r26	; 0x800290 <__brkval>
    1f6e:	df 91       	pop	r29
    1f70:	cf 91       	pop	r28
    1f72:	08 95       	ret

00001f74 <strnlen_P>:
    1f74:	fc 01       	movw	r30, r24
    1f76:	05 90       	lpm	r0, Z+
    1f78:	61 50       	subi	r22, 0x01	; 1
    1f7a:	70 40       	sbci	r23, 0x00	; 0
    1f7c:	01 10       	cpse	r0, r1
    1f7e:	d8 f7       	brcc	.-10     	; 0x1f76 <strnlen_P+0x2>
    1f80:	80 95       	com	r24
    1f82:	90 95       	com	r25
    1f84:	8e 0f       	add	r24, r30
    1f86:	9f 1f       	adc	r25, r31
    1f88:	08 95       	ret

00001f8a <memset>:
    1f8a:	dc 01       	movw	r26, r24
    1f8c:	01 c0       	rjmp	.+2      	; 0x1f90 <memset+0x6>
    1f8e:	6d 93       	st	X+, r22
    1f90:	41 50       	subi	r20, 0x01	; 1
    1f92:	50 40       	sbci	r21, 0x00	; 0
    1f94:	e0 f7       	brcc	.-8      	; 0x1f8e <memset+0x4>
    1f96:	08 95       	ret

00001f98 <strnlen>:
    1f98:	fc 01       	movw	r30, r24
    1f9a:	61 50       	subi	r22, 0x01	; 1
    1f9c:	70 40       	sbci	r23, 0x00	; 0
    1f9e:	01 90       	ld	r0, Z+
    1fa0:	01 10       	cpse	r0, r1
    1fa2:	d8 f7       	brcc	.-10     	; 0x1f9a <strnlen+0x2>
    1fa4:	80 95       	com	r24
    1fa6:	90 95       	com	r25
    1fa8:	8e 0f       	add	r24, r30
    1faa:	9f 1f       	adc	r25, r31
    1fac:	08 95       	ret

00001fae <fputc>:
    1fae:	0f 93       	push	r16
    1fb0:	1f 93       	push	r17
    1fb2:	cf 93       	push	r28
    1fb4:	df 93       	push	r29
    1fb6:	fb 01       	movw	r30, r22
    1fb8:	23 81       	ldd	r18, Z+3	; 0x03
    1fba:	21 fd       	sbrc	r18, 1
    1fbc:	03 c0       	rjmp	.+6      	; 0x1fc4 <fputc+0x16>
    1fbe:	8f ef       	ldi	r24, 0xFF	; 255
    1fc0:	9f ef       	ldi	r25, 0xFF	; 255
    1fc2:	2c c0       	rjmp	.+88     	; 0x201c <__DATA_REGION_LENGTH__+0x1c>
    1fc4:	22 ff       	sbrs	r18, 2
    1fc6:	16 c0       	rjmp	.+44     	; 0x1ff4 <fputc+0x46>
    1fc8:	46 81       	ldd	r20, Z+6	; 0x06
    1fca:	57 81       	ldd	r21, Z+7	; 0x07
    1fcc:	24 81       	ldd	r18, Z+4	; 0x04
    1fce:	35 81       	ldd	r19, Z+5	; 0x05
    1fd0:	42 17       	cp	r20, r18
    1fd2:	53 07       	cpc	r21, r19
    1fd4:	44 f4       	brge	.+16     	; 0x1fe6 <fputc+0x38>
    1fd6:	a0 81       	ld	r26, Z
    1fd8:	b1 81       	ldd	r27, Z+1	; 0x01
    1fda:	9d 01       	movw	r18, r26
    1fdc:	2f 5f       	subi	r18, 0xFF	; 255
    1fde:	3f 4f       	sbci	r19, 0xFF	; 255
    1fe0:	31 83       	std	Z+1, r19	; 0x01
    1fe2:	20 83       	st	Z, r18
    1fe4:	8c 93       	st	X, r24
    1fe6:	26 81       	ldd	r18, Z+6	; 0x06
    1fe8:	37 81       	ldd	r19, Z+7	; 0x07
    1fea:	2f 5f       	subi	r18, 0xFF	; 255
    1fec:	3f 4f       	sbci	r19, 0xFF	; 255
    1fee:	37 83       	std	Z+7, r19	; 0x07
    1ff0:	26 83       	std	Z+6, r18	; 0x06
    1ff2:	14 c0       	rjmp	.+40     	; 0x201c <__DATA_REGION_LENGTH__+0x1c>
    1ff4:	8b 01       	movw	r16, r22
    1ff6:	ec 01       	movw	r28, r24
    1ff8:	fb 01       	movw	r30, r22
    1ffa:	00 84       	ldd	r0, Z+8	; 0x08
    1ffc:	f1 85       	ldd	r31, Z+9	; 0x09
    1ffe:	e0 2d       	mov	r30, r0
    2000:	19 95       	eicall
    2002:	89 2b       	or	r24, r25
    2004:	e1 f6       	brne	.-72     	; 0x1fbe <fputc+0x10>
    2006:	d8 01       	movw	r26, r16
    2008:	16 96       	adiw	r26, 0x06	; 6
    200a:	8d 91       	ld	r24, X+
    200c:	9c 91       	ld	r25, X
    200e:	17 97       	sbiw	r26, 0x07	; 7
    2010:	01 96       	adiw	r24, 0x01	; 1
    2012:	17 96       	adiw	r26, 0x07	; 7
    2014:	9c 93       	st	X, r25
    2016:	8e 93       	st	-X, r24
    2018:	16 97       	sbiw	r26, 0x06	; 6
    201a:	ce 01       	movw	r24, r28
    201c:	df 91       	pop	r29
    201e:	cf 91       	pop	r28
    2020:	1f 91       	pop	r17
    2022:	0f 91       	pop	r16
    2024:	08 95       	ret

00002026 <__ultoa_invert>:
    2026:	fa 01       	movw	r30, r20
    2028:	aa 27       	eor	r26, r26
    202a:	28 30       	cpi	r18, 0x08	; 8
    202c:	51 f1       	breq	.+84     	; 0x2082 <__ultoa_invert+0x5c>
    202e:	20 31       	cpi	r18, 0x10	; 16
    2030:	81 f1       	breq	.+96     	; 0x2092 <__ultoa_invert+0x6c>
    2032:	e8 94       	clt
    2034:	6f 93       	push	r22
    2036:	6e 7f       	andi	r22, 0xFE	; 254
    2038:	6e 5f       	subi	r22, 0xFE	; 254
    203a:	7f 4f       	sbci	r23, 0xFF	; 255
    203c:	8f 4f       	sbci	r24, 0xFF	; 255
    203e:	9f 4f       	sbci	r25, 0xFF	; 255
    2040:	af 4f       	sbci	r26, 0xFF	; 255
    2042:	b1 e0       	ldi	r27, 0x01	; 1
    2044:	3e d0       	rcall	.+124    	; 0x20c2 <__ultoa_invert+0x9c>
    2046:	b4 e0       	ldi	r27, 0x04	; 4
    2048:	3c d0       	rcall	.+120    	; 0x20c2 <__ultoa_invert+0x9c>
    204a:	67 0f       	add	r22, r23
    204c:	78 1f       	adc	r23, r24
    204e:	89 1f       	adc	r24, r25
    2050:	9a 1f       	adc	r25, r26
    2052:	a1 1d       	adc	r26, r1
    2054:	68 0f       	add	r22, r24
    2056:	79 1f       	adc	r23, r25
    2058:	8a 1f       	adc	r24, r26
    205a:	91 1d       	adc	r25, r1
    205c:	a1 1d       	adc	r26, r1
    205e:	6a 0f       	add	r22, r26
    2060:	71 1d       	adc	r23, r1
    2062:	81 1d       	adc	r24, r1
    2064:	91 1d       	adc	r25, r1
    2066:	a1 1d       	adc	r26, r1
    2068:	20 d0       	rcall	.+64     	; 0x20aa <__ultoa_invert+0x84>
    206a:	09 f4       	brne	.+2      	; 0x206e <__ultoa_invert+0x48>
    206c:	68 94       	set
    206e:	3f 91       	pop	r19
    2070:	2a e0       	ldi	r18, 0x0A	; 10
    2072:	26 9f       	mul	r18, r22
    2074:	11 24       	eor	r1, r1
    2076:	30 19       	sub	r19, r0
    2078:	30 5d       	subi	r19, 0xD0	; 208
    207a:	31 93       	st	Z+, r19
    207c:	de f6       	brtc	.-74     	; 0x2034 <__ultoa_invert+0xe>
    207e:	cf 01       	movw	r24, r30
    2080:	08 95       	ret
    2082:	46 2f       	mov	r20, r22
    2084:	47 70       	andi	r20, 0x07	; 7
    2086:	40 5d       	subi	r20, 0xD0	; 208
    2088:	41 93       	st	Z+, r20
    208a:	b3 e0       	ldi	r27, 0x03	; 3
    208c:	0f d0       	rcall	.+30     	; 0x20ac <__ultoa_invert+0x86>
    208e:	c9 f7       	brne	.-14     	; 0x2082 <__ultoa_invert+0x5c>
    2090:	f6 cf       	rjmp	.-20     	; 0x207e <__ultoa_invert+0x58>
    2092:	46 2f       	mov	r20, r22
    2094:	4f 70       	andi	r20, 0x0F	; 15
    2096:	40 5d       	subi	r20, 0xD0	; 208
    2098:	4a 33       	cpi	r20, 0x3A	; 58
    209a:	18 f0       	brcs	.+6      	; 0x20a2 <__ultoa_invert+0x7c>
    209c:	49 5d       	subi	r20, 0xD9	; 217
    209e:	31 fd       	sbrc	r19, 1
    20a0:	40 52       	subi	r20, 0x20	; 32
    20a2:	41 93       	st	Z+, r20
    20a4:	02 d0       	rcall	.+4      	; 0x20aa <__ultoa_invert+0x84>
    20a6:	a9 f7       	brne	.-22     	; 0x2092 <__ultoa_invert+0x6c>
    20a8:	ea cf       	rjmp	.-44     	; 0x207e <__ultoa_invert+0x58>
    20aa:	b4 e0       	ldi	r27, 0x04	; 4
    20ac:	a6 95       	lsr	r26
    20ae:	97 95       	ror	r25
    20b0:	87 95       	ror	r24
    20b2:	77 95       	ror	r23
    20b4:	67 95       	ror	r22
    20b6:	ba 95       	dec	r27
    20b8:	c9 f7       	brne	.-14     	; 0x20ac <__ultoa_invert+0x86>
    20ba:	00 97       	sbiw	r24, 0x00	; 0
    20bc:	61 05       	cpc	r22, r1
    20be:	71 05       	cpc	r23, r1
    20c0:	08 95       	ret
    20c2:	9b 01       	movw	r18, r22
    20c4:	ac 01       	movw	r20, r24
    20c6:	0a 2e       	mov	r0, r26
    20c8:	06 94       	lsr	r0
    20ca:	57 95       	ror	r21
    20cc:	47 95       	ror	r20
    20ce:	37 95       	ror	r19
    20d0:	27 95       	ror	r18
    20d2:	ba 95       	dec	r27
    20d4:	c9 f7       	brne	.-14     	; 0x20c8 <__ultoa_invert+0xa2>
    20d6:	62 0f       	add	r22, r18
    20d8:	73 1f       	adc	r23, r19
    20da:	84 1f       	adc	r24, r20
    20dc:	95 1f       	adc	r25, r21
    20de:	a0 1d       	adc	r26, r0
    20e0:	08 95       	ret

000020e2 <_exit>:
    20e2:	f8 94       	cli

000020e4 <__stop_program>:
    20e4:	ff cf       	rjmp	.-2      	; 0x20e4 <__stop_program>
