DECL|ADC_IRQHandler|macro|ADC_IRQHandler
DECL|ADC_IRQn|macro|ADC_IRQn
DECL|AMOUNTRX|macro|AMOUNTRX
DECL|AMOUNTTX|macro|AMOUNTTX
DECL|CH0_EEP|macro|CH0_EEP
DECL|CH0_TEP|macro|CH0_TEP
DECL|CH10_EEP|macro|CH10_EEP
DECL|CH10_TEP|macro|CH10_TEP
DECL|CH11_EEP|macro|CH11_EEP
DECL|CH11_TEP|macro|CH11_TEP
DECL|CH12_EEP|macro|CH12_EEP
DECL|CH12_TEP|macro|CH12_TEP
DECL|CH13_EEP|macro|CH13_EEP
DECL|CH13_TEP|macro|CH13_TEP
DECL|CH14_EEP|macro|CH14_EEP
DECL|CH14_TEP|macro|CH14_TEP
DECL|CH15_EEP|macro|CH15_EEP
DECL|CH15_TEP|macro|CH15_TEP
DECL|CH1_EEP|macro|CH1_EEP
DECL|CH1_TEP|macro|CH1_TEP
DECL|CH2_EEP|macro|CH2_EEP
DECL|CH2_TEP|macro|CH2_TEP
DECL|CH3_EEP|macro|CH3_EEP
DECL|CH3_TEP|macro|CH3_TEP
DECL|CH4_EEP|macro|CH4_EEP
DECL|CH4_TEP|macro|CH4_TEP
DECL|CH5_EEP|macro|CH5_EEP
DECL|CH5_TEP|macro|CH5_TEP
DECL|CH6_EEP|macro|CH6_EEP
DECL|CH6_TEP|macro|CH6_TEP
DECL|CH7_EEP|macro|CH7_EEP
DECL|CH7_TEP|macro|CH7_TEP
DECL|CH8_EEP|macro|CH8_EEP
DECL|CH8_TEP|macro|CH8_TEP
DECL|CH9_EEP|macro|CH9_EEP
DECL|CH9_TEP|macro|CH9_TEP
DECL|CHG0|macro|CHG0
DECL|CHG1|macro|CHG1
DECL|CHG2|macro|CHG2
DECL|CHG3|macro|CHG3
DECL|DEVICEADDR0|macro|DEVICEADDR0
DECL|DEVICEADDR1|macro|DEVICEADDR1
DECL|DEVICEID0|macro|DEVICEID0
DECL|DEVICEID1|macro|DEVICEID1
DECL|ER0|macro|ER0
DECL|ER1|macro|ER1
DECL|ER2|macro|ER2
DECL|ER3|macro|ER3
DECL|ERASEPROTECTEDPAGE|macro|ERASEPROTECTEDPAGE
DECL|IR0|macro|IR0
DECL|IR1|macro|IR1
DECL|IR2|macro|IR2
DECL|IR3|macro|IR3
DECL|LPCOMP_COMP_IRQHandler|macro|LPCOMP_COMP_IRQHandler
DECL|LPCOMP_COMP_IRQn|macro|LPCOMP_COMP_IRQn
DECL|LPCOMP_IRQHandler|macro|LPCOMP_IRQHandler
DECL|LPCOMP_IRQn|macro|LPCOMP_IRQn
DECL|LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling
DECL|LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling
DECL|LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling
DECL|LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling
DECL|LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling
DECL|LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling
DECL|LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling
DECL|MAXRX|macro|MAXRX
DECL|MAXTX|macro|MAXTX
DECL|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Disabled|macro|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Disabled
DECL|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Enabled|macro|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Enabled
DECL|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk|macro|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk
DECL|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos|macro|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
DECL|MPU_PROTENSET0_PROTREG0_Disabled|macro|MPU_PROTENSET0_PROTREG0_Disabled
DECL|MPU_PROTENSET0_PROTREG0_Enabled|macro|MPU_PROTENSET0_PROTREG0_Enabled
DECL|MPU_PROTENSET0_PROTREG0_Msk|macro|MPU_PROTENSET0_PROTREG0_Msk
DECL|MPU_PROTENSET0_PROTREG0_Pos|macro|MPU_PROTENSET0_PROTREG0_Pos
DECL|MPU_PROTENSET0_PROTREG0_Set|macro|MPU_PROTENSET0_PROTREG0_Set
DECL|MPU_PROTENSET0_PROTREG10_Disabled|macro|MPU_PROTENSET0_PROTREG10_Disabled
DECL|MPU_PROTENSET0_PROTREG10_Enabled|macro|MPU_PROTENSET0_PROTREG10_Enabled
DECL|MPU_PROTENSET0_PROTREG10_Msk|macro|MPU_PROTENSET0_PROTREG10_Msk
DECL|MPU_PROTENSET0_PROTREG10_Pos|macro|MPU_PROTENSET0_PROTREG10_Pos
DECL|MPU_PROTENSET0_PROTREG10_Set|macro|MPU_PROTENSET0_PROTREG10_Set
DECL|MPU_PROTENSET0_PROTREG11_Disabled|macro|MPU_PROTENSET0_PROTREG11_Disabled
DECL|MPU_PROTENSET0_PROTREG11_Enabled|macro|MPU_PROTENSET0_PROTREG11_Enabled
DECL|MPU_PROTENSET0_PROTREG11_Msk|macro|MPU_PROTENSET0_PROTREG11_Msk
DECL|MPU_PROTENSET0_PROTREG11_Pos|macro|MPU_PROTENSET0_PROTREG11_Pos
DECL|MPU_PROTENSET0_PROTREG11_Set|macro|MPU_PROTENSET0_PROTREG11_Set
DECL|MPU_PROTENSET0_PROTREG12_Disabled|macro|MPU_PROTENSET0_PROTREG12_Disabled
DECL|MPU_PROTENSET0_PROTREG12_Enabled|macro|MPU_PROTENSET0_PROTREG12_Enabled
DECL|MPU_PROTENSET0_PROTREG12_Msk|macro|MPU_PROTENSET0_PROTREG12_Msk
DECL|MPU_PROTENSET0_PROTREG12_Pos|macro|MPU_PROTENSET0_PROTREG12_Pos
DECL|MPU_PROTENSET0_PROTREG12_Set|macro|MPU_PROTENSET0_PROTREG12_Set
DECL|MPU_PROTENSET0_PROTREG13_Disabled|macro|MPU_PROTENSET0_PROTREG13_Disabled
DECL|MPU_PROTENSET0_PROTREG13_Enabled|macro|MPU_PROTENSET0_PROTREG13_Enabled
DECL|MPU_PROTENSET0_PROTREG13_Msk|macro|MPU_PROTENSET0_PROTREG13_Msk
DECL|MPU_PROTENSET0_PROTREG13_Pos|macro|MPU_PROTENSET0_PROTREG13_Pos
DECL|MPU_PROTENSET0_PROTREG13_Set|macro|MPU_PROTENSET0_PROTREG13_Set
DECL|MPU_PROTENSET0_PROTREG14_Disabled|macro|MPU_PROTENSET0_PROTREG14_Disabled
DECL|MPU_PROTENSET0_PROTREG14_Enabled|macro|MPU_PROTENSET0_PROTREG14_Enabled
DECL|MPU_PROTENSET0_PROTREG14_Msk|macro|MPU_PROTENSET0_PROTREG14_Msk
DECL|MPU_PROTENSET0_PROTREG14_Pos|macro|MPU_PROTENSET0_PROTREG14_Pos
DECL|MPU_PROTENSET0_PROTREG14_Set|macro|MPU_PROTENSET0_PROTREG14_Set
DECL|MPU_PROTENSET0_PROTREG15_Disabled|macro|MPU_PROTENSET0_PROTREG15_Disabled
DECL|MPU_PROTENSET0_PROTREG15_Enabled|macro|MPU_PROTENSET0_PROTREG15_Enabled
DECL|MPU_PROTENSET0_PROTREG15_Msk|macro|MPU_PROTENSET0_PROTREG15_Msk
DECL|MPU_PROTENSET0_PROTREG15_Pos|macro|MPU_PROTENSET0_PROTREG15_Pos
DECL|MPU_PROTENSET0_PROTREG15_Set|macro|MPU_PROTENSET0_PROTREG15_Set
DECL|MPU_PROTENSET0_PROTREG16_Disabled|macro|MPU_PROTENSET0_PROTREG16_Disabled
DECL|MPU_PROTENSET0_PROTREG16_Enabled|macro|MPU_PROTENSET0_PROTREG16_Enabled
DECL|MPU_PROTENSET0_PROTREG16_Msk|macro|MPU_PROTENSET0_PROTREG16_Msk
DECL|MPU_PROTENSET0_PROTREG16_Pos|macro|MPU_PROTENSET0_PROTREG16_Pos
DECL|MPU_PROTENSET0_PROTREG16_Set|macro|MPU_PROTENSET0_PROTREG16_Set
DECL|MPU_PROTENSET0_PROTREG17_Disabled|macro|MPU_PROTENSET0_PROTREG17_Disabled
DECL|MPU_PROTENSET0_PROTREG17_Enabled|macro|MPU_PROTENSET0_PROTREG17_Enabled
DECL|MPU_PROTENSET0_PROTREG17_Msk|macro|MPU_PROTENSET0_PROTREG17_Msk
DECL|MPU_PROTENSET0_PROTREG17_Pos|macro|MPU_PROTENSET0_PROTREG17_Pos
DECL|MPU_PROTENSET0_PROTREG17_Set|macro|MPU_PROTENSET0_PROTREG17_Set
DECL|MPU_PROTENSET0_PROTREG18_Disabled|macro|MPU_PROTENSET0_PROTREG18_Disabled
DECL|MPU_PROTENSET0_PROTREG18_Enabled|macro|MPU_PROTENSET0_PROTREG18_Enabled
DECL|MPU_PROTENSET0_PROTREG18_Msk|macro|MPU_PROTENSET0_PROTREG18_Msk
DECL|MPU_PROTENSET0_PROTREG18_Pos|macro|MPU_PROTENSET0_PROTREG18_Pos
DECL|MPU_PROTENSET0_PROTREG18_Set|macro|MPU_PROTENSET0_PROTREG18_Set
DECL|MPU_PROTENSET0_PROTREG19_Disabled|macro|MPU_PROTENSET0_PROTREG19_Disabled
DECL|MPU_PROTENSET0_PROTREG19_Enabled|macro|MPU_PROTENSET0_PROTREG19_Enabled
DECL|MPU_PROTENSET0_PROTREG19_Msk|macro|MPU_PROTENSET0_PROTREG19_Msk
DECL|MPU_PROTENSET0_PROTREG19_Pos|macro|MPU_PROTENSET0_PROTREG19_Pos
DECL|MPU_PROTENSET0_PROTREG19_Set|macro|MPU_PROTENSET0_PROTREG19_Set
DECL|MPU_PROTENSET0_PROTREG1_Disabled|macro|MPU_PROTENSET0_PROTREG1_Disabled
DECL|MPU_PROTENSET0_PROTREG1_Enabled|macro|MPU_PROTENSET0_PROTREG1_Enabled
DECL|MPU_PROTENSET0_PROTREG1_Msk|macro|MPU_PROTENSET0_PROTREG1_Msk
DECL|MPU_PROTENSET0_PROTREG1_Pos|macro|MPU_PROTENSET0_PROTREG1_Pos
DECL|MPU_PROTENSET0_PROTREG1_Set|macro|MPU_PROTENSET0_PROTREG1_Set
DECL|MPU_PROTENSET0_PROTREG20_Disabled|macro|MPU_PROTENSET0_PROTREG20_Disabled
DECL|MPU_PROTENSET0_PROTREG20_Enabled|macro|MPU_PROTENSET0_PROTREG20_Enabled
DECL|MPU_PROTENSET0_PROTREG20_Msk|macro|MPU_PROTENSET0_PROTREG20_Msk
DECL|MPU_PROTENSET0_PROTREG20_Pos|macro|MPU_PROTENSET0_PROTREG20_Pos
DECL|MPU_PROTENSET0_PROTREG20_Set|macro|MPU_PROTENSET0_PROTREG20_Set
DECL|MPU_PROTENSET0_PROTREG21_Disabled|macro|MPU_PROTENSET0_PROTREG21_Disabled
DECL|MPU_PROTENSET0_PROTREG21_Enabled|macro|MPU_PROTENSET0_PROTREG21_Enabled
DECL|MPU_PROTENSET0_PROTREG21_Msk|macro|MPU_PROTENSET0_PROTREG21_Msk
DECL|MPU_PROTENSET0_PROTREG21_Pos|macro|MPU_PROTENSET0_PROTREG21_Pos
DECL|MPU_PROTENSET0_PROTREG21_Set|macro|MPU_PROTENSET0_PROTREG21_Set
DECL|MPU_PROTENSET0_PROTREG22_Disabled|macro|MPU_PROTENSET0_PROTREG22_Disabled
DECL|MPU_PROTENSET0_PROTREG22_Enabled|macro|MPU_PROTENSET0_PROTREG22_Enabled
DECL|MPU_PROTENSET0_PROTREG22_Msk|macro|MPU_PROTENSET0_PROTREG22_Msk
DECL|MPU_PROTENSET0_PROTREG22_Pos|macro|MPU_PROTENSET0_PROTREG22_Pos
DECL|MPU_PROTENSET0_PROTREG22_Set|macro|MPU_PROTENSET0_PROTREG22_Set
DECL|MPU_PROTENSET0_PROTREG23_Disabled|macro|MPU_PROTENSET0_PROTREG23_Disabled
DECL|MPU_PROTENSET0_PROTREG23_Enabled|macro|MPU_PROTENSET0_PROTREG23_Enabled
DECL|MPU_PROTENSET0_PROTREG23_Msk|macro|MPU_PROTENSET0_PROTREG23_Msk
DECL|MPU_PROTENSET0_PROTREG23_Pos|macro|MPU_PROTENSET0_PROTREG23_Pos
DECL|MPU_PROTENSET0_PROTREG23_Set|macro|MPU_PROTENSET0_PROTREG23_Set
DECL|MPU_PROTENSET0_PROTREG24_Disabled|macro|MPU_PROTENSET0_PROTREG24_Disabled
DECL|MPU_PROTENSET0_PROTREG24_Enabled|macro|MPU_PROTENSET0_PROTREG24_Enabled
DECL|MPU_PROTENSET0_PROTREG24_Msk|macro|MPU_PROTENSET0_PROTREG24_Msk
DECL|MPU_PROTENSET0_PROTREG24_Pos|macro|MPU_PROTENSET0_PROTREG24_Pos
DECL|MPU_PROTENSET0_PROTREG24_Set|macro|MPU_PROTENSET0_PROTREG24_Set
DECL|MPU_PROTENSET0_PROTREG25_Disabled|macro|MPU_PROTENSET0_PROTREG25_Disabled
DECL|MPU_PROTENSET0_PROTREG25_Enabled|macro|MPU_PROTENSET0_PROTREG25_Enabled
DECL|MPU_PROTENSET0_PROTREG25_Msk|macro|MPU_PROTENSET0_PROTREG25_Msk
DECL|MPU_PROTENSET0_PROTREG25_Pos|macro|MPU_PROTENSET0_PROTREG25_Pos
DECL|MPU_PROTENSET0_PROTREG25_Set|macro|MPU_PROTENSET0_PROTREG25_Set
DECL|MPU_PROTENSET0_PROTREG26_Disabled|macro|MPU_PROTENSET0_PROTREG26_Disabled
DECL|MPU_PROTENSET0_PROTREG26_Enabled|macro|MPU_PROTENSET0_PROTREG26_Enabled
DECL|MPU_PROTENSET0_PROTREG26_Msk|macro|MPU_PROTENSET0_PROTREG26_Msk
DECL|MPU_PROTENSET0_PROTREG26_Pos|macro|MPU_PROTENSET0_PROTREG26_Pos
DECL|MPU_PROTENSET0_PROTREG26_Set|macro|MPU_PROTENSET0_PROTREG26_Set
DECL|MPU_PROTENSET0_PROTREG27_Disabled|macro|MPU_PROTENSET0_PROTREG27_Disabled
DECL|MPU_PROTENSET0_PROTREG27_Enabled|macro|MPU_PROTENSET0_PROTREG27_Enabled
DECL|MPU_PROTENSET0_PROTREG27_Msk|macro|MPU_PROTENSET0_PROTREG27_Msk
DECL|MPU_PROTENSET0_PROTREG27_Pos|macro|MPU_PROTENSET0_PROTREG27_Pos
DECL|MPU_PROTENSET0_PROTREG27_Set|macro|MPU_PROTENSET0_PROTREG27_Set
DECL|MPU_PROTENSET0_PROTREG28_Disabled|macro|MPU_PROTENSET0_PROTREG28_Disabled
DECL|MPU_PROTENSET0_PROTREG28_Enabled|macro|MPU_PROTENSET0_PROTREG28_Enabled
DECL|MPU_PROTENSET0_PROTREG28_Msk|macro|MPU_PROTENSET0_PROTREG28_Msk
DECL|MPU_PROTENSET0_PROTREG28_Pos|macro|MPU_PROTENSET0_PROTREG28_Pos
DECL|MPU_PROTENSET0_PROTREG28_Set|macro|MPU_PROTENSET0_PROTREG28_Set
DECL|MPU_PROTENSET0_PROTREG29_Disabled|macro|MPU_PROTENSET0_PROTREG29_Disabled
DECL|MPU_PROTENSET0_PROTREG29_Enabled|macro|MPU_PROTENSET0_PROTREG29_Enabled
DECL|MPU_PROTENSET0_PROTREG29_Msk|macro|MPU_PROTENSET0_PROTREG29_Msk
DECL|MPU_PROTENSET0_PROTREG29_Pos|macro|MPU_PROTENSET0_PROTREG29_Pos
DECL|MPU_PROTENSET0_PROTREG29_Set|macro|MPU_PROTENSET0_PROTREG29_Set
DECL|MPU_PROTENSET0_PROTREG2_Disabled|macro|MPU_PROTENSET0_PROTREG2_Disabled
DECL|MPU_PROTENSET0_PROTREG2_Enabled|macro|MPU_PROTENSET0_PROTREG2_Enabled
DECL|MPU_PROTENSET0_PROTREG2_Msk|macro|MPU_PROTENSET0_PROTREG2_Msk
DECL|MPU_PROTENSET0_PROTREG2_Pos|macro|MPU_PROTENSET0_PROTREG2_Pos
DECL|MPU_PROTENSET0_PROTREG2_Set|macro|MPU_PROTENSET0_PROTREG2_Set
DECL|MPU_PROTENSET0_PROTREG30_Disabled|macro|MPU_PROTENSET0_PROTREG30_Disabled
DECL|MPU_PROTENSET0_PROTREG30_Enabled|macro|MPU_PROTENSET0_PROTREG30_Enabled
DECL|MPU_PROTENSET0_PROTREG30_Msk|macro|MPU_PROTENSET0_PROTREG30_Msk
DECL|MPU_PROTENSET0_PROTREG30_Pos|macro|MPU_PROTENSET0_PROTREG30_Pos
DECL|MPU_PROTENSET0_PROTREG30_Set|macro|MPU_PROTENSET0_PROTREG30_Set
DECL|MPU_PROTENSET0_PROTREG31_Disabled|macro|MPU_PROTENSET0_PROTREG31_Disabled
DECL|MPU_PROTENSET0_PROTREG31_Enabled|macro|MPU_PROTENSET0_PROTREG31_Enabled
DECL|MPU_PROTENSET0_PROTREG31_Msk|macro|MPU_PROTENSET0_PROTREG31_Msk
DECL|MPU_PROTENSET0_PROTREG31_Pos|macro|MPU_PROTENSET0_PROTREG31_Pos
DECL|MPU_PROTENSET0_PROTREG31_Set|macro|MPU_PROTENSET0_PROTREG31_Set
DECL|MPU_PROTENSET0_PROTREG3_Disabled|macro|MPU_PROTENSET0_PROTREG3_Disabled
DECL|MPU_PROTENSET0_PROTREG3_Enabled|macro|MPU_PROTENSET0_PROTREG3_Enabled
DECL|MPU_PROTENSET0_PROTREG3_Msk|macro|MPU_PROTENSET0_PROTREG3_Msk
DECL|MPU_PROTENSET0_PROTREG3_Pos|macro|MPU_PROTENSET0_PROTREG3_Pos
DECL|MPU_PROTENSET0_PROTREG3_Set|macro|MPU_PROTENSET0_PROTREG3_Set
DECL|MPU_PROTENSET0_PROTREG4_Disabled|macro|MPU_PROTENSET0_PROTREG4_Disabled
DECL|MPU_PROTENSET0_PROTREG4_Enabled|macro|MPU_PROTENSET0_PROTREG4_Enabled
DECL|MPU_PROTENSET0_PROTREG4_Msk|macro|MPU_PROTENSET0_PROTREG4_Msk
DECL|MPU_PROTENSET0_PROTREG4_Pos|macro|MPU_PROTENSET0_PROTREG4_Pos
DECL|MPU_PROTENSET0_PROTREG4_Set|macro|MPU_PROTENSET0_PROTREG4_Set
DECL|MPU_PROTENSET0_PROTREG5_Disabled|macro|MPU_PROTENSET0_PROTREG5_Disabled
DECL|MPU_PROTENSET0_PROTREG5_Enabled|macro|MPU_PROTENSET0_PROTREG5_Enabled
DECL|MPU_PROTENSET0_PROTREG5_Msk|macro|MPU_PROTENSET0_PROTREG5_Msk
DECL|MPU_PROTENSET0_PROTREG5_Pos|macro|MPU_PROTENSET0_PROTREG5_Pos
DECL|MPU_PROTENSET0_PROTREG5_Set|macro|MPU_PROTENSET0_PROTREG5_Set
DECL|MPU_PROTENSET0_PROTREG6_Disabled|macro|MPU_PROTENSET0_PROTREG6_Disabled
DECL|MPU_PROTENSET0_PROTREG6_Enabled|macro|MPU_PROTENSET0_PROTREG6_Enabled
DECL|MPU_PROTENSET0_PROTREG6_Msk|macro|MPU_PROTENSET0_PROTREG6_Msk
DECL|MPU_PROTENSET0_PROTREG6_Pos|macro|MPU_PROTENSET0_PROTREG6_Pos
DECL|MPU_PROTENSET0_PROTREG6_Set|macro|MPU_PROTENSET0_PROTREG6_Set
DECL|MPU_PROTENSET0_PROTREG7_Disabled|macro|MPU_PROTENSET0_PROTREG7_Disabled
DECL|MPU_PROTENSET0_PROTREG7_Enabled|macro|MPU_PROTENSET0_PROTREG7_Enabled
DECL|MPU_PROTENSET0_PROTREG7_Msk|macro|MPU_PROTENSET0_PROTREG7_Msk
DECL|MPU_PROTENSET0_PROTREG7_Pos|macro|MPU_PROTENSET0_PROTREG7_Pos
DECL|MPU_PROTENSET0_PROTREG7_Set|macro|MPU_PROTENSET0_PROTREG7_Set
DECL|MPU_PROTENSET0_PROTREG8_Disabled|macro|MPU_PROTENSET0_PROTREG8_Disabled
DECL|MPU_PROTENSET0_PROTREG8_Enabled|macro|MPU_PROTENSET0_PROTREG8_Enabled
DECL|MPU_PROTENSET0_PROTREG8_Msk|macro|MPU_PROTENSET0_PROTREG8_Msk
DECL|MPU_PROTENSET0_PROTREG8_Pos|macro|MPU_PROTENSET0_PROTREG8_Pos
DECL|MPU_PROTENSET0_PROTREG8_Set|macro|MPU_PROTENSET0_PROTREG8_Set
DECL|MPU_PROTENSET0_PROTREG9_Disabled|macro|MPU_PROTENSET0_PROTREG9_Disabled
DECL|MPU_PROTENSET0_PROTREG9_Enabled|macro|MPU_PROTENSET0_PROTREG9_Enabled
DECL|MPU_PROTENSET0_PROTREG9_Msk|macro|MPU_PROTENSET0_PROTREG9_Msk
DECL|MPU_PROTENSET0_PROTREG9_Pos|macro|MPU_PROTENSET0_PROTREG9_Pos
DECL|MPU_PROTENSET0_PROTREG9_Set|macro|MPU_PROTENSET0_PROTREG9_Set
DECL|MPU_PROTENSET1_PROTREG32_Disabled|macro|MPU_PROTENSET1_PROTREG32_Disabled
DECL|MPU_PROTENSET1_PROTREG32_Enabled|macro|MPU_PROTENSET1_PROTREG32_Enabled
DECL|MPU_PROTENSET1_PROTREG32_Msk|macro|MPU_PROTENSET1_PROTREG32_Msk
DECL|MPU_PROTENSET1_PROTREG32_Pos|macro|MPU_PROTENSET1_PROTREG32_Pos
DECL|MPU_PROTENSET1_PROTREG32_Set|macro|MPU_PROTENSET1_PROTREG32_Set
DECL|MPU_PROTENSET1_PROTREG33_Disabled|macro|MPU_PROTENSET1_PROTREG33_Disabled
DECL|MPU_PROTENSET1_PROTREG33_Enabled|macro|MPU_PROTENSET1_PROTREG33_Enabled
DECL|MPU_PROTENSET1_PROTREG33_Msk|macro|MPU_PROTENSET1_PROTREG33_Msk
DECL|MPU_PROTENSET1_PROTREG33_Pos|macro|MPU_PROTENSET1_PROTREG33_Pos
DECL|MPU_PROTENSET1_PROTREG33_Set|macro|MPU_PROTENSET1_PROTREG33_Set
DECL|MPU_PROTENSET1_PROTREG34_Disabled|macro|MPU_PROTENSET1_PROTREG34_Disabled
DECL|MPU_PROTENSET1_PROTREG34_Enabled|macro|MPU_PROTENSET1_PROTREG34_Enabled
DECL|MPU_PROTENSET1_PROTREG34_Msk|macro|MPU_PROTENSET1_PROTREG34_Msk
DECL|MPU_PROTENSET1_PROTREG34_Pos|macro|MPU_PROTENSET1_PROTREG34_Pos
DECL|MPU_PROTENSET1_PROTREG34_Set|macro|MPU_PROTENSET1_PROTREG34_Set
DECL|MPU_PROTENSET1_PROTREG35_Disabled|macro|MPU_PROTENSET1_PROTREG35_Disabled
DECL|MPU_PROTENSET1_PROTREG35_Enabled|macro|MPU_PROTENSET1_PROTREG35_Enabled
DECL|MPU_PROTENSET1_PROTREG35_Msk|macro|MPU_PROTENSET1_PROTREG35_Msk
DECL|MPU_PROTENSET1_PROTREG35_Pos|macro|MPU_PROTENSET1_PROTREG35_Pos
DECL|MPU_PROTENSET1_PROTREG35_Set|macro|MPU_PROTENSET1_PROTREG35_Set
DECL|MPU_PROTENSET1_PROTREG36_Disabled|macro|MPU_PROTENSET1_PROTREG36_Disabled
DECL|MPU_PROTENSET1_PROTREG36_Enabled|macro|MPU_PROTENSET1_PROTREG36_Enabled
DECL|MPU_PROTENSET1_PROTREG36_Msk|macro|MPU_PROTENSET1_PROTREG36_Msk
DECL|MPU_PROTENSET1_PROTREG36_Pos|macro|MPU_PROTENSET1_PROTREG36_Pos
DECL|MPU_PROTENSET1_PROTREG36_Set|macro|MPU_PROTENSET1_PROTREG36_Set
DECL|MPU_PROTENSET1_PROTREG37_Disabled|macro|MPU_PROTENSET1_PROTREG37_Disabled
DECL|MPU_PROTENSET1_PROTREG37_Enabled|macro|MPU_PROTENSET1_PROTREG37_Enabled
DECL|MPU_PROTENSET1_PROTREG37_Msk|macro|MPU_PROTENSET1_PROTREG37_Msk
DECL|MPU_PROTENSET1_PROTREG37_Pos|macro|MPU_PROTENSET1_PROTREG37_Pos
DECL|MPU_PROTENSET1_PROTREG37_Set|macro|MPU_PROTENSET1_PROTREG37_Set
DECL|MPU_PROTENSET1_PROTREG38_Disabled|macro|MPU_PROTENSET1_PROTREG38_Disabled
DECL|MPU_PROTENSET1_PROTREG38_Enabled|macro|MPU_PROTENSET1_PROTREG38_Enabled
DECL|MPU_PROTENSET1_PROTREG38_Msk|macro|MPU_PROTENSET1_PROTREG38_Msk
DECL|MPU_PROTENSET1_PROTREG38_Pos|macro|MPU_PROTENSET1_PROTREG38_Pos
DECL|MPU_PROTENSET1_PROTREG38_Set|macro|MPU_PROTENSET1_PROTREG38_Set
DECL|MPU_PROTENSET1_PROTREG39_Disabled|macro|MPU_PROTENSET1_PROTREG39_Disabled
DECL|MPU_PROTENSET1_PROTREG39_Enabled|macro|MPU_PROTENSET1_PROTREG39_Enabled
DECL|MPU_PROTENSET1_PROTREG39_Msk|macro|MPU_PROTENSET1_PROTREG39_Msk
DECL|MPU_PROTENSET1_PROTREG39_Pos|macro|MPU_PROTENSET1_PROTREG39_Pos
DECL|MPU_PROTENSET1_PROTREG39_Set|macro|MPU_PROTENSET1_PROTREG39_Set
DECL|MPU_PROTENSET1_PROTREG40_Disabled|macro|MPU_PROTENSET1_PROTREG40_Disabled
DECL|MPU_PROTENSET1_PROTREG40_Enabled|macro|MPU_PROTENSET1_PROTREG40_Enabled
DECL|MPU_PROTENSET1_PROTREG40_Msk|macro|MPU_PROTENSET1_PROTREG40_Msk
DECL|MPU_PROTENSET1_PROTREG40_Pos|macro|MPU_PROTENSET1_PROTREG40_Pos
DECL|MPU_PROTENSET1_PROTREG40_Set|macro|MPU_PROTENSET1_PROTREG40_Set
DECL|MPU_PROTENSET1_PROTREG41_Disabled|macro|MPU_PROTENSET1_PROTREG41_Disabled
DECL|MPU_PROTENSET1_PROTREG41_Enabled|macro|MPU_PROTENSET1_PROTREG41_Enabled
DECL|MPU_PROTENSET1_PROTREG41_Msk|macro|MPU_PROTENSET1_PROTREG41_Msk
DECL|MPU_PROTENSET1_PROTREG41_Pos|macro|MPU_PROTENSET1_PROTREG41_Pos
DECL|MPU_PROTENSET1_PROTREG41_Set|macro|MPU_PROTENSET1_PROTREG41_Set
DECL|MPU_PROTENSET1_PROTREG42_Disabled|macro|MPU_PROTENSET1_PROTREG42_Disabled
DECL|MPU_PROTENSET1_PROTREG42_Enabled|macro|MPU_PROTENSET1_PROTREG42_Enabled
DECL|MPU_PROTENSET1_PROTREG42_Msk|macro|MPU_PROTENSET1_PROTREG42_Msk
DECL|MPU_PROTENSET1_PROTREG42_Pos|macro|MPU_PROTENSET1_PROTREG42_Pos
DECL|MPU_PROTENSET1_PROTREG42_Set|macro|MPU_PROTENSET1_PROTREG42_Set
DECL|MPU_PROTENSET1_PROTREG43_Disabled|macro|MPU_PROTENSET1_PROTREG43_Disabled
DECL|MPU_PROTENSET1_PROTREG43_Enabled|macro|MPU_PROTENSET1_PROTREG43_Enabled
DECL|MPU_PROTENSET1_PROTREG43_Msk|macro|MPU_PROTENSET1_PROTREG43_Msk
DECL|MPU_PROTENSET1_PROTREG43_Pos|macro|MPU_PROTENSET1_PROTREG43_Pos
DECL|MPU_PROTENSET1_PROTREG43_Set|macro|MPU_PROTENSET1_PROTREG43_Set
DECL|MPU_PROTENSET1_PROTREG44_Disabled|macro|MPU_PROTENSET1_PROTREG44_Disabled
DECL|MPU_PROTENSET1_PROTREG44_Enabled|macro|MPU_PROTENSET1_PROTREG44_Enabled
DECL|MPU_PROTENSET1_PROTREG44_Msk|macro|MPU_PROTENSET1_PROTREG44_Msk
DECL|MPU_PROTENSET1_PROTREG44_Pos|macro|MPU_PROTENSET1_PROTREG44_Pos
DECL|MPU_PROTENSET1_PROTREG44_Set|macro|MPU_PROTENSET1_PROTREG44_Set
DECL|MPU_PROTENSET1_PROTREG45_Disabled|macro|MPU_PROTENSET1_PROTREG45_Disabled
DECL|MPU_PROTENSET1_PROTREG45_Enabled|macro|MPU_PROTENSET1_PROTREG45_Enabled
DECL|MPU_PROTENSET1_PROTREG45_Msk|macro|MPU_PROTENSET1_PROTREG45_Msk
DECL|MPU_PROTENSET1_PROTREG45_Pos|macro|MPU_PROTENSET1_PROTREG45_Pos
DECL|MPU_PROTENSET1_PROTREG45_Set|macro|MPU_PROTENSET1_PROTREG45_Set
DECL|MPU_PROTENSET1_PROTREG46_Disabled|macro|MPU_PROTENSET1_PROTREG46_Disabled
DECL|MPU_PROTENSET1_PROTREG46_Enabled|macro|MPU_PROTENSET1_PROTREG46_Enabled
DECL|MPU_PROTENSET1_PROTREG46_Msk|macro|MPU_PROTENSET1_PROTREG46_Msk
DECL|MPU_PROTENSET1_PROTREG46_Pos|macro|MPU_PROTENSET1_PROTREG46_Pos
DECL|MPU_PROTENSET1_PROTREG46_Set|macro|MPU_PROTENSET1_PROTREG46_Set
DECL|MPU_PROTENSET1_PROTREG47_Disabled|macro|MPU_PROTENSET1_PROTREG47_Disabled
DECL|MPU_PROTENSET1_PROTREG47_Enabled|macro|MPU_PROTENSET1_PROTREG47_Enabled
DECL|MPU_PROTENSET1_PROTREG47_Msk|macro|MPU_PROTENSET1_PROTREG47_Msk
DECL|MPU_PROTENSET1_PROTREG47_Pos|macro|MPU_PROTENSET1_PROTREG47_Pos
DECL|MPU_PROTENSET1_PROTREG47_Set|macro|MPU_PROTENSET1_PROTREG47_Set
DECL|MPU_PROTENSET1_PROTREG48_Disabled|macro|MPU_PROTENSET1_PROTREG48_Disabled
DECL|MPU_PROTENSET1_PROTREG48_Enabled|macro|MPU_PROTENSET1_PROTREG48_Enabled
DECL|MPU_PROTENSET1_PROTREG48_Msk|macro|MPU_PROTENSET1_PROTREG48_Msk
DECL|MPU_PROTENSET1_PROTREG48_Pos|macro|MPU_PROTENSET1_PROTREG48_Pos
DECL|MPU_PROTENSET1_PROTREG48_Set|macro|MPU_PROTENSET1_PROTREG48_Set
DECL|MPU_PROTENSET1_PROTREG49_Disabled|macro|MPU_PROTENSET1_PROTREG49_Disabled
DECL|MPU_PROTENSET1_PROTREG49_Enabled|macro|MPU_PROTENSET1_PROTREG49_Enabled
DECL|MPU_PROTENSET1_PROTREG49_Msk|macro|MPU_PROTENSET1_PROTREG49_Msk
DECL|MPU_PROTENSET1_PROTREG49_Pos|macro|MPU_PROTENSET1_PROTREG49_Pos
DECL|MPU_PROTENSET1_PROTREG49_Set|macro|MPU_PROTENSET1_PROTREG49_Set
DECL|MPU_PROTENSET1_PROTREG50_Disabled|macro|MPU_PROTENSET1_PROTREG50_Disabled
DECL|MPU_PROTENSET1_PROTREG50_Enabled|macro|MPU_PROTENSET1_PROTREG50_Enabled
DECL|MPU_PROTENSET1_PROTREG50_Msk|macro|MPU_PROTENSET1_PROTREG50_Msk
DECL|MPU_PROTENSET1_PROTREG50_Pos|macro|MPU_PROTENSET1_PROTREG50_Pos
DECL|MPU_PROTENSET1_PROTREG50_Set|macro|MPU_PROTENSET1_PROTREG50_Set
DECL|MPU_PROTENSET1_PROTREG51_Disabled|macro|MPU_PROTENSET1_PROTREG51_Disabled
DECL|MPU_PROTENSET1_PROTREG51_Enabled|macro|MPU_PROTENSET1_PROTREG51_Enabled
DECL|MPU_PROTENSET1_PROTREG51_Msk|macro|MPU_PROTENSET1_PROTREG51_Msk
DECL|MPU_PROTENSET1_PROTREG51_Pos|macro|MPU_PROTENSET1_PROTREG51_Pos
DECL|MPU_PROTENSET1_PROTREG51_Set|macro|MPU_PROTENSET1_PROTREG51_Set
DECL|MPU_PROTENSET1_PROTREG52_Disabled|macro|MPU_PROTENSET1_PROTREG52_Disabled
DECL|MPU_PROTENSET1_PROTREG52_Enabled|macro|MPU_PROTENSET1_PROTREG52_Enabled
DECL|MPU_PROTENSET1_PROTREG52_Msk|macro|MPU_PROTENSET1_PROTREG52_Msk
DECL|MPU_PROTENSET1_PROTREG52_Pos|macro|MPU_PROTENSET1_PROTREG52_Pos
DECL|MPU_PROTENSET1_PROTREG52_Set|macro|MPU_PROTENSET1_PROTREG52_Set
DECL|MPU_PROTENSET1_PROTREG53_Disabled|macro|MPU_PROTENSET1_PROTREG53_Disabled
DECL|MPU_PROTENSET1_PROTREG53_Enabled|macro|MPU_PROTENSET1_PROTREG53_Enabled
DECL|MPU_PROTENSET1_PROTREG53_Msk|macro|MPU_PROTENSET1_PROTREG53_Msk
DECL|MPU_PROTENSET1_PROTREG53_Pos|macro|MPU_PROTENSET1_PROTREG53_Pos
DECL|MPU_PROTENSET1_PROTREG53_Set|macro|MPU_PROTENSET1_PROTREG53_Set
DECL|MPU_PROTENSET1_PROTREG54_Disabled|macro|MPU_PROTENSET1_PROTREG54_Disabled
DECL|MPU_PROTENSET1_PROTREG54_Enabled|macro|MPU_PROTENSET1_PROTREG54_Enabled
DECL|MPU_PROTENSET1_PROTREG54_Msk|macro|MPU_PROTENSET1_PROTREG54_Msk
DECL|MPU_PROTENSET1_PROTREG54_Pos|macro|MPU_PROTENSET1_PROTREG54_Pos
DECL|MPU_PROTENSET1_PROTREG54_Set|macro|MPU_PROTENSET1_PROTREG54_Set
DECL|MPU_PROTENSET1_PROTREG55_Disabled|macro|MPU_PROTENSET1_PROTREG55_Disabled
DECL|MPU_PROTENSET1_PROTREG55_Enabled|macro|MPU_PROTENSET1_PROTREG55_Enabled
DECL|MPU_PROTENSET1_PROTREG55_Msk|macro|MPU_PROTENSET1_PROTREG55_Msk
DECL|MPU_PROTENSET1_PROTREG55_Pos|macro|MPU_PROTENSET1_PROTREG55_Pos
DECL|MPU_PROTENSET1_PROTREG55_Set|macro|MPU_PROTENSET1_PROTREG55_Set
DECL|MPU_PROTENSET1_PROTREG56_Disabled|macro|MPU_PROTENSET1_PROTREG56_Disabled
DECL|MPU_PROTENSET1_PROTREG56_Enabled|macro|MPU_PROTENSET1_PROTREG56_Enabled
DECL|MPU_PROTENSET1_PROTREG56_Msk|macro|MPU_PROTENSET1_PROTREG56_Msk
DECL|MPU_PROTENSET1_PROTREG56_Pos|macro|MPU_PROTENSET1_PROTREG56_Pos
DECL|MPU_PROTENSET1_PROTREG56_Set|macro|MPU_PROTENSET1_PROTREG56_Set
DECL|MPU_PROTENSET1_PROTREG57_Disabled|macro|MPU_PROTENSET1_PROTREG57_Disabled
DECL|MPU_PROTENSET1_PROTREG57_Enabled|macro|MPU_PROTENSET1_PROTREG57_Enabled
DECL|MPU_PROTENSET1_PROTREG57_Msk|macro|MPU_PROTENSET1_PROTREG57_Msk
DECL|MPU_PROTENSET1_PROTREG57_Pos|macro|MPU_PROTENSET1_PROTREG57_Pos
DECL|MPU_PROTENSET1_PROTREG57_Set|macro|MPU_PROTENSET1_PROTREG57_Set
DECL|MPU_PROTENSET1_PROTREG58_Disabled|macro|MPU_PROTENSET1_PROTREG58_Disabled
DECL|MPU_PROTENSET1_PROTREG58_Enabled|macro|MPU_PROTENSET1_PROTREG58_Enabled
DECL|MPU_PROTENSET1_PROTREG58_Msk|macro|MPU_PROTENSET1_PROTREG58_Msk
DECL|MPU_PROTENSET1_PROTREG58_Pos|macro|MPU_PROTENSET1_PROTREG58_Pos
DECL|MPU_PROTENSET1_PROTREG58_Set|macro|MPU_PROTENSET1_PROTREG58_Set
DECL|MPU_PROTENSET1_PROTREG59_Disabled|macro|MPU_PROTENSET1_PROTREG59_Disabled
DECL|MPU_PROTENSET1_PROTREG59_Enabled|macro|MPU_PROTENSET1_PROTREG59_Enabled
DECL|MPU_PROTENSET1_PROTREG59_Msk|macro|MPU_PROTENSET1_PROTREG59_Msk
DECL|MPU_PROTENSET1_PROTREG59_Pos|macro|MPU_PROTENSET1_PROTREG59_Pos
DECL|MPU_PROTENSET1_PROTREG59_Set|macro|MPU_PROTENSET1_PROTREG59_Set
DECL|MPU_PROTENSET1_PROTREG60_Disabled|macro|MPU_PROTENSET1_PROTREG60_Disabled
DECL|MPU_PROTENSET1_PROTREG60_Enabled|macro|MPU_PROTENSET1_PROTREG60_Enabled
DECL|MPU_PROTENSET1_PROTREG60_Msk|macro|MPU_PROTENSET1_PROTREG60_Msk
DECL|MPU_PROTENSET1_PROTREG60_Pos|macro|MPU_PROTENSET1_PROTREG60_Pos
DECL|MPU_PROTENSET1_PROTREG60_Set|macro|MPU_PROTENSET1_PROTREG60_Set
DECL|MPU_PROTENSET1_PROTREG61_Disabled|macro|MPU_PROTENSET1_PROTREG61_Disabled
DECL|MPU_PROTENSET1_PROTREG61_Enabled|macro|MPU_PROTENSET1_PROTREG61_Enabled
DECL|MPU_PROTENSET1_PROTREG61_Msk|macro|MPU_PROTENSET1_PROTREG61_Msk
DECL|MPU_PROTENSET1_PROTREG61_Pos|macro|MPU_PROTENSET1_PROTREG61_Pos
DECL|MPU_PROTENSET1_PROTREG61_Set|macro|MPU_PROTENSET1_PROTREG61_Set
DECL|MPU_PROTENSET1_PROTREG62_Disabled|macro|MPU_PROTENSET1_PROTREG62_Disabled
DECL|MPU_PROTENSET1_PROTREG62_Enabled|macro|MPU_PROTENSET1_PROTREG62_Enabled
DECL|MPU_PROTENSET1_PROTREG62_Msk|macro|MPU_PROTENSET1_PROTREG62_Msk
DECL|MPU_PROTENSET1_PROTREG62_Pos|macro|MPU_PROTENSET1_PROTREG62_Pos
DECL|MPU_PROTENSET1_PROTREG62_Set|macro|MPU_PROTENSET1_PROTREG62_Set
DECL|MPU_PROTENSET1_PROTREG63_Disabled|macro|MPU_PROTENSET1_PROTREG63_Disabled
DECL|MPU_PROTENSET1_PROTREG63_Enabled|macro|MPU_PROTENSET1_PROTREG63_Enabled
DECL|MPU_PROTENSET1_PROTREG63_Msk|macro|MPU_PROTENSET1_PROTREG63_Msk
DECL|MPU_PROTENSET1_PROTREG63_Pos|macro|MPU_PROTENSET1_PROTREG63_Pos
DECL|MPU_PROTENSET1_PROTREG63_Set|macro|MPU_PROTENSET1_PROTREG63_Set
DECL|NRF51_TO_NRF52_H|macro|NRF51_TO_NRF52_H
DECL|NRF_GPIO_BASE|macro|NRF_GPIO_BASE
DECL|NRF_GPIO|macro|NRF_GPIO
DECL|NRF_MPU|macro|NRF_MPU
DECL|PPI_CHG0_CH0_Excluded|macro|PPI_CHG0_CH0_Excluded
DECL|PPI_CHG0_CH0_Included|macro|PPI_CHG0_CH0_Included
DECL|PPI_CHG0_CH0_Msk|macro|PPI_CHG0_CH0_Msk
DECL|PPI_CHG0_CH0_Pos|macro|PPI_CHG0_CH0_Pos
DECL|PPI_CHG0_CH10_Excluded|macro|PPI_CHG0_CH10_Excluded
DECL|PPI_CHG0_CH10_Included|macro|PPI_CHG0_CH10_Included
DECL|PPI_CHG0_CH10_Msk|macro|PPI_CHG0_CH10_Msk
DECL|PPI_CHG0_CH10_Pos|macro|PPI_CHG0_CH10_Pos
DECL|PPI_CHG0_CH11_Excluded|macro|PPI_CHG0_CH11_Excluded
DECL|PPI_CHG0_CH11_Included|macro|PPI_CHG0_CH11_Included
DECL|PPI_CHG0_CH11_Msk|macro|PPI_CHG0_CH11_Msk
DECL|PPI_CHG0_CH11_Pos|macro|PPI_CHG0_CH11_Pos
DECL|PPI_CHG0_CH12_Excluded|macro|PPI_CHG0_CH12_Excluded
DECL|PPI_CHG0_CH12_Included|macro|PPI_CHG0_CH12_Included
DECL|PPI_CHG0_CH12_Msk|macro|PPI_CHG0_CH12_Msk
DECL|PPI_CHG0_CH12_Pos|macro|PPI_CHG0_CH12_Pos
DECL|PPI_CHG0_CH13_Excluded|macro|PPI_CHG0_CH13_Excluded
DECL|PPI_CHG0_CH13_Included|macro|PPI_CHG0_CH13_Included
DECL|PPI_CHG0_CH13_Msk|macro|PPI_CHG0_CH13_Msk
DECL|PPI_CHG0_CH13_Pos|macro|PPI_CHG0_CH13_Pos
DECL|PPI_CHG0_CH14_Excluded|macro|PPI_CHG0_CH14_Excluded
DECL|PPI_CHG0_CH14_Included|macro|PPI_CHG0_CH14_Included
DECL|PPI_CHG0_CH14_Msk|macro|PPI_CHG0_CH14_Msk
DECL|PPI_CHG0_CH14_Pos|macro|PPI_CHG0_CH14_Pos
DECL|PPI_CHG0_CH15_Excluded|macro|PPI_CHG0_CH15_Excluded
DECL|PPI_CHG0_CH15_Included|macro|PPI_CHG0_CH15_Included
DECL|PPI_CHG0_CH15_Msk|macro|PPI_CHG0_CH15_Msk
DECL|PPI_CHG0_CH15_Pos|macro|PPI_CHG0_CH15_Pos
DECL|PPI_CHG0_CH1_Excluded|macro|PPI_CHG0_CH1_Excluded
DECL|PPI_CHG0_CH1_Included|macro|PPI_CHG0_CH1_Included
DECL|PPI_CHG0_CH1_Msk|macro|PPI_CHG0_CH1_Msk
DECL|PPI_CHG0_CH1_Pos|macro|PPI_CHG0_CH1_Pos
DECL|PPI_CHG0_CH2_Excluded|macro|PPI_CHG0_CH2_Excluded
DECL|PPI_CHG0_CH2_Included|macro|PPI_CHG0_CH2_Included
DECL|PPI_CHG0_CH2_Msk|macro|PPI_CHG0_CH2_Msk
DECL|PPI_CHG0_CH2_Pos|macro|PPI_CHG0_CH2_Pos
DECL|PPI_CHG0_CH3_Excluded|macro|PPI_CHG0_CH3_Excluded
DECL|PPI_CHG0_CH3_Included|macro|PPI_CHG0_CH3_Included
DECL|PPI_CHG0_CH3_Msk|macro|PPI_CHG0_CH3_Msk
DECL|PPI_CHG0_CH3_Pos|macro|PPI_CHG0_CH3_Pos
DECL|PPI_CHG0_CH4_Excluded|macro|PPI_CHG0_CH4_Excluded
DECL|PPI_CHG0_CH4_Included|macro|PPI_CHG0_CH4_Included
DECL|PPI_CHG0_CH4_Msk|macro|PPI_CHG0_CH4_Msk
DECL|PPI_CHG0_CH4_Pos|macro|PPI_CHG0_CH4_Pos
DECL|PPI_CHG0_CH5_Excluded|macro|PPI_CHG0_CH5_Excluded
DECL|PPI_CHG0_CH5_Included|macro|PPI_CHG0_CH5_Included
DECL|PPI_CHG0_CH5_Msk|macro|PPI_CHG0_CH5_Msk
DECL|PPI_CHG0_CH5_Pos|macro|PPI_CHG0_CH5_Pos
DECL|PPI_CHG0_CH6_Excluded|macro|PPI_CHG0_CH6_Excluded
DECL|PPI_CHG0_CH6_Included|macro|PPI_CHG0_CH6_Included
DECL|PPI_CHG0_CH6_Msk|macro|PPI_CHG0_CH6_Msk
DECL|PPI_CHG0_CH6_Pos|macro|PPI_CHG0_CH6_Pos
DECL|PPI_CHG0_CH7_Excluded|macro|PPI_CHG0_CH7_Excluded
DECL|PPI_CHG0_CH7_Included|macro|PPI_CHG0_CH7_Included
DECL|PPI_CHG0_CH7_Msk|macro|PPI_CHG0_CH7_Msk
DECL|PPI_CHG0_CH7_Pos|macro|PPI_CHG0_CH7_Pos
DECL|PPI_CHG0_CH8_Excluded|macro|PPI_CHG0_CH8_Excluded
DECL|PPI_CHG0_CH8_Included|macro|PPI_CHG0_CH8_Included
DECL|PPI_CHG0_CH8_Msk|macro|PPI_CHG0_CH8_Msk
DECL|PPI_CHG0_CH8_Pos|macro|PPI_CHG0_CH8_Pos
DECL|PPI_CHG0_CH9_Excluded|macro|PPI_CHG0_CH9_Excluded
DECL|PPI_CHG0_CH9_Included|macro|PPI_CHG0_CH9_Included
DECL|PPI_CHG0_CH9_Msk|macro|PPI_CHG0_CH9_Msk
DECL|PPI_CHG0_CH9_Pos|macro|PPI_CHG0_CH9_Pos
DECL|PPI_CHG1_CH0_Excluded|macro|PPI_CHG1_CH0_Excluded
DECL|PPI_CHG1_CH0_Included|macro|PPI_CHG1_CH0_Included
DECL|PPI_CHG1_CH0_Msk|macro|PPI_CHG1_CH0_Msk
DECL|PPI_CHG1_CH0_Pos|macro|PPI_CHG1_CH0_Pos
DECL|PPI_CHG1_CH10_Excluded|macro|PPI_CHG1_CH10_Excluded
DECL|PPI_CHG1_CH10_Included|macro|PPI_CHG1_CH10_Included
DECL|PPI_CHG1_CH10_Msk|macro|PPI_CHG1_CH10_Msk
DECL|PPI_CHG1_CH10_Pos|macro|PPI_CHG1_CH10_Pos
DECL|PPI_CHG1_CH11_Excluded|macro|PPI_CHG1_CH11_Excluded
DECL|PPI_CHG1_CH11_Included|macro|PPI_CHG1_CH11_Included
DECL|PPI_CHG1_CH11_Msk|macro|PPI_CHG1_CH11_Msk
DECL|PPI_CHG1_CH11_Pos|macro|PPI_CHG1_CH11_Pos
DECL|PPI_CHG1_CH12_Excluded|macro|PPI_CHG1_CH12_Excluded
DECL|PPI_CHG1_CH12_Included|macro|PPI_CHG1_CH12_Included
DECL|PPI_CHG1_CH12_Msk|macro|PPI_CHG1_CH12_Msk
DECL|PPI_CHG1_CH12_Pos|macro|PPI_CHG1_CH12_Pos
DECL|PPI_CHG1_CH13_Excluded|macro|PPI_CHG1_CH13_Excluded
DECL|PPI_CHG1_CH13_Included|macro|PPI_CHG1_CH13_Included
DECL|PPI_CHG1_CH13_Msk|macro|PPI_CHG1_CH13_Msk
DECL|PPI_CHG1_CH13_Pos|macro|PPI_CHG1_CH13_Pos
DECL|PPI_CHG1_CH14_Excluded|macro|PPI_CHG1_CH14_Excluded
DECL|PPI_CHG1_CH14_Included|macro|PPI_CHG1_CH14_Included
DECL|PPI_CHG1_CH14_Msk|macro|PPI_CHG1_CH14_Msk
DECL|PPI_CHG1_CH14_Pos|macro|PPI_CHG1_CH14_Pos
DECL|PPI_CHG1_CH15_Excluded|macro|PPI_CHG1_CH15_Excluded
DECL|PPI_CHG1_CH15_Included|macro|PPI_CHG1_CH15_Included
DECL|PPI_CHG1_CH15_Msk|macro|PPI_CHG1_CH15_Msk
DECL|PPI_CHG1_CH15_Pos|macro|PPI_CHG1_CH15_Pos
DECL|PPI_CHG1_CH1_Excluded|macro|PPI_CHG1_CH1_Excluded
DECL|PPI_CHG1_CH1_Included|macro|PPI_CHG1_CH1_Included
DECL|PPI_CHG1_CH1_Msk|macro|PPI_CHG1_CH1_Msk
DECL|PPI_CHG1_CH1_Pos|macro|PPI_CHG1_CH1_Pos
DECL|PPI_CHG1_CH2_Excluded|macro|PPI_CHG1_CH2_Excluded
DECL|PPI_CHG1_CH2_Included|macro|PPI_CHG1_CH2_Included
DECL|PPI_CHG1_CH2_Msk|macro|PPI_CHG1_CH2_Msk
DECL|PPI_CHG1_CH2_Pos|macro|PPI_CHG1_CH2_Pos
DECL|PPI_CHG1_CH3_Excluded|macro|PPI_CHG1_CH3_Excluded
DECL|PPI_CHG1_CH3_Included|macro|PPI_CHG1_CH3_Included
DECL|PPI_CHG1_CH3_Msk|macro|PPI_CHG1_CH3_Msk
DECL|PPI_CHG1_CH3_Pos|macro|PPI_CHG1_CH3_Pos
DECL|PPI_CHG1_CH4_Excluded|macro|PPI_CHG1_CH4_Excluded
DECL|PPI_CHG1_CH4_Included|macro|PPI_CHG1_CH4_Included
DECL|PPI_CHG1_CH4_Msk|macro|PPI_CHG1_CH4_Msk
DECL|PPI_CHG1_CH4_Pos|macro|PPI_CHG1_CH4_Pos
DECL|PPI_CHG1_CH5_Excluded|macro|PPI_CHG1_CH5_Excluded
DECL|PPI_CHG1_CH5_Included|macro|PPI_CHG1_CH5_Included
DECL|PPI_CHG1_CH5_Msk|macro|PPI_CHG1_CH5_Msk
DECL|PPI_CHG1_CH5_Pos|macro|PPI_CHG1_CH5_Pos
DECL|PPI_CHG1_CH6_Excluded|macro|PPI_CHG1_CH6_Excluded
DECL|PPI_CHG1_CH6_Included|macro|PPI_CHG1_CH6_Included
DECL|PPI_CHG1_CH6_Msk|macro|PPI_CHG1_CH6_Msk
DECL|PPI_CHG1_CH6_Pos|macro|PPI_CHG1_CH6_Pos
DECL|PPI_CHG1_CH7_Excluded|macro|PPI_CHG1_CH7_Excluded
DECL|PPI_CHG1_CH7_Included|macro|PPI_CHG1_CH7_Included
DECL|PPI_CHG1_CH7_Msk|macro|PPI_CHG1_CH7_Msk
DECL|PPI_CHG1_CH7_Pos|macro|PPI_CHG1_CH7_Pos
DECL|PPI_CHG1_CH8_Excluded|macro|PPI_CHG1_CH8_Excluded
DECL|PPI_CHG1_CH8_Included|macro|PPI_CHG1_CH8_Included
DECL|PPI_CHG1_CH8_Msk|macro|PPI_CHG1_CH8_Msk
DECL|PPI_CHG1_CH8_Pos|macro|PPI_CHG1_CH8_Pos
DECL|PPI_CHG1_CH9_Excluded|macro|PPI_CHG1_CH9_Excluded
DECL|PPI_CHG1_CH9_Included|macro|PPI_CHG1_CH9_Included
DECL|PPI_CHG1_CH9_Msk|macro|PPI_CHG1_CH9_Msk
DECL|PPI_CHG1_CH9_Pos|macro|PPI_CHG1_CH9_Pos
DECL|PPI_CHG2_CH0_Excluded|macro|PPI_CHG2_CH0_Excluded
DECL|PPI_CHG2_CH0_Included|macro|PPI_CHG2_CH0_Included
DECL|PPI_CHG2_CH0_Msk|macro|PPI_CHG2_CH0_Msk
DECL|PPI_CHG2_CH0_Pos|macro|PPI_CHG2_CH0_Pos
DECL|PPI_CHG2_CH10_Excluded|macro|PPI_CHG2_CH10_Excluded
DECL|PPI_CHG2_CH10_Included|macro|PPI_CHG2_CH10_Included
DECL|PPI_CHG2_CH10_Msk|macro|PPI_CHG2_CH10_Msk
DECL|PPI_CHG2_CH10_Pos|macro|PPI_CHG2_CH10_Pos
DECL|PPI_CHG2_CH11_Excluded|macro|PPI_CHG2_CH11_Excluded
DECL|PPI_CHG2_CH11_Included|macro|PPI_CHG2_CH11_Included
DECL|PPI_CHG2_CH11_Msk|macro|PPI_CHG2_CH11_Msk
DECL|PPI_CHG2_CH11_Pos|macro|PPI_CHG2_CH11_Pos
DECL|PPI_CHG2_CH12_Excluded|macro|PPI_CHG2_CH12_Excluded
DECL|PPI_CHG2_CH12_Included|macro|PPI_CHG2_CH12_Included
DECL|PPI_CHG2_CH12_Msk|macro|PPI_CHG2_CH12_Msk
DECL|PPI_CHG2_CH12_Pos|macro|PPI_CHG2_CH12_Pos
DECL|PPI_CHG2_CH13_Excluded|macro|PPI_CHG2_CH13_Excluded
DECL|PPI_CHG2_CH13_Included|macro|PPI_CHG2_CH13_Included
DECL|PPI_CHG2_CH13_Msk|macro|PPI_CHG2_CH13_Msk
DECL|PPI_CHG2_CH13_Pos|macro|PPI_CHG2_CH13_Pos
DECL|PPI_CHG2_CH14_Excluded|macro|PPI_CHG2_CH14_Excluded
DECL|PPI_CHG2_CH14_Included|macro|PPI_CHG2_CH14_Included
DECL|PPI_CHG2_CH14_Msk|macro|PPI_CHG2_CH14_Msk
DECL|PPI_CHG2_CH14_Pos|macro|PPI_CHG2_CH14_Pos
DECL|PPI_CHG2_CH15_Excluded|macro|PPI_CHG2_CH15_Excluded
DECL|PPI_CHG2_CH15_Included|macro|PPI_CHG2_CH15_Included
DECL|PPI_CHG2_CH15_Msk|macro|PPI_CHG2_CH15_Msk
DECL|PPI_CHG2_CH15_Pos|macro|PPI_CHG2_CH15_Pos
DECL|PPI_CHG2_CH1_Excluded|macro|PPI_CHG2_CH1_Excluded
DECL|PPI_CHG2_CH1_Included|macro|PPI_CHG2_CH1_Included
DECL|PPI_CHG2_CH1_Msk|macro|PPI_CHG2_CH1_Msk
DECL|PPI_CHG2_CH1_Pos|macro|PPI_CHG2_CH1_Pos
DECL|PPI_CHG2_CH2_Excluded|macro|PPI_CHG2_CH2_Excluded
DECL|PPI_CHG2_CH2_Included|macro|PPI_CHG2_CH2_Included
DECL|PPI_CHG2_CH2_Msk|macro|PPI_CHG2_CH2_Msk
DECL|PPI_CHG2_CH2_Pos|macro|PPI_CHG2_CH2_Pos
DECL|PPI_CHG2_CH3_Excluded|macro|PPI_CHG2_CH3_Excluded
DECL|PPI_CHG2_CH3_Included|macro|PPI_CHG2_CH3_Included
DECL|PPI_CHG2_CH3_Msk|macro|PPI_CHG2_CH3_Msk
DECL|PPI_CHG2_CH3_Pos|macro|PPI_CHG2_CH3_Pos
DECL|PPI_CHG2_CH4_Excluded|macro|PPI_CHG2_CH4_Excluded
DECL|PPI_CHG2_CH4_Included|macro|PPI_CHG2_CH4_Included
DECL|PPI_CHG2_CH4_Msk|macro|PPI_CHG2_CH4_Msk
DECL|PPI_CHG2_CH4_Pos|macro|PPI_CHG2_CH4_Pos
DECL|PPI_CHG2_CH5_Excluded|macro|PPI_CHG2_CH5_Excluded
DECL|PPI_CHG2_CH5_Included|macro|PPI_CHG2_CH5_Included
DECL|PPI_CHG2_CH5_Msk|macro|PPI_CHG2_CH5_Msk
DECL|PPI_CHG2_CH5_Pos|macro|PPI_CHG2_CH5_Pos
DECL|PPI_CHG2_CH6_Excluded|macro|PPI_CHG2_CH6_Excluded
DECL|PPI_CHG2_CH6_Included|macro|PPI_CHG2_CH6_Included
DECL|PPI_CHG2_CH6_Msk|macro|PPI_CHG2_CH6_Msk
DECL|PPI_CHG2_CH6_Pos|macro|PPI_CHG2_CH6_Pos
DECL|PPI_CHG2_CH7_Excluded|macro|PPI_CHG2_CH7_Excluded
DECL|PPI_CHG2_CH7_Included|macro|PPI_CHG2_CH7_Included
DECL|PPI_CHG2_CH7_Msk|macro|PPI_CHG2_CH7_Msk
DECL|PPI_CHG2_CH7_Pos|macro|PPI_CHG2_CH7_Pos
DECL|PPI_CHG2_CH8_Excluded|macro|PPI_CHG2_CH8_Excluded
DECL|PPI_CHG2_CH8_Included|macro|PPI_CHG2_CH8_Included
DECL|PPI_CHG2_CH8_Msk|macro|PPI_CHG2_CH8_Msk
DECL|PPI_CHG2_CH8_Pos|macro|PPI_CHG2_CH8_Pos
DECL|PPI_CHG2_CH9_Excluded|macro|PPI_CHG2_CH9_Excluded
DECL|PPI_CHG2_CH9_Included|macro|PPI_CHG2_CH9_Included
DECL|PPI_CHG2_CH9_Msk|macro|PPI_CHG2_CH9_Msk
DECL|PPI_CHG2_CH9_Pos|macro|PPI_CHG2_CH9_Pos
DECL|PPI_CHG3_CH0_Excluded|macro|PPI_CHG3_CH0_Excluded
DECL|PPI_CHG3_CH0_Included|macro|PPI_CHG3_CH0_Included
DECL|PPI_CHG3_CH0_Msk|macro|PPI_CHG3_CH0_Msk
DECL|PPI_CHG3_CH0_Pos|macro|PPI_CHG3_CH0_Pos
DECL|PPI_CHG3_CH10_Excluded|macro|PPI_CHG3_CH10_Excluded
DECL|PPI_CHG3_CH10_Included|macro|PPI_CHG3_CH10_Included
DECL|PPI_CHG3_CH10_Msk|macro|PPI_CHG3_CH10_Msk
DECL|PPI_CHG3_CH10_Pos|macro|PPI_CHG3_CH10_Pos
DECL|PPI_CHG3_CH11_Excluded|macro|PPI_CHG3_CH11_Excluded
DECL|PPI_CHG3_CH11_Included|macro|PPI_CHG3_CH11_Included
DECL|PPI_CHG3_CH11_Msk|macro|PPI_CHG3_CH11_Msk
DECL|PPI_CHG3_CH11_Pos|macro|PPI_CHG3_CH11_Pos
DECL|PPI_CHG3_CH12_Excluded|macro|PPI_CHG3_CH12_Excluded
DECL|PPI_CHG3_CH12_Included|macro|PPI_CHG3_CH12_Included
DECL|PPI_CHG3_CH12_Msk|macro|PPI_CHG3_CH12_Msk
DECL|PPI_CHG3_CH12_Pos|macro|PPI_CHG3_CH12_Pos
DECL|PPI_CHG3_CH13_Excluded|macro|PPI_CHG3_CH13_Excluded
DECL|PPI_CHG3_CH13_Included|macro|PPI_CHG3_CH13_Included
DECL|PPI_CHG3_CH13_Msk|macro|PPI_CHG3_CH13_Msk
DECL|PPI_CHG3_CH13_Pos|macro|PPI_CHG3_CH13_Pos
DECL|PPI_CHG3_CH14_Excluded|macro|PPI_CHG3_CH14_Excluded
DECL|PPI_CHG3_CH14_Included|macro|PPI_CHG3_CH14_Included
DECL|PPI_CHG3_CH14_Msk|macro|PPI_CHG3_CH14_Msk
DECL|PPI_CHG3_CH14_Pos|macro|PPI_CHG3_CH14_Pos
DECL|PPI_CHG3_CH15_Excluded|macro|PPI_CHG3_CH15_Excluded
DECL|PPI_CHG3_CH15_Included|macro|PPI_CHG3_CH15_Included
DECL|PPI_CHG3_CH15_Msk|macro|PPI_CHG3_CH15_Msk
DECL|PPI_CHG3_CH15_Pos|macro|PPI_CHG3_CH15_Pos
DECL|PPI_CHG3_CH1_Excluded|macro|PPI_CHG3_CH1_Excluded
DECL|PPI_CHG3_CH1_Included|macro|PPI_CHG3_CH1_Included
DECL|PPI_CHG3_CH1_Msk|macro|PPI_CHG3_CH1_Msk
DECL|PPI_CHG3_CH1_Pos|macro|PPI_CHG3_CH1_Pos
DECL|PPI_CHG3_CH2_Excluded|macro|PPI_CHG3_CH2_Excluded
DECL|PPI_CHG3_CH2_Included|macro|PPI_CHG3_CH2_Included
DECL|PPI_CHG3_CH2_Msk|macro|PPI_CHG3_CH2_Msk
DECL|PPI_CHG3_CH2_Pos|macro|PPI_CHG3_CH2_Pos
DECL|PPI_CHG3_CH3_Excluded|macro|PPI_CHG3_CH3_Excluded
DECL|PPI_CHG3_CH3_Included|macro|PPI_CHG3_CH3_Included
DECL|PPI_CHG3_CH3_Msk|macro|PPI_CHG3_CH3_Msk
DECL|PPI_CHG3_CH3_Pos|macro|PPI_CHG3_CH3_Pos
DECL|PPI_CHG3_CH4_Excluded|macro|PPI_CHG3_CH4_Excluded
DECL|PPI_CHG3_CH4_Included|macro|PPI_CHG3_CH4_Included
DECL|PPI_CHG3_CH4_Msk|macro|PPI_CHG3_CH4_Msk
DECL|PPI_CHG3_CH4_Pos|macro|PPI_CHG3_CH4_Pos
DECL|PPI_CHG3_CH5_Excluded|macro|PPI_CHG3_CH5_Excluded
DECL|PPI_CHG3_CH5_Included|macro|PPI_CHG3_CH5_Included
DECL|PPI_CHG3_CH5_Msk|macro|PPI_CHG3_CH5_Msk
DECL|PPI_CHG3_CH5_Pos|macro|PPI_CHG3_CH5_Pos
DECL|PPI_CHG3_CH6_Excluded|macro|PPI_CHG3_CH6_Excluded
DECL|PPI_CHG3_CH6_Included|macro|PPI_CHG3_CH6_Included
DECL|PPI_CHG3_CH6_Msk|macro|PPI_CHG3_CH6_Msk
DECL|PPI_CHG3_CH6_Pos|macro|PPI_CHG3_CH6_Pos
DECL|PPI_CHG3_CH7_Excluded|macro|PPI_CHG3_CH7_Excluded
DECL|PPI_CHG3_CH7_Included|macro|PPI_CHG3_CH7_Included
DECL|PPI_CHG3_CH7_Msk|macro|PPI_CHG3_CH7_Msk
DECL|PPI_CHG3_CH7_Pos|macro|PPI_CHG3_CH7_Pos
DECL|PPI_CHG3_CH8_Excluded|macro|PPI_CHG3_CH8_Excluded
DECL|PPI_CHG3_CH8_Included|macro|PPI_CHG3_CH8_Included
DECL|PPI_CHG3_CH8_Msk|macro|PPI_CHG3_CH8_Msk
DECL|PPI_CHG3_CH8_Pos|macro|PPI_CHG3_CH8_Pos
DECL|PPI_CHG3_CH9_Excluded|macro|PPI_CHG3_CH9_Excluded
DECL|PPI_CHG3_CH9_Included|macro|PPI_CHG3_CH9_Included
DECL|PPI_CHG3_CH9_Msk|macro|PPI_CHG3_CH9_Msk
DECL|PPI_CHG3_CH9_Pos|macro|PPI_CHG3_CH9_Pos
DECL|PROTENSET0|macro|PROTENSET0
DECL|PROTENSET1|macro|PROTENSET1
DECL|PSELA|macro|PSELA
DECL|PSELB|macro|PSELB
DECL|PSELCSN|macro|PSELCSN
DECL|PSELLED|macro|PSELLED
DECL|PSELMISO|macro|PSELMISO
DECL|PSELMOSI|macro|PSELMOSI
DECL|PSELSCK|macro|PSELSCK
DECL|RADIO_CRCCNF_SKIP_ADDR_Include|macro|RADIO_CRCCNF_SKIP_ADDR_Include
DECL|RADIO_CRCCNF_SKIP_ADDR_Msk|macro|RADIO_CRCCNF_SKIP_ADDR_Msk
DECL|RADIO_CRCCNF_SKIP_ADDR_Pos|macro|RADIO_CRCCNF_SKIP_ADDR_Pos
DECL|RADIO_CRCCNF_SKIP_ADDR_Skip|macro|RADIO_CRCCNF_SKIP_ADDR_Skip
DECL|RBPCONF|macro|RBPCONF
DECL|RXDPTR|macro|RXDPTR
DECL|SPI0_TWI0_IRQHandler|macro|SPI0_TWI0_IRQHandler
DECL|SPI0_TWI0_IRQn|macro|SPI0_TWI0_IRQn
DECL|SPI1_TWI1_IRQHandler|macro|SPI1_TWI1_IRQHandler
DECL|SPI1_TWI1_IRQn|macro|SPI1_TWI1_IRQn
DECL|SPIS_AMOUNTRX_AMOUNTRX_Msk|macro|SPIS_AMOUNTRX_AMOUNTRX_Msk
DECL|SPIS_AMOUNTRX_AMOUNTRX_Pos|macro|SPIS_AMOUNTRX_AMOUNTRX_Pos
DECL|SPIS_AMOUNTTX_AMOUNTTX_Msk|macro|SPIS_AMOUNTTX_AMOUNTTX_Msk
DECL|SPIS_AMOUNTTX_AMOUNTTX_Pos|macro|SPIS_AMOUNTTX_AMOUNTTX_Pos
DECL|SPIS_MAXRX_MAXRX_Msk|macro|SPIS_MAXRX_MAXRX_Msk
DECL|SPIS_MAXRX_MAXRX_Pos|macro|SPIS_MAXRX_MAXRX_Pos
DECL|SPIS_MAXTX_MAXTX_Msk|macro|SPIS_MAXTX_MAXTX_Msk
DECL|SPIS_MAXTX_MAXTX_Pos|macro|SPIS_MAXTX_MAXTX_Pos
DECL|SWI0_IRQHandler|macro|SWI0_IRQHandler
DECL|SWI0_IRQn|macro|SWI0_IRQn
DECL|SWI1_IRQHandler|macro|SWI1_IRQHandler
DECL|SWI1_IRQn|macro|SWI1_IRQn
DECL|SWI2_IRQHandler|macro|SWI2_IRQHandler
DECL|SWI2_IRQn|macro|SWI2_IRQn
DECL|SWI3_IRQHandler|macro|SWI3_IRQHandler
DECL|SWI3_IRQn|macro|SWI3_IRQn
DECL|SWI4_IRQHandler|macro|SWI4_IRQHandler
DECL|SWI4_IRQn|macro|SWI4_IRQn
DECL|SWI5_IRQHandler|macro|SWI5_IRQHandler
DECL|SWI5_IRQn|macro|SWI5_IRQn
DECL|TASKS_CHG0DIS|macro|TASKS_CHG0DIS
DECL|TASKS_CHG0EN|macro|TASKS_CHG0EN
DECL|TASKS_CHG1DIS|macro|TASKS_CHG1DIS
DECL|TASKS_CHG1EN|macro|TASKS_CHG1EN
DECL|TASKS_CHG2DIS|macro|TASKS_CHG2DIS
DECL|TASKS_CHG2EN|macro|TASKS_CHG2EN
DECL|TASKS_CHG3DIS|macro|TASKS_CHG3DIS
DECL|TASKS_CHG3EN|macro|TASKS_CHG3EN
DECL|TXDPTR|macro|TXDPTR
DECL|UART0_IRQHandler|macro|UART0_IRQHandler
DECL|UART0_IRQn|macro|UART0_IRQn
DECL|UICR_RBPCONF_PALL_Disabled|macro|UICR_RBPCONF_PALL_Disabled
DECL|UICR_RBPCONF_PALL_Enabled|macro|UICR_RBPCONF_PALL_Enabled
DECL|UICR_RBPCONF_PALL_Msk|macro|UICR_RBPCONF_PALL_Msk
DECL|UICR_RBPCONF_PALL_Pos|macro|UICR_RBPCONF_PALL_Pos
