// ========================================================================== //
// Copyright (c) 2022 - 2023 NVIDIA Corporation & Affiliates.                 //
// All rights reserved.                                                       //
//                                                                            //
// This source code and the accompanying materials are made available under   //
// the terms of the Apache License 2.0 which accompanies this distribution.   //
// ========================================================================== //

// RUN: cudaq-translate --convert-to=qir-base %s | FileCheck %s

module attributes {qtx.mangled_name_map = {__nvqpp__mlirgen__t1 = "_ZN2t1clEv"}} {
  func.func @__nvqpp__mlirgen__t1() attributes {"cudaq-entrypoint"} {
    %c2_i32 = arith.constant 2 : i32
    %0 = arith.extsi %c2_i32 : i32 to i64
    %c2_i64 = arith.constant 2 : i64
    %1 = quake.alloca [%c2_i64 : i64] !quake.veq<2>
    %c1_i32 = arith.constant 1 : i32
    %2 = arith.extsi %c1_i32 : i32 to i64
    %3 = quake.extract_ref %1[%2] : (!quake.veq<2>,i64) -> !quake.ref
    %4 = quake.mz %3 : (!quake.ref) -> i1
    return
  }
}

// CHECK-LABEL: define void @__nvqpp__mlirgen__t1()
// CHECK: tail call void @__quantum__qis__mz__body(%Qubit* nonnull inttoptr (i64 1 to %Qubit*), %Result* null)
// CHECK: tail call void @__quantum__rt__array_start_record_output()
// CHECK: tail call void @__quantum__rt__result_record_output(%Result* null, i8* null)
// CHECK: tail call void @__quantum__rt__array_end_record_output()
// CHECK: ret void

// CHECK: { "EntryPoint" "requiredQubits"="2" "requiredResults"="1" }
