Info: Starting: Create simulation model
Info: qsys-generate C:\Users\sxc210186\Downloads\very_cnn\mnist-cnn-fpga\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\sxc210186\Downloads\very_cnn\mnist-cnn-fpga\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 17.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 17.0]
Progress: Parameterizing module AV_Config
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 17.0]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 17.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 17.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 17.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 17.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 17.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding clock_bridge_0 [altera_clock_bridge 17.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fpga_ack [altera_avalon_pio 17.0]
Progress: Parameterizing module fpga_ack
Progress: Adding fpga_done [altera_avalon_pio 17.0]
Progress: Parameterizing module fpga_done
Progress: Adding fpga_output_data [altera_avalon_pio 17.0]
Progress: Parameterizing module fpga_output_data
Progress: Adding hps_fclk [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_fclk
Progress: Adding hps_input_addr [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_input_addr
Progress: Adding hps_input_data [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_input_data
Progress: Adding hps_reset [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_reset
Progress: Adding hps_valid [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_valid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.fpga_ack: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.fpga_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.fpga_output_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System: Generating Computer_System "Computer_System" for SIM_VERILOG
Info: Interconnect is inserted between master ARM_A9_HPS.h2f_axi_master and slave SDRAM.s1 because the master is of type axi and the slave is of type avalon.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0001_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0001_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0001_HEX3_HEX0_gen/  ]
Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0: "Computer_System" instantiated altera_avalon_pio "HEX3_HEX0"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0002_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0002_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0002_SDRAM_gen/  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0003_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0003_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0003_Slider_Switches_gen/  ]
Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches: "Computer_System" instantiated altera_avalon_pio "Slider_Switches"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: fpga_ack: Starting RTL generation for module 'Computer_System_fpga_ack'
Info: fpga_ack:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_ack --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0004_fpga_ack_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0004_fpga_ack_gen//Computer_System_fpga_ack_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0004_fpga_ack_gen/  ]
Info: fpga_ack: Done RTL generation for module 'Computer_System_fpga_ack'
Info: fpga_ack: "Computer_System" instantiated altera_avalon_pio "fpga_ack"
Info: fpga_output_data: Starting RTL generation for module 'Computer_System_fpga_output_data'
Info: fpga_output_data:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_output_data --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0005_fpga_output_data_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0005_fpga_output_data_gen//Computer_System_fpga_output_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0005_fpga_output_data_gen/  ]
Info: fpga_output_data: Done RTL generation for module 'Computer_System_fpga_output_data'
Info: fpga_output_data: "Computer_System" instantiated altera_avalon_pio "fpga_output_data"
Info: hps_fclk: Starting RTL generation for module 'Computer_System_hps_fclk'
Info: hps_fclk:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_fclk --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0006_hps_fclk_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0006_hps_fclk_gen//Computer_System_hps_fclk_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0006_hps_fclk_gen/  ]
Info: hps_fclk: Done RTL generation for module 'Computer_System_hps_fclk'
Info: hps_fclk: "Computer_System" instantiated altera_avalon_pio "hps_fclk"
Info: hps_input_addr: Starting RTL generation for module 'Computer_System_hps_input_addr'
Info: hps_input_addr:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_addr --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0007_hps_input_addr_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0007_hps_input_addr_gen//Computer_System_hps_input_addr_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0007_hps_input_addr_gen/  ]
Info: hps_input_addr: Done RTL generation for module 'Computer_System_hps_input_addr'
Info: hps_input_addr: "Computer_System" instantiated altera_avalon_pio "hps_input_addr"
Info: hps_input_data: Starting RTL generation for module 'Computer_System_hps_input_data'
Info: hps_input_data:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_data --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0008_hps_input_data_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0008_hps_input_data_gen//Computer_System_hps_input_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0008_hps_input_data_gen/  ]
Info: hps_input_data: Done RTL generation for module 'Computer_System_hps_input_data'
Info: hps_input_data: "Computer_System" instantiated altera_avalon_pio "hps_input_data"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: Generating simgen model
Info: sys_pll: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition     Info: Copyright (C) 2017  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Intel and sold by Intel or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Wed Dec 06 17:14:19 2023 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition     Info: Copyright (C) 2017  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Intel and sold by Intel or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Wed Dec 06 17:14:21 2023 Info: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance. Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected Info (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v     Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/sxc210186/AppData/Local/Temp/alt9697_3051784066134724206.dir/0012_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2 Info (12127): Elaborating entity "Computer_System_System_PLL_sys_pll" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: C:/Users/sxc210186/AppData/Local/Temp/alt9697_3051784066134724206.dir/0012_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: C:/Users/sxc210186/AppData/Local/Temp/alt9697_3051784066134724206.dir/0012_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: C:/Users/sxc210186/AppData/Local/Temp/alt9697_3051784066134724206.dir/0012_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "2"     Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"     Info (12134): Parameter "phase_shift1" = "-3000 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 4774 megabytes     Info: Processing ended: Wed Dec 06 17:14:50 2023     Info: Elapsed time: 00:00:29     Info: Total CPU time (on all processors): 00:00:02 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4708 megabytes     Info: Processing ended: Wed Dec 06 17:14:50 2023     Info: Elapsed time: 00:00:31     Info: Total CPU time (on all processors): 00:00:03
Info: sys_pll: Simgen was successful
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: SDRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_s1_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: SDRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_s1_agent"
Info: SDRAM_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SDRAM_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_s1_rsp_width_adapter"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 43 modules, 71 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\sxc210186\Downloads\very_cnn\mnist-cnn-fpga\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System\Computer_System.spd --output-directory=C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\sxc210186\Downloads\very_cnn\mnist-cnn-fpga\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System\Computer_System.spd --output-directory=C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	35 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\sxc210186\Downloads\very_cnn\mnist-cnn-fpga\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System.qsys --block-symbol-file --output-directory=C:\Users\sxc210186\Downloads\very_cnn\mnist-cnn-fpga\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 17.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 17.0]
Progress: Parameterizing module AV_Config
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 17.0]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 17.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 17.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 17.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 17.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 17.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding clock_bridge_0 [altera_clock_bridge 17.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fpga_ack [altera_avalon_pio 17.0]
Progress: Parameterizing module fpga_ack
Progress: Adding fpga_done [altera_avalon_pio 17.0]
Progress: Parameterizing module fpga_done
Progress: Adding fpga_output_data [altera_avalon_pio 17.0]
Progress: Parameterizing module fpga_output_data
Progress: Adding hps_fclk [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_fclk
Progress: Adding hps_input_addr [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_input_addr
Progress: Adding hps_input_data [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_input_data
Progress: Adding hps_reset [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_reset
Progress: Adding hps_valid [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_valid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.fpga_ack: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.fpga_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.fpga_output_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\sxc210186\Downloads\very_cnn\mnist-cnn-fpga\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\Users\sxc210186\Downloads\very_cnn\mnist-cnn-fpga\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 17.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 17.0]
Progress: Parameterizing module AV_Config
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 17.0]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 17.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 17.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 17.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 17.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 17.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding clock_bridge_0 [altera_clock_bridge 17.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fpga_ack [altera_avalon_pio 17.0]
Progress: Parameterizing module fpga_ack
Progress: Adding fpga_done [altera_avalon_pio 17.0]
Progress: Parameterizing module fpga_done
Progress: Adding fpga_output_data [altera_avalon_pio 17.0]
Progress: Parameterizing module fpga_output_data
Progress: Adding hps_fclk [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_fclk
Progress: Adding hps_input_addr [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_input_addr
Progress: Adding hps_input_data [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_input_data
Progress: Adding hps_reset [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_reset
Progress: Adding hps_valid [altera_avalon_pio 17.0]
Progress: Parameterizing module hps_valid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.fpga_ack: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.fpga_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.fpga_output_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Info: Interconnect is inserted between master ARM_A9_HPS.h2f_axi_master and slave SDRAM.s1 because the master is of type axi and the slave is of type avalon.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0037_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0037_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0: "Computer_System" instantiated altera_avalon_pio "HEX3_HEX0"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0038_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0038_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0039_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0039_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches: "Computer_System" instantiated altera_avalon_pio "Slider_Switches"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: fpga_ack: Starting RTL generation for module 'Computer_System_fpga_ack'
Info: fpga_ack:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_ack --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0040_fpga_ack_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0040_fpga_ack_gen//Computer_System_fpga_ack_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_ack: Done RTL generation for module 'Computer_System_fpga_ack'
Info: fpga_ack: "Computer_System" instantiated altera_avalon_pio "fpga_ack"
Info: fpga_output_data: Starting RTL generation for module 'Computer_System_fpga_output_data'
Info: fpga_output_data:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_output_data --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0041_fpga_output_data_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0041_fpga_output_data_gen//Computer_System_fpga_output_data_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_output_data: Done RTL generation for module 'Computer_System_fpga_output_data'
Info: fpga_output_data: "Computer_System" instantiated altera_avalon_pio "fpga_output_data"
Info: hps_fclk: Starting RTL generation for module 'Computer_System_hps_fclk'
Info: hps_fclk:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_fclk --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0042_hps_fclk_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0042_hps_fclk_gen//Computer_System_hps_fclk_component_configuration.pl  --do_build_sim=0  ]
Info: hps_fclk: Done RTL generation for module 'Computer_System_hps_fclk'
Info: hps_fclk: "Computer_System" instantiated altera_avalon_pio "hps_fclk"
Info: hps_input_addr: Starting RTL generation for module 'Computer_System_hps_input_addr'
Info: hps_input_addr:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_addr --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0043_hps_input_addr_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0043_hps_input_addr_gen//Computer_System_hps_input_addr_component_configuration.pl  --do_build_sim=0  ]
Info: hps_input_addr: Done RTL generation for module 'Computer_System_hps_input_addr'
Info: hps_input_addr: "Computer_System" instantiated altera_avalon_pio "hps_input_addr"
Info: hps_input_data: Starting RTL generation for module 'Computer_System_hps_input_data'
Info: hps_input_data:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_data --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0044_hps_input_data_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0044_hps_input_data_gen//Computer_System_hps_input_data_component_configuration.pl  --do_build_sim=0  ]
Info: hps_input_data: Done RTL generation for module 'Computer_System_hps_input_data'
Info: hps_input_data: "Computer_System" instantiated altera_avalon_pio "hps_input_data"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: SDRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_s1_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: SDRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_s1_agent"
Info: SDRAM_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SDRAM_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_s1_rsp_width_adapter"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 43 modules, 102 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
