
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000162  00800200  00005914  000059a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00005914  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000003a0  00800362  00800362  00005b0a  2**0
                  ALLOC
  3 .stab         00010a64  00000000  00000000  00005b0c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00008d93  00000000  00000000  00016570  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  0001f303  2**0
                  CONTENTS, READONLY
  6 .debug_info   00001160  00000000  00000000  0001f314  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001072  00000000  00000000  00020474  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  000214e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006de  00000000  00000000  00021503  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 87 02 	jmp	0x50e	; 0x50e <__ctors_end>
       4:	0c 94 08 26 	jmp	0x4c10	; 0x4c10 <__vector_1>
       8:	0c 94 3a 26 	jmp	0x4c74	; 0x4c74 <__vector_2>
       c:	0c 94 6c 26 	jmp	0x4cd8	; 0x4cd8 <__vector_3>
      10:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      14:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      18:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      1c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      20:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      24:	0c 94 d6 25 	jmp	0x4bac	; 0x4bac <__vector_9>
      28:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      2c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      30:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      34:	0c 94 35 24 	jmp	0x486a	; 0x486a <__vector_13>
      38:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      3c:	0c 94 35 24 	jmp	0x486a	; 0x486a <__vector_13>
      40:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      44:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      48:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      4c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      50:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      54:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      58:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      5c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      60:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      64:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      68:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      6c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      70:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      74:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      78:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      7c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      80:	0c 94 68 24 	jmp	0x48d0	; 0x48d0 <__vector_32>
      84:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      88:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      8c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      90:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      94:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      98:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      9c:	0c 94 a6 03 	jmp	0x74c	; 0x74c <__vector_39>
      a0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      a4:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      a8:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      ac:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      b0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      b4:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      b8:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      bc:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      c0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      c4:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      c8:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      cc:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      d0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      d4:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      d8:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      dc:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      e0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      e4:	0c 94 77 07 	jmp	0xeee	; 0xeee <__vector_57>
      e8:	0c 94 68 07 	jmp	0xed0	; 0xed0 <__vector_58>
      ec:	0c 94 38 07 	jmp	0xe70	; 0xe70 <__vector_59>
      f0:	0c 94 28 08 	jmp	0x1050	; 0x1050 <__vector_60>
      f4:	0c 94 29 07 	jmp	0xe52	; 0xe52 <__vector_61>
      f8:	0c 94 1a 07 	jmp	0xe34	; 0xe34 <__vector_62>
      fc:	0c 94 0b 07 	jmp	0xe16	; 0xe16 <__vector_63>
     100:	0c 94 fc 06 	jmp	0xdf8	; 0xdf8 <__vector_64>
     104:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     108:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     10c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     110:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     114:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     118:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     11c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     120:	9c 09       	sbc	r25, r12
     122:	a9 09       	sbc	r26, r9
     124:	b6 09       	sbc	r27, r6
     126:	c3 09       	sbc	r28, r3
     128:	d0 09       	sbc	r29, r0
     12a:	dd 09       	sbc	r29, r13
     12c:	ea 09       	sbc	r30, r10
     12e:	0d 0a       	sbc	r0, r29
     130:	1b 0a       	sbc	r1, r27
     132:	29 0a       	sbc	r2, r25
     134:	37 0a       	sbc	r3, r23
     136:	45 0a       	sbc	r4, r21
     138:	53 0a       	sbc	r5, r19
     13a:	61 0a       	sbc	r6, r17
     13c:	84 0a       	sbc	r8, r20
     13e:	86 0a       	sbc	r8, r22
     140:	88 0a       	sbc	r8, r24
     142:	8a 0a       	sbc	r8, r26
     144:	8c 0a       	sbc	r8, r28
     146:	8e 0a       	sbc	r8, r30
     148:	90 0a       	sbc	r9, r16
     14a:	af 0a       	sbc	r10, r31
     14c:	d2 0a       	sbc	r13, r18
     14e:	f6 0a       	sbc	r15, r22
     150:	19 0b       	sbc	r17, r25
     152:	3c 0b       	sbc	r19, r28
     154:	5f 0b       	sbc	r21, r31
     156:	82 0b       	sbc	r24, r18
     158:	bc 0b       	sbc	r27, r28
     15a:	c9 0b       	sbc	r28, r25
     15c:	d6 0b       	sbc	r29, r22
     15e:	e3 0b       	sbc	r30, r19
     160:	f0 0b       	sbc	r31, r16
     162:	fd 0b       	sbc	r31, r29
     164:	0a 0c       	add	r0, r10
     166:	23 0c       	add	r2, r3
     168:	30 0c       	add	r3, r0
     16a:	3d 0c       	add	r3, r13
     16c:	4a 0c       	add	r4, r10
     16e:	57 0c       	add	r5, r7
     170:	64 0c       	add	r6, r4
     172:	71 0c       	add	r7, r1
     174:	8e 13       	cpse	r24, r30
     176:	94 13       	cpse	r25, r20
     178:	97 13       	cpse	r25, r23
     17a:	9a 13       	cpse	r25, r26
     17c:	9d 13       	cpse	r25, r29
     17e:	a0 13       	cpse	r26, r16
     180:	a6 13       	cpse	r26, r22
     182:	a3 13       	cpse	r26, r19
     184:	a9 13       	cpse	r26, r25
     186:	ac 13       	cpse	r26, r28
     188:	af 13       	cpse	r26, r31
     18a:	b8 13       	cpse	r27, r24
     18c:	bb 13       	cpse	r27, r27
     18e:	be 13       	cpse	r27, r30
     190:	c1 13       	cpse	r28, r17
     192:	b5 13       	cpse	r27, r21
     194:	8b 13       	cpse	r24, r27
     196:	91 13       	cpse	r25, r17
     198:	c4 13       	cpse	r28, r20
     19a:	c7 13       	cpse	r28, r23
     19c:	b2 13       	cpse	r27, r18
     19e:	88 13       	cpse	r24, r24
     1a0:	b0 14       	cp	r11, r0
     1a2:	b3 14       	cp	r11, r3
     1a4:	be 14       	cp	r11, r14
     1a6:	c3 14       	cp	r12, r3
     1a8:	ca 14       	cp	r12, r10
     1aa:	d3 14       	cp	r13, r3
     1ac:	d6 14       	cp	r13, r6
     1ae:	db 14       	cp	r13, r11
     1b0:	e2 14       	cp	r14, r2
     1b2:	eb 14       	cp	r14, r11

000001b4 <__trampolines_end>:
     1b4:	0d 0a       	sbc	r0, r29
     1b6:	4e 61       	ori	r20, 0x1E	; 30
     1b8:	6e 6f       	ori	r22, 0xFE	; 254
     1ba:	2d 52       	subi	r18, 0x2D	; 45
     1bc:	4b 20       	and	r4, r11
     1be:	54 61       	ori	r21, 0x14	; 20
     1c0:	73 6b       	ori	r23, 0xB3	; 179
     1c2:	20 53       	subi	r18, 0x30	; 48
     1c4:	74 61       	ori	r23, 0x14	; 20
     1c6:	74 69       	ori	r23, 0x94	; 148
     1c8:	73 74       	andi	r23, 0x43	; 67
     1ca:	69 63       	ori	r22, 0x39	; 57
     1cc:	73 3a       	cpi	r23, 0xA3	; 163
     1ce:	0d 0a       	sbc	r0, r29
	...

000001d1 <__c.3336>:
     1d1:	0d 0a 00                                            ...

000001d4 <__c.3334>:
     1d4:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     1e4:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

000001f1 <__c.3332>:
     1f1:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     201:	61 74 69 6f 6e 73 3a 20 00                          ations: .

0000020a <__c.3330>:
     20a:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     21a:	3a 20 00                                            : .

0000021d <__c.3328>:
     21d:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

0000022d <__c.3326>:
     22d:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     23d:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

00000248 <__c.3324>:
     248:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

00000259 <__c.3322>:
     259:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     269:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

0000027a <__c.3320>:
     27a:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     28a:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

00000295 <__c.3318>:
     295:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

000002a0 <__c.3420>:
     2a0:	55 4e 4b 4f 57 4e 00                                UNKOWN.

000002a7 <__c.3417>:
     2a7:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

000002b6 <__c.3414>:
     2b6:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

000002c7 <__c.3411>:
     2c7:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     2d7:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

000002e2 <__c.3408>:
     2e2:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     2f2:	20 53 69 67 6e 61 6c 00                              Signal.

000002fa <__c.3405>:
     2fa:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     30a:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

0000031a <__c.3402>:
     31a:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     32a:	72 6f 72 00                                         ror.

0000032e <__c.3399>:
     32e:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

0000033f <__c.3396>:
     33f:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     34f:	61 72 74 00                                         art.

00000353 <__c.3393>:
     353:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

00000362 <__c.3390>:
     362:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     372:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

0000037d <__c.3387>:
     37d:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000389 <__c.3384>:
     389:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     399:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     3a9:	20 6f 6b 3f 00                                       ok?.

000003ae <__c.3381>:
     3ae:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     3be:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

000003cc <__c.3378>:
     3cc:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     3dc:	72 74 00                                            rt.

000003df <__c.3375>:
     3df:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     3ef:	49 44 00                                            ID.

000003f2 <__c.3372>:
     3f2:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     402:	20 57 61 6b 65 75 70 00                              Wakeup.

0000040a <__c.3369>:
     40a:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     41a:	6c 61 74 65 64 00                                   lated.

00000420 <__c.3366>:
     420:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     430:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

0000043b <__c.3363>:
     43b:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     44b:	69 6e 74 65 72 00                                   inter.

00000451 <__c.3360>:
     451:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     461:	6c 6f 77 00                                         low.

00000465 <__c.3357>:
     465:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     475:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     485:	6e 6f 75 67 68 21 00                                nough!.

0000048c <__c.3353>:
     48c:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     49c:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     4ac:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     4bc:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

000004c8 <__c.3350>:
     4c8:	29 3a 20 00                                         ): .

000004cc <__c.3348>:
     4cc:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

000004d8 <__c.3341>:
     4d8:	4e 52 4b 20 52 65 62 6f 6f 74 2e 2e 2e 0d 0a 00     NRK Reboot......

000004e8 <__c.3249>:
     4e8:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

000004f7 <__c.2228>:
     4f7:	45 46 47 65 66 67 00                                EFGefg.

000004fe <__c.2222>:
     4fe:	20 2b 2d 2e 30 31 32 33 34 35 36 37 38 39 68 00      +-.0123456789h.

0000050e <__ctors_end>:
     50e:	11 24       	eor	r1, r1
     510:	1f be       	out	0x3f, r1	; 63
     512:	cf ef       	ldi	r28, 0xFF	; 255
     514:	d1 e4       	ldi	r29, 0x41	; 65
     516:	de bf       	out	0x3e, r29	; 62
     518:	cd bf       	out	0x3d, r28	; 61

0000051a <__do_copy_data>:
     51a:	13 e0       	ldi	r17, 0x03	; 3
     51c:	a0 e0       	ldi	r26, 0x00	; 0
     51e:	b2 e0       	ldi	r27, 0x02	; 2
     520:	e4 e1       	ldi	r30, 0x14	; 20
     522:	f9 e5       	ldi	r31, 0x59	; 89
     524:	00 e0       	ldi	r16, 0x00	; 0
     526:	0b bf       	out	0x3b, r16	; 59
     528:	02 c0       	rjmp	.+4      	; 0x52e <__do_copy_data+0x14>
     52a:	07 90       	elpm	r0, Z+
     52c:	0d 92       	st	X+, r0
     52e:	a2 36       	cpi	r26, 0x62	; 98
     530:	b1 07       	cpc	r27, r17
     532:	d9 f7       	brne	.-10     	; 0x52a <__do_copy_data+0x10>

00000534 <__do_clear_bss>:
     534:	17 e0       	ldi	r17, 0x07	; 7
     536:	a2 e6       	ldi	r26, 0x62	; 98
     538:	b3 e0       	ldi	r27, 0x03	; 3
     53a:	01 c0       	rjmp	.+2      	; 0x53e <.do_clear_bss_start>

0000053c <.do_clear_bss_loop>:
     53c:	1d 92       	st	X+, r1

0000053e <.do_clear_bss_start>:
     53e:	a2 30       	cpi	r26, 0x02	; 2
     540:	b1 07       	cpc	r27, r17
     542:	e1 f7       	brne	.-8      	; 0x53c <.do_clear_bss_loop>
     544:	0e 94 81 27 	call	0x4f02	; 0x4f02 <main>
     548:	0c 94 88 2c 	jmp	0x5910	; 0x5910 <_exit>

0000054c <__bad_interrupt>:
     54c:	0c 94 2b 24 	jmp	0x4856	; 0x4856 <__vector_default>

00000550 <Task_Accelorometer>:
  //                 (TRUE<<TWI_READ_BIT);
  // TWI_Start_Transceiver_With_Data(messageBuf, 2);
  // TWI_Get_Data_From_Transceiver(messageBuf, 2);
  // // uint16_t pixel_l = messageBuf[1];
  // printf("block1 : %x \r\n",messageBuf[1]);
  nrk_wait_until_next_period();
     550:	0e 94 88 1a 	call	0x3510	; 0x3510 <nrk_wait_until_next_period>
}
     554:	fd cf       	rjmp	.-6      	; 0x550 <Task_Accelorometer>

00000556 <TWI_Act_On_Failure_In_Last_Transmission>:
#define ADXL_REGISTER_PWRCTL (0x2D)
#define ADXL_PWRCTL_MEASURE (1 << 3)
#define  ADXL345_ADDRESS (0xA6)

unsigned char TWI_Act_On_Failure_In_Last_Transmission ( unsigned char TWIerrorMsg )
{
     556:	cf 93       	push	r28
     558:	c8 2f       	mov	r28, r24
                    // and take appropriate actions.
                    // Se header file for a list of possible failures messages.
                    
                    // Here is a simple sample, where if received a NACK on the slave address,
                    // then a retransmission will be initiated.
if ( (TWIerrorMsg == TWI_MTX_ADR_NACK) | (TWIerrorMsg == TWI_MRX_ADR_NACK) ){
     55a:	88 34       	cpi	r24, 0x48	; 72
     55c:	11 f0       	breq	.+4      	; 0x562 <TWI_Act_On_Failure_In_Last_Transmission+0xc>
     55e:	80 32       	cpi	r24, 0x20	; 32
     560:	11 f4       	brne	.+4      	; 0x566 <TWI_Act_On_Failure_In_Last_Transmission+0x10>
    TWI_Start_Transceiver();
     562:	0e 94 82 03 	call	0x704	; 0x704 <TWI_Start_Transceiver>
}
printf("%c \n",TWIerrorMsg);
     566:	1f 92       	push	r1
     568:	cf 93       	push	r28
     56a:	88 e6       	ldi	r24, 0x68	; 104
     56c:	92 e0       	ldi	r25, 0x02	; 2
     56e:	9f 93       	push	r25
     570:	8f 93       	push	r24
     572:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    
  return TWIerrorMsg; 
     576:	0f 90       	pop	r0
     578:	0f 90       	pop	r0
     57a:	0f 90       	pop	r0
     57c:	0f 90       	pop	r0
}
     57e:	8c 2f       	mov	r24, r28
     580:	cf 91       	pop	r28
     582:	08 95       	ret

00000584 <init_adxl345>:
  return 0;
}

uint8_t messageBuf[16];
unsigned int read = 0;
void init_adxl345() {
     584:	0f 93       	push	r16
     586:	1f 93       	push	r17
     588:	cf 93       	push	r28
     58a:	df 93       	push	r29
  while(!read){
  messageBuf[0] = (ADXL345_ADDRESS<<TWI_ADR_BITS) | (FALSE<<TWI_READ_BIT);
     58c:	dc e4       	ldi	r29, 0x4C	; 76
  messageBuf[1] = ADXL_REGISTER_PWRCTL;
     58e:	cd e2       	ldi	r28, 0x2D	; 45
  messageBuf[2] = ADXL_PWRCTL_MEASURE;
     590:	18 e0       	ldi	r17, 0x08	; 8
  TWI_Start_Transceiver_With_Data(messageBuf, 3);
  //Check to see if it worked!
  messageBuf[0] = ADXL345_ADDRESS | TRUE<<TWI_READ_BIT;
     592:	07 ea       	ldi	r16, 0xA7	; 167
}

uint8_t messageBuf[16];
unsigned int read = 0;
void init_adxl345() {
  while(!read){
     594:	80 91 62 03 	lds	r24, 0x0362
     598:	90 91 63 03 	lds	r25, 0x0363
     59c:	89 2b       	or	r24, r25
     59e:	29 f5       	brne	.+74     	; 0x5ea <init_adxl345+0x66>
  messageBuf[0] = (ADXL345_ADDRESS<<TWI_ADR_BITS) | (FALSE<<TWI_READ_BIT);
     5a0:	d0 93 45 05 	sts	0x0545, r29
  messageBuf[1] = ADXL_REGISTER_PWRCTL;
     5a4:	c0 93 46 05 	sts	0x0546, r28
  messageBuf[2] = ADXL_PWRCTL_MEASURE;
     5a8:	10 93 47 05 	sts	0x0547, r17
  TWI_Start_Transceiver_With_Data(messageBuf, 3);
     5ac:	63 e0       	ldi	r22, 0x03	; 3
     5ae:	85 e4       	ldi	r24, 0x45	; 69
     5b0:	95 e0       	ldi	r25, 0x05	; 5
     5b2:	0e 94 60 03 	call	0x6c0	; 0x6c0 <TWI_Start_Transceiver_With_Data>
  //Check to see if it worked!
  messageBuf[0] = ADXL345_ADDRESS | TRUE<<TWI_READ_BIT;
     5b6:	00 93 45 05 	sts	0x0545, r16
  messageBuf[1] = ADXL_REGISTER_PWRCTL;
     5ba:	c0 93 46 05 	sts	0x0546, r28
  TWI_Start_Transceiver_With_Data(messageBuf, 2);
     5be:	62 e0       	ldi	r22, 0x02	; 2
     5c0:	85 e4       	ldi	r24, 0x45	; 69
     5c2:	95 e0       	ldi	r25, 0x05	; 5
     5c4:	0e 94 60 03 	call	0x6c0	; 0x6c0 <TWI_Start_Transceiver_With_Data>
  messageBuf[0] = 0;
     5c8:	10 92 45 05 	sts	0x0545, r1
  messageBuf[1] = 0;
     5cc:	10 92 46 05 	sts	0x0546, r1
  messageBuf[2] = 0;
     5d0:	10 92 47 05 	sts	0x0547, r1
  read = TWI_Get_Data_From_Transceiver(messageBuf, 3);
     5d4:	63 e0       	ldi	r22, 0x03	; 3
     5d6:	85 e4       	ldi	r24, 0x45	; 69
     5d8:	95 e0       	ldi	r25, 0x05	; 5
     5da:	0e 94 8f 03 	call	0x71e	; 0x71e <TWI_Get_Data_From_Transceiver>
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	90 93 63 03 	sts	0x0363, r25
     5e4:	80 93 62 03 	sts	0x0362, r24
     5e8:	d5 cf       	rjmp	.-86     	; 0x594 <init_adxl345+0x10>
  }
  // printf("sent: %x \n",(unsigned int)TWI_Get_Data_From_Transceiver(messageBuf, 3));
  printf("sent!\r\n");
     5ea:	8d e6       	ldi	r24, 0x6D	; 109
     5ec:	92 e0       	ldi	r25, 0x02	; 2
     5ee:	0e 94 64 2a 	call	0x54c8	; 0x54c8 <puts>
  printf("ctrl register: %x \r\n",(unsigned int) messageBuf[2]);
     5f2:	80 91 47 05 	lds	r24, 0x0547
     5f6:	1f 92       	push	r1
     5f8:	8f 93       	push	r24
     5fa:	84 e7       	ldi	r24, 0x74	; 116
     5fc:	92 e0       	ldi	r25, 0x02	; 2
     5fe:	9f 93       	push	r25
     600:	8f 93       	push	r24
     602:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
  printf("}\n");
     606:	0f 90       	pop	r0
     608:	0f 90       	pop	r0
     60a:	0f 90       	pop	r0
     60c:	0f 90       	pop	r0
     60e:	89 e8       	ldi	r24, 0x89	; 137
     610:	92 e0       	ldi	r25, 0x02	; 2
}
     612:	df 91       	pop	r29
     614:	cf 91       	pop	r28
     616:	1f 91       	pop	r17
     618:	0f 91       	pop	r16
  read = TWI_Get_Data_From_Transceiver(messageBuf, 3);
  }
  // printf("sent: %x \n",(unsigned int)TWI_Get_Data_From_Transceiver(messageBuf, 3));
  printf("sent!\r\n");
  printf("ctrl register: %x \r\n",(unsigned int) messageBuf[2]);
  printf("}\n");
     61a:	0c 94 64 2a 	jmp	0x54c8	; 0x54c8 <puts>

0000061e <nrk_create_taskset>:


void
nrk_create_taskset()
{
  nrk_task_set_entry_function( &TaskOne, Task_Accelorometer);
     61e:	68 ea       	ldi	r22, 0xA8	; 168
     620:	72 e0       	ldi	r23, 0x02	; 2
     622:	8b e7       	ldi	r24, 0x7B	; 123
     624:	93 e0       	ldi	r25, 0x03	; 3
     626:	0e 94 dc 26 	call	0x4db8	; 0x4db8 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     62a:	40 e8       	ldi	r20, 0x80	; 128
     62c:	50 e0       	ldi	r21, 0x00	; 0
     62e:	6a ea       	ldi	r22, 0xAA	; 170
     630:	73 e0       	ldi	r23, 0x03	; 3
     632:	8b e7       	ldi	r24, 0x7B	; 123
     634:	93 e0       	ldi	r25, 0x03	; 3
     636:	0e 94 e0 26 	call	0x4dc0	; 0x4dc0 <nrk_task_set_stk>
  TaskOne.prio = 1;
     63a:	eb e7       	ldi	r30, 0x7B	; 123
     63c:	f3 e0       	ldi	r31, 0x03	; 3
     63e:	81 e0       	ldi	r24, 0x01	; 1
     640:	80 87       	std	Z+8, r24	; 0x08
  TaskOne.FirstActivation = TRUE;
     642:	87 83       	std	Z+7, r24	; 0x07
  TaskOne.Type = BASIC_TASK;
     644:	81 87       	std	Z+9, r24	; 0x09
  TaskOne.SchType = PREEMPTIVE;
     646:	82 87       	std	Z+10, r24	; 0x0a
  TaskOne.period.secs = 0;
     648:	13 86       	std	Z+11, r1	; 0x0b
     64a:	14 86       	std	Z+12, r1	; 0x0c
     64c:	15 86       	std	Z+13, r1	; 0x0d
     64e:	16 86       	std	Z+14, r1	; 0x0e
  TaskOne.period.nano_secs = 250*NANOS_PER_MS;
     650:	80 e8       	ldi	r24, 0x80	; 128
     652:	92 eb       	ldi	r25, 0xB2	; 178
     654:	a6 ee       	ldi	r26, 0xE6	; 230
     656:	be e0       	ldi	r27, 0x0E	; 14
     658:	87 87       	std	Z+15, r24	; 0x0f
     65a:	90 8b       	std	Z+16, r25	; 0x10
     65c:	a1 8b       	std	Z+17, r26	; 0x11
     65e:	b2 8b       	std	Z+18, r27	; 0x12
  TaskOne.cpu_reserve.secs = 0;
     660:	13 8a       	std	Z+19, r1	; 0x13
     662:	14 8a       	std	Z+20, r1	; 0x14
     664:	15 8a       	std	Z+21, r1	; 0x15
     666:	16 8a       	std	Z+22, r1	; 0x16
  TaskOne.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     668:	80 e0       	ldi	r24, 0x00	; 0
     66a:	91 ee       	ldi	r25, 0xE1	; 225
     66c:	a5 ef       	ldi	r26, 0xF5	; 245
     66e:	b5 e0       	ldi	r27, 0x05	; 5
     670:	87 8b       	std	Z+23, r24	; 0x17
     672:	90 8f       	std	Z+24, r25	; 0x18
     674:	a1 8f       	std	Z+25, r26	; 0x19
     676:	b2 8f       	std	Z+26, r27	; 0x1a
  TaskOne.offset.secs = 1;
     678:	81 e0       	ldi	r24, 0x01	; 1
     67a:	90 e0       	ldi	r25, 0x00	; 0
     67c:	a0 e0       	ldi	r26, 0x00	; 0
     67e:	b0 e0       	ldi	r27, 0x00	; 0
     680:	83 8f       	std	Z+27, r24	; 0x1b
     682:	94 8f       	std	Z+28, r25	; 0x1c
     684:	a5 8f       	std	Z+29, r26	; 0x1d
     686:	b6 8f       	std	Z+30, r27	; 0x1e
  TaskOne.offset.nano_secs= 0;
     688:	17 8e       	std	Z+31, r1	; 0x1f
     68a:	10 a2       	std	Z+32, r1	; 0x20
     68c:	11 a2       	std	Z+33, r1	; 0x21
     68e:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&TaskOne);
     690:	cf 01       	movw	r24, r30
     692:	0c 94 f6 19 	jmp	0x33ec	; 0x33ec <nrk_activate_task>

00000696 <TWI_Master_Initialise>:

void TWI_Master_Initialise(void)

{

  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
     696:	8a e0       	ldi	r24, 0x0A	; 10
     698:	80 93 b8 00 	sts	0x00B8, r24

// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.

  TWDR = 0xFF;                                      // Default content = SDA released.
     69c:	8f ef       	ldi	r24, 0xFF	; 255
     69e:	80 93 bb 00 	sts	0x00BB, r24

  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
     6a2:	84 e0       	ldi	r24, 0x04	; 4
     6a4:	80 93 bc 00 	sts	0x00BC, r24
     6a8:	08 95       	ret

000006aa <TWI_Transceiver_Busy>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     6aa:	80 91 bc 00 	lds	r24, 0x00BC

}
     6ae:	81 70       	andi	r24, 0x01	; 1
     6b0:	08 95       	ret

000006b2 <TWI_Get_State_Info>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     6b2:	80 91 bc 00 	lds	r24, 0x00BC

unsigned char TWI_Get_State_Info( void )

{

  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
     6b6:	80 fd       	sbrc	r24, 0
     6b8:	fc cf       	rjmp	.-8      	; 0x6b2 <TWI_Get_State_Info>

  return ( TWI_state );                         // Return error state.

}
     6ba:	80 91 00 02 	lds	r24, 0x0200
     6be:	08 95       	ret

000006c0 <TWI_Start_Transceiver_With_Data>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     6c0:	20 91 bc 00 	lds	r18, 0x00BC
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )

{
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     6c4:	20 fd       	sbrc	r18, 0
     6c6:	fc cf       	rjmp	.-8      	; 0x6c0 <TWI_Start_Transceiver_With_Data>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
     6c8:	60 93 66 03 	sts	0x0366, r22
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
     6cc:	fc 01       	movw	r30, r24
     6ce:	20 81       	ld	r18, Z
     6d0:	20 93 67 03 	sts	0x0367, r18
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     6d4:	20 ff       	sbrs	r18, 0
     6d6:	09 c0       	rjmp	.+18     	; 0x6ea <TWI_Start_Transceiver_With_Data+0x2a>
  {
    for ( temp = 1; temp < msgSize; temp++ )
      TWI_buf[ temp ] = msg[ temp ];
  }

  TWI_statusReg.all = 0;      
     6d8:	10 92 64 03 	sts	0x0364, r1
  TWI_state         = TWI_NO_STATE ;
     6dc:	88 ef       	ldi	r24, 0xF8	; 248
     6de:	80 93 00 02 	sts	0x0200, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     6e2:	85 ea       	ldi	r24, 0xA5	; 165
     6e4:	80 93 bc 00 	sts	0x00BC, r24
     6e8:	08 95       	ret
     6ea:	fc 01       	movw	r30, r24
     6ec:	31 96       	adiw	r30, 0x01	; 1
     6ee:	27 e6       	ldi	r18, 0x67	; 103
     6f0:	33 e0       	ldi	r19, 0x03	; 3

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     6f2:	d9 01       	movw	r26, r18
     6f4:	11 96       	adiw	r26, 0x01	; 1
     6f6:	8a 2f       	mov	r24, r26
     6f8:	82 1b       	sub	r24, r18
  {
    for ( temp = 1; temp < msgSize; temp++ )
     6fa:	86 17       	cp	r24, r22
     6fc:	68 f7       	brcc	.-38     	; 0x6d8 <TWI_Start_Transceiver_With_Data+0x18>
      TWI_buf[ temp ] = msg[ temp ];
     6fe:	81 91       	ld	r24, Z+
     700:	8c 93       	st	X, r24
     702:	f8 cf       	rjmp	.-16     	; 0x6f4 <TWI_Start_Transceiver_With_Data+0x34>

00000704 <TWI_Start_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     704:	80 91 bc 00 	lds	r24, 0x00BC
****************************************************************************/

void TWI_Start_Transceiver( void )

{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     708:	80 fd       	sbrc	r24, 0
     70a:	fc cf       	rjmp	.-8      	; 0x704 <TWI_Start_Transceiver>
  TWI_statusReg.all = 0;      
     70c:	10 92 64 03 	sts	0x0364, r1
  TWI_state         = TWI_NO_STATE ;
     710:	88 ef       	ldi	r24, 0xF8	; 248
     712:	80 93 00 02 	sts	0x0200, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     716:	85 ea       	ldi	r24, 0xA5	; 165
     718:	80 93 bc 00 	sts	0x00BC, r24
     71c:	08 95       	ret

0000071e <TWI_Get_Data_From_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     71e:	20 91 bc 00 	lds	r18, 0x00BC
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )

{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     722:	20 fd       	sbrc	r18, 0
     724:	fc cf       	rjmp	.-8      	; 0x71e <TWI_Get_Data_From_Transceiver>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     726:	20 91 64 03 	lds	r18, 0x0364
     72a:	20 fd       	sbrc	r18, 0
     72c:	04 c0       	rjmp	.+8      	; 0x736 <TWI_Get_Data_From_Transceiver+0x18>
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
     72e:	80 91 64 03 	lds	r24, 0x0364
     732:	81 70       	andi	r24, 0x01	; 1
     734:	08 95       	ret
     736:	27 e6       	ldi	r18, 0x67	; 103
     738:	33 e0       	ldi	r19, 0x03	; 3
     73a:	fc 01       	movw	r30, r24
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     73c:	d9 01       	movw	r26, r18
     73e:	8a 2f       	mov	r24, r26
     740:	82 1b       	sub	r24, r18
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
     742:	86 17       	cp	r24, r22
     744:	a0 f7       	brcc	.-24     	; 0x72e <TWI_Get_Data_From_Transceiver+0x10>
    {
      msg[ i ] = TWI_buf[ i ];
     746:	8d 91       	ld	r24, X+
     748:	81 93       	st	Z+, r24
     74a:	f9 cf       	rjmp	.-14     	; 0x73e <TWI_Get_Data_From_Transceiver+0x20>

0000074c <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect) 
{
     74c:	1f 92       	push	r1
     74e:	0f 92       	push	r0
     750:	0f b6       	in	r0, 0x3f	; 63
     752:	0f 92       	push	r0
     754:	11 24       	eor	r1, r1
     756:	0b b6       	in	r0, 0x3b	; 59
     758:	0f 92       	push	r0
     75a:	2f 93       	push	r18
     75c:	3f 93       	push	r19
     75e:	8f 93       	push	r24
     760:	9f 93       	push	r25
     762:	ef 93       	push	r30
     764:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     766:	80 91 b9 00 	lds	r24, 0x00B9
     76a:	88 32       	cpi	r24, 0x28	; 40
     76c:	01 f1       	breq	.+64     	; 0x7ae <__vector_39+0x62>
     76e:	40 f4       	brcc	.+16     	; 0x780 <__vector_39+0x34>
     770:	80 31       	cpi	r24, 0x10	; 16
     772:	d9 f0       	breq	.+54     	; 0x7aa <__vector_39+0x5e>
     774:	88 31       	cpi	r24, 0x18	; 24
     776:	d9 f0       	breq	.+54     	; 0x7ae <__vector_39+0x62>
     778:	88 30       	cpi	r24, 0x08	; 8
     77a:	09 f0       	breq	.+2      	; 0x77e <__vector_39+0x32>
     77c:	4a c0       	rjmp	.+148    	; 0x812 <__vector_39+0xc6>
     77e:	15 c0       	rjmp	.+42     	; 0x7aa <__vector_39+0x5e>
     780:	80 34       	cpi	r24, 0x40	; 64
     782:	91 f1       	breq	.+100    	; 0x7e8 <__vector_39+0x9c>
     784:	28 f4       	brcc	.+10     	; 0x790 <__vector_39+0x44>
     786:	88 33       	cpi	r24, 0x38	; 56
     788:	09 f0       	breq	.+2      	; 0x78c <__vector_39+0x40>
     78a:	43 c0       	rjmp	.+134    	; 0x812 <__vector_39+0xc6>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     78c:	85 ea       	ldi	r24, 0xA5	; 165
     78e:	46 c0       	rjmp	.+140    	; 0x81c <__vector_39+0xd0>
ISR(TWI_vect) 
{
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     790:	80 35       	cpi	r24, 0x50	; 80
     792:	f1 f0       	breq	.+60     	; 0x7d0 <__vector_39+0x84>
     794:	88 35       	cpi	r24, 0x58	; 88
     796:	e9 f5       	brne	.+122    	; 0x812 <__vector_39+0xc6>
               (0<<TWWC);                                 // 
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     798:	80 91 bb 00 	lds	r24, 0x00BB
     79c:	e0 91 65 03 	lds	r30, 0x0365
     7a0:	f0 e0       	ldi	r31, 0x00	; 0
     7a2:	e9 59       	subi	r30, 0x99	; 153
     7a4:	fc 4f       	sbci	r31, 0xFC	; 252
     7a6:	80 83       	st	Z, r24
     7a8:	2d c0       	rjmp	.+90     	; 0x804 <__vector_39+0xb8>

  switch (TWSR)
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     7aa:	10 92 65 03 	sts	0x0365, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     7ae:	e0 91 65 03 	lds	r30, 0x0365
     7b2:	80 91 66 03 	lds	r24, 0x0366
     7b6:	e8 17       	cp	r30, r24
     7b8:	28 f5       	brcc	.+74     	; 0x804 <__vector_39+0xb8>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     7ba:	81 e0       	ldi	r24, 0x01	; 1
     7bc:	8e 0f       	add	r24, r30
     7be:	80 93 65 03 	sts	0x0365, r24
     7c2:	f0 e0       	ldi	r31, 0x00	; 0
     7c4:	e9 59       	subi	r30, 0x99	; 153
     7c6:	fc 4f       	sbci	r31, 0xFC	; 252
     7c8:	80 81       	ld	r24, Z
     7ca:	80 93 bb 00 	sts	0x00BB, r24
     7ce:	18 c0       	rjmp	.+48     	; 0x800 <__vector_39+0xb4>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     7d0:	e0 91 65 03 	lds	r30, 0x0365
     7d4:	81 e0       	ldi	r24, 0x01	; 1
     7d6:	8e 0f       	add	r24, r30
     7d8:	80 93 65 03 	sts	0x0365, r24
     7dc:	80 91 bb 00 	lds	r24, 0x00BB
     7e0:	f0 e0       	ldi	r31, 0x00	; 0
     7e2:	e9 59       	subi	r30, 0x99	; 153
     7e4:	fc 4f       	sbci	r31, 0xFC	; 252
     7e6:	80 83       	st	Z, r24

    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     7e8:	20 91 65 03 	lds	r18, 0x0365
     7ec:	30 e0       	ldi	r19, 0x00	; 0
     7ee:	80 91 66 03 	lds	r24, 0x0366
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	01 97       	sbiw	r24, 0x01	; 1
     7f6:	28 17       	cp	r18, r24
     7f8:	39 07       	cpc	r19, r25
     7fa:	14 f4       	brge	.+4      	; 0x800 <__vector_39+0xb4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7fc:	85 ec       	ldi	r24, 0xC5	; 197
     7fe:	0e c0       	rjmp	.+28     	; 0x81c <__vector_39+0xd0>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     800:	85 e8       	ldi	r24, 0x85	; 133
     802:	0c c0       	rjmp	.+24     	; 0x81c <__vector_39+0xd0>
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     804:	80 91 64 03 	lds	r24, 0x0364
     808:	81 60       	ori	r24, 0x01	; 1
     80a:	80 93 64 03 	sts	0x0364, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     80e:	84 e9       	ldi	r24, 0x94	; 148
     810:	05 c0       	rjmp	.+10     	; 0x81c <__vector_39+0xd0>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     812:	80 91 b9 00 	lds	r24, 0x00B9
     816:	80 93 00 02 	sts	0x0200, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     81a:	84 e0       	ldi	r24, 0x04	; 4
     81c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }

}
     820:	ff 91       	pop	r31
     822:	ef 91       	pop	r30
     824:	9f 91       	pop	r25
     826:	8f 91       	pop	r24
     828:	3f 91       	pop	r19
     82a:	2f 91       	pop	r18
     82c:	0f 90       	pop	r0
     82e:	0b be       	out	0x3b, r0	; 59
     830:	0f 90       	pop	r0
     832:	0f be       	out	0x3f, r0	; 63
     834:	0f 90       	pop	r0
     836:	1f 90       	pop	r1
     838:	18 95       	reti

0000083a <rf_cmd>:


/* Safely change the radio state */
static void rf_cmd(uint8_t cmd)
{
	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
     83a:	90 91 41 01 	lds	r25, 0x0141
     83e:	9f 71       	andi	r25, 0x1F	; 31
     840:	9f 31       	cpi	r25, 0x1F	; 31
     842:	d9 f3       	breq	.-10     	; 0x83a <rf_cmd>
		continue;
	TRX_STATE = cmd;
     844:	80 93 42 01 	sts	0x0142, r24
     848:	08 95       	ret

0000084a <set_wireless_prog>:
uint8_t reset_val[] = {0x43, 0x15, 0xa6, 0xd9, 0x3d, 0x31, 0x82, 0xf1, 0x8c, 0xa7, 0x4f, 0xc5, 0x99, 0x97, 0x04, 0xac};


void set_wireless_prog(uint8_t val)
{
   wireless_prog = val;
     84a:	80 93 71 03 	sts	0x0371, r24
     84e:	08 95       	ret

00000850 <rf_enable_glossy>:
}

void rf_enable_glossy()
{
	use_glossy = 1;
     850:	81 e0       	ldi	r24, 0x01	; 1
     852:	80 93 5b 05 	sts	0x055B, r24
     856:	08 95       	ret

00000858 <rf_disable_glossy>:
}

void rf_disable_glossy()
{
	use_glossy = 0;
     858:	10 92 5b 05 	sts	0x055B, r1
     85c:	08 95       	ret

0000085e <rf_power_down>:

void rf_power_down()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
     85e:	80 91 41 01 	lds	r24, 0x0141
     862:	8f 71       	andi	r24, 0x1F	; 31
     864:	8f 31       	cpi	r24, 0x1F	; 31
     866:	d9 f3       	breq	.-10     	; 0x85e <rf_power_down>
		continue;

	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
     868:	80 91 41 01 	lds	r24, 0x0141
     86c:	8f 71       	andi	r24, 0x1F	; 31
	if((status == 0) || (status == 0xF))
     86e:	e1 f0       	breq	.+56     	; 0x8a8 <rf_power_down+0x4a>
     870:	8f 30       	cpi	r24, 0x0F	; 15
     872:	d1 f0       	breq	.+52     	; 0x8a8 <rf_power_down+0x4a>
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
     874:	80 91 41 01 	lds	r24, 0x0141
     878:	8f 71       	andi	r24, 0x1F	; 31
     87a:	88 30       	cpi	r24, 0x08	; 8
     87c:	31 f4       	brne	.+12     	; 0x88a <rf_power_down+0x2c>
		do{
			status = (TRX_STATUS & 0x1F);
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
     87e:	80 91 39 01 	lds	r24, 0x0139
     882:	82 60       	ori	r24, 0x02	; 2
     884:	80 93 39 01 	sts	0x0139, r24
     888:	0b c0       	rjmp	.+22     	; 0x8a0 <rf_power_down+0x42>
	status = (TRX_STATUS & 0x1F);
	if((status == 0) || (status == 0xF))
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
		rf_cmd(TRX_OFF);
     88a:	88 e0       	ldi	r24, 0x08	; 8
     88c:	0e 94 1d 04 	call	0x83a	; 0x83a <rf_cmd>
		do{
			status = (TRX_STATUS & 0x1F);
     890:	80 91 41 01 	lds	r24, 0x0141
     894:	8f 71       	andi	r24, 0x1F	; 31
		}while(status != TRX_OFF);
     896:	88 30       	cpi	r24, 0x08	; 8
     898:	d9 f7       	brne	.-10     	; 0x890 <rf_power_down+0x32>
     89a:	f1 cf       	rjmp	.-30     	; 0x87e <rf_power_down+0x20>
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
	}while((status != 0) && (status != 0xF));
     89c:	8f 30       	cpi	r24, 0x0F	; 15
     89e:	21 f0       	breq	.+8      	; 0x8a8 <rf_power_down+0x4a>
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
     8a0:	80 91 41 01 	lds	r24, 0x0141
     8a4:	8f 71       	andi	r24, 0x1F	; 31
	}while((status != 0) && (status != 0xF));
     8a6:	d1 f7       	brne	.-12     	; 0x89c <rf_power_down+0x3e>
     8a8:	08 95       	ret

000008aa <rf_power_up>:

void rf_power_up()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
     8aa:	80 91 41 01 	lds	r24, 0x0141
     8ae:	8f 71       	andi	r24, 0x1F	; 31
     8b0:	8f 31       	cpi	r24, 0x1F	; 31
     8b2:	d9 f3       	breq	.-10     	; 0x8aa <rf_power_up>
		continue;
	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
     8b4:	80 91 41 01 	lds	r24, 0x0141
     8b8:	8f 71       	andi	r24, 0x1F	; 31
	if((status != 0) && (status != 0xF))
     8ba:	11 f0       	breq	.+4      	; 0x8c0 <rf_power_up+0x16>
     8bc:	8f 30       	cpi	r24, 0x0F	; 15
     8be:	51 f4       	brne	.+20     	; 0x8d4 <rf_power_up+0x2a>
		return;

	/* Wake up */
	TRXPR &= ~(1 << SLPTR);
     8c0:	80 91 39 01 	lds	r24, 0x0139
     8c4:	8d 7f       	andi	r24, 0xFD	; 253
     8c6:	80 93 39 01 	sts	0x0139, r24
	while((TRX_STATUS & 0x1F) != TRX_OFF)
     8ca:	80 91 41 01 	lds	r24, 0x0141
     8ce:	8f 71       	andi	r24, 0x1F	; 31
     8d0:	88 30       	cpi	r24, 0x08	; 8
     8d2:	d9 f7       	brne	.-10     	; 0x8ca <rf_power_up+0x20>
     8d4:	08 95       	ret

000008d6 <rf_tx_power>:
}


void rf_tx_power(uint8_t pwr)
{
	PHY_TX_PWR &= 0xF0;
     8d6:	e5 e4       	ldi	r30, 0x45	; 69
     8d8:	f1 e0       	ldi	r31, 0x01	; 1
     8da:	90 81       	ld	r25, Z
     8dc:	90 7f       	andi	r25, 0xF0	; 240
     8de:	90 83       	st	Z, r25
	PHY_TX_PWR |= (pwr & 0xF);
     8e0:	90 81       	ld	r25, Z
     8e2:	8f 70       	andi	r24, 0x0F	; 15
     8e4:	98 2b       	or	r25, r24
     8e6:	90 83       	st	Z, r25
     8e8:	08 95       	ret

000008ea <rf_addr_decode_enable>:
}

void rf_addr_decode_enable()
{
	XAH_CTRL_1 &= ~(1 << AACK_PROM_MODE);
     8ea:	e7 e5       	ldi	r30, 0x57	; 87
     8ec:	f1 e0       	ldi	r31, 0x01	; 1
     8ee:	80 81       	ld	r24, Z
     8f0:	8d 7f       	andi	r24, 0xFD	; 253
     8f2:	80 83       	st	Z, r24
     8f4:	08 95       	ret

000008f6 <rf_addr_decode_disable>:
}


void rf_addr_decode_disable()
{
	XAH_CTRL_1 |= (1 << AACK_PROM_MODE);
     8f6:	e7 e5       	ldi	r30, 0x57	; 87
     8f8:	f1 e0       	ldi	r31, 0x01	; 1
     8fa:	80 81       	ld	r24, Z
     8fc:	82 60       	ori	r24, 0x02	; 2
     8fe:	80 83       	st	Z, r24
     900:	08 95       	ret

00000902 <rf_auto_ack_enable>:
}


void rf_auto_ack_enable()
{
	CSMA_SEED_1 &= ~(1 << AACK_DIS_ACK);
     902:	ee e6       	ldi	r30, 0x6E	; 110
     904:	f1 e0       	ldi	r31, 0x01	; 1
     906:	80 81       	ld	r24, Z
     908:	8f 7e       	andi	r24, 0xEF	; 239
     90a:	80 83       	st	Z, r24
     90c:	08 95       	ret

0000090e <rf_auto_ack_disable>:
}

void rf_auto_ack_disable()
{
	CSMA_SEED_1 |= (1 << AACK_DIS_ACK);
     90e:	ee e6       	ldi	r30, 0x6E	; 110
     910:	f1 e0       	ldi	r31, 0x01	; 1
     912:	80 81       	ld	r24, Z
     914:	80 61       	ori	r24, 0x10	; 16
     916:	80 83       	st	Z, r24
     918:	08 95       	ret

0000091a <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
	/* Set short MAC address */
	SHORT_ADDR_0 = (my_mac & 0xFF); 
     91a:	80 93 60 01 	sts	0x0160, r24
	SHORT_ADDR_1 = (my_mac >> 8);
     91e:	90 93 61 01 	sts	0x0161, r25
	rfSettings.myAddr = my_mac;
     922:	90 93 65 05 	sts	0x0565, r25
     926:	80 93 64 05 	sts	0x0564, r24
     92a:	08 95       	ret

0000092c <rf_set_rx>:
}


void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
	rfSettings.pRxInfo = pRRI;
     92c:	90 93 5f 05 	sts	0x055F, r25
     930:	80 93 5e 05 	sts	0x055E, r24
	PHY_CC_CCA &= ~(0x1F);
     934:	e8 e4       	ldi	r30, 0x48	; 72
     936:	f1 e0       	ldi	r31, 0x01	; 1
     938:	80 81       	ld	r24, Z
     93a:	80 7e       	andi	r24, 0xE0	; 224
     93c:	80 83       	st	Z, r24
	PHY_CC_CCA |= (channel << CHANNEL0);
     93e:	80 81       	ld	r24, Z
     940:	68 2b       	or	r22, r24
     942:	60 83       	st	Z, r22
     944:	08 95       	ret

00000946 <rx_start_callback>:
}

void rx_start_callback(void (*func)(void)){
	rx_start_func = func;
     946:	90 93 75 03 	sts	0x0375, r25
     94a:	80 93 74 03 	sts	0x0374, r24
     94e:	08 95       	ret

00000950 <rx_end_callback>:
}

void rx_end_callback(void (*func)(void)){
	rx_end_func = func;
     950:	90 93 73 03 	sts	0x0373, r25
     954:	80 93 72 03 	sts	0x0372, r24
     958:	08 95       	ret

0000095a <rf_init>:
}


void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{ 
     95a:	0f 93       	push	r16
     95c:	1f 93       	push	r17
     95e:	cf 93       	push	r28
     960:	df 93       	push	r29
     962:	fc 01       	movw	r30, r24
     964:	d9 01       	movw	r26, r18

*/


	/* Turn on auto crc calculation */
	TRX_CTRL_1 = (1 << TX_AUTO_CRC_ON);
     966:	80 e2       	ldi	r24, 0x20	; 32
     968:	80 93 44 01 	sts	0x0144, r24
	/* Set PA buffer lead time to 6 us and TX power to 3.0 dBm (maximum) */
	PHY_TX_PWR = (1 << PA_BUF_LT1) | (1 << PA_BUF_LT0) | (0 << TX_PWR0);
     96c:	80 ec       	ldi	r24, 0xC0	; 192
     96e:	80 93 45 01 	sts	0x0145, r24
	/* CCA Mode and Channel selection */
	PHY_CC_CCA = (0 << CCA_MODE1) | (1 << CCA_MODE0) | (channel << CHANNEL0);
     972:	60 62       	ori	r22, 0x20	; 32
     974:	60 93 48 01 	sts	0x0148, r22
	/* Set CCA energy threshold */
	CCA_THRES = 0xC5;
     978:	85 ec       	ldi	r24, 0xC5	; 197
     97a:	80 93 49 01 	sts	0x0149, r24
	/* Start of frame delimiter */
	SFD_VALUE = 0xA7;
     97e:	87 ea       	ldi	r24, 0xA7	; 167
     980:	80 93 4b 01 	sts	0x014B, r24
	/* Dynamic buffer protection on and data rate is 250 kb/s */
	TRX_CTRL_2 = (1 << RX_SAFE_MODE) | (0 << OQPSK_DATA_RATE1) | (0 << OQPSK_DATA_RATE0);
     984:	80 e8       	ldi	r24, 0x80	; 128
     986:	80 93 4c 01 	sts	0x014C, r24
	
	/* Set short MAC address */
	SHORT_ADDR_0 = (myAddr & 0xFF); SHORT_ADDR_1 = (myAddr >> 8);
     98a:	20 93 60 01 	sts	0x0160, r18
     98e:	b0 93 61 01 	sts	0x0161, r27
	/* Set PAN ID */
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
     992:	40 93 62 01 	sts	0x0162, r20
     996:	50 93 63 01 	sts	0x0163, r21
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
     99a:	c6 e4       	ldi	r28, 0x46	; 70
     99c:	d1 e0       	ldi	r29, 0x01	; 1
     99e:	08 81       	ld	r16, Y
     9a0:	88 81       	ld	r24, Y
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
     9a2:	98 81       	ld	r25, Y
     9a4:	28 81       	ld	r18, Y
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
     9a6:	30 2f       	mov	r19, r16
     9a8:	32 95       	swap	r19
     9aa:	36 95       	lsr	r19
     9ac:	37 70       	andi	r19, 0x07	; 7
     9ae:	60 e4       	ldi	r22, 0x40	; 64
     9b0:	36 9f       	mul	r19, r22
     9b2:	80 01       	movw	r16, r0
     9b4:	11 24       	eor	r1, r1
     9b6:	22 95       	swap	r18
     9b8:	26 95       	lsr	r18
     9ba:	23 70       	andi	r18, 0x03	; 3
     9bc:	62 2f       	mov	r22, r18
     9be:	60 2b       	or	r22, r16
     9c0:	82 95       	swap	r24
     9c2:	86 95       	lsr	r24
     9c4:	83 70       	andi	r24, 0x03	; 3
     9c6:	70 e1       	ldi	r23, 0x10	; 16
     9c8:	87 9f       	mul	r24, r23
     9ca:	90 01       	movw	r18, r0
     9cc:	11 24       	eor	r1, r1
     9ce:	26 2b       	or	r18, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
     9d0:	92 95       	swap	r25
     9d2:	96 95       	lsr	r25
     9d4:	93 70       	andi	r25, 0x03	; 3
     9d6:	84 e0       	ldi	r24, 0x04	; 4
     9d8:	98 9f       	mul	r25, r24
     9da:	b0 01       	movw	r22, r0
     9dc:	11 24       	eor	r1, r1
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
     9de:	62 2b       	or	r22, r18
     9e0:	60 93 6d 01 	sts	0x016D, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
     9e4:	88 81       	ld	r24, Y
     9e6:	98 81       	ld	r25, Y
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
     9e8:	92 95       	swap	r25
     9ea:	96 95       	lsr	r25
     9ec:	93 70       	andi	r25, 0x03	; 3
     9ee:	39 2f       	mov	r19, r25
     9f0:	30 64       	ori	r19, 0x40	; 64
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
     9f2:	98 2f       	mov	r25, r24
     9f4:	92 95       	swap	r25
     9f6:	96 70       	andi	r25, 0x06	; 6
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
     9f8:	93 2b       	or	r25, r19
     9fa:	90 93 6e 01 	sts	0x016E, r25
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);

	/* don't re-transmit frames or perform cca multiple times, slotted op is off */
	XAH_CTRL_0 = (0 << MAX_FRAME_RETRIES0) | (0 << MAX_CSMA_RETRIES0)
     9fe:	10 92 6c 01 	sts	0x016C, r1
			| (0 << SLOTTED_OPERATION);
   
   /* Interrupts disabled by default, basic_rf does not rely on them */
	/* IRQ_MASK = (1 << AWAKE_EN) | (1 << TX_END_EN) | (1 << AMI_EN) | (1 << CCA_ED_DONE_EN)
			| (1 << RX_END_EN) | (1 << RX_START_EN) | (1 << PLL_UNLOCK_EN) | (1 << PLL_LOCK_EN); */
	IRQ_MASK = (1 << RX_START_EN);
     a02:	84 e0       	ldi	r24, 0x04	; 4
     a04:	80 93 4e 01 	sts	0x014E, r24

	/* Initialize settings struct */
	rfSettings.pRxInfo = pRRI;
     a08:	ce e5       	ldi	r28, 0x5E	; 94
     a0a:	d5 e0       	ldi	r29, 0x05	; 5
     a0c:	f9 83       	std	Y+1, r31	; 0x01
     a0e:	e8 83       	st	Y, r30
	rfSettings.txSeqNumber = 0;
     a10:	1a 82       	std	Y+2, r1	; 0x02
	rfSettings.ackReceived = 0;
     a12:	1b 82       	std	Y+3, r1	; 0x03
	rfSettings.panId = panId;
     a14:	5d 83       	std	Y+5, r21	; 0x05
     a16:	4c 83       	std	Y+4, r20	; 0x04
	rfSettings.myAddr = myAddr;
     a18:	bf 83       	std	Y+7, r27	; 0x07
     a1a:	ae 83       	std	Y+6, r26	; 0x06
	rfSettings.receiveOn = 0;
     a1c:	18 86       	std	Y+8, r1	; 0x08

	rf_ready = 1;
     a1e:	81 e0       	ldi	r24, 0x01	; 1
     a20:	80 93 7f 05 	sts	0x057F, r24

	use_glossy = 0;
     a24:	10 92 5b 05 	sts	0x055B, r1

} // rf_init() 
     a28:	df 91       	pop	r29
     a2a:	cf 91       	pop	r28
     a2c:	1f 91       	pop	r17
     a2e:	0f 91       	pop	r16
     a30:	08 95       	ret

00000a32 <rf_rx_on>:
	rf_cc2591_rx_on();
#endif
#ifdef GLOSSY_TESTING
	clear_packet_flags();
#endif
	rf_cmd(RX_AACK_ON);
     a32:	86 e1       	ldi	r24, 0x16	; 22
     a34:	0c 94 1d 04 	jmp	0x83a	; 0x83a <rf_cmd>

00000a38 <rf_polling_rx_on>:

#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	rf_cmd(RX_AACK_ON);
     a38:	86 e1       	ldi	r24, 0x16	; 22
     a3a:	0c 94 1d 04 	jmp	0x83a	; 0x83a <rf_cmd>

00000a3e <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
  nrk_sem_post(radio_sem);
#endif
  //	DISABLE_FIFOP_INT();
*/
	rf_cmd(TRX_OFF);
     a3e:	88 e0       	ldi	r24, 0x08	; 8
     a40:	0c 94 1d 04 	jmp	0x83a	; 0x83a <rf_cmd>

00000a44 <rf_tx_packet>:
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------


uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
     a44:	0f 93       	push	r16
     a46:	1f 93       	push	r17
     a48:	cf 93       	push	r28
     a4a:	df 93       	push	r29
     a4c:	fc 01       	movw	r30, r24
	*/

	uint8_t trx_status, trx_error, *data_start, *frame_start = &TRXFBST;
	uint16_t i;

	if(!rf_ready) 
     a4e:	80 91 7f 05 	lds	r24, 0x057F
     a52:	81 11       	cpse	r24, r1
     a54:	02 c0       	rjmp	.+4      	; 0xa5a <rf_tx_packet+0x16>
		return NRK_ERROR;
     a56:	8f ef       	ldi	r24, 0xFF	; 255
     a58:	ac c0       	rjmp	.+344    	; 0xbb2 <rf_tx_packet+0x16e>

	/* TODO: Setting FCF bits is probably slow. Optimize later. */
	fcf.frame_type = 1;
	fcf.sec_en = 0;
	fcf.frame_pending = 0;
	fcf.ack_request = pRTI->ackRequest;
     a5a:	26 81       	ldd	r18, Z+6	; 0x06
	fcf.dest_addr_mode = 2;
	fcf.frame_version = 0;
	fcf.src_addr_mode = 2;
	
	/* Build the rest of the MAC header */
	rfSettings.txSeqNumber++;
     a5c:	80 91 60 05 	lds	r24, 0x0560
     a60:	8f 5f       	subi	r24, 0xFF	; 255
     a62:	80 93 60 05 	sts	0x0560, r24
	machead->fcf = fcf;
     a66:	90 91 81 01 	lds	r25, 0x0181
     a6a:	90 7e       	andi	r25, 0xE0	; 224
     a6c:	91 60       	ori	r25, 0x01	; 1
     a6e:	20 fb       	bst	r18, 0
     a70:	95 f9       	bld	r25, 5
     a72:	9f 73       	andi	r25, 0x3F	; 63
     a74:	90 64       	ori	r25, 0x40	; 64
     a76:	90 93 81 01 	sts	0x0181, r25
     a7a:	88 e8       	ldi	r24, 0x88	; 136
     a7c:	80 93 82 01 	sts	0x0182, r24
	if (use_glossy) {
     a80:	80 91 5b 05 	lds	r24, 0x055B
     a84:	88 23       	and	r24, r24
     a86:	61 f0       	breq	.+24     	; 0xaa0 <rf_tx_packet+0x5c>
		machead->seq_num = 0xFF;
     a88:	8f ef       	ldi	r24, 0xFF	; 255
     a8a:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = 0xAAAA;
     a8e:	8a ea       	ldi	r24, 0xAA	; 170
     a90:	9a ea       	ldi	r25, 0xAA	; 170
     a92:	90 93 89 01 	sts	0x0189, r25
     a96:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = 0xFFFF;
     a9a:	8f ef       	ldi	r24, 0xFF	; 255
     a9c:	9f ef       	ldi	r25, 0xFF	; 255
     a9e:	10 c0       	rjmp	.+32     	; 0xac0 <rf_tx_packet+0x7c>
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	} else {
		machead->seq_num = rfSettings.txSeqNumber;
     aa0:	80 91 60 05 	lds	r24, 0x0560
     aa4:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = (SHORT_ADDR_1 << 8) | SHORT_ADDR_0;
     aa8:	20 91 61 01 	lds	r18, 0x0161
     aac:	80 91 60 01 	lds	r24, 0x0160
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	92 2b       	or	r25, r18
     ab4:	90 93 89 01 	sts	0x0189, r25
     ab8:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = pRTI->destAddr;
     abc:	80 81       	ld	r24, Z
     abe:	91 81       	ldd	r25, Z+1	; 0x01
     ac0:	90 93 87 01 	sts	0x0187, r25
     ac4:	80 93 86 01 	sts	0x0186, r24
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
     ac8:	20 91 63 01 	lds	r18, 0x0163
     acc:	80 91 62 01 	lds	r24, 0x0162
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	92 2b       	or	r25, r18
     ad4:	90 93 85 01 	sts	0x0185, r25
     ad8:	80 93 84 01 	sts	0x0184, r24
     adc:	8f 01       	movw	r16, r30
	}
	//machead->src_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	
	/* Copy data payload into packet */
	data_start = frame_start + sizeof(ieee_mac_frame_header_t) + 1;
	memcpy(data_start, pRTI->pPayload, pRTI->length);
     ade:	42 81       	ldd	r20, Z+2	; 0x02
     ae0:	55 27       	eor	r21, r21
     ae2:	47 fd       	sbrc	r20, 7
     ae4:	50 95       	com	r21
     ae6:	63 81       	ldd	r22, Z+3	; 0x03
     ae8:	74 81       	ldd	r23, Z+4	; 0x04
     aea:	8a e8       	ldi	r24, 0x8A	; 138
     aec:	91 e0       	ldi	r25, 0x01	; 1
     aee:	0e 94 b0 29 	call	0x5360	; 0x5360 <memcpy>
	/* Set the size of the packet */
	*frame_start = sizeof(ieee_mac_frame_header_t) + pRTI->length + 2;
     af2:	f8 01       	movw	r30, r16
     af4:	82 81       	ldd	r24, Z+2	; 0x02
     af6:	85 5f       	subi	r24, 0xF5	; 245
     af8:	80 93 80 01 	sts	0x0180, r24
	
	vprintf("packet length: %d bytes\r\n", *frame_start);

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
     afc:	80 91 41 01 	lds	r24, 0x0141
     b00:	d8 2f       	mov	r29, r24
     b02:	df 71       	andi	r29, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
     b04:	9f ef       	ldi	r25, 0xFF	; 255
     b06:	9d 0f       	add	r25, r29
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
     b08:	92 30       	cpi	r25, 0x02	; 2
     b0a:	c0 f3       	brcs	.-16     	; 0xafc <rf_tx_packet+0xb8>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
     b0c:	d1 31       	cpi	r29, 0x11	; 17
     b0e:	b1 f3       	breq	.-20     	; 0xafc <rf_tx_packet+0xb8>
     b10:	d2 31       	cpi	r29, 0x12	; 18
     b12:	a1 f3       	breq	.-24     	; 0xafc <rf_tx_packet+0xb8>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
     b14:	df 31       	cpi	r29, 0x1F	; 31
     b16:	91 f3       	breq	.-28     	; 0xafc <rf_tx_packet+0xb8>
	
	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
     b18:	98 ef       	ldi	r25, 0xF8	; 248
     b1a:	9d 0f       	add	r25, r29
     b1c:	92 30       	cpi	r25, 0x02	; 2
     b1e:	20 f0       	brcs	.+8      	; 0xb28 <rf_tx_packet+0xe4>
     b20:	8f 70       	andi	r24, 0x0F	; 15
     b22:	86 30       	cpi	r24, 0x06	; 6
     b24:	09 f0       	breq	.+2      	; 0xb28 <rf_tx_packet+0xe4>
     b26:	97 cf       	rjmp	.-210    	; 0xa56 <rf_tx_packet+0x12>
			&& (trx_status != RX_AACK_ON) && (trx_status != PLL_ON)){
		return NRK_ERROR;
	}

	rf_cmd(RX_AACK_ON);
     b28:	86 e1       	ldi	r24, 0x16	; 22
     b2a:	0e 94 1d 04 	call	0x83a	; 0x83a <rf_cmd>

	/* Perform CCA if requested */
	if(pRTI->cca){
     b2e:	f8 01       	movw	r30, r16
     b30:	85 81       	ldd	r24, Z+5	; 0x05
     b32:	81 11       	cpse	r24, r1
     b34:	0b c0       	rjmp	.+22     	; 0xb4c <rf_tx_packet+0x108>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
			return NRK_ERROR;
	}

	rf_cmd(PLL_ON);
     b36:	89 e0       	ldi	r24, 0x09	; 9
     b38:	0e 94 1d 04 	call	0x83a	; 0x83a <rf_cmd>
	if(pRTI->ackRequest)
     b3c:	f8 01       	movw	r30, r16
     b3e:	86 81       	ldd	r24, Z+6	; 0x06
     b40:	88 23       	and	r24, r24
     b42:	91 f0       	breq	.+36     	; 0xb68 <rf_tx_packet+0x124>
		rf_cmd(TX_ARET_ON);
     b44:	89 e1       	ldi	r24, 0x19	; 25
     b46:	0e 94 1d 04 	call	0x83a	; 0x83a <rf_cmd>
     b4a:	0e c0       	rjmp	.+28     	; 0xb68 <rf_tx_packet+0x124>

	rf_cmd(RX_AACK_ON);

	/* Perform CCA if requested */
	if(pRTI->cca){
		PHY_CC_CCA |= (1 << CCA_REQUEST);
     b4c:	80 91 48 01 	lds	r24, 0x0148
     b50:	80 68       	ori	r24, 0x80	; 128
     b52:	80 93 48 01 	sts	0x0148, r24
		while(!(TRX_STATUS & (1 << CCA_DONE)))
     b56:	80 91 41 01 	lds	r24, 0x0141
     b5a:	87 ff       	sbrs	r24, 7
     b5c:	fc cf       	rjmp	.-8      	; 0xb56 <rf_tx_packet+0x112>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
     b5e:	80 91 41 01 	lds	r24, 0x0141
     b62:	86 ff       	sbrs	r24, 6
     b64:	78 cf       	rjmp	.-272    	; 0xa56 <rf_tx_packet+0x12>
     b66:	e7 cf       	rjmp	.-50     	; 0xb36 <rf_tx_packet+0xf2>
#ifdef RADIO_CC2591
		rf_cc2591_tx_on();
#endif

   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
     b68:	82 e0       	ldi	r24, 0x02	; 2
     b6a:	0e 94 1d 04 	call	0x83a	; 0x83a <rf_cmd>
   for(i=0; i<65000; i++){
     b6e:	80 e0       	ldi	r24, 0x00	; 0
     b70:	90 e0       	ldi	r25, 0x00	; 0
      if(IRQ_STATUS & (1 << TX_END)){
     b72:	20 91 4f 01 	lds	r18, 0x014F
     b76:	26 fd       	sbrc	r18, 6
     b78:	05 c0       	rjmp	.+10     	; 0xb84 <rf_tx_packet+0x140>
		rf_cc2591_tx_on();
#endif

   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
   for(i=0; i<65000; i++){
     b7a:	01 96       	adiw	r24, 0x01	; 1
     b7c:	88 3e       	cpi	r24, 0xE8	; 232
     b7e:	fd ef       	ldi	r31, 0xFD	; 253
     b80:	9f 07       	cpc	r25, r31
     b82:	b9 f7       	brne	.-18     	; 0xb72 <rf_tx_packet+0x12e>
      if(IRQ_STATUS & (1 << TX_END)){
         break;
      }
   }
   IRQ_STATUS = 1 << TX_END;
     b84:	20 e4       	ldi	r18, 0x40	; 64
     b86:	20 93 4f 01 	sts	0x014F, r18

	trx_error = ((pRTI->ackRequest && 
     b8a:	f8 01       	movw	r30, r16
     b8c:	26 81       	ldd	r18, Z+6	; 0x06
     b8e:	22 23       	and	r18, r18
     b90:	31 f0       	breq	.+12     	; 0xb9e <rf_tx_packet+0x15a>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
     b92:	20 91 42 01 	lds	r18, 0x0142
     b96:	22 95       	swap	r18
     b98:	26 95       	lsr	r18
     b9a:	27 70       	andi	r18, 0x07	; 7
         break;
      }
   }
   IRQ_STATUS = 1 << TX_END;

	trx_error = ((pRTI->ackRequest && 
     b9c:	29 f4       	brne	.+10     	; 0xba8 <rf_tx_packet+0x164>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
     b9e:	88 3e       	cpi	r24, 0xE8	; 232
     ba0:	9d 4f       	sbci	r25, 0xFD	; 253
     ba2:	11 f0       	breq	.+4      	; 0xba8 <rf_tx_packet+0x164>
         break;
      }
   }
   IRQ_STATUS = 1 << TX_END;

	trx_error = ((pRTI->ackRequest && 
     ba4:	c1 e0       	ldi	r28, 0x01	; 1
     ba6:	01 c0       	rjmp	.+2      	; 0xbaa <rf_tx_packet+0x166>
     ba8:	cf ef       	ldi	r28, 0xFF	; 255
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
	rf_cmd(trx_status);
     baa:	8d 2f       	mov	r24, r29
     bac:	0e 94 1d 04 	call	0x83a	; 0x83a <rf_cmd>

#ifdef RADIO_CC2591
	if (trx_error == NRK_ERROR) rf_cc2591_rx_on();
#endif

	return trx_error;
     bb0:	8c 2f       	mov	r24, r28
}
     bb2:	df 91       	pop	r29
     bb4:	cf 91       	pop	r28
     bb6:	1f 91       	pop	r17
     bb8:	0f 91       	pop	r16
     bba:	08 95       	ret

00000bbc <rf_cca_check>:

/* Returns 1 if the channel is clear
 * Returns 0 if the channel is being used
 */
int8_t rf_cca_check()
{
     bbc:	cf 93       	push	r28
     bbe:	df 93       	push	r29
	uint8_t trx_status, cca_value;

	if(!rf_ready)
     bc0:	80 91 7f 05 	lds	r24, 0x057F
     bc4:	88 23       	and	r24, r24
     bc6:	41 f1       	breq	.+80     	; 0xc18 <rf_cca_check+0x5c>
		return NRK_ERROR;

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
     bc8:	80 91 41 01 	lds	r24, 0x0141
     bcc:	c8 2f       	mov	r28, r24
     bce:	cf 71       	andi	r28, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
     bd0:	9f ef       	ldi	r25, 0xFF	; 255
     bd2:	9c 0f       	add	r25, r28
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
     bd4:	92 30       	cpi	r25, 0x02	; 2
     bd6:	c0 f3       	brcs	.-16     	; 0xbc8 <rf_cca_check+0xc>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
     bd8:	c1 31       	cpi	r28, 0x11	; 17
     bda:	b1 f3       	breq	.-20     	; 0xbc8 <rf_cca_check+0xc>
     bdc:	c2 31       	cpi	r28, 0x12	; 18
     bde:	a1 f3       	breq	.-24     	; 0xbc8 <rf_cca_check+0xc>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
     be0:	cf 31       	cpi	r28, 0x1F	; 31
     be2:	91 f3       	breq	.-28     	; 0xbc8 <rf_cca_check+0xc>

	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
     be4:	c8 30       	cpi	r28, 0x08	; 8
     be6:	19 f0       	breq	.+6      	; 0xbee <rf_cca_check+0x32>
     be8:	8f 70       	andi	r24, 0x0F	; 15
     bea:	86 30       	cpi	r24, 0x06	; 6
     bec:	a9 f4       	brne	.+42     	; 0xc18 <rf_cca_check+0x5c>
			&& (trx_status != RX_AACK_ON))
		return NRK_ERROR;
	
	rf_cmd(RX_AACK_ON);
     bee:	86 e1       	ldi	r24, 0x16	; 22
     bf0:	0e 94 1d 04 	call	0x83a	; 0x83a <rf_cmd>

	PHY_CC_CCA |= (1 << CCA_REQUEST);
     bf4:	80 91 48 01 	lds	r24, 0x0148
     bf8:	80 68       	ori	r24, 0x80	; 128
     bfa:	80 93 48 01 	sts	0x0148, r24
	while(!(TRX_STATUS & (1 << CCA_DONE)))
     bfe:	80 91 41 01 	lds	r24, 0x0141
     c02:	87 ff       	sbrs	r24, 7
     c04:	fc cf       	rjmp	.-8      	; 0xbfe <rf_cca_check+0x42>
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
     c06:	d0 91 41 01 	lds	r29, 0x0141
	rf_cmd(trx_status);
     c0a:	8c 2f       	mov	r24, r28
     c0c:	0e 94 1d 04 	call	0x83a	; 0x83a <rf_cmd>
	rf_cmd(RX_AACK_ON);

	PHY_CC_CCA |= (1 << CCA_REQUEST);
	while(!(TRX_STATUS & (1 << CCA_DONE)))
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
     c10:	d6 fb       	bst	r29, 6
     c12:	88 27       	eor	r24, r24
     c14:	80 f9       	bld	r24, 0
	rf_cmd(trx_status);

	return cca_value;
     c16:	01 c0       	rjmp	.+2      	; 0xc1a <rf_cca_check+0x5e>
int8_t rf_cca_check()
{
	uint8_t trx_status, cca_value;

	if(!rf_ready)
		return NRK_ERROR;
     c18:	8f ef       	ldi	r24, 0xFF	; 255
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
	rf_cmd(trx_status);

	return cca_value;
}
     c1a:	df 91       	pop	r29
     c1c:	cf 91       	pop	r28
     c1e:	08 95       	ret

00000c20 <rf_rx_packet_nonblock>:
	#endif
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
     c20:	80 91 7f 05 	lds	r24, 0x057F
     c24:	88 23       	and	r24, r24
     c26:	09 f4       	brne	.+2      	; 0xc2a <rf_rx_packet_nonblock+0xa>
     c28:	e5 c0       	rjmp	.+458    	; 0xdf4 <rf_rx_packet_nonblock+0x1d4>
		return NRK_ERROR;

   if(!(IRQ_STATUS & (1 << RX_END))){
     c2a:	80 91 4f 01 	lds	r24, 0x014F
     c2e:	83 ff       	sbrs	r24, 3
     c30:	df c0       	rjmp	.+446    	; 0xdf0 <rf_rx_packet_nonblock+0x1d0>
      return 0;
   }
   if(!(PHY_RSSI & (1 << RX_CRC_VALID))){
     c32:	80 91 46 01 	lds	r24, 0x0146
     c36:	87 ff       	sbrs	r24, 7
     c38:	db c0       	rjmp	.+438    	; 0xdf0 <rf_rx_packet_nonblock+0x1d0>
      return 0;
   }
   if((TST_RX_LENGTH - 2) > rfSettings.pRxInfo->max_length)
     c3a:	80 91 7b 01 	lds	r24, 0x017B
     c3e:	e0 91 5e 05 	lds	r30, 0x055E
     c42:	f0 91 5f 05 	lds	r31, 0x055F
     c46:	90 e0       	ldi	r25, 0x00	; 0
     c48:	02 97       	sbiw	r24, 0x02	; 2
     c4a:	24 81       	ldd	r18, Z+4	; 0x04
     c4c:	33 27       	eor	r19, r19
     c4e:	27 fd       	sbrc	r18, 7
     c50:	30 95       	com	r19
     c52:	28 17       	cp	r18, r24
     c54:	39 07       	cpc	r19, r25
     c56:	0c f4       	brge	.+2      	; 0xc5a <rf_rx_packet_nonblock+0x3a>
     c58:	cd c0       	rjmp	.+410    	; 0xdf4 <rf_rx_packet_nonblock+0x1d4>
		return NRK_ERROR;

   IRQ_STATUS = (1 << RX_END);
     c5a:	88 e0       	ldi	r24, 0x08	; 8
     c5c:	80 93 4f 01 	sts	0x014F, r24

	ieee_mac_frame_header_t *machead = frame_start;

	rfSettings.pRxInfo->seqNumber = machead->seq_num;
     c60:	e0 91 5e 05 	lds	r30, 0x055E
     c64:	f0 91 5f 05 	lds	r31, 0x055F
     c68:	80 91 82 01 	lds	r24, 0x0182
     c6c:	80 83       	st	Z, r24
	rfSettings.pRxInfo->srcAddr = machead->src_addr;
     c6e:	e0 91 5e 05 	lds	r30, 0x055E
     c72:	f0 91 5f 05 	lds	r31, 0x055F
     c76:	80 91 87 01 	lds	r24, 0x0187
     c7a:	90 91 88 01 	lds	r25, 0x0188
     c7e:	92 83       	std	Z+2, r25	; 0x02
     c80:	81 83       	std	Z+1, r24	; 0x01
	rfSettings.pRxInfo->length = TST_RX_LENGTH - sizeof(ieee_mac_frame_header_t) - 2;
     c82:	e0 91 5e 05 	lds	r30, 0x055E
     c86:	f0 91 5f 05 	lds	r31, 0x055F
     c8a:	80 91 7b 01 	lds	r24, 0x017B
     c8e:	8b 50       	subi	r24, 0x0B	; 11
     c90:	83 83       	std	Z+3, r24	; 0x03

	if((rfSettings.pRxInfo->length > rfSettings.pRxInfo->max_length)
     c92:	a0 91 5e 05 	lds	r26, 0x055E
     c96:	b0 91 5f 05 	lds	r27, 0x055F
     c9a:	e0 91 5e 05 	lds	r30, 0x055E
     c9e:	f0 91 5f 05 	lds	r31, 0x055F
     ca2:	13 96       	adiw	r26, 0x03	; 3
     ca4:	9c 91       	ld	r25, X
     ca6:	84 81       	ldd	r24, Z+4	; 0x04
     ca8:	89 17       	cp	r24, r25
     caa:	3c f0       	brlt	.+14     	; 0xcba <rf_rx_packet_nonblock+0x9a>
			|| (rfSettings.pRxInfo->length < 0)){
     cac:	e0 91 5e 05 	lds	r30, 0x055E
     cb0:	f0 91 5f 05 	lds	r31, 0x055F
     cb4:	83 81       	ldd	r24, Z+3	; 0x03
     cb6:	87 ff       	sbrs	r24, 7
     cb8:	0b c0       	rjmp	.+22     	; 0xcd0 <rf_rx_packet_nonblock+0xb0>
		TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
     cba:	80 91 4c 01 	lds	r24, 0x014C
     cbe:	8f 77       	andi	r24, 0x7F	; 127
     cc0:	80 93 4c 01 	sts	0x014C, r24
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
     cc4:	80 91 4c 01 	lds	r24, 0x014C
     cc8:	80 68       	ori	r24, 0x80	; 128
     cca:	80 93 4c 01 	sts	0x014C, r24
     cce:	92 c0       	rjmp	.+292    	; 0xdf4 <rf_rx_packet_nonblock+0x1d4>
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);
     cd0:	a0 91 5e 05 	lds	r26, 0x055E
     cd4:	b0 91 5f 05 	lds	r27, 0x055F
		TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
     cd8:	e0 91 5e 05 	lds	r30, 0x055E
     cdc:	f0 91 5f 05 	lds	r31, 0x055F
     ce0:	13 96       	adiw	r26, 0x03	; 3
     ce2:	4c 91       	ld	r20, X
     ce4:	55 27       	eor	r21, r21
     ce6:	47 fd       	sbrc	r20, 7
     ce8:	50 95       	com	r21
     cea:	69 e8       	ldi	r22, 0x89	; 137
     cec:	71 e0       	ldi	r23, 0x01	; 1
     cee:	85 81       	ldd	r24, Z+5	; 0x05
     cf0:	96 81       	ldd	r25, Z+6	; 0x06
     cf2:	0e 94 b0 29 	call	0x5360	; 0x5360 <memcpy>
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);

   /* if reset packet received, perform reset */
   if(wireless_prog && (rfSettings.pRxInfo->length == 16)){
     cf6:	80 91 71 03 	lds	r24, 0x0371
     cfa:	88 23       	and	r24, r24
     cfc:	09 f4       	brne	.+2      	; 0xd00 <rf_rx_packet_nonblock+0xe0>
     cfe:	3e c0       	rjmp	.+124    	; 0xd7c <rf_rx_packet_nonblock+0x15c>
     d00:	e0 91 5e 05 	lds	r30, 0x055E
     d04:	f0 91 5f 05 	lds	r31, 0x055F
     d08:	83 81       	ldd	r24, Z+3	; 0x03
     d0a:	80 31       	cpi	r24, 0x10	; 16
     d0c:	b9 f5       	brne	.+110    	; 0xd7c <rf_rx_packet_nonblock+0x15c>
      if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 4) == 0){
     d0e:	e0 91 5e 05 	lds	r30, 0x055E
     d12:	f0 91 5f 05 	lds	r31, 0x055F
     d16:	65 81       	ldd	r22, Z+5	; 0x05
     d18:	76 81       	ldd	r23, Z+6	; 0x06
     d1a:	44 e0       	ldi	r20, 0x04	; 4
     d1c:	50 e0       	ldi	r21, 0x00	; 0
     d1e:	81 e0       	ldi	r24, 0x01	; 1
     d20:	92 e0       	ldi	r25, 0x02	; 2
     d22:	0e 94 b9 29 	call	0x5372	; 0x5372 <strncmp>
     d26:	89 2b       	or	r24, r25
     d28:	49 f5       	brne	.+82     	; 0xd7c <rf_rx_packet_nonblock+0x15c>
         if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 16) == 0){
     d2a:	e0 91 5e 05 	lds	r30, 0x055E
     d2e:	f0 91 5f 05 	lds	r31, 0x055F
     d32:	65 81       	ldd	r22, Z+5	; 0x05
     d34:	76 81       	ldd	r23, Z+6	; 0x06
     d36:	40 e1       	ldi	r20, 0x10	; 16
     d38:	50 e0       	ldi	r21, 0x00	; 0
     d3a:	81 e0       	ldi	r24, 0x01	; 1
     d3c:	92 e0       	ldi	r25, 0x02	; 2
     d3e:	0e 94 b9 29 	call	0x5372	; 0x5372 <strncmp>
     d42:	89 2b       	or	r24, r25
     d44:	d9 f4       	brne	.+54     	; 0xd7c <rf_rx_packet_nonblock+0x15c>
            wdt_enable(WDTO_500MS);
     d46:	9d e0       	ldi	r25, 0x0D	; 13
     d48:	88 e1       	ldi	r24, 0x18	; 24
     d4a:	0f b6       	in	r0, 0x3f	; 63
     d4c:	f8 94       	cli
     d4e:	a8 95       	wdr
     d50:	80 93 60 00 	sts	0x0060, r24
     d54:	0f be       	out	0x3f, r0	; 63
     d56:	90 93 60 00 	sts	0x0060, r25
            nrk_led_set(0);
     d5a:	80 e0       	ldi	r24, 0x00	; 0
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	0e 94 b9 0c 	call	0x1972	; 0x1972 <nrk_led_set>
            nrk_led_set(1);
     d62:	81 e0       	ldi	r24, 0x01	; 1
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	0e 94 b9 0c 	call	0x1972	; 0x1972 <nrk_led_set>
            nrk_led_set(2);
     d6a:	82 e0       	ldi	r24, 0x02	; 2
     d6c:	90 e0       	ldi	r25, 0x00	; 0
     d6e:	0e 94 b9 0c 	call	0x1972	; 0x1972 <nrk_led_set>
            nrk_led_set(3);
     d72:	83 e0       	ldi	r24, 0x03	; 3
     d74:	90 e0       	ldi	r25, 0x00	; 0
     d76:	0e 94 b9 0c 	call	0x1972	; 0x1972 <nrk_led_set>
     d7a:	ff cf       	rjmp	.-2      	; 0xd7a <rf_rx_packet_nonblock+0x15a>
      }
   }

	/* I am assuming that ackRequest is supposed to
	 * be set, not read, by rf_basic */
	rfSettings.pRxInfo->ackRequest = machead->fcf.ack_request;
     d7c:	e0 91 5e 05 	lds	r30, 0x055E
     d80:	f0 91 5f 05 	lds	r31, 0x055F
     d84:	80 91 80 01 	lds	r24, 0x0180
     d88:	85 fb       	bst	r24, 5
     d8a:	88 27       	eor	r24, r24
     d8c:	80 f9       	bld	r24, 0
     d8e:	87 83       	std	Z+7, r24	; 0x07
	//rfSettings.pRxInfo->rssi = *(frame_start + TST_RX_LENGTH);
	rfSettings.pRxInfo->rssi = PHY_ED_LEVEL;
     d90:	e0 91 5e 05 	lds	r30, 0x055E
     d94:	f0 91 5f 05 	lds	r31, 0x055F
     d98:	80 91 47 01 	lds	r24, 0x0147
     d9c:	80 87       	std	Z+8, r24	; 0x08
	rfSettings.pRxInfo->actualRssi = PHY_RSSI >> 3;
     d9e:	e0 91 5e 05 	lds	r30, 0x055E
     da2:	f0 91 5f 05 	lds	r31, 0x055F
     da6:	80 91 46 01 	lds	r24, 0x0146
     daa:	86 95       	lsr	r24
     dac:	86 95       	lsr	r24
     dae:	86 95       	lsr	r24
     db0:	81 87       	std	Z+9, r24	; 0x09
	rfSettings.pRxInfo->energyDetectionLevel = PHY_ED_LEVEL;
     db2:	e0 91 5e 05 	lds	r30, 0x055E
     db6:	f0 91 5f 05 	lds	r31, 0x055F
     dba:	80 91 47 01 	lds	r24, 0x0147
     dbe:	82 87       	std	Z+10, r24	; 0x0a
	rfSettings.pRxInfo->linkQualityIndication = *(frame_start + TST_RX_LENGTH);
     dc0:	a0 91 5e 05 	lds	r26, 0x055E
     dc4:	b0 91 5f 05 	lds	r27, 0x055F
     dc8:	e0 91 7b 01 	lds	r30, 0x017B
     dcc:	f0 e0       	ldi	r31, 0x00	; 0
     dce:	e0 58       	subi	r30, 0x80	; 128
     dd0:	fe 4f       	sbci	r31, 0xFE	; 254
     dd2:	80 81       	ld	r24, Z
     dd4:	1b 96       	adiw	r26, 0x0b	; 11
     dd6:	8c 93       	st	X, r24

	/* Reset frame buffer protection */
	TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
     dd8:	80 91 4c 01 	lds	r24, 0x014C
     ddc:	8f 77       	andi	r24, 0x7F	; 127
     dde:	80 93 4c 01 	sts	0x014C, r24
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
     de2:	80 91 4c 01 	lds	r24, 0x014C
     de6:	80 68       	ori	r24, 0x80	; 128
     de8:	80 93 4c 01 	sts	0x014C, r24

	return NRK_OK;
     dec:	81 e0       	ldi	r24, 0x01	; 1
     dee:	08 95       	ret

	if(!rf_ready)
		return NRK_ERROR;

   if(!(IRQ_STATUS & (1 << RX_END))){
      return 0;
     df0:	80 e0       	ldi	r24, 0x00	; 0
     df2:	08 95       	ret
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
		return NRK_ERROR;
     df4:	8f ef       	ldi	r24, 0xFF	; 255
	/* Reset frame buffer protection */
	TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);

	return NRK_OK;
}
     df6:	08 95       	ret

00000df8 <__vector_64>:

/* These interrupt handlers are useful for finding
 * out the exact order of events during a transmission */

SIGNAL(TRX24_AWAKE_vect)
{
     df8:	1f 92       	push	r1
     dfa:	0f 92       	push	r0
     dfc:	0f b6       	in	r0, 0x3f	; 63
     dfe:	0f 92       	push	r0
     e00:	11 24       	eor	r1, r1
     e02:	8f 93       	push	r24
	vprintf("RADIO AWAKE IRQ!\r\n");
	IRQ_STATUS = (1 << AWAKE);
     e04:	80 e8       	ldi	r24, 0x80	; 128
     e06:	80 93 4f 01 	sts	0x014F, r24

	return;
}
     e0a:	8f 91       	pop	r24
     e0c:	0f 90       	pop	r0
     e0e:	0f be       	out	0x3f, r0	; 63
     e10:	0f 90       	pop	r0
     e12:	1f 90       	pop	r1
     e14:	18 95       	reti

00000e16 <__vector_63>:

SIGNAL(TRX24_TX_END_vect)
{
     e16:	1f 92       	push	r1
     e18:	0f 92       	push	r0
     e1a:	0f b6       	in	r0, 0x3f	; 63
     e1c:	0f 92       	push	r0
     e1e:	11 24       	eor	r1, r1
     e20:	8f 93       	push	r24
	vprintf("TX_END IRQ!\r\n");
	IRQ_STATUS = (1 << TX_END);
     e22:	80 e4       	ldi	r24, 0x40	; 64
     e24:	80 93 4f 01 	sts	0x014F, r24
#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	return;
}
     e28:	8f 91       	pop	r24
     e2a:	0f 90       	pop	r0
     e2c:	0f be       	out	0x3f, r0	; 63
     e2e:	0f 90       	pop	r0
     e30:	1f 90       	pop	r1
     e32:	18 95       	reti

00000e34 <__vector_62>:

SIGNAL(TRX24_XAH_AMI_vect)
{
     e34:	1f 92       	push	r1
     e36:	0f 92       	push	r0
     e38:	0f b6       	in	r0, 0x3f	; 63
     e3a:	0f 92       	push	r0
     e3c:	11 24       	eor	r1, r1
     e3e:	8f 93       	push	r24
	vprintf("AMI IRQ!\r\n");
	IRQ_STATUS = (1 << AMI);
     e40:	80 e2       	ldi	r24, 0x20	; 32
     e42:	80 93 4f 01 	sts	0x014F, r24

	return;
}
     e46:	8f 91       	pop	r24
     e48:	0f 90       	pop	r0
     e4a:	0f be       	out	0x3f, r0	; 63
     e4c:	0f 90       	pop	r0
     e4e:	1f 90       	pop	r1
     e50:	18 95       	reti

00000e52 <__vector_61>:

SIGNAL(TRX24_CCA_ED_DONE_vect)
{
     e52:	1f 92       	push	r1
     e54:	0f 92       	push	r0
     e56:	0f b6       	in	r0, 0x3f	; 63
     e58:	0f 92       	push	r0
     e5a:	11 24       	eor	r1, r1
     e5c:	8f 93       	push	r24
	vprintf("CCA_ED_DONE IRQ!\r\n");
	IRQ_STATUS = (1 << CCA_ED_DONE);
     e5e:	80 e1       	ldi	r24, 0x10	; 16
     e60:	80 93 4f 01 	sts	0x014F, r24

	return;
}
     e64:	8f 91       	pop	r24
     e66:	0f 90       	pop	r0
     e68:	0f be       	out	0x3f, r0	; 63
     e6a:	0f 90       	pop	r0
     e6c:	1f 90       	pop	r1
     e6e:	18 95       	reti

00000e70 <__vector_59>:

SIGNAL(TRX24_RX_START_vect)
{
     e70:	1f 92       	push	r1
     e72:	0f 92       	push	r0
     e74:	0f b6       	in	r0, 0x3f	; 63
     e76:	0f 92       	push	r0
     e78:	11 24       	eor	r1, r1
     e7a:	0b b6       	in	r0, 0x3b	; 59
     e7c:	0f 92       	push	r0
     e7e:	2f 93       	push	r18
     e80:	3f 93       	push	r19
     e82:	4f 93       	push	r20
     e84:	5f 93       	push	r21
     e86:	6f 93       	push	r22
     e88:	7f 93       	push	r23
     e8a:	8f 93       	push	r24
     e8c:	9f 93       	push	r25
     e8e:	af 93       	push	r26
     e90:	bf 93       	push	r27
     e92:	ef 93       	push	r30
     e94:	ff 93       	push	r31
	vprintf("RX_START IRQ!\r\n");
	IRQ_STATUS = (1 << RX_START);
     e96:	84 e0       	ldi	r24, 0x04	; 4
     e98:	80 93 4f 01 	sts	0x014F, r24

	if(rx_start_func)
     e9c:	e0 91 74 03 	lds	r30, 0x0374
     ea0:	f0 91 75 03 	lds	r31, 0x0375
     ea4:	30 97       	sbiw	r30, 0x00	; 0
     ea6:	09 f0       	breq	.+2      	; 0xeaa <__vector_59+0x3a>
		rx_start_func();
     ea8:	09 95       	icall

	return;
}
     eaa:	ff 91       	pop	r31
     eac:	ef 91       	pop	r30
     eae:	bf 91       	pop	r27
     eb0:	af 91       	pop	r26
     eb2:	9f 91       	pop	r25
     eb4:	8f 91       	pop	r24
     eb6:	7f 91       	pop	r23
     eb8:	6f 91       	pop	r22
     eba:	5f 91       	pop	r21
     ebc:	4f 91       	pop	r20
     ebe:	3f 91       	pop	r19
     ec0:	2f 91       	pop	r18
     ec2:	0f 90       	pop	r0
     ec4:	0b be       	out	0x3b, r0	; 59
     ec6:	0f 90       	pop	r0
     ec8:	0f be       	out	0x3f, r0	; 63
     eca:	0f 90       	pop	r0
     ecc:	1f 90       	pop	r1
     ece:	18 95       	reti

00000ed0 <__vector_58>:

SIGNAL(TRX24_PLL_UNLOCK_vect)
{
     ed0:	1f 92       	push	r1
     ed2:	0f 92       	push	r0
     ed4:	0f b6       	in	r0, 0x3f	; 63
     ed6:	0f 92       	push	r0
     ed8:	11 24       	eor	r1, r1
     eda:	8f 93       	push	r24
	vprintf("PLL_UNLOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_UNLOCK);
     edc:	82 e0       	ldi	r24, 0x02	; 2
     ede:	80 93 4f 01 	sts	0x014F, r24

	return;
}
     ee2:	8f 91       	pop	r24
     ee4:	0f 90       	pop	r0
     ee6:	0f be       	out	0x3f, r0	; 63
     ee8:	0f 90       	pop	r0
     eea:	1f 90       	pop	r1
     eec:	18 95       	reti

00000eee <__vector_57>:

SIGNAL(TRX24_PLL_LOCK_vect)
{
     eee:	1f 92       	push	r1
     ef0:	0f 92       	push	r0
     ef2:	0f b6       	in	r0, 0x3f	; 63
     ef4:	0f 92       	push	r0
     ef6:	11 24       	eor	r1, r1
     ef8:	8f 93       	push	r24
	vprintf("PLL_LOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_LOCK);
     efa:	81 e0       	ldi	r24, 0x01	; 1
     efc:	80 93 4f 01 	sts	0x014F, r24

	return;
}
     f00:	8f 91       	pop	r24
     f02:	0f 90       	pop	r0
     f04:	0f be       	out	0x3f, r0	; 63
     f06:	0f 90       	pop	r0
     f08:	1f 90       	pop	r1
     f0a:	18 95       	reti

00000f0c <rf_set_cca_thresh>:



void rf_set_cca_thresh(int8_t t)
{
	CCA_THRES &= 0xF0;
     f0c:	e9 e4       	ldi	r30, 0x49	; 73
     f0e:	f1 e0       	ldi	r31, 0x01	; 1
     f10:	90 81       	ld	r25, Z
     f12:	90 7f       	andi	r25, 0xF0	; 240
     f14:	90 83       	st	Z, r25
	CCA_THRES |= (t & 0xF);
     f16:	90 81       	ld	r25, Z
     f18:	8f 70       	andi	r24, 0x0F	; 15
     f1a:	98 2b       	or	r25, r24
     f1c:	90 83       	st	Z, r25
     f1e:	08 95       	ret

00000f20 <rf_security_last_pkt_status>:
// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
	//return last_pkt_encrypted;
	return NRK_ERROR;
}
     f20:	8f ef       	ldi	r24, 0xFF	; 255
     f22:	08 95       	ret

00000f24 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
     f24:	08 95       	ret

00000f26 <rf_security_set_key>:
	return;
}


void rf_security_set_key(uint8_t *key)
{
     f26:	08 95       	ret

00000f28 <rf_security_disable>:
}



void rf_security_disable()
{
     f28:	08 95       	ret

00000f2a <rf_tx_tdma_packet>:


uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time) {
//    return success;
	return NRK_ERROR;
}
     f2a:	8f ef       	ldi	r24, 0xFF	; 255
     f2c:	08 95       	ret

00000f2e <rf_get_sem>:


nrk_sem_t* rf_get_sem()
{
return radio_sem;
}
     f2e:	80 91 59 05 	lds	r24, 0x0559
     f32:	90 91 5a 05 	lds	r25, 0x055A
     f36:	08 95       	ret

00000f38 <rf_flush_rx_fifo>:



inline void rf_flush_rx_fifo()
{
     f38:	08 95       	ret

00000f3a <rf_busy>:

uint8_t rf_busy()
{
//return SFD_IS_1;
return 1;
}
     f3a:	81 e0       	ldi	r24, 0x01	; 1
     f3c:	08 95       	ret

00000f3e <rf_rx_check_fifop>:
/* Implement */
uint8_t rf_rx_check_fifop()
{
//return FIFOP_IS_1;
return 1;
}
     f3e:	81 e0       	ldi	r24, 0x01	; 1
     f40:	08 95       	ret

00000f42 <rf_rx_check_sfd>:

uint8_t rf_rx_check_sfd()
{
//return SFD_IS_1;
return 1;
}
     f42:	81 e0       	ldi	r24, 0x01	; 1
     f44:	08 95       	ret

00000f46 <rf_carrier_on>:
/**********************************************************
 * start sending a carrier pulse
 * assumes wdrf_radio_test_mode() was called before doing this
 */
void rf_carrier_on()
{
     f46:	08 95       	ret

00000f48 <rf_carrier_off>:

/**********************************************************
 * stop sending a carrier pulse; set the radio to idle state
 */
void rf_carrier_off()
{
     f48:	08 95       	ret

00000f4a <rf_test_mode>:
}



void rf_test_mode()
{
     f4a:	08 95       	ret

00000f4c <rf_data_mode>:


/**********************************************************
 * set the radio into "normal" mode (buffered TXFIFO) and go into (data) receive */
void rf_data_mode()
{
     f4c:	08 95       	ret

00000f4e <rf_rx_set_serial>:
 * RX data is received through sampling the FIFO pin, timing is done using FIFOP 
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
     f4e:	08 95       	ret

00000f50 <rf_tx_set_serial>:
 * to go up and down, then set next bit etc.
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
     f50:	08 95       	ret

00000f52 <rf_set_preamble_length>:
 * arg is equal to number of bytes - 1.
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
     f52:	08 95       	ret

00000f54 <rf_set_cca_mode>:
}


void rf_set_cca_mode(uint8_t mode)
{
     f54:	08 95       	ret

00000f56 <rf_cc2591_tx_on>:
	PORTG	|= 0x1;
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	
	DDRG	&= ~(0x1);  // Set RXTX as input
     f56:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
     f58:	8d b1       	in	r24, 0x0d	; 13
     f5a:	80 6e       	ori	r24, 0xE0	; 224
     f5c:	8d b9       	out	0x0d, r24	; 13
	// PAEN=1  EN=0  HGM=x RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0xA0;
     f5e:	8e b1       	in	r24, 0x0e	; 14
     f60:	80 6a       	ori	r24, 0xA0	; 160
     f62:	8e b9       	out	0x0e, r24	; 14
     f64:	08 95       	ret

00000f66 <rf_cc2591_rx_on>:
	DDRG	|= 0x1;
	PORTG	&= ~(0x1);
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	DDRG	&= ~(0x1);  // Set RXTX as input
     f66:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
     f68:	8d b1       	in	r24, 0x0d	; 13
     f6a:	80 6e       	ori	r24, 0xE0	; 224
     f6c:	8d b9       	out	0x0d, r24	; 13
	// PAEN=0  EN=1  HGM=1 RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0x60;
     f6e:	8e b1       	in	r24, 0x0e	; 14
     f70:	80 66       	ori	r24, 0x60	; 96
     f72:	8e b9       	out	0x0e, r24	; 14
     f74:	08 95       	ret

00000f76 <rf_glossy_interrupt>:
	curr_count = 0;
}
#endif

void rf_glossy_interrupt()
{
     f76:	cf 92       	push	r12
     f78:	df 92       	push	r13
     f7a:	ef 92       	push	r14
     f7c:	ff 92       	push	r15
     f7e:	0f 93       	push	r16
     f80:	1f 93       	push	r17
     f82:	cf 93       	push	r28
     f84:	df 93       	push	r29
     f86:	cd b7       	in	r28, 0x3d	; 61
     f88:	de b7       	in	r29, 0x3e	; 62
     f8a:	27 97       	sbiw	r28, 0x07	; 7
     f8c:	0f b6       	in	r0, 0x3f	; 63
     f8e:	f8 94       	cli
     f90:	de bf       	out	0x3e, r29	; 62
     f92:	0f be       	out	0x3f, r0	; 63
     f94:	cd bf       	out	0x3d, r28	; 61
	nrk_int_disable();
     f96:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>

	RF_RX_INFO rfRxInfo = *(rfSettings.pRxInfo);
     f9a:	e0 91 5e 05 	lds	r30, 0x055E
     f9e:	f0 91 5f 05 	lds	r31, 0x055F
     fa2:	c0 80       	ld	r12, Z
     fa4:	d3 80       	ldd	r13, Z+3	; 0x03
     fa6:	e5 80       	ldd	r14, Z+5	; 0x05
     fa8:	f6 80       	ldd	r15, Z+6	; 0x06
     faa:	00 85       	ldd	r16, Z+8	; 0x08
	RF_TX_INFO rfTxInfo;

	/* Grab packet */
	int err = rf_rx_packet_nonblock();
     fac:	0e 94 10 06 	call	0xc20	; 0xc20 <rf_rx_packet_nonblock>
	if (err < 1) {
     fb0:	18 16       	cp	r1, r24
     fb2:	1c f0       	brlt	.+6      	; 0xfba <rf_glossy_interrupt+0x44>
		printf("rf_rx_packet_nonblock failed]\r\n");
     fb4:	8b e8       	ldi	r24, 0x8B	; 139
     fb6:	92 e0       	ldi	r25, 0x02	; 2
     fb8:	06 c0       	rjmp	.+12     	; 0xfc6 <rf_glossy_interrupt+0x50>
		nrk_int_enable();
		return;
	}

	/* TTL should be the first byte of the payload */
	uint8_t ttl = rfRxInfo.pPayload[0];
     fba:	f7 01       	movw	r30, r14
     fbc:	10 81       	ld	r17, Z
	if (ttl == 0) {
     fbe:	11 11       	cpse	r17, r1
     fc0:	07 c0       	rjmp	.+14     	; 0xfd0 <rf_glossy_interrupt+0x5a>
#ifndef GLOSSY_TESTING
		printf("Packet is done bouncing around!\r\n\n");
     fc2:	8a ea       	ldi	r24, 0xAA	; 170
     fc4:	92 e0       	ldi	r25, 0x02	; 2
     fc6:	0e 94 64 2a 	call	0x54c8	; 0x54c8 <puts>
#endif
		nrk_int_enable();
     fca:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>
		return;
     fce:	31 c0       	rjmp	.+98     	; 0x1032 <rf_glossy_interrupt+0xbc>
	} else if (ttl == 5) {
     fd0:	15 30       	cpi	r17, 0x05	; 5
     fd2:	21 f4       	brne	.+8      	; 0xfdc <rf_glossy_interrupt+0x66>
#ifndef GLOSSY_TESTING
		printf("\n");
     fd4:	8a e0       	ldi	r24, 0x0A	; 10
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	0e 94 5e 2a 	call	0x54bc	; 0x54bc <putchar>

	/* Print packet information */
#ifndef GLOSSY_TESTING
	int8_t rssi = rfRxInfo.rssi;
	uint8_t snum = rfRxInfo.seqNumber;
	printf("SEQ:%4u\tTTL:%2d\tRSSI:%4d\tPayload: [%s]\r\n", 
     fdc:	c7 01       	movw	r24, r14
     fde:	01 96       	adiw	r24, 0x01	; 1
     fe0:	9f 93       	push	r25
     fe2:	8f 93       	push	r24
     fe4:	80 2f       	mov	r24, r16
     fe6:	99 27       	eor	r25, r25
     fe8:	87 fd       	sbrc	r24, 7
     fea:	90 95       	com	r25
     fec:	9f 93       	push	r25
     fee:	0f 93       	push	r16
     ff0:	1f 92       	push	r1
     ff2:	1f 93       	push	r17
     ff4:	1f 92       	push	r1
     ff6:	cf 92       	push	r12
     ff8:	8c ec       	ldi	r24, 0xCC	; 204
     ffa:	92 e0       	ldi	r25, 0x02	; 2
     ffc:	9f 93       	push	r25
     ffe:	8f 93       	push	r24
    1000:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
					snum, ttl, rssi, rfRxInfo.pPayload + 1);
#endif
	/* Copy pointer to payload and length */
	rfTxInfo.pPayload = rfRxInfo.pPayload;
    1004:	fd 82       	std	Y+5, r15	; 0x05
    1006:	ec 82       	std	Y+4, r14	; 0x04
	rfTxInfo.pPayload[0] = ttl - 1;
    1008:	11 50       	subi	r17, 0x01	; 1
    100a:	f7 01       	movw	r30, r14
    100c:	10 83       	st	Z, r17
	rfTxInfo.length = rfRxInfo.length;
    100e:	db 82       	std	Y+3, r13	; 0x03
	rfTxInfo.cca = 0;
    1010:	1e 82       	std	Y+6, r1	; 0x06
	rfTxInfo.ackRequest = 0;
    1012:	1f 82       	std	Y+7, r1	; 0x07
	rfTxInfo.destAddr = 0xFFFF;
    1014:	8f ef       	ldi	r24, 0xFF	; 255
    1016:	9f ef       	ldi	r25, 0xFF	; 255
    1018:	9a 83       	std	Y+2, r25	; 0x02
    101a:	89 83       	std	Y+1, r24	; 0x01
		rf_tx_packet(&rfTxInfo);
	} else {
		nrk_int_enable();
	}
#else
	nrk_int_enable();
    101c:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>
	rf_tx_packet(&rfTxInfo);
    1020:	ce 01       	movw	r24, r28
    1022:	01 96       	adiw	r24, 0x01	; 1
    1024:	0e 94 22 05 	call	0xa44	; 0xa44 <rf_tx_packet>
#endif
	return;
    1028:	0f b6       	in	r0, 0x3f	; 63
    102a:	f8 94       	cli
    102c:	de bf       	out	0x3e, r29	; 62
    102e:	0f be       	out	0x3f, r0	; 63
    1030:	cd bf       	out	0x3d, r28	; 61
}
    1032:	27 96       	adiw	r28, 0x07	; 7
    1034:	0f b6       	in	r0, 0x3f	; 63
    1036:	f8 94       	cli
    1038:	de bf       	out	0x3e, r29	; 62
    103a:	0f be       	out	0x3f, r0	; 63
    103c:	cd bf       	out	0x3d, r28	; 61
    103e:	df 91       	pop	r29
    1040:	cf 91       	pop	r28
    1042:	1f 91       	pop	r17
    1044:	0f 91       	pop	r16
    1046:	ff 90       	pop	r15
    1048:	ef 90       	pop	r14
    104a:	df 90       	pop	r13
    104c:	cf 90       	pop	r12
    104e:	08 95       	ret

00001050 <__vector_60>:
	return NRK_OK;
}


SIGNAL(TRX24_RX_END_vect)
{	
    1050:	1f 92       	push	r1
    1052:	0f 92       	push	r0
    1054:	0f b6       	in	r0, 0x3f	; 63
    1056:	0f 92       	push	r0
    1058:	11 24       	eor	r1, r1
    105a:	0b b6       	in	r0, 0x3b	; 59
    105c:	0f 92       	push	r0
    105e:	2f 93       	push	r18
    1060:	3f 93       	push	r19
    1062:	4f 93       	push	r20
    1064:	5f 93       	push	r21
    1066:	6f 93       	push	r22
    1068:	7f 93       	push	r23
    106a:	8f 93       	push	r24
    106c:	9f 93       	push	r25
    106e:	af 93       	push	r26
    1070:	bf 93       	push	r27
    1072:	ef 93       	push	r30
    1074:	ff 93       	push	r31
	uint8_t i, *byte_ptr = &TRXFBST;

	/* Verbose mode print block */
	vprintf("RX_END IRQ!\r\n");	
	for(i=0; i<TST_RX_LENGTH; i++){
    1076:	80 e0       	ldi	r24, 0x00	; 0
    1078:	90 91 7b 01 	lds	r25, 0x017B
    107c:	89 17       	cp	r24, r25
    107e:	10 f4       	brcc	.+4      	; 0x1084 <__vector_60+0x34>
    1080:	8f 5f       	subi	r24, 0xFF	; 255
    1082:	fa cf       	rjmp	.-12     	; 0x1078 <__vector_60+0x28>
		if(((i+1) % 16) == 0)
			vprintf("\r\n");
	}
	vprintf("\r\n");
	
   IRQ_STATUS = (1 << RX_END);
    1084:	88 e0       	ldi	r24, 0x08	; 8
    1086:	80 93 4f 01 	sts	0x014F, r24
	
	if((PHY_RSSI >> RX_CRC_VALID) & 0x1) {
    108a:	80 91 46 01 	lds	r24, 0x0146
    108e:	87 ff       	sbrs	r24, 7
    1090:	05 c0       	rjmp	.+10     	; 0x109c <__vector_60+0x4c>
		if (use_glossy) rf_glossy_interrupt();
    1092:	80 91 5b 05 	lds	r24, 0x055B
    1096:	81 11       	cpse	r24, r1
    1098:	0e 94 bb 07 	call	0xf76	; 0xf76 <rf_glossy_interrupt>
	}

	if(rx_end_func)
    109c:	e0 91 72 03 	lds	r30, 0x0372
    10a0:	f0 91 73 03 	lds	r31, 0x0373
    10a4:	30 97       	sbiw	r30, 0x00	; 0
    10a6:	09 f0       	breq	.+2      	; 0x10aa <__vector_60+0x5a>
		rx_end_func();
    10a8:	09 95       	icall

	return;
}
    10aa:	ff 91       	pop	r31
    10ac:	ef 91       	pop	r30
    10ae:	bf 91       	pop	r27
    10b0:	af 91       	pop	r26
    10b2:	9f 91       	pop	r25
    10b4:	8f 91       	pop	r24
    10b6:	7f 91       	pop	r23
    10b8:	6f 91       	pop	r22
    10ba:	5f 91       	pop	r21
    10bc:	4f 91       	pop	r20
    10be:	3f 91       	pop	r19
    10c0:	2f 91       	pop	r18
    10c2:	0f 90       	pop	r0
    10c4:	0b be       	out	0x3b, r0	; 59
    10c6:	0f 90       	pop	r0
    10c8:	0f be       	out	0x3f, r0	; 63
    10ca:	0f 90       	pop	r0
    10cc:	1f 90       	pop	r1
    10ce:	18 95       	reti

000010d0 <aes_setkey>:


/* AES encryption and decryption */

void aes_setkey(uint8_t *key)
{
    10d0:	af e6       	ldi	r26, 0x6F	; 111
    10d2:	b5 e0       	ldi	r27, 0x05	; 5
    10d4:	fc 01       	movw	r30, r24
    10d6:	40 96       	adiw	r24, 0x10	; 16
   uint8_t i;

   for(i=0; i<16; i++){
      ekey[i] = key[i];
    10d8:	20 81       	ld	r18, Z
    10da:	2d 93       	st	X+, r18
      AES_KEY = key[i];
    10dc:	21 91       	ld	r18, Z+
    10de:	20 93 3f 01 	sts	0x013F, r18

void aes_setkey(uint8_t *key)
{
   uint8_t i;

   for(i=0; i<16; i++){
    10e2:	e8 17       	cp	r30, r24
    10e4:	f9 07       	cpc	r31, r25
    10e6:	c1 f7       	brne	.-16     	; 0x10d8 <aes_setkey+0x8>
    10e8:	80 e1       	ldi	r24, 0x10	; 16
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
      AES_STATE = 0x00;
    10ea:	10 92 3e 01 	sts	0x013E, r1
    10ee:	81 50       	subi	r24, 0x01	; 1

   for(i=0; i<16; i++){
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
    10f0:	e1 f7       	brne	.-8      	; 0x10ea <aes_setkey+0x1a>
      AES_STATE = 0x00;
   }
   AES_CTRL = (1 << AES_REQUEST);
    10f2:	80 e8       	ldi	r24, 0x80	; 128
    10f4:	80 93 3c 01 	sts	0x013C, r24

   while(!(AES_STATUS & (1 << AES_DONE))){
    10f8:	80 91 3d 01 	lds	r24, 0x013D
    10fc:	80 ff       	sbrs	r24, 0
    10fe:	fc cf       	rjmp	.-8      	; 0x10f8 <aes_setkey+0x28>
    1100:	e8 e8       	ldi	r30, 0x88	; 136
    1102:	f5 e0       	ldi	r31, 0x05	; 5
    1104:	80 e1       	ldi	r24, 0x10	; 16
    1106:	8e 0f       	add	r24, r30
      continue;
   }
   for(i=0; i<16; i++){
      dkey[i] = AES_KEY;
    1108:	90 91 3f 01 	lds	r25, 0x013F
    110c:	91 93       	st	Z+, r25
   AES_CTRL = (1 << AES_REQUEST);

   while(!(AES_STATUS & (1 << AES_DONE))){
      continue;
   }
   for(i=0; i<16; i++){
    110e:	8e 13       	cpse	r24, r30
    1110:	fb cf       	rjmp	.-10     	; 0x1108 <aes_setkey+0x38>
      dkey[i] = AES_KEY;
   }
}
    1112:	08 95       	ret

00001114 <aes_encrypt>:


uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
    1114:	cf 93       	push	r28
    1116:	df 93       	push	r29
    1118:	dc 01       	movw	r26, r24
   uint8_t i, j;

   if(len==0 || len%16!=0)
    111a:	66 23       	and	r22, r22
    111c:	09 f4       	brne	.+2      	; 0x1120 <aes_encrypt+0xc>
    111e:	45 c0       	rjmp	.+138    	; 0x11aa <aes_encrypt+0x96>
    1120:	86 2f       	mov	r24, r22
    1122:	8f 70       	andi	r24, 0x0F	; 15
    1124:	09 f0       	breq	.+2      	; 0x1128 <aes_encrypt+0x14>
    1126:	41 c0       	rjmp	.+130    	; 0x11aa <aes_encrypt+0x96>
    1128:	ef e6       	ldi	r30, 0x6F	; 111
    112a:	f5 e0       	ldi	r31, 0x05	; 5
    112c:	90 e1       	ldi	r25, 0x10	; 16
    112e:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];
    1130:	21 91       	ld	r18, Z+
    1132:	20 93 3f 01 	sts	0x013F, r18
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    1136:	9e 13       	cpse	r25, r30
    1138:	fb cf       	rjmp	.-10     	; 0x1130 <aes_encrypt+0x1c>
    113a:	90 e0       	ldi	r25, 0x00	; 0
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    113c:	70 e0       	ldi	r23, 0x00	; 0
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    113e:	e0 e2       	ldi	r30, 0x20	; 32
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    1140:	40 e1       	ldi	r20, 0x10	; 16
    1142:	94 9f       	mul	r25, r20
    1144:	90 01       	movw	r18, r0
    1146:	11 24       	eor	r1, r1
    1148:	26 17       	cp	r18, r22
    114a:	37 07       	cpc	r19, r23
    114c:	7c f5       	brge	.+94     	; 0x11ac <aes_encrypt+0x98>
      if(i==0)
    114e:	91 11       	cpse	r25, r1
    1150:	03 c0       	rjmp	.+6      	; 0x1158 <aes_encrypt+0x44>
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
    1152:	10 92 3c 01 	sts	0x013C, r1
    1156:	02 c0       	rjmp	.+4      	; 0x115c <aes_encrypt+0x48>
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    1158:	e0 93 3c 01 	sts	0x013C, r30

uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
    115c:	40 e0       	ldi	r20, 0x00	; 0
    115e:	50 e0       	ldi	r21, 0x00	; 0
    1160:	2a 0f       	add	r18, r26
    1162:	3b 1f       	adc	r19, r27
    1164:	e9 01       	movw	r28, r18
    1166:	c4 0f       	add	r28, r20
    1168:	d5 1f       	adc	r29, r21
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    116a:	f8 81       	ld	r31, Y
    116c:	f0 93 3e 01 	sts	0x013E, r31
    1170:	4f 5f       	subi	r20, 0xFF	; 255
    1172:	5f 4f       	sbci	r21, 0xFF	; 255
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
    1174:	40 31       	cpi	r20, 0x10	; 16
    1176:	51 05       	cpc	r21, r1
    1178:	a9 f7       	brne	.-22     	; 0x1164 <aes_encrypt+0x50>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    117a:	40 91 3c 01 	lds	r20, 0x013C
    117e:	40 68       	ori	r20, 0x80	; 128
    1180:	40 93 3c 01 	sts	0x013C, r20
      while(!(AES_STATUS & (1 << AES_DONE)))
    1184:	40 91 3d 01 	lds	r20, 0x013D
    1188:	40 ff       	sbrs	r20, 0
    118a:	fc cf       	rjmp	.-8      	; 0x1184 <aes_encrypt+0x70>
    118c:	40 e0       	ldi	r20, 0x00	; 0
    118e:	50 e0       	ldi	r21, 0x00	; 0
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
    1190:	f0 91 3e 01 	lds	r31, 0x013E
    1194:	e9 01       	movw	r28, r18
    1196:	c4 0f       	add	r28, r20
    1198:	d5 1f       	adc	r29, r21
    119a:	f8 83       	st	Y, r31
    119c:	4f 5f       	subi	r20, 0xFF	; 255
    119e:	5f 4f       	sbci	r21, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++)
    11a0:	40 31       	cpi	r20, 0x10	; 16
    11a2:	51 05       	cpc	r21, r1
    11a4:	a9 f7       	brne	.-22     	; 0x1190 <aes_encrypt+0x7c>
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    11a6:	9f 5f       	subi	r25, 0xFF	; 255
    11a8:	cb cf       	rjmp	.-106    	; 0x1140 <aes_encrypt+0x2c>
uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;
    11aa:	81 e0       	ldi	r24, 0x01	; 1
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
   }
   return 0;
}
    11ac:	df 91       	pop	r29
    11ae:	cf 91       	pop	r28
    11b0:	08 95       	ret

000011b2 <aes_decrypt>:

uint8_t aes_decrypt(uint8_t *data, uint8_t len)
{
    11b2:	0f 93       	push	r16
    11b4:	1f 93       	push	r17
    11b6:	cf 93       	push	r28
    11b8:	df 93       	push	r29
    11ba:	dc 01       	movw	r26, r24
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
    11bc:	61 30       	cpi	r22, 0x01	; 1
    11be:	09 f4       	brne	.+2      	; 0x11c2 <aes_decrypt+0x10>
    11c0:	58 c0       	rjmp	.+176    	; 0x1272 <aes_decrypt+0xc0>
    11c2:	86 2f       	mov	r24, r22
    11c4:	8f 70       	andi	r24, 0x0F	; 15
    11c6:	09 f0       	breq	.+2      	; 0x11ca <aes_decrypt+0x18>
    11c8:	54 c0       	rjmp	.+168    	; 0x1272 <aes_decrypt+0xc0>
    11ca:	e8 e8       	ldi	r30, 0x88	; 136
    11cc:	f5 e0       	ldi	r31, 0x05	; 5
    11ce:	90 e1       	ldi	r25, 0x10	; 16
    11d0:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];
    11d2:	21 91       	ld	r18, Z+
    11d4:	20 93 3f 01 	sts	0x013F, r18
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    11d8:	9e 13       	cpse	r25, r30
    11da:	fb cf       	rjmp	.-10     	; 0x11d2 <aes_decrypt+0x20>
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    11dc:	62 95       	swap	r22
    11de:	6f 70       	andi	r22, 0x0F	; 15
    11e0:	61 50       	subi	r22, 0x01	; 1
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    11e2:	78 e0       	ldi	r23, 0x08	; 8
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    11e4:	6f 3f       	cpi	r22, 0xFF	; 255
    11e6:	09 f4       	brne	.+2      	; 0x11ea <aes_decrypt+0x38>
    11e8:	45 c0       	rjmp	.+138    	; 0x1274 <aes_decrypt+0xc2>
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    11ea:	70 93 3c 01 	sts	0x013C, r23
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    11ee:	46 2f       	mov	r20, r22
    11f0:	55 27       	eor	r21, r21
    11f2:	47 fd       	sbrc	r20, 7
    11f4:	50 95       	com	r21
    11f6:	20 e0       	ldi	r18, 0x00	; 0
    11f8:	30 e0       	ldi	r19, 0x00	; 0
    11fa:	ed 01       	movw	r28, r26
    11fc:	90 e1       	ldi	r25, 0x10	; 16
    11fe:	69 02       	muls	r22, r25
    1200:	c0 0d       	add	r28, r0
    1202:	d1 1d       	adc	r29, r1
    1204:	11 24       	eor	r1, r1
    1206:	fe 01       	movw	r30, r28
    1208:	e2 0f       	add	r30, r18
    120a:	f3 1f       	adc	r31, r19
    120c:	90 81       	ld	r25, Z
    120e:	90 93 3e 01 	sts	0x013E, r25
    1212:	2f 5f       	subi	r18, 0xFF	; 255
    1214:	3f 4f       	sbci	r19, 0xFF	; 255
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
      
      for(j=0; j<16; j++)
    1216:	20 31       	cpi	r18, 0x10	; 16
    1218:	31 05       	cpc	r19, r1
    121a:	a9 f7       	brne	.-22     	; 0x1206 <aes_decrypt+0x54>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    121c:	90 91 3c 01 	lds	r25, 0x013C
    1220:	90 68       	ori	r25, 0x80	; 128
    1222:	90 93 3c 01 	sts	0x013C, r25
      while(!(AES_STATUS & (1 << AES_DONE)))
    1226:	90 91 3d 01 	lds	r25, 0x013D
    122a:	90 ff       	sbrs	r25, 0
    122c:	fc cf       	rjmp	.-8      	; 0x1226 <aes_decrypt+0x74>
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
    122e:	41 50       	subi	r20, 0x01	; 1
    1230:	51 09       	sbc	r21, r1
    1232:	94 e0       	ldi	r25, 0x04	; 4
    1234:	44 0f       	add	r20, r20
    1236:	55 1f       	adc	r21, r21
    1238:	9a 95       	dec	r25
    123a:	e1 f7       	brne	.-8      	; 0x1234 <aes_decrypt+0x82>
    123c:	20 e0       	ldi	r18, 0x00	; 0
    123e:	30 e0       	ldi	r19, 0x00	; 0
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
    1240:	90 91 3e 01 	lds	r25, 0x013E
    1244:	8e 01       	movw	r16, r28
    1246:	02 0f       	add	r16, r18
    1248:	13 1f       	adc	r17, r19
    124a:	f8 01       	movw	r30, r16
    124c:	90 83       	st	Z, r25
         if(i!=0)
    124e:	66 23       	and	r22, r22
    1250:	49 f0       	breq	.+18     	; 0x1264 <aes_decrypt+0xb2>
    1252:	f9 01       	movw	r30, r18
    1254:	e4 0f       	add	r30, r20
    1256:	f5 1f       	adc	r31, r21
    1258:	ea 0f       	add	r30, r26
    125a:	fb 1f       	adc	r31, r27
            data[16*i+j] ^= data[16*(i-1)+j];
    125c:	e0 81       	ld	r30, Z
    125e:	9e 27       	eor	r25, r30
    1260:	f8 01       	movw	r30, r16
    1262:	90 83       	st	Z, r25
    1264:	2f 5f       	subi	r18, 0xFF	; 255
    1266:	3f 4f       	sbci	r19, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
    1268:	20 31       	cpi	r18, 0x10	; 16
    126a:	31 05       	cpc	r19, r1
    126c:	49 f7       	brne	.-46     	; 0x1240 <aes_decrypt+0x8e>
    126e:	61 50       	subi	r22, 0x01	; 1
    1270:	b9 cf       	rjmp	.-142    	; 0x11e4 <aes_decrypt+0x32>
{
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;
    1272:	81 e0       	ldi	r24, 0x01	; 1
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
      }
   }
   return 0;
}
    1274:	df 91       	pop	r29
    1276:	cf 91       	pop	r28
    1278:	1f 91       	pop	r17
    127a:	0f 91       	pop	r16
    127c:	08 95       	ret

0000127e <getc0>:
return 0;
}

char getc0(void){
        unsigned char tmp;
        UART0_WAIT_AND_RECEIVE(tmp);
    127e:	80 91 c0 00 	lds	r24, 0x00C0
    1282:	87 ff       	sbrs	r24, 7
    1284:	fc cf       	rjmp	.-8      	; 0x127e <getc0>
    1286:	80 91 c0 00 	lds	r24, 0x00C0
    128a:	8f 77       	andi	r24, 0x7F	; 127
    128c:	80 93 c0 00 	sts	0x00C0, r24
    1290:	80 91 c6 00 	lds	r24, 0x00C6
        return tmp;
}
    1294:	08 95       	ret

00001296 <putc0>:
}
*/

void putc0(char x)
{
     UART0_WAIT_AND_SEND(x);
    1296:	90 91 c0 00 	lds	r25, 0x00C0
    129a:	95 ff       	sbrs	r25, 5
    129c:	fc cf       	rjmp	.-8      	; 0x1296 <putc0>
    129e:	90 91 c0 00 	lds	r25, 0x00C0
    12a2:	9f 7d       	andi	r25, 0xDF	; 223
    12a4:	90 93 c0 00 	sts	0x00C0, r25
    12a8:	80 93 c6 00 	sts	0x00C6, r24
    12ac:	08 95       	ret

000012ae <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
   return NRK_ERROR;
}
    12ae:	8f ef       	ldi	r24, 0xFF	; 255
    12b0:	08 95       	ret

000012b2 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
if(uart_num==1)
    12b2:	81 30       	cpi	r24, 0x01	; 1
    12b4:	19 f4       	brne	.+6      	; 0x12bc <nrk_uart_data_ready+0xa>
        {
        if( UCSR1A & BM(RXC1) ) return 1;
    12b6:	80 91 c8 00 	lds	r24, 0x00C8
    12ba:	04 c0       	rjmp	.+8      	; 0x12c4 <nrk_uart_data_ready+0x12>
        }
if(uart_num==0)
    12bc:	81 11       	cpse	r24, r1
    12be:	06 c0       	rjmp	.+12     	; 0x12cc <nrk_uart_data_ready+0x1a>
        {
        if( UCSR0A & BM(RXC0) ) return 1;
    12c0:	80 91 c0 00 	lds	r24, 0x00C0
    12c4:	88 1f       	adc	r24, r24
    12c6:	88 27       	eor	r24, r24
    12c8:	88 1f       	adc	r24, r24
    12ca:	08 95       	ret
        }
return 0;
    12cc:	80 e0       	ldi	r24, 0x00	; 0
}
    12ce:	08 95       	ret

000012d0 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    12d0:	cf 93       	push	r28
    12d2:	df 93       	push	r29
 char c;
   while((c=pgm_read_byte(addr++)))
    12d4:	fc 01       	movw	r30, r24
    12d6:	24 91       	lpm	r18, Z
    12d8:	ec 01       	movw	r28, r24
    12da:	21 96       	adiw	r28, 0x01	; 1
    12dc:	22 23       	and	r18, r18
    12de:	51 f0       	breq	.+20     	; 0x12f4 <nrk_kprintf+0x24>
        putchar(c);
    12e0:	60 91 fa 06 	lds	r22, 0x06FA
    12e4:	70 91 fb 06 	lds	r23, 0x06FB
    12e8:	82 2f       	mov	r24, r18
    12ea:	90 e0       	ldi	r25, 0x00	; 0
    12ec:	0e 94 12 2a 	call	0x5424	; 0x5424 <fputc>
    12f0:	ce 01       	movw	r24, r28
    12f2:	f0 cf       	rjmp	.-32     	; 0x12d4 <nrk_kprintf+0x4>
}
    12f4:	df 91       	pop	r29
    12f6:	cf 91       	pop	r28
    12f8:	08 95       	ret

000012fa <PORT_INIT>:

#ifdef SPI_SS_PULLUP
        DDRB  = BM(MOSI) | BM(SCK) | BM(SPI_SS);  
        PORTB = BM(MOSI) | BM(SCK) | BM(SPI_SS); 
#else
        DDRB  = BM(MOSI) | BM(SCK);  
    12fa:	86 e0       	ldi	r24, 0x06	; 6
    12fc:	84 b9       	out	0x04, r24	; 4
        PORTB = BM(MOSI) | BM(SCK); 
    12fe:	85 b9       	out	0x05, r24	; 5
#endif
        DDRD  = BM(LED_0) | BM(LED_1) | BM(LED_2) | BM(LED_3) |  BM(UART1_TXD) ; 
    1300:	88 ef       	ldi	r24, 0xF8	; 248
    1302:	8a b9       	out	0x0a, r24	; 10
	PORTD = BM(LED_0)|BM(LED_1)|BM(LED_2)|BM(LED_3);
    1304:	80 ef       	ldi	r24, 0xF0	; 240
    1306:	8b b9       	out	0x0b, r24	; 11
        DDRE = BM(UART0_TXD); 
    1308:	82 e0       	ldi	r24, 0x02	; 2
    130a:	8d b9       	out	0x0d, r24	; 13
    130c:	08 95       	ret

0000130e <nrk_setup_ports>:
        putchar(c);
}

void nrk_setup_ports()
{
PORT_INIT();
    130e:	0c 94 7d 09 	jmp	0x12fa	; 0x12fa <PORT_INIT>

00001312 <nrk_gpio_set>:
//-------------------------------
// GPIO handling functions

int8_t nrk_gpio_set(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    1312:	8f 3f       	cpi	r24, 0xFF	; 255
    1314:	09 f4       	brne	.+2      	; 0x1318 <nrk_gpio_set+0x6>
    1316:	6c c0       	rjmp	.+216    	; 0x13f0 <nrk_gpio_set+0xde>
        switch (pin & 0x07) {
    1318:	e8 2f       	mov	r30, r24
    131a:	e7 70       	andi	r30, 0x07	; 7
    131c:	4e 2f       	mov	r20, r30
    131e:	50 e0       	ldi	r21, 0x00	; 0
    1320:	47 30       	cpi	r20, 0x07	; 7
    1322:	51 05       	cpc	r21, r1
    1324:	08 f0       	brcs	.+2      	; 0x1328 <nrk_gpio_set+0x16>
    1326:	64 c0       	rjmp	.+200    	; 0x13f0 <nrk_gpio_set+0xde>
    1328:	fa 01       	movw	r30, r20
    132a:	e0 57       	subi	r30, 0x70	; 112
    132c:	ff 4f       	sbci	r31, 0xFF	; 255
    132e:	86 95       	lsr	r24
    1330:	86 95       	lsr	r24
    1332:	86 95       	lsr	r24
    1334:	0c 94 90 29 	jmp	0x5320	; 0x5320 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA |= BM((pin & 0xF8) >> 3); } while(0); break; 
    1338:	42 b1       	in	r20, 0x02	; 2
    133a:	21 e0       	ldi	r18, 0x01	; 1
    133c:	30 e0       	ldi	r19, 0x00	; 0
    133e:	b9 01       	movw	r22, r18
    1340:	02 c0       	rjmp	.+4      	; 0x1346 <nrk_gpio_set+0x34>
    1342:	66 0f       	add	r22, r22
    1344:	77 1f       	adc	r23, r23
    1346:	8a 95       	dec	r24
    1348:	e2 f7       	brpl	.-8      	; 0x1342 <nrk_gpio_set+0x30>
    134a:	cb 01       	movw	r24, r22
    134c:	84 2b       	or	r24, r20
    134e:	82 b9       	out	0x02, r24	; 2
    1350:	4d c0       	rjmp	.+154    	; 0x13ec <nrk_gpio_set+0xda>
                case NRK_PORTB:
                        do { PORTB |= BM((pin & 0xF8) >> 3); } while(0); break; 
    1352:	45 b1       	in	r20, 0x05	; 5
    1354:	21 e0       	ldi	r18, 0x01	; 1
    1356:	30 e0       	ldi	r19, 0x00	; 0
    1358:	b9 01       	movw	r22, r18
    135a:	02 c0       	rjmp	.+4      	; 0x1360 <nrk_gpio_set+0x4e>
    135c:	66 0f       	add	r22, r22
    135e:	77 1f       	adc	r23, r23
    1360:	8a 95       	dec	r24
    1362:	e2 f7       	brpl	.-8      	; 0x135c <nrk_gpio_set+0x4a>
    1364:	cb 01       	movw	r24, r22
    1366:	84 2b       	or	r24, r20
    1368:	85 b9       	out	0x05, r24	; 5
    136a:	40 c0       	rjmp	.+128    	; 0x13ec <nrk_gpio_set+0xda>
                case NRK_PORTC:
                        do { PORTC |= BM((pin & 0xF8) >> 3); } while(0); break; 
    136c:	48 b1       	in	r20, 0x08	; 8
    136e:	21 e0       	ldi	r18, 0x01	; 1
    1370:	30 e0       	ldi	r19, 0x00	; 0
    1372:	b9 01       	movw	r22, r18
    1374:	02 c0       	rjmp	.+4      	; 0x137a <nrk_gpio_set+0x68>
    1376:	66 0f       	add	r22, r22
    1378:	77 1f       	adc	r23, r23
    137a:	8a 95       	dec	r24
    137c:	e2 f7       	brpl	.-8      	; 0x1376 <nrk_gpio_set+0x64>
    137e:	cb 01       	movw	r24, r22
    1380:	84 2b       	or	r24, r20
    1382:	88 b9       	out	0x08, r24	; 8
    1384:	33 c0       	rjmp	.+102    	; 0x13ec <nrk_gpio_set+0xda>
                case NRK_PORTD:
                        do { PORTD |= BM((pin & 0xF8) >> 3); } while(0); break; 
    1386:	4b b1       	in	r20, 0x0b	; 11
    1388:	21 e0       	ldi	r18, 0x01	; 1
    138a:	30 e0       	ldi	r19, 0x00	; 0
    138c:	b9 01       	movw	r22, r18
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <nrk_gpio_set+0x82>
    1390:	66 0f       	add	r22, r22
    1392:	77 1f       	adc	r23, r23
    1394:	8a 95       	dec	r24
    1396:	e2 f7       	brpl	.-8      	; 0x1390 <nrk_gpio_set+0x7e>
    1398:	cb 01       	movw	r24, r22
    139a:	84 2b       	or	r24, r20
    139c:	8b b9       	out	0x0b, r24	; 11
    139e:	26 c0       	rjmp	.+76     	; 0x13ec <nrk_gpio_set+0xda>
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
    13a0:	4e b1       	in	r20, 0x0e	; 14
    13a2:	21 e0       	ldi	r18, 0x01	; 1
    13a4:	30 e0       	ldi	r19, 0x00	; 0
    13a6:	b9 01       	movw	r22, r18
    13a8:	02 c0       	rjmp	.+4      	; 0x13ae <nrk_gpio_set+0x9c>
    13aa:	66 0f       	add	r22, r22
    13ac:	77 1f       	adc	r23, r23
    13ae:	8a 95       	dec	r24
    13b0:	e2 f7       	brpl	.-8      	; 0x13aa <nrk_gpio_set+0x98>
    13b2:	cb 01       	movw	r24, r22
    13b4:	84 2b       	or	r24, r20
    13b6:	8e b9       	out	0x0e, r24	; 14
    13b8:	19 c0       	rjmp	.+50     	; 0x13ec <nrk_gpio_set+0xda>
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
    13ba:	41 b3       	in	r20, 0x11	; 17
    13bc:	21 e0       	ldi	r18, 0x01	; 1
    13be:	30 e0       	ldi	r19, 0x00	; 0
    13c0:	b9 01       	movw	r22, r18
    13c2:	02 c0       	rjmp	.+4      	; 0x13c8 <nrk_gpio_set+0xb6>
    13c4:	66 0f       	add	r22, r22
    13c6:	77 1f       	adc	r23, r23
    13c8:	8a 95       	dec	r24
    13ca:	e2 f7       	brpl	.-8      	; 0x13c4 <nrk_gpio_set+0xb2>
    13cc:	cb 01       	movw	r24, r22
    13ce:	84 2b       	or	r24, r20
    13d0:	81 bb       	out	0x11, r24	; 17
    13d2:	0c c0       	rjmp	.+24     	; 0x13ec <nrk_gpio_set+0xda>
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    13d4:	44 b3       	in	r20, 0x14	; 20
    13d6:	21 e0       	ldi	r18, 0x01	; 1
    13d8:	30 e0       	ldi	r19, 0x00	; 0
    13da:	b9 01       	movw	r22, r18
    13dc:	02 c0       	rjmp	.+4      	; 0x13e2 <nrk_gpio_set+0xd0>
    13de:	66 0f       	add	r22, r22
    13e0:	77 1f       	adc	r23, r23
    13e2:	8a 95       	dec	r24
    13e4:	e2 f7       	brpl	.-8      	; 0x13de <nrk_gpio_set+0xcc>
    13e6:	cb 01       	movw	r24, r22
    13e8:	84 2b       	or	r24, r20
    13ea:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    13ec:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    13ee:	08 95       	ret
                default: return -1;
    13f0:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    13f2:	08 95       	ret

000013f4 <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    13f4:	8f 3f       	cpi	r24, 0xFF	; 255
    13f6:	09 f4       	brne	.+2      	; 0x13fa <nrk_gpio_clr+0x6>
    13f8:	73 c0       	rjmp	.+230    	; 0x14e0 <nrk_gpio_clr+0xec>
        switch (pin & 0x07) {
    13fa:	e8 2f       	mov	r30, r24
    13fc:	e7 70       	andi	r30, 0x07	; 7
    13fe:	4e 2f       	mov	r20, r30
    1400:	50 e0       	ldi	r21, 0x00	; 0
    1402:	47 30       	cpi	r20, 0x07	; 7
    1404:	51 05       	cpc	r21, r1
    1406:	08 f0       	brcs	.+2      	; 0x140a <nrk_gpio_clr+0x16>
    1408:	6b c0       	rjmp	.+214    	; 0x14e0 <nrk_gpio_clr+0xec>
    140a:	fa 01       	movw	r30, r20
    140c:	e9 56       	subi	r30, 0x69	; 105
    140e:	ff 4f       	sbci	r31, 0xFF	; 255
    1410:	86 95       	lsr	r24
    1412:	86 95       	lsr	r24
    1414:	86 95       	lsr	r24
    1416:	0c 94 90 29 	jmp	0x5320	; 0x5320 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    141a:	42 b1       	in	r20, 0x02	; 2
    141c:	21 e0       	ldi	r18, 0x01	; 1
    141e:	30 e0       	ldi	r19, 0x00	; 0
    1420:	b9 01       	movw	r22, r18
    1422:	02 c0       	rjmp	.+4      	; 0x1428 <nrk_gpio_clr+0x34>
    1424:	66 0f       	add	r22, r22
    1426:	77 1f       	adc	r23, r23
    1428:	8a 95       	dec	r24
    142a:	e2 f7       	brpl	.-8      	; 0x1424 <nrk_gpio_clr+0x30>
    142c:	cb 01       	movw	r24, r22
    142e:	80 95       	com	r24
    1430:	84 23       	and	r24, r20
    1432:	82 b9       	out	0x02, r24	; 2
    1434:	53 c0       	rjmp	.+166    	; 0x14dc <nrk_gpio_clr+0xe8>
                case NRK_PORTB:
                        do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    1436:	45 b1       	in	r20, 0x05	; 5
    1438:	21 e0       	ldi	r18, 0x01	; 1
    143a:	30 e0       	ldi	r19, 0x00	; 0
    143c:	b9 01       	movw	r22, r18
    143e:	02 c0       	rjmp	.+4      	; 0x1444 <nrk_gpio_clr+0x50>
    1440:	66 0f       	add	r22, r22
    1442:	77 1f       	adc	r23, r23
    1444:	8a 95       	dec	r24
    1446:	e2 f7       	brpl	.-8      	; 0x1440 <nrk_gpio_clr+0x4c>
    1448:	cb 01       	movw	r24, r22
    144a:	80 95       	com	r24
    144c:	84 23       	and	r24, r20
    144e:	85 b9       	out	0x05, r24	; 5
    1450:	45 c0       	rjmp	.+138    	; 0x14dc <nrk_gpio_clr+0xe8>
                case NRK_PORTC:
                        do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    1452:	48 b1       	in	r20, 0x08	; 8
    1454:	21 e0       	ldi	r18, 0x01	; 1
    1456:	30 e0       	ldi	r19, 0x00	; 0
    1458:	b9 01       	movw	r22, r18
    145a:	02 c0       	rjmp	.+4      	; 0x1460 <nrk_gpio_clr+0x6c>
    145c:	66 0f       	add	r22, r22
    145e:	77 1f       	adc	r23, r23
    1460:	8a 95       	dec	r24
    1462:	e2 f7       	brpl	.-8      	; 0x145c <nrk_gpio_clr+0x68>
    1464:	cb 01       	movw	r24, r22
    1466:	80 95       	com	r24
    1468:	84 23       	and	r24, r20
    146a:	88 b9       	out	0x08, r24	; 8
    146c:	37 c0       	rjmp	.+110    	; 0x14dc <nrk_gpio_clr+0xe8>
                case NRK_PORTD:
                        do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    146e:	4b b1       	in	r20, 0x0b	; 11
    1470:	21 e0       	ldi	r18, 0x01	; 1
    1472:	30 e0       	ldi	r19, 0x00	; 0
    1474:	b9 01       	movw	r22, r18
    1476:	02 c0       	rjmp	.+4      	; 0x147c <nrk_gpio_clr+0x88>
    1478:	66 0f       	add	r22, r22
    147a:	77 1f       	adc	r23, r23
    147c:	8a 95       	dec	r24
    147e:	e2 f7       	brpl	.-8      	; 0x1478 <nrk_gpio_clr+0x84>
    1480:	cb 01       	movw	r24, r22
    1482:	80 95       	com	r24
    1484:	84 23       	and	r24, r20
    1486:	8b b9       	out	0x0b, r24	; 11
    1488:	29 c0       	rjmp	.+82     	; 0x14dc <nrk_gpio_clr+0xe8>
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    148a:	4e b1       	in	r20, 0x0e	; 14
    148c:	21 e0       	ldi	r18, 0x01	; 1
    148e:	30 e0       	ldi	r19, 0x00	; 0
    1490:	b9 01       	movw	r22, r18
    1492:	02 c0       	rjmp	.+4      	; 0x1498 <nrk_gpio_clr+0xa4>
    1494:	66 0f       	add	r22, r22
    1496:	77 1f       	adc	r23, r23
    1498:	8a 95       	dec	r24
    149a:	e2 f7       	brpl	.-8      	; 0x1494 <nrk_gpio_clr+0xa0>
    149c:	cb 01       	movw	r24, r22
    149e:	80 95       	com	r24
    14a0:	84 23       	and	r24, r20
    14a2:	8e b9       	out	0x0e, r24	; 14
    14a4:	1b c0       	rjmp	.+54     	; 0x14dc <nrk_gpio_clr+0xe8>
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    14a6:	41 b3       	in	r20, 0x11	; 17
    14a8:	21 e0       	ldi	r18, 0x01	; 1
    14aa:	30 e0       	ldi	r19, 0x00	; 0
    14ac:	b9 01       	movw	r22, r18
    14ae:	02 c0       	rjmp	.+4      	; 0x14b4 <nrk_gpio_clr+0xc0>
    14b0:	66 0f       	add	r22, r22
    14b2:	77 1f       	adc	r23, r23
    14b4:	8a 95       	dec	r24
    14b6:	e2 f7       	brpl	.-8      	; 0x14b0 <nrk_gpio_clr+0xbc>
    14b8:	cb 01       	movw	r24, r22
    14ba:	80 95       	com	r24
    14bc:	84 23       	and	r24, r20
    14be:	81 bb       	out	0x11, r24	; 17
    14c0:	0d c0       	rjmp	.+26     	; 0x14dc <nrk_gpio_clr+0xe8>
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    14c2:	44 b3       	in	r20, 0x14	; 20
    14c4:	21 e0       	ldi	r18, 0x01	; 1
    14c6:	30 e0       	ldi	r19, 0x00	; 0
    14c8:	b9 01       	movw	r22, r18
    14ca:	02 c0       	rjmp	.+4      	; 0x14d0 <nrk_gpio_clr+0xdc>
    14cc:	66 0f       	add	r22, r22
    14ce:	77 1f       	adc	r23, r23
    14d0:	8a 95       	dec	r24
    14d2:	e2 f7       	brpl	.-8      	; 0x14cc <nrk_gpio_clr+0xd8>
    14d4:	cb 01       	movw	r24, r22
    14d6:	80 95       	com	r24
    14d8:	84 23       	and	r24, r20
    14da:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    14dc:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    14de:	08 95       	ret
                default: return -1;
    14e0:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    14e2:	08 95       	ret

000014e4 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    14e4:	8f 3f       	cpi	r24, 0xFF	; 255
    14e6:	31 f1       	breq	.+76     	; 0x1534 <nrk_gpio_get+0x50>
        switch (pin & 0x07) {
    14e8:	e8 2f       	mov	r30, r24
    14ea:	e7 70       	andi	r30, 0x07	; 7
    14ec:	4e 2f       	mov	r20, r30
    14ee:	50 e0       	ldi	r21, 0x00	; 0
    14f0:	47 30       	cpi	r20, 0x07	; 7
    14f2:	51 05       	cpc	r21, r1
    14f4:	f8 f4       	brcc	.+62     	; 0x1534 <nrk_gpio_get+0x50>
    14f6:	fa 01       	movw	r30, r20
    14f8:	e2 56       	subi	r30, 0x62	; 98
    14fa:	ff 4f       	sbci	r31, 0xFF	; 255
    14fc:	28 2f       	mov	r18, r24
    14fe:	26 95       	lsr	r18
    1500:	26 95       	lsr	r18
    1502:	26 95       	lsr	r18
    1504:	0c 94 90 29 	jmp	0x5320	; 0x5320 <__tablejump2__>
                case NRK_PORTA:
                        return !!(PINA & BM((pin & 0xF8) >> 3));
    1508:	90 b1       	in	r25, 0x00	; 0
    150a:	0b c0       	rjmp	.+22     	; 0x1522 <nrk_gpio_get+0x3e>
                case NRK_PORTB:
                        return !!(PINB & BM((pin & 0xF8) >> 3));
    150c:	93 b1       	in	r25, 0x03	; 3
    150e:	09 c0       	rjmp	.+18     	; 0x1522 <nrk_gpio_get+0x3e>
                case NRK_PORTC:
                        return !!(PINC & BM((pin & 0xF8) >> 3));
    1510:	96 b1       	in	r25, 0x06	; 6
    1512:	07 c0       	rjmp	.+14     	; 0x1522 <nrk_gpio_get+0x3e>
                case NRK_PORTD:
                        return !!(PIND & BM((pin & 0xF8) >> 3));
    1514:	99 b1       	in	r25, 0x09	; 9
    1516:	05 c0       	rjmp	.+10     	; 0x1522 <nrk_gpio_get+0x3e>
                case NRK_PORTE:
                        return !!(PINE & BM((pin & 0xF8) >> 3));
    1518:	9c b1       	in	r25, 0x0c	; 12
    151a:	03 c0       	rjmp	.+6      	; 0x1522 <nrk_gpio_get+0x3e>
                case NRK_PORTF:
                        return !!(PINF & BM((pin & 0xF8) >> 3));
    151c:	9f b1       	in	r25, 0x0f	; 15
    151e:	01 c0       	rjmp	.+2      	; 0x1522 <nrk_gpio_get+0x3e>
                case NRK_PORTG:
                        return !!(PING & BM((pin & 0xF8) >> 3));
    1520:	92 b3       	in	r25, 0x12	; 18
    1522:	89 2f       	mov	r24, r25
    1524:	90 e0       	ldi	r25, 0x00	; 0
    1526:	02 c0       	rjmp	.+4      	; 0x152c <nrk_gpio_get+0x48>
    1528:	95 95       	asr	r25
    152a:	87 95       	ror	r24
    152c:	2a 95       	dec	r18
    152e:	e2 f7       	brpl	.-8      	; 0x1528 <nrk_gpio_get+0x44>
    1530:	81 70       	andi	r24, 0x01	; 1
    1532:	08 95       	ret
                default: return -1;
    1534:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    1536:	08 95       	ret

00001538 <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1538:	8f 3f       	cpi	r24, 0xFF	; 255
    153a:	09 f4       	brne	.+2      	; 0x153e <nrk_gpio_toggle+0x6>
    153c:	06 c1       	rjmp	.+524    	; 0x174a <nrk_gpio_toggle+0x212>
        switch (pin & 0x07) {
    153e:	e8 2f       	mov	r30, r24
    1540:	e7 70       	andi	r30, 0x07	; 7
    1542:	4e 2f       	mov	r20, r30
    1544:	50 e0       	ldi	r21, 0x00	; 0
    1546:	47 30       	cpi	r20, 0x07	; 7
    1548:	51 05       	cpc	r21, r1
    154a:	08 f0       	brcs	.+2      	; 0x154e <nrk_gpio_toggle+0x16>
    154c:	fe c0       	rjmp	.+508    	; 0x174a <nrk_gpio_toggle+0x212>
    154e:	fa 01       	movw	r30, r20
    1550:	eb 55       	subi	r30, 0x5B	; 91
    1552:	ff 4f       	sbci	r31, 0xFF	; 255
    1554:	86 95       	lsr	r24
    1556:	86 95       	lsr	r24
    1558:	86 95       	lsr	r24
    155a:	0c 94 90 29 	jmp	0x5320	; 0x5320 <__tablejump2__>
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    155e:	20 b1       	in	r18, 0x00	; 0
    1560:	30 e0       	ldi	r19, 0x00	; 0
    1562:	08 2e       	mov	r0, r24
    1564:	02 c0       	rjmp	.+4      	; 0x156a <nrk_gpio_toggle+0x32>
    1566:	35 95       	asr	r19
    1568:	27 95       	ror	r18
    156a:	0a 94       	dec	r0
    156c:	e2 f7       	brpl	.-8      	; 0x1566 <nrk_gpio_toggle+0x2e>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    156e:	42 b1       	in	r20, 0x02	; 2
int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
        switch (pin & 0x07) {
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    1570:	20 fd       	sbrc	r18, 0
    1572:	0b c0       	rjmp	.+22     	; 0x158a <nrk_gpio_toggle+0x52>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    1574:	21 e0       	ldi	r18, 0x01	; 1
    1576:	30 e0       	ldi	r19, 0x00	; 0
    1578:	b9 01       	movw	r22, r18
    157a:	02 c0       	rjmp	.+4      	; 0x1580 <nrk_gpio_toggle+0x48>
    157c:	66 0f       	add	r22, r22
    157e:	77 1f       	adc	r23, r23
    1580:	8a 95       	dec	r24
    1582:	e2 f7       	brpl	.-8      	; 0x157c <nrk_gpio_toggle+0x44>
    1584:	cb 01       	movw	r24, r22
    1586:	84 2b       	or	r24, r20
    1588:	0b c0       	rjmp	.+22     	; 0x15a0 <nrk_gpio_toggle+0x68>
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
    158a:	21 e0       	ldi	r18, 0x01	; 1
    158c:	30 e0       	ldi	r19, 0x00	; 0
    158e:	b9 01       	movw	r22, r18
    1590:	02 c0       	rjmp	.+4      	; 0x1596 <nrk_gpio_toggle+0x5e>
    1592:	66 0f       	add	r22, r22
    1594:	77 1f       	adc	r23, r23
    1596:	8a 95       	dec	r24
    1598:	e2 f7       	brpl	.-8      	; 0x1592 <nrk_gpio_toggle+0x5a>
    159a:	cb 01       	movw	r24, r22
    159c:	80 95       	com	r24
    159e:	84 23       	and	r24, r20
    15a0:	82 b9       	out	0x02, r24	; 2
    15a2:	16 c0       	rjmp	.+44     	; 0x15d0 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    15a4:	23 b1       	in	r18, 0x03	; 3
    15a6:	30 e0       	ldi	r19, 0x00	; 0
    15a8:	08 2e       	mov	r0, r24
    15aa:	02 c0       	rjmp	.+4      	; 0x15b0 <nrk_gpio_toggle+0x78>
    15ac:	35 95       	asr	r19
    15ae:	27 95       	ror	r18
    15b0:	0a 94       	dec	r0
    15b2:	e2 f7       	brpl	.-8      	; 0x15ac <nrk_gpio_toggle+0x74>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    15b4:	45 b1       	in	r20, 0x05	; 5
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    15b6:	20 fd       	sbrc	r18, 0
    15b8:	0d c0       	rjmp	.+26     	; 0x15d4 <nrk_gpio_toggle+0x9c>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    15ba:	21 e0       	ldi	r18, 0x01	; 1
    15bc:	30 e0       	ldi	r19, 0x00	; 0
    15be:	b9 01       	movw	r22, r18
    15c0:	02 c0       	rjmp	.+4      	; 0x15c6 <nrk_gpio_toggle+0x8e>
    15c2:	66 0f       	add	r22, r22
    15c4:	77 1f       	adc	r23, r23
    15c6:	8a 95       	dec	r24
    15c8:	e2 f7       	brpl	.-8      	; 0x15c2 <nrk_gpio_toggle+0x8a>
    15ca:	cb 01       	movw	r24, r22
    15cc:	84 2b       	or	r24, r20
    15ce:	85 b9       	out	0x05, r24	; 5
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                 default: return -1;
        }
        return 1;
    15d0:	81 e0       	ldi	r24, 0x01	; 1
    15d2:	08 95       	ret
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
    15d4:	21 e0       	ldi	r18, 0x01	; 1
    15d6:	30 e0       	ldi	r19, 0x00	; 0
    15d8:	b9 01       	movw	r22, r18
    15da:	02 c0       	rjmp	.+4      	; 0x15e0 <nrk_gpio_toggle+0xa8>
    15dc:	66 0f       	add	r22, r22
    15de:	77 1f       	adc	r23, r23
    15e0:	8a 95       	dec	r24
    15e2:	e2 f7       	brpl	.-8      	; 0x15dc <nrk_gpio_toggle+0xa4>
    15e4:	cb 01       	movw	r24, r22
    15e6:	80 95       	com	r24
    15e8:	84 23       	and	r24, r20
    15ea:	f1 cf       	rjmp	.-30     	; 0x15ce <nrk_gpio_toggle+0x96>
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    15ec:	26 b1       	in	r18, 0x06	; 6
    15ee:	30 e0       	ldi	r19, 0x00	; 0
    15f0:	08 2e       	mov	r0, r24
    15f2:	02 c0       	rjmp	.+4      	; 0x15f8 <nrk_gpio_toggle+0xc0>
    15f4:	35 95       	asr	r19
    15f6:	27 95       	ror	r18
    15f8:	0a 94       	dec	r0
    15fa:	e2 f7       	brpl	.-8      	; 0x15f4 <nrk_gpio_toggle+0xbc>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    15fc:	48 b1       	in	r20, 0x08	; 8
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    15fe:	20 fd       	sbrc	r18, 0
    1600:	0b c0       	rjmp	.+22     	; 0x1618 <nrk_gpio_toggle+0xe0>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    1602:	21 e0       	ldi	r18, 0x01	; 1
    1604:	30 e0       	ldi	r19, 0x00	; 0
    1606:	b9 01       	movw	r22, r18
    1608:	02 c0       	rjmp	.+4      	; 0x160e <nrk_gpio_toggle+0xd6>
    160a:	66 0f       	add	r22, r22
    160c:	77 1f       	adc	r23, r23
    160e:	8a 95       	dec	r24
    1610:	e2 f7       	brpl	.-8      	; 0x160a <nrk_gpio_toggle+0xd2>
    1612:	cb 01       	movw	r24, r22
    1614:	84 2b       	or	r24, r20
    1616:	0b c0       	rjmp	.+22     	; 0x162e <nrk_gpio_toggle+0xf6>
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
    1618:	21 e0       	ldi	r18, 0x01	; 1
    161a:	30 e0       	ldi	r19, 0x00	; 0
    161c:	b9 01       	movw	r22, r18
    161e:	02 c0       	rjmp	.+4      	; 0x1624 <nrk_gpio_toggle+0xec>
    1620:	66 0f       	add	r22, r22
    1622:	77 1f       	adc	r23, r23
    1624:	8a 95       	dec	r24
    1626:	e2 f7       	brpl	.-8      	; 0x1620 <nrk_gpio_toggle+0xe8>
    1628:	cb 01       	movw	r24, r22
    162a:	80 95       	com	r24
    162c:	84 23       	and	r24, r20
    162e:	88 b9       	out	0x08, r24	; 8
    1630:	cf cf       	rjmp	.-98     	; 0x15d0 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    1632:	29 b1       	in	r18, 0x09	; 9
    1634:	30 e0       	ldi	r19, 0x00	; 0
    1636:	08 2e       	mov	r0, r24
    1638:	02 c0       	rjmp	.+4      	; 0x163e <nrk_gpio_toggle+0x106>
    163a:	35 95       	asr	r19
    163c:	27 95       	ror	r18
    163e:	0a 94       	dec	r0
    1640:	e2 f7       	brpl	.-8      	; 0x163a <nrk_gpio_toggle+0x102>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    1642:	4b b1       	in	r20, 0x0b	; 11
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    1644:	20 fd       	sbrc	r18, 0
    1646:	0b c0       	rjmp	.+22     	; 0x165e <nrk_gpio_toggle+0x126>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    1648:	21 e0       	ldi	r18, 0x01	; 1
    164a:	30 e0       	ldi	r19, 0x00	; 0
    164c:	b9 01       	movw	r22, r18
    164e:	02 c0       	rjmp	.+4      	; 0x1654 <nrk_gpio_toggle+0x11c>
    1650:	66 0f       	add	r22, r22
    1652:	77 1f       	adc	r23, r23
    1654:	8a 95       	dec	r24
    1656:	e2 f7       	brpl	.-8      	; 0x1650 <nrk_gpio_toggle+0x118>
    1658:	cb 01       	movw	r24, r22
    165a:	84 2b       	or	r24, r20
    165c:	0b c0       	rjmp	.+22     	; 0x1674 <nrk_gpio_toggle+0x13c>
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
    165e:	21 e0       	ldi	r18, 0x01	; 1
    1660:	30 e0       	ldi	r19, 0x00	; 0
    1662:	b9 01       	movw	r22, r18
    1664:	02 c0       	rjmp	.+4      	; 0x166a <nrk_gpio_toggle+0x132>
    1666:	66 0f       	add	r22, r22
    1668:	77 1f       	adc	r23, r23
    166a:	8a 95       	dec	r24
    166c:	e2 f7       	brpl	.-8      	; 0x1666 <nrk_gpio_toggle+0x12e>
    166e:	cb 01       	movw	r24, r22
    1670:	80 95       	com	r24
    1672:	84 23       	and	r24, r20
    1674:	8b b9       	out	0x0b, r24	; 11
    1676:	ac cf       	rjmp	.-168    	; 0x15d0 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    1678:	2c b1       	in	r18, 0x0c	; 12
    167a:	30 e0       	ldi	r19, 0x00	; 0
    167c:	08 2e       	mov	r0, r24
    167e:	02 c0       	rjmp	.+4      	; 0x1684 <nrk_gpio_toggle+0x14c>
    1680:	35 95       	asr	r19
    1682:	27 95       	ror	r18
    1684:	0a 94       	dec	r0
    1686:	e2 f7       	brpl	.-8      	; 0x1680 <nrk_gpio_toggle+0x148>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    1688:	4e b1       	in	r20, 0x0e	; 14
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    168a:	20 fd       	sbrc	r18, 0
    168c:	0b c0       	rjmp	.+22     	; 0x16a4 <nrk_gpio_toggle+0x16c>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    168e:	21 e0       	ldi	r18, 0x01	; 1
    1690:	30 e0       	ldi	r19, 0x00	; 0
    1692:	b9 01       	movw	r22, r18
    1694:	02 c0       	rjmp	.+4      	; 0x169a <nrk_gpio_toggle+0x162>
    1696:	66 0f       	add	r22, r22
    1698:	77 1f       	adc	r23, r23
    169a:	8a 95       	dec	r24
    169c:	e2 f7       	brpl	.-8      	; 0x1696 <nrk_gpio_toggle+0x15e>
    169e:	cb 01       	movw	r24, r22
    16a0:	84 2b       	or	r24, r20
    16a2:	0b c0       	rjmp	.+22     	; 0x16ba <nrk_gpio_toggle+0x182>
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
    16a4:	21 e0       	ldi	r18, 0x01	; 1
    16a6:	30 e0       	ldi	r19, 0x00	; 0
    16a8:	b9 01       	movw	r22, r18
    16aa:	02 c0       	rjmp	.+4      	; 0x16b0 <nrk_gpio_toggle+0x178>
    16ac:	66 0f       	add	r22, r22
    16ae:	77 1f       	adc	r23, r23
    16b0:	8a 95       	dec	r24
    16b2:	e2 f7       	brpl	.-8      	; 0x16ac <nrk_gpio_toggle+0x174>
    16b4:	cb 01       	movw	r24, r22
    16b6:	80 95       	com	r24
    16b8:	84 23       	and	r24, r20
    16ba:	8e b9       	out	0x0e, r24	; 14
    16bc:	89 cf       	rjmp	.-238    	; 0x15d0 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    16be:	2f b1       	in	r18, 0x0f	; 15
    16c0:	30 e0       	ldi	r19, 0x00	; 0
    16c2:	08 2e       	mov	r0, r24
    16c4:	02 c0       	rjmp	.+4      	; 0x16ca <nrk_gpio_toggle+0x192>
    16c6:	35 95       	asr	r19
    16c8:	27 95       	ror	r18
    16ca:	0a 94       	dec	r0
    16cc:	e2 f7       	brpl	.-8      	; 0x16c6 <nrk_gpio_toggle+0x18e>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    16ce:	41 b3       	in	r20, 0x11	; 17
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    16d0:	20 fd       	sbrc	r18, 0
    16d2:	0b c0       	rjmp	.+22     	; 0x16ea <nrk_gpio_toggle+0x1b2>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    16d4:	21 e0       	ldi	r18, 0x01	; 1
    16d6:	30 e0       	ldi	r19, 0x00	; 0
    16d8:	b9 01       	movw	r22, r18
    16da:	02 c0       	rjmp	.+4      	; 0x16e0 <nrk_gpio_toggle+0x1a8>
    16dc:	66 0f       	add	r22, r22
    16de:	77 1f       	adc	r23, r23
    16e0:	8a 95       	dec	r24
    16e2:	e2 f7       	brpl	.-8      	; 0x16dc <nrk_gpio_toggle+0x1a4>
    16e4:	cb 01       	movw	r24, r22
    16e6:	84 2b       	or	r24, r20
    16e8:	0b c0       	rjmp	.+22     	; 0x1700 <nrk_gpio_toggle+0x1c8>
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
    16ea:	21 e0       	ldi	r18, 0x01	; 1
    16ec:	30 e0       	ldi	r19, 0x00	; 0
    16ee:	b9 01       	movw	r22, r18
    16f0:	02 c0       	rjmp	.+4      	; 0x16f6 <nrk_gpio_toggle+0x1be>
    16f2:	66 0f       	add	r22, r22
    16f4:	77 1f       	adc	r23, r23
    16f6:	8a 95       	dec	r24
    16f8:	e2 f7       	brpl	.-8      	; 0x16f2 <nrk_gpio_toggle+0x1ba>
    16fa:	cb 01       	movw	r24, r22
    16fc:	80 95       	com	r24
    16fe:	84 23       	and	r24, r20
    1700:	81 bb       	out	0x11, r24	; 17
    1702:	66 cf       	rjmp	.-308    	; 0x15d0 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    1704:	22 b3       	in	r18, 0x12	; 18
    1706:	30 e0       	ldi	r19, 0x00	; 0
    1708:	08 2e       	mov	r0, r24
    170a:	02 c0       	rjmp	.+4      	; 0x1710 <nrk_gpio_toggle+0x1d8>
    170c:	35 95       	asr	r19
    170e:	27 95       	ror	r18
    1710:	0a 94       	dec	r0
    1712:	e2 f7       	brpl	.-8      	; 0x170c <nrk_gpio_toggle+0x1d4>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    1714:	44 b3       	in	r20, 0x14	; 20
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    1716:	20 fd       	sbrc	r18, 0
    1718:	0b c0       	rjmp	.+22     	; 0x1730 <nrk_gpio_toggle+0x1f8>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    171a:	21 e0       	ldi	r18, 0x01	; 1
    171c:	30 e0       	ldi	r19, 0x00	; 0
    171e:	b9 01       	movw	r22, r18
    1720:	02 c0       	rjmp	.+4      	; 0x1726 <nrk_gpio_toggle+0x1ee>
    1722:	66 0f       	add	r22, r22
    1724:	77 1f       	adc	r23, r23
    1726:	8a 95       	dec	r24
    1728:	e2 f7       	brpl	.-8      	; 0x1722 <nrk_gpio_toggle+0x1ea>
    172a:	cb 01       	movw	r24, r22
    172c:	84 2b       	or	r24, r20
    172e:	0b c0       	rjmp	.+22     	; 0x1746 <nrk_gpio_toggle+0x20e>
                        } else {
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
    1730:	21 e0       	ldi	r18, 0x01	; 1
    1732:	30 e0       	ldi	r19, 0x00	; 0
    1734:	b9 01       	movw	r22, r18
    1736:	02 c0       	rjmp	.+4      	; 0x173c <nrk_gpio_toggle+0x204>
    1738:	66 0f       	add	r22, r22
    173a:	77 1f       	adc	r23, r23
    173c:	8a 95       	dec	r24
    173e:	e2 f7       	brpl	.-8      	; 0x1738 <nrk_gpio_toggle+0x200>
    1740:	cb 01       	movw	r24, r22
    1742:	80 95       	com	r24
    1744:	84 23       	and	r24, r20
    1746:	84 bb       	out	0x14, r24	; 20
    1748:	43 cf       	rjmp	.-378    	; 0x15d0 <nrk_gpio_toggle+0x98>
                        }
                        break;
                 default: return -1;
    174a:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    174c:	08 95       	ret

0000174e <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    174e:	8f 3f       	cpi	r24, 0xFF	; 255
    1750:	09 f4       	brne	.+2      	; 0x1754 <nrk_gpio_direction+0x6>
    1752:	d5 c0       	rjmp	.+426    	; 0x18fe <nrk_gpio_direction+0x1b0>
    1754:	e8 2f       	mov	r30, r24
    1756:	e7 70       	andi	r30, 0x07	; 7
        if (pin_direction == NRK_PIN_INPUT) {
                switch (pin & 0x07) {
    1758:	4e 2f       	mov	r20, r30
    175a:	50 e0       	ldi	r21, 0x00	; 0
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
        if (pin_direction == NRK_PIN_INPUT) {
    175c:	61 11       	cpse	r22, r1
    175e:	67 c0       	rjmp	.+206    	; 0x182e <nrk_gpio_direction+0xe0>
                switch (pin & 0x07) {
    1760:	47 30       	cpi	r20, 0x07	; 7
    1762:	51 05       	cpc	r21, r1
    1764:	08 f0       	brcs	.+2      	; 0x1768 <nrk_gpio_direction+0x1a>
    1766:	cb c0       	rjmp	.+406    	; 0x18fe <nrk_gpio_direction+0x1b0>
    1768:	fa 01       	movw	r30, r20
    176a:	e4 55       	subi	r30, 0x54	; 84
    176c:	ff 4f       	sbci	r31, 0xFF	; 255
    176e:	86 95       	lsr	r24
    1770:	86 95       	lsr	r24
    1772:	86 95       	lsr	r24
    1774:	0c 94 90 29 	jmp	0x5320	; 0x5320 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA &= ~BM((pin & 0xF8) >> 3); 
    1778:	41 b1       	in	r20, 0x01	; 1
    177a:	21 e0       	ldi	r18, 0x01	; 1
    177c:	30 e0       	ldi	r19, 0x00	; 0
    177e:	b9 01       	movw	r22, r18
    1780:	02 c0       	rjmp	.+4      	; 0x1786 <nrk_gpio_direction+0x38>
    1782:	66 0f       	add	r22, r22
    1784:	77 1f       	adc	r23, r23
    1786:	8a 95       	dec	r24
    1788:	e2 f7       	brpl	.-8      	; 0x1782 <nrk_gpio_direction+0x34>
    178a:	cb 01       	movw	r24, r22
    178c:	80 95       	com	r24
    178e:	84 23       	and	r24, r20
    1790:	65 c0       	rjmp	.+202    	; 0x185c <nrk_gpio_direction+0x10e>
                                //PORTA |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTB:
                                DDRB &= ~BM((pin & 0xF8) >> 3); 
    1792:	44 b1       	in	r20, 0x04	; 4
    1794:	21 e0       	ldi	r18, 0x01	; 1
    1796:	30 e0       	ldi	r19, 0x00	; 0
    1798:	b9 01       	movw	r22, r18
    179a:	02 c0       	rjmp	.+4      	; 0x17a0 <nrk_gpio_direction+0x52>
    179c:	66 0f       	add	r22, r22
    179e:	77 1f       	adc	r23, r23
    17a0:	8a 95       	dec	r24
    17a2:	e2 f7       	brpl	.-8      	; 0x179c <nrk_gpio_direction+0x4e>
    17a4:	cb 01       	movw	r24, r22
    17a6:	80 95       	com	r24
    17a8:	84 23       	and	r24, r20
    17aa:	65 c0       	rjmp	.+202    	; 0x1876 <nrk_gpio_direction+0x128>
                                //PORTB |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTC:
                                DDRC &= ~BM((pin & 0xF8) >> 3); 
    17ac:	47 b1       	in	r20, 0x07	; 7
    17ae:	21 e0       	ldi	r18, 0x01	; 1
    17b0:	30 e0       	ldi	r19, 0x00	; 0
    17b2:	b9 01       	movw	r22, r18
    17b4:	02 c0       	rjmp	.+4      	; 0x17ba <nrk_gpio_direction+0x6c>
    17b6:	66 0f       	add	r22, r22
    17b8:	77 1f       	adc	r23, r23
    17ba:	8a 95       	dec	r24
    17bc:	e2 f7       	brpl	.-8      	; 0x17b6 <nrk_gpio_direction+0x68>
    17be:	cb 01       	movw	r24, r22
    17c0:	80 95       	com	r24
    17c2:	84 23       	and	r24, r20
    17c4:	65 c0       	rjmp	.+202    	; 0x1890 <nrk_gpio_direction+0x142>
                                //PORTC |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTD:
                                DDRD &= ~BM((pin & 0xF8) >> 3); 
    17c6:	4a b1       	in	r20, 0x0a	; 10
    17c8:	21 e0       	ldi	r18, 0x01	; 1
    17ca:	30 e0       	ldi	r19, 0x00	; 0
    17cc:	b9 01       	movw	r22, r18
    17ce:	02 c0       	rjmp	.+4      	; 0x17d4 <nrk_gpio_direction+0x86>
    17d0:	66 0f       	add	r22, r22
    17d2:	77 1f       	adc	r23, r23
    17d4:	8a 95       	dec	r24
    17d6:	e2 f7       	brpl	.-8      	; 0x17d0 <nrk_gpio_direction+0x82>
    17d8:	cb 01       	movw	r24, r22
    17da:	80 95       	com	r24
    17dc:	84 23       	and	r24, r20
    17de:	65 c0       	rjmp	.+202    	; 0x18aa <nrk_gpio_direction+0x15c>
                                //PORTD |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTE:
                                DDRE &= ~BM((pin & 0xF8) >> 3); 
    17e0:	4d b1       	in	r20, 0x0d	; 13
    17e2:	21 e0       	ldi	r18, 0x01	; 1
    17e4:	30 e0       	ldi	r19, 0x00	; 0
    17e6:	b9 01       	movw	r22, r18
    17e8:	02 c0       	rjmp	.+4      	; 0x17ee <nrk_gpio_direction+0xa0>
    17ea:	66 0f       	add	r22, r22
    17ec:	77 1f       	adc	r23, r23
    17ee:	8a 95       	dec	r24
    17f0:	e2 f7       	brpl	.-8      	; 0x17ea <nrk_gpio_direction+0x9c>
    17f2:	cb 01       	movw	r24, r22
    17f4:	80 95       	com	r24
    17f6:	84 23       	and	r24, r20
    17f8:	65 c0       	rjmp	.+202    	; 0x18c4 <nrk_gpio_direction+0x176>
                                //PORTE |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTF:
                                DDRF &= ~BM((pin & 0xF8) >> 3);
    17fa:	40 b3       	in	r20, 0x10	; 16
    17fc:	21 e0       	ldi	r18, 0x01	; 1
    17fe:	30 e0       	ldi	r19, 0x00	; 0
    1800:	b9 01       	movw	r22, r18
    1802:	02 c0       	rjmp	.+4      	; 0x1808 <nrk_gpio_direction+0xba>
    1804:	66 0f       	add	r22, r22
    1806:	77 1f       	adc	r23, r23
    1808:	8a 95       	dec	r24
    180a:	e2 f7       	brpl	.-8      	; 0x1804 <nrk_gpio_direction+0xb6>
    180c:	cb 01       	movw	r24, r22
    180e:	80 95       	com	r24
    1810:	84 23       	and	r24, r20
    1812:	65 c0       	rjmp	.+202    	; 0x18de <nrk_gpio_direction+0x190>
                                //PORTF |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTG:
                                DDRG &= ~BM((pin & 0xF8) >> 3);
    1814:	43 b3       	in	r20, 0x13	; 19
    1816:	21 e0       	ldi	r18, 0x01	; 1
    1818:	30 e0       	ldi	r19, 0x00	; 0
    181a:	b9 01       	movw	r22, r18
    181c:	02 c0       	rjmp	.+4      	; 0x1822 <nrk_gpio_direction+0xd4>
    181e:	66 0f       	add	r22, r22
    1820:	77 1f       	adc	r23, r23
    1822:	8a 95       	dec	r24
    1824:	e2 f7       	brpl	.-8      	; 0x181e <nrk_gpio_direction+0xd0>
    1826:	cb 01       	movw	r24, r22
    1828:	80 95       	com	r24
    182a:	84 23       	and	r24, r20
    182c:	65 c0       	rjmp	.+202    	; 0x18f8 <nrk_gpio_direction+0x1aa>
                                //PORTG |= BM((pin & 0xF8) >> 3); 
                                break;
                        default: return -1;
                }
        } else {
                switch (pin & 0x07) {
    182e:	47 30       	cpi	r20, 0x07	; 7
    1830:	51 05       	cpc	r21, r1
    1832:	08 f0       	brcs	.+2      	; 0x1836 <nrk_gpio_direction+0xe8>
    1834:	64 c0       	rjmp	.+200    	; 0x18fe <nrk_gpio_direction+0x1b0>
    1836:	fa 01       	movw	r30, r20
    1838:	ed 54       	subi	r30, 0x4D	; 77
    183a:	ff 4f       	sbci	r31, 0xFF	; 255
    183c:	86 95       	lsr	r24
    183e:	86 95       	lsr	r24
    1840:	86 95       	lsr	r24
    1842:	0c 94 90 29 	jmp	0x5320	; 0x5320 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA |= BM((pin & 0xF8) >> 3); break;
    1846:	41 b1       	in	r20, 0x01	; 1
    1848:	21 e0       	ldi	r18, 0x01	; 1
    184a:	30 e0       	ldi	r19, 0x00	; 0
    184c:	b9 01       	movw	r22, r18
    184e:	02 c0       	rjmp	.+4      	; 0x1854 <nrk_gpio_direction+0x106>
    1850:	66 0f       	add	r22, r22
    1852:	77 1f       	adc	r23, r23
    1854:	8a 95       	dec	r24
    1856:	e2 f7       	brpl	.-8      	; 0x1850 <nrk_gpio_direction+0x102>
    1858:	cb 01       	movw	r24, r22
    185a:	84 2b       	or	r24, r20
    185c:	81 b9       	out	0x01, r24	; 1
    185e:	4d c0       	rjmp	.+154    	; 0x18fa <nrk_gpio_direction+0x1ac>
                        case NRK_PORTB:
                                DDRB |= BM((pin & 0xF8) >> 3); break;
    1860:	44 b1       	in	r20, 0x04	; 4
    1862:	21 e0       	ldi	r18, 0x01	; 1
    1864:	30 e0       	ldi	r19, 0x00	; 0
    1866:	b9 01       	movw	r22, r18
    1868:	02 c0       	rjmp	.+4      	; 0x186e <nrk_gpio_direction+0x120>
    186a:	66 0f       	add	r22, r22
    186c:	77 1f       	adc	r23, r23
    186e:	8a 95       	dec	r24
    1870:	e2 f7       	brpl	.-8      	; 0x186a <nrk_gpio_direction+0x11c>
    1872:	cb 01       	movw	r24, r22
    1874:	84 2b       	or	r24, r20
    1876:	84 b9       	out	0x04, r24	; 4
    1878:	40 c0       	rjmp	.+128    	; 0x18fa <nrk_gpio_direction+0x1ac>
                        case NRK_PORTC:
                                DDRC |= BM((pin & 0xF8) >> 3); break;
    187a:	47 b1       	in	r20, 0x07	; 7
    187c:	21 e0       	ldi	r18, 0x01	; 1
    187e:	30 e0       	ldi	r19, 0x00	; 0
    1880:	b9 01       	movw	r22, r18
    1882:	02 c0       	rjmp	.+4      	; 0x1888 <nrk_gpio_direction+0x13a>
    1884:	66 0f       	add	r22, r22
    1886:	77 1f       	adc	r23, r23
    1888:	8a 95       	dec	r24
    188a:	e2 f7       	brpl	.-8      	; 0x1884 <nrk_gpio_direction+0x136>
    188c:	cb 01       	movw	r24, r22
    188e:	84 2b       	or	r24, r20
    1890:	87 b9       	out	0x07, r24	; 7
    1892:	33 c0       	rjmp	.+102    	; 0x18fa <nrk_gpio_direction+0x1ac>
                        case NRK_PORTD:
                                DDRD |= BM((pin & 0xF8) >> 3); break;
    1894:	4a b1       	in	r20, 0x0a	; 10
    1896:	21 e0       	ldi	r18, 0x01	; 1
    1898:	30 e0       	ldi	r19, 0x00	; 0
    189a:	b9 01       	movw	r22, r18
    189c:	02 c0       	rjmp	.+4      	; 0x18a2 <nrk_gpio_direction+0x154>
    189e:	66 0f       	add	r22, r22
    18a0:	77 1f       	adc	r23, r23
    18a2:	8a 95       	dec	r24
    18a4:	e2 f7       	brpl	.-8      	; 0x189e <nrk_gpio_direction+0x150>
    18a6:	cb 01       	movw	r24, r22
    18a8:	84 2b       	or	r24, r20
    18aa:	8a b9       	out	0x0a, r24	; 10
    18ac:	26 c0       	rjmp	.+76     	; 0x18fa <nrk_gpio_direction+0x1ac>
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
    18ae:	4d b1       	in	r20, 0x0d	; 13
    18b0:	21 e0       	ldi	r18, 0x01	; 1
    18b2:	30 e0       	ldi	r19, 0x00	; 0
    18b4:	b9 01       	movw	r22, r18
    18b6:	02 c0       	rjmp	.+4      	; 0x18bc <nrk_gpio_direction+0x16e>
    18b8:	66 0f       	add	r22, r22
    18ba:	77 1f       	adc	r23, r23
    18bc:	8a 95       	dec	r24
    18be:	e2 f7       	brpl	.-8      	; 0x18b8 <nrk_gpio_direction+0x16a>
    18c0:	cb 01       	movw	r24, r22
    18c2:	84 2b       	or	r24, r20
    18c4:	8d b9       	out	0x0d, r24	; 13
    18c6:	19 c0       	rjmp	.+50     	; 0x18fa <nrk_gpio_direction+0x1ac>
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
    18c8:	40 b3       	in	r20, 0x10	; 16
    18ca:	21 e0       	ldi	r18, 0x01	; 1
    18cc:	30 e0       	ldi	r19, 0x00	; 0
    18ce:	b9 01       	movw	r22, r18
    18d0:	02 c0       	rjmp	.+4      	; 0x18d6 <nrk_gpio_direction+0x188>
    18d2:	66 0f       	add	r22, r22
    18d4:	77 1f       	adc	r23, r23
    18d6:	8a 95       	dec	r24
    18d8:	e2 f7       	brpl	.-8      	; 0x18d2 <nrk_gpio_direction+0x184>
    18da:	cb 01       	movw	r24, r22
    18dc:	84 2b       	or	r24, r20
    18de:	80 bb       	out	0x10, r24	; 16
    18e0:	0c c0       	rjmp	.+24     	; 0x18fa <nrk_gpio_direction+0x1ac>
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    18e2:	43 b3       	in	r20, 0x13	; 19
    18e4:	21 e0       	ldi	r18, 0x01	; 1
    18e6:	30 e0       	ldi	r19, 0x00	; 0
    18e8:	b9 01       	movw	r22, r18
    18ea:	02 c0       	rjmp	.+4      	; 0x18f0 <nrk_gpio_direction+0x1a2>
    18ec:	66 0f       	add	r22, r22
    18ee:	77 1f       	adc	r23, r23
    18f0:	8a 95       	dec	r24
    18f2:	e2 f7       	brpl	.-8      	; 0x18ec <nrk_gpio_direction+0x19e>
    18f4:	cb 01       	movw	r24, r22
    18f6:	84 2b       	or	r24, r20
    18f8:	83 bb       	out	0x13, r24	; 19
                        default: return -1;
                }
        }
        return 1;
    18fa:	81 e0       	ldi	r24, 0x01	; 1
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    18fc:	08 95       	ret
                        default: return -1;
    18fe:	8f ef       	ldi	r24, 0xFF	; 255
                }
        }
        return 1;
}
    1900:	08 95       	ret

00001902 <nrk_get_button>:

int8_t nrk_get_button(uint8_t b)
{
if(b==0) {
    1902:	81 11       	cpse	r24, r1
    1904:	06 c0       	rjmp	.+12     	; 0x1912 <nrk_get_button+0x10>
	 return( !(PINA & BM(BUTTON))); 
    1906:	80 b1       	in	r24, 0x00	; 0
    1908:	86 95       	lsr	r24
    190a:	81 70       	andi	r24, 0x01	; 1
    190c:	91 e0       	ldi	r25, 0x01	; 1
    190e:	89 27       	eor	r24, r25
    1910:	08 95       	ret
	} 
return -1;
    1912:	8f ef       	ldi	r24, 0xFF	; 255
}
    1914:	08 95       	ret

00001916 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
if(led==0) { nrk_gpio_toggle(NRK_LED_0); return 1; }
    1916:	00 97       	sbiw	r24, 0x00	; 0
    1918:	11 f4       	brne	.+4      	; 0x191e <nrk_led_toggle+0x8>
    191a:	83 e2       	ldi	r24, 0x23	; 35
    191c:	0d c0       	rjmp	.+26     	; 0x1938 <nrk_led_toggle+0x22>
if(led==1) { nrk_gpio_toggle(NRK_LED_1); return 1; }
    191e:	81 30       	cpi	r24, 0x01	; 1
    1920:	91 05       	cpc	r25, r1
    1922:	11 f4       	brne	.+4      	; 0x1928 <nrk_led_toggle+0x12>
    1924:	8b e2       	ldi	r24, 0x2B	; 43
    1926:	08 c0       	rjmp	.+16     	; 0x1938 <nrk_led_toggle+0x22>
if(led==2) { nrk_gpio_toggle(NRK_LED_2); return 1; }
    1928:	82 30       	cpi	r24, 0x02	; 2
    192a:	91 05       	cpc	r25, r1
    192c:	11 f4       	brne	.+4      	; 0x1932 <nrk_led_toggle+0x1c>
    192e:	83 e3       	ldi	r24, 0x33	; 51
    1930:	03 c0       	rjmp	.+6      	; 0x1938 <nrk_led_toggle+0x22>
if(led==3) { nrk_gpio_toggle(NRK_LED_3); return 1; }
    1932:	03 97       	sbiw	r24, 0x03	; 3
    1934:	29 f4       	brne	.+10     	; 0x1940 <nrk_led_toggle+0x2a>
    1936:	8b e3       	ldi	r24, 0x3B	; 59
    1938:	0e 94 9c 0a 	call	0x1538	; 0x1538 <nrk_gpio_toggle>
    193c:	81 e0       	ldi	r24, 0x01	; 1
    193e:	08 95       	ret
return -1;
    1940:	8f ef       	ldi	r24, 0xFF	; 255
}
    1942:	08 95       	ret

00001944 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
if(led==0) { nrk_gpio_set(NRK_LED_0); return 1; }
    1944:	00 97       	sbiw	r24, 0x00	; 0
    1946:	11 f4       	brne	.+4      	; 0x194c <nrk_led_clr+0x8>
    1948:	83 e2       	ldi	r24, 0x23	; 35
    194a:	0d c0       	rjmp	.+26     	; 0x1966 <nrk_led_clr+0x22>
if(led==1) { nrk_gpio_set(NRK_LED_1); return 1; }
    194c:	81 30       	cpi	r24, 0x01	; 1
    194e:	91 05       	cpc	r25, r1
    1950:	11 f4       	brne	.+4      	; 0x1956 <nrk_led_clr+0x12>
    1952:	8b e2       	ldi	r24, 0x2B	; 43
    1954:	08 c0       	rjmp	.+16     	; 0x1966 <nrk_led_clr+0x22>
if(led==2) { nrk_gpio_set(NRK_LED_2); return 1; }
    1956:	82 30       	cpi	r24, 0x02	; 2
    1958:	91 05       	cpc	r25, r1
    195a:	11 f4       	brne	.+4      	; 0x1960 <nrk_led_clr+0x1c>
    195c:	83 e3       	ldi	r24, 0x33	; 51
    195e:	03 c0       	rjmp	.+6      	; 0x1966 <nrk_led_clr+0x22>
if(led==3) { nrk_gpio_set(NRK_LED_3); return 1; }
    1960:	03 97       	sbiw	r24, 0x03	; 3
    1962:	29 f4       	brne	.+10     	; 0x196e <nrk_led_clr+0x2a>
    1964:	8b e3       	ldi	r24, 0x3B	; 59
    1966:	0e 94 89 09 	call	0x1312	; 0x1312 <nrk_gpio_set>
    196a:	81 e0       	ldi	r24, 0x01	; 1
    196c:	08 95       	ret
return -1;
    196e:	8f ef       	ldi	r24, 0xFF	; 255
}
    1970:	08 95       	ret

00001972 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
if(led==0) { nrk_gpio_clr(NRK_LED_0); return 1; }
    1972:	00 97       	sbiw	r24, 0x00	; 0
    1974:	11 f4       	brne	.+4      	; 0x197a <nrk_led_set+0x8>
    1976:	83 e2       	ldi	r24, 0x23	; 35
    1978:	0d c0       	rjmp	.+26     	; 0x1994 <nrk_led_set+0x22>
if(led==1) { nrk_gpio_clr(NRK_LED_1); return 1; }
    197a:	81 30       	cpi	r24, 0x01	; 1
    197c:	91 05       	cpc	r25, r1
    197e:	11 f4       	brne	.+4      	; 0x1984 <nrk_led_set+0x12>
    1980:	8b e2       	ldi	r24, 0x2B	; 43
    1982:	08 c0       	rjmp	.+16     	; 0x1994 <nrk_led_set+0x22>
if(led==2) { nrk_gpio_clr(NRK_LED_2); return 1; }
    1984:	82 30       	cpi	r24, 0x02	; 2
    1986:	91 05       	cpc	r25, r1
    1988:	11 f4       	brne	.+4      	; 0x198e <nrk_led_set+0x1c>
    198a:	83 e3       	ldi	r24, 0x33	; 51
    198c:	03 c0       	rjmp	.+6      	; 0x1994 <nrk_led_set+0x22>
if(led==3) { nrk_gpio_clr(NRK_LED_3); return 1; }
    198e:	03 97       	sbiw	r24, 0x03	; 3
    1990:	29 f4       	brne	.+10     	; 0x199c <nrk_led_set+0x2a>
    1992:	8b e3       	ldi	r24, 0x3B	; 59
    1994:	0e 94 fa 09 	call	0x13f4	; 0x13f4 <nrk_gpio_clr>
    1998:	81 e0       	ldi	r24, 0x01	; 1
    199a:	08 95       	ret
return -1;
    199c:	8f ef       	ldi	r24, 0xFF	; 255
}
    199e:	08 95       	ret

000019a0 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
if(enable) MCUCR &= ~BM(PUD);
    19a0:	88 23       	and	r24, r24
    19a2:	19 f0       	breq	.+6      	; 0x19aa <nrk_gpio_pullups+0xa>
    19a4:	85 b7       	in	r24, 0x35	; 53
    19a6:	8f 7e       	andi	r24, 0xEF	; 239
    19a8:	02 c0       	rjmp	.+4      	; 0x19ae <nrk_gpio_pullups+0xe>
else MCUCR |= BM(PUD);
    19aa:	85 b7       	in	r24, 0x35	; 53
    19ac:	80 61       	ori	r24, 0x10	; 16
    19ae:	85 bf       	out	0x35, r24	; 53
return NRK_OK;
}
    19b0:	81 e0       	ldi	r24, 0x01	; 1
    19b2:	08 95       	ret

000019b4 <putc1>:
     UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
     UART1_WAIT_AND_SEND(x);
    19b4:	90 91 c8 00 	lds	r25, 0x00C8
    19b8:	95 ff       	sbrs	r25, 5
    19ba:	fc cf       	rjmp	.-8      	; 0x19b4 <putc1>
    19bc:	80 93 ce 00 	sts	0x00CE, r24
    19c0:	08 95       	ret

000019c2 <setup_uart0>:
}

void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    19c2:	90 93 c5 00 	sts	0x00C5, r25
    19c6:	80 93 c4 00 	sts	0x00C4, r24
    19ca:	86 e0       	ldi	r24, 0x06	; 6
    19cc:	80 93 c2 00 	sts	0x00C2, r24
    19d0:	e1 ec       	ldi	r30, 0xC1	; 193
    19d2:	f0 e0       	ldi	r31, 0x00	; 0
    19d4:	80 81       	ld	r24, Z
    19d6:	8b 7f       	andi	r24, 0xFB	; 251
    19d8:	80 83       	st	Z, r24
    19da:	a0 ec       	ldi	r26, 0xC0	; 192
    19dc:	b0 e0       	ldi	r27, 0x00	; 0
    19de:	8c 91       	ld	r24, X
    19e0:	82 60       	ori	r24, 0x02	; 2
    19e2:	8c 93       	st	X, r24
ENABLE_UART0();
    19e4:	80 81       	ld	r24, Z
    19e6:	88 61       	ori	r24, 0x18	; 24
    19e8:	80 83       	st	Z, r24
    19ea:	08 95       	ret

000019ec <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    19ec:	90 93 cd 00 	sts	0x00CD, r25
    19f0:	80 93 cc 00 	sts	0x00CC, r24
    19f4:	86 e0       	ldi	r24, 0x06	; 6
    19f6:	80 93 ca 00 	sts	0x00CA, r24
    19fa:	e9 ec       	ldi	r30, 0xC9	; 201
    19fc:	f0 e0       	ldi	r31, 0x00	; 0
    19fe:	80 81       	ld	r24, Z
    1a00:	8b 7f       	andi	r24, 0xFB	; 251
    1a02:	80 83       	st	Z, r24
    1a04:	a8 ec       	ldi	r26, 0xC8	; 200
    1a06:	b0 e0       	ldi	r27, 0x00	; 0
    1a08:	8c 91       	ld	r24, X
    1a0a:	82 60       	ori	r24, 0x02	; 2
    1a0c:	8c 93       	st	X, r24
ENABLE_UART1();
    1a0e:	80 81       	ld	r24, Z
    1a10:	88 61       	ori	r24, 0x18	; 24
    1a12:	80 83       	st	Z, r24
    1a14:	08 95       	ret

00001a16 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    1a16:	cf 93       	push	r28
    1a18:	df 93       	push	r29

//  setup_uart1(baudrate);
//  stdout = fdevopen( (void *)putc1, (void *)getc1);
//  stdin = fdevopen( (void *)putc1, (void *)getc1);

  setup_uart0(baudrate);
    1a1a:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <setup_uart0>

  stdout = fdevopen( (void *)putc0, (void *)getc0);
    1a1e:	6f e3       	ldi	r22, 0x3F	; 63
    1a20:	79 e0       	ldi	r23, 0x09	; 9
    1a22:	8b e4       	ldi	r24, 0x4B	; 75
    1a24:	99 e0       	ldi	r25, 0x09	; 9
    1a26:	0e 94 c7 29 	call	0x538e	; 0x538e <fdevopen>
    1a2a:	c8 ef       	ldi	r28, 0xF8	; 248
    1a2c:	d6 e0       	ldi	r29, 0x06	; 6
    1a2e:	9b 83       	std	Y+3, r25	; 0x03
    1a30:	8a 83       	std	Y+2, r24	; 0x02
  stdin = fdevopen( (void *)putc0, (void *)getc0);
    1a32:	6f e3       	ldi	r22, 0x3F	; 63
    1a34:	79 e0       	ldi	r23, 0x09	; 9
    1a36:	8b e4       	ldi	r24, 0x4B	; 75
    1a38:	99 e0       	ldi	r25, 0x09	; 9
    1a3a:	0e 94 c7 29 	call	0x538e	; 0x538e <fdevopen>
    1a3e:	99 83       	std	Y+1, r25	; 0x01
    1a40:	88 83       	st	Y, r24
   uart_rx_buf_start=0;
   uart_rx_buf_end=0;
   ENABLE_UART0_RX_INT();
#endif

}
    1a42:	df 91       	pop	r29
    1a44:	cf 91       	pop	r28
    1a46:	08 95       	ret

00001a48 <getc1>:

char getc1()
{
char tmp;

UART1_WAIT_AND_RECEIVE(tmp);
    1a48:	80 91 c8 00 	lds	r24, 0x00C8
    1a4c:	87 ff       	sbrs	r24, 7
    1a4e:	fc cf       	rjmp	.-8      	; 0x1a48 <getc1>
    1a50:	80 91 c8 00 	lds	r24, 0x00C8
    1a54:	8f 77       	andi	r24, 0x7F	; 127
    1a56:	80 93 c8 00 	sts	0x00C8, r24
    1a5a:	80 91 ce 00 	lds	r24, 0x00CE
return tmp;
}
    1a5e:	08 95       	ret

00001a60 <halWait>:
	...
    do {
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    1a68:	01 97       	sbiw	r24, 0x01	; 1
    1a6a:	d1 f7       	brne	.-12     	; 0x1a60 <halWait>

} // halWait
    1a6c:	08 95       	ret

00001a6e <nrk_eeprom_read_byte>:
#include <nrk_error.h>

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
uint8_t v;
v=eeprom_read_byte((uint8_t*)addr);
    1a6e:	0c 94 22 2b 	jmp	0x5644	; 0x5644 <__eerd_byte_m128rfa1>

00001a72 <nrk_eeprom_write_byte>:
return v;
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
eeprom_write_byte( (uint8_t*)addr, value );
    1a72:	0e 94 2a 2b 	call	0x5654	; 0x5654 <__eewr_byte_m128rfa1>
}
    1a76:	08 95       	ret

00001a78 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    1a78:	ef 92       	push	r14
    1a7a:	ff 92       	push	r15
    1a7c:	0f 93       	push	r16
    1a7e:	1f 93       	push	r17
    1a80:	cf 93       	push	r28
    1a82:	df 93       	push	r29
    1a84:	7c 01       	movw	r14, r24
uint8_t checksum,ct;
uint8_t *buf;
buf=(uint8_t *)mac_addr;
checksum=buf[0]+buf[1]+buf[2]+buf[3];
buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    1a86:	80 e0       	ldi	r24, 0x00	; 0
    1a88:	90 e0       	ldi	r25, 0x00	; 0
    1a8a:	0e 94 22 2b 	call	0x5644	; 0x5644 <__eerd_byte_m128rfa1>
    1a8e:	18 2f       	mov	r17, r24
    1a90:	f7 01       	movw	r30, r14
    1a92:	83 83       	std	Z+3, r24	; 0x03
buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    1a94:	81 e0       	ldi	r24, 0x01	; 1
    1a96:	90 e0       	ldi	r25, 0x00	; 0
    1a98:	0e 94 22 2b 	call	0x5644	; 0x5644 <__eerd_byte_m128rfa1>
    1a9c:	08 2f       	mov	r16, r24
    1a9e:	f7 01       	movw	r30, r14
    1aa0:	82 83       	std	Z+2, r24	; 0x02
buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    1aa2:	82 e0       	ldi	r24, 0x02	; 2
    1aa4:	90 e0       	ldi	r25, 0x00	; 0
    1aa6:	0e 94 22 2b 	call	0x5644	; 0x5644 <__eerd_byte_m128rfa1>
    1aaa:	d8 2f       	mov	r29, r24
    1aac:	f7 01       	movw	r30, r14
    1aae:	81 83       	std	Z+1, r24	; 0x01
buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    1ab0:	83 e0       	ldi	r24, 0x03	; 3
    1ab2:	90 e0       	ldi	r25, 0x00	; 0
    1ab4:	0e 94 22 2b 	call	0x5644	; 0x5644 <__eerd_byte_m128rfa1>
    1ab8:	c8 2f       	mov	r28, r24
    1aba:	f7 01       	movw	r30, r14
    1abc:	80 83       	st	Z, r24
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    1abe:	84 e0       	ldi	r24, 0x04	; 4
    1ac0:	90 e0       	ldi	r25, 0x00	; 0
    1ac2:	0e 94 22 2b 	call	0x5644	; 0x5644 <__eerd_byte_m128rfa1>
    1ac6:	10 0f       	add	r17, r16
    1ac8:	d1 0f       	add	r29, r17
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
    1aca:	cd 0f       	add	r28, r29
if(checksum==ct) return NRK_OK;
    1acc:	8c 17       	cp	r24, r28
    1ace:	11 f0       	breq	.+4      	; 0x1ad4 <read_eeprom_mac_address+0x5c>

return NRK_ERROR;
    1ad0:	8f ef       	ldi	r24, 0xFF	; 255
    1ad2:	01 c0       	rjmp	.+2      	; 0x1ad6 <read_eeprom_mac_address+0x5e>
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
if(checksum==ct) return NRK_OK;
    1ad4:	81 e0       	ldi	r24, 0x01	; 1

return NRK_ERROR;
}
    1ad6:	df 91       	pop	r29
    1ad8:	cf 91       	pop	r28
    1ada:	1f 91       	pop	r17
    1adc:	0f 91       	pop	r16
    1ade:	ff 90       	pop	r15
    1ae0:	ef 90       	pop	r14
    1ae2:	08 95       	ret

00001ae4 <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    1ae4:	cf 93       	push	r28
    1ae6:	df 93       	push	r29
    1ae8:	ec 01       	movw	r28, r24
  *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    1aea:	85 e0       	ldi	r24, 0x05	; 5
    1aec:	90 e0       	ldi	r25, 0x00	; 0
    1aee:	0e 94 22 2b 	call	0x5644	; 0x5644 <__eerd_byte_m128rfa1>
    1af2:	88 83       	st	Y, r24
return NRK_OK;
}
    1af4:	81 e0       	ldi	r24, 0x01	; 1
    1af6:	df 91       	pop	r29
    1af8:	cf 91       	pop	r28
    1afa:	08 95       	ret

00001afc <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
  eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    1afc:	fc 01       	movw	r30, r24
    1afe:	60 81       	ld	r22, Z
    1b00:	86 e0       	ldi	r24, 0x06	; 6
    1b02:	90 e0       	ldi	r25, 0x00	; 0
    1b04:	0e 94 2a 2b 	call	0x5654	; 0x5654 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    1b08:	81 e0       	ldi	r24, 0x01	; 1
    1b0a:	08 95       	ret

00001b0c <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    1b0c:	cf 93       	push	r28
    1b0e:	df 93       	push	r29
    1b10:	ec 01       	movw	r28, r24
  *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    1b12:	86 e0       	ldi	r24, 0x06	; 6
    1b14:	90 e0       	ldi	r25, 0x00	; 0
    1b16:	0e 94 22 2b 	call	0x5644	; 0x5644 <__eerd_byte_m128rfa1>
    1b1a:	88 83       	st	Y, r24
  return NRK_OK;
}
    1b1c:	81 e0       	ldi	r24, 0x01	; 1
    1b1e:	df 91       	pop	r29
    1b20:	cf 91       	pop	r28
    1b22:	08 95       	ret

00001b24 <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    1b24:	0f 93       	push	r16
    1b26:	1f 93       	push	r17
    1b28:	cf 93       	push	r28
    1b2a:	df 93       	push	r29
    1b2c:	8c 01       	movw	r16, r24
    1b2e:	c0 e0       	ldi	r28, 0x00	; 0
    1b30:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    1b32:	ce 01       	movw	r24, r28
    1b34:	08 96       	adiw	r24, 0x08	; 8
    1b36:	0e 94 22 2b 	call	0x5644	; 0x5644 <__eerd_byte_m128rfa1>
    1b3a:	f8 01       	movw	r30, r16
    1b3c:	81 93       	st	Z+, r24
    1b3e:	8f 01       	movw	r16, r30
    1b40:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    1b42:	c0 31       	cpi	r28, 0x10	; 16
    1b44:	d1 05       	cpc	r29, r1
    1b46:	a9 f7       	brne	.-22     	; 0x1b32 <read_eeprom_aes_key+0xe>
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
  return NRK_OK;
}
    1b48:	81 e0       	ldi	r24, 0x01	; 1
    1b4a:	df 91       	pop	r29
    1b4c:	cf 91       	pop	r28
    1b4e:	1f 91       	pop	r17
    1b50:	0f 91       	pop	r16
    1b52:	08 95       	ret

00001b54 <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    1b54:	0f 93       	push	r16
    1b56:	1f 93       	push	r17
    1b58:	cf 93       	push	r28
    1b5a:	df 93       	push	r29
    1b5c:	8c 01       	movw	r16, r24
    1b5e:	c0 e0       	ldi	r28, 0x00	; 0
    1b60:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    1b62:	f8 01       	movw	r30, r16
    1b64:	61 91       	ld	r22, Z+
    1b66:	8f 01       	movw	r16, r30
    1b68:	ce 01       	movw	r24, r28
    1b6a:	08 96       	adiw	r24, 0x08	; 8
    1b6c:	0e 94 2a 2b 	call	0x5654	; 0x5654 <__eewr_byte_m128rfa1>
    1b70:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    1b72:	c0 31       	cpi	r28, 0x10	; 16
    1b74:	d1 05       	cpc	r29, r1
    1b76:	a9 f7       	brne	.-22     	; 0x1b62 <write_eeprom_aes_key+0xe>
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
  return NRK_OK;
}
    1b78:	81 e0       	ldi	r24, 0x01	; 1
    1b7a:	df 91       	pop	r29
    1b7c:	cf 91       	pop	r28
    1b7e:	1f 91       	pop	r17
    1b80:	0f 91       	pop	r16
    1b82:	08 95       	ret

00001b84 <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    1b84:	cf 93       	push	r28
    1b86:	df 93       	push	r29
    1b88:	ec 01       	movw	r28, r24
  *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    1b8a:	87 e0       	ldi	r24, 0x07	; 7
    1b8c:	90 e0       	ldi	r25, 0x00	; 0
    1b8e:	0e 94 22 2b 	call	0x5644	; 0x5644 <__eerd_byte_m128rfa1>
    1b92:	88 83       	st	Y, r24
  return NRK_OK;
}
    1b94:	81 e0       	ldi	r24, 0x01	; 1
    1b96:	df 91       	pop	r29
    1b98:	cf 91       	pop	r28
    1b9a:	08 95       	ret

00001b9c <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
  eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    1b9c:	fc 01       	movw	r30, r24
    1b9e:	60 81       	ld	r22, Z
    1ba0:	87 e0       	ldi	r24, 0x07	; 7
    1ba2:	90 e0       	ldi	r25, 0x00	; 0
    1ba4:	0e 94 2a 2b 	call	0x5654	; 0x5654 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    1ba8:	81 e0       	ldi	r24, 0x01	; 1
    1baa:	08 95       	ret

00001bac <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    1bac:	f8 94       	cli
    1bae:	08 95       	ret

00001bb0 <nrk_int_enable>:
};

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    1bb0:	78 94       	sei
    1bb2:	08 95       	ret

00001bb4 <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    1bb4:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
while(1);
    1bb8:	ff cf       	rjmp	.-2      	; 0x1bb8 <nrk_halt+0x4>

00001bba <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    1bba:	cf 93       	push	r28
    1bbc:	df 93       	push	r29
    1bbe:	cd b7       	in	r28, 0x3d	; 61
    1bc0:	de b7       	in	r29, 0x3e	; 62
    1bc2:	a3 97       	sbiw	r28, 0x23	; 35
    1bc4:	0f b6       	in	r0, 0x3f	; 63
    1bc6:	f8 94       	cli
    1bc8:	de bf       	out	0x3e, r29	; 62
    1bca:	0f be       	out	0x3f, r0	; 63
    1bcc:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    1bce:	0e 94 f3 15 	call	0x2be6	; 0x2be6 <nrk_signal_create>
    1bd2:	80 93 85 06 	sts	0x0685, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    1bd6:	8f 3f       	cpi	r24, 0xFF	; 255
    1bd8:	21 f4       	brne	.+8      	; 0x1be2 <nrk_init+0x28>
    1bda:	60 e0       	ldi	r22, 0x00	; 0
    1bdc:	8e e0       	ldi	r24, 0x0E	; 14
    1bde:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    1be2:	0e 94 a4 24 	call	0x4948	; 0x4948 <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    1be6:	80 ff       	sbrs	r24, 0
    1be8:	04 c0       	rjmp	.+8      	; 0x1bf2 <nrk_init+0x38>
    1bea:	60 e0       	ldi	r22, 0x00	; 0
    1bec:	86 e0       	ldi	r24, 0x06	; 6
    1bee:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    1bf2:	0e 94 bb 26 	call	0x4d76	; 0x4d76 <nrk_watchdog_check>
    1bf6:	8f 3f       	cpi	r24, 0xFF	; 255
    1bf8:	31 f4       	brne	.+12     	; 0x1c06 <nrk_init+0x4c>
	{
    	nrk_watchdog_disable();
    1bfa:	0e 94 9e 26 	call	0x4d3c	; 0x4d3c <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    1bfe:	60 e0       	ldi	r22, 0x00	; 0
    1c00:	80 e1       	ldi	r24, 0x10	; 16
    1c02:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    1c06:	0e 94 ac 26 	call	0x4d58	; 0x4d58 <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    1c0a:	10 92 88 06 	sts	0x0688, r1
    nrk_cur_task_TCB = NULL;
    1c0e:	10 92 96 06 	sts	0x0696, r1
    1c12:	10 92 95 06 	sts	0x0695, r1
    
    nrk_high_ready_TCB = NULL;
    1c16:	10 92 87 06 	sts	0x0687, r1
    1c1a:	10 92 86 06 	sts	0x0686, r1
    nrk_high_ready_prio = 0; 
    1c1e:	10 92 97 06 	sts	0x0697, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    1c22:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    1c26:	10 92 94 06 	sts	0x0694, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    1c2a:	8f ef       	ldi	r24, 0xFF	; 255
    1c2c:	80 93 81 06 	sts	0x0681, r24
    nrk_sem_list[i].value=-1;
    1c30:	80 93 83 06 	sts	0x0683, r24
    nrk_sem_list[i].resource_ceiling=-1;
    1c34:	80 93 82 06 	sts	0x0682, r24
    1c38:	80 e0       	ldi	r24, 0x00	; 0
    1c3a:	90 e0       	ldi	r25, 0x00	; 0
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    1c3c:	33 e6       	ldi	r19, 0x63	; 99
        nrk_task_TCB[i].task_ID = -1; 
    1c3e:	2f ef       	ldi	r18, 0xFF	; 255
    1c40:	fc 01       	movw	r30, r24
    1c42:	e8 55       	subi	r30, 0x58	; 88
    1c44:	fa 4f       	sbci	r31, 0xFA	; 250
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    1c46:	32 87       	std	Z+10, r19	; 0x0a
        nrk_task_TCB[i].task_ID = -1; 
    1c48:	20 87       	std	Z+8, r18	; 0x08
    1c4a:	8b 96       	adiw	r24, 0x2b	; 43
    //nrk_resource_count[i]=-1;
    //nrk_resource_value[i]=-1;
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
    1c4c:	87 3d       	cpi	r24, 0xD7	; 215
    1c4e:	91 05       	cpc	r25, r1
    1c50:	b9 f7       	brne	.-18     	; 0x1c40 <nrk_init+0x86>
    1c52:	e1 ed       	ldi	r30, 0xD1	; 209
    1c54:	f6 e0       	ldi	r31, 0x06	; 6
    1c56:	cf 01       	movw	r24, r30
    1c58:	05 96       	adiw	r24, 0x05	; 5
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    1c5a:	94 83       	std	Z+4, r25	; 0x04
    1c5c:	83 83       	std	Z+3, r24	; 0x03
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    1c5e:	f7 83       	std	Z+7, r31	; 0x07
    1c60:	e6 83       	std	Z+6, r30	; 0x06
    1c62:	fc 01       	movw	r30, r24
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    1c64:	86 e0       	ldi	r24, 0x06	; 6
    1c66:	ea 3e       	cpi	r30, 0xEA	; 234
    1c68:	f8 07       	cpc	r31, r24
    1c6a:	a9 f7       	brne	.-22     	; 0x1c56 <nrk_init+0x9c>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    1c6c:	10 92 d3 06 	sts	0x06D3, r1
    1c70:	10 92 d2 06 	sts	0x06D2, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    1c74:	10 92 ee 06 	sts	0x06EE, r1
    1c78:	10 92 ed 06 	sts	0x06ED, r1
	_head_node = NULL;
    1c7c:	10 92 8b 06 	sts	0x068B, r1
    1c80:	10 92 8a 06 	sts	0x068A, r1
	_free_node = &_nrk_readyQ[0];
    1c84:	81 ed       	ldi	r24, 0xD1	; 209
    1c86:	96 e0       	ldi	r25, 0x06	; 6
    1c88:	90 93 a7 05 	sts	0x05A7, r25
    1c8c:	80 93 a6 05 	sts	0x05A6, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    1c90:	61 ec       	ldi	r22, 0xC1	; 193
    1c92:	7e e1       	ldi	r23, 0x1E	; 30
    1c94:	ce 01       	movw	r24, r28
    1c96:	01 96       	adiw	r24, 0x01	; 1
    1c98:	0e 94 dc 26 	call	0x4db8	; 0x4db8 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    1c9c:	40 e8       	ldi	r20, 0x80	; 128
    1c9e:	50 e0       	ldi	r21, 0x00	; 0
    1ca0:	65 ec       	ldi	r22, 0xC5	; 197
    1ca2:	74 e0       	ldi	r23, 0x04	; 4
    1ca4:	ce 01       	movw	r24, r28
    1ca6:	01 96       	adiw	r24, 0x01	; 1
    1ca8:	0e 94 e0 26 	call	0x4dc0	; 0x4dc0 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    1cac:	85 e5       	ldi	r24, 0x55	; 85
    1cae:	80 93 c5 04 	sts	0x04C5, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    1cb2:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    1cb4:	1c 86       	std	Y+12, r1	; 0x0c
    1cb6:	1d 86       	std	Y+13, r1	; 0x0d
    1cb8:	1e 86       	std	Y+14, r1	; 0x0e
    1cba:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    1cbc:	18 8a       	std	Y+16, r1	; 0x10
    1cbe:	19 8a       	std	Y+17, r1	; 0x11
    1cc0:	1a 8a       	std	Y+18, r1	; 0x12
    1cc2:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    1cc4:	1c 8a       	std	Y+20, r1	; 0x14
    1cc6:	1d 8a       	std	Y+21, r1	; 0x15
    1cc8:	1e 8a       	std	Y+22, r1	; 0x16
    1cca:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    1ccc:	18 8e       	std	Y+24, r1	; 0x18
    1cce:	19 8e       	std	Y+25, r1	; 0x19
    1cd0:	1a 8e       	std	Y+26, r1	; 0x1a
    1cd2:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    1cd4:	1c 8e       	std	Y+28, r1	; 0x1c
    1cd6:	1d 8e       	std	Y+29, r1	; 0x1d
    1cd8:	1e 8e       	std	Y+30, r1	; 0x1e
    1cda:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    1cdc:	18 a2       	std	Y+32, r1	; 0x20
    1cde:	19 a2       	std	Y+33, r1	; 0x21
    1ce0:	1a a2       	std	Y+34, r1	; 0x22
    1ce2:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    1ce4:	81 e0       	ldi	r24, 0x01	; 1
    1ce6:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    1ce8:	92 e0       	ldi	r25, 0x02	; 2
    1cea:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    1cec:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    1cee:	ce 01       	movw	r24, r28
    1cf0:	01 96       	adiw	r24, 0x01	; 1
    1cf2:	0e 94 f6 19 	call	0x33ec	; 0x33ec <nrk_activate_task>
	
}
    1cf6:	a3 96       	adiw	r28, 0x23	; 35
    1cf8:	0f b6       	in	r0, 0x3f	; 63
    1cfa:	f8 94       	cli
    1cfc:	de bf       	out	0x3e, r29	; 62
    1cfe:	0f be       	out	0x3f, r0	; 63
    1d00:	cd bf       	out	0x3d, r28	; 61
    1d02:	df 91       	pop	r29
    1d04:	cf 91       	pop	r28
    1d06:	08 95       	ret

00001d08 <nrk_start>:




void nrk_start (void)
{
    1d08:	00 eb       	ldi	r16, 0xB0	; 176
    1d0a:	15 e0       	ldi	r17, 0x05	; 5
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    1d0c:	c0 e0       	ldi	r28, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    1d0e:	f8 01       	movw	r30, r16
    1d10:	d0 80       	ld	r13, Z
	// only check activated tasks
	if(task_ID!=-1)
    1d12:	ff ef       	ldi	r31, 0xFF	; 255
    1d14:	df 12       	cpse	r13, r31
    1d16:	22 c0       	rjmp	.+68     	; 0x1d5c <nrk_start+0x54>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    1d18:	cf 5f       	subi	r28, 0xFF	; 255
    1d1a:	05 5d       	subi	r16, 0xD5	; 213
    1d1c:	1f 4f       	sbci	r17, 0xFF	; 255
    1d1e:	c5 30       	cpi	r28, 0x05	; 5
    1d20:	b1 f7       	brne	.-20     	; 0x1d0e <nrk_start+0x6>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    1d22:	0e 94 e5 18 	call	0x31ca	; 0x31ca <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    1d26:	2b e2       	ldi	r18, 0x2B	; 43
    1d28:	82 02       	muls	r24, r18
    1d2a:	c0 01       	movw	r24, r0
    1d2c:	11 24       	eor	r1, r1
    1d2e:	fc 01       	movw	r30, r24
    1d30:	e8 55       	subi	r30, 0x58	; 88
    1d32:	fa 4f       	sbci	r31, 0xFA	; 250
    1d34:	82 85       	ldd	r24, Z+10	; 0x0a
    1d36:	80 93 97 06 	sts	0x0697, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    1d3a:	f0 93 96 06 	sts	0x0696, r31
    1d3e:	e0 93 95 06 	sts	0x0695, r30
    1d42:	f0 93 87 06 	sts	0x0687, r31
    1d46:	e0 93 86 06 	sts	0x0686, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    1d4a:	80 93 88 06 	sts	0x0688, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    1d4e:	0e 94 52 27 	call	0x4ea4	; 0x4ea4 <nrk_target_start>
    nrk_stack_pointer_init(); 
    1d52:	0e 94 3c 27 	call	0x4e78	; 0x4e78 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    1d56:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_start_high_ready_task>
    1d5a:	16 c0       	rjmp	.+44     	; 0x1d88 <nrk_start+0x80>
    1d5c:	80 eb       	ldi	r24, 0xB0	; 176
    1d5e:	e8 2e       	mov	r14, r24
    1d60:	85 e0       	ldi	r24, 0x05	; 5
    1d62:	f8 2e       	mov	r15, r24
    1d64:	d0 e0       	ldi	r29, 0x00	; 0
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    1d66:	cd 17       	cp	r28, r29
    1d68:	41 f0       	breq	.+16     	; 0x1d7a <nrk_start+0x72>
    1d6a:	f7 01       	movw	r30, r14
    1d6c:	80 81       	ld	r24, Z
    1d6e:	d8 12       	cpse	r13, r24
    1d70:	04 c0       	rjmp	.+8      	; 0x1d7a <nrk_start+0x72>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    1d72:	6d 2d       	mov	r22, r13
    1d74:	85 e0       	ldi	r24, 0x05	; 5
    1d76:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    1d7a:	df 5f       	subi	r29, 0xFF	; 255
    1d7c:	fb e2       	ldi	r31, 0x2B	; 43
    1d7e:	ef 0e       	add	r14, r31
    1d80:	f1 1c       	adc	r15, r1
    1d82:	d5 30       	cpi	r29, 0x05	; 5
    1d84:	81 f7       	brne	.-32     	; 0x1d66 <nrk_start+0x5e>
    1d86:	c8 cf       	rjmp	.-112    	; 0x1d18 <nrk_start+0x10>
    nrk_target_start();
    nrk_stack_pointer_init(); 
    nrk_start_high_ready_task();	

    // you should never get here    
    while(1);
    1d88:	ff cf       	rjmp	.-2      	; 0x1d88 <nrk_start+0x80>

00001d8a <nrk_TCB_init>:
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    1d8a:	cf 92       	push	r12
    1d8c:	df 92       	push	r13
    1d8e:	ef 92       	push	r14
    1d90:	ff 92       	push	r15
    1d92:	0f 93       	push	r16
    1d94:	1f 93       	push	r17
    1d96:	cf 93       	push	r28
    1d98:	df 93       	push	r29
    1d9a:	ec 01       	movw	r28, r24
    1d9c:	8b 01       	movw	r16, r22
    1d9e:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    1da0:	89 85       	ldd	r24, Y+9	; 0x09
    1da2:	82 30       	cpi	r24, 0x02	; 2
    1da4:	21 f0       	breq	.+8      	; 0x1dae <nrk_TCB_init+0x24>
    	Task->task_ID=nrk_task_init_cnt;
    1da6:	80 91 84 06 	lds	r24, 0x0684
    1daa:	88 83       	st	Y, r24
    1dac:	01 c0       	rjmp	.+2      	; 0x1db0 <nrk_TCB_init+0x26>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    1dae:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    1db0:	80 91 84 06 	lds	r24, 0x0684
    1db4:	85 30       	cpi	r24, 0x05	; 5
    1db6:	20 f0       	brcs	.+8      	; 0x1dc0 <nrk_TCB_init+0x36>
    1db8:	60 e0       	ldi	r22, 0x00	; 0
    1dba:	87 e0       	ldi	r24, 0x07	; 7
    1dbc:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    1dc0:	89 85       	ldd	r24, Y+9	; 0x09
    1dc2:	82 30       	cpi	r24, 0x02	; 2
    1dc4:	29 f0       	breq	.+10     	; 0x1dd0 <nrk_TCB_init+0x46>
    1dc6:	80 91 84 06 	lds	r24, 0x0684
    1dca:	8f 5f       	subi	r24, 0xFF	; 255
    1dcc:	80 93 84 06 	sts	0x0684, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    1dd0:	80 91 84 06 	lds	r24, 0x0684
    1dd4:	81 11       	cpse	r24, r1
    1dd6:	03 c0       	rjmp	.+6      	; 0x1dde <nrk_TCB_init+0x54>
    1dd8:	81 e0       	ldi	r24, 0x01	; 1
    1dda:	80 93 84 06 	sts	0x0684, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    1dde:	38 81       	ld	r19, Y
    1de0:	2b e2       	ldi	r18, 0x2B	; 43
    1de2:	32 03       	mulsu	r19, r18
    1de4:	f0 01       	movw	r30, r0
    1de6:	11 24       	eor	r1, r1
    1de8:	e8 55       	subi	r30, 0x58	; 88
    1dea:	fa 4f       	sbci	r31, 0xFA	; 250
    1dec:	11 83       	std	Z+1, r17	; 0x01
    1dee:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    1df0:	88 85       	ldd	r24, Y+8	; 0x08
    1df2:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    1df4:	38 81       	ld	r19, Y
    1df6:	32 03       	mulsu	r19, r18
    1df8:	f0 01       	movw	r30, r0
    1dfa:	11 24       	eor	r1, r1
    1dfc:	e8 55       	subi	r30, 0x58	; 88
    1dfe:	fa 4f       	sbci	r31, 0xFA	; 250
    1e00:	83 e0       	ldi	r24, 0x03	; 3
    1e02:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    1e04:	38 81       	ld	r19, Y
    1e06:	32 03       	mulsu	r19, r18
    1e08:	f0 01       	movw	r30, r0
    1e0a:	11 24       	eor	r1, r1
    1e0c:	e8 55       	subi	r30, 0x58	; 88
    1e0e:	fa 4f       	sbci	r31, 0xFA	; 250
    1e10:	30 87       	std	Z+8, r19	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    1e12:	08 81       	ld	r16, Y
    1e14:	02 03       	mulsu	r16, r18
    1e16:	80 01       	movw	r16, r0
    1e18:	11 24       	eor	r1, r1
    1e1a:	08 55       	subi	r16, 0x58	; 88
    1e1c:	1a 4f       	sbci	r17, 0xFA	; 250
    1e1e:	f8 01       	movw	r30, r16
    1e20:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks_long( &(Task->period) );
    1e22:	ce 01       	movw	r24, r28
    1e24:	0b 96       	adiw	r24, 0x0b	; 11
    1e26:	0e 94 53 1e 	call	0x3ca6	; 0x3ca6 <_nrk_time_to_ticks_long>
    1e2a:	f8 01       	movw	r30, r16
    1e2c:	61 a3       	std	Z+33, r22	; 0x21
    1e2e:	72 a3       	std	Z+34, r23	; 0x22
    1e30:	83 a3       	std	Z+35, r24	; 0x23
    1e32:	94 a3       	std	Z+36, r25	; 0x24
    if(Task->period.secs > 4294967) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    1e34:	8b 85       	ldd	r24, Y+11	; 0x0b
    1e36:	9c 85       	ldd	r25, Y+12	; 0x0c
    1e38:	ad 85       	ldd	r26, Y+13	; 0x0d
    1e3a:	be 85       	ldd	r27, Y+14	; 0x0e
    1e3c:	88 33       	cpi	r24, 0x38	; 56
    1e3e:	99 48       	sbci	r25, 0x89	; 137
    1e40:	a1 44       	sbci	r26, 0x41	; 65
    1e42:	b1 05       	cpc	r27, r1
    1e44:	20 f0       	brcs	.+8      	; 0x1e4e <nrk_TCB_init+0xc4>
    1e46:	68 81       	ld	r22, Y
    1e48:	86 e1       	ldi	r24, 0x16	; 22
    1e4a:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks_long( &(Task->offset));
    1e4e:	c8 80       	ld	r12, Y
    1e50:	dd 24       	eor	r13, r13
    1e52:	c7 fc       	sbrc	r12, 7
    1e54:	d0 94       	com	r13
    1e56:	ce 01       	movw	r24, r28
    1e58:	4b 96       	adiw	r24, 0x1b	; 27
    1e5a:	0e 94 53 1e 	call	0x3ca6	; 0x3ca6 <_nrk_time_to_ticks_long>
    1e5e:	1b e2       	ldi	r17, 0x2B	; 43
    1e60:	1c 9d       	mul	r17, r12
    1e62:	f0 01       	movw	r30, r0
    1e64:	1d 9d       	mul	r17, r13
    1e66:	f0 0d       	add	r31, r0
    1e68:	11 24       	eor	r1, r1
    1e6a:	e8 55       	subi	r30, 0x58	; 88
    1e6c:	fa 4f       	sbci	r31, 0xFA	; 250
    1e6e:	65 8b       	std	Z+21, r22	; 0x15
    1e70:	76 8b       	std	Z+22, r23	; 0x16
    1e72:	87 8b       	std	Z+23, r24	; 0x17
    1e74:	90 8f       	std	Z+24, r25	; 0x18
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    1e76:	28 81       	ld	r18, Y
    1e78:	21 03       	mulsu	r18, r17
    1e7a:	c0 01       	movw	r24, r0
    1e7c:	11 24       	eor	r1, r1
    1e7e:	9c 01       	movw	r18, r24
    1e80:	28 55       	subi	r18, 0x58	; 88
    1e82:	3a 4f       	sbci	r19, 0xFA	; 250
    1e84:	69 01       	movw	r12, r18
    1e86:	f9 01       	movw	r30, r18
    1e88:	45 89       	ldd	r20, Z+21	; 0x15
    1e8a:	56 89       	ldd	r21, Z+22	; 0x16
    1e8c:	67 89       	ldd	r22, Z+23	; 0x17
    1e8e:	70 8d       	ldd	r23, Z+24	; 0x18
    1e90:	81 a1       	ldd	r24, Z+33	; 0x21
    1e92:	92 a1       	ldd	r25, Z+34	; 0x22
    1e94:	a3 a1       	ldd	r26, Z+35	; 0x23
    1e96:	b4 a1       	ldd	r27, Z+36	; 0x24
    1e98:	84 0f       	add	r24, r20
    1e9a:	95 1f       	adc	r25, r21
    1e9c:	a6 1f       	adc	r26, r22
    1e9e:	b7 1f       	adc	r27, r23
    1ea0:	81 8f       	std	Z+25, r24	; 0x19
    1ea2:	92 8f       	std	Z+26, r25	; 0x1a
    1ea4:	a3 8f       	std	Z+27, r26	; 0x1b
    1ea6:	b4 8f       	std	Z+28, r27	; 0x1c
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks_long(&(Task->cpu_reserve));
    1ea8:	ce 01       	movw	r24, r28
    1eaa:	43 96       	adiw	r24, 0x13	; 19
    1eac:	0e 94 53 1e 	call	0x3ca6	; 0x3ca6 <_nrk_time_to_ticks_long>
    1eb0:	f6 01       	movw	r30, r12
    1eb2:	65 a3       	std	Z+37, r22	; 0x25
    1eb4:	76 a3       	std	Z+38, r23	; 0x26
    1eb6:	87 a3       	std	Z+39, r24	; 0x27
    1eb8:	90 a7       	std	Z+40, r25	; 0x28
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    1eba:	28 81       	ld	r18, Y
    1ebc:	21 03       	mulsu	r18, r17
    1ebe:	f0 01       	movw	r30, r0
    1ec0:	11 24       	eor	r1, r1
    1ec2:	e8 55       	subi	r30, 0x58	; 88
    1ec4:	fa 4f       	sbci	r31, 0xFA	; 250
    1ec6:	85 a1       	ldd	r24, Z+37	; 0x25
    1ec8:	96 a1       	ldd	r25, Z+38	; 0x26
    1eca:	a7 a1       	ldd	r26, Z+39	; 0x27
    1ecc:	b0 a5       	ldd	r27, Z+40	; 0x28
    1ece:	85 8f       	std	Z+29, r24	; 0x1d
    1ed0:	96 8f       	std	Z+30, r25	; 0x1e
    1ed2:	a7 8f       	std	Z+31, r26	; 0x1f
    1ed4:	b0 a3       	std	Z+32, r27	; 0x20
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    1ed6:	81 e0       	ldi	r24, 0x01	; 1
    1ed8:	90 e0       	ldi	r25, 0x00	; 0
    1eda:	92 a7       	std	Z+42, r25	; 0x2a
    1edc:	81 a7       	std	Z+41, r24	; 0x29
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    1ede:	f3 82       	std	Z+3, r15	; 0x03
    1ee0:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    1ee2:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    1ee4:	df 91       	pop	r29
    1ee6:	cf 91       	pop	r28
    1ee8:	1f 91       	pop	r17
    1eea:	0f 91       	pop	r16
    1eec:	ff 90       	pop	r15
    1eee:	ef 90       	pop	r14
    1ef0:	df 90       	pop	r13
    1ef2:	cf 90       	pop	r12
    1ef4:	08 95       	ret

00001ef6 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    1ef6:	0c 94 db 1e 	jmp	0x3db6	; 0x3db6 <_nrk_scheduler>

00001efa <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    1efa:	85 e6       	ldi	r24, 0x65	; 101
    1efc:	90 e0       	ldi	r25, 0x00	; 0
    1efe:	08 95       	ret

00001f00 <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    1f00:	10 92 9e 03 	sts	0x039E, r1
    1f04:	10 92 9f 03 	sts	0x039F, r1
    1f08:	10 92 a0 03 	sts	0x03A0, r1
    1f0c:	10 92 a1 03 	sts	0x03A1, r1
    _nrk_stats_sleep_time.nano_secs=0;
    1f10:	10 92 a2 03 	sts	0x03A2, r1
    1f14:	10 92 a3 03 	sts	0x03A3, r1
    1f18:	10 92 a4 03 	sts	0x03A4, r1
    1f1c:	10 92 a5 03 	sts	0x03A5, r1
    1f20:	ee e2       	ldi	r30, 0x2E	; 46
    1f22:	f4 e0       	ldi	r31, 0x04	; 4
    1f24:	80 e0       	ldi	r24, 0x00	; 0
    1f26:	90 e0       	ldi	r25, 0x00	; 0
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    1f28:	10 82       	st	Z, r1
    1f2a:	11 82       	std	Z+1, r1	; 0x01
    1f2c:	12 82       	std	Z+2, r1	; 0x02
    1f2e:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    1f30:	10 86       	std	Z+8, r1	; 0x08
    1f32:	11 86       	std	Z+9, r1	; 0x09
    1f34:	12 86       	std	Z+10, r1	; 0x0a
    1f36:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    1f38:	14 82       	std	Z+4, r1	; 0x04
    1f3a:	15 82       	std	Z+5, r1	; 0x05
    1f3c:	16 82       	std	Z+6, r1	; 0x06
    1f3e:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    1f40:	14 86       	std	Z+12, r1	; 0x0c
    1f42:	15 86       	std	Z+13, r1	; 0x0d
    1f44:	16 86       	std	Z+14, r1	; 0x0e
    1f46:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    1f48:	10 8a       	std	Z+16, r1	; 0x10
    1f4a:	11 8a       	std	Z+17, r1	; 0x11
    1f4c:	12 8a       	std	Z+18, r1	; 0x12
    1f4e:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    1f50:	10 8e       	std	Z+24, r1	; 0x18
    1f52:	11 8e       	std	Z+25, r1	; 0x19
    1f54:	12 8e       	std	Z+26, r1	; 0x1a
    1f56:	13 8e       	std	Z+27, r1	; 0x1b
    1f58:	dc 01       	movw	r26, r24
    1f5a:	a2 5d       	subi	r26, 0xD2	; 210
    1f5c:	bb 4f       	sbci	r27, 0xFB	; 251
        cur_task_stats[i].violations=0;
    1f5e:	5c 96       	adiw	r26, 0x1c	; 28
    1f60:	1c 92       	st	X, r1
    1f62:	5c 97       	sbiw	r26, 0x1c	; 28
        cur_task_stats[i].overflow=0;
    1f64:	5d 96       	adiw	r26, 0x1d	; 29
    1f66:	1c 92       	st	X, r1
    1f68:	7e 96       	adiw	r30, 0x1e	; 30
    1f6a:	4e 96       	adiw	r24, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    1f6c:	86 39       	cpi	r24, 0x96	; 150
    1f6e:	91 05       	cpc	r25, r1
    1f70:	d9 f6       	brne	.-74     	; 0x1f28 <nrk_stats_reset+0x28>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    1f72:	08 95       	ret

00001f74 <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
    1f74:	0f 93       	push	r16
    1f76:	1f 93       	push	r17
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    1f78:	ee e9       	ldi	r30, 0x9E	; 158
    1f7a:	f3 e0       	ldi	r31, 0x03	; 3
    1f7c:	a8 2f       	mov	r26, r24
    1f7e:	b0 e0       	ldi	r27, 0x00	; 0
    1f80:	23 eb       	ldi	r18, 0xB3	; 179
    1f82:	36 ee       	ldi	r19, 0xE6	; 230
    1f84:	4e e0       	ldi	r20, 0x0E	; 14
    1f86:	50 e0       	ldi	r21, 0x00	; 0
    1f88:	0e 94 f4 28 	call	0x51e8	; 0x51e8 <__muluhisi3>
    1f8c:	04 81       	ldd	r16, Z+4	; 0x04
    1f8e:	15 81       	ldd	r17, Z+5	; 0x05
    1f90:	26 81       	ldd	r18, Z+6	; 0x06
    1f92:	37 81       	ldd	r19, Z+7	; 0x07
    1f94:	dc 01       	movw	r26, r24
    1f96:	cb 01       	movw	r24, r22
    1f98:	80 0f       	add	r24, r16
    1f9a:	91 1f       	adc	r25, r17
    1f9c:	a2 1f       	adc	r26, r18
    1f9e:	b3 1f       	adc	r27, r19
    1fa0:	84 83       	std	Z+4, r24	; 0x04
    1fa2:	95 83       	std	Z+5, r25	; 0x05
    1fa4:	a6 83       	std	Z+6, r26	; 0x06
    1fa6:	b7 83       	std	Z+7, r27	; 0x07
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    1fa8:	cf 01       	movw	r24, r30
}
    1faa:	1f 91       	pop	r17
    1fac:	0f 91       	pop	r16

void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    1fae:	0c 94 20 1d 	jmp	0x3a40	; 0x3a40 <nrk_time_compact_nanos>

00001fb2 <nrk_stats_get_deep_sleep>:
}

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    t->secs=_nrk_stats_sleep_time.secs;
    1fb2:	ee e9       	ldi	r30, 0x9E	; 158
    1fb4:	f3 e0       	ldi	r31, 0x03	; 3
    1fb6:	40 81       	ld	r20, Z
    1fb8:	51 81       	ldd	r21, Z+1	; 0x01
    1fba:	62 81       	ldd	r22, Z+2	; 0x02
    1fbc:	73 81       	ldd	r23, Z+3	; 0x03
    1fbe:	dc 01       	movw	r26, r24
    1fc0:	4d 93       	st	X+, r20
    1fc2:	5d 93       	st	X+, r21
    1fc4:	6d 93       	st	X+, r22
    1fc6:	7c 93       	st	X, r23
    1fc8:	13 97       	sbiw	r26, 0x03	; 3
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    1fca:	44 81       	ldd	r20, Z+4	; 0x04
    1fcc:	55 81       	ldd	r21, Z+5	; 0x05
    1fce:	66 81       	ldd	r22, Z+6	; 0x06
    1fd0:	77 81       	ldd	r23, Z+7	; 0x07
    1fd2:	fc 01       	movw	r30, r24
    1fd4:	44 83       	std	Z+4, r20	; 0x04
    1fd6:	55 83       	std	Z+5, r21	; 0x05
    1fd8:	66 83       	std	Z+6, r22	; 0x06
    1fda:	77 83       	std	Z+7, r23	; 0x07
    1fdc:	08 95       	ret

00001fde <_nrk_stats_add_violation>:
}

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    1fde:	2e e1       	ldi	r18, 0x1E	; 30
    1fe0:	82 9f       	mul	r24, r18
    1fe2:	c0 01       	movw	r24, r0
    1fe4:	11 24       	eor	r1, r1
    1fe6:	fc 01       	movw	r30, r24
    1fe8:	e2 5d       	subi	r30, 0xD2	; 210
    1fea:	fb 4f       	sbci	r31, 0xFB	; 251
    1fec:	85 8d       	ldd	r24, Z+29	; 0x1d
    1fee:	81 30       	cpi	r24, 0x01	; 1
    1ff0:	39 f0       	breq	.+14     	; 0x2000 <_nrk_stats_add_violation+0x22>
    cur_task_stats[task_id].violations++;
    1ff2:	84 8d       	ldd	r24, Z+28	; 0x1c
    1ff4:	8f 5f       	subi	r24, 0xFF	; 255
    1ff6:	84 8f       	std	Z+28, r24	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    1ff8:	8f 3f       	cpi	r24, 0xFF	; 255
    1ffa:	11 f4       	brne	.+4      	; 0x2000 <_nrk_stats_add_violation+0x22>
    1ffc:	81 e0       	ldi	r24, 0x01	; 1
    1ffe:	85 8f       	std	Z+29, r24	; 0x1d
    2000:	08 95       	ret

00002002 <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    2002:	2e e1       	ldi	r18, 0x1E	; 30
    2004:	82 9f       	mul	r24, r18
    2006:	c0 01       	movw	r24, r0
    2008:	11 24       	eor	r1, r1
    200a:	fc 01       	movw	r30, r24
    200c:	e2 5d       	subi	r30, 0xD2	; 210
    200e:	fb 4f       	sbci	r31, 0xFB	; 251
    2010:	85 8d       	ldd	r24, Z+29	; 0x1d
    2012:	81 30       	cpi	r24, 0x01	; 1
    2014:	b1 f0       	breq	.+44     	; 0x2042 <_nrk_stats_task_start+0x40>
    cur_task_stats[task_id].cur_ticks=0;
    2016:	14 8a       	std	Z+20, r1	; 0x14
    2018:	15 8a       	std	Z+21, r1	; 0x15
    201a:	16 8a       	std	Z+22, r1	; 0x16
    201c:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    201e:	80 89       	ldd	r24, Z+16	; 0x10
    2020:	91 89       	ldd	r25, Z+17	; 0x11
    2022:	a2 89       	ldd	r26, Z+18	; 0x12
    2024:	b3 89       	ldd	r27, Z+19	; 0x13
    2026:	01 96       	adiw	r24, 0x01	; 1
    2028:	a1 1d       	adc	r26, r1
    202a:	b1 1d       	adc	r27, r1
    202c:	80 8b       	std	Z+16, r24	; 0x10
    202e:	91 8b       	std	Z+17, r25	; 0x11
    2030:	a2 8b       	std	Z+18, r26	; 0x12
    2032:	b3 8b       	std	Z+19, r27	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    2034:	8e 3f       	cpi	r24, 0xFE	; 254
    2036:	9f 4f       	sbci	r25, 0xFF	; 255
    2038:	af 4f       	sbci	r26, 0xFF	; 255
    203a:	bf 4f       	sbci	r27, 0xFF	; 255
    203c:	11 f4       	brne	.+4      	; 0x2042 <_nrk_stats_task_start+0x40>
    203e:	81 e0       	ldi	r24, 0x01	; 1
    2040:	85 8f       	std	Z+29, r24	; 0x1d
    2042:	08 95       	ret

00002044 <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    2044:	0f 93       	push	r16
    2046:	1f 93       	push	r17
    if( cur_task_stats[task_id].overflow==1) return;
    2048:	2e e1       	ldi	r18, 0x1E	; 30
    204a:	82 9f       	mul	r24, r18
    204c:	c0 01       	movw	r24, r0
    204e:	11 24       	eor	r1, r1
    2050:	fc 01       	movw	r30, r24
    2052:	e2 5d       	subi	r30, 0xD2	; 210
    2054:	fb 4f       	sbci	r31, 0xFB	; 251
    2056:	85 8d       	ldd	r24, Z+29	; 0x1d
    2058:	81 30       	cpi	r24, 0x01	; 1
    205a:	71 f1       	breq	.+92     	; 0x20b8 <_nrk_stats_task_preempted+0x74>
    cur_task_stats[task_id].preempted++;
    205c:	80 8d       	ldd	r24, Z+24	; 0x18
    205e:	91 8d       	ldd	r25, Z+25	; 0x19
    2060:	a2 8d       	ldd	r26, Z+26	; 0x1a
    2062:	b3 8d       	ldd	r27, Z+27	; 0x1b
    2064:	01 96       	adiw	r24, 0x01	; 1
    2066:	a1 1d       	adc	r26, r1
    2068:	b1 1d       	adc	r27, r1
    206a:	80 8f       	std	Z+24, r24	; 0x18
    206c:	91 8f       	std	Z+25, r25	; 0x19
    206e:	a2 8f       	std	Z+26, r26	; 0x1a
    2070:	b3 8f       	std	Z+27, r27	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    2072:	46 2f       	mov	r20, r22
    2074:	50 e0       	ldi	r21, 0x00	; 0
    2076:	60 e0       	ldi	r22, 0x00	; 0
    2078:	70 e0       	ldi	r23, 0x00	; 0
    207a:	04 89       	ldd	r16, Z+20	; 0x14
    207c:	15 89       	ldd	r17, Z+21	; 0x15
    207e:	26 89       	ldd	r18, Z+22	; 0x16
    2080:	37 89       	ldd	r19, Z+23	; 0x17
    2082:	04 0f       	add	r16, r20
    2084:	15 1f       	adc	r17, r21
    2086:	26 1f       	adc	r18, r22
    2088:	37 1f       	adc	r19, r23
    208a:	04 8b       	std	Z+20, r16	; 0x14
    208c:	15 8b       	std	Z+21, r17	; 0x15
    208e:	26 8b       	std	Z+22, r18	; 0x16
    2090:	37 8b       	std	Z+23, r19	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    2092:	00 81       	ld	r16, Z
    2094:	11 81       	ldd	r17, Z+1	; 0x01
    2096:	22 81       	ldd	r18, Z+2	; 0x02
    2098:	33 81       	ldd	r19, Z+3	; 0x03
    209a:	40 0f       	add	r20, r16
    209c:	51 1f       	adc	r21, r17
    209e:	62 1f       	adc	r22, r18
    20a0:	73 1f       	adc	r23, r19
    20a2:	40 83       	st	Z, r20
    20a4:	51 83       	std	Z+1, r21	; 0x01
    20a6:	62 83       	std	Z+2, r22	; 0x02
    20a8:	73 83       	std	Z+3, r23	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    20aa:	8e 3f       	cpi	r24, 0xFE	; 254
    20ac:	9f 4f       	sbci	r25, 0xFF	; 255
    20ae:	af 4f       	sbci	r26, 0xFF	; 255
    20b0:	bf 4f       	sbci	r27, 0xFF	; 255
    20b2:	11 f4       	brne	.+4      	; 0x20b8 <_nrk_stats_task_preempted+0x74>
    20b4:	81 e0       	ldi	r24, 0x01	; 1
    20b6:	85 8f       	std	Z+29, r24	; 0x1d
}
    20b8:	1f 91       	pop	r17
    20ba:	0f 91       	pop	r16
    20bc:	08 95       	ret

000020be <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    20be:	cf 92       	push	r12
    20c0:	df 92       	push	r13
    20c2:	ef 92       	push	r14
    20c4:	ff 92       	push	r15
    if( cur_task_stats[task_id].overflow==1) return;
    20c6:	28 2f       	mov	r18, r24
    20c8:	30 e0       	ldi	r19, 0x00	; 0
    20ca:	9e e1       	ldi	r25, 0x1E	; 30
    20cc:	89 9f       	mul	r24, r25
    20ce:	f0 01       	movw	r30, r0
    20d0:	11 24       	eor	r1, r1
    20d2:	e2 5d       	subi	r30, 0xD2	; 210
    20d4:	fb 4f       	sbci	r31, 0xFB	; 251
    20d6:	85 8d       	ldd	r24, Z+29	; 0x1d
    20d8:	81 30       	cpi	r24, 0x01	; 1
    20da:	09 f4       	brne	.+2      	; 0x20de <_nrk_stats_task_suspend+0x20>
    20dc:	4b c0       	rjmp	.+150    	; 0x2174 <_nrk_stats_task_suspend+0xb6>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    20de:	46 2f       	mov	r20, r22
    20e0:	50 e0       	ldi	r21, 0x00	; 0
    20e2:	60 e0       	ldi	r22, 0x00	; 0
    20e4:	70 e0       	ldi	r23, 0x00	; 0
    20e6:	84 89       	ldd	r24, Z+20	; 0x14
    20e8:	95 89       	ldd	r25, Z+21	; 0x15
    20ea:	a6 89       	ldd	r26, Z+22	; 0x16
    20ec:	b7 89       	ldd	r27, Z+23	; 0x17
    20ee:	84 0f       	add	r24, r20
    20f0:	95 1f       	adc	r25, r21
    20f2:	a6 1f       	adc	r26, r22
    20f4:	b7 1f       	adc	r27, r23
    20f6:	84 87       	std	Z+12, r24	; 0x0c
    20f8:	95 87       	std	Z+13, r25	; 0x0d
    20fa:	a6 87       	std	Z+14, r26	; 0x0e
    20fc:	b7 87       	std	Z+15, r27	; 0x0f
    cur_task_stats[task_id].total_ticks+=ticks;
    20fe:	c0 80       	ld	r12, Z
    2100:	d1 80       	ldd	r13, Z+1	; 0x01
    2102:	e2 80       	ldd	r14, Z+2	; 0x02
    2104:	f3 80       	ldd	r15, Z+3	; 0x03
    2106:	4c 0d       	add	r20, r12
    2108:	5d 1d       	adc	r21, r13
    210a:	6e 1d       	adc	r22, r14
    210c:	7f 1d       	adc	r23, r15
    210e:	40 83       	st	Z, r20
    2110:	51 83       	std	Z+1, r21	; 0x01
    2112:	62 83       	std	Z+2, r22	; 0x02
    2114:	73 83       	std	Z+3, r23	; 0x03

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    2116:	44 81       	ldd	r20, Z+4	; 0x04
    2118:	55 81       	ldd	r21, Z+5	; 0x05
    211a:	66 81       	ldd	r22, Z+6	; 0x06
    211c:	77 81       	ldd	r23, Z+7	; 0x07
    211e:	41 15       	cp	r20, r1
    2120:	51 05       	cpc	r21, r1
    2122:	61 05       	cpc	r22, r1
    2124:	71 05       	cpc	r23, r1
    2126:	29 f0       	breq	.+10     	; 0x2132 <_nrk_stats_task_suspend+0x74>
    2128:	84 17       	cp	r24, r20
    212a:	95 07       	cpc	r25, r21
    212c:	a6 07       	cpc	r26, r22
    212e:	b7 07       	cpc	r27, r23
    2130:	60 f4       	brcc	.+24     	; 0x214a <_nrk_stats_task_suspend+0x8c>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    2132:	4e e1       	ldi	r20, 0x1E	; 30
    2134:	42 9f       	mul	r20, r18
    2136:	f0 01       	movw	r30, r0
    2138:	43 9f       	mul	r20, r19
    213a:	f0 0d       	add	r31, r0
    213c:	11 24       	eor	r1, r1
    213e:	e2 5d       	subi	r30, 0xD2	; 210
    2140:	fb 4f       	sbci	r31, 0xFB	; 251
    2142:	84 83       	std	Z+4, r24	; 0x04
    2144:	95 83       	std	Z+5, r25	; 0x05
    2146:	a6 83       	std	Z+6, r26	; 0x06
    2148:	b7 83       	std	Z+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    214a:	4e e1       	ldi	r20, 0x1E	; 30
    214c:	42 9f       	mul	r20, r18
    214e:	f0 01       	movw	r30, r0
    2150:	43 9f       	mul	r20, r19
    2152:	f0 0d       	add	r31, r0
    2154:	11 24       	eor	r1, r1
    2156:	e2 5d       	subi	r30, 0xD2	; 210
    2158:	fb 4f       	sbci	r31, 0xFB	; 251
    215a:	40 85       	ldd	r20, Z+8	; 0x08
    215c:	51 85       	ldd	r21, Z+9	; 0x09
    215e:	62 85       	ldd	r22, Z+10	; 0x0a
    2160:	73 85       	ldd	r23, Z+11	; 0x0b
    2162:	48 17       	cp	r20, r24
    2164:	59 07       	cpc	r21, r25
    2166:	6a 07       	cpc	r22, r26
    2168:	7b 07       	cpc	r23, r27
    216a:	20 f4       	brcc	.+8      	; 0x2174 <_nrk_stats_task_suspend+0xb6>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    216c:	80 87       	std	Z+8, r24	; 0x08
    216e:	91 87       	std	Z+9, r25	; 0x09
    2170:	a2 87       	std	Z+10, r26	; 0x0a
    2172:	b3 87       	std	Z+11, r27	; 0x0b

}
    2174:	ff 90       	pop	r15
    2176:	ef 90       	pop	r14
    2178:	df 90       	pop	r13
    217a:	cf 90       	pop	r12
    217c:	08 95       	ret

0000217e <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    217e:	8f 92       	push	r8
    2180:	9f 92       	push	r9
    2182:	af 92       	push	r10
    2184:	bf 92       	push	r11
    2186:	cf 92       	push	r12
    2188:	df 92       	push	r13
    218a:	ef 92       	push	r14
    218c:	ff 92       	push	r15
    218e:	0f 93       	push	r16
    2190:	1f 93       	push	r17
    2192:	cf 93       	push	r28
    2194:	df 93       	push	r29
    2196:	cd b7       	in	r28, 0x3d	; 61
    2198:	de b7       	in	r29, 0x3e	; 62
    219a:	28 97       	sbiw	r28, 0x08	; 8
    219c:	0f b6       	in	r0, 0x3f	; 63
    219e:	f8 94       	cli
    21a0:	de bf       	out	0x3e, r29	; 62
    21a2:	0f be       	out	0x3f, r0	; 63
    21a4:	cd bf       	out	0x3d, r28	; 61
    21a6:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    21a8:	85 e9       	ldi	r24, 0x95	; 149
    21aa:	92 e0       	ldi	r25, 0x02	; 2
    21ac:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
    printf( "%d",pid );
    21b0:	a1 2e       	mov	r10, r17
    21b2:	b1 2c       	mov	r11, r1
    21b4:	1f 92       	push	r1
    21b6:	1f 93       	push	r17
    21b8:	85 ef       	ldi	r24, 0xF5	; 245
    21ba:	92 e0       	ldi	r25, 0x02	; 2
    21bc:	9f 93       	push	r25
    21be:	8f 93       	push	r24
    21c0:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    if(pid==NRK_IDLE_TASK_ID)
    21c4:	0f 90       	pop	r0
    21c6:	0f 90       	pop	r0
    21c8:	0f 90       	pop	r0
    21ca:	0f 90       	pop	r0
    21cc:	11 11       	cpse	r17, r1
    21ce:	52 c0       	rjmp	.+164    	; 0x2274 <nrk_stats_display_pid+0xf6>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    21d0:	8a e7       	ldi	r24, 0x7A	; 122
    21d2:	92 e0       	ldi	r25, 0x02	; 2
    21d4:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
        nrk_time_get(&t);
    21d8:	ce 01       	movw	r24, r28
    21da:	01 96       	adiw	r24, 0x01	; 1
    21dc:	0e 94 37 1c 	call	0x386e	; 0x386e <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    21e0:	6d 81       	ldd	r22, Y+5	; 0x05
    21e2:	7e 81       	ldd	r23, Y+6	; 0x06
    21e4:	8f 81       	ldd	r24, Y+7	; 0x07
    21e6:	98 85       	ldd	r25, Y+8	; 0x08
    21e8:	e0 e4       	ldi	r30, 0x40	; 64
    21ea:	ce 2e       	mov	r12, r30
    21ec:	e2 e4       	ldi	r30, 0x42	; 66
    21ee:	de 2e       	mov	r13, r30
    21f0:	ef e0       	ldi	r30, 0x0F	; 15
    21f2:	ee 2e       	mov	r14, r30
    21f4:	f1 2c       	mov	r15, r1
    21f6:	a7 01       	movw	r20, r14
    21f8:	96 01       	movw	r18, r12
    21fa:	0e 94 0f 29 	call	0x521e	; 0x521e <__udivmodsi4>
    21fe:	5f 93       	push	r21
    2200:	4f 93       	push	r20
    2202:	3f 93       	push	r19
    2204:	2f 93       	push	r18
    2206:	8c 81       	ldd	r24, Y+4	; 0x04
    2208:	8f 93       	push	r24
    220a:	8b 81       	ldd	r24, Y+3	; 0x03
    220c:	8f 93       	push	r24
    220e:	8a 81       	ldd	r24, Y+2	; 0x02
    2210:	8f 93       	push	r24
    2212:	89 81       	ldd	r24, Y+1	; 0x01
    2214:	8f 93       	push	r24
    2216:	08 ef       	ldi	r16, 0xF8	; 248
    2218:	12 e0       	ldi	r17, 0x02	; 2
    221a:	1f 93       	push	r17
    221c:	0f 93       	push	r16
    221e:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    2222:	89 e5       	ldi	r24, 0x59	; 89
    2224:	92 e0       	ldi	r25, 0x02	; 2
    2226:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    222a:	60 91 a2 03 	lds	r22, 0x03A2
    222e:	70 91 a3 03 	lds	r23, 0x03A3
    2232:	80 91 a4 03 	lds	r24, 0x03A4
    2236:	90 91 a5 03 	lds	r25, 0x03A5
    223a:	a7 01       	movw	r20, r14
    223c:	96 01       	movw	r18, r12
    223e:	0e 94 0f 29 	call	0x521e	; 0x521e <__udivmodsi4>
    2242:	5f 93       	push	r21
    2244:	4f 93       	push	r20
    2246:	3f 93       	push	r19
    2248:	2f 93       	push	r18
    224a:	80 91 a1 03 	lds	r24, 0x03A1
    224e:	8f 93       	push	r24
    2250:	80 91 a0 03 	lds	r24, 0x03A0
    2254:	8f 93       	push	r24
    2256:	80 91 9f 03 	lds	r24, 0x039F
    225a:	8f 93       	push	r24
    225c:	80 91 9e 03 	lds	r24, 0x039E
    2260:	8f 93       	push	r24
    2262:	1f 93       	push	r17
    2264:	0f 93       	push	r16
    2266:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    226a:	0f b6       	in	r0, 0x3f	; 63
    226c:	f8 94       	cli
    226e:	de bf       	out	0x3e, r29	; 62
    2270:	0f be       	out	0x3f, r0	; 63
    2272:	cd bf       	out	0x3d, r28	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    2274:	88 e4       	ldi	r24, 0x48	; 72
    2276:	92 e0       	ldi	r25, 0x02	; 2
    2278:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    227c:	8e e1       	ldi	r24, 0x1E	; 30
    227e:	8a 9d       	mul	r24, r10
    2280:	80 01       	movw	r16, r0
    2282:	8b 9d       	mul	r24, r11
    2284:	10 0d       	add	r17, r0
    2286:	11 24       	eor	r1, r1
    2288:	02 5d       	subi	r16, 0xD2	; 210
    228a:	1b 4f       	sbci	r17, 0xFB	; 251
    228c:	f8 01       	movw	r30, r16
    228e:	60 81       	ld	r22, Z
    2290:	71 81       	ldd	r23, Z+1	; 0x01
    2292:	82 81       	ldd	r24, Z+2	; 0x02
    2294:	93 81       	ldd	r25, Z+3	; 0x03
    2296:	0e 94 1c 1e 	call	0x3c38	; 0x3c38 <_nrk_ticks_to_time>
    229a:	29 83       	std	Y+1, r18	; 0x01
    229c:	3a 83       	std	Y+2, r19	; 0x02
    229e:	4b 83       	std	Y+3, r20	; 0x03
    22a0:	5c 83       	std	Y+4, r21	; 0x04
    22a2:	6d 83       	std	Y+5, r22	; 0x05
    22a4:	7e 83       	std	Y+6, r23	; 0x06
    22a6:	8f 83       	std	Y+7, r24	; 0x07
    22a8:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    22aa:	6d 81       	ldd	r22, Y+5	; 0x05
    22ac:	7e 81       	ldd	r23, Y+6	; 0x06
    22ae:	8f 81       	ldd	r24, Y+7	; 0x07
    22b0:	98 85       	ldd	r25, Y+8	; 0x08
    22b2:	20 e4       	ldi	r18, 0x40	; 64
    22b4:	82 2e       	mov	r8, r18
    22b6:	22 e4       	ldi	r18, 0x42	; 66
    22b8:	92 2e       	mov	r9, r18
    22ba:	2f e0       	ldi	r18, 0x0F	; 15
    22bc:	a2 2e       	mov	r10, r18
    22be:	b1 2c       	mov	r11, r1
    22c0:	a5 01       	movw	r20, r10
    22c2:	94 01       	movw	r18, r8
    22c4:	0e 94 0f 29 	call	0x521e	; 0x521e <__udivmodsi4>
    22c8:	5f 93       	push	r21
    22ca:	4f 93       	push	r20
    22cc:	3f 93       	push	r19
    22ce:	2f 93       	push	r18
    22d0:	8c 81       	ldd	r24, Y+4	; 0x04
    22d2:	8f 93       	push	r24
    22d4:	8b 81       	ldd	r24, Y+3	; 0x03
    22d6:	8f 93       	push	r24
    22d8:	8a 81       	ldd	r24, Y+2	; 0x02
    22da:	8f 93       	push	r24
    22dc:	89 81       	ldd	r24, Y+1	; 0x01
    22de:	8f 93       	push	r24
    22e0:	38 ef       	ldi	r19, 0xF8	; 248
    22e2:	e3 2e       	mov	r14, r19
    22e4:	32 e0       	ldi	r19, 0x02	; 2
    22e6:	f3 2e       	mov	r15, r19
    22e8:	ff 92       	push	r15
    22ea:	ef 92       	push	r14
    22ec:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    22f0:	8d e2       	ldi	r24, 0x2D	; 45
    22f2:	92 e0       	ldi	r25, 0x02	; 2
    22f4:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    22f8:	f8 01       	movw	r30, r16
    22fa:	64 81       	ldd	r22, Z+4	; 0x04
    22fc:	75 81       	ldd	r23, Z+5	; 0x05
    22fe:	86 81       	ldd	r24, Z+6	; 0x06
    2300:	97 81       	ldd	r25, Z+7	; 0x07
    2302:	0e 94 1c 1e 	call	0x3c38	; 0x3c38 <_nrk_ticks_to_time>
    2306:	29 83       	std	Y+1, r18	; 0x01
    2308:	3a 83       	std	Y+2, r19	; 0x02
    230a:	4b 83       	std	Y+3, r20	; 0x03
    230c:	5c 83       	std	Y+4, r21	; 0x04
    230e:	6d 83       	std	Y+5, r22	; 0x05
    2310:	7e 83       	std	Y+6, r23	; 0x06
    2312:	8f 83       	std	Y+7, r24	; 0x07
    2314:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    2316:	6d 81       	ldd	r22, Y+5	; 0x05
    2318:	7e 81       	ldd	r23, Y+6	; 0x06
    231a:	8f 81       	ldd	r24, Y+7	; 0x07
    231c:	98 85       	ldd	r25, Y+8	; 0x08
    231e:	a5 01       	movw	r20, r10
    2320:	94 01       	movw	r18, r8
    2322:	0e 94 0f 29 	call	0x521e	; 0x521e <__udivmodsi4>
    2326:	5f 93       	push	r21
    2328:	4f 93       	push	r20
    232a:	3f 93       	push	r19
    232c:	2f 93       	push	r18
    232e:	8c 81       	ldd	r24, Y+4	; 0x04
    2330:	8f 93       	push	r24
    2332:	8b 81       	ldd	r24, Y+3	; 0x03
    2334:	8f 93       	push	r24
    2336:	8a 81       	ldd	r24, Y+2	; 0x02
    2338:	8f 93       	push	r24
    233a:	89 81       	ldd	r24, Y+1	; 0x01
    233c:	8f 93       	push	r24
    233e:	48 e0       	ldi	r20, 0x08	; 8
    2340:	c4 2e       	mov	r12, r20
    2342:	43 e0       	ldi	r20, 0x03	; 3
    2344:	d4 2e       	mov	r13, r20
    2346:	df 92       	push	r13
    2348:	cf 92       	push	r12
    234a:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    234e:	f8 01       	movw	r30, r16
    2350:	64 85       	ldd	r22, Z+12	; 0x0c
    2352:	75 85       	ldd	r23, Z+13	; 0x0d
    2354:	86 85       	ldd	r24, Z+14	; 0x0e
    2356:	97 85       	ldd	r25, Z+15	; 0x0f
    2358:	0e 94 1c 1e 	call	0x3c38	; 0x3c38 <_nrk_ticks_to_time>
    235c:	29 83       	std	Y+1, r18	; 0x01
    235e:	3a 83       	std	Y+2, r19	; 0x02
    2360:	4b 83       	std	Y+3, r20	; 0x03
    2362:	5c 83       	std	Y+4, r21	; 0x04
    2364:	6d 83       	std	Y+5, r22	; 0x05
    2366:	7e 83       	std	Y+6, r23	; 0x06
    2368:	8f 83       	std	Y+7, r24	; 0x07
    236a:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    236c:	6d 81       	ldd	r22, Y+5	; 0x05
    236e:	7e 81       	ldd	r23, Y+6	; 0x06
    2370:	8f 81       	ldd	r24, Y+7	; 0x07
    2372:	98 85       	ldd	r25, Y+8	; 0x08
    2374:	a5 01       	movw	r20, r10
    2376:	94 01       	movw	r18, r8
    2378:	0e 94 0f 29 	call	0x521e	; 0x521e <__udivmodsi4>
    237c:	5f 93       	push	r21
    237e:	4f 93       	push	r20
    2380:	3f 93       	push	r19
    2382:	2f 93       	push	r18
    2384:	8c 81       	ldd	r24, Y+4	; 0x04
    2386:	8f 93       	push	r24
    2388:	8b 81       	ldd	r24, Y+3	; 0x03
    238a:	8f 93       	push	r24
    238c:	8a 81       	ldd	r24, Y+2	; 0x02
    238e:	8f 93       	push	r24
    2390:	89 81       	ldd	r24, Y+1	; 0x01
    2392:	8f 93       	push	r24
    2394:	df 92       	push	r13
    2396:	cf 92       	push	r12
    2398:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    239c:	f8 01       	movw	r30, r16
    239e:	60 85       	ldd	r22, Z+8	; 0x08
    23a0:	71 85       	ldd	r23, Z+9	; 0x09
    23a2:	82 85       	ldd	r24, Z+10	; 0x0a
    23a4:	93 85       	ldd	r25, Z+11	; 0x0b
    23a6:	0e 94 1c 1e 	call	0x3c38	; 0x3c38 <_nrk_ticks_to_time>
    23aa:	29 83       	std	Y+1, r18	; 0x01
    23ac:	3a 83       	std	Y+2, r19	; 0x02
    23ae:	4b 83       	std	Y+3, r20	; 0x03
    23b0:	5c 83       	std	Y+4, r21	; 0x04
    23b2:	6d 83       	std	Y+5, r22	; 0x05
    23b4:	7e 83       	std	Y+6, r23	; 0x06
    23b6:	8f 83       	std	Y+7, r24	; 0x07
    23b8:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    23ba:	6d 81       	ldd	r22, Y+5	; 0x05
    23bc:	7e 81       	ldd	r23, Y+6	; 0x06
    23be:	8f 81       	ldd	r24, Y+7	; 0x07
    23c0:	98 85       	ldd	r25, Y+8	; 0x08
    23c2:	a5 01       	movw	r20, r10
    23c4:	94 01       	movw	r18, r8
    23c6:	0e 94 0f 29 	call	0x521e	; 0x521e <__udivmodsi4>
    23ca:	5f 93       	push	r21
    23cc:	4f 93       	push	r20
    23ce:	3f 93       	push	r19
    23d0:	2f 93       	push	r18
    23d2:	8c 81       	ldd	r24, Y+4	; 0x04
    23d4:	8f 93       	push	r24
    23d6:	8b 81       	ldd	r24, Y+3	; 0x03
    23d8:	8f 93       	push	r24
    23da:	8a 81       	ldd	r24, Y+2	; 0x02
    23dc:	8f 93       	push	r24
    23de:	89 81       	ldd	r24, Y+1	; 0x01
    23e0:	8f 93       	push	r24
    23e2:	ff 92       	push	r15
    23e4:	ef 92       	push	r14
    23e6:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    23ea:	0f b6       	in	r0, 0x3f	; 63
    23ec:	f8 94       	cli
    23ee:	de bf       	out	0x3e, r29	; 62
    23f0:	0f be       	out	0x3f, r0	; 63
    23f2:	cd bf       	out	0x3d, r28	; 61
    23f4:	8d e1       	ldi	r24, 0x1D	; 29
    23f6:	92 e0       	ldi	r25, 0x02	; 2
    23f8:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    23fc:	f8 01       	movw	r30, r16
    23fe:	70 96       	adiw	r30, 0x10	; 16
    2400:	83 81       	ldd	r24, Z+3	; 0x03
    2402:	8f 93       	push	r24
    2404:	82 81       	ldd	r24, Z+2	; 0x02
    2406:	8f 93       	push	r24
    2408:	81 81       	ldd	r24, Z+1	; 0x01
    240a:	8f 93       	push	r24
    240c:	f8 01       	movw	r30, r16
    240e:	80 89       	ldd	r24, Z+16	; 0x10
    2410:	8f 93       	push	r24
    2412:	5a e1       	ldi	r21, 0x1A	; 26
    2414:	e5 2e       	mov	r14, r21
    2416:	53 e0       	ldi	r21, 0x03	; 3
    2418:	f5 2e       	mov	r15, r21
    241a:	ff 92       	push	r15
    241c:	ef 92       	push	r14
    241e:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    2422:	8a e0       	ldi	r24, 0x0A	; 10
    2424:	92 e0       	ldi	r25, 0x02	; 2
    2426:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    242a:	f8 01       	movw	r30, r16
    242c:	78 96       	adiw	r30, 0x18	; 24
    242e:	83 81       	ldd	r24, Z+3	; 0x03
    2430:	8f 93       	push	r24
    2432:	82 81       	ldd	r24, Z+2	; 0x02
    2434:	8f 93       	push	r24
    2436:	81 81       	ldd	r24, Z+1	; 0x01
    2438:	8f 93       	push	r24
    243a:	f8 01       	movw	r30, r16
    243c:	80 8d       	ldd	r24, Z+24	; 0x18
    243e:	8f 93       	push	r24
    2440:	ff 92       	push	r15
    2442:	ef 92       	push	r14
    2444:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    2448:	81 ef       	ldi	r24, 0xF1	; 241
    244a:	91 e0       	ldi	r25, 0x01	; 1
    244c:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    2450:	f8 01       	movw	r30, r16
    2452:	84 8d       	ldd	r24, Z+28	; 0x1c
    2454:	1f 92       	push	r1
    2456:	8f 93       	push	r24
    2458:	6e e1       	ldi	r22, 0x1E	; 30
    245a:	e6 2e       	mov	r14, r22
    245c:	63 e0       	ldi	r22, 0x03	; 3
    245e:	f6 2e       	mov	r15, r22
    2460:	ff 92       	push	r15
    2462:	ef 92       	push	r14
    2464:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    2468:	84 ed       	ldi	r24, 0xD4	; 212
    246a:	91 e0       	ldi	r25, 0x01	; 1
    246c:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    2470:	f8 01       	movw	r30, r16
    2472:	85 8d       	ldd	r24, Z+29	; 0x1d
    2474:	1f 92       	push	r1
    2476:	8f 93       	push	r24
    2478:	ff 92       	push	r15
    247a:	ef 92       	push	r14
    247c:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    nrk_kprintf( PSTR("\r\n") );
    2480:	81 ed       	ldi	r24, 0xD1	; 209
    2482:	91 e0       	ldi	r25, 0x01	; 1
    2484:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
    2488:	0f b6       	in	r0, 0x3f	; 63
    248a:	f8 94       	cli
    248c:	de bf       	out	0x3e, r29	; 62
    248e:	0f be       	out	0x3f, r0	; 63
    2490:	cd bf       	out	0x3d, r28	; 61

}
    2492:	28 96       	adiw	r28, 0x08	; 8
    2494:	0f b6       	in	r0, 0x3f	; 63
    2496:	f8 94       	cli
    2498:	de bf       	out	0x3e, r29	; 62
    249a:	0f be       	out	0x3f, r0	; 63
    249c:	cd bf       	out	0x3d, r28	; 61
    249e:	df 91       	pop	r29
    24a0:	cf 91       	pop	r28
    24a2:	1f 91       	pop	r17
    24a4:	0f 91       	pop	r16
    24a6:	ff 90       	pop	r15
    24a8:	ef 90       	pop	r14
    24aa:	df 90       	pop	r13
    24ac:	cf 90       	pop	r12
    24ae:	bf 90       	pop	r11
    24b0:	af 90       	pop	r10
    24b2:	9f 90       	pop	r9
    24b4:	8f 90       	pop	r8
    24b6:	08 95       	ret

000024b8 <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    24b8:	cf 93       	push	r28
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    24ba:	84 eb       	ldi	r24, 0xB4	; 180
    24bc:	91 e0       	ldi	r25, 0x01	; 1
    24be:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
    24c2:	c0 e0       	ldi	r28, 0x00	; 0
        nrk_stats_display_pid(i);
    24c4:	8c 2f       	mov	r24, r28
    24c6:	0e 94 bf 10 	call	0x217e	; 0x217e <nrk_stats_display_pid>
void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));

    for(i=0; i<NRK_MAX_TASKS; i++ )
    24ca:	cf 5f       	subi	r28, 0xFF	; 255
    24cc:	c5 30       	cpi	r28, 0x05	; 5
    24ce:	d1 f7       	brne	.-12     	; 0x24c4 <nrk_stats_display_all+0xc>
        nrk_stats_display_pid(i);
}
    24d0:	cf 91       	pop	r28
    24d2:	08 95       	ret

000024d4 <nrk_stats_get>:


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    24d4:	db 01       	movw	r26, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    24d6:	85 30       	cpi	r24, 0x05	; 5
    24d8:	08 f0       	brcs	.+2      	; 0x24dc <nrk_stats_get+0x8>
    24da:	54 c0       	rjmp	.+168    	; 0x2584 <nrk_stats_get+0xb0>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    24dc:	9e e1       	ldi	r25, 0x1E	; 30
    24de:	89 9f       	mul	r24, r25
    24e0:	f0 01       	movw	r30, r0
    24e2:	11 24       	eor	r1, r1
    24e4:	e2 5d       	subi	r30, 0xD2	; 210
    24e6:	fb 4f       	sbci	r31, 0xFB	; 251
    24e8:	40 81       	ld	r20, Z
    24ea:	51 81       	ldd	r21, Z+1	; 0x01
    24ec:	62 81       	ldd	r22, Z+2	; 0x02
    24ee:	73 81       	ldd	r23, Z+3	; 0x03
    24f0:	4d 93       	st	X+, r20
    24f2:	5d 93       	st	X+, r21
    24f4:	6d 93       	st	X+, r22
    24f6:	7c 93       	st	X, r23
    24f8:	13 97       	sbiw	r26, 0x03	; 3
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    24fa:	44 81       	ldd	r20, Z+4	; 0x04
    24fc:	55 81       	ldd	r21, Z+5	; 0x05
    24fe:	66 81       	ldd	r22, Z+6	; 0x06
    2500:	77 81       	ldd	r23, Z+7	; 0x07
    2502:	14 96       	adiw	r26, 0x04	; 4
    2504:	4d 93       	st	X+, r20
    2506:	5d 93       	st	X+, r21
    2508:	6d 93       	st	X+, r22
    250a:	7c 93       	st	X, r23
    250c:	17 97       	sbiw	r26, 0x07	; 7
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    250e:	40 85       	ldd	r20, Z+8	; 0x08
    2510:	51 85       	ldd	r21, Z+9	; 0x09
    2512:	62 85       	ldd	r22, Z+10	; 0x0a
    2514:	73 85       	ldd	r23, Z+11	; 0x0b
    2516:	18 96       	adiw	r26, 0x08	; 8
    2518:	4d 93       	st	X+, r20
    251a:	5d 93       	st	X+, r21
    251c:	6d 93       	st	X+, r22
    251e:	7c 93       	st	X, r23
    2520:	1b 97       	sbiw	r26, 0x0b	; 11
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    2522:	44 85       	ldd	r20, Z+12	; 0x0c
    2524:	55 85       	ldd	r21, Z+13	; 0x0d
    2526:	66 85       	ldd	r22, Z+14	; 0x0e
    2528:	77 85       	ldd	r23, Z+15	; 0x0f
    252a:	1c 96       	adiw	r26, 0x0c	; 12
    252c:	4d 93       	st	X+, r20
    252e:	5d 93       	st	X+, r21
    2530:	6d 93       	st	X+, r22
    2532:	7c 93       	st	X, r23
    2534:	1f 97       	sbiw	r26, 0x0f	; 15
    t->swapped_in=cur_task_stats[pid].swapped_in;
    2536:	40 89       	ldd	r20, Z+16	; 0x10
    2538:	51 89       	ldd	r21, Z+17	; 0x11
    253a:	62 89       	ldd	r22, Z+18	; 0x12
    253c:	73 89       	ldd	r23, Z+19	; 0x13
    253e:	50 96       	adiw	r26, 0x10	; 16
    2540:	4d 93       	st	X+, r20
    2542:	5d 93       	st	X+, r21
    2544:	6d 93       	st	X+, r22
    2546:	7c 93       	st	X, r23
    2548:	53 97       	sbiw	r26, 0x13	; 19
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    254a:	44 89       	ldd	r20, Z+20	; 0x14
    254c:	55 89       	ldd	r21, Z+21	; 0x15
    254e:	66 89       	ldd	r22, Z+22	; 0x16
    2550:	77 89       	ldd	r23, Z+23	; 0x17
    2552:	54 96       	adiw	r26, 0x14	; 20
    2554:	4d 93       	st	X+, r20
    2556:	5d 93       	st	X+, r21
    2558:	6d 93       	st	X+, r22
    255a:	7c 93       	st	X, r23
    255c:	57 97       	sbiw	r26, 0x17	; 23
    t->preempted=cur_task_stats[pid].preempted;
    255e:	40 8d       	ldd	r20, Z+24	; 0x18
    2560:	51 8d       	ldd	r21, Z+25	; 0x19
    2562:	62 8d       	ldd	r22, Z+26	; 0x1a
    2564:	73 8d       	ldd	r23, Z+27	; 0x1b
    2566:	58 96       	adiw	r26, 0x18	; 24
    2568:	4d 93       	st	X+, r20
    256a:	5d 93       	st	X+, r21
    256c:	6d 93       	st	X+, r22
    256e:	7c 93       	st	X, r23
    2570:	5b 97       	sbiw	r26, 0x1b	; 27
    t->violations=cur_task_stats[pid].violations;
    2572:	84 8d       	ldd	r24, Z+28	; 0x1c
    2574:	5c 96       	adiw	r26, 0x1c	; 28
    2576:	8c 93       	st	X, r24
    2578:	5c 97       	sbiw	r26, 0x1c	; 28
    t->overflow=cur_task_stats[pid].overflow;
    257a:	85 8d       	ldd	r24, Z+29	; 0x1d
    257c:	5d 96       	adiw	r26, 0x1d	; 29
    257e:	8c 93       	st	X, r24

    return NRK_OK;
    2580:	81 e0       	ldi	r24, 0x01	; 1
    2582:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    2584:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    2586:	08 95       	ret

00002588 <_nrk_errno_set>:
inline void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    2588:	e0 91 95 06 	lds	r30, 0x0695
    258c:	f0 91 96 06 	lds	r31, 0x0696
    2590:	84 87       	std	Z+12, r24	; 0x0c
    2592:	08 95       	ret

00002594 <nrk_errno_get>:
}

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    2594:	e0 91 95 06 	lds	r30, 0x0695
    2598:	f0 91 96 06 	lds	r31, 0x0696
}
    259c:	84 85       	ldd	r24, Z+12	; 0x0c
    259e:	08 95       	ret

000025a0 <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    25a0:	cf 93       	push	r28
    25a2:	df 93       	push	r29
    25a4:	d8 2f       	mov	r29, r24
    25a6:	c6 2f       	mov	r28, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    25a8:	80 e0       	ldi	r24, 0x00	; 0
    25aa:	92 e0       	ldi	r25, 0x02	; 2
    25ac:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <nrk_eeprom_read_byte>
    error_cnt++;
    25b0:	8f 5f       	subi	r24, 0xFF	; 255
    if(error_cnt==255) error_cnt=0;
    25b2:	8f 3f       	cpi	r24, 0xFF	; 255
    25b4:	19 f0       	breq	.+6      	; 0x25bc <_nrk_log_error+0x1c>
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    error_cnt++;
    25b6:	80 93 76 03 	sts	0x0376, r24
    25ba:	02 c0       	rjmp	.+4      	; 0x25c0 <_nrk_log_error+0x20>
    if(error_cnt==255) error_cnt=0;
    25bc:	10 92 76 03 	sts	0x0376, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    25c0:	20 91 76 03 	lds	r18, 0x0376
    25c4:	36 e0       	ldi	r19, 0x06	; 6
    25c6:	23 9f       	mul	r18, r19
    25c8:	c0 01       	movw	r24, r0
    25ca:	11 24       	eor	r1, r1
    25cc:	6d 2f       	mov	r22, r29
    25ce:	8f 5f       	subi	r24, 0xFF	; 255
    25d0:	9d 4f       	sbci	r25, 0xFD	; 253
    25d2:	0e 94 39 0d 	call	0x1a72	; 0x1a72 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    25d6:	80 91 76 03 	lds	r24, 0x0376
    25da:	46 e0       	ldi	r20, 0x06	; 6
    25dc:	84 9f       	mul	r24, r20
    25de:	c0 01       	movw	r24, r0
    25e0:	11 24       	eor	r1, r1
    25e2:	6c 2f       	mov	r22, r28
    25e4:	8e 5f       	subi	r24, 0xFE	; 254
    25e6:	9d 4f       	sbci	r25, 0xFD	; 253
    25e8:	0e 94 39 0d 	call	0x1a72	; 0x1a72 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    25ec:	20 91 76 03 	lds	r18, 0x0376
    25f0:	40 91 8c 06 	lds	r20, 0x068C
    25f4:	50 91 8d 06 	lds	r21, 0x068D
    25f8:	60 91 8e 06 	lds	r22, 0x068E
    25fc:	70 91 8f 06 	lds	r23, 0x068F
    2600:	67 2f       	mov	r22, r23
    2602:	77 27       	eor	r23, r23
    2604:	88 27       	eor	r24, r24
    2606:	99 27       	eor	r25, r25
    2608:	46 e0       	ldi	r20, 0x06	; 6
    260a:	24 9f       	mul	r18, r20
    260c:	90 01       	movw	r18, r0
    260e:	11 24       	eor	r1, r1
    2610:	c9 01       	movw	r24, r18
    2612:	8d 5f       	subi	r24, 0xFD	; 253
    2614:	9d 4f       	sbci	r25, 0xFD	; 253
    2616:	0e 94 39 0d 	call	0x1a72	; 0x1a72 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    261a:	20 91 76 03 	lds	r18, 0x0376
    261e:	40 91 8c 06 	lds	r20, 0x068C
    2622:	50 91 8d 06 	lds	r21, 0x068D
    2626:	60 91 8e 06 	lds	r22, 0x068E
    262a:	70 91 8f 06 	lds	r23, 0x068F
    262e:	88 27       	eor	r24, r24
    2630:	99 27       	eor	r25, r25
    2632:	46 e0       	ldi	r20, 0x06	; 6
    2634:	24 9f       	mul	r18, r20
    2636:	90 01       	movw	r18, r0
    2638:	11 24       	eor	r1, r1
    263a:	c9 01       	movw	r24, r18
    263c:	8c 5f       	subi	r24, 0xFC	; 252
    263e:	9d 4f       	sbci	r25, 0xFD	; 253
    2640:	0e 94 39 0d 	call	0x1a72	; 0x1a72 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    2644:	20 91 76 03 	lds	r18, 0x0376
    2648:	40 91 8c 06 	lds	r20, 0x068C
    264c:	50 91 8d 06 	lds	r21, 0x068D
    2650:	60 91 8e 06 	lds	r22, 0x068E
    2654:	70 91 8f 06 	lds	r23, 0x068F
    2658:	99 27       	eor	r25, r25
    265a:	87 2f       	mov	r24, r23
    265c:	76 2f       	mov	r23, r22
    265e:	65 2f       	mov	r22, r21
    2660:	46 e0       	ldi	r20, 0x06	; 6
    2662:	24 9f       	mul	r18, r20
    2664:	90 01       	movw	r18, r0
    2666:	11 24       	eor	r1, r1
    2668:	c9 01       	movw	r24, r18
    266a:	8b 5f       	subi	r24, 0xFB	; 251
    266c:	9d 4f       	sbci	r25, 0xFD	; 253
    266e:	0e 94 39 0d 	call	0x1a72	; 0x1a72 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    2672:	80 91 76 03 	lds	r24, 0x0376
    2676:	26 e0       	ldi	r18, 0x06	; 6
    2678:	82 9f       	mul	r24, r18
    267a:	c0 01       	movw	r24, r0
    267c:	11 24       	eor	r1, r1
    267e:	60 91 8c 06 	lds	r22, 0x068C
    2682:	8a 5f       	subi	r24, 0xFA	; 250
    2684:	9d 4f       	sbci	r25, 0xFD	; 253
    2686:	0e 94 39 0d 	call	0x1a72	; 0x1a72 <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    268a:	60 91 76 03 	lds	r22, 0x0376
    268e:	80 e0       	ldi	r24, 0x00	; 0
    2690:	92 e0       	ldi	r25, 0x02	; 2
}
    2692:	df 91       	pop	r29
    2694:	cf 91       	pop	r28
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    2696:	0c 94 39 0d 	jmp	0x1a72	; 0x1a72 <nrk_eeprom_write_byte>

0000269a <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    269a:	fc 01       	movw	r30, r24
    if (error_num == 0)
    269c:	80 91 c4 04 	lds	r24, 0x04C4
    26a0:	88 23       	and	r24, r24
    26a2:	31 f0       	breq	.+12     	; 0x26b0 <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    26a4:	db 01       	movw	r26, r22
    26a6:	8c 93       	st	X, r24
    *task_id = error_task;
    26a8:	80 91 79 03 	lds	r24, 0x0379
    26ac:	80 83       	st	Z, r24
    return 1;
    26ae:	81 e0       	ldi	r24, 0x01	; 1
}
    26b0:	08 95       	ret

000026b2 <nrk_error_print>:
uint8_t i,t;




    if (error_num == 0)
    26b2:	80 91 c4 04 	lds	r24, 0x04C4
    26b6:	88 23       	and	r24, r24
    26b8:	09 f4       	brne	.+2      	; 0x26bc <nrk_error_print+0xa>
    26ba:	83 c0       	rjmp	.+262    	; 0x27c2 <nrk_error_print+0x110>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    26bc:	8c ec       	ldi	r24, 0xCC	; 204
    26be:	94 e0       	ldi	r25, 0x04	; 4
    26c0:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
        printf ("%d", error_task);
    26c4:	80 91 79 03 	lds	r24, 0x0379
    26c8:	1f 92       	push	r1
    26ca:	8f 93       	push	r24
    26cc:	85 ef       	ldi	r24, 0xF5	; 245
    26ce:	92 e0       	ldi	r25, 0x02	; 2
    26d0:	9f 93       	push	r25
    26d2:	8f 93       	push	r24
    26d4:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
        nrk_kprintf (PSTR ("): "));
    26d8:	88 ec       	ldi	r24, 0xC8	; 200
    26da:	94 e0       	ldi	r25, 0x04	; 4
    26dc:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    26e0:	0f 90       	pop	r0
    26e2:	0f 90       	pop	r0
    26e4:	0f 90       	pop	r0
    26e6:	0f 90       	pop	r0
    26e8:	80 91 c4 04 	lds	r24, 0x04C4
    26ec:	88 31       	cpi	r24, 0x18	; 24
    26ee:	10 f0       	brcs	.+4      	; 0x26f4 <nrk_error_print+0x42>
            error_num = NRK_UNKOWN;
    26f0:	10 92 c4 04 	sts	0x04C4, r1
        switch (error_num)
    26f4:	e0 91 c4 04 	lds	r30, 0x04C4
    26f8:	8e 2f       	mov	r24, r30
    26fa:	90 e0       	ldi	r25, 0x00	; 0
    26fc:	fc 01       	movw	r30, r24
    26fe:	31 97       	sbiw	r30, 0x01	; 1
    2700:	e6 31       	cpi	r30, 0x16	; 22
    2702:	f1 05       	cpc	r31, r1
    2704:	08 f0       	brcs	.+2      	; 0x2708 <nrk_error_print+0x56>
    2706:	46 c0       	rjmp	.+140    	; 0x2794 <nrk_error_print+0xe2>
    2708:	e6 54       	subi	r30, 0x46	; 70
    270a:	ff 4f       	sbci	r31, 0xFF	; 255
    270c:	0c 94 90 29 	jmp	0x5320	; 0x5320 <__tablejump2__>
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    2710:	8c e8       	ldi	r24, 0x8C	; 140
    2712:	94 e0       	ldi	r25, 0x04	; 4
    2714:	41 c0       	rjmp	.+130    	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2716:	85 e6       	ldi	r24, 0x65	; 101
    2718:	94 e0       	ldi	r25, 0x04	; 4
    271a:	3e c0       	rjmp	.+124    	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    271c:	81 e5       	ldi	r24, 0x51	; 81
    271e:	94 e0       	ldi	r25, 0x04	; 4
    2720:	3b c0       	rjmp	.+118    	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2722:	8b e3       	ldi	r24, 0x3B	; 59
    2724:	94 e0       	ldi	r25, 0x04	; 4
    2726:	38 c0       	rjmp	.+112    	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    2728:	80 e2       	ldi	r24, 0x20	; 32
    272a:	94 e0       	ldi	r25, 0x04	; 4
    272c:	35 c0       	rjmp	.+106    	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    272e:	8a e0       	ldi	r24, 0x0A	; 10
    2730:	94 e0       	ldi	r25, 0x04	; 4
    2732:	32 c0       	rjmp	.+100    	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    2734:	82 ef       	ldi	r24, 0xF2	; 242
    2736:	93 e0       	ldi	r25, 0x03	; 3
    2738:	2f c0       	rjmp	.+94     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    273a:	8f ed       	ldi	r24, 0xDF	; 223
    273c:	93 e0       	ldi	r25, 0x03	; 3
    273e:	2c c0       	rjmp	.+88     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    2740:	8c ec       	ldi	r24, 0xCC	; 204
    2742:	93 e0       	ldi	r25, 0x03	; 3
    2744:	29 c0       	rjmp	.+82     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    2746:	8e ea       	ldi	r24, 0xAE	; 174
    2748:	93 e0       	ldi	r25, 0x03	; 3
    274a:	26 c0       	rjmp	.+76     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    274c:	89 e8       	ldi	r24, 0x89	; 137
    274e:	93 e0       	ldi	r25, 0x03	; 3
    2750:	23 c0       	rjmp	.+70     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    2752:	8d e7       	ldi	r24, 0x7D	; 125
    2754:	93 e0       	ldi	r25, 0x03	; 3
    2756:	20 c0       	rjmp	.+64     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2758:	82 e6       	ldi	r24, 0x62	; 98
    275a:	93 e0       	ldi	r25, 0x03	; 3
    275c:	1d c0       	rjmp	.+58     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    275e:	83 e5       	ldi	r24, 0x53	; 83
    2760:	93 e0       	ldi	r25, 0x03	; 3
    2762:	1a c0       	rjmp	.+52     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2764:	8f e3       	ldi	r24, 0x3F	; 63
    2766:	93 e0       	ldi	r25, 0x03	; 3
    2768:	17 c0       	rjmp	.+46     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    276a:	8e e2       	ldi	r24, 0x2E	; 46
    276c:	93 e0       	ldi	r25, 0x03	; 3
    276e:	14 c0       	rjmp	.+40     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    2770:	8a e1       	ldi	r24, 0x1A	; 26
    2772:	93 e0       	ldi	r25, 0x03	; 3
    2774:	11 c0       	rjmp	.+34     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    2776:	8a ef       	ldi	r24, 0xFA	; 250
    2778:	92 e0       	ldi	r25, 0x02	; 2
    277a:	0e c0       	rjmp	.+28     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    277c:	82 ee       	ldi	r24, 0xE2	; 226
    277e:	92 e0       	ldi	r25, 0x02	; 2
    2780:	0b c0       	rjmp	.+22     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    2782:	87 ec       	ldi	r24, 0xC7	; 199
    2784:	92 e0       	ldi	r25, 0x02	; 2
    2786:	08 c0       	rjmp	.+16     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    2788:	86 eb       	ldi	r24, 0xB6	; 182
    278a:	92 e0       	ldi	r25, 0x02	; 2
    278c:	05 c0       	rjmp	.+10     	; 0x2798 <nrk_error_print+0xe6>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    278e:	87 ea       	ldi	r24, 0xA7	; 167
    2790:	92 e0       	ldi	r25, 0x02	; 2
    2792:	02 c0       	rjmp	.+4      	; 0x2798 <nrk_error_print+0xe6>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    2794:	80 ea       	ldi	r24, 0xA0	; 160
    2796:	92 e0       	ldi	r25, 0x02	; 2
    2798:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
        }
        putchar ('\r');
    279c:	60 91 fa 06 	lds	r22, 0x06FA
    27a0:	70 91 fb 06 	lds	r23, 0x06FB
    27a4:	8d e0       	ldi	r24, 0x0D	; 13
    27a6:	90 e0       	ldi	r25, 0x00	; 0
    27a8:	0e 94 12 2a 	call	0x5424	; 0x5424 <fputc>
        putchar ('\n');
    27ac:	60 91 fa 06 	lds	r22, 0x06FA
    27b0:	70 91 fb 06 	lds	r23, 0x06FB
    27b4:	8a e0       	ldi	r24, 0x0A	; 10
    27b6:	90 e0       	ldi	r25, 0x00	; 0
    27b8:	0e 94 12 2a 	call	0x5424	; 0x5424 <fputc>
}


#endif

    return error_num;
    27bc:	80 91 c4 04 	lds	r24, 0x04C4
    27c0:	08 95       	ret




    if (error_num == 0)
        return 0;
    27c2:	80 e0       	ldi	r24, 0x00	; 0


#endif

    return error_num;
}
    27c4:	08 95       	ret

000027c6 <clear_regs>:

inline void clear_regs()
{

        GTCCR=0;
    27c6:	13 bc       	out	0x23, r1	; 35
        ASSR=0;
    27c8:	10 92 b6 00 	sts	0x00B6, r1

        OCR0B=0;
    27cc:	18 bc       	out	0x28, r1	; 40
        OCR0A=0;
    27ce:	17 bc       	out	0x27, r1	; 39
        TCNT0=0;
    27d0:	16 bc       	out	0x26, r1	; 38
        TCCR0B=0;
    27d2:	15 bc       	out	0x25, r1	; 37
        TCCR0A=0;
    27d4:	14 bc       	out	0x24, r1	; 36

        EIMSK=0;
    27d6:	1d ba       	out	0x1d, r1	; 29
        EIFR=0;
    27d8:	1c ba       	out	0x1c, r1	; 28
        PCIFR=0;
    27da:	1b ba       	out	0x1b, r1	; 27


        OCR3B =0;
    27dc:	10 92 9b 00 	sts	0x009B, r1
    27e0:	10 92 9a 00 	sts	0x009A, r1
        OCR3A =0;
    27e4:	10 92 99 00 	sts	0x0099, r1
    27e8:	10 92 98 00 	sts	0x0098, r1
        TCNT3 =0;
    27ec:	10 92 95 00 	sts	0x0095, r1
    27f0:	10 92 94 00 	sts	0x0094, r1
        TCCR3B=0;
    27f4:	10 92 91 00 	sts	0x0091, r1
        TCCR3A=0;
    27f8:	10 92 90 00 	sts	0x0090, r1
        TIFR3=0;
    27fc:	18 ba       	out	0x18, r1	; 24
        TIMSK3=0;
    27fe:	10 92 71 00 	sts	0x0071, r1


        OCR2B =0;
    2802:	10 92 b4 00 	sts	0x00B4, r1
        OCR2A =0;
    2806:	10 92 b3 00 	sts	0x00B3, r1
        TCNT2 =0;
    280a:	10 92 b2 00 	sts	0x00B2, r1
        TCCR2B=0;
    280e:	10 92 b1 00 	sts	0x00B1, r1
        TCCR2A=0;
    2812:	e0 eb       	ldi	r30, 0xB0	; 176
    2814:	f0 e0       	ldi	r31, 0x00	; 0
    2816:	10 82       	st	Z, r1
        TCCR2A=0;
    2818:	10 82       	st	Z, r1
        TIFR2=0;
    281a:	17 ba       	out	0x17, r1	; 23
        TIMSK2=0;
    281c:	10 92 70 00 	sts	0x0070, r1


	// set all bits to 1 in order to clear
	MCUSR=0xff;
    2820:	8f ef       	ldi	r24, 0xFF	; 255
    2822:	84 bf       	out	0x34, r24	; 52
    2824:	08 95       	ret

00002826 <nrk_error_handle>:
    		nrk_watchdog_disable();
	#endif
#endif

#ifdef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    2826:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
    nrk_watchdog_disable();
    282a:	0e 94 9e 26 	call	0x4d3c	; 0x4d3c <nrk_watchdog_disable>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    282e:	80 91 c4 04 	lds	r24, 0x04C4
    2832:	80 31       	cpi	r24, 0x10	; 16
    2834:	71 f0       	breq	.+28     	; 0x2852 <nrk_error_handle+0x2c>
    2836:	83 51       	subi	r24, 0x13	; 19
    2838:	82 30       	cpi	r24, 0x02	; 2
    283a:	58 f0       	brcs	.+22     	; 0x2852 <nrk_error_handle+0x2c>
        {
	    clear_regs();
    283c:	0e 94 e3 13 	call	0x27c6	; 0x27c6 <clear_regs>
	    #ifdef NRK_REPORT_ERRORS
	    nrk_kprintf(PSTR("NRK Reboot...\r\n" ));
    2840:	88 ed       	ldi	r24, 0xD8	; 216
    2842:	94 e0       	ldi	r25, 0x04	; 4
    2844:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>
	    #endif NRK_REPORT_ERRORS
            nrk_watchdog_enable();
    2848:	0e 94 ac 26 	call	0x4d58	; 0x4d58 <nrk_watchdog_enable>
            nrk_int_disable();
    284c:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
    2850:	ff cf       	rjmp	.-2      	; 0x2850 <nrk_error_handle+0x2a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    2852:	10 92 c4 04 	sts	0x04C4, r1
    2856:	08 95       	ret

00002858 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    2858:	80 93 c4 04 	sts	0x04C4, r24
    error_task = nrk_cur_task_TCB->task_ID;
    285c:	e0 91 95 06 	lds	r30, 0x0695
    2860:	f0 91 96 06 	lds	r31, 0x0696
    2864:	60 85       	ldd	r22, Z+8	; 0x08
    2866:	60 93 79 03 	sts	0x0379, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    286a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    286e:	0e 94 59 13 	call	0x26b2	; 0x26b2 <nrk_error_print>
#endif 

nrk_error_handle();
    2872:	0c 94 13 14 	jmp	0x2826	; 0x2826 <nrk_error_handle>

00002876 <nrk_kernel_error_add>:

}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    error_num = n;
    2876:	80 93 c4 04 	sts	0x04C4, r24
    error_task = task;
    287a:	60 93 79 03 	sts	0x0379, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    287e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2882:	0e 94 59 13 	call	0x26b2	; 0x26b2 <nrk_error_print>
#endif 

nrk_error_handle();
    2886:	0c 94 13 14 	jmp	0x2826	; 0x2826 <nrk_error_handle>

0000288a <pause>:
    }

}

void pause()
{
    288a:	cf 93       	push	r28
    288c:	df 93       	push	r29
    288e:	1f 92       	push	r1
    2890:	cd b7       	in	r28, 0x3d	; 61
    2892:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2894:	19 82       	std	Y+1, r1	; 0x01
    2896:	89 81       	ldd	r24, Y+1	; 0x01
    2898:	84 36       	cpi	r24, 0x64	; 100
    289a:	40 f4       	brcc	.+16     	; 0x28ac <pause+0x22>
        nrk_spin_wait_us (2000);
    289c:	80 ed       	ldi	r24, 0xD0	; 208
    289e:	97 e0       	ldi	r25, 0x07	; 7
    28a0:	0e 94 da 22 	call	0x45b4	; 0x45b4 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    28a4:	89 81       	ldd	r24, Y+1	; 0x01
    28a6:	8f 5f       	subi	r24, 0xFF	; 255
    28a8:	89 83       	std	Y+1, r24	; 0x01
    28aa:	f5 cf       	rjmp	.-22     	; 0x2896 <pause+0xc>
        nrk_spin_wait_us (2000);
}
    28ac:	0f 90       	pop	r0
    28ae:	df 91       	pop	r29
    28b0:	cf 91       	pop	r28
    28b2:	08 95       	ret

000028b4 <blink_dash>:

}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    28b4:	81 e0       	ldi	r24, 0x01	; 1
    28b6:	90 e0       	ldi	r25, 0x00	; 0
    28b8:	0e 94 b9 0c 	call	0x1972	; 0x1972 <nrk_led_set>
    pause();
    28bc:	0e 94 45 14 	call	0x288a	; 0x288a <pause>
    pause();
    28c0:	0e 94 45 14 	call	0x288a	; 0x288a <pause>
    pause();
    28c4:	0e 94 45 14 	call	0x288a	; 0x288a <pause>
    nrk_led_clr(GREEN_LED);
    28c8:	81 e0       	ldi	r24, 0x01	; 1
    28ca:	90 e0       	ldi	r25, 0x00	; 0
    28cc:	0e 94 a2 0c 	call	0x1944	; 0x1944 <nrk_led_clr>
    pause();
    28d0:	0c 94 45 14 	jmp	0x288a	; 0x288a <pause>

000028d4 <blink_dot>:
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    28d4:	81 e0       	ldi	r24, 0x01	; 1
    28d6:	90 e0       	ldi	r25, 0x00	; 0
    28d8:	0e 94 b9 0c 	call	0x1972	; 0x1972 <nrk_led_set>
    pause();
    28dc:	0e 94 45 14 	call	0x288a	; 0x288a <pause>
    nrk_led_clr(GREEN_LED);
    28e0:	81 e0       	ldi	r24, 0x01	; 1
    28e2:	90 e0       	ldi	r25, 0x00	; 0
    28e4:	0e 94 a2 0c 	call	0x1944	; 0x1944 <nrk_led_clr>
    pause();
    28e8:	0c 94 45 14 	jmp	0x288a	; 0x288a <pause>

000028ec <blink_morse_code_error>:
}


void blink_morse_code_error( uint8_t number )
{
    28ec:	ff 92       	push	r15
    28ee:	0f 93       	push	r16
    28f0:	1f 93       	push	r17
    28f2:	cf 93       	push	r28
    28f4:	df 93       	push	r29
    28f6:	00 d0       	rcall	.+0      	; 0x28f8 <blink_morse_code_error+0xc>
    28f8:	1f 92       	push	r1
    28fa:	cd b7       	in	r28, 0x3d	; 61
    28fc:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    28fe:	1f 92       	push	r1
    2900:	8f 93       	push	r24
    2902:	85 ef       	ldi	r24, 0xF5	; 245
    2904:	92 e0       	ldi	r25, 0x02	; 2
    2906:	9f 93       	push	r25
    2908:	8f 93       	push	r24
    290a:	8e 01       	movw	r16, r28
    290c:	0f 5f       	subi	r16, 0xFF	; 255
    290e:	1f 4f       	sbci	r17, 0xFF	; 255
    2910:	1f 93       	push	r17
    2912:	0f 93       	push	r16
    2914:	0e 94 94 2a 	call	0x5528	; 0x5528 <sprintf>

    for(i=0; i<strlen(str); i++ )
    2918:	0f 90       	pop	r0
    291a:	0f 90       	pop	r0
    291c:	0f 90       	pop	r0
    291e:	0f 90       	pop	r0
    2920:	0f 90       	pop	r0
    2922:	0f 90       	pop	r0
    2924:	f1 2c       	mov	r15, r1
    2926:	f8 01       	movw	r30, r16
    2928:	01 90       	ld	r0, Z+
    292a:	00 20       	and	r0, r0
    292c:	e9 f7       	brne	.-6      	; 0x2928 <blink_morse_code_error+0x3c>
    292e:	31 97       	sbiw	r30, 0x01	; 1
    2930:	e0 1b       	sub	r30, r16
    2932:	f1 0b       	sbc	r31, r17
    2934:	8f 2d       	mov	r24, r15
    2936:	90 e0       	ldi	r25, 0x00	; 0
    2938:	8e 17       	cp	r24, r30
    293a:	9f 07       	cpc	r25, r31
    293c:	08 f0       	brcs	.+2      	; 0x2940 <blink_morse_code_error+0x54>
    293e:	5d c0       	rjmp	.+186    	; 0x29fa <blink_morse_code_error+0x10e>
    {
        switch( str[i])
    2940:	f8 01       	movw	r30, r16
    2942:	e8 0f       	add	r30, r24
    2944:	f9 1f       	adc	r31, r25
    2946:	e0 81       	ld	r30, Z
    2948:	8e 2f       	mov	r24, r30
    294a:	90 e0       	ldi	r25, 0x00	; 0
    294c:	fc 01       	movw	r30, r24
    294e:	f0 97       	sbiw	r30, 0x30	; 48
    2950:	ea 30       	cpi	r30, 0x0A	; 10
    2952:	f1 05       	cpc	r31, r1
    2954:	08 f0       	brcs	.+2      	; 0x2958 <blink_morse_code_error+0x6c>
    2956:	49 c0       	rjmp	.+146    	; 0x29ea <blink_morse_code_error+0xfe>
    2958:	e0 53       	subi	r30, 0x30	; 48
    295a:	ff 4f       	sbci	r31, 0xFF	; 255
    295c:	0c 94 90 29 	jmp	0x5320	; 0x5320 <__tablejump2__>
        {
        case '0':
            blink_dash();
    2960:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
    2964:	02 c0       	rjmp	.+4      	; 0x296a <blink_morse_code_error+0x7e>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    2966:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
            blink_dash();
    296a:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dash();
    296e:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dash();
    2972:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dash();
    2976:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            break;
    297a:	37 c0       	rjmp	.+110    	; 0x29ea <blink_morse_code_error+0xfe>
        case '2':
            blink_dot();
    297c:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
            blink_dot();
    2980:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
    2984:	f4 cf       	rjmp	.-24     	; 0x296e <blink_morse_code_error+0x82>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    2986:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
            blink_dot();
    298a:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
            blink_dot();
    298e:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
    2992:	ef cf       	rjmp	.-34     	; 0x2972 <blink_morse_code_error+0x86>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2994:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
            blink_dot();
    2998:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
            blink_dot();
    299c:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
            blink_dot();
    29a0:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
    29a4:	e8 cf       	rjmp	.-48     	; 0x2976 <blink_morse_code_error+0x8a>
            blink_dash();
            break;
        case '5':
            blink_dot();
    29a6:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
    29aa:	02 c0       	rjmp	.+4      	; 0x29b0 <blink_morse_code_error+0xc4>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    29ac:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dot();
    29b0:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
    29b4:	04 c0       	rjmp	.+8      	; 0x29be <blink_morse_code_error+0xd2>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    29b6:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dash();
    29ba:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dot();
    29be:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
    29c2:	06 c0       	rjmp	.+12     	; 0x29d0 <blink_morse_code_error+0xe4>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    29c4:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dash();
    29c8:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dash();
    29cc:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dot();
    29d0:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
    29d4:	08 c0       	rjmp	.+16     	; 0x29e6 <blink_morse_code_error+0xfa>
            blink_dot();
            break;
        case '9':
            blink_dash();
    29d6:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dash();
    29da:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dash();
    29de:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dash();
    29e2:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <blink_dash>
            blink_dot();
    29e6:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <blink_dot>
            break;
        }
        pause();
    29ea:	0e 94 45 14 	call	0x288a	; 0x288a <pause>
        pause();
    29ee:	0e 94 45 14 	call	0x288a	; 0x288a <pause>
        pause();
    29f2:	0e 94 45 14 	call	0x288a	; 0x288a <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    29f6:	f3 94       	inc	r15
    29f8:	96 cf       	rjmp	.-212    	; 0x2926 <blink_morse_code_error+0x3a>
        pause();
        pause();
        pause();
    }

}
    29fa:	0f 90       	pop	r0
    29fc:	0f 90       	pop	r0
    29fe:	0f 90       	pop	r0
    2a00:	df 91       	pop	r29
    2a02:	cf 91       	pop	r28
    2a04:	1f 91       	pop	r17
    2a06:	0f 91       	pop	r16
    2a08:	ff 90       	pop	r15
    2a0a:	08 95       	ret

00002a0c <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    2a0c:	6f 92       	push	r6
    2a0e:	7f 92       	push	r7
    2a10:	8f 92       	push	r8
    2a12:	9f 92       	push	r9
    2a14:	af 92       	push	r10
    2a16:	bf 92       	push	r11
    2a18:	cf 92       	push	r12
    2a1a:	df 92       	push	r13
    2a1c:	ef 92       	push	r14
    2a1e:	ff 92       	push	r15
    2a20:	0f 93       	push	r16
    2a22:	1f 93       	push	r17
    2a24:	cf 93       	push	r28
    2a26:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    2a28:	88 ee       	ldi	r24, 0xE8	; 232
    2a2a:	94 e0       	ldi	r25, 0x04	; 4
    2a2c:	0e 94 68 09 	call	0x12d0	; 0x12d0 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    2a30:	e0 91 95 06 	lds	r30, 0x0695
    2a34:	f0 91 96 06 	lds	r31, 0x0696
    2a38:	80 85       	ldd	r24, Z+8	; 0x08
    2a3a:	28 2f       	mov	r18, r24
    2a3c:	33 27       	eor	r19, r19
    2a3e:	27 fd       	sbrc	r18, 7
    2a40:	30 95       	com	r19
    2a42:	3f 93       	push	r19
    2a44:	8f 93       	push	r24
    2a46:	81 e2       	ldi	r24, 0x21	; 33
    2a48:	93 e0       	ldi	r25, 0x03	; 3
    2a4a:	9f 93       	push	r25
    2a4c:	8f 93       	push	r24
    2a4e:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    2a52:	e0 91 95 06 	lds	r30, 0x0695
    2a56:	f0 91 96 06 	lds	r31, 0x0696
    2a5a:	c2 81       	ldd	r28, Z+2	; 0x02
    2a5c:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    2a5e:	df 93       	push	r29
    2a60:	cf 93       	push	r28
    2a62:	85 e5       	ldi	r24, 0x55	; 85
    2a64:	93 e0       	ldi	r25, 0x03	; 3
    2a66:	9f 93       	push	r25
    2a68:	8f 93       	push	r24
    2a6a:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    printf( "canary = %x ",*stkc );
    2a6e:	88 81       	ld	r24, Y
    2a70:	1f 92       	push	r1
    2a72:	8f 93       	push	r24
    2a74:	8a e2       	ldi	r24, 0x2A	; 42
    2a76:	93 e0       	ldi	r25, 0x03	; 3
    2a78:	9f 93       	push	r25
    2a7a:	8f 93       	push	r24
    2a7c:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    2a80:	e0 91 95 06 	lds	r30, 0x0695
    2a84:	f0 91 96 06 	lds	r31, 0x0696
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2a88:	81 81       	ldd	r24, Z+1	; 0x01
    2a8a:	8f 93       	push	r24
    2a8c:	80 81       	ld	r24, Z
    2a8e:	8f 93       	push	r24
    2a90:	87 e3       	ldi	r24, 0x37	; 55
    2a92:	93 e0       	ldi	r25, 0x03	; 3
    2a94:	9f 93       	push	r25
    2a96:	8f 93       	push	r24
    2a98:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    2a9c:	80 91 96 06 	lds	r24, 0x0696
    2aa0:	8f 93       	push	r24
    2aa2:	80 91 95 06 	lds	r24, 0x0695
    2aa6:	8f 93       	push	r24
    2aa8:	81 e4       	ldi	r24, 0x41	; 65
    2aaa:	93 e0       	ldi	r25, 0x03	; 3
    2aac:	9f 93       	push	r25
    2aae:	8f 93       	push	r24
    2ab0:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    2ab4:	c8 ea       	ldi	r28, 0xA8	; 168
    2ab6:	d5 e0       	ldi	r29, 0x05	; 5
    2ab8:	ed b7       	in	r30, 0x3d	; 61
    2aba:	fe b7       	in	r31, 0x3e	; 62
    2abc:	74 96       	adiw	r30, 0x14	; 20
    2abe:	0f b6       	in	r0, 0x3f	; 63
    2ac0:	f8 94       	cli
    2ac2:	fe bf       	out	0x3e, r31	; 62
    2ac4:	0f be       	out	0x3f, r0	; 63
    2ac6:	ed bf       	out	0x3d, r30	; 61
    2ac8:	00 e0       	ldi	r16, 0x00	; 0
    2aca:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2acc:	81 e5       	ldi	r24, 0x51	; 81
    2ace:	68 2e       	mov	r6, r24
    2ad0:	83 e0       	ldi	r24, 0x03	; 3
    2ad2:	78 2e       	mov	r7, r24
        printf( "canary = %x ",*stkc );
    2ad4:	9a e2       	ldi	r25, 0x2A	; 42
    2ad6:	89 2e       	mov	r8, r25
    2ad8:	93 e0       	ldi	r25, 0x03	; 3
    2ada:	99 2e       	mov	r9, r25
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2adc:	27 e3       	ldi	r18, 0x37	; 55
    2ade:	a2 2e       	mov	r10, r18
    2ae0:	23 e0       	ldi	r18, 0x03	; 3
    2ae2:	b2 2e       	mov	r11, r18
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2ae4:	31 e4       	ldi	r19, 0x41	; 65
    2ae6:	c3 2e       	mov	r12, r19
    2ae8:	33 e0       	ldi	r19, 0x03	; 3
    2aea:	d3 2e       	mov	r13, r19
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    2aec:	ea 80       	ldd	r14, Y+2	; 0x02
    2aee:	fb 80       	ldd	r15, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2af0:	ff 92       	push	r15
    2af2:	ef 92       	push	r14
    2af4:	1f 93       	push	r17
    2af6:	0f 93       	push	r16
    2af8:	7f 92       	push	r7
    2afa:	6f 92       	push	r6
    2afc:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
        printf( "canary = %x ",*stkc );
    2b00:	f7 01       	movw	r30, r14
    2b02:	80 81       	ld	r24, Z
    2b04:	1f 92       	push	r1
    2b06:	8f 93       	push	r24
    2b08:	9f 92       	push	r9
    2b0a:	8f 92       	push	r8
    2b0c:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2b10:	89 81       	ldd	r24, Y+1	; 0x01
    2b12:	8f 93       	push	r24
    2b14:	88 81       	ld	r24, Y
    2b16:	8f 93       	push	r24
    2b18:	bf 92       	push	r11
    2b1a:	af 92       	push	r10
    2b1c:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2b20:	df 93       	push	r29
    2b22:	cf 93       	push	r28
    2b24:	df 92       	push	r13
    2b26:	cf 92       	push	r12
    2b28:	0e 94 4a 2a 	call	0x5494	; 0x5494 <printf>
    2b2c:	0f 5f       	subi	r16, 0xFF	; 255
    2b2e:	1f 4f       	sbci	r17, 0xFF	; 255
    2b30:	ab 96       	adiw	r28, 0x2b	; 43
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    2b32:	ed b7       	in	r30, 0x3d	; 61
    2b34:	fe b7       	in	r31, 0x3e	; 62
    2b36:	72 96       	adiw	r30, 0x12	; 18
    2b38:	0f b6       	in	r0, 0x3f	; 63
    2b3a:	f8 94       	cli
    2b3c:	fe bf       	out	0x3e, r31	; 62
    2b3e:	0f be       	out	0x3f, r0	; 63
    2b40:	ed bf       	out	0x3d, r30	; 61
    2b42:	05 30       	cpi	r16, 0x05	; 5
    2b44:	11 05       	cpc	r17, r1
    2b46:	91 f6       	brne	.-92     	; 0x2aec <dump_stack_info+0xe0>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    2b48:	df 91       	pop	r29
    2b4a:	cf 91       	pop	r28
    2b4c:	1f 91       	pop	r17
    2b4e:	0f 91       	pop	r16
    2b50:	ff 90       	pop	r15
    2b52:	ef 90       	pop	r14
    2b54:	df 90       	pop	r13
    2b56:	cf 90       	pop	r12
    2b58:	bf 90       	pop	r11
    2b5a:	af 90       	pop	r10
    2b5c:	9f 90       	pop	r9
    2b5e:	8f 90       	pop	r8
    2b60:	7f 90       	pop	r7
    2b62:	6f 90       	pop	r6
    2b64:	08 95       	ret

00002b66 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    2b66:	cf 93       	push	r28
    2b68:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    2b6a:	e0 91 95 06 	lds	r30, 0x0695
    2b6e:	f0 91 96 06 	lds	r31, 0x0696
    2b72:	c2 81       	ldd	r28, Z+2	; 0x02
    2b74:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2b76:	88 81       	ld	r24, Y
    2b78:	85 35       	cpi	r24, 0x55	; 85
    2b7a:	39 f0       	breq	.+14     	; 0x2b8a <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2b7c:	0e 94 06 15 	call	0x2a0c	; 0x2a0c <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    2b80:	81 e0       	ldi	r24, 0x01	; 1
    2b82:	0e 94 2c 14 	call	0x2858	; 0x2858 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    2b86:	85 e5       	ldi	r24, 0x55	; 85
    2b88:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    2b8a:	e0 91 95 06 	lds	r30, 0x0695
    2b8e:	f0 91 96 06 	lds	r31, 0x0696
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2b92:	80 81       	ld	r24, Z
    2b94:	91 81       	ldd	r25, Z+1	; 0x01
    2b96:	81 15       	cp	r24, r1
    2b98:	92 44       	sbci	r25, 0x42	; 66
    2b9a:	38 f0       	brcs	.+14     	; 0x2baa <nrk_stack_check+0x44>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2b9c:	0e 94 06 15 	call	0x2a0c	; 0x2a0c <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2ba0:	82 e1       	ldi	r24, 0x12	; 18




#endif
}
    2ba2:	df 91       	pop	r29
    2ba4:	cf 91       	pop	r28
    if(stkc > (unsigned char *)RAMEND )
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2ba6:	0c 94 2c 14 	jmp	0x2858	; 0x2858 <nrk_error_add>




#endif
}
    2baa:	df 91       	pop	r29
    2bac:	cf 91       	pop	r28
    2bae:	08 95       	ret

00002bb0 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    2bb0:	2b e2       	ldi	r18, 0x2B	; 43
    2bb2:	82 02       	muls	r24, r18
    2bb4:	c0 01       	movw	r24, r0
    2bb6:	11 24       	eor	r1, r1
    2bb8:	fc 01       	movw	r30, r24
    2bba:	e8 55       	subi	r30, 0x58	; 88
    2bbc:	fa 4f       	sbci	r31, 0xFA	; 250
    2bbe:	a2 81       	ldd	r26, Z+2	; 0x02
    2bc0:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2bc2:	8c 91       	ld	r24, X
    2bc4:	85 35       	cpi	r24, 0x55	; 85
    2bc6:	19 f0       	breq	.+6      	; 0x2bce <nrk_stack_check_pid+0x1e>
    {
        *stkc=STK_CANARY_VAL;
    2bc8:	85 e5       	ldi	r24, 0x55	; 85
    2bca:	8c 93       	st	X, r24
    2bcc:	08 c0       	rjmp	.+16     	; 0x2bde <nrk_stack_check_pid+0x2e>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2bce:	80 81       	ld	r24, Z
    2bd0:	91 81       	ldd	r25, Z+1	; 0x01
    2bd2:	81 15       	cp	r24, r1
    2bd4:	92 44       	sbci	r25, 0x42	; 66
    2bd6:	28 f0       	brcs	.+10     	; 0x2be2 <nrk_stack_check_pid+0x32>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2bd8:	82 e1       	ldi	r24, 0x12	; 18
    2bda:	0e 94 2c 14 	call	0x2858	; 0x2858 <nrk_error_add>
        return NRK_ERROR;
    2bde:	8f ef       	ldi	r24, 0xFF	; 255
    2be0:	08 95       	ret
    }
#endif
    return NRK_OK;
    2be2:	81 e0       	ldi	r24, 0x01	; 1
}
    2be4:	08 95       	ret

00002be6 <nrk_signal_create>:
#include <nrk_cfg.h>
#include <nrk_cpu.h>
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    2be6:	0f 93       	push	r16
    2be8:	1f 93       	push	r17
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    2bea:	40 91 a6 03 	lds	r20, 0x03A6
    2bee:	50 91 a7 03 	lds	r21, 0x03A7
    2bf2:	60 91 a8 03 	lds	r22, 0x03A8
    2bf6:	70 91 a9 03 	lds	r23, 0x03A9
    2bfa:	80 e0       	ldi	r24, 0x00	; 0
    2bfc:	90 e0       	ldi	r25, 0x00	; 0
    2bfe:	8a 01       	movw	r16, r20
    2c00:	9b 01       	movw	r18, r22
    2c02:	08 2e       	mov	r0, r24
    2c04:	04 c0       	rjmp	.+8      	; 0x2c0e <nrk_signal_create+0x28>
    2c06:	36 95       	lsr	r19
    2c08:	27 95       	ror	r18
    2c0a:	17 95       	ror	r17
    2c0c:	07 95       	ror	r16
    2c0e:	0a 94       	dec	r0
    2c10:	d2 f7       	brpl	.-12     	; 0x2c06 <nrk_signal_create+0x20>
    2c12:	00 fd       	sbrc	r16, 0
    2c14:	19 c0       	rjmp	.+50     	; 0x2c48 <nrk_signal_create+0x62>
		{    
			_nrk_signal_list|=SIG(i);
    2c16:	01 e0       	ldi	r16, 0x01	; 1
    2c18:	10 e0       	ldi	r17, 0x00	; 0
    2c1a:	20 e0       	ldi	r18, 0x00	; 0
    2c1c:	30 e0       	ldi	r19, 0x00	; 0
    2c1e:	08 2e       	mov	r0, r24
    2c20:	04 c0       	rjmp	.+8      	; 0x2c2a <nrk_signal_create+0x44>
    2c22:	00 0f       	add	r16, r16
    2c24:	11 1f       	adc	r17, r17
    2c26:	22 1f       	adc	r18, r18
    2c28:	33 1f       	adc	r19, r19
    2c2a:	0a 94       	dec	r0
    2c2c:	d2 f7       	brpl	.-12     	; 0x2c22 <nrk_signal_create+0x3c>
    2c2e:	40 2b       	or	r20, r16
    2c30:	51 2b       	or	r21, r17
    2c32:	62 2b       	or	r22, r18
    2c34:	73 2b       	or	r23, r19
    2c36:	40 93 a6 03 	sts	0x03A6, r20
    2c3a:	50 93 a7 03 	sts	0x03A7, r21
    2c3e:	60 93 a8 03 	sts	0x03A8, r22
    2c42:	70 93 a9 03 	sts	0x03A9, r23
			return i;
    2c46:	05 c0       	rjmp	.+10     	; 0x2c52 <nrk_signal_create+0x6c>
    2c48:	01 96       	adiw	r24, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    2c4a:	80 32       	cpi	r24, 0x20	; 32
    2c4c:	91 05       	cpc	r25, r1
    2c4e:	b9 f6       	brne	.-82     	; 0x2bfe <nrk_signal_create+0x18>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    2c50:	8f ef       	ldi	r24, 0xFF	; 255


}
    2c52:	1f 91       	pop	r17
    2c54:	0f 91       	pop	r16
    2c56:	08 95       	ret

00002c58 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    2c58:	e0 91 95 06 	lds	r30, 0x0695
    2c5c:	f0 91 96 06 	lds	r31, 0x0696
    2c60:	65 85       	ldd	r22, Z+13	; 0x0d
    2c62:	76 85       	ldd	r23, Z+14	; 0x0e
    2c64:	87 85       	ldd	r24, Z+15	; 0x0f
    2c66:	90 89       	ldd	r25, Z+16	; 0x10
}
    2c68:	08 95       	ret

00002c6a <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    2c6a:	cf 92       	push	r12
    2c6c:	df 92       	push	r13
    2c6e:	ef 92       	push	r14
    2c70:	ff 92       	push	r15
    2c72:	0f 93       	push	r16
    2c74:	1f 93       	push	r17
    2c76:	cf 93       	push	r28
    2c78:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    2c7a:	c1 2c       	mov	r12, r1
    2c7c:	d1 2c       	mov	r13, r1
    2c7e:	76 01       	movw	r14, r12
    2c80:	c3 94       	inc	r12
    2c82:	08 2e       	mov	r0, r24
    2c84:	04 c0       	rjmp	.+8      	; 0x2c8e <nrk_signal_delete+0x24>
    2c86:	cc 0c       	add	r12, r12
    2c88:	dd 1c       	adc	r13, r13
    2c8a:	ee 1c       	adc	r14, r14
    2c8c:	ff 1c       	adc	r15, r15
    2c8e:	0a 94       	dec	r0
    2c90:	d2 f7       	brpl	.-12     	; 0x2c86 <nrk_signal_delete+0x1c>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    2c92:	40 91 a6 03 	lds	r20, 0x03A6
    2c96:	50 91 a7 03 	lds	r21, 0x03A7
    2c9a:	60 91 a8 03 	lds	r22, 0x03A8
    2c9e:	70 91 a9 03 	lds	r23, 0x03A9
    2ca2:	4c 21       	and	r20, r12
    2ca4:	5d 21       	and	r21, r13
    2ca6:	6e 21       	and	r22, r14
    2ca8:	7f 21       	and	r23, r15
    2caa:	45 2b       	or	r20, r21
    2cac:	46 2b       	or	r20, r22
    2cae:	47 2b       	or	r20, r23
    2cb0:	09 f4       	brne	.+2      	; 0x2cb4 <nrk_signal_delete+0x4a>
    2cb2:	60 c0       	rjmp	.+192    	; 0x2d74 <nrk_signal_delete+0x10a>
    2cb4:	08 2f       	mov	r16, r24

	nrk_int_disable();
    2cb6:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
    2cba:	e1 eb       	ldi	r30, 0xB1	; 177
    2cbc:	f5 e0       	ldi	r31, 0x05	; 5
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2cbe:	b7 01       	movw	r22, r14
    2cc0:	a6 01       	movw	r20, r12
    2cc2:	40 95       	com	r20
    2cc4:	50 95       	com	r21
    2cc6:	60 95       	com	r22
    2cc8:	70 95       	com	r23
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2cca:	13 e0       	ldi	r17, 0x03	; 3
    2ccc:	df 01       	movw	r26, r30
    2cce:	11 97       	sbiw	r26, 0x01	; 1

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    2cd0:	8c 91       	ld	r24, X
    2cd2:	8f 3f       	cpi	r24, 0xFF	; 255
    2cd4:	39 f1       	breq	.+78     	; 0x2d24 <nrk_signal_delete+0xba>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    2cd6:	84 81       	ldd	r24, Z+4	; 0x04
    2cd8:	95 81       	ldd	r25, Z+5	; 0x05
    2cda:	a6 81       	ldd	r26, Z+6	; 0x06
    2cdc:	b7 81       	ldd	r27, Z+7	; 0x07
    2cde:	8c 15       	cp	r24, r12
    2ce0:	9d 05       	cpc	r25, r13
    2ce2:	ae 05       	cpc	r26, r14
    2ce4:	bf 05       	cpc	r27, r15
    2ce6:	51 f4       	brne	.+20     	; 0x2cfc <nrk_signal_delete+0x92>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    2ce8:	10 86       	std	Z+8, r1	; 0x08
    2cea:	11 86       	std	Z+9, r1	; 0x09
    2cec:	12 86       	std	Z+10, r1	; 0x0a
    2cee:	13 86       	std	Z+11, r1	; 0x0b
    2cf0:	9f 01       	movw	r18, r30
    2cf2:	22 50       	subi	r18, 0x02	; 2
    2cf4:	31 09       	sbc	r19, r1
			nrk_task_TCB[task_ID].event_suspend=0;
    2cf6:	e9 01       	movw	r28, r18
    2cf8:	18 82       	st	Y, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2cfa:	10 83       	st	Z, r17
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2cfc:	84 23       	and	r24, r20
    2cfe:	95 23       	and	r25, r21
    2d00:	a6 23       	and	r26, r22
    2d02:	b7 23       	and	r27, r23
    2d04:	84 83       	std	Z+4, r24	; 0x04
    2d06:	95 83       	std	Z+5, r25	; 0x05
    2d08:	a6 83       	std	Z+6, r26	; 0x06
    2d0a:	b7 83       	std	Z+7, r27	; 0x07
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2d0c:	80 85       	ldd	r24, Z+8	; 0x08
    2d0e:	91 85       	ldd	r25, Z+9	; 0x09
    2d10:	a2 85       	ldd	r26, Z+10	; 0x0a
    2d12:	b3 85       	ldd	r27, Z+11	; 0x0b
    2d14:	84 23       	and	r24, r20
    2d16:	95 23       	and	r25, r21
    2d18:	a6 23       	and	r26, r22
    2d1a:	b7 23       	and	r27, r23
    2d1c:	80 87       	std	Z+8, r24	; 0x08
    2d1e:	91 87       	std	Z+9, r25	; 0x09
    2d20:	a2 87       	std	Z+10, r26	; 0x0a
    2d22:	b3 87       	std	Z+11, r27	; 0x0b
    2d24:	bb 96       	adiw	r30, 0x2b	; 43
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    2d26:	d6 e0       	ldi	r29, 0x06	; 6
    2d28:	e8 38       	cpi	r30, 0x88	; 136
    2d2a:	fd 07       	cpc	r31, r29
    2d2c:	79 f6       	brne	.-98     	; 0x2ccc <nrk_signal_delete+0x62>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    2d2e:	8e ef       	ldi	r24, 0xFE	; 254
    2d30:	9f ef       	ldi	r25, 0xFF	; 255
    2d32:	af ef       	ldi	r26, 0xFF	; 255
    2d34:	bf ef       	ldi	r27, 0xFF	; 255
    2d36:	04 c0       	rjmp	.+8      	; 0x2d40 <nrk_signal_delete+0xd6>
    2d38:	88 0f       	add	r24, r24
    2d3a:	99 1f       	adc	r25, r25
    2d3c:	aa 1f       	adc	r26, r26
    2d3e:	bb 1f       	adc	r27, r27
    2d40:	0a 95       	dec	r16
    2d42:	d2 f7       	brpl	.-12     	; 0x2d38 <nrk_signal_delete+0xce>
    2d44:	40 91 a6 03 	lds	r20, 0x03A6
    2d48:	50 91 a7 03 	lds	r21, 0x03A7
    2d4c:	60 91 a8 03 	lds	r22, 0x03A8
    2d50:	70 91 a9 03 	lds	r23, 0x03A9
    2d54:	84 23       	and	r24, r20
    2d56:	95 23       	and	r25, r21
    2d58:	a6 23       	and	r26, r22
    2d5a:	b7 23       	and	r27, r23
    2d5c:	80 93 a6 03 	sts	0x03A6, r24
    2d60:	90 93 a7 03 	sts	0x03A7, r25
    2d64:	a0 93 a8 03 	sts	0x03A8, r26
    2d68:	b0 93 a9 03 	sts	0x03A9, r27
	nrk_int_enable();
    2d6c:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>

	return NRK_OK;
    2d70:	81 e0       	ldi	r24, 0x01	; 1
    2d72:	01 c0       	rjmp	.+2      	; 0x2d76 <nrk_signal_delete+0x10c>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    2d74:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    2d76:	df 91       	pop	r29
    2d78:	cf 91       	pop	r28
    2d7a:	1f 91       	pop	r17
    2d7c:	0f 91       	pop	r16
    2d7e:	ff 90       	pop	r15
    2d80:	ef 90       	pop	r14
    2d82:	df 90       	pop	r13
    2d84:	cf 90       	pop	r12
    2d86:	08 95       	ret

00002d88 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    2d88:	0f 93       	push	r16
    2d8a:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    2d8c:	41 e0       	ldi	r20, 0x01	; 1
    2d8e:	50 e0       	ldi	r21, 0x00	; 0
    2d90:	60 e0       	ldi	r22, 0x00	; 0
    2d92:	70 e0       	ldi	r23, 0x00	; 0
    2d94:	8a 01       	movw	r16, r20
    2d96:	9b 01       	movw	r18, r22
    2d98:	04 c0       	rjmp	.+8      	; 0x2da2 <nrk_signal_unregister+0x1a>
    2d9a:	00 0f       	add	r16, r16
    2d9c:	11 1f       	adc	r17, r17
    2d9e:	22 1f       	adc	r18, r18
    2da0:	33 1f       	adc	r19, r19
    2da2:	8a 95       	dec	r24
    2da4:	d2 f7       	brpl	.-12     	; 0x2d9a <nrk_signal_unregister+0x12>
    2da6:	d9 01       	movw	r26, r18
    2da8:	c8 01       	movw	r24, r16

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    2daa:	e0 91 95 06 	lds	r30, 0x0695
    2dae:	f0 91 96 06 	lds	r31, 0x0696
    2db2:	45 85       	ldd	r20, Z+13	; 0x0d
    2db4:	56 85       	ldd	r21, Z+14	; 0x0e
    2db6:	67 85       	ldd	r22, Z+15	; 0x0f
    2db8:	70 89       	ldd	r23, Z+16	; 0x10
    2dba:	04 23       	and	r16, r20
    2dbc:	15 23       	and	r17, r21
    2dbe:	26 23       	and	r18, r22
    2dc0:	37 23       	and	r19, r23
    2dc2:	01 2b       	or	r16, r17
    2dc4:	02 2b       	or	r16, r18
    2dc6:	03 2b       	or	r16, r19
    2dc8:	d1 f0       	breq	.+52     	; 0x2dfe <nrk_signal_unregister+0x76>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    2dca:	80 95       	com	r24
    2dcc:	90 95       	com	r25
    2dce:	a0 95       	com	r26
    2dd0:	b0 95       	com	r27
    2dd2:	48 23       	and	r20, r24
    2dd4:	59 23       	and	r21, r25
    2dd6:	6a 23       	and	r22, r26
    2dd8:	7b 23       	and	r23, r27
    2dda:	45 87       	std	Z+13, r20	; 0x0d
    2ddc:	56 87       	std	Z+14, r21	; 0x0e
    2dde:	67 87       	std	Z+15, r22	; 0x0f
    2de0:	70 8b       	std	Z+16, r23	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    2de2:	41 89       	ldd	r20, Z+17	; 0x11
    2de4:	52 89       	ldd	r21, Z+18	; 0x12
    2de6:	63 89       	ldd	r22, Z+19	; 0x13
    2de8:	74 89       	ldd	r23, Z+20	; 0x14
    2dea:	84 23       	and	r24, r20
    2dec:	95 23       	and	r25, r21
    2dee:	a6 23       	and	r26, r22
    2df0:	b7 23       	and	r27, r23
    2df2:	81 8b       	std	Z+17, r24	; 0x11
    2df4:	92 8b       	std	Z+18, r25	; 0x12
    2df6:	a3 8b       	std	Z+19, r26	; 0x13
    2df8:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    2dfa:	81 e0       	ldi	r24, 0x01	; 1
    2dfc:	01 c0       	rjmp	.+2      	; 0x2e00 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    2dfe:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    2e00:	1f 91       	pop	r17
    2e02:	0f 91       	pop	r16
    2e04:	08 95       	ret

00002e06 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{
    2e06:	28 2f       	mov	r18, r24

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    2e08:	40 91 a6 03 	lds	r20, 0x03A6
    2e0c:	50 91 a7 03 	lds	r21, 0x03A7
    2e10:	60 91 a8 03 	lds	r22, 0x03A8
    2e14:	70 91 a9 03 	lds	r23, 0x03A9
    2e18:	08 2e       	mov	r0, r24
    2e1a:	04 c0       	rjmp	.+8      	; 0x2e24 <nrk_signal_register+0x1e>
    2e1c:	76 95       	lsr	r23
    2e1e:	67 95       	ror	r22
    2e20:	57 95       	ror	r21
    2e22:	47 95       	ror	r20
    2e24:	0a 94       	dec	r0
    2e26:	d2 f7       	brpl	.-12     	; 0x2e1c <nrk_signal_register+0x16>
    2e28:	40 ff       	sbrs	r20, 0
    2e2a:	1d c0       	rjmp	.+58     	; 0x2e66 <nrk_signal_register+0x60>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    2e2c:	e0 91 95 06 	lds	r30, 0x0695
    2e30:	f0 91 96 06 	lds	r31, 0x0696
    2e34:	81 e0       	ldi	r24, 0x01	; 1
    2e36:	90 e0       	ldi	r25, 0x00	; 0
    2e38:	a0 e0       	ldi	r26, 0x00	; 0
    2e3a:	b0 e0       	ldi	r27, 0x00	; 0
    2e3c:	04 c0       	rjmp	.+8      	; 0x2e46 <nrk_signal_register+0x40>
    2e3e:	88 0f       	add	r24, r24
    2e40:	99 1f       	adc	r25, r25
    2e42:	aa 1f       	adc	r26, r26
    2e44:	bb 1f       	adc	r27, r27
    2e46:	2a 95       	dec	r18
    2e48:	d2 f7       	brpl	.-12     	; 0x2e3e <nrk_signal_register+0x38>
    2e4a:	45 85       	ldd	r20, Z+13	; 0x0d
    2e4c:	56 85       	ldd	r21, Z+14	; 0x0e
    2e4e:	67 85       	ldd	r22, Z+15	; 0x0f
    2e50:	70 89       	ldd	r23, Z+16	; 0x10
    2e52:	84 2b       	or	r24, r20
    2e54:	95 2b       	or	r25, r21
    2e56:	a6 2b       	or	r26, r22
    2e58:	b7 2b       	or	r27, r23
    2e5a:	85 87       	std	Z+13, r24	; 0x0d
    2e5c:	96 87       	std	Z+14, r25	; 0x0e
    2e5e:	a7 87       	std	Z+15, r26	; 0x0f
    2e60:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    2e62:	81 e0       	ldi	r24, 0x01	; 1
    2e64:	08 95       	ret
	}
            
	return NRK_ERROR;
    2e66:	8f ef       	ldi	r24, 0xFF	; 255
}
    2e68:	08 95       	ret

00002e6a <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    2e6a:	cf 92       	push	r12
    2e6c:	df 92       	push	r13
    2e6e:	ef 92       	push	r14
    2e70:	ff 92       	push	r15
    2e72:	cf 93       	push	r28
	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;
    uint8_t timer;

	sig_mask=SIG(sig_id);
    2e74:	c1 2c       	mov	r12, r1
    2e76:	d1 2c       	mov	r13, r1
    2e78:	76 01       	movw	r14, r12
    2e7a:	c3 94       	inc	r12
    2e7c:	04 c0       	rjmp	.+8      	; 0x2e86 <nrk_event_signal+0x1c>
    2e7e:	cc 0c       	add	r12, r12
    2e80:	dd 1c       	adc	r13, r13
    2e82:	ee 1c       	adc	r14, r14
    2e84:	ff 1c       	adc	r15, r15
    2e86:	8a 95       	dec	r24
    2e88:	d2 f7       	brpl	.-12     	; 0x2e7e <nrk_event_signal+0x14>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    2e8a:	80 91 a6 03 	lds	r24, 0x03A6
    2e8e:	90 91 a7 03 	lds	r25, 0x03A7
    2e92:	a0 91 a8 03 	lds	r26, 0x03A8
    2e96:	b0 91 a9 03 	lds	r27, 0x03A9
    2e9a:	8c 21       	and	r24, r12
    2e9c:	9d 21       	and	r25, r13
    2e9e:	ae 21       	and	r26, r14
    2ea0:	bf 21       	and	r27, r15
    2ea2:	89 2b       	or	r24, r25
    2ea4:	8a 2b       	or	r24, r26
    2ea6:	8b 2b       	or	r24, r27
    2ea8:	11 f4       	brne	.+4      	; 0x2eae <nrk_event_signal+0x44>
    2eaa:	81 e0       	ldi	r24, 0x01	; 1
    2eac:	44 c0       	rjmp	.+136    	; 0x2f36 <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    2eae:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
    2eb2:	ef ea       	ldi	r30, 0xAF	; 175
    2eb4:	f5 e0       	ldi	r31, 0x05	; 5
    2eb6:	a1 eb       	ldi	r26, 0xB1	; 177
    2eb8:	b5 e0       	ldi	r27, 0x05	; 5

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    2eba:	c0 e0       	ldi	r28, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2ebc:	83 e0       	ldi	r24, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    2ebe:	90 81       	ld	r25, Z
    2ec0:	91 30       	cpi	r25, 0x01	; 1
    2ec2:	b9 f4       	brne	.+46     	; 0x2ef2 <nrk_event_signal+0x88>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    2ec4:	42 85       	ldd	r20, Z+10	; 0x0a
    2ec6:	53 85       	ldd	r21, Z+11	; 0x0b
    2ec8:	64 85       	ldd	r22, Z+12	; 0x0c
    2eca:	75 85       	ldd	r23, Z+13	; 0x0d
    2ecc:	4c 21       	and	r20, r12
    2ece:	5d 21       	and	r21, r13
    2ed0:	6e 21       	and	r22, r14
    2ed2:	7f 21       	and	r23, r15
    2ed4:	45 2b       	or	r20, r21
    2ed6:	46 2b       	or	r20, r22
    2ed8:	47 2b       	or	r20, r23
    2eda:	59 f0       	breq	.+22     	; 0x2ef2 <nrk_event_signal+0x88>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2edc:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    2ede:	16 86       	std	Z+14, r1	; 0x0e
    2ee0:	17 86       	std	Z+15, r1	; 0x0f
    2ee2:	10 8a       	std	Z+16, r1	; 0x10
    2ee4:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    2ee6:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    2ee8:	c2 86       	std	Z+10, r12	; 0x0a
    2eea:	d3 86       	std	Z+11, r13	; 0x0b
    2eec:	e4 86       	std	Z+12, r14	; 0x0c
    2eee:	f5 86       	std	Z+13, r15	; 0x0d
					event_occured=1;
    2ef0:	c1 e0       	ldi	r28, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    2ef2:	90 81       	ld	r25, Z
    2ef4:	92 30       	cpi	r25, 0x02	; 2
    2ef6:	a1 f4       	brne	.+40     	; 0x2f20 <nrk_event_signal+0xb6>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    2ef8:	42 85       	ldd	r20, Z+10	; 0x0a
    2efa:	53 85       	ldd	r21, Z+11	; 0x0b
    2efc:	64 85       	ldd	r22, Z+12	; 0x0c
    2efe:	75 85       	ldd	r23, Z+13	; 0x0d
    2f00:	4c 15       	cp	r20, r12
    2f02:	5d 05       	cpc	r21, r13
    2f04:	6e 05       	cpc	r22, r14
    2f06:	7f 05       	cpc	r23, r15
    2f08:	59 f4       	brne	.+22     	; 0x2f20 <nrk_event_signal+0xb6>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2f0a:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    2f0c:	16 86       	std	Z+14, r1	; 0x0e
    2f0e:	17 86       	std	Z+15, r1	; 0x0f
    2f10:	10 8a       	std	Z+16, r1	; 0x10
    2f12:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    2f14:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    2f16:	12 86       	std	Z+10, r1	; 0x0a
    2f18:	13 86       	std	Z+11, r1	; 0x0b
    2f1a:	14 86       	std	Z+12, r1	; 0x0c
    2f1c:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    2f1e:	c1 e0       	ldi	r28, 0x01	; 1
    2f20:	bb 96       	adiw	r30, 0x2b	; 43
    2f22:	9b 96       	adiw	r26, 0x2b	; 43
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    2f24:	96 e0       	ldi	r25, 0x06	; 6
    2f26:	e6 38       	cpi	r30, 0x86	; 134
    2f28:	f9 07       	cpc	r31, r25
    2f2a:	49 f6       	brne	.-110    	; 0x2ebe <nrk_event_signal+0x54>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    2f2c:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>
	if(event_occured)
    2f30:	c1 11       	cpse	r28, r1
    2f32:	05 c0       	rjmp	.+10     	; 0x2f3e <nrk_event_signal+0xd4>
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    2f34:	82 e0       	ldi	r24, 0x02	; 2
    2f36:	0e 94 c4 12 	call	0x2588	; 0x2588 <_nrk_errno_set>
	return NRK_ERROR;
    2f3a:	8f ef       	ldi	r24, 0xFF	; 255
    2f3c:	01 c0       	rjmp	.+2      	; 0x2f40 <nrk_event_signal+0xd6>
            			_nrk_set_next_wakeup (timer);
			}	
		else
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
    2f3e:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    2f40:	cf 91       	pop	r28
    2f42:	ff 90       	pop	r15
    2f44:	ef 90       	pop	r14
    2f46:	df 90       	pop	r13
    2f48:	cf 90       	pop	r12
    2f4a:	08 95       	ret

00002f4c <nrk_event_wait>:


uint32_t nrk_event_wait(uint32_t event_mask)
{
    2f4c:	0f 93       	push	r16
    2f4e:	1f 93       	push	r17

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    2f50:	e0 91 95 06 	lds	r30, 0x0695
    2f54:	f0 91 96 06 	lds	r31, 0x0696
    2f58:	05 85       	ldd	r16, Z+13	; 0x0d
    2f5a:	16 85       	ldd	r17, Z+14	; 0x0e
    2f5c:	27 85       	ldd	r18, Z+15	; 0x0f
    2f5e:	30 89       	ldd	r19, Z+16	; 0x10
    2f60:	06 23       	and	r16, r22
    2f62:	17 23       	and	r17, r23
    2f64:	28 23       	and	r18, r24
    2f66:	39 23       	and	r19, r25
    2f68:	01 15       	cp	r16, r1
    2f6a:	11 05       	cpc	r17, r1
    2f6c:	21 05       	cpc	r18, r1
    2f6e:	31 05       	cpc	r19, r1
    2f70:	11 f1       	breq	.+68     	; 0x2fb6 <nrk_event_wait+0x6a>
    2f72:	dc 01       	movw	r26, r24
    2f74:	cb 01       	movw	r24, r22
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    2f76:	81 8b       	std	Z+17, r24	; 0x11
    2f78:	92 8b       	std	Z+18, r25	; 0x12
    2f7a:	a3 8b       	std	Z+19, r26	; 0x13
    2f7c:	b4 8b       	std	Z+20, r27	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    2f7e:	21 e0       	ldi	r18, 0x01	; 1
    2f80:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    2f82:	00 90 85 06 	lds	r0, 0x0685
    2f86:	04 c0       	rjmp	.+8      	; 0x2f90 <nrk_event_wait+0x44>
    2f88:	b6 95       	lsr	r27
    2f8a:	a7 95       	ror	r26
    2f8c:	97 95       	ror	r25
    2f8e:	87 95       	ror	r24
    2f90:	0a 94       	dec	r0
    2f92:	d2 f7       	brpl	.-12     	; 0x2f88 <nrk_event_wait+0x3c>
    2f94:	80 ff       	sbrs	r24, 0
    2f96:	03 c0       	rjmp	.+6      	; 0x2f9e <nrk_event_wait+0x52>
		nrk_wait_until_nw();
    2f98:	0e 94 5e 1b 	call	0x36bc	; 0x36bc <nrk_wait_until_nw>
    2f9c:	04 c0       	rjmp	.+8      	; 0x2fa6 <nrk_event_wait+0x5a>
	else
		nrk_wait_until_ticks(0);
    2f9e:	80 e0       	ldi	r24, 0x00	; 0
    2fa0:	90 e0       	ldi	r25, 0x00	; 0
    2fa2:	0e 94 2f 1b 	call	0x365e	; 0x365e <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    2fa6:	e0 91 95 06 	lds	r30, 0x0695
    2faa:	f0 91 96 06 	lds	r31, 0x0696
    2fae:	01 89       	ldd	r16, Z+17	; 0x11
    2fb0:	12 89       	ldd	r17, Z+18	; 0x12
    2fb2:	23 89       	ldd	r18, Z+19	; 0x13
    2fb4:	34 89       	ldd	r19, Z+20	; 0x14
}
    2fb6:	c9 01       	movw	r24, r18
    2fb8:	b8 01       	movw	r22, r16
    2fba:	1f 91       	pop	r17
    2fbc:	0f 91       	pop	r16
    2fbe:	08 95       	ret

00002fc0 <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    2fc0:	80 e0       	ldi	r24, 0x00	; 0
    2fc2:	90 e0       	ldi	r25, 0x00	; 0
    2fc4:	08 95       	ret

00002fc6 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    2fc6:	21 e0       	ldi	r18, 0x01	; 1
    2fc8:	81 58       	subi	r24, 0x81	; 129
    2fca:	96 40       	sbci	r25, 0x06	; 6
    2fcc:	09 f4       	brne	.+2      	; 0x2fd0 <nrk_get_resource_index+0xa>
    2fce:	20 e0       	ldi	r18, 0x00	; 0
				return id;
	return NRK_ERROR;
}
    2fd0:	82 2f       	mov	r24, r18
    2fd2:	81 95       	neg	r24
    2fd4:	08 95       	ret

00002fd6 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    2fd6:	0e 94 e3 17 	call	0x2fc6	; 0x2fc6 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    2fda:	8f 3f       	cpi	r24, 0xFF	; 255
    2fdc:	11 f4       	brne	.+4      	; 0x2fe2 <nrk_sem_query+0xc>
    2fde:	81 e0       	ldi	r24, 0x01	; 1
    2fe0:	03 c0       	rjmp	.+6      	; 0x2fe8 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    2fe2:	81 30       	cpi	r24, 0x01	; 1
    2fe4:	29 f4       	brne	.+10     	; 0x2ff0 <nrk_sem_query+0x1a>
    2fe6:	82 e0       	ldi	r24, 0x02	; 2
    2fe8:	0e 94 c4 12 	call	0x2588	; 0x2588 <_nrk_errno_set>
    2fec:	8f ef       	ldi	r24, 0xFF	; 255
    2fee:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    2ff0:	99 27       	eor	r25, r25
    2ff2:	87 fd       	sbrc	r24, 7
    2ff4:	90 95       	com	r25
    2ff6:	fc 01       	movw	r30, r24
    2ff8:	ee 0f       	add	r30, r30
    2ffa:	ff 1f       	adc	r31, r31
    2ffc:	8e 0f       	add	r24, r30
    2ffe:	9f 1f       	adc	r25, r31
    3000:	fc 01       	movw	r30, r24
    3002:	ef 57       	subi	r30, 0x7F	; 127
    3004:	f9 4f       	sbci	r31, 0xF9	; 249
    3006:	82 81       	ldd	r24, Z+2	; 0x02
}
    3008:	08 95       	ret

0000300a <nrk_sem_pend>:



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    300a:	ef 92       	push	r14
    300c:	ff 92       	push	r15
    300e:	0f 93       	push	r16
    3010:	1f 93       	push	r17
    3012:	cf 93       	push	r28
    3014:	df 93       	push	r29
    3016:	1f 92       	push	r1
    3018:	cd b7       	in	r28, 0x3d	; 61
    301a:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    301c:	0e 94 e3 17 	call	0x2fc6	; 0x2fc6 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3020:	8f 3f       	cpi	r24, 0xFF	; 255
    3022:	11 f4       	brne	.+4      	; 0x3028 <nrk_sem_pend+0x1e>
    3024:	81 e0       	ldi	r24, 0x01	; 1
    3026:	03 c0       	rjmp	.+6      	; 0x302e <nrk_sem_pend+0x24>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3028:	81 30       	cpi	r24, 0x01	; 1
    302a:	29 f4       	brne	.+10     	; 0x3036 <nrk_sem_pend+0x2c>
    302c:	82 e0       	ldi	r24, 0x02	; 2
    302e:	0e 94 c4 12 	call	0x2588	; 0x2588 <_nrk_errno_set>
    3032:	8f ef       	ldi	r24, 0xFF	; 255
    3034:	41 c0       	rjmp	.+130    	; 0x30b8 <nrk_sem_pend+0xae>
	
	nrk_int_disable();
    3036:	89 83       	std	Y+1, r24	; 0x01
    3038:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    303c:	89 81       	ldd	r24, Y+1	; 0x01
    303e:	e8 2e       	mov	r14, r24
    3040:	ff 24       	eor	r15, r15
    3042:	e7 fc       	sbrc	r14, 7
    3044:	f0 94       	com	r15
    3046:	87 01       	movw	r16, r14
    3048:	00 0f       	add	r16, r16
    304a:	11 1f       	adc	r17, r17
    304c:	f8 01       	movw	r30, r16
    304e:	ee 0d       	add	r30, r14
    3050:	ff 1d       	adc	r31, r15
    3052:	ef 57       	subi	r30, 0x7F	; 127
    3054:	f9 4f       	sbci	r31, 0xF9	; 249
    3056:	92 81       	ldd	r25, Z+2	; 0x02
    3058:	91 11       	cpse	r25, r1
    305a:	16 c0       	rjmp	.+44     	; 0x3088 <nrk_sem_pend+0x7e>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    305c:	e0 91 95 06 	lds	r30, 0x0695
    3060:	f0 91 96 06 	lds	r31, 0x0696
    3064:	97 81       	ldd	r25, Z+7	; 0x07
    3066:	92 60       	ori	r25, 0x02	; 2
    3068:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    306a:	99 27       	eor	r25, r25
    306c:	87 fd       	sbrc	r24, 7
    306e:	90 95       	com	r25
    3070:	a9 2f       	mov	r26, r25
    3072:	b9 2f       	mov	r27, r25
    3074:	81 8b       	std	Z+17, r24	; 0x11
    3076:	92 8b       	std	Z+18, r25	; 0x12
    3078:	a3 8b       	std	Z+19, r26	; 0x13
    307a:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    307c:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    3080:	80 e0       	ldi	r24, 0x00	; 0
    3082:	90 e0       	ldi	r25, 0x00	; 0
    3084:	0e 94 2f 1b 	call	0x365e	; 0x365e <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    3088:	0e 0d       	add	r16, r14
    308a:	1f 1d       	adc	r17, r15
    308c:	d8 01       	movw	r26, r16
    308e:	af 57       	subi	r26, 0x7F	; 127
    3090:	b9 4f       	sbci	r27, 0xF9	; 249
    3092:	12 96       	adiw	r26, 0x02	; 2
    3094:	8c 91       	ld	r24, X
    3096:	12 97       	sbiw	r26, 0x02	; 2
    3098:	81 50       	subi	r24, 0x01	; 1
    309a:	12 96       	adiw	r26, 0x02	; 2
    309c:	8c 93       	st	X, r24
    309e:	12 97       	sbiw	r26, 0x02	; 2
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    30a0:	e0 91 95 06 	lds	r30, 0x0695
    30a4:	f0 91 96 06 	lds	r31, 0x0696
    30a8:	11 96       	adiw	r26, 0x01	; 1
    30aa:	8c 91       	ld	r24, X
    30ac:	83 87       	std	Z+11, r24	; 0x0b
	nrk_cur_task_TCB->elevated_prio_flag=1;
    30ae:	81 e0       	ldi	r24, 0x01	; 1
    30b0:	84 83       	std	Z+4, r24	; 0x04
	nrk_int_enable();
    30b2:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>

	return NRK_OK;
    30b6:	81 e0       	ldi	r24, 0x01	; 1
}
    30b8:	0f 90       	pop	r0
    30ba:	df 91       	pop	r29
    30bc:	cf 91       	pop	r28
    30be:	1f 91       	pop	r17
    30c0:	0f 91       	pop	r16
    30c2:	ff 90       	pop	r15
    30c4:	ef 90       	pop	r14
    30c6:	08 95       	ret

000030c8 <nrk_sem_post>:



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    30c8:	0f 93       	push	r16
    30ca:	1f 93       	push	r17
    30cc:	cf 93       	push	r28
    30ce:	df 93       	push	r29
    30d0:	1f 92       	push	r1
    30d2:	cd b7       	in	r28, 0x3d	; 61
    30d4:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    30d6:	0e 94 e3 17 	call	0x2fc6	; 0x2fc6 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    30da:	8f 3f       	cpi	r24, 0xFF	; 255
    30dc:	11 f4       	brne	.+4      	; 0x30e2 <nrk_sem_post+0x1a>
    30de:	81 e0       	ldi	r24, 0x01	; 1
    30e0:	03 c0       	rjmp	.+6      	; 0x30e8 <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    30e2:	81 30       	cpi	r24, 0x01	; 1
    30e4:	29 f4       	brne	.+10     	; 0x30f0 <nrk_sem_post+0x28>
    30e6:	82 e0       	ldi	r24, 0x02	; 2
    30e8:	0e 94 c4 12 	call	0x2588	; 0x2588 <_nrk_errno_set>
    30ec:	8f ef       	ldi	r24, 0xFF	; 255
    30ee:	44 c0       	rjmp	.+136    	; 0x3178 <nrk_sem_post+0xb0>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    30f0:	48 2f       	mov	r20, r24
    30f2:	55 27       	eor	r21, r21
    30f4:	47 fd       	sbrc	r20, 7
    30f6:	50 95       	com	r21
    30f8:	9a 01       	movw	r18, r20
    30fa:	22 0f       	add	r18, r18
    30fc:	33 1f       	adc	r19, r19
    30fe:	24 0f       	add	r18, r20
    3100:	35 1f       	adc	r19, r21
    3102:	89 01       	movw	r16, r18
    3104:	0f 57       	subi	r16, 0x7F	; 127
    3106:	19 4f       	sbci	r17, 0xF9	; 249
    3108:	f8 01       	movw	r30, r16
    310a:	22 81       	ldd	r18, Z+2	; 0x02
    310c:	90 81       	ld	r25, Z
    310e:	29 17       	cp	r18, r25
    3110:	94 f5       	brge	.+100    	; 0x3176 <nrk_sem_post+0xae>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    3112:	89 83       	std	Y+1, r24	; 0x01
    3114:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>

		nrk_sem_list[id].value++;
    3118:	f8 01       	movw	r30, r16
    311a:	92 81       	ldd	r25, Z+2	; 0x02
    311c:	9f 5f       	subi	r25, 0xFF	; 255
    311e:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    3120:	e0 91 95 06 	lds	r30, 0x0695
    3124:	f0 91 96 06 	lds	r31, 0x0696
    3128:	14 82       	std	Z+4, r1	; 0x04
    312a:	ef ea       	ldi	r30, 0xAF	; 175
    312c:	f5 e0       	ldi	r31, 0x05	; 5

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    312e:	89 81       	ldd	r24, Y+1	; 0x01
    3130:	99 27       	eor	r25, r25
    3132:	87 fd       	sbrc	r24, 7
    3134:	90 95       	com	r25
    3136:	a9 2f       	mov	r26, r25
    3138:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    313a:	23 e0       	ldi	r18, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    313c:	30 81       	ld	r19, Z
    313e:	32 30       	cpi	r19, 0x02	; 2
    3140:	99 f4       	brne	.+38     	; 0x3168 <nrk_sem_post+0xa0>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    3142:	42 85       	ldd	r20, Z+10	; 0x0a
    3144:	53 85       	ldd	r21, Z+11	; 0x0b
    3146:	64 85       	ldd	r22, Z+12	; 0x0c
    3148:	75 85       	ldd	r23, Z+13	; 0x0d
    314a:	48 17       	cp	r20, r24
    314c:	59 07       	cpc	r21, r25
    314e:	6a 07       	cpc	r22, r26
    3150:	7b 07       	cpc	r23, r27
    3152:	51 f4       	brne	.+20     	; 0x3168 <nrk_sem_post+0xa0>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3154:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    3156:	16 86       	std	Z+14, r1	; 0x0e
    3158:	17 86       	std	Z+15, r1	; 0x0f
    315a:	10 8a       	std	Z+16, r1	; 0x10
    315c:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    315e:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    3160:	12 86       	std	Z+10, r1	; 0x0a
    3162:	13 86       	std	Z+11, r1	; 0x0b
    3164:	14 86       	std	Z+12, r1	; 0x0c
    3166:	15 86       	std	Z+13, r1	; 0x0d
    3168:	bb 96       	adiw	r30, 0x2b	; 43
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    316a:	36 e0       	ldi	r19, 0x06	; 6
    316c:	e6 38       	cpi	r30, 0x86	; 134
    316e:	f3 07       	cpc	r31, r19
    3170:	29 f7       	brne	.-54     	; 0x313c <nrk_sem_post+0x74>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    3172:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>
	}
		
return NRK_OK;
    3176:	81 e0       	ldi	r24, 0x01	; 1
}
    3178:	0f 90       	pop	r0
    317a:	df 91       	pop	r29
    317c:	cf 91       	pop	r28
    317e:	1f 91       	pop	r17
    3180:	0f 91       	pop	r16
    3182:	08 95       	ret

00003184 <nrk_sem_delete>:

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    3184:	0e 94 e3 17 	call	0x2fc6	; 0x2fc6 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3188:	8f 3f       	cpi	r24, 0xFF	; 255
    318a:	11 f4       	brne	.+4      	; 0x3190 <nrk_sem_delete+0xc>
    318c:	81 e0       	ldi	r24, 0x01	; 1
    318e:	03 c0       	rjmp	.+6      	; 0x3196 <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3190:	81 30       	cpi	r24, 0x01	; 1
    3192:	29 f4       	brne	.+10     	; 0x319e <nrk_sem_delete+0x1a>
    3194:	82 e0       	ldi	r24, 0x02	; 2
    3196:	0e 94 c4 12 	call	0x2588	; 0x2588 <_nrk_errno_set>
    319a:	8f ef       	ldi	r24, 0xFF	; 255
    319c:	08 95       	ret

	nrk_sem_list[id].count=-1;
    319e:	99 27       	eor	r25, r25
    31a0:	87 fd       	sbrc	r24, 7
    31a2:	90 95       	com	r25
    31a4:	fc 01       	movw	r30, r24
    31a6:	ee 0f       	add	r30, r30
    31a8:	ff 1f       	adc	r31, r31
    31aa:	8e 0f       	add	r24, r30
    31ac:	9f 1f       	adc	r25, r31
    31ae:	fc 01       	movw	r30, r24
    31b0:	ef 57       	subi	r30, 0x7F	; 127
    31b2:	f9 4f       	sbci	r31, 0xF9	; 249
    31b4:	8f ef       	ldi	r24, 0xFF	; 255
    31b6:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    31b8:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    31ba:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    31bc:	80 91 94 06 	lds	r24, 0x0694
    31c0:	81 50       	subi	r24, 0x01	; 1
    31c2:	80 93 94 06 	sts	0x0694, r24
return NRK_OK;
    31c6:	81 e0       	ldi	r24, 0x01	; 1
}
    31c8:	08 95       	ret

000031ca <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    31ca:	e0 91 8a 06 	lds	r30, 0x068A
    31ce:	f0 91 8b 06 	lds	r31, 0x068B
}
    31d2:	80 81       	ld	r24, Z
    31d4:	08 95       	ret

000031d6 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    31d6:	e0 91 8a 06 	lds	r30, 0x068A
    31da:	f0 91 8b 06 	lds	r31, 0x068B
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    31de:	30 97       	sbiw	r30, 0x00	; 0
    31e0:	21 f0       	breq	.+8      	; 0x31ea <nrk_print_readyQ+0x14>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    31e2:	03 80       	ldd	r0, Z+3	; 0x03
    31e4:	f4 81       	ldd	r31, Z+4	; 0x04
    31e6:	e0 2d       	mov	r30, r0
    31e8:	fa cf       	rjmp	.-12     	; 0x31de <nrk_print_readyQ+0x8>
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    31ea:	08 95       	ret

000031ec <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    31ec:	af 92       	push	r10
    31ee:	bf 92       	push	r11
    31f0:	cf 92       	push	r12
    31f2:	df 92       	push	r13
    31f4:	ef 92       	push	r14
    31f6:	ff 92       	push	r15
    31f8:	0f 93       	push	r16
    31fa:	1f 93       	push	r17
    31fc:	cf 93       	push	r28
    31fe:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    3200:	e0 91 a6 05 	lds	r30, 0x05A6
    3204:	f0 91 a7 05 	lds	r31, 0x05A7
    3208:	30 97       	sbiw	r30, 0x00	; 0
    320a:	09 f4       	brne	.+2      	; 0x320e <nrk_add_to_readyQ+0x22>
    320c:	94 c0       	rjmp	.+296    	; 0x3336 <nrk_add_to_readyQ+0x14a>
    {
        return;
    }


    NextNode = _head_node;
    320e:	00 91 8a 06 	lds	r16, 0x068A
    3212:	10 91 8b 06 	lds	r17, 0x068B
    CurNode = _free_node;

    if (_head_node != NULL)
    3216:	01 15       	cp	r16, r1
    3218:	11 05       	cpc	r17, r1
    321a:	09 f4       	brne	.+2      	; 0x321e <nrk_add_to_readyQ+0x32>
    321c:	4c c0       	rjmp	.+152    	; 0x32b6 <nrk_add_to_readyQ+0xca>
    321e:	d8 01       	movw	r26, r16
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    3220:	4b e2       	ldi	r20, 0x2B	; 43
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    3222:	58 2f       	mov	r21, r24
    3224:	54 03       	mulsu	r21, r20
    3226:	90 01       	movw	r18, r0
    3228:	11 24       	eor	r1, r1
    322a:	28 55       	subi	r18, 0x58	; 88
    322c:	3a 4f       	sbci	r19, 0xFA	; 250
    322e:	79 01       	movw	r14, r18
    3230:	9a e0       	ldi	r25, 0x0A	; 10
    3232:	e9 0e       	add	r14, r25
    3234:	f1 1c       	adc	r15, r1
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    3236:	69 01       	movw	r12, r18
    3238:	c4 e0       	ldi	r28, 0x04	; 4
    323a:	cc 0e       	add	r12, r28
    323c:	d1 1c       	adc	r13, r1
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    323e:	59 01       	movw	r10, r18
    3240:	db e0       	ldi	r29, 0x0B	; 11
    3242:	ad 0e       	add	r10, r29
    3244:	b1 1c       	adc	r11, r1
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    3246:	2c 91       	ld	r18, X
    3248:	30 e0       	ldi	r19, 0x00	; 0
    324a:	42 9f       	mul	r20, r18
    324c:	b0 01       	movw	r22, r0
    324e:	43 9f       	mul	r20, r19
    3250:	70 0d       	add	r23, r0
    3252:	11 24       	eor	r1, r1
    3254:	68 55       	subi	r22, 0x58	; 88
    3256:	7a 4f       	sbci	r23, 0xFA	; 250
    3258:	eb 01       	movw	r28, r22
    325a:	9c 81       	ldd	r25, Y+4	; 0x04
    325c:	99 23       	and	r25, r25
    325e:	29 f0       	breq	.+10     	; 0x326a <nrk_add_to_readyQ+0x7e>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    3260:	5b 85       	ldd	r21, Y+11	; 0x0b
    3262:	e7 01       	movw	r28, r14
    3264:	98 81       	ld	r25, Y
    3266:	59 17       	cp	r21, r25
    3268:	40 f1       	brcs	.+80     	; 0x32ba <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    326a:	e6 01       	movw	r28, r12
    326c:	98 81       	ld	r25, Y
    326e:	99 23       	and	r25, r25
    3270:	69 f0       	breq	.+26     	; 0x328c <nrk_add_to_readyQ+0xa0>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    3272:	42 9f       	mul	r20, r18
    3274:	b0 01       	movw	r22, r0
    3276:	43 9f       	mul	r20, r19
    3278:	70 0d       	add	r23, r0
    327a:	11 24       	eor	r1, r1
    327c:	68 55       	subi	r22, 0x58	; 88
    327e:	7a 4f       	sbci	r23, 0xFA	; 250
    3280:	eb 01       	movw	r28, r22
    3282:	5a 85       	ldd	r21, Y+10	; 0x0a
    3284:	e5 01       	movw	r28, r10
    3286:	98 81       	ld	r25, Y
    3288:	59 17       	cp	r21, r25
    328a:	b8 f0       	brcs	.+46     	; 0x32ba <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    328c:	42 9f       	mul	r20, r18
    328e:	b0 01       	movw	r22, r0
    3290:	43 9f       	mul	r20, r19
    3292:	70 0d       	add	r23, r0
    3294:	11 24       	eor	r1, r1
    3296:	9b 01       	movw	r18, r22
    3298:	28 55       	subi	r18, 0x58	; 88
    329a:	3a 4f       	sbci	r19, 0xFA	; 250
    329c:	e9 01       	movw	r28, r18
    329e:	2a 85       	ldd	r18, Y+10	; 0x0a
    32a0:	e7 01       	movw	r28, r14
    32a2:	98 81       	ld	r25, Y
    32a4:	29 17       	cp	r18, r25
    32a6:	48 f0       	brcs	.+18     	; 0x32ba <nrk_add_to_readyQ+0xce>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    32a8:	13 96       	adiw	r26, 0x03	; 3
    32aa:	0d 90       	ld	r0, X+
    32ac:	bc 91       	ld	r27, X
    32ae:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    32b0:	10 97       	sbiw	r26, 0x00	; 0
    32b2:	49 f6       	brne	.-110    	; 0x3246 <nrk_add_to_readyQ+0x5a>
    32b4:	02 c0       	rjmp	.+4      	; 0x32ba <nrk_add_to_readyQ+0xce>
    32b6:	a0 e0       	ldi	r26, 0x00	; 0
    32b8:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    32ba:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    32bc:	c3 81       	ldd	r28, Z+3	; 0x03
    32be:	d4 81       	ldd	r29, Z+4	; 0x04
    32c0:	d0 93 a7 05 	sts	0x05A7, r29
    32c4:	c0 93 a6 05 	sts	0x05A6, r28

    if (NextNode == _head_node)
    32c8:	a0 17       	cp	r26, r16
    32ca:	b1 07       	cpc	r27, r17
    32cc:	b1 f4       	brne	.+44     	; 0x32fa <nrk_add_to_readyQ+0x10e>
    {
        //at start
        if (_head_node != NULL)
    32ce:	10 97       	sbiw	r26, 0x00	; 0
    32d0:	49 f0       	breq	.+18     	; 0x32e4 <nrk_add_to_readyQ+0xf8>
        {
            CurNode->Next = _head_node;
    32d2:	b4 83       	std	Z+4, r27	; 0x04
    32d4:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    32d6:	12 82       	std	Z+2, r1	; 0x02
    32d8:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    32da:	12 96       	adiw	r26, 0x02	; 2
    32dc:	fc 93       	st	X, r31
    32de:	ee 93       	st	-X, r30
    32e0:	11 97       	sbiw	r26, 0x01	; 1
    32e2:	06 c0       	rjmp	.+12     	; 0x32f0 <nrk_add_to_readyQ+0x104>
        }
        else
        {
            CurNode->Next = NULL;
    32e4:	14 82       	std	Z+4, r1	; 0x04
    32e6:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    32e8:	12 82       	std	Z+2, r1	; 0x02
    32ea:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    32ec:	fa 83       	std	Y+2, r31	; 0x02
    32ee:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    32f0:	f0 93 8b 06 	sts	0x068B, r31
    32f4:	e0 93 8a 06 	sts	0x068A, r30
    32f8:	1e c0       	rjmp	.+60     	; 0x3336 <nrk_add_to_readyQ+0x14a>

    }
    else
    {
        if (NextNode != _free_node)
    32fa:	ac 17       	cp	r26, r28
    32fc:	bd 07       	cpc	r27, r29
    32fe:	79 f0       	breq	.+30     	; 0x331e <nrk_add_to_readyQ+0x132>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    3300:	11 96       	adiw	r26, 0x01	; 1
    3302:	8d 91       	ld	r24, X+
    3304:	9c 91       	ld	r25, X
    3306:	12 97       	sbiw	r26, 0x02	; 2
    3308:	92 83       	std	Z+2, r25	; 0x02
    330a:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    330c:	b4 83       	std	Z+4, r27	; 0x04
    330e:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    3310:	11 96       	adiw	r26, 0x01	; 1
    3312:	cd 91       	ld	r28, X+
    3314:	dc 91       	ld	r29, X
    3316:	12 97       	sbiw	r26, 0x02	; 2
    3318:	fc 83       	std	Y+4, r31	; 0x04
    331a:	eb 83       	std	Y+3, r30	; 0x03
    331c:	08 c0       	rjmp	.+16     	; 0x332e <nrk_add_to_readyQ+0x142>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    331e:	14 82       	std	Z+4, r1	; 0x04
    3320:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    3322:	11 96       	adiw	r26, 0x01	; 1
    3324:	8d 91       	ld	r24, X+
    3326:	9c 91       	ld	r25, X
    3328:	12 97       	sbiw	r26, 0x02	; 2
    332a:	92 83       	std	Z+2, r25	; 0x02
    332c:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    332e:	12 96       	adiw	r26, 0x02	; 2
    3330:	fc 93       	st	X, r31
    3332:	ee 93       	st	-X, r30
    3334:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    3336:	df 91       	pop	r29
    3338:	cf 91       	pop	r28
    333a:	1f 91       	pop	r17
    333c:	0f 91       	pop	r16
    333e:	ff 90       	pop	r15
    3340:	ef 90       	pop	r14
    3342:	df 90       	pop	r13
    3344:	cf 90       	pop	r12
    3346:	bf 90       	pop	r11
    3348:	af 90       	pop	r10
    334a:	08 95       	ret

0000334c <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    334c:	cf 93       	push	r28
    334e:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    3350:	e0 91 8a 06 	lds	r30, 0x068A
    3354:	f0 91 8b 06 	lds	r31, 0x068B
    3358:	30 97       	sbiw	r30, 0x00	; 0
    335a:	09 f4       	brne	.+2      	; 0x335e <nrk_rem_from_readyQ+0x12>
    335c:	44 c0       	rjmp	.+136    	; 0x33e6 <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    335e:	99 27       	eor	r25, r25
    3360:	87 fd       	sbrc	r24, 7
    3362:	90 95       	com	r25
    3364:	20 81       	ld	r18, Z
    3366:	30 e0       	ldi	r19, 0x00	; 0
    3368:	28 17       	cp	r18, r24
    336a:	39 07       	cpc	r19, r25
    336c:	81 f4       	brne	.+32     	; 0x338e <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    336e:	a3 81       	ldd	r26, Z+3	; 0x03
    3370:	b4 81       	ldd	r27, Z+4	; 0x04
    3372:	b0 93 8b 06 	sts	0x068B, r27
    3376:	a0 93 8a 06 	sts	0x068A, r26
        _head_node->Prev = NULL;
    337a:	12 96       	adiw	r26, 0x02	; 2
    337c:	1c 92       	st	X, r1
    337e:	1e 92       	st	-X, r1
    3380:	11 97       	sbiw	r26, 0x01	; 1
    3382:	18 c0       	rjmp	.+48     	; 0x33b4 <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    3384:	03 80       	ldd	r0, Z+3	; 0x03
    3386:	f4 81       	ldd	r31, Z+4	; 0x04
    3388:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    338a:	30 97       	sbiw	r30, 0x00	; 0
    338c:	61 f1       	breq	.+88     	; 0x33e6 <nrk_rem_from_readyQ+0x9a>
    338e:	20 81       	ld	r18, Z
    3390:	30 e0       	ldi	r19, 0x00	; 0
    3392:	28 17       	cp	r18, r24
    3394:	39 07       	cpc	r19, r25
    3396:	b1 f7       	brne	.-20     	; 0x3384 <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    3398:	c1 81       	ldd	r28, Z+1	; 0x01
    339a:	d2 81       	ldd	r29, Z+2	; 0x02
    339c:	83 81       	ldd	r24, Z+3	; 0x03
    339e:	94 81       	ldd	r25, Z+4	; 0x04
    33a0:	9c 83       	std	Y+4, r25	; 0x04
    33a2:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    33a4:	a3 81       	ldd	r26, Z+3	; 0x03
    33a6:	b4 81       	ldd	r27, Z+4	; 0x04
    33a8:	10 97       	sbiw	r26, 0x00	; 0
    33aa:	21 f0       	breq	.+8      	; 0x33b4 <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    33ac:	12 96       	adiw	r26, 0x02	; 2
    33ae:	dc 93       	st	X, r29
    33b0:	ce 93       	st	-X, r28
    33b2:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    33b4:	a0 91 a6 05 	lds	r26, 0x05A6
    33b8:	b0 91 a7 05 	lds	r27, 0x05A7
    33bc:	10 97       	sbiw	r26, 0x00	; 0
    33be:	39 f4       	brne	.+14     	; 0x33ce <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    33c0:	f0 93 a7 05 	sts	0x05A7, r31
    33c4:	e0 93 a6 05 	sts	0x05A6, r30
        _free_node->Next = NULL;
    33c8:	14 82       	std	Z+4, r1	; 0x04
    33ca:	13 82       	std	Z+3, r1	; 0x03
    33cc:	0a c0       	rjmp	.+20     	; 0x33e2 <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    33ce:	b4 83       	std	Z+4, r27	; 0x04
    33d0:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    33d2:	12 96       	adiw	r26, 0x02	; 2
    33d4:	fc 93       	st	X, r31
    33d6:	ee 93       	st	-X, r30
    33d8:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    33da:	f0 93 a7 05 	sts	0x05A7, r31
    33de:	e0 93 a6 05 	sts	0x05A6, r30
    }
    _free_node->Prev = NULL;
    33e2:	12 82       	std	Z+2, r1	; 0x02
    33e4:	11 82       	std	Z+1, r1	; 0x01
}
    33e6:	df 91       	pop	r29
    33e8:	cf 91       	pop	r28
    33ea:	08 95       	ret

000033ec <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    33ec:	ef 92       	push	r14
    33ee:	ff 92       	push	r15
    33f0:	0f 93       	push	r16
    33f2:	1f 93       	push	r17
    33f4:	cf 93       	push	r28
    33f6:	df 93       	push	r29
    33f8:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    33fa:	4b 81       	ldd	r20, Y+3	; 0x03
    33fc:	5c 81       	ldd	r21, Y+4	; 0x04
    33fe:	69 81       	ldd	r22, Y+1	; 0x01
    3400:	7a 81       	ldd	r23, Y+2	; 0x02
    3402:	8d 81       	ldd	r24, Y+5	; 0x05
    3404:	9e 81       	ldd	r25, Y+6	; 0x06
    3406:	0e 94 fe 26 	call	0x4dfc	; 0x4dfc <nrk_task_stk_init>
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    340a:	2f 81       	ldd	r18, Y+7	; 0x07
    340c:	22 23       	and	r18, r18
    340e:	71 f0       	breq	.+28     	; 0x342c <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    3410:	4b 81       	ldd	r20, Y+3	; 0x03
    3412:	5c 81       	ldd	r21, Y+4	; 0x04
    3414:	e1 2c       	mov	r14, r1
    3416:	f1 2c       	mov	r15, r1
    3418:	00 e0       	ldi	r16, 0x00	; 0
    341a:	10 e0       	ldi	r17, 0x00	; 0
    341c:	20 e0       	ldi	r18, 0x00	; 0
    341e:	30 e0       	ldi	r19, 0x00	; 0
    3420:	bc 01       	movw	r22, r24
    3422:	ce 01       	movw	r24, r28
    3424:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    3428:	1f 82       	std	Y+7, r1	; 0x07
    342a:	0c c0       	rjmp	.+24     	; 0x3444 <nrk_activate_task+0x58>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    342c:	e8 81       	ld	r30, Y
    342e:	2b e2       	ldi	r18, 0x2B	; 43
    3430:	e2 02       	muls	r30, r18
    3432:	f0 01       	movw	r30, r0
    3434:	11 24       	eor	r1, r1
    3436:	e8 55       	subi	r30, 0x58	; 88
    3438:	fa 4f       	sbci	r31, 0xFA	; 250
    343a:	21 85       	ldd	r18, Z+9	; 0x09
    343c:	23 30       	cpi	r18, 0x03	; 3
    343e:	b9 f4       	brne	.+46     	; 0x346e <nrk_activate_task+0x82>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    3440:	91 83       	std	Z+1, r25	; 0x01
    3442:	80 83       	st	Z, r24
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    3444:	e8 81       	ld	r30, Y
    3446:	8b e2       	ldi	r24, 0x2B	; 43
    3448:	e8 02       	muls	r30, r24
    344a:	f0 01       	movw	r30, r0
    344c:	11 24       	eor	r1, r1
    344e:	e8 55       	subi	r30, 0x58	; 88
    3450:	fa 4f       	sbci	r31, 0xFA	; 250
    3452:	85 89       	ldd	r24, Z+21	; 0x15
    3454:	96 89       	ldd	r25, Z+22	; 0x16
    3456:	a7 89       	ldd	r26, Z+23	; 0x17
    3458:	b0 8d       	ldd	r27, Z+24	; 0x18
    345a:	89 2b       	or	r24, r25
    345c:	8a 2b       	or	r24, r26
    345e:	8b 2b       	or	r24, r27
    3460:	41 f4       	brne	.+16     	; 0x3472 <nrk_activate_task+0x86>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    3462:	82 e0       	ldi	r24, 0x02	; 2
    3464:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    3466:	88 81       	ld	r24, Y
    3468:	0e 94 f6 18 	call	0x31ec	; 0x31ec <nrk_add_to_readyQ>
    346c:	02 c0       	rjmp	.+4      	; 0x3472 <nrk_activate_task+0x86>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    346e:	8f ef       	ldi	r24, 0xFF	; 255
    3470:	01 c0       	rjmp	.+2      	; 0x3474 <nrk_activate_task+0x88>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    3472:	81 e0       	ldi	r24, 0x01	; 1
}
    3474:	df 91       	pop	r29
    3476:	cf 91       	pop	r28
    3478:	1f 91       	pop	r17
    347a:	0f 91       	pop	r16
    347c:	ff 90       	pop	r15
    347e:	ef 90       	pop	r14
    3480:	08 95       	ret

00003482 <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    3482:	1f 93       	push	r17
    3484:	cf 93       	push	r28
    3486:	df 93       	push	r29
    3488:	cd b7       	in	r28, 0x3d	; 61
    348a:	de b7       	in	r29, 0x3e	; 62
    348c:	28 97       	sbiw	r28, 0x08	; 8
    348e:	0f b6       	in	r0, 0x3f	; 63
    3490:	f8 94       	cli
    3492:	de bf       	out	0x3e, r29	; 62
    3494:	0f be       	out	0x3f, r0	; 63
    3496:	cd bf       	out	0x3d, r28	; 61
    3498:	29 83       	std	Y+1, r18	; 0x01
    349a:	3a 83       	std	Y+2, r19	; 0x02
    349c:	4b 83       	std	Y+3, r20	; 0x03
    349e:	5c 83       	std	Y+4, r21	; 0x04
    34a0:	6d 83       	std	Y+5, r22	; 0x05
    34a2:	7e 83       	std	Y+6, r23	; 0x06
    34a4:	8f 83       	std	Y+7, r24	; 0x07
    34a6:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    34a8:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    34ac:	0e 94 28 24 	call	0x4850	; 0x4850 <_nrk_os_timer_get>
    34b0:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks_long(&t);
    34b2:	ce 01       	movw	r24, r28
    34b4:	01 96       	adiw	r24, 0x01	; 1
    34b6:	0e 94 53 1e 	call	0x3ca6	; 0x3ca6 <_nrk_time_to_ticks_long>
    if (nw <= TIME_PAD)
    34ba:	63 30       	cpi	r22, 0x03	; 3
    34bc:	71 05       	cpc	r23, r1
    34be:	98 f0       	brcs	.+38     	; 0x34e6 <nrk_set_next_wakeup+0x64>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    34c0:	e0 91 95 06 	lds	r30, 0x0695
    34c4:	f0 91 96 06 	lds	r31, 0x0696
    34c8:	21 2f       	mov	r18, r17
    34ca:	30 e0       	ldi	r19, 0x00	; 0
    34cc:	62 0f       	add	r22, r18
    34ce:	73 1f       	adc	r23, r19
    34d0:	cb 01       	movw	r24, r22
    34d2:	a0 e0       	ldi	r26, 0x00	; 0
    34d4:	b0 e0       	ldi	r27, 0x00	; 0
    34d6:	85 8b       	std	Z+21, r24	; 0x15
    34d8:	96 8b       	std	Z+22, r25	; 0x16
    34da:	a7 8b       	std	Z+23, r26	; 0x17
    34dc:	b0 8f       	std	Z+24, r27	; 0x18
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    34de:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>

    return NRK_OK;
    34e2:	81 e0       	ldi	r24, 0x01	; 1
    34e4:	01 c0       	rjmp	.+2      	; 0x34e8 <nrk_set_next_wakeup+0x66>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks_long(&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    34e6:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    34e8:	28 96       	adiw	r28, 0x08	; 8
    34ea:	0f b6       	in	r0, 0x3f	; 63
    34ec:	f8 94       	cli
    34ee:	de bf       	out	0x3e, r29	; 62
    34f0:	0f be       	out	0x3f, r0	; 63
    34f2:	cd bf       	out	0x3d, r28	; 61
    34f4:	df 91       	pop	r29
    34f6:	cf 91       	pop	r28
    34f8:	1f 91       	pop	r17
    34fa:	08 95       	ret

000034fc <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    34fc:	0e 94 d1 26 	call	0x4da2	; 0x4da2 <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    3500:	e0 91 95 06 	lds	r30, 0x0695
    3504:	f0 91 96 06 	lds	r31, 0x0696
    3508:	85 81       	ldd	r24, Z+5	; 0x05
    350a:	81 11       	cpse	r24, r1
    350c:	f7 cf       	rjmp	.-18     	; 0x34fc <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    350e:	08 95       	ret

00003510 <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    3510:	cf 93       	push	r28
    uint8_t timer;

    nrk_stack_check ();
    3512:	0e 94 b3 15 	call	0x2b66	; 0x2b66 <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    3516:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    351a:	e0 91 95 06 	lds	r30, 0x0695
    351e:	f0 91 96 06 	lds	r31, 0x0696
    3522:	81 e0       	ldi	r24, 0x01	; 1
    3524:	90 e0       	ldi	r25, 0x00	; 0
    3526:	92 a7       	std	Z+42, r25	; 0x2a
    3528:	81 a7       	std	Z+41, r24	; 0x29
    nrk_cur_task_TCB->suspend_flag = 1;
    352a:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    352c:	0e 94 28 24 	call	0x4850	; 0x4850 <_nrk_os_timer_get>
    3530:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3532:	88 3f       	cpi	r24, 0xF8	; 248
    3534:	80 f4       	brcc	.+32     	; 0x3556 <nrk_wait_until_next_period+0x46>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3536:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_get_next_wakeup>
    353a:	2c 2f       	mov	r18, r28
    353c:	30 e0       	ldi	r19, 0x00	; 0
    353e:	2f 5f       	subi	r18, 0xFF	; 255
    3540:	3f 4f       	sbci	r19, 0xFF	; 255
    3542:	90 e0       	ldi	r25, 0x00	; 0
    3544:	28 17       	cp	r18, r24
    3546:	39 07       	cpc	r19, r25
    3548:	34 f4       	brge	.+12     	; 0x3556 <nrk_wait_until_next_period+0x46>
        {
            timer += TIME_PAD;
    354a:	82 e0       	ldi	r24, 0x02	; 2
    354c:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    354e:	80 93 2d 04 	sts	0x042D, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3552:	0e 94 c6 23 	call	0x478c	; 0x478c <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    3556:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    355a:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    355e:	81 e0       	ldi	r24, 0x01	; 1
    3560:	cf 91       	pop	r28
    3562:	08 95       	ret

00003564 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    3564:	e0 91 95 06 	lds	r30, 0x0695
    3568:	f0 91 96 06 	lds	r31, 0x0696
    356c:	80 85       	ldd	r24, Z+8	; 0x08
    356e:	0e 94 a6 19 	call	0x334c	; 0x334c <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    3572:	e0 91 95 06 	lds	r30, 0x0695
    3576:	f0 91 96 06 	lds	r31, 0x0696
    357a:	84 e0       	ldi	r24, 0x04	; 4
    357c:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    357e:	0e 94 88 1a 	call	0x3510	; 0x3510 <nrk_wait_until_next_period>
    return NRK_OK;
}
    3582:	81 e0       	ldi	r24, 0x01	; 1
    3584:	08 95       	ret

00003586 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3586:	cf 93       	push	r28
    3588:	df 93       	push	r29
    358a:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    358c:	0e 94 b3 15 	call	0x2b66	; 0x2b66 <nrk_stack_check>

    if (p == 0)
    3590:	20 97       	sbiw	r28, 0x00	; 0
    3592:	11 f4       	brne	.+4      	; 0x3598 <nrk_wait_until_next_n_periods+0x12>
        p = 1;
    3594:	c1 e0       	ldi	r28, 0x01	; 1
    3596:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    3598:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    359c:	e0 91 95 06 	lds	r30, 0x0695
    35a0:	f0 91 96 06 	lds	r31, 0x0696
    35a4:	81 e0       	ldi	r24, 0x01	; 1
    35a6:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    35a8:	d2 a7       	std	Z+42, r29	; 0x2a
    35aa:	c1 a7       	std	Z+41, r28	; 0x29
    timer = _nrk_os_timer_get ();
    35ac:	0e 94 28 24 	call	0x4850	; 0x4850 <_nrk_os_timer_get>
    35b0:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    35b2:	88 3f       	cpi	r24, 0xF8	; 248
    35b4:	80 f4       	brcc	.+32     	; 0x35d6 <nrk_wait_until_next_n_periods+0x50>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    35b6:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_get_next_wakeup>
    35ba:	2c 2f       	mov	r18, r28
    35bc:	30 e0       	ldi	r19, 0x00	; 0
    35be:	2f 5f       	subi	r18, 0xFF	; 255
    35c0:	3f 4f       	sbci	r19, 0xFF	; 255
    35c2:	90 e0       	ldi	r25, 0x00	; 0
    35c4:	28 17       	cp	r18, r24
    35c6:	39 07       	cpc	r19, r25
    35c8:	34 f4       	brge	.+12     	; 0x35d6 <nrk_wait_until_next_n_periods+0x50>
        {
            timer += TIME_PAD;
    35ca:	82 e0       	ldi	r24, 0x02	; 2
    35cc:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    35ce:	80 93 2d 04 	sts	0x042D, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    35d2:	0e 94 c6 23 	call	0x478c	; 0x478c <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    35d6:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    35da:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    35de:	81 e0       	ldi	r24, 0x01	; 1
    35e0:	df 91       	pop	r29
    35e2:	cf 91       	pop	r28
    35e4:	08 95       	ret

000035e6 <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    35e6:	ef 92       	push	r14
    35e8:	ff 92       	push	r15
    35ea:	0f 93       	push	r16
    35ec:	1f 93       	push	r17
    35ee:	cf 93       	push	r28
    35f0:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    35f2:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    35f6:	e0 91 95 06 	lds	r30, 0x0695
    35fa:	f0 91 96 06 	lds	r31, 0x0696
    35fe:	81 e0       	ldi	r24, 0x01	; 1
    3600:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    3602:	0e 94 28 24 	call	0x4850	; 0x4850 <_nrk_os_timer_get>
    3606:	c8 2f       	mov	r28, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    3608:	e0 91 95 06 	lds	r30, 0x0695
    360c:	f0 91 96 06 	lds	r31, 0x0696
    3610:	e8 2e       	mov	r14, r24
    3612:	f1 2c       	mov	r15, r1
    3614:	c7 01       	movw	r24, r14
    3616:	80 0f       	add	r24, r16
    3618:	91 1f       	adc	r25, r17
    361a:	a0 e0       	ldi	r26, 0x00	; 0
    361c:	b0 e0       	ldi	r27, 0x00	; 0
    361e:	85 8b       	std	Z+21, r24	; 0x15
    3620:	96 8b       	std	Z+22, r25	; 0x16
    3622:	a7 8b       	std	Z+23, r26	; 0x17
    3624:	b0 8f       	std	Z+24, r27	; 0x18

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3626:	c8 3f       	cpi	r28, 0xF8	; 248
    3628:	78 f4       	brcc	.+30     	; 0x3648 <nrk_wait_ticks+0x62>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    362a:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_get_next_wakeup>
    362e:	9f ef       	ldi	r25, 0xFF	; 255
    3630:	e9 1a       	sub	r14, r25
    3632:	f9 0a       	sbc	r15, r25
    3634:	90 e0       	ldi	r25, 0x00	; 0
    3636:	e8 16       	cp	r14, r24
    3638:	f9 06       	cpc	r15, r25
    363a:	34 f4       	brge	.+12     	; 0x3648 <nrk_wait_ticks+0x62>
        {
            timer += TIME_PAD;
    363c:	82 e0       	ldi	r24, 0x02	; 2
    363e:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    3640:	80 93 2d 04 	sts	0x042D, r24
            _nrk_set_next_wakeup (timer);
    3644:	0e 94 c6 23 	call	0x478c	; 0x478c <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    3648:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    364c:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3650:	81 e0       	ldi	r24, 0x01	; 1
    3652:	cf 91       	pop	r28
    3654:	1f 91       	pop	r17
    3656:	0f 91       	pop	r16
    3658:	ff 90       	pop	r15
    365a:	ef 90       	pop	r14
    365c:	08 95       	ret

0000365e <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    365e:	cf 93       	push	r28
    3660:	df 93       	push	r29
    3662:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    3664:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3668:	e0 91 95 06 	lds	r30, 0x0695
    366c:	f0 91 96 06 	lds	r31, 0x0696
    3670:	21 e0       	ldi	r18, 0x01	; 1
    3672:	25 83       	std	Z+5, r18	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    3674:	ce 01       	movw	r24, r28
    3676:	a0 e0       	ldi	r26, 0x00	; 0
    3678:	b0 e0       	ldi	r27, 0x00	; 0
    367a:	85 8b       	std	Z+21, r24	; 0x15
    367c:	96 8b       	std	Z+22, r25	; 0x16
    367e:	a7 8b       	std	Z+23, r26	; 0x17
    3680:	b0 8f       	std	Z+24, r27	; 0x18
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    3682:	0e 94 28 24 	call	0x4850	; 0x4850 <_nrk_os_timer_get>
    3686:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3688:	88 3f       	cpi	r24, 0xF8	; 248
    368a:	80 f4       	brcc	.+32     	; 0x36ac <nrk_wait_until_ticks+0x4e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    368c:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_get_next_wakeup>
    3690:	2c 2f       	mov	r18, r28
    3692:	30 e0       	ldi	r19, 0x00	; 0
    3694:	2f 5f       	subi	r18, 0xFF	; 255
    3696:	3f 4f       	sbci	r19, 0xFF	; 255
    3698:	90 e0       	ldi	r25, 0x00	; 0
    369a:	28 17       	cp	r18, r24
    369c:	39 07       	cpc	r19, r25
    369e:	34 f4       	brge	.+12     	; 0x36ac <nrk_wait_until_ticks+0x4e>
        {
            timer += TIME_PAD;
    36a0:	82 e0       	ldi	r24, 0x02	; 2
    36a2:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    36a4:	80 93 2d 04 	sts	0x042D, r24
            _nrk_set_next_wakeup (timer);
    36a8:	0e 94 c6 23 	call	0x478c	; 0x478c <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    36ac:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    36b0:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    36b4:	81 e0       	ldi	r24, 0x01	; 1
    36b6:	df 91       	pop	r29
    36b8:	cf 91       	pop	r28
    36ba:	08 95       	ret

000036bc <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    36bc:	cf 93       	push	r28
    uint8_t timer;
    nrk_int_disable ();
    36be:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    36c2:	e0 91 95 06 	lds	r30, 0x0695
    36c6:	f0 91 96 06 	lds	r31, 0x0696
    36ca:	81 e0       	ldi	r24, 0x01	; 1
    36cc:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    36ce:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    36d0:	0e 94 28 24 	call	0x4850	; 0x4850 <_nrk_os_timer_get>
    36d4:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    36d6:	88 3f       	cpi	r24, 0xF8	; 248
    36d8:	80 f4       	brcc	.+32     	; 0x36fa <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    36da:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_get_next_wakeup>
    36de:	2c 2f       	mov	r18, r28
    36e0:	30 e0       	ldi	r19, 0x00	; 0
    36e2:	2f 5f       	subi	r18, 0xFF	; 255
    36e4:	3f 4f       	sbci	r19, 0xFF	; 255
    36e6:	90 e0       	ldi	r25, 0x00	; 0
    36e8:	28 17       	cp	r18, r24
    36ea:	39 07       	cpc	r19, r25
    36ec:	34 f4       	brge	.+12     	; 0x36fa <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    36ee:	82 e0       	ldi	r24, 0x02	; 2
    36f0:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    36f2:	80 93 2d 04 	sts	0x042D, r24
            _nrk_set_next_wakeup (timer);
    36f6:	0e 94 c6 23 	call	0x478c	; 0x478c <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    36fa:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    36fe:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3702:	81 e0       	ldi	r24, 0x01	; 1
    3704:	cf 91       	pop	r28
    3706:	08 95       	ret

00003708 <nrk_wait>:


int8_t nrk_wait (nrk_time_t t)
{
    3708:	1f 93       	push	r17
    370a:	cf 93       	push	r28
    370c:	df 93       	push	r29
    370e:	cd b7       	in	r28, 0x3d	; 61
    3710:	de b7       	in	r29, 0x3e	; 62
    3712:	28 97       	sbiw	r28, 0x08	; 8
    3714:	0f b6       	in	r0, 0x3f	; 63
    3716:	f8 94       	cli
    3718:	de bf       	out	0x3e, r29	; 62
    371a:	0f be       	out	0x3f, r0	; 63
    371c:	cd bf       	out	0x3d, r28	; 61
    371e:	29 83       	std	Y+1, r18	; 0x01
    3720:	3a 83       	std	Y+2, r19	; 0x02
    3722:	4b 83       	std	Y+3, r20	; 0x03
    3724:	5c 83       	std	Y+4, r21	; 0x04
    3726:	6d 83       	std	Y+5, r22	; 0x05
    3728:	7e 83       	std	Y+6, r23	; 0x06
    372a:	8f 83       	std	Y+7, r24	; 0x07
    372c:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint32_t nw;

    nrk_stack_check ();
    372e:	0e 94 b3 15 	call	0x2b66	; 0x2b66 <nrk_stack_check>

    nrk_int_disable ();
    3732:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3736:	e0 91 95 06 	lds	r30, 0x0695
    373a:	f0 91 96 06 	lds	r31, 0x0696
    373e:	81 e0       	ldi	r24, 0x01	; 1
    3740:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    3742:	81 e0       	ldi	r24, 0x01	; 1
    3744:	90 e0       	ldi	r25, 0x00	; 0
    3746:	92 a7       	std	Z+42, r25	; 0x2a
    3748:	81 a7       	std	Z+41, r24	; 0x29
    timer = _nrk_os_timer_get ();
    374a:	0e 94 28 24 	call	0x4850	; 0x4850 <_nrk_os_timer_get>
    374e:	18 2f       	mov	r17, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks_long (&t);
    3750:	ce 01       	movw	r24, r28
    3752:	01 96       	adiw	r24, 0x01	; 1
    3754:	0e 94 53 1e 	call	0x3ca6	; 0x3ca6 <_nrk_time_to_ticks_long>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    3758:	e0 91 95 06 	lds	r30, 0x0695
    375c:	f0 91 96 06 	lds	r31, 0x0696
    3760:	dc 01       	movw	r26, r24
    3762:	cb 01       	movw	r24, r22
    3764:	81 0f       	add	r24, r17
    3766:	91 1d       	adc	r25, r1
    3768:	a1 1d       	adc	r26, r1
    376a:	b1 1d       	adc	r27, r1
    376c:	85 8b       	std	Z+21, r24	; 0x15
    376e:	96 8b       	std	Z+22, r25	; 0x16
    3770:	a7 8b       	std	Z+23, r26	; 0x17
    3772:	b0 8f       	std	Z+24, r27	; 0x18
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3774:	18 3f       	cpi	r17, 0xF8	; 248
    3776:	80 f4       	brcc	.+32     	; 0x3798 <nrk_wait+0x90>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3778:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_get_next_wakeup>
    377c:	21 2f       	mov	r18, r17
    377e:	30 e0       	ldi	r19, 0x00	; 0
    3780:	2f 5f       	subi	r18, 0xFF	; 255
    3782:	3f 4f       	sbci	r19, 0xFF	; 255
    3784:	90 e0       	ldi	r25, 0x00	; 0
    3786:	28 17       	cp	r18, r24
    3788:	39 07       	cpc	r19, r25
    378a:	34 f4       	brge	.+12     	; 0x3798 <nrk_wait+0x90>
        {
            timer += TIME_PAD;
    378c:	82 e0       	ldi	r24, 0x02	; 2
    378e:	81 0f       	add	r24, r17
            _nrk_prev_timer_val = timer;
    3790:	80 93 2d 04 	sts	0x042D, r24
            _nrk_set_next_wakeup (timer);
    3794:	0e 94 c6 23 	call	0x478c	; 0x478c <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    3798:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    379c:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    37a0:	81 e0       	ldi	r24, 0x01	; 1
    37a2:	28 96       	adiw	r28, 0x08	; 8
    37a4:	0f b6       	in	r0, 0x3f	; 63
    37a6:	f8 94       	cli
    37a8:	de bf       	out	0x3e, r29	; 62
    37aa:	0f be       	out	0x3f, r0	; 63
    37ac:	cd bf       	out	0x3d, r28	; 61
    37ae:	df 91       	pop	r29
    37b0:	cf 91       	pop	r28
    37b2:	1f 91       	pop	r17
    37b4:	08 95       	ret

000037b6 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    37b6:	8f 92       	push	r8
    37b8:	9f 92       	push	r9
    37ba:	af 92       	push	r10
    37bc:	bf 92       	push	r11
    37be:	cf 92       	push	r12
    37c0:	df 92       	push	r13
    37c2:	ef 92       	push	r14
    37c4:	ff 92       	push	r15
    37c6:	0f 93       	push	r16
    37c8:	1f 93       	push	r17
    37ca:	cf 93       	push	r28
    37cc:	df 93       	push	r29
    37ce:	cd b7       	in	r28, 0x3d	; 61
    37d0:	de b7       	in	r29, 0x3e	; 62
    37d2:	60 97       	sbiw	r28, 0x10	; 16
    37d4:	0f b6       	in	r0, 0x3f	; 63
    37d6:	f8 94       	cli
    37d8:	de bf       	out	0x3e, r29	; 62
    37da:	0f be       	out	0x3f, r0	; 63
    37dc:	cd bf       	out	0x3d, r28	; 61
    37de:	29 87       	std	Y+9, r18	; 0x09
    37e0:	3a 87       	std	Y+10, r19	; 0x0a
    37e2:	4b 87       	std	Y+11, r20	; 0x0b
    37e4:	5c 87       	std	Y+12, r21	; 0x0c
    37e6:	6d 87       	std	Y+13, r22	; 0x0d
    37e8:	7e 87       	std	Y+14, r23	; 0x0e
    37ea:	8f 87       	std	Y+15, r24	; 0x0f
    37ec:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    37ee:	ce 01       	movw	r24, r28
    37f0:	01 96       	adiw	r24, 0x01	; 1
    37f2:	0e 94 37 1c 	call	0x386e	; 0x386e <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    37f6:	89 80       	ldd	r8, Y+1	; 0x01
    37f8:	9a 80       	ldd	r9, Y+2	; 0x02
    37fa:	ab 80       	ldd	r10, Y+3	; 0x03
    37fc:	bc 80       	ldd	r11, Y+4	; 0x04
    37fe:	cd 80       	ldd	r12, Y+5	; 0x05
    3800:	de 80       	ldd	r13, Y+6	; 0x06
    3802:	ef 80       	ldd	r14, Y+7	; 0x07
    3804:	f8 84       	ldd	r15, Y+8	; 0x08
    3806:	09 85       	ldd	r16, Y+9	; 0x09
    3808:	1a 85       	ldd	r17, Y+10	; 0x0a
    380a:	2b 85       	ldd	r18, Y+11	; 0x0b
    380c:	3c 85       	ldd	r19, Y+12	; 0x0c
    380e:	4d 85       	ldd	r20, Y+13	; 0x0d
    3810:	5e 85       	ldd	r21, Y+14	; 0x0e
    3812:	6f 85       	ldd	r22, Y+15	; 0x0f
    3814:	78 89       	ldd	r23, Y+16	; 0x10
    3816:	ce 01       	movw	r24, r28
    3818:	09 96       	adiw	r24, 0x09	; 9
    381a:	0e 94 94 1c 	call	0x3928	; 0x3928 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    381e:	8f 3f       	cpi	r24, 0xFF	; 255
    3820:	61 f0       	breq	.+24     	; 0x383a <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    3822:	29 85       	ldd	r18, Y+9	; 0x09
    3824:	3a 85       	ldd	r19, Y+10	; 0x0a
    3826:	4b 85       	ldd	r20, Y+11	; 0x0b
    3828:	5c 85       	ldd	r21, Y+12	; 0x0c
    382a:	6d 85       	ldd	r22, Y+13	; 0x0d
    382c:	7e 85       	ldd	r23, Y+14	; 0x0e
    382e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3830:	98 89       	ldd	r25, Y+16	; 0x10
    3832:	0e 94 84 1b 	call	0x3708	; 0x3708 <nrk_wait>

    return NRK_OK;
    3836:	81 e0       	ldi	r24, 0x01	; 1
    3838:	01 c0       	rjmp	.+2      	; 0x383c <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    383a:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    383c:	60 96       	adiw	r28, 0x10	; 16
    383e:	0f b6       	in	r0, 0x3f	; 63
    3840:	f8 94       	cli
    3842:	de bf       	out	0x3e, r29	; 62
    3844:	0f be       	out	0x3f, r0	; 63
    3846:	cd bf       	out	0x3d, r28	; 61
    3848:	df 91       	pop	r29
    384a:	cf 91       	pop	r28
    384c:	1f 91       	pop	r17
    384e:	0f 91       	pop	r16
    3850:	ff 90       	pop	r15
    3852:	ef 90       	pop	r14
    3854:	df 90       	pop	r13
    3856:	cf 90       	pop	r12
    3858:	bf 90       	pop	r11
    385a:	af 90       	pop	r10
    385c:	9f 90       	pop	r9
    385e:	8f 90       	pop	r8
    3860:	08 95       	ret

00003862 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    3862:	e0 91 95 06 	lds	r30, 0x0695
    3866:	f0 91 96 06 	lds	r31, 0x0696
}
    386a:	80 85       	ldd	r24, Z+8	; 0x08
    386c:	08 95       	ret

0000386e <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    386e:	0f 93       	push	r16
    3870:	1f 93       	push	r17
    3872:	cf 93       	push	r28
    3874:	df 93       	push	r29
    3876:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    3878:	1c 82       	std	Y+4, r1	; 0x04
    387a:	1d 82       	std	Y+5, r1	; 0x05
    387c:	1e 82       	std	Y+6, r1	; 0x06
    387e:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    3880:	80 91 8c 06 	lds	r24, 0x068C
    3884:	90 91 8d 06 	lds	r25, 0x068D
    3888:	a0 91 8e 06 	lds	r26, 0x068E
    388c:	b0 91 8f 06 	lds	r27, 0x068F
    3890:	88 83       	st	Y, r24
    3892:	99 83       	std	Y+1, r25	; 0x01
    3894:	aa 83       	std	Y+2, r26	; 0x02
    3896:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    3898:	80 91 90 06 	lds	r24, 0x0690
    389c:	90 91 91 06 	lds	r25, 0x0691
    38a0:	a0 91 92 06 	lds	r26, 0x0692
    38a4:	b0 91 93 06 	lds	r27, 0x0693
    38a8:	8c 83       	std	Y+4, r24	; 0x04
    38aa:	9d 83       	std	Y+5, r25	; 0x05
    38ac:	ae 83       	std	Y+6, r26	; 0x06
    38ae:	bf 83       	std	Y+7, r27	; 0x07
 
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    38b0:	0e 94 28 24 	call	0x4850	; 0x4850 <_nrk_os_timer_get>
    38b4:	a8 2f       	mov	r26, r24
    38b6:	b0 e0       	ldi	r27, 0x00	; 0
    38b8:	23 eb       	ldi	r18, 0xB3	; 179
    38ba:	36 ee       	ldi	r19, 0xE6	; 230
    38bc:	4e e0       	ldi	r20, 0x0E	; 14
    38be:	50 e0       	ldi	r21, 0x00	; 0
    38c0:	0e 94 f4 28 	call	0x51e8	; 0x51e8 <__muluhisi3>
    38c4:	0c 81       	ldd	r16, Y+4	; 0x04
    38c6:	1d 81       	ldd	r17, Y+5	; 0x05
    38c8:	2e 81       	ldd	r18, Y+6	; 0x06
    38ca:	3f 81       	ldd	r19, Y+7	; 0x07
    38cc:	dc 01       	movw	r26, r24
    38ce:	cb 01       	movw	r24, r22
    38d0:	80 0f       	add	r24, r16
    38d2:	91 1f       	adc	r25, r17
    38d4:	a2 1f       	adc	r26, r18
    38d6:	b3 1f       	adc	r27, r19
    38d8:	8c 83       	std	Y+4, r24	; 0x04
    38da:	9d 83       	std	Y+5, r25	; 0x05
    38dc:	ae 83       	std	Y+6, r26	; 0x06
    38de:	bf 83       	std	Y+7, r27	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    38e0:	8c 81       	ldd	r24, Y+4	; 0x04
    38e2:	9d 81       	ldd	r25, Y+5	; 0x05
    38e4:	ae 81       	ldd	r26, Y+6	; 0x06
    38e6:	bf 81       	ldd	r27, Y+7	; 0x07
    38e8:	81 15       	cp	r24, r1
    38ea:	2a ec       	ldi	r18, 0xCA	; 202
    38ec:	92 07       	cpc	r25, r18
    38ee:	2a e9       	ldi	r18, 0x9A	; 154
    38f0:	a2 07       	cpc	r26, r18
    38f2:	2b e3       	ldi	r18, 0x3B	; 59
    38f4:	b2 07       	cpc	r27, r18
    38f6:	98 f0       	brcs	.+38     	; 0x391e <nrk_time_get+0xb0>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    38f8:	9a 5c       	subi	r25, 0xCA	; 202
    38fa:	aa 49       	sbci	r26, 0x9A	; 154
    38fc:	bb 43       	sbci	r27, 0x3B	; 59
    38fe:	8c 83       	std	Y+4, r24	; 0x04
    3900:	9d 83       	std	Y+5, r25	; 0x05
    3902:	ae 83       	std	Y+6, r26	; 0x06
    3904:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    3906:	88 81       	ld	r24, Y
    3908:	99 81       	ldd	r25, Y+1	; 0x01
    390a:	aa 81       	ldd	r26, Y+2	; 0x02
    390c:	bb 81       	ldd	r27, Y+3	; 0x03
    390e:	01 96       	adiw	r24, 0x01	; 1
    3910:	a1 1d       	adc	r26, r1
    3912:	b1 1d       	adc	r27, r1
    3914:	88 83       	st	Y, r24
    3916:	99 83       	std	Y+1, r25	; 0x01
    3918:	aa 83       	std	Y+2, r26	; 0x02
    391a:	bb 83       	std	Y+3, r27	; 0x03
    391c:	e1 cf       	rjmp	.-62     	; 0x38e0 <nrk_time_get+0x72>
    }

}
    391e:	df 91       	pop	r29
    3920:	cf 91       	pop	r28
    3922:	1f 91       	pop	r17
    3924:	0f 91       	pop	r16
    3926:	08 95       	ret

00003928 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    3928:	8f 92       	push	r8
    392a:	9f 92       	push	r9
    392c:	af 92       	push	r10
    392e:	bf 92       	push	r11
    3930:	cf 92       	push	r12
    3932:	df 92       	push	r13
    3934:	ef 92       	push	r14
    3936:	ff 92       	push	r15
    3938:	0f 93       	push	r16
    393a:	1f 93       	push	r17
    393c:	cf 93       	push	r28
    393e:	df 93       	push	r29
    3940:	cd b7       	in	r28, 0x3d	; 61
    3942:	de b7       	in	r29, 0x3e	; 62
    3944:	60 97       	sbiw	r28, 0x10	; 16
    3946:	0f b6       	in	r0, 0x3f	; 63
    3948:	f8 94       	cli
    394a:	de bf       	out	0x3e, r29	; 62
    394c:	0f be       	out	0x3f, r0	; 63
    394e:	cd bf       	out	0x3d, r28	; 61
    3950:	fc 01       	movw	r30, r24
    3952:	09 83       	std	Y+1, r16	; 0x01
    3954:	1a 83       	std	Y+2, r17	; 0x02
    3956:	2b 83       	std	Y+3, r18	; 0x03
    3958:	3c 83       	std	Y+4, r19	; 0x04
    395a:	4d 83       	std	Y+5, r20	; 0x05
    395c:	5e 83       	std	Y+6, r21	; 0x06
    395e:	6f 83       	std	Y+7, r22	; 0x07
    3960:	78 87       	std	Y+8, r23	; 0x08
    3962:	89 86       	std	Y+9, r8	; 0x09
    3964:	9a 86       	std	Y+10, r9	; 0x0a
    3966:	ab 86       	std	Y+11, r10	; 0x0b
    3968:	bc 86       	std	Y+12, r11	; 0x0c
    396a:	cd 86       	std	Y+13, r12	; 0x0d
    396c:	de 86       	std	Y+14, r13	; 0x0e
    396e:	ef 86       	std	Y+15, r14	; 0x0f
    3970:	f8 8a       	std	Y+16, r15	; 0x10
    3972:	09 81       	ldd	r16, Y+1	; 0x01
    3974:	1a 81       	ldd	r17, Y+2	; 0x02
    3976:	2b 81       	ldd	r18, Y+3	; 0x03
    3978:	3c 81       	ldd	r19, Y+4	; 0x04
    397a:	4d 81       	ldd	r20, Y+5	; 0x05
    397c:	5e 81       	ldd	r21, Y+6	; 0x06
    397e:	6f 81       	ldd	r22, Y+7	; 0x07
    3980:	78 85       	ldd	r23, Y+8	; 0x08
    3982:	c9 84       	ldd	r12, Y+9	; 0x09
    3984:	da 84       	ldd	r13, Y+10	; 0x0a
    3986:	eb 84       	ldd	r14, Y+11	; 0x0b
    3988:	fc 84       	ldd	r15, Y+12	; 0x0c
    398a:	8d 85       	ldd	r24, Y+13	; 0x0d
    398c:	9e 85       	ldd	r25, Y+14	; 0x0e
    398e:	af 85       	ldd	r26, Y+15	; 0x0f
    3990:	b8 89       	ldd	r27, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    3992:	0c 15       	cp	r16, r12
    3994:	1d 05       	cpc	r17, r13
    3996:	2e 05       	cpc	r18, r14
    3998:	3f 05       	cpc	r19, r15
    399a:	f0 f1       	brcs	.+124    	; 0x3a18 <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    399c:	c0 16       	cp	r12, r16
    399e:	d1 06       	cpc	r13, r17
    39a0:	e2 06       	cpc	r14, r18
    39a2:	f3 06       	cpc	r15, r19
    39a4:	91 f4       	brne	.+36     	; 0x39ca <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    39a6:	48 17       	cp	r20, r24
    39a8:	59 07       	cpc	r21, r25
    39aa:	6a 07       	cpc	r22, r26
    39ac:	7b 07       	cpc	r23, r27
    39ae:	a0 f1       	brcs	.+104    	; 0x3a18 <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    39b0:	48 1b       	sub	r20, r24
    39b2:	59 0b       	sbc	r21, r25
    39b4:	6a 0b       	sbc	r22, r26
    39b6:	7b 0b       	sbc	r23, r27
    39b8:	44 83       	std	Z+4, r20	; 0x04
    39ba:	55 83       	std	Z+5, r21	; 0x05
    39bc:	66 83       	std	Z+6, r22	; 0x06
    39be:	77 83       	std	Z+7, r23	; 0x07
	result->secs=0;
    39c0:	10 82       	st	Z, r1
    39c2:	11 82       	std	Z+1, r1	; 0x01
    39c4:	12 82       	std	Z+2, r1	; 0x02
    39c6:	13 82       	std	Z+3, r1	; 0x03
    39c8:	25 c0       	rjmp	.+74     	; 0x3a14 <nrk_time_sub+0xec>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    39ca:	48 17       	cp	r20, r24
    39cc:	59 07       	cpc	r21, r25
    39ce:	6a 07       	cpc	r22, r26
    39d0:	7b 07       	cpc	r23, r27
    39d2:	80 f4       	brcc	.+32     	; 0x39f4 <nrk_time_sub+0xcc>
{
	high.secs--;
    39d4:	01 50       	subi	r16, 0x01	; 1
    39d6:	11 09       	sbc	r17, r1
    39d8:	21 09       	sbc	r18, r1
    39da:	31 09       	sbc	r19, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    39dc:	0c 19       	sub	r16, r12
    39de:	1d 09       	sbc	r17, r13
    39e0:	2e 09       	sbc	r18, r14
    39e2:	3f 09       	sbc	r19, r15
    39e4:	00 83       	st	Z, r16
    39e6:	11 83       	std	Z+1, r17	; 0x01
    39e8:	22 83       	std	Z+2, r18	; 0x02
    39ea:	33 83       	std	Z+3, r19	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    39ec:	56 53       	subi	r21, 0x36	; 54
    39ee:	65 46       	sbci	r22, 0x65	; 101
    39f0:	74 4c       	sbci	r23, 0xC4	; 196
    39f2:	08 c0       	rjmp	.+16     	; 0x3a04 <nrk_time_sub+0xdc>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    39f4:	0c 19       	sub	r16, r12
    39f6:	1d 09       	sbc	r17, r13
    39f8:	2e 09       	sbc	r18, r14
    39fa:	3f 09       	sbc	r19, r15
    39fc:	00 83       	st	Z, r16
    39fe:	11 83       	std	Z+1, r17	; 0x01
    3a00:	22 83       	std	Z+2, r18	; 0x02
    3a02:	33 83       	std	Z+3, r19	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    3a04:	48 1b       	sub	r20, r24
    3a06:	59 0b       	sbc	r21, r25
    3a08:	6a 0b       	sbc	r22, r26
    3a0a:	7b 0b       	sbc	r23, r27
    3a0c:	44 83       	std	Z+4, r20	; 0x04
    3a0e:	55 83       	std	Z+5, r21	; 0x05
    3a10:	66 83       	std	Z+6, r22	; 0x06
    3a12:	77 83       	std	Z+7, r23	; 0x07
return NRK_OK;
    3a14:	81 e0       	ldi	r24, 0x01	; 1
    3a16:	01 c0       	rjmp	.+2      	; 0x3a1a <nrk_time_sub+0xf2>
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    3a18:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    3a1a:	60 96       	adiw	r28, 0x10	; 16
    3a1c:	0f b6       	in	r0, 0x3f	; 63
    3a1e:	f8 94       	cli
    3a20:	de bf       	out	0x3e, r29	; 62
    3a22:	0f be       	out	0x3f, r0	; 63
    3a24:	cd bf       	out	0x3d, r28	; 61
    3a26:	df 91       	pop	r29
    3a28:	cf 91       	pop	r28
    3a2a:	1f 91       	pop	r17
    3a2c:	0f 91       	pop	r16
    3a2e:	ff 90       	pop	r15
    3a30:	ef 90       	pop	r14
    3a32:	df 90       	pop	r13
    3a34:	cf 90       	pop	r12
    3a36:	bf 90       	pop	r11
    3a38:	af 90       	pop	r10
    3a3a:	9f 90       	pop	r9
    3a3c:	8f 90       	pop	r8
    3a3e:	08 95       	ret

00003a40 <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    3a40:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    3a42:	44 81       	ldd	r20, Z+4	; 0x04
    3a44:	55 81       	ldd	r21, Z+5	; 0x05
    3a46:	66 81       	ldd	r22, Z+6	; 0x06
    3a48:	77 81       	ldd	r23, Z+7	; 0x07
    3a4a:	41 15       	cp	r20, r1
    3a4c:	8a ec       	ldi	r24, 0xCA	; 202
    3a4e:	58 07       	cpc	r21, r24
    3a50:	8a e9       	ldi	r24, 0x9A	; 154
    3a52:	68 07       	cpc	r22, r24
    3a54:	8b e3       	ldi	r24, 0x3B	; 59
    3a56:	78 07       	cpc	r23, r24
    3a58:	98 f0       	brcs	.+38     	; 0x3a80 <nrk_time_compact_nanos+0x40>
    {
    t->nano_secs-=NANOS_PER_SEC;
    3a5a:	5a 5c       	subi	r21, 0xCA	; 202
    3a5c:	6a 49       	sbci	r22, 0x9A	; 154
    3a5e:	7b 43       	sbci	r23, 0x3B	; 59
    3a60:	44 83       	std	Z+4, r20	; 0x04
    3a62:	55 83       	std	Z+5, r21	; 0x05
    3a64:	66 83       	std	Z+6, r22	; 0x06
    3a66:	77 83       	std	Z+7, r23	; 0x07
    t->secs++;
    3a68:	80 81       	ld	r24, Z
    3a6a:	91 81       	ldd	r25, Z+1	; 0x01
    3a6c:	a2 81       	ldd	r26, Z+2	; 0x02
    3a6e:	b3 81       	ldd	r27, Z+3	; 0x03
    3a70:	01 96       	adiw	r24, 0x01	; 1
    3a72:	a1 1d       	adc	r26, r1
    3a74:	b1 1d       	adc	r27, r1
    3a76:	80 83       	st	Z, r24
    3a78:	91 83       	std	Z+1, r25	; 0x01
    3a7a:	a2 83       	std	Z+2, r26	; 0x02
    3a7c:	b3 83       	std	Z+3, r27	; 0x03
    3a7e:	e1 cf       	rjmp	.-62     	; 0x3a42 <nrk_time_compact_nanos+0x2>
    }
}
    3a80:	08 95       	ret

00003a82 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    3a82:	8f 92       	push	r8
    3a84:	9f 92       	push	r9
    3a86:	af 92       	push	r10
    3a88:	bf 92       	push	r11
    3a8a:	cf 92       	push	r12
    3a8c:	df 92       	push	r13
    3a8e:	ef 92       	push	r14
    3a90:	ff 92       	push	r15
    3a92:	0f 93       	push	r16
    3a94:	1f 93       	push	r17
    3a96:	cf 93       	push	r28
    3a98:	df 93       	push	r29
    3a9a:	cd b7       	in	r28, 0x3d	; 61
    3a9c:	de b7       	in	r29, 0x3e	; 62
    3a9e:	60 97       	sbiw	r28, 0x10	; 16
    3aa0:	0f b6       	in	r0, 0x3f	; 63
    3aa2:	f8 94       	cli
    3aa4:	de bf       	out	0x3e, r29	; 62
    3aa6:	0f be       	out	0x3f, r0	; 63
    3aa8:	cd bf       	out	0x3d, r28	; 61
    3aaa:	09 83       	std	Y+1, r16	; 0x01
    3aac:	1a 83       	std	Y+2, r17	; 0x02
    3aae:	2b 83       	std	Y+3, r18	; 0x03
    3ab0:	3c 83       	std	Y+4, r19	; 0x04
    3ab2:	4d 83       	std	Y+5, r20	; 0x05
    3ab4:	5e 83       	std	Y+6, r21	; 0x06
    3ab6:	6f 83       	std	Y+7, r22	; 0x07
    3ab8:	78 87       	std	Y+8, r23	; 0x08
    3aba:	89 86       	std	Y+9, r8	; 0x09
    3abc:	9a 86       	std	Y+10, r9	; 0x0a
    3abe:	ab 86       	std	Y+11, r10	; 0x0b
    3ac0:	bc 86       	std	Y+12, r11	; 0x0c
    3ac2:	cd 86       	std	Y+13, r12	; 0x0d
    3ac4:	de 86       	std	Y+14, r13	; 0x0e
    3ac6:	ef 86       	std	Y+15, r14	; 0x0f
    3ac8:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    3aca:	09 85       	ldd	r16, Y+9	; 0x09
    3acc:	1a 85       	ldd	r17, Y+10	; 0x0a
    3ace:	2b 85       	ldd	r18, Y+11	; 0x0b
    3ad0:	3c 85       	ldd	r19, Y+12	; 0x0c
    3ad2:	49 81       	ldd	r20, Y+1	; 0x01
    3ad4:	5a 81       	ldd	r21, Y+2	; 0x02
    3ad6:	6b 81       	ldd	r22, Y+3	; 0x03
    3ad8:	7c 81       	ldd	r23, Y+4	; 0x04
    3ada:	40 0f       	add	r20, r16
    3adc:	51 1f       	adc	r21, r17
    3ade:	62 1f       	adc	r22, r18
    3ae0:	73 1f       	adc	r23, r19
    3ae2:	fc 01       	movw	r30, r24
    3ae4:	40 83       	st	Z, r20
    3ae6:	51 83       	std	Z+1, r21	; 0x01
    3ae8:	62 83       	std	Z+2, r22	; 0x02
    3aea:	73 83       	std	Z+3, r23	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    3aec:	0d 85       	ldd	r16, Y+13	; 0x0d
    3aee:	1e 85       	ldd	r17, Y+14	; 0x0e
    3af0:	2f 85       	ldd	r18, Y+15	; 0x0f
    3af2:	38 89       	ldd	r19, Y+16	; 0x10
    3af4:	4d 81       	ldd	r20, Y+5	; 0x05
    3af6:	5e 81       	ldd	r21, Y+6	; 0x06
    3af8:	6f 81       	ldd	r22, Y+7	; 0x07
    3afa:	78 85       	ldd	r23, Y+8	; 0x08
    3afc:	40 0f       	add	r20, r16
    3afe:	51 1f       	adc	r21, r17
    3b00:	62 1f       	adc	r22, r18
    3b02:	73 1f       	adc	r23, r19
    3b04:	44 83       	std	Z+4, r20	; 0x04
    3b06:	55 83       	std	Z+5, r21	; 0x05
    3b08:	66 83       	std	Z+6, r22	; 0x06
    3b0a:	77 83       	std	Z+7, r23	; 0x07
nrk_time_compact_nanos(result);
    3b0c:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nrk_time_compact_nanos>
return NRK_OK;
}
    3b10:	81 e0       	ldi	r24, 0x01	; 1
    3b12:	60 96       	adiw	r28, 0x10	; 16
    3b14:	0f b6       	in	r0, 0x3f	; 63
    3b16:	f8 94       	cli
    3b18:	de bf       	out	0x3e, r29	; 62
    3b1a:	0f be       	out	0x3f, r0	; 63
    3b1c:	cd bf       	out	0x3d, r28	; 61
    3b1e:	df 91       	pop	r29
    3b20:	cf 91       	pop	r28
    3b22:	1f 91       	pop	r17
    3b24:	0f 91       	pop	r16
    3b26:	ff 90       	pop	r15
    3b28:	ef 90       	pop	r14
    3b2a:	df 90       	pop	r13
    3b2c:	cf 90       	pop	r12
    3b2e:	bf 90       	pop	r11
    3b30:	af 90       	pop	r10
    3b32:	9f 90       	pop	r9
    3b34:	8f 90       	pop	r8
    3b36:	08 95       	ret

00003b38 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    3b38:	ec e8       	ldi	r30, 0x8C	; 140
    3b3a:	f6 e0       	ldi	r31, 0x06	; 6
    3b3c:	60 83       	st	Z, r22
    3b3e:	71 83       	std	Z+1, r23	; 0x01
    3b40:	82 83       	std	Z+2, r24	; 0x02
    3b42:	93 83       	std	Z+3, r25	; 0x03
  nrk_system_time.nano_secs=nano_secs;
    3b44:	24 83       	std	Z+4, r18	; 0x04
    3b46:	35 83       	std	Z+5, r19	; 0x05
    3b48:	46 83       	std	Z+6, r20	; 0x06
    3b4a:	57 83       	std	Z+7, r21	; 0x07
    3b4c:	08 95       	ret

00003b4e <_nrk_time_to_ticks>:
}

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    3b4e:	2f 92       	push	r2
    3b50:	3f 92       	push	r3
    3b52:	4f 92       	push	r4
    3b54:	5f 92       	push	r5
    3b56:	6f 92       	push	r6
    3b58:	7f 92       	push	r7
    3b5a:	8f 92       	push	r8
    3b5c:	9f 92       	push	r9
    3b5e:	af 92       	push	r10
    3b60:	bf 92       	push	r11
    3b62:	cf 92       	push	r12
    3b64:	df 92       	push	r13
    3b66:	ef 92       	push	r14
    3b68:	ff 92       	push	r15
    3b6a:	0f 93       	push	r16
    3b6c:	1f 93       	push	r17
    3b6e:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    3b70:	c0 80       	ld	r12, Z
    3b72:	d1 80       	ldd	r13, Z+1	; 0x01
    3b74:	e2 80       	ldd	r14, Z+2	; 0x02
    3b76:	f3 80       	ldd	r15, Z+3	; 0x03
    3b78:	c1 14       	cp	r12, r1
    3b7a:	d1 04       	cpc	r13, r1
    3b7c:	e1 04       	cpc	r14, r1
    3b7e:	f1 04       	cpc	r15, r1
    3b80:	e1 f1       	breq	.+120    	; 0x3bfa <_nrk_time_to_ticks+0xac>
{
   tmp=t->nano_secs;
    3b82:	84 81       	ldd	r24, Z+4	; 0x04
    3b84:	95 81       	ldd	r25, Z+5	; 0x05
    3b86:	a6 81       	ldd	r26, Z+6	; 0x06
    3b88:	b7 81       	ldd	r27, Z+7	; 0x07
   if(t->secs>65) return 0;
    3b8a:	22 e4       	ldi	r18, 0x42	; 66
    3b8c:	c2 16       	cp	r12, r18
    3b8e:	d1 04       	cpc	r13, r1
    3b90:	e1 04       	cpc	r14, r1
    3b92:	f1 04       	cpc	r15, r1
    3b94:	f0 f5       	brcc	.+124    	; 0x3c12 <_nrk_time_to_ticks+0xc4>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    3b96:	1c 01       	movw	r2, r24
    3b98:	2d 01       	movw	r4, r26
    3b9a:	61 2c       	mov	r6, r1
    3b9c:	71 2c       	mov	r7, r1
    3b9e:	43 01       	movw	r8, r6
    3ba0:	e0 e0       	ldi	r30, 0x00	; 0
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    3ba2:	8e 2f       	mov	r24, r30
    3ba4:	90 e0       	ldi	r25, 0x00	; 0
    3ba6:	a0 e0       	ldi	r26, 0x00	; 0
    3ba8:	b0 e0       	ldi	r27, 0x00	; 0
    3baa:	8c 15       	cp	r24, r12
    3bac:	9d 05       	cpc	r25, r13
    3bae:	ae 05       	cpc	r26, r14
    3bb0:	bf 05       	cpc	r27, r15
    3bb2:	88 f4       	brcc	.+34     	; 0x3bd6 <_nrk_time_to_ticks+0x88>
    3bb4:	91 01       	movw	r18, r2
    3bb6:	a2 01       	movw	r20, r4
    3bb8:	b3 01       	movw	r22, r6
    3bba:	c4 01       	movw	r24, r8
    3bbc:	36 53       	subi	r19, 0x36	; 54
    3bbe:	45 46       	sbci	r20, 0x65	; 101
    3bc0:	54 4c       	sbci	r21, 0xC4	; 196
    3bc2:	6f 4f       	sbci	r22, 0xFF	; 255
    3bc4:	7f 4f       	sbci	r23, 0xFF	; 255
    3bc6:	8f 4f       	sbci	r24, 0xFF	; 255
    3bc8:	9f 4f       	sbci	r25, 0xFF	; 255
    3bca:	19 01       	movw	r2, r18
    3bcc:	2a 01       	movw	r4, r20
    3bce:	3b 01       	movw	r6, r22
    3bd0:	4c 01       	movw	r8, r24
    3bd2:	ef 5f       	subi	r30, 0xFF	; 255
    3bd4:	e6 cf       	rjmp	.-52     	; 0x3ba2 <_nrk_time_to_ticks+0x54>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    3bd6:	83 eb       	ldi	r24, 0xB3	; 179
    3bd8:	a8 2e       	mov	r10, r24
    3bda:	96 ee       	ldi	r25, 0xE6	; 230
    3bdc:	b9 2e       	mov	r11, r25
    3bde:	2e e0       	ldi	r18, 0x0E	; 14
    3be0:	c2 2e       	mov	r12, r18
    3be2:	d1 2c       	mov	r13, r1
    3be4:	e1 2c       	mov	r14, r1
    3be6:	f1 2c       	mov	r15, r1
    3be8:	00 e0       	ldi	r16, 0x00	; 0
    3bea:	10 e0       	ldi	r17, 0x00	; 0
    3bec:	91 01       	movw	r18, r2
    3bee:	a2 01       	movw	r20, r4
    3bf0:	b3 01       	movw	r22, r6
    3bf2:	c4 01       	movw	r24, r8
    3bf4:	0e 94 33 29 	call	0x5266	; 0x5266 <__udivdi3>
    3bf8:	0a c0       	rjmp	.+20     	; 0x3c0e <_nrk_time_to_ticks+0xc0>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    3bfa:	64 81       	ldd	r22, Z+4	; 0x04
    3bfc:	75 81       	ldd	r23, Z+5	; 0x05
    3bfe:	86 81       	ldd	r24, Z+6	; 0x06
    3c00:	97 81       	ldd	r25, Z+7	; 0x07
    3c02:	23 eb       	ldi	r18, 0xB3	; 179
    3c04:	36 ee       	ldi	r19, 0xE6	; 230
    3c06:	4e e0       	ldi	r20, 0x0E	; 14
    3c08:	50 e0       	ldi	r21, 0x00	; 0
    3c0a:	0e 94 0f 29 	call	0x521e	; 0x521e <__udivmodsi4>
    3c0e:	c9 01       	movw	r24, r18
    3c10:	02 c0       	rjmp	.+4      	; 0x3c16 <_nrk_time_to_ticks+0xc8>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    3c12:	80 e0       	ldi	r24, 0x00	; 0
    3c14:	90 e0       	ldi	r25, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    3c16:	1f 91       	pop	r17
    3c18:	0f 91       	pop	r16
    3c1a:	ff 90       	pop	r15
    3c1c:	ef 90       	pop	r14
    3c1e:	df 90       	pop	r13
    3c20:	cf 90       	pop	r12
    3c22:	bf 90       	pop	r11
    3c24:	af 90       	pop	r10
    3c26:	9f 90       	pop	r9
    3c28:	8f 90       	pop	r8
    3c2a:	7f 90       	pop	r7
    3c2c:	6f 90       	pop	r6
    3c2e:	5f 90       	pop	r5
    3c30:	4f 90       	pop	r4
    3c32:	3f 90       	pop	r3
    3c34:	2f 90       	pop	r2
    3c36:	08 95       	ret

00003c38 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    3c38:	cf 92       	push	r12
    3c3a:	df 92       	push	r13
    3c3c:	ef 92       	push	r14
    3c3e:	ff 92       	push	r15
    3c40:	cf 93       	push	r28
    3c42:	df 93       	push	r29
    3c44:	cd b7       	in	r28, 0x3d	; 61
    3c46:	de b7       	in	r29, 0x3e	; 62
    3c48:	28 97       	sbiw	r28, 0x08	; 8
    3c4a:	0f b6       	in	r0, 0x3f	; 63
    3c4c:	f8 94       	cli
    3c4e:	de bf       	out	0x3e, r29	; 62
    3c50:	0f be       	out	0x3f, r0	; 63
    3c52:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    3c54:	6b 01       	movw	r12, r22
    3c56:	7c 01       	movw	r14, r24
    3c58:	2a e0       	ldi	r18, 0x0A	; 10
    3c5a:	f6 94       	lsr	r15
    3c5c:	e7 94       	ror	r14
    3c5e:	d7 94       	ror	r13
    3c60:	c7 94       	ror	r12
    3c62:	2a 95       	dec	r18
    3c64:	d1 f7       	brne	.-12     	; 0x3c5a <_nrk_ticks_to_time+0x22>
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    3c66:	c9 82       	std	Y+1, r12	; 0x01
    3c68:	da 82       	std	Y+2, r13	; 0x02
    3c6a:	eb 82       	std	Y+3, r14	; 0x03
    3c6c:	fc 82       	std	Y+4, r15	; 0x04
nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    3c6e:	9b 01       	movw	r18, r22
    3c70:	ac 01       	movw	r20, r24
    3c72:	33 70       	andi	r19, 0x03	; 3
    3c74:	44 27       	eor	r20, r20
    3c76:	55 27       	eor	r21, r21
    3c78:	63 eb       	ldi	r22, 0xB3	; 179
    3c7a:	76 ee       	ldi	r23, 0xE6	; 230
    3c7c:	8e e0       	ldi	r24, 0x0E	; 14
    3c7e:	90 e0       	ldi	r25, 0x00	; 0
    3c80:	0e 94 ff 28 	call	0x51fe	; 0x51fe <__mulsi3>

return t;
    3c84:	2c 2d       	mov	r18, r12
    3c86:	3a 81       	ldd	r19, Y+2	; 0x02
    3c88:	4b 81       	ldd	r20, Y+3	; 0x03
    3c8a:	5c 81       	ldd	r21, Y+4	; 0x04
}
    3c8c:	28 96       	adiw	r28, 0x08	; 8
    3c8e:	0f b6       	in	r0, 0x3f	; 63
    3c90:	f8 94       	cli
    3c92:	de bf       	out	0x3e, r29	; 62
    3c94:	0f be       	out	0x3f, r0	; 63
    3c96:	cd bf       	out	0x3d, r28	; 61
    3c98:	df 91       	pop	r29
    3c9a:	cf 91       	pop	r28
    3c9c:	ff 90       	pop	r15
    3c9e:	ef 90       	pop	r14
    3ca0:	df 90       	pop	r13
    3ca2:	cf 90       	pop	r12
    3ca4:	08 95       	ret

00003ca6 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    3ca6:	2f 92       	push	r2
    3ca8:	3f 92       	push	r3
    3caa:	4f 92       	push	r4
    3cac:	5f 92       	push	r5
    3cae:	6f 92       	push	r6
    3cb0:	7f 92       	push	r7
    3cb2:	8f 92       	push	r8
    3cb4:	9f 92       	push	r9
    3cb6:	af 92       	push	r10
    3cb8:	bf 92       	push	r11
    3cba:	cf 92       	push	r12
    3cbc:	df 92       	push	r13
    3cbe:	ef 92       	push	r14
    3cc0:	ff 92       	push	r15
    3cc2:	0f 93       	push	r16
    3cc4:	1f 93       	push	r17
    3cc6:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    3cc8:	c0 80       	ld	r12, Z
    3cca:	d1 80       	ldd	r13, Z+1	; 0x01
    3ccc:	e2 80       	ldd	r14, Z+2	; 0x02
    3cce:	f3 80       	ldd	r15, Z+3	; 0x03
    3cd0:	c1 14       	cp	r12, r1
    3cd2:	d1 04       	cpc	r13, r1
    3cd4:	e1 04       	cpc	r14, r1
    3cd6:	f1 04       	cpc	r15, r1
    3cd8:	b9 f1       	breq	.+110    	; 0x3d48 <_nrk_time_to_ticks_long+0xa2>
{
   tmp=t->nano_secs;
    3cda:	84 81       	ldd	r24, Z+4	; 0x04
    3cdc:	95 81       	ldd	r25, Z+5	; 0x05
    3cde:	a6 81       	ldd	r26, Z+6	; 0x06
    3ce0:	b7 81       	ldd	r27, Z+7	; 0x07
    3ce2:	1c 01       	movw	r2, r24
    3ce4:	2d 01       	movw	r4, r26
    3ce6:	61 2c       	mov	r6, r1
    3ce8:	71 2c       	mov	r7, r1
    3cea:	43 01       	movw	r8, r6
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    3cec:	e0 e0       	ldi	r30, 0x00	; 0
    3cee:	8e 2f       	mov	r24, r30
    3cf0:	90 e0       	ldi	r25, 0x00	; 0
    3cf2:	a0 e0       	ldi	r26, 0x00	; 0
    3cf4:	b0 e0       	ldi	r27, 0x00	; 0
    3cf6:	8c 15       	cp	r24, r12
    3cf8:	9d 05       	cpc	r25, r13
    3cfa:	ae 05       	cpc	r26, r14
    3cfc:	bf 05       	cpc	r27, r15
    3cfe:	88 f4       	brcc	.+34     	; 0x3d22 <_nrk_time_to_ticks_long+0x7c>
    3d00:	91 01       	movw	r18, r2
    3d02:	a2 01       	movw	r20, r4
    3d04:	b3 01       	movw	r22, r6
    3d06:	c4 01       	movw	r24, r8
    3d08:	36 53       	subi	r19, 0x36	; 54
    3d0a:	45 46       	sbci	r20, 0x65	; 101
    3d0c:	54 4c       	sbci	r21, 0xC4	; 196
    3d0e:	6f 4f       	sbci	r22, 0xFF	; 255
    3d10:	7f 4f       	sbci	r23, 0xFF	; 255
    3d12:	8f 4f       	sbci	r24, 0xFF	; 255
    3d14:	9f 4f       	sbci	r25, 0xFF	; 255
    3d16:	19 01       	movw	r2, r18
    3d18:	2a 01       	movw	r4, r20
    3d1a:	3b 01       	movw	r6, r22
    3d1c:	4c 01       	movw	r8, r24
    3d1e:	ef 5f       	subi	r30, 0xFF	; 255
    3d20:	e6 cf       	rjmp	.-52     	; 0x3cee <_nrk_time_to_ticks_long+0x48>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    3d22:	83 eb       	ldi	r24, 0xB3	; 179
    3d24:	a8 2e       	mov	r10, r24
    3d26:	96 ee       	ldi	r25, 0xE6	; 230
    3d28:	b9 2e       	mov	r11, r25
    3d2a:	2e e0       	ldi	r18, 0x0E	; 14
    3d2c:	c2 2e       	mov	r12, r18
    3d2e:	d1 2c       	mov	r13, r1
    3d30:	e1 2c       	mov	r14, r1
    3d32:	f1 2c       	mov	r15, r1
    3d34:	00 e0       	ldi	r16, 0x00	; 0
    3d36:	10 e0       	ldi	r17, 0x00	; 0
    3d38:	91 01       	movw	r18, r2
    3d3a:	a2 01       	movw	r20, r4
    3d3c:	b3 01       	movw	r22, r6
    3d3e:	c4 01       	movw	r24, r8
    3d40:	0e 94 33 29 	call	0x5266	; 0x5266 <__udivdi3>
    3d44:	ca 01       	movw	r24, r20
    3d46:	0b c0       	rjmp	.+22     	; 0x3d5e <_nrk_time_to_ticks_long+0xb8>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    3d48:	64 81       	ldd	r22, Z+4	; 0x04
    3d4a:	75 81       	ldd	r23, Z+5	; 0x05
    3d4c:	86 81       	ldd	r24, Z+6	; 0x06
    3d4e:	97 81       	ldd	r25, Z+7	; 0x07
    3d50:	23 eb       	ldi	r18, 0xB3	; 179
    3d52:	36 ee       	ldi	r19, 0xE6	; 230
    3d54:	4e e0       	ldi	r20, 0x0E	; 14
    3d56:	50 e0       	ldi	r21, 0x00	; 0
    3d58:	0e 94 0f 29 	call	0x521e	; 0x521e <__udivmodsi4>
    3d5c:	ca 01       	movw	r24, r20
}
return ticks;
}
    3d5e:	b9 01       	movw	r22, r18
    3d60:	1f 91       	pop	r17
    3d62:	0f 91       	pop	r16
    3d64:	ff 90       	pop	r15
    3d66:	ef 90       	pop	r14
    3d68:	df 90       	pop	r13
    3d6a:	cf 90       	pop	r12
    3d6c:	bf 90       	pop	r11
    3d6e:	af 90       	pop	r10
    3d70:	9f 90       	pop	r9
    3d72:	8f 90       	pop	r8
    3d74:	7f 90       	pop	r7
    3d76:	6f 90       	pop	r6
    3d78:	5f 90       	pop	r5
    3d7a:	4f 90       	pop	r4
    3d7c:	3f 90       	pop	r3
    3d7e:	2f 90       	pop	r2
    3d80:	08 95       	ret

00003d82 <nrk_idle_task>:
{
  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    3d82:	c1 e0       	ldi	r28, 0x01	; 1
{
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{
  nrk_stack_check(); 
    3d84:	0e 94 b3 15 	call	0x2b66	; 0x2b66 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    3d88:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_get_next_wakeup>
    3d8c:	84 30       	cpi	r24, 0x04	; 4
    3d8e:	10 f4       	brcc	.+4      	; 0x3d94 <nrk_idle_task+0x12>
    {
	    _nrk_cpu_state=CPU_IDLE;
    3d90:	c0 93 89 06 	sts	0x0689, r28
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    3d94:	0e 94 d1 26 	call	0x4da2	; 0x4da2 <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    3d98:	80 91 c5 04 	lds	r24, 0x04C5
    3d9c:	85 35       	cpi	r24, 0x55	; 85
    3d9e:	19 f0       	breq	.+6      	; 0x3da6 <nrk_idle_task+0x24>
    3da0:	88 e0       	ldi	r24, 0x08	; 8
    3da2:	0e 94 2c 14 	call	0x2858	; 0x2858 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    3da6:	80 91 7e 41 	lds	r24, 0x417E
    3daa:	85 35       	cpi	r24, 0x55	; 85
    3dac:	59 f3       	breq	.-42     	; 0x3d84 <nrk_idle_task+0x2>
    3dae:	88 e0       	ldi	r24, 0x08	; 8
    3db0:	0e 94 2c 14 	call	0x2858	; 0x2858 <nrk_error_add>
    3db4:	e7 cf       	rjmp	.-50     	; 0x3d84 <nrk_idle_task+0x2>

00003db6 <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    3db6:	2f 92       	push	r2
    3db8:	3f 92       	push	r3
    3dba:	4f 92       	push	r4
    3dbc:	5f 92       	push	r5
    3dbe:	6f 92       	push	r6
    3dc0:	7f 92       	push	r7
    3dc2:	8f 92       	push	r8
    3dc4:	9f 92       	push	r9
    3dc6:	af 92       	push	r10
    3dc8:	bf 92       	push	r11
    3dca:	cf 92       	push	r12
    3dcc:	df 92       	push	r13
    3dce:	ef 92       	push	r14
    3dd0:	ff 92       	push	r15
    3dd2:	0f 93       	push	r16
    3dd4:	1f 93       	push	r17
    3dd6:	cf 93       	push	r28
    3dd8:	df 93       	push	r29
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    nrk_int_enable();   // this should be removed...  Not needed
    3dda:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <nrk_int_enable>
#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_precision_os_timer_reset();
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    3dde:	8a ef       	ldi	r24, 0xFA	; 250
    3de0:	0e 94 c6 23 	call	0x478c	; 0x478c <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    3de4:	0e 94 c2 26 	call	0x4d84	; 0x4d84 <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    3de8:	0e 94 90 21 	call	0x4320	; 0x4320 <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    3dec:	c0 91 2d 04 	lds	r28, 0x042D
    3df0:	ac 2f       	mov	r26, r28
    3df2:	b0 e0       	ldi	r27, 0x00	; 0
    3df4:	23 eb       	ldi	r18, 0xB3	; 179
    3df6:	36 ee       	ldi	r19, 0xE6	; 230
    3df8:	4e e0       	ldi	r20, 0x0E	; 14
    3dfa:	50 e0       	ldi	r21, 0x00	; 0
    3dfc:	0e 94 f4 28 	call	0x51e8	; 0x51e8 <__muluhisi3>
    3e00:	00 91 90 06 	lds	r16, 0x0690
    3e04:	10 91 91 06 	lds	r17, 0x0691
    3e08:	20 91 92 06 	lds	r18, 0x0692
    3e0c:	30 91 93 06 	lds	r19, 0x0693
    3e10:	6b 01       	movw	r12, r22
    3e12:	7c 01       	movw	r14, r24
    3e14:	c0 0e       	add	r12, r16
    3e16:	d1 1e       	adc	r13, r17
    3e18:	e2 1e       	adc	r14, r18
    3e1a:	f3 1e       	adc	r15, r19
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    3e1c:	c7 01       	movw	r24, r14
    3e1e:	b6 01       	movw	r22, r12
    3e20:	23 eb       	ldi	r18, 0xB3	; 179
    3e22:	36 ee       	ldi	r19, 0xE6	; 230
    3e24:	4e e0       	ldi	r20, 0x0E	; 14
    3e26:	50 e0       	ldi	r21, 0x00	; 0
    3e28:	0e 94 0f 29 	call	0x521e	; 0x521e <__udivmodsi4>
    3e2c:	c6 1a       	sub	r12, r22
    3e2e:	d7 0a       	sbc	r13, r23
    3e30:	e8 0a       	sbc	r14, r24
    3e32:	f9 0a       	sbc	r15, r25
    3e34:	c0 92 90 06 	sts	0x0690, r12
    3e38:	d0 92 91 06 	sts	0x0691, r13
    3e3c:	e0 92 92 06 	sts	0x0692, r14
    3e40:	f0 92 93 06 	sts	0x0693, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    3e44:	e0 91 95 06 	lds	r30, 0x0695
    3e48:	f0 91 96 06 	lds	r31, 0x0696
    3e4c:	80 85       	ldd	r24, Z+8	; 0x08
    3e4e:	81 11       	cpse	r24, r1
    3e50:	30 c0       	rjmp	.+96     	; 0x3eb2 <_nrk_scheduler+0xfc>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    3e52:	80 91 89 06 	lds	r24, 0x0689
    3e56:	82 30       	cpi	r24, 0x02	; 2
    3e58:	19 f4       	brne	.+6      	; 0x3e60 <_nrk_scheduler+0xaa>
    3e5a:	8c 2f       	mov	r24, r28
    3e5c:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    3e60:	e0 91 95 06 	lds	r30, 0x0695
    3e64:	f0 91 96 06 	lds	r31, 0x0696
    3e68:	60 91 2d 04 	lds	r22, 0x042D
    3e6c:	80 85       	ldd	r24, Z+8	; 0x08
    3e6e:	0e 94 22 10 	call	0x2044	; 0x2044 <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    3e72:	e0 91 95 06 	lds	r30, 0x0695
    3e76:	f0 91 96 06 	lds	r31, 0x0696
    3e7a:	60 e0       	ldi	r22, 0x00	; 0
    3e7c:	80 85       	ldd	r24, Z+8	; 0x08
    3e7e:	0e 94 5f 10 	call	0x20be	; 0x20be <_nrk_stats_task_suspend>
    3e82:	80 91 90 06 	lds	r24, 0x0690
    3e86:	90 91 91 06 	lds	r25, 0x0691
    3e8a:	a0 91 92 06 	lds	r26, 0x0692
    3e8e:	b0 91 93 06 	lds	r27, 0x0693
    3e92:	00 91 8c 06 	lds	r16, 0x068C
    3e96:	10 91 8d 06 	lds	r17, 0x068D
    3e9a:	20 91 8e 06 	lds	r18, 0x068E
    3e9e:	30 91 8f 06 	lds	r19, 0x068F

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    3ea2:	53 eb       	ldi	r21, 0xB3	; 179
    3ea4:	45 2e       	mov	r4, r21
    3ea6:	56 ee       	ldi	r21, 0xE6	; 230
    3ea8:	55 2e       	mov	r5, r21
    3eaa:	5e e0       	ldi	r21, 0x0E	; 14
    3eac:	65 2e       	mov	r6, r21
    3eae:	71 2c       	mov	r7, r1
    3eb0:	07 c0       	rjmp	.+14     	; 0x3ec0 <_nrk_scheduler+0x10a>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    3eb2:	95 81       	ldd	r25, Z+5	; 0x05
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    3eb4:	6c 2f       	mov	r22, r28
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    3eb6:	91 11       	cpse	r25, r1
    3eb8:	e2 cf       	rjmp	.-60     	; 0x3e7e <_nrk_scheduler+0xc8>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    3eba:	0e 94 22 10 	call	0x2044	; 0x2044 <_nrk_stats_task_preempted>
    3ebe:	e1 cf       	rjmp	.-62     	; 0x3e82 <_nrk_scheduler+0xcc>
    3ec0:	48 01       	movw	r8, r16
    3ec2:	59 01       	movw	r10, r18
    3ec4:	4f ef       	ldi	r20, 0xFF	; 255
    3ec6:	84 1a       	sub	r8, r20
    3ec8:	94 0a       	sbc	r9, r20
    3eca:	a4 0a       	sbc	r10, r20
    3ecc:	b4 0a       	sbc	r11, r20
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    3ece:	81 15       	cp	r24, r1
    3ed0:	5a ec       	ldi	r21, 0xCA	; 202
    3ed2:	95 07       	cpc	r25, r21
    3ed4:	5a e9       	ldi	r21, 0x9A	; 154
    3ed6:	a5 07       	cpc	r26, r21
    3ed8:	5b e3       	ldi	r21, 0x3B	; 59
    3eda:	b5 07       	cpc	r27, r21
    3edc:	c8 f0       	brcs	.+50     	; 0x3f10 <_nrk_scheduler+0x15a>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    3ede:	6c 01       	movw	r12, r24
    3ee0:	7d 01       	movw	r14, r26
    3ee2:	2a ec       	ldi	r18, 0xCA	; 202
    3ee4:	d2 1a       	sub	r13, r18
    3ee6:	2a e9       	ldi	r18, 0x9A	; 154
    3ee8:	e2 0a       	sbc	r14, r18
    3eea:	2b e3       	ldi	r18, 0x3B	; 59
    3eec:	f2 0a       	sbc	r15, r18
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    3eee:	c7 01       	movw	r24, r14
    3ef0:	b6 01       	movw	r22, r12
    3ef2:	a3 01       	movw	r20, r6
    3ef4:	92 01       	movw	r18, r4
    3ef6:	0e 94 0f 29 	call	0x521e	; 0x521e <__udivmodsi4>
    3efa:	a7 01       	movw	r20, r14
    3efc:	96 01       	movw	r18, r12
    3efe:	26 1b       	sub	r18, r22
    3f00:	37 0b       	sbc	r19, r23
    3f02:	48 0b       	sbc	r20, r24
    3f04:	59 0b       	sbc	r21, r25
    3f06:	da 01       	movw	r26, r20
    3f08:	c9 01       	movw	r24, r18
    3f0a:	95 01       	movw	r18, r10
    3f0c:	84 01       	movw	r16, r8
    3f0e:	d8 cf       	rjmp	.-80     	; 0x3ec0 <_nrk_scheduler+0x10a>
    3f10:	80 93 90 06 	sts	0x0690, r24
    3f14:	90 93 91 06 	sts	0x0691, r25
    3f18:	a0 93 92 06 	sts	0x0692, r26
    3f1c:	b0 93 93 06 	sts	0x0693, r27
    3f20:	00 93 8c 06 	sts	0x068C, r16
    3f24:	10 93 8d 06 	sts	0x068D, r17
    3f28:	20 93 8e 06 	sts	0x068E, r18
    3f2c:	30 93 8f 06 	sts	0x068F, r19
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    3f30:	e0 91 95 06 	lds	r30, 0x0695
    3f34:	f0 91 96 06 	lds	r31, 0x0696
    3f38:	85 81       	ldd	r24, Z+5	; 0x05
    3f3a:	88 23       	and	r24, r24
    3f3c:	39 f1       	breq	.+78     	; 0x3f8c <_nrk_scheduler+0x1d6>
    3f3e:	81 85       	ldd	r24, Z+9	; 0x09
    3f40:	84 30       	cpi	r24, 0x04	; 4
    3f42:	21 f1       	breq	.+72     	; 0x3f8c <_nrk_scheduler+0x1d6>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    3f44:	87 81       	ldd	r24, Z+7	; 0x07
    3f46:	82 30       	cpi	r24, 0x02	; 2
    3f48:	29 f0       	breq	.+10     	; 0x3f54 <_nrk_scheduler+0x19e>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    3f4a:	88 23       	and	r24, r24
    3f4c:	41 f0       	breq	.+16     	; 0x3f5e <_nrk_scheduler+0x1a8>
    3f4e:	86 81       	ldd	r24, Z+6	; 0x06
    3f50:	81 11       	cpse	r24, r1
    3f52:	02 c0       	rjmp	.+4      	; 0x3f58 <_nrk_scheduler+0x1a2>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    3f54:	85 e0       	ldi	r24, 0x05	; 5
    3f56:	01 c0       	rjmp	.+2      	; 0x3f5a <_nrk_scheduler+0x1a4>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    3f58:	83 e0       	ldi	r24, 0x03	; 3
    3f5a:	81 87       	std	Z+9, r24	; 0x09
    3f5c:	14 c0       	rjmp	.+40     	; 0x3f86 <_nrk_scheduler+0x1d0>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    3f5e:	83 e0       	ldi	r24, 0x03	; 3
    3f60:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    3f62:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    3f64:	16 82       	std	Z+6, r1	; 0x06
	    // agr added to fix initial startup scheduling problem
            if(nrk_cur_task_TCB->next_wakeup==0) {
    3f66:	85 89       	ldd	r24, Z+21	; 0x15
    3f68:	96 89       	ldd	r25, Z+22	; 0x16
    3f6a:	a7 89       	ldd	r26, Z+23	; 0x17
    3f6c:	b0 8d       	ldd	r27, Z+24	; 0x18
    3f6e:	89 2b       	or	r24, r25
    3f70:	8a 2b       	or	r24, r26
    3f72:	8b 2b       	or	r24, r27
    3f74:	41 f4       	brne	.+16     	; 0x3f86 <_nrk_scheduler+0x1d0>
		nrk_cur_task_TCB->next_wakeup=nrk_cur_task_TCB->next_period;
    3f76:	81 8d       	ldd	r24, Z+25	; 0x19
    3f78:	92 8d       	ldd	r25, Z+26	; 0x1a
    3f7a:	a3 8d       	ldd	r26, Z+27	; 0x1b
    3f7c:	b4 8d       	ldd	r27, Z+28	; 0x1c
    3f7e:	85 8b       	std	Z+21, r24	; 0x15
    3f80:	96 8b       	std	Z+22, r25	; 0x16
    3f82:	a7 8b       	std	Z+23, r26	; 0x17
    3f84:	b0 8f       	std	Z+24, r27	; 0x18
		}
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    3f86:	80 85       	ldd	r24, Z+8	; 0x08
    3f88:	0e 94 a6 19 	call	0x334c	; 0x334c <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    3f8c:	e0 91 95 06 	lds	r30, 0x0695
    3f90:	f0 91 96 06 	lds	r31, 0x0696
    3f94:	85 a1       	ldd	r24, Z+37	; 0x25
    3f96:	96 a1       	ldd	r25, Z+38	; 0x26
    3f98:	a7 a1       	ldd	r26, Z+39	; 0x27
    3f9a:	b0 a5       	ldd	r27, Z+40	; 0x28
    3f9c:	89 2b       	or	r24, r25
    3f9e:	8a 2b       	or	r24, r26
    3fa0:	8b 2b       	or	r24, r27
    3fa2:	09 f4       	brne	.+2      	; 0x3fa6 <_nrk_scheduler+0x1f0>
    3fa4:	4e c0       	rjmp	.+156    	; 0x4042 <_nrk_scheduler+0x28c>
    3fa6:	80 85       	ldd	r24, Z+8	; 0x08
    3fa8:	88 23       	and	r24, r24
    3faa:	09 f4       	brne	.+2      	; 0x3fae <_nrk_scheduler+0x1f8>
    3fac:	4a c0       	rjmp	.+148    	; 0x4042 <_nrk_scheduler+0x28c>
    3fae:	91 85       	ldd	r25, Z+9	; 0x09
    3fb0:	94 30       	cpi	r25, 0x04	; 4
    3fb2:	09 f4       	brne	.+2      	; 0x3fb6 <_nrk_scheduler+0x200>
    3fb4:	46 c0       	rjmp	.+140    	; 0x4042 <_nrk_scheduler+0x28c>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    3fb6:	45 8d       	ldd	r20, Z+29	; 0x1d
    3fb8:	56 8d       	ldd	r21, Z+30	; 0x1e
    3fba:	67 8d       	ldd	r22, Z+31	; 0x1f
    3fbc:	70 a1       	ldd	r23, Z+32	; 0x20
    3fbe:	00 91 2d 04 	lds	r16, 0x042D
    3fc2:	10 e0       	ldi	r17, 0x00	; 0
    3fc4:	20 e0       	ldi	r18, 0x00	; 0
    3fc6:	30 e0       	ldi	r19, 0x00	; 0
    3fc8:	40 17       	cp	r20, r16
    3fca:	51 07       	cpc	r21, r17
    3fcc:	62 07       	cpc	r22, r18
    3fce:	73 07       	cpc	r23, r19
    3fd0:	98 f4       	brcc	.+38     	; 0x3ff8 <_nrk_scheduler+0x242>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    3fd2:	0e 94 ef 0f 	call	0x1fde	; 0x1fde <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    3fd6:	e0 91 95 06 	lds	r30, 0x0695
    3fda:	f0 91 96 06 	lds	r31, 0x0696
    3fde:	60 85       	ldd	r22, Z+8	; 0x08
    3fe0:	82 e0       	ldi	r24, 0x02	; 2
    3fe2:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    3fe6:	e0 91 95 06 	lds	r30, 0x0695
    3fea:	f0 91 96 06 	lds	r31, 0x0696
    3fee:	15 8e       	std	Z+29, r1	; 0x1d
    3ff0:	16 8e       	std	Z+30, r1	; 0x1e
    3ff2:	17 8e       	std	Z+31, r1	; 0x1f
    3ff4:	10 a2       	std	Z+32, r1	; 0x20
    3ff6:	08 c0       	rjmp	.+16     	; 0x4008 <_nrk_scheduler+0x252>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    3ff8:	40 1b       	sub	r20, r16
    3ffa:	51 0b       	sbc	r21, r17
    3ffc:	62 0b       	sbc	r22, r18
    3ffe:	73 0b       	sbc	r23, r19
    4000:	45 8f       	std	Z+29, r20	; 0x1d
    4002:	56 8f       	std	Z+30, r21	; 0x1e
    4004:	67 8f       	std	Z+31, r22	; 0x1f
    4006:	70 a3       	std	Z+32, r23	; 0x20

        task_ID= nrk_cur_task_TCB->task_ID;
    4008:	e0 91 95 06 	lds	r30, 0x0695
    400c:	f0 91 96 06 	lds	r31, 0x0696
    4010:	c0 85       	ldd	r28, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    4012:	85 8d       	ldd	r24, Z+29	; 0x1d
    4014:	96 8d       	ldd	r25, Z+30	; 0x1e
    4016:	a7 8d       	ldd	r26, Z+31	; 0x1f
    4018:	b0 a1       	ldd	r27, Z+32	; 0x20
    401a:	89 2b       	or	r24, r25
    401c:	8a 2b       	or	r24, r26
    401e:	8b 2b       	or	r24, r27
    4020:	81 f4       	brne	.+32     	; 0x4042 <_nrk_scheduler+0x28c>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    4022:	8c 2f       	mov	r24, r28
    4024:	0e 94 ef 0f 	call	0x1fde	; 0x1fde <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    4028:	6c 2f       	mov	r22, r28
    402a:	83 e0       	ldi	r24, 0x03	; 3
    402c:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4030:	e0 91 95 06 	lds	r30, 0x0695
    4034:	f0 91 96 06 	lds	r31, 0x0696
    4038:	83 e0       	ldi	r24, 0x03	; 3
    403a:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    403c:	8c 2f       	mov	r24, r28
    403e:	0e 94 a6 19 	call	0x334c	; 0x334c <nrk_rem_from_readyQ>
    4042:	c1 eb       	ldi	r28, 0xB1	; 177
    4044:	d5 e0       	ldi	r29, 0x05	; 5

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4046:	00 e6       	ldi	r16, 0x60	; 96
    4048:	1a ee       	ldi	r17, 0xEA	; 234
    404a:	31 2c       	mov	r3, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    404c:	2a ef       	ldi	r18, 0xFA	; 250
    404e:	c2 2e       	mov	r12, r18
    4050:	d1 2c       	mov	r13, r1
    4052:	e1 2c       	mov	r14, r1
    4054:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    4056:	32 e0       	ldi	r19, 0x02	; 2
    4058:	23 2e       	mov	r2, r19
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    405a:	81 2c       	mov	r8, r1
    405c:	91 2c       	mov	r9, r1
    405e:	54 01       	movw	r10, r8
    4060:	83 94       	inc	r8
    4062:	fe 01       	movw	r30, r28
    4064:	31 97       	sbiw	r30, 0x01	; 1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    4066:	80 81       	ld	r24, Z
    4068:	8f 3f       	cpi	r24, 0xFF	; 255
    406a:	09 f4       	brne	.+2      	; 0x406e <_nrk_scheduler+0x2b8>
    406c:	e5 c0       	rjmp	.+458    	; 0x4238 <__stack+0x39>
    406e:	33 97       	sbiw	r30, 0x03	; 3
        nrk_task_TCB[task_ID].suspend_flag=0;
    4070:	10 82       	st	Z, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    4072:	88 23       	and	r24, r24
    4074:	09 f4       	brne	.+2      	; 0x4078 <_nrk_scheduler+0x2c2>
    4076:	5b c0       	rjmp	.+182    	; 0x412e <_nrk_scheduler+0x378>
    4078:	88 81       	ld	r24, Y
    407a:	84 30       	cpi	r24, 0x04	; 4
    407c:	09 f4       	brne	.+2      	; 0x4080 <_nrk_scheduler+0x2ca>
    407e:	57 c0       	rjmp	.+174    	; 0x412e <_nrk_scheduler+0x378>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    4080:	4c 84       	ldd	r4, Y+12	; 0x0c
    4082:	5d 84       	ldd	r5, Y+13	; 0x0d
    4084:	6e 84       	ldd	r6, Y+14	; 0x0e
    4086:	7f 84       	ldd	r7, Y+15	; 0x0f
    4088:	60 91 2d 04 	lds	r22, 0x042D
    408c:	70 e0       	ldi	r23, 0x00	; 0
    408e:	80 e0       	ldi	r24, 0x00	; 0
    4090:	90 e0       	ldi	r25, 0x00	; 0
    4092:	46 16       	cp	r4, r22
    4094:	57 06       	cpc	r5, r23
    4096:	68 06       	cpc	r6, r24
    4098:	79 06       	cpc	r7, r25
    409a:	48 f0       	brcs	.+18     	; 0x40ae <_nrk_scheduler+0x2f8>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    409c:	46 1a       	sub	r4, r22
    409e:	57 0a       	sbc	r5, r23
    40a0:	68 0a       	sbc	r6, r24
    40a2:	79 0a       	sbc	r7, r25
    40a4:	4c 86       	std	Y+12, r4	; 0x0c
    40a6:	5d 86       	std	Y+13, r5	; 0x0d
    40a8:	6e 86       	std	Y+14, r6	; 0x0e
    40aa:	7f 86       	std	Y+15, r7	; 0x0f
    40ac:	04 c0       	rjmp	.+8      	; 0x40b6 <_nrk_scheduler+0x300>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    40ae:	1c 86       	std	Y+12, r1	; 0x0c
    40b0:	1d 86       	std	Y+13, r1	; 0x0d
    40b2:	1e 86       	std	Y+14, r1	; 0x0e
    40b4:	1f 86       	std	Y+15, r1	; 0x0f
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    40b6:	48 88       	ldd	r4, Y+16	; 0x10
    40b8:	59 88       	ldd	r5, Y+17	; 0x11
    40ba:	6a 88       	ldd	r6, Y+18	; 0x12
    40bc:	7b 88       	ldd	r7, Y+19	; 0x13
    40be:	46 16       	cp	r4, r22
    40c0:	57 06       	cpc	r5, r23
    40c2:	68 06       	cpc	r6, r24
    40c4:	79 06       	cpc	r7, r25
    40c6:	48 f0       	brcs	.+18     	; 0x40da <_nrk_scheduler+0x324>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    40c8:	46 1a       	sub	r4, r22
    40ca:	57 0a       	sbc	r5, r23
    40cc:	68 0a       	sbc	r6, r24
    40ce:	79 0a       	sbc	r7, r25
    40d0:	48 8a       	std	Y+16, r4	; 0x10
    40d2:	59 8a       	std	Y+17, r5	; 0x11
    40d4:	6a 8a       	std	Y+18, r6	; 0x12
    40d6:	7b 8a       	std	Y+19, r7	; 0x13
    40d8:	1a c0       	rjmp	.+52     	; 0x410e <_nrk_scheduler+0x358>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    40da:	28 8d       	ldd	r18, Y+24	; 0x18
    40dc:	39 8d       	ldd	r19, Y+25	; 0x19
    40de:	4a 8d       	ldd	r20, Y+26	; 0x1a
    40e0:	5b 8d       	ldd	r21, Y+27	; 0x1b
    40e2:	62 17       	cp	r22, r18
    40e4:	73 07       	cpc	r23, r19
    40e6:	84 07       	cpc	r24, r20
    40e8:	95 07       	cpc	r25, r21
    40ea:	58 f4       	brcc	.+22     	; 0x4102 <_nrk_scheduler+0x34c>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    40ec:	29 01       	movw	r4, r18
    40ee:	3a 01       	movw	r6, r20
    40f0:	46 1a       	sub	r4, r22
    40f2:	57 0a       	sbc	r5, r23
    40f4:	68 0a       	sbc	r6, r24
    40f6:	79 0a       	sbc	r7, r25
    40f8:	48 8a       	std	Y+16, r4	; 0x10
    40fa:	59 8a       	std	Y+17, r5	; 0x11
    40fc:	6a 8a       	std	Y+18, r6	; 0x12
    40fe:	7b 8a       	std	Y+19, r7	; 0x13
    4100:	06 c0       	rjmp	.+12     	; 0x410e <_nrk_scheduler+0x358>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    4102:	0e 94 0f 29 	call	0x521e	; 0x521e <__udivmodsi4>
    4106:	68 8b       	std	Y+16, r22	; 0x10
    4108:	79 8b       	std	Y+17, r23	; 0x11
    410a:	8a 8b       	std	Y+18, r24	; 0x12
    410c:	9b 8b       	std	Y+19, r25	; 0x13
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    410e:	88 89       	ldd	r24, Y+16	; 0x10
    4110:	99 89       	ldd	r25, Y+17	; 0x11
    4112:	aa 89       	ldd	r26, Y+18	; 0x12
    4114:	bb 89       	ldd	r27, Y+19	; 0x13
    4116:	89 2b       	or	r24, r25
    4118:	8a 2b       	or	r24, r26
    411a:	8b 2b       	or	r24, r27
    411c:	41 f4       	brne	.+16     	; 0x412e <_nrk_scheduler+0x378>
    411e:	88 8d       	ldd	r24, Y+24	; 0x18
    4120:	99 8d       	ldd	r25, Y+25	; 0x19
    4122:	aa 8d       	ldd	r26, Y+26	; 0x1a
    4124:	bb 8d       	ldd	r27, Y+27	; 0x1b
    4126:	88 8b       	std	Y+16, r24	; 0x10
    4128:	99 8b       	std	Y+17, r25	; 0x11
    412a:	aa 8b       	std	Y+18, r26	; 0x12
    412c:	bb 8b       	std	Y+19, r27	; 0x13

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    412e:	88 81       	ld	r24, Y
    4130:	83 30       	cpi	r24, 0x03	; 3
    4132:	09 f0       	breq	.+2      	; 0x4136 <_nrk_scheduler+0x380>
    4134:	81 c0       	rjmp	.+258    	; 0x4238 <__stack+0x39>
        {
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    4136:	8c 85       	ldd	r24, Y+12	; 0x0c
    4138:	9d 85       	ldd	r25, Y+13	; 0x0d
    413a:	ae 85       	ldd	r26, Y+14	; 0x0e
    413c:	bf 85       	ldd	r27, Y+15	; 0x0f
    413e:	89 2b       	or	r24, r25
    4140:	8a 2b       	or	r24, r26
    4142:	8b 2b       	or	r24, r27
    4144:	09 f0       	breq	.+2      	; 0x4148 <_nrk_scheduler+0x392>
    4146:	67 c0       	rjmp	.+206    	; 0x4216 <__stack+0x17>
    4148:	de 01       	movw	r26, r28
    414a:	12 97       	sbiw	r26, 0x02	; 2
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    414c:	8c 91       	ld	r24, X
    414e:	fe 01       	movw	r30, r28
    4150:	33 97       	sbiw	r30, 0x03	; 3
    4152:	88 23       	and	r24, r24
    4154:	91 f0       	breq	.+36     	; 0x417a <_nrk_scheduler+0x3c4>
    4156:	80 81       	ld	r24, Z
    4158:	88 23       	and	r24, r24
    415a:	79 f0       	breq	.+30     	; 0x417a <_nrk_scheduler+0x3c4>
    415c:	b5 01       	movw	r22, r10
    415e:	a4 01       	movw	r20, r8
    4160:	00 90 85 06 	lds	r0, 0x0685
    4164:	04 c0       	rjmp	.+8      	; 0x416e <_nrk_scheduler+0x3b8>
    4166:	44 0f       	add	r20, r20
    4168:	55 1f       	adc	r21, r21
    416a:	66 1f       	adc	r22, r22
    416c:	77 1f       	adc	r23, r23
    416e:	0a 94       	dec	r0
    4170:	d2 f7       	brpl	.-12     	; 0x4166 <_nrk_scheduler+0x3b0>
    4172:	48 87       	std	Y+8, r20	; 0x08
    4174:	59 87       	std	Y+9, r21	; 0x09
    4176:	6a 87       	std	Y+10, r22	; 0x0a
    4178:	7b 87       	std	Y+11, r23	; 0x0b
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    417a:	1c 92       	st	X, r1
                nrk_task_TCB[task_ID].nw_flag=0;
    417c:	10 82       	st	Z, r1
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
    417e:	a8 a1       	ldd	r26, Y+32	; 0x20
    4180:	b9 a1       	ldd	r27, Y+33	; 0x21
    4182:	a1 30       	cpi	r26, 0x01	; 1
    4184:	b1 05       	cpc	r27, r1
    4186:	09 f5       	brne	.+66     	; 0x41ca <_nrk_scheduler+0x414>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4188:	8c 8d       	ldd	r24, Y+28	; 0x1c
    418a:	9d 8d       	ldd	r25, Y+29	; 0x1d
    418c:	ae 8d       	ldd	r26, Y+30	; 0x1e
    418e:	bf 8d       	ldd	r27, Y+31	; 0x1f
    4190:	8c 8b       	std	Y+20, r24	; 0x14
    4192:	9d 8b       	std	Y+21, r25	; 0x15
    4194:	ae 8b       	std	Y+22, r26	; 0x16
    4196:	bf 8b       	std	Y+23, r27	; 0x17
                    nrk_task_TCB[task_ID].task_state = READY;
    4198:	28 82       	st	Y, r2
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    419a:	88 89       	ldd	r24, Y+16	; 0x10
    419c:	99 89       	ldd	r25, Y+17	; 0x11
    419e:	aa 89       	ldd	r26, Y+18	; 0x12
    41a0:	bb 89       	ldd	r27, Y+19	; 0x13
    41a2:	8c 87       	std	Y+12, r24	; 0x0c
    41a4:	9d 87       	std	Y+13, r25	; 0x0d
    41a6:	ae 87       	std	Y+14, r26	; 0x0e
    41a8:	bf 87       	std	Y+15, r27	; 0x0f
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    41aa:	88 8d       	ldd	r24, Y+24	; 0x18
    41ac:	99 8d       	ldd	r25, Y+25	; 0x19
    41ae:	aa 8d       	ldd	r26, Y+26	; 0x1a
    41b0:	bb 8d       	ldd	r27, Y+27	; 0x1b
    41b2:	89 2b       	or	r24, r25
    41b4:	8a 2b       	or	r24, r26
    41b6:	8b 2b       	or	r24, r27
    41b8:	21 f4       	brne	.+8      	; 0x41c2 <_nrk_scheduler+0x40c>
    41ba:	cc 86       	std	Y+12, r12	; 0x0c
    41bc:	dd 86       	std	Y+13, r13	; 0x0d
    41be:	ee 86       	std	Y+14, r14	; 0x0e
    41c0:	ff 86       	std	Y+15, r15	; 0x0f
		    nrk_add_to_readyQ(task_ID);
    41c2:	83 2d       	mov	r24, r3
    41c4:	0e 94 f6 18 	call	0x31ec	; 0x31ec <nrk_add_to_readyQ>
    41c8:	26 c0       	rjmp	.+76     	; 0x4216 <__stack+0x17>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    41ca:	4c 8d       	ldd	r20, Y+28	; 0x1c
    41cc:	5d 8d       	ldd	r21, Y+29	; 0x1d
    41ce:	6e 8d       	ldd	r22, Y+30	; 0x1e
    41d0:	7f 8d       	ldd	r23, Y+31	; 0x1f
    41d2:	4c 8b       	std	Y+20, r20	; 0x14
    41d4:	5d 8b       	std	Y+21, r21	; 0x15
    41d6:	6e 8b       	std	Y+22, r22	; 0x16
    41d8:	7f 8b       	std	Y+23, r23	; 0x17
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    41da:	48 8c       	ldd	r4, Y+24	; 0x18
    41dc:	59 8c       	ldd	r5, Y+25	; 0x19
    41de:	6a 8c       	ldd	r6, Y+26	; 0x1a
    41e0:	7b 8c       	ldd	r7, Y+27	; 0x1b
    41e2:	11 97       	sbiw	r26, 0x01	; 1
    41e4:	a3 01       	movw	r20, r6
    41e6:	92 01       	movw	r18, r4
    41e8:	0e 94 f4 28 	call	0x51e8	; 0x51e8 <__muluhisi3>
    41ec:	6c 87       	std	Y+12, r22	; 0x0c
    41ee:	7d 87       	std	Y+13, r23	; 0x0d
    41f0:	8e 87       	std	Y+14, r24	; 0x0e
    41f2:	9f 87       	std	Y+15, r25	; 0x0f
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    41f4:	68 8b       	std	Y+16, r22	; 0x10
    41f6:	79 8b       	std	Y+17, r23	; 0x11
    41f8:	8a 8b       	std	Y+18, r24	; 0x12
    41fa:	9b 8b       	std	Y+19, r25	; 0x13
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    41fc:	45 28       	or	r4, r5
    41fe:	46 28       	or	r4, r6
    4200:	47 28       	or	r4, r7
    4202:	21 f4       	brne	.+8      	; 0x420c <__stack+0xd>
    4204:	cc 86       	std	Y+12, r12	; 0x0c
    4206:	dd 86       	std	Y+13, r13	; 0x0d
    4208:	ee 86       	std	Y+14, r14	; 0x0e
    420a:	ff 86       	std	Y+15, r15	; 0x0f
                    nrk_task_TCB[task_ID].num_periods=1;
    420c:	66 24       	eor	r6, r6
    420e:	63 94       	inc	r6
    4210:	71 2c       	mov	r7, r1
    4212:	79 a2       	std	Y+33, r7	; 0x21
    4214:	68 a2       	std	Y+32, r6	; 0x20
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    4216:	8c 85       	ldd	r24, Y+12	; 0x0c
    4218:	9d 85       	ldd	r25, Y+13	; 0x0d
    421a:	ae 85       	ldd	r26, Y+14	; 0x0e
    421c:	bf 85       	ldd	r27, Y+15	; 0x0f
    421e:	00 97       	sbiw	r24, 0x00	; 0
    4220:	a1 05       	cpc	r26, r1
    4222:	b1 05       	cpc	r27, r1
    4224:	49 f0       	breq	.+18     	; 0x4238 <__stack+0x39>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
    4226:	a8 01       	movw	r20, r16
    4228:	60 e0       	ldi	r22, 0x00	; 0
    422a:	70 e0       	ldi	r23, 0x00	; 0
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    422c:	84 17       	cp	r24, r20
    422e:	95 07       	cpc	r25, r21
    4230:	a6 07       	cpc	r26, r22
    4232:	b7 07       	cpc	r27, r23
    4234:	08 f4       	brcc	.+2      	; 0x4238 <__stack+0x39>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
            {
                // Find closest next_wake task
                next_wake=nrk_task_TCB[task_ID].next_wakeup;
    4236:	8c 01       	movw	r16, r24
    4238:	33 94       	inc	r3
    423a:	ab 96       	adiw	r28, 0x2b	; 43

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    423c:	85 e0       	ldi	r24, 0x05	; 5
    423e:	78 2e       	mov	r7, r24
    4240:	37 10       	cpse	r3, r7
    4242:	0f cf       	rjmp	.-482    	; 0x4062 <_nrk_scheduler+0x2ac>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    4244:	e0 91 95 06 	lds	r30, 0x0695
    4248:	f0 91 96 06 	lds	r31, 0x0696
    424c:	80 85       	ldd	r24, Z+8	; 0x08
    424e:	0e 94 01 10 	call	0x2002	; 0x2002 <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    4252:	0e 94 e5 18 	call	0x31ca	; 0x31ca <nrk_get_high_ready_task_ID>
    4256:	c8 2f       	mov	r28, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    4258:	2b e2       	ldi	r18, 0x2B	; 43
    425a:	82 02       	muls	r24, r18
    425c:	f0 01       	movw	r30, r0
    425e:	11 24       	eor	r1, r1
    4260:	e8 55       	subi	r30, 0x58	; 88
    4262:	fa 4f       	sbci	r31, 0xFA	; 250
    4264:	22 85       	ldd	r18, Z+10	; 0x0a
    4266:	20 93 97 06 	sts	0x0697, r18
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    426a:	f0 93 87 06 	sts	0x0687, r31
    426e:	e0 93 86 06 	sts	0x0686, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    4272:	88 23       	and	r24, r24
    4274:	d9 f0       	breq	.+54     	; 0x42ac <__stack+0xad>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    4276:	85 a1       	ldd	r24, Z+37	; 0x25
    4278:	96 a1       	ldd	r25, Z+38	; 0x26
    427a:	a7 a1       	ldd	r26, Z+39	; 0x27
    427c:	b0 a5       	ldd	r27, Z+40	; 0x28
    427e:	89 2b       	or	r24, r25
    4280:	8a 2b       	or	r24, r26
    4282:	8b 2b       	or	r24, r27
    4284:	99 f0       	breq	.+38     	; 0x42ac <__stack+0xad>
    4286:	85 8d       	ldd	r24, Z+29	; 0x1d
    4288:	96 8d       	ldd	r25, Z+30	; 0x1e
    428a:	a7 8d       	ldd	r26, Z+31	; 0x1f
    428c:	b0 a1       	ldd	r27, Z+32	; 0x20
    428e:	8a 3f       	cpi	r24, 0xFA	; 250
    4290:	91 05       	cpc	r25, r1
    4292:	a1 05       	cpc	r26, r1
    4294:	b1 05       	cpc	r27, r1
    4296:	50 f4       	brcc	.+20     	; 0x42ac <__stack+0xad>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    4298:	a8 01       	movw	r20, r16
    429a:	60 e0       	ldi	r22, 0x00	; 0
    429c:	70 e0       	ldi	r23, 0x00	; 0
    429e:	84 17       	cp	r24, r20
    42a0:	95 07       	cpc	r25, r21
    42a2:	a6 07       	cpc	r26, r22
    42a4:	b7 07       	cpc	r27, r23
    42a6:	10 f4       	brcc	.+4      	; 0x42ac <__stack+0xad>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
    42a8:	8c 01       	movw	r16, r24
    42aa:	05 c0       	rjmp	.+10     	; 0x42b6 <__stack+0xb7>
    }*/


//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    42ac:	0b 3f       	cpi	r16, 0xFB	; 251
    42ae:	11 05       	cpc	r17, r1
    42b0:	10 f0       	brcs	.+4      	; 0x42b6 <__stack+0xb7>
    42b2:	0a ef       	ldi	r16, 0xFA	; 250
    42b4:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    42b6:	20 93 88 06 	sts	0x0688, r18
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    42ba:	f0 93 96 06 	sts	0x0696, r31
    42be:	e0 93 95 06 	sts	0x0695, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    42c2:	00 93 2d 04 	sts	0x042D, r16

    // Maybe the signals are triggering this problem?
    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    42c6:	0e 94 28 24 	call	0x4850	; 0x4850 <_nrk_os_timer_get>
    42ca:	28 2f       	mov	r18, r24
    42cc:	30 e0       	ldi	r19, 0x00	; 0
    42ce:	2f 5f       	subi	r18, 0xFF	; 255
    42d0:	3f 4f       	sbci	r19, 0xFF	; 255
    42d2:	20 17       	cp	r18, r16
    42d4:	31 07       	cpc	r19, r17
    42d6:	40 f0       	brcs	.+16     	; 0x42e8 <__stack+0xe9>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    42d8:	0e 94 28 24 	call	0x4850	; 0x4850 <_nrk_os_timer_get>
    42dc:	08 2f       	mov	r16, r24
    42de:	10 e0       	ldi	r17, 0x00	; 0
    42e0:	0e 5f       	subi	r16, 0xFE	; 254
    42e2:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    42e4:	00 93 2d 04 	sts	0x042D, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    42e8:	c1 11       	cpse	r28, r1
    42ea:	10 92 89 06 	sts	0x0689, r1

    _nrk_set_next_wakeup(next_wake);
    42ee:	80 2f       	mov	r24, r16
    42f0:	0e 94 c6 23 	call	0x478c	; 0x478c <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    42f4:	0e 94 4b 27 	call	0x4e96	; 0x4e96 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();

}
    42f8:	df 91       	pop	r29
    42fa:	cf 91       	pop	r28
    42fc:	1f 91       	pop	r17
    42fe:	0f 91       	pop	r16
    4300:	ff 90       	pop	r15
    4302:	ef 90       	pop	r14
    4304:	df 90       	pop	r13
    4306:	cf 90       	pop	r12
    4308:	bf 90       	pop	r11
    430a:	af 90       	pop	r10
    430c:	9f 90       	pop	r9
    430e:	8f 90       	pop	r8
    4310:	7f 90       	pop	r7
    4312:	6f 90       	pop	r6
    4314:	5f 90       	pop	r5
    4316:	4f 90       	pop	r4
    4318:	3f 90       	pop	r3
    431a:	2f 90       	pop	r2
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    //nrk_int_enable();
    nrk_start_high_ready_task();
    431c:	0c 94 56 27 	jmp	0x4eac	; 0x4eac <nrk_start_high_ready_task>

00004320 <_nrk_sw_wdt_check>:
    4320:	3f 92       	push	r3
    4322:	4f 92       	push	r4
    4324:	5f 92       	push	r5
    4326:	6f 92       	push	r6
    4328:	7f 92       	push	r7
    432a:	8f 92       	push	r8
    432c:	9f 92       	push	r9
    432e:	af 92       	push	r10
    4330:	bf 92       	push	r11
    4332:	cf 92       	push	r12
    4334:	df 92       	push	r13
    4336:	ef 92       	push	r14
    4338:	ff 92       	push	r15
    433a:	0f 93       	push	r16
    433c:	1f 93       	push	r17
    433e:	cf 93       	push	r28
    4340:	df 93       	push	r29
    4342:	cd b7       	in	r28, 0x3d	; 61
    4344:	de b7       	in	r29, 0x3e	; 62
    4346:	60 97       	sbiw	r28, 0x10	; 16
    4348:	0f b6       	in	r0, 0x3f	; 63
    434a:	f8 94       	cli
    434c:	de bf       	out	0x3e, r29	; 62
    434e:	0f be       	out	0x3f, r0	; 63
    4350:	cd bf       	out	0x3d, r28	; 61
    4352:	ce 01       	movw	r24, r28
    4354:	09 96       	adiw	r24, 0x09	; 9
    4356:	0e 94 37 1c 	call	0x386e	; 0x386e <nrk_time_get>
    435a:	88 e9       	ldi	r24, 0x98	; 152
    435c:	48 2e       	mov	r4, r24
    435e:	86 e0       	ldi	r24, 0x06	; 6
    4360:	58 2e       	mov	r5, r24
    4362:	61 2c       	mov	r6, r1
    4364:	71 2c       	mov	r7, r1
    4366:	93 e1       	ldi	r25, 0x13	; 19
    4368:	39 2e       	mov	r3, r25
    436a:	d2 01       	movw	r26, r4
    436c:	12 96       	adiw	r26, 0x02	; 2
    436e:	8c 91       	ld	r24, X
    4370:	81 30       	cpi	r24, 0x01	; 1
    4372:	51 f5       	brne	.+84     	; 0x43c8 <_nrk_sw_wdt_check+0xa8>
    4374:	36 9c       	mul	r3, r6
    4376:	f0 01       	movw	r30, r0
    4378:	37 9c       	mul	r3, r7
    437a:	f0 0d       	add	r31, r0
    437c:	11 24       	eor	r1, r1
    437e:	ed 55       	subi	r30, 0x5D	; 93
    4380:	f9 4f       	sbci	r31, 0xF9	; 249
    4382:	89 84       	ldd	r8, Y+9	; 0x09
    4384:	9a 84       	ldd	r9, Y+10	; 0x0a
    4386:	ab 84       	ldd	r10, Y+11	; 0x0b
    4388:	bc 84       	ldd	r11, Y+12	; 0x0c
    438a:	cd 84       	ldd	r12, Y+13	; 0x0d
    438c:	de 84       	ldd	r13, Y+14	; 0x0e
    438e:	ef 84       	ldd	r14, Y+15	; 0x0f
    4390:	f8 88       	ldd	r15, Y+16	; 0x10
    4392:	00 81       	ld	r16, Z
    4394:	11 81       	ldd	r17, Z+1	; 0x01
    4396:	22 81       	ldd	r18, Z+2	; 0x02
    4398:	33 81       	ldd	r19, Z+3	; 0x03
    439a:	44 81       	ldd	r20, Z+4	; 0x04
    439c:	55 81       	ldd	r21, Z+5	; 0x05
    439e:	66 81       	ldd	r22, Z+6	; 0x06
    43a0:	77 81       	ldd	r23, Z+7	; 0x07
    43a2:	ce 01       	movw	r24, r28
    43a4:	01 96       	adiw	r24, 0x01	; 1
    43a6:	0e 94 94 1c 	call	0x3928	; 0x3928 <nrk_time_sub>
    43aa:	8f 3f       	cpi	r24, 0xFF	; 255
    43ac:	69 f4       	brne	.+26     	; 0x43c8 <_nrk_sw_wdt_check+0xa8>
    43ae:	66 2d       	mov	r22, r6
    43b0:	85 e1       	ldi	r24, 0x15	; 21
    43b2:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
    43b6:	d2 01       	movw	r26, r4
    43b8:	ed 91       	ld	r30, X+
    43ba:	fc 91       	ld	r31, X
    43bc:	30 97       	sbiw	r30, 0x00	; 0
    43be:	19 f4       	brne	.+6      	; 0x43c6 <_nrk_sw_wdt_check+0xa6>
    43c0:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <nrk_halt>
    43c4:	01 c0       	rjmp	.+2      	; 0x43c8 <_nrk_sw_wdt_check+0xa8>
    43c6:	09 95       	icall
    43c8:	bf ef       	ldi	r27, 0xFF	; 255
    43ca:	6b 1a       	sub	r6, r27
    43cc:	7b 0a       	sbc	r7, r27
    43ce:	e3 e1       	ldi	r30, 0x13	; 19
    43d0:	4e 0e       	add	r4, r30
    43d2:	51 1c       	adc	r5, r1
    43d4:	f3 e0       	ldi	r31, 0x03	; 3
    43d6:	6f 16       	cp	r6, r31
    43d8:	71 04       	cpc	r7, r1
    43da:	39 f6       	brne	.-114    	; 0x436a <_nrk_sw_wdt_check+0x4a>
    43dc:	60 96       	adiw	r28, 0x10	; 16
    43de:	0f b6       	in	r0, 0x3f	; 63
    43e0:	f8 94       	cli
    43e2:	de bf       	out	0x3e, r29	; 62
    43e4:	0f be       	out	0x3f, r0	; 63
    43e6:	cd bf       	out	0x3d, r28	; 61
    43e8:	df 91       	pop	r29
    43ea:	cf 91       	pop	r28
    43ec:	1f 91       	pop	r17
    43ee:	0f 91       	pop	r16
    43f0:	ff 90       	pop	r15
    43f2:	ef 90       	pop	r14
    43f4:	df 90       	pop	r13
    43f6:	cf 90       	pop	r12
    43f8:	bf 90       	pop	r11
    43fa:	af 90       	pop	r10
    43fc:	9f 90       	pop	r9
    43fe:	8f 90       	pop	r8
    4400:	7f 90       	pop	r7
    4402:	6f 90       	pop	r6
    4404:	5f 90       	pop	r5
    4406:	4f 90       	pop	r4
    4408:	3f 90       	pop	r3
    440a:	08 95       	ret

0000440c <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    440c:	e8 e9       	ldi	r30, 0x98	; 152
    440e:	f6 e0       	ldi	r31, 0x06	; 6
    4410:	12 82       	std	Z+2, r1	; 0x02
    4412:	15 8a       	std	Z+21, r1	; 0x15
    4414:	10 a6       	std	Z+40, r1	; 0x28
    4416:	08 95       	ret

00004418 <nrk_sw_wdt_init>:
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    4418:	cf 93       	push	r28
    441a:	df 93       	push	r29
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    441c:	83 30       	cpi	r24, 0x03	; 3
    441e:	e0 f4       	brcc	.+56     	; 0x4458 <nrk_sw_wdt_init+0x40>
    sw_wdts[id].error_func=func;
    4420:	93 e1       	ldi	r25, 0x13	; 19
    4422:	89 9f       	mul	r24, r25
    4424:	f0 01       	movw	r30, r0
    4426:	11 24       	eor	r1, r1
    4428:	e8 56       	subi	r30, 0x68	; 104
    442a:	f9 4f       	sbci	r31, 0xF9	; 249
    442c:	51 83       	std	Z+1, r21	; 0x01
    442e:	40 83       	st	Z, r20
    sw_wdts[id].period.secs=period->secs;
    4430:	eb 01       	movw	r28, r22
    4432:	88 81       	ld	r24, Y
    4434:	99 81       	ldd	r25, Y+1	; 0x01
    4436:	aa 81       	ldd	r26, Y+2	; 0x02
    4438:	bb 81       	ldd	r27, Y+3	; 0x03
    443a:	83 83       	std	Z+3, r24	; 0x03
    443c:	94 83       	std	Z+4, r25	; 0x04
    443e:	a5 83       	std	Z+5, r26	; 0x05
    4440:	b6 83       	std	Z+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    4442:	8c 81       	ldd	r24, Y+4	; 0x04
    4444:	9d 81       	ldd	r25, Y+5	; 0x05
    4446:	ae 81       	ldd	r26, Y+6	; 0x06
    4448:	bf 81       	ldd	r27, Y+7	; 0x07
    444a:	87 83       	std	Z+7, r24	; 0x07
    444c:	90 87       	std	Z+8, r25	; 0x08
    444e:	a1 87       	std	Z+9, r26	; 0x09
    4450:	b2 87       	std	Z+10, r27	; 0x0a
    sw_wdts[id].active=0;
    4452:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    4454:	81 e0       	ldi	r24, 0x01	; 1
    4456:	01 c0       	rjmp	.+2      	; 0x445a <nrk_sw_wdt_init+0x42>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    4458:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    445a:	df 91       	pop	r29
    445c:	cf 91       	pop	r28
    445e:	08 95       	ret

00004460 <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    4460:	cf 92       	push	r12
    4462:	df 92       	push	r13
    4464:	ef 92       	push	r14
    4466:	ff 92       	push	r15
    4468:	0f 93       	push	r16
    446a:	1f 93       	push	r17
    446c:	cf 93       	push	r28
    446e:	df 93       	push	r29
    4470:	cd b7       	in	r28, 0x3d	; 61
    4472:	de b7       	in	r29, 0x3e	; 62
    4474:	28 97       	sbiw	r28, 0x08	; 8
    4476:	0f b6       	in	r0, 0x3f	; 63
    4478:	f8 94       	cli
    447a:	de bf       	out	0x3e, r29	; 62
    447c:	0f be       	out	0x3f, r0	; 63
    447e:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    4480:	83 30       	cpi	r24, 0x03	; 3
    4482:	a8 f5       	brcc	.+106    	; 0x44ee <nrk_sw_wdt_update+0x8e>
    4484:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    4486:	ce 01       	movw	r24, r28
    4488:	01 96       	adiw	r24, 0x01	; 1
    448a:	0e 94 37 1c 	call	0x386e	; 0x386e <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    448e:	23 e1       	ldi	r18, 0x13	; 19
    4490:	12 9f       	mul	r17, r18
    4492:	c0 01       	movw	r24, r0
    4494:	11 24       	eor	r1, r1
    4496:	8c 01       	movw	r16, r24
    4498:	08 56       	subi	r16, 0x68	; 104
    449a:	19 4f       	sbci	r17, 0xF9	; 249
    449c:	f8 01       	movw	r30, r16
    449e:	c3 80       	ldd	r12, Z+3	; 0x03
    44a0:	d4 80       	ldd	r13, Z+4	; 0x04
    44a2:	e5 80       	ldd	r14, Z+5	; 0x05
    44a4:	f6 80       	ldd	r15, Z+6	; 0x06
    44a6:	49 81       	ldd	r20, Y+1	; 0x01
    44a8:	5a 81       	ldd	r21, Y+2	; 0x02
    44aa:	6b 81       	ldd	r22, Y+3	; 0x03
    44ac:	7c 81       	ldd	r23, Y+4	; 0x04
    44ae:	4c 0d       	add	r20, r12
    44b0:	5d 1d       	adc	r21, r13
    44b2:	6e 1d       	adc	r22, r14
    44b4:	7f 1d       	adc	r23, r15
    44b6:	43 87       	std	Z+11, r20	; 0x0b
    44b8:	54 87       	std	Z+12, r21	; 0x0c
    44ba:	65 87       	std	Z+13, r22	; 0x0d
    44bc:	76 87       	std	Z+14, r23	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    44be:	c7 80       	ldd	r12, Z+7	; 0x07
    44c0:	d0 84       	ldd	r13, Z+8	; 0x08
    44c2:	e1 84       	ldd	r14, Z+9	; 0x09
    44c4:	f2 84       	ldd	r15, Z+10	; 0x0a
    44c6:	4d 81       	ldd	r20, Y+5	; 0x05
    44c8:	5e 81       	ldd	r21, Y+6	; 0x06
    44ca:	6f 81       	ldd	r22, Y+7	; 0x07
    44cc:	78 85       	ldd	r23, Y+8	; 0x08
    44ce:	4c 0d       	add	r20, r12
    44d0:	5d 1d       	adc	r21, r13
    44d2:	6e 1d       	adc	r22, r14
    44d4:	7f 1d       	adc	r23, r15
    44d6:	47 87       	std	Z+15, r20	; 0x0f
    44d8:	50 8b       	std	Z+16, r21	; 0x10
    44da:	61 8b       	std	Z+17, r22	; 0x11
    44dc:	72 8b       	std	Z+18, r23	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    44de:	8d 55       	subi	r24, 0x5D	; 93
    44e0:	99 4f       	sbci	r25, 0xF9	; 249
    44e2:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    44e6:	81 e0       	ldi	r24, 0x01	; 1
    44e8:	f8 01       	movw	r30, r16
    44ea:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    44ec:	01 c0       	rjmp	.+2      	; 0x44f0 <nrk_sw_wdt_update+0x90>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    44ee:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    44f0:	28 96       	adiw	r28, 0x08	; 8
    44f2:	0f b6       	in	r0, 0x3f	; 63
    44f4:	f8 94       	cli
    44f6:	de bf       	out	0x3e, r29	; 62
    44f8:	0f be       	out	0x3f, r0	; 63
    44fa:	cd bf       	out	0x3d, r28	; 61
    44fc:	df 91       	pop	r29
    44fe:	cf 91       	pop	r28
    4500:	1f 91       	pop	r17
    4502:	0f 91       	pop	r16
    4504:	ff 90       	pop	r15
    4506:	ef 90       	pop	r14
    4508:	df 90       	pop	r13
    450a:	cf 90       	pop	r12
    450c:	08 95       	ret

0000450e <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    450e:	1f 93       	push	r17
    4510:	cf 93       	push	r28
    4512:	df 93       	push	r29
    4514:	cd b7       	in	r28, 0x3d	; 61
    4516:	de b7       	in	r29, 0x3e	; 62
    4518:	28 97       	sbiw	r28, 0x08	; 8
    451a:	0f b6       	in	r0, 0x3f	; 63
    451c:	f8 94       	cli
    451e:	de bf       	out	0x3e, r29	; 62
    4520:	0f be       	out	0x3f, r0	; 63
    4522:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    4524:	83 30       	cpi	r24, 0x03	; 3
    4526:	70 f5       	brcc	.+92     	; 0x4584 <nrk_sw_wdt_start+0x76>
    4528:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    452a:	ce 01       	movw	r24, r28
    452c:	01 96       	adiw	r24, 0x01	; 1
    452e:	0e 94 37 1c 	call	0x386e	; 0x386e <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    4532:	83 e1       	ldi	r24, 0x13	; 19
    4534:	18 9f       	mul	r17, r24
    4536:	f0 01       	movw	r30, r0
    4538:	11 24       	eor	r1, r1
    453a:	e8 56       	subi	r30, 0x68	; 104
    453c:	f9 4f       	sbci	r31, 0xF9	; 249
    453e:	43 81       	ldd	r20, Z+3	; 0x03
    4540:	54 81       	ldd	r21, Z+4	; 0x04
    4542:	65 81       	ldd	r22, Z+5	; 0x05
    4544:	76 81       	ldd	r23, Z+6	; 0x06
    4546:	89 81       	ldd	r24, Y+1	; 0x01
    4548:	9a 81       	ldd	r25, Y+2	; 0x02
    454a:	ab 81       	ldd	r26, Y+3	; 0x03
    454c:	bc 81       	ldd	r27, Y+4	; 0x04
    454e:	84 0f       	add	r24, r20
    4550:	95 1f       	adc	r25, r21
    4552:	a6 1f       	adc	r26, r22
    4554:	b7 1f       	adc	r27, r23
    4556:	83 87       	std	Z+11, r24	; 0x0b
    4558:	94 87       	std	Z+12, r25	; 0x0c
    455a:	a5 87       	std	Z+13, r26	; 0x0d
    455c:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    455e:	47 81       	ldd	r20, Z+7	; 0x07
    4560:	50 85       	ldd	r21, Z+8	; 0x08
    4562:	61 85       	ldd	r22, Z+9	; 0x09
    4564:	72 85       	ldd	r23, Z+10	; 0x0a
    4566:	8d 81       	ldd	r24, Y+5	; 0x05
    4568:	9e 81       	ldd	r25, Y+6	; 0x06
    456a:	af 81       	ldd	r26, Y+7	; 0x07
    456c:	b8 85       	ldd	r27, Y+8	; 0x08
    456e:	84 0f       	add	r24, r20
    4570:	95 1f       	adc	r25, r21
    4572:	a6 1f       	adc	r26, r22
    4574:	b7 1f       	adc	r27, r23
    4576:	87 87       	std	Z+15, r24	; 0x0f
    4578:	90 8b       	std	Z+16, r25	; 0x10
    457a:	a1 8b       	std	Z+17, r26	; 0x11
    457c:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    457e:	81 e0       	ldi	r24, 0x01	; 1
    4580:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    4582:	01 c0       	rjmp	.+2      	; 0x4586 <nrk_sw_wdt_start+0x78>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    4584:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    4586:	28 96       	adiw	r28, 0x08	; 8
    4588:	0f b6       	in	r0, 0x3f	; 63
    458a:	f8 94       	cli
    458c:	de bf       	out	0x3e, r29	; 62
    458e:	0f be       	out	0x3f, r0	; 63
    4590:	cd bf       	out	0x3d, r28	; 61
    4592:	df 91       	pop	r29
    4594:	cf 91       	pop	r28
    4596:	1f 91       	pop	r17
    4598:	08 95       	ret

0000459a <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    459a:	83 30       	cpi	r24, 0x03	; 3
    459c:	48 f4       	brcc	.+18     	; 0x45b0 <nrk_sw_wdt_stop+0x16>
    sw_wdts[id].active=0;
    459e:	93 e1       	ldi	r25, 0x13	; 19
    45a0:	89 9f       	mul	r24, r25
    45a2:	f0 01       	movw	r30, r0
    45a4:	11 24       	eor	r1, r1
    45a6:	e8 56       	subi	r30, 0x68	; 104
    45a8:	f9 4f       	sbci	r31, 0xF9	; 249
    45aa:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    45ac:	81 e0       	ldi	r24, 0x01	; 1
    45ae:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    45b0:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    45b2:	08 95       	ret

000045b4 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    45cc:	01 97       	sbiw	r24, 0x01	; 1
    45ce:	91 f7       	brne	.-28     	; 0x45b4 <nrk_spin_wait_us>

}
    45d0:	08 95       	ret

000045d2 <_nrk_precision_os_timer_stop>:
  _nrk_time_trigger=0;
}

void _nrk_precision_os_timer_stop()
{
  TCCR5B=0; // no clock
    45d2:	10 92 21 01 	sts	0x0121, r1
    45d6:	08 95       	ret

000045d8 <_nrk_precision_os_timer_start>:

void _nrk_precision_os_timer_start()
{
  // Set timer 5 to count up to the number of timer 5 ticks per OS tick and then reset to 0
  // Whenever you read it, this should indicate the offset into the OS tick
  TCCR5B=BM(WGM52) | BM(CS50);  // clk I/O no prescale, CTC match on OCR5A
    45d8:	89 e0       	ldi	r24, 0x09	; 9
    45da:	80 93 21 01 	sts	0x0121, r24
  OCR5A=PRECISION_TICKS_PER_TICK;  // Reset to 0 each tick...
    45de:	8d e8       	ldi	r24, 0x8D	; 141
    45e0:	9c e3       	ldi	r25, 0x3C	; 60
    45e2:	90 93 29 01 	sts	0x0129, r25
    45e6:	80 93 28 01 	sts	0x0128, r24
    45ea:	08 95       	ret

000045ec <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    45ec:	10 92 25 01 	sts	0x0125, r1
    45f0:	10 92 24 01 	sts	0x0124, r1
    45f4:	08 95       	ret

000045f6 <_nrk_precision_os_timer_get>:
}

inline uint16_t _nrk_precision_os_timer_get()
{
    45f6:	cf 93       	push	r28
    45f8:	df 93       	push	r29
    45fa:	00 d0       	rcall	.+0      	; 0x45fc <_nrk_precision_os_timer_get+0x6>
    45fc:	cd b7       	in	r28, 0x3d	; 61
    45fe:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  tmp=TCNT5;
    4600:	80 91 24 01 	lds	r24, 0x0124
    4604:	90 91 25 01 	lds	r25, 0x0125
    4608:	9a 83       	std	Y+2, r25	; 0x02
    460a:	89 83       	std	Y+1, r24	; 0x01
  
  return tmp;
    460c:	89 81       	ldd	r24, Y+1	; 0x01
    460e:	9a 81       	ldd	r25, Y+2	; 0x02
}
    4610:	0f 90       	pop	r0
    4612:	0f 90       	pop	r0
    4614:	df 91       	pop	r29
    4616:	cf 91       	pop	r28
    4618:	08 95       	ret

0000461a <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
  TCCR1B=0;  // no clock 
    461a:	10 92 81 00 	sts	0x0081, r1
    461e:	08 95       	ret

00004620 <_nrk_high_speed_timer_start>:
}

void _nrk_high_speed_timer_start()
{
  TCCR1B=BM(CS10);  // clk I/O no prescaler 
    4620:	81 e0       	ldi	r24, 0x01	; 1
    4622:	80 93 81 00 	sts	0x0081, r24
    4626:	08 95       	ret

00004628 <_nrk_high_speed_timer_reset>:

void _nrk_high_speed_timer_reset()
{
//  nrk_int_disable();
  //SFIOR |= BM(PSR321);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    4628:	83 b5       	in	r24, 0x23	; 35
    462a:	81 60       	ori	r24, 0x01	; 1
    462c:	83 bd       	out	0x23, r24	; 35
  TCNT1=0;
    462e:	10 92 85 00 	sts	0x0085, r1
    4632:	10 92 84 00 	sts	0x0084, r1
    4636:	08 95       	ret

00004638 <_nrk_high_speed_timer_get>:
ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    4638:	cf 93       	push	r28
    463a:	df 93       	push	r29
    463c:	00 d0       	rcall	.+0      	; 0x463e <_nrk_high_speed_timer_get+0x6>
    463e:	cd b7       	in	r28, 0x3d	; 61
    4640:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  //nrk_int_disable();
  tmp=TCNT1;
    4642:	80 91 84 00 	lds	r24, 0x0084
    4646:	90 91 85 00 	lds	r25, 0x0085
    464a:	9a 83       	std	Y+2, r25	; 0x02
    464c:	89 83       	std	Y+1, r24	; 0x01
  //nrk_int_enable();
  return tmp;
    464e:	89 81       	ldd	r24, Y+1	; 0x01
    4650:	9a 81       	ldd	r25, Y+2	; 0x02
}
    4652:	0f 90       	pop	r0
    4654:	0f 90       	pop	r0
    4656:	df 91       	pop	r29
    4658:	cf 91       	pop	r28
    465a:	08 95       	ret

0000465c <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    465c:	cf 92       	push	r12
    465e:	df 92       	push	r13
    4660:	ef 92       	push	r14
    4662:	ff 92       	push	r15
    4664:	cf 93       	push	r28
    4666:	df 93       	push	r29
uint32_t tmp;

// Adjust for 16MHz clock
// Copy into tmp to avoid overflow problem
tmp=start*2;
    4668:	ec 01       	movw	r28, r24
    466a:	cc 0f       	add	r28, r28
    466c:	dd 1f       	adc	r29, r29
if(tmp>65400) start=0;
    466e:	c9 37       	cpi	r28, 0x79	; 121
    4670:	8f ef       	ldi	r24, 0xFF	; 255
    4672:	d8 07       	cpc	r29, r24
    4674:	10 f0       	brcs	.+4      	; 0x467a <nrk_high_speed_timer_wait+0x1e>
    4676:	c0 e0       	ldi	r28, 0x00	; 0
    4678:	d0 e0       	ldi	r29, 0x00	; 0
else start=tmp;
tmp=(uint32_t)start+(uint32_t)ticks;
    467a:	6b 01       	movw	r12, r22
    467c:	e1 2c       	mov	r14, r1
    467e:	f1 2c       	mov	r15, r1
    4680:	cc 0e       	add	r12, r28
    4682:	dd 1e       	adc	r13, r29
    4684:	e1 1c       	adc	r14, r1
    4686:	f1 1c       	adc	r15, r1
if(tmp>65536) 
    4688:	81 e0       	ldi	r24, 0x01	; 1
    468a:	c8 16       	cp	r12, r24
    468c:	d1 04       	cpc	r13, r1
    468e:	e8 06       	cpc	r14, r24
    4690:	f1 04       	cpc	r15, r1
    4692:	40 f0       	brcs	.+16     	; 0x46a4 <nrk_high_speed_timer_wait+0x48>
	{
	tmp-=65536;
    4694:	81 e0       	ldi	r24, 0x01	; 1
    4696:	e8 1a       	sub	r14, r24
    4698:	f1 08       	sbc	r15, r1
	do{}while(_nrk_high_speed_timer_get()>start);
    469a:	0e 94 1c 23 	call	0x4638	; 0x4638 <_nrk_high_speed_timer_get>
    469e:	c8 17       	cp	r28, r24
    46a0:	d9 07       	cpc	r29, r25
    46a2:	d8 f3       	brcs	.-10     	; 0x469a <nrk_high_speed_timer_wait+0x3e>
	}

ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
    46a4:	0e 94 1c 23 	call	0x4638	; 0x4638 <_nrk_high_speed_timer_get>
    46a8:	8c 15       	cp	r24, r12
    46aa:	9d 05       	cpc	r25, r13
    46ac:	d8 f3       	brcs	.-10     	; 0x46a4 <nrk_high_speed_timer_wait+0x48>
}
    46ae:	df 91       	pop	r29
    46b0:	cf 91       	pop	r28
    46b2:	ff 90       	pop	r15
    46b4:	ef 90       	pop	r14
    46b6:	df 90       	pop	r13
    46b8:	cf 90       	pop	r12
    46ba:	08 95       	ret

000046bc <_nrk_os_timer_stop>:
  return tmp;
}

inline void _nrk_os_timer_stop()
{
  TCCR2B=0;  // stop timer 
    46bc:	10 92 b1 00 	sts	0x00B1, r1
  TIMSK2 &=  ~BM(OCIE2A) ;
    46c0:	e0 e7       	ldi	r30, 0x70	; 112
    46c2:	f0 e0       	ldi	r31, 0x00	; 0
    46c4:	80 81       	ld	r24, Z
    46c6:	8d 7f       	andi	r24, 0xFD	; 253
    46c8:	80 83       	st	Z, r24
  //TIMSK2 &=  ~BM(OCIE2B) ;
  TIMSK2 &=  ~BM(TOIE2) ;
    46ca:	80 81       	ld	r24, Z
    46cc:	8e 7f       	andi	r24, 0xFE	; 254
    46ce:	80 83       	st	Z, r24
    46d0:	08 95       	ret

000046d2 <_nrk_os_timer_set>:
}

inline void _nrk_os_timer_set(uint8_t v)
{
TCNT2=v;
    46d2:	80 93 b2 00 	sts	0x00B2, r24
    46d6:	08 95       	ret

000046d8 <_nrk_os_timer_start>:
   
inline void _nrk_os_timer_start()
{
  //GTCCR |= BM(PSRASY);              // reset prescaler
  //TCNT2 = 0;                  // reset counter
  TIMSK2 |=   BM(OCIE2A)| BM(TOIE2);// | BM(OCIE2B);//| BM(TICIE1);    // Enable interrupt
    46d8:	e0 e7       	ldi	r30, 0x70	; 112
    46da:	f0 e0       	ldi	r31, 0x00	; 0
    46dc:	80 81       	ld	r24, Z
    46de:	83 60       	ori	r24, 0x03	; 3
    46e0:	80 83       	st	Z, r24
  TCCR2B = BM(CS21) | BM(CS20); //|     // reset counter on interrupt, set divider to 128
    46e2:	83 e0       	ldi	r24, 0x03	; 3
    46e4:	80 93 b1 00 	sts	0x00B1, r24
    46e8:	08 95       	ret

000046ea <_nrk_os_timer_reset>:
}

inline void _nrk_os_timer_reset()
{

    GTCCR |= BM(PSRASY);              // reset prescaler
    46ea:	83 b5       	in	r24, 0x23	; 35
    46ec:	82 60       	ori	r24, 0x02	; 2
    46ee:	83 bd       	out	0x23, r24	; 35
    TCNT2 = 0;                  // reset counter
    46f0:	10 92 b2 00 	sts	0x00B2, r1
    _nrk_time_trigger=0;
    46f4:	10 92 7a 03 	sts	0x037A, r1
    _nrk_prev_timer_val=0;
    46f8:	10 92 2d 04 	sts	0x042D, r1
    46fc:	08 95       	ret

000046fe <_nrk_setup_timer>:
    } while (--timeout);

}


void _nrk_setup_timer() {
    46fe:	cf 93       	push	r28
    4700:	df 93       	push	r29
  _nrk_prev_timer_val=254;
    4702:	8e ef       	ldi	r24, 0xFE	; 254
    4704:	80 93 2d 04 	sts	0x042D, r24
 
// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
  ASSR = BM(AS2);
    4708:	80 e2       	ldi	r24, 0x20	; 32
    470a:	80 93 b6 00 	sts	0x00B6, r24
  OCR2A = _nrk_prev_timer_val;
    470e:	80 91 2d 04 	lds	r24, 0x042D
    4712:	80 93 b3 00 	sts	0x00B3, r24
  //OCR2B = 2;
  TIFR2 =   BM(OCF2A) | BM(TOV2); //| BM(OCF2B2) ;       // Clear interrupt flag
    4716:	83 e0       	ldi	r24, 0x03	; 3
    4718:	87 bb       	out	0x17, r24	; 23
  TCCR2A = BM(WGM21);
    471a:	92 e0       	ldi	r25, 0x02	; 2
    471c:	90 93 b0 00 	sts	0x00B0, r25
  TCCR2B = BM(CS21) | BM(CS20); //|      // reset counter on interrupt, set divider to 128
    4720:	80 93 b1 00 	sts	0x00B1, r24
  GTCCR |= BM(PSRASY);              // reset prescaler
    4724:	93 b5       	in	r25, 0x23	; 35
    4726:	92 60       	ori	r25, 0x02	; 2
    4728:	93 bd       	out	0x23, r25	; 35
   // Clear interrupt flag
  TIFR2 =   BM(OCF2A) | BM(TOV2);    
    472a:	87 bb       	out	0x17, r24	; 23
  // reset counter on interrupt, set divider to 128
  TCCR0A = BM(WGM01) | BM(CS01) | BM(CS00); 
    472c:	84 bd       	out	0x24, r24	; 36
  // reset prescaler
  //GTCCR |= TSM;              
  GTCCR |= BM(PSRASY);              // reset prescaler
    472e:	83 b5       	in	r24, 0x23	; 35
    4730:	82 60       	ori	r24, 0x02	; 2
    4732:	83 bd       	out	0x23, r24	; 35

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR1A=0;  
    4734:	10 92 80 00 	sts	0x0080, r1
  TCCR1B=BM(CS10);  // clk I/O no prescale
    4738:	81 e0       	ldi	r24, 0x01	; 1
    473a:	80 93 81 00 	sts	0x0081, r24
  TCNT1=0;  // 16 bit
    473e:	10 92 85 00 	sts	0x0085, r1
    4742:	10 92 84 00 	sts	0x0084, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    4746:	83 b5       	in	r24, 0x23	; 35
    4748:	82 60       	ori	r24, 0x02	; 2
    474a:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    474c:	83 b5       	in	r24, 0x23	; 35
    474e:	81 60       	ori	r24, 0x01	; 1
    4750:	83 bd       	out	0x23, r24	; 35

// Timer 5 High Precision Time Sync Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR5A=0;
    4752:	10 92 20 01 	sts	0x0120, r1
  //TIFR5=0; // Clear interrupt flags
  //TIMSK5=BM(TOIE5); // Overflow interrupt enable
  TCNT5=0;  // 16 bit
    4756:	c4 e2       	ldi	r28, 0x24	; 36
    4758:	d1 e0       	ldi	r29, 0x01	; 1
    475a:	19 82       	std	Y+1, r1	; 0x01
    475c:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    475e:	83 b5       	in	r24, 0x23	; 35
    4760:	82 60       	ori	r24, 0x02	; 2
    4762:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    4764:	83 b5       	in	r24, 0x23	; 35
    4766:	81 60       	ori	r24, 0x01	; 1
    4768:	83 bd       	out	0x23, r24	; 35

  _nrk_os_timer_reset();
    476a:	0e 94 75 23 	call	0x46ea	; 0x46ea <_nrk_os_timer_reset>
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    476e:	19 82       	std	Y+1, r1	; 0x01
    4770:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler

  _nrk_os_timer_reset();
  _nrk_precision_os_timer_reset();
  _nrk_os_timer_start();
    4772:	0e 94 6c 23 	call	0x46d8	; 0x46d8 <_nrk_os_timer_start>
  _nrk_precision_os_timer_start();
    4776:	0e 94 ec 22 	call	0x45d8	; 0x45d8 <_nrk_precision_os_timer_start>
  _nrk_time_trigger=0;
    477a:	10 92 7a 03 	sts	0x037A, r1
}
    477e:	df 91       	pop	r29
    4780:	cf 91       	pop	r28
    4782:	08 95       	ret

00004784 <_nrk_get_next_wakeup>:
}


uint8_t _nrk_get_next_wakeup()
{
	return (uint8_t)(OCR2A+1);
    4784:	80 91 b3 00 	lds	r24, 0x00B3
}
    4788:	8f 5f       	subi	r24, 0xFF	; 255
    478a:	08 95       	ret

0000478c <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
   OCR2A = nw-1;
    478c:	81 50       	subi	r24, 0x01	; 1
    478e:	80 93 b3 00 	sts	0x00B3, r24
    4792:	08 95       	ret

00004794 <nrk_timer_int_stop>:
}

int8_t nrk_timer_int_stop(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    4794:	81 11       	cpse	r24, r1
    4796:	02 c0       	rjmp	.+4      	; 0x479c <nrk_timer_int_stop+0x8>
	{
	TIMSK3 = 0;
    4798:	10 92 71 00 	sts	0x0071, r1
	}
return NRK_ERROR;
}
    479c:	8f ef       	ldi	r24, 0xFF	; 255
    479e:	08 95       	ret

000047a0 <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    47a0:	81 11       	cpse	r24, r1
    47a2:	06 c0       	rjmp	.+12     	; 0x47b0 <nrk_timer_int_reset+0x10>
	{
	TCNT3=0;
    47a4:	10 92 95 00 	sts	0x0095, r1
    47a8:	10 92 94 00 	sts	0x0094, r1
	return NRK_OK;
    47ac:	81 e0       	ldi	r24, 0x01	; 1
    47ae:	08 95       	ret
	}
return NRK_ERROR;
    47b0:	8f ef       	ldi	r24, 0xFF	; 255
}
    47b2:	08 95       	ret

000047b4 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    47b4:	81 11       	cpse	r24, r1
    47b6:	05 c0       	rjmp	.+10     	; 0x47c2 <nrk_timer_int_read+0xe>
	{
	return TCNT3;
    47b8:	80 91 94 00 	lds	r24, 0x0094
    47bc:	90 91 95 00 	lds	r25, 0x0095
    47c0:	08 95       	ret
	}
return 0;
    47c2:	80 e0       	ldi	r24, 0x00	; 0
    47c4:	90 e0       	ldi	r25, 0x00	; 0

}
    47c6:	08 95       	ret

000047c8 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
if(timer==NRK_APP_TIMER_0)
    47c8:	81 11       	cpse	r24, r1
    47ca:	05 c0       	rjmp	.+10     	; 0x47d6 <nrk_timer_int_start+0xe>
	{
		TIMSK3 = BM(OCIE3A);
    47cc:	82 e0       	ldi	r24, 0x02	; 2
    47ce:	80 93 71 00 	sts	0x0071, r24
	return NRK_OK;
    47d2:	81 e0       	ldi	r24, 0x01	; 1
    47d4:	08 95       	ret
	}
return NRK_ERROR;
    47d6:	8f ef       	ldi	r24, 0xFF	; 255
}
    47d8:	08 95       	ret

000047da <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
if(timer==NRK_APP_TIMER_0)
    47da:	81 11       	cpse	r24, r1
    47dc:	35 c0       	rjmp	.+106    	; 0x4848 <nrk_timer_int_configure+0x6e>
	{
	if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    47de:	cb 01       	movw	r24, r22
    47e0:	01 97       	sbiw	r24, 0x01	; 1
    47e2:	05 97       	sbiw	r24, 0x05	; 5
    47e4:	10 f4       	brcc	.+4      	; 0x47ea <nrk_timer_int_configure+0x10>
    47e6:	60 93 2c 04 	sts	0x042C, r22
	TCCR3A = 0;  
    47ea:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = BM(WGM32);  // Automatic restart on compare, count up
    47ee:	88 e0       	ldi	r24, 0x08	; 8
    47f0:	80 93 91 00 	sts	0x0091, r24
        OCR3AH = (compare_value >> 8) & 0xFF;	
    47f4:	50 93 99 00 	sts	0x0099, r21
  	OCR3AL = (compare_value & 0xFF );
    47f8:	40 93 98 00 	sts	0x0098, r20
	app_timer0_callback=callback_func;
    47fc:	30 93 78 03 	sts	0x0378, r19
    4800:	20 93 77 03 	sts	0x0377, r18
	if(app_timer0_prescale==1) TCCR3B |= BM(CS30);  
    4804:	80 91 2c 04 	lds	r24, 0x042C
    4808:	81 30       	cpi	r24, 0x01	; 1
    480a:	21 f4       	brne	.+8      	; 0x4814 <nrk_timer_int_configure+0x3a>
    480c:	80 91 91 00 	lds	r24, 0x0091
    4810:	81 60       	ori	r24, 0x01	; 1
    4812:	11 c0       	rjmp	.+34     	; 0x4836 <nrk_timer_int_configure+0x5c>
	// Divide by 1
	else if(app_timer0_prescale==2) TCCR3B |= BM(CS31); 
    4814:	82 30       	cpi	r24, 0x02	; 2
    4816:	21 f4       	brne	.+8      	; 0x4820 <nrk_timer_int_configure+0x46>
    4818:	80 91 91 00 	lds	r24, 0x0091
    481c:	82 60       	ori	r24, 0x02	; 2
    481e:	0b c0       	rjmp	.+22     	; 0x4836 <nrk_timer_int_configure+0x5c>
	// Divide by 8
	else if(app_timer0_prescale==3) TCCR3B |= BM(CS31) | BM(CS30);  
    4820:	83 30       	cpi	r24, 0x03	; 3
    4822:	21 f4       	brne	.+8      	; 0x482c <nrk_timer_int_configure+0x52>
    4824:	80 91 91 00 	lds	r24, 0x0091
    4828:	83 60       	ori	r24, 0x03	; 3
    482a:	05 c0       	rjmp	.+10     	; 0x4836 <nrk_timer_int_configure+0x5c>
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
    482c:	84 30       	cpi	r24, 0x04	; 4
    482e:	31 f4       	brne	.+12     	; 0x483c <nrk_timer_int_configure+0x62>
    4830:	80 91 91 00 	lds	r24, 0x0091
    4834:	84 60       	ori	r24, 0x04	; 4
    4836:	80 93 91 00 	sts	0x0091, r24
    483a:	08 c0       	rjmp	.+16     	; 0x484c <nrk_timer_int_configure+0x72>
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
    483c:	85 30       	cpi	r24, 0x05	; 5
    483e:	31 f4       	brne	.+12     	; 0x484c <nrk_timer_int_configure+0x72>
    4840:	80 91 91 00 	lds	r24, 0x0091
    4844:	85 60       	ori	r24, 0x05	; 5
    4846:	f7 cf       	rjmp	.-18     	; 0x4836 <nrk_timer_int_configure+0x5c>
	// Divide by 1024
	return NRK_OK;
	}

return NRK_ERROR;
    4848:	8f ef       	ldi	r24, 0xFF	; 255
    484a:	08 95       	ret
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
	// Divide by 1024
	return NRK_OK;
    484c:	81 e0       	ldi	r24, 0x01	; 1
	}

return NRK_ERROR;
}
    484e:	08 95       	ret

00004850 <_nrk_os_timer_get>:


inline uint8_t _nrk_os_timer_get()
{
  return (volatile uint8_t)TCNT2;
    4850:	80 91 b2 00 	lds	r24, 0x00B2
}
    4854:	08 95       	ret

00004856 <__vector_default>:

//--------------------------------------------------------------------------------------
//  Default ISR 
//--------------------------------------------------------------------------------------
SIGNAL(__vector_default) {
    4856:	1f 92       	push	r1
    4858:	0f 92       	push	r0
    485a:	0f b6       	in	r0, 0x3f	; 63
    485c:	0f 92       	push	r0
    485e:	11 24       	eor	r1, r1
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4860:	60 e0       	ldi	r22, 0x00	; 0
    4862:	8a e0       	ldi	r24, 0x0A	; 10
    4864:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
	while(1);
    4868:	ff cf       	rjmp	.-2      	; 0x4868 <__vector_default+0x12>

0000486a <__vector_13>:
	#ifdef NRK_KERNEL_TEST
        nrk_kernel_error_add(NRK_TIMER_OVERFLOW,0);
	#endif

	return;  	
} 
    486a:	0f 92       	push	r0
    486c:	0f b6       	in	r0, 0x3f	; 63
    486e:	0f 92       	push	r0
    4870:	1f 92       	push	r1
    4872:	2f 92       	push	r2
    4874:	3f 92       	push	r3
    4876:	4f 92       	push	r4
    4878:	5f 92       	push	r5
    487a:	6f 92       	push	r6
    487c:	7f 92       	push	r7
    487e:	8f 92       	push	r8
    4880:	9f 92       	push	r9
    4882:	af 92       	push	r10
    4884:	bf 92       	push	r11
    4886:	cf 92       	push	r12
    4888:	df 92       	push	r13
    488a:	ef 92       	push	r14
    488c:	ff 92       	push	r15
    488e:	0f 93       	push	r16
    4890:	1f 93       	push	r17
    4892:	2f 93       	push	r18
    4894:	3f 93       	push	r19
    4896:	4f 93       	push	r20
    4898:	5f 93       	push	r21
    489a:	6f 93       	push	r22
    489c:	7f 93       	push	r23
    489e:	8f 93       	push	r24
    48a0:	9f 93       	push	r25
    48a2:	af 93       	push	r26
    48a4:	bf 93       	push	r27
    48a6:	cf 93       	push	r28
    48a8:	df 93       	push	r29
    48aa:	ef 93       	push	r30
    48ac:	ff 93       	push	r31
    48ae:	a0 91 95 06 	lds	r26, 0x0695
    48b2:	b0 91 96 06 	lds	r27, 0x0696
    48b6:	0d b6       	in	r0, 0x3d	; 61
    48b8:	0d 92       	st	X+, r0
    48ba:	0e b6       	in	r0, 0x3e	; 62
    48bc:	0d 92       	st	X+, r0
    48be:	1f 92       	push	r1
    48c0:	a0 91 2a 04 	lds	r26, 0x042A
    48c4:	b0 91 2b 04 	lds	r27, 0x042B
    48c8:	1e 90       	ld	r1, -X
    48ca:	be bf       	out	0x3e, r27	; 62
    48cc:	ad bf       	out	0x3d, r26	; 61
    48ce:	08 95       	ret

000048d0 <__vector_32>:
);

}


SIGNAL(TIMER3_COMPA_vect) {
    48d0:	1f 92       	push	r1
    48d2:	0f 92       	push	r0
    48d4:	0f b6       	in	r0, 0x3f	; 63
    48d6:	0f 92       	push	r0
    48d8:	11 24       	eor	r1, r1
    48da:	0b b6       	in	r0, 0x3b	; 59
    48dc:	0f 92       	push	r0
    48de:	2f 93       	push	r18
    48e0:	3f 93       	push	r19
    48e2:	4f 93       	push	r20
    48e4:	5f 93       	push	r21
    48e6:	6f 93       	push	r22
    48e8:	7f 93       	push	r23
    48ea:	8f 93       	push	r24
    48ec:	9f 93       	push	r25
    48ee:	af 93       	push	r26
    48f0:	bf 93       	push	r27
    48f2:	ef 93       	push	r30
    48f4:	ff 93       	push	r31
	if(app_timer0_callback!=NULL) app_timer0_callback();
    48f6:	e0 91 77 03 	lds	r30, 0x0377
    48fa:	f0 91 78 03 	lds	r31, 0x0378
    48fe:	30 97       	sbiw	r30, 0x00	; 0
    4900:	11 f0       	breq	.+4      	; 0x4906 <__vector_32+0x36>
    4902:	09 95       	icall
    4904:	04 c0       	rjmp	.+8      	; 0x490e <__vector_32+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4906:	60 e0       	ldi	r22, 0x00	; 0
    4908:	8a e0       	ldi	r24, 0x0A	; 10
    490a:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
	return;  	
}
    490e:	ff 91       	pop	r31
    4910:	ef 91       	pop	r30
    4912:	bf 91       	pop	r27
    4914:	af 91       	pop	r26
    4916:	9f 91       	pop	r25
    4918:	8f 91       	pop	r24
    491a:	7f 91       	pop	r23
    491c:	6f 91       	pop	r22
    491e:	5f 91       	pop	r21
    4920:	4f 91       	pop	r20
    4922:	3f 91       	pop	r19
    4924:	2f 91       	pop	r18
    4926:	0f 90       	pop	r0
    4928:	0b be       	out	0x3b, r0	; 59
    492a:	0f 90       	pop	r0
    492c:	0f be       	out	0x3f, r0	; 63
    492e:	0f 90       	pop	r0
    4930:	1f 90       	pop	r1
    4932:	18 95       	reti

00004934 <SIG_OUTPUT_COMPARE1A>:

//--------------------------------------------------------------------------------------
//  TIMER 1 COMPARE ISR
//--------------------------------------------------------------------------------------
SIGNAL(SIG_OUTPUT_COMPARE1A) {
    4934:	1f 92       	push	r1
    4936:	0f 92       	push	r0
    4938:	0f b6       	in	r0, 0x3f	; 63
    493a:	0f 92       	push	r0
    493c:	11 24       	eor	r1, r1

	return;  	
} 
    493e:	0f 90       	pop	r0
    4940:	0f be       	out	0x3f, r0	; 63
    4942:	0f 90       	pop	r0
    4944:	1f 90       	pop	r1
    4946:	18 95       	reti

00004948 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    4948:	04 b6       	in	r0, 0x34	; 52
    494a:	03 fe       	sbrs	r0, 3
    494c:	02 c0       	rjmp	.+4      	; 0x4952 <_nrk_startup_error+0xa>
	{
	// don't clear wdt
	error|=0x10;
    494e:	80 e1       	ldi	r24, 0x10	; 16
    4950:	01 c0       	rjmp	.+2      	; 0x4954 <_nrk_startup_error+0xc>
#include <nrk_error.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    4952:	80 e0       	ldi	r24, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    4954:	04 b6       	in	r0, 0x34	; 52
    4956:	02 fe       	sbrs	r0, 2
    4958:	06 c0       	rjmp	.+12     	; 0x4966 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    495a:	94 b7       	in	r25, 0x34	; 52
    495c:	9b 7f       	andi	r25, 0xFB	; 251
    495e:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    4960:	04 b6       	in	r0, 0x34	; 52
    4962:	00 fe       	sbrs	r0, 0
		error|=0x04;
    4964:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    4966:	04 b6       	in	r0, 0x34	; 52
    4968:	01 fe       	sbrs	r0, 1
    496a:	05 c0       	rjmp	.+10     	; 0x4976 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    496c:	94 b7       	in	r25, 0x34	; 52
    496e:	9d 7f       	andi	r25, 0xFD	; 253
    4970:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    4972:	82 60       	ori	r24, 0x02	; 2
    4974:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    4976:	81 11       	cpse	r24, r1
    4978:	0c c0       	rjmp	.+24     	; 0x4992 <_nrk_startup_error+0x4a>


// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    497a:	04 b6       	in	r0, 0x34	; 52
    497c:	00 fe       	sbrs	r0, 0
    497e:	04 c0       	rjmp	.+8      	; 0x4988 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    4980:	94 b7       	in	r25, 0x34	; 52
    4982:	9e 7f       	andi	r25, 0xFE	; 254
    4984:	94 bf       	out	0x34, r25	; 52
    4986:	01 c0       	rjmp	.+2      	; 0x498a <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    4988:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR2A!=0) error|=0x01;
    498a:	90 91 b0 00 	lds	r25, 0x00B0
    498e:	91 11       	cpse	r25, r1
    4990:	81 e0       	ldi	r24, 0x01	; 1

return error;
}
    4992:	08 95       	ret

00004994 <nrk_ext_int_enable>:
#include <nrk_cfg.h>


int8_t  nrk_ext_int_enable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK |= BM(INT0); return NRK_OK; }
    4994:	81 11       	cpse	r24, r1
    4996:	02 c0       	rjmp	.+4      	; 0x499c <nrk_ext_int_enable+0x8>
    4998:	e8 9a       	sbi	0x1d, 0	; 29
    499a:	39 c0       	rjmp	.+114    	; 0x4a0e <nrk_ext_int_enable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK |= BM(INT1); return NRK_OK; }
    499c:	81 30       	cpi	r24, 0x01	; 1
    499e:	11 f4       	brne	.+4      	; 0x49a4 <nrk_ext_int_enable+0x10>
    49a0:	e9 9a       	sbi	0x1d, 1	; 29
    49a2:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK |= BM(INT2); return NRK_OK; }
    49a4:	82 30       	cpi	r24, 0x02	; 2
    49a6:	11 f4       	brne	.+4      	; 0x49ac <nrk_ext_int_enable+0x18>
    49a8:	ea 9a       	sbi	0x1d, 2	; 29
    49aa:	31 c0       	rjmp	.+98     	; 0x4a0e <nrk_ext_int_enable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 |= BM(PCINT0); return NRK_OK; }
    49ac:	83 30       	cpi	r24, 0x03	; 3
    49ae:	21 f4       	brne	.+8      	; 0x49b8 <nrk_ext_int_enable+0x24>
    49b0:	80 91 6b 00 	lds	r24, 0x006B
    49b4:	81 60       	ori	r24, 0x01	; 1
    49b6:	29 c0       	rjmp	.+82     	; 0x4a0a <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 |= BM(PCINT1); return NRK_OK; }
    49b8:	84 30       	cpi	r24, 0x04	; 4
    49ba:	21 f4       	brne	.+8      	; 0x49c4 <nrk_ext_int_enable+0x30>
    49bc:	80 91 6b 00 	lds	r24, 0x006B
    49c0:	82 60       	ori	r24, 0x02	; 2
    49c2:	23 c0       	rjmp	.+70     	; 0x4a0a <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 |= BM(PCINT2); return NRK_OK; }
    49c4:	85 30       	cpi	r24, 0x05	; 5
    49c6:	21 f4       	brne	.+8      	; 0x49d0 <nrk_ext_int_enable+0x3c>
    49c8:	80 91 6b 00 	lds	r24, 0x006B
    49cc:	84 60       	ori	r24, 0x04	; 4
    49ce:	1d c0       	rjmp	.+58     	; 0x4a0a <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 |= BM(PCINT3); return NRK_OK; }
    49d0:	86 30       	cpi	r24, 0x06	; 6
    49d2:	21 f4       	brne	.+8      	; 0x49dc <nrk_ext_int_enable+0x48>
    49d4:	80 91 6b 00 	lds	r24, 0x006B
    49d8:	88 60       	ori	r24, 0x08	; 8
    49da:	17 c0       	rjmp	.+46     	; 0x4a0a <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 |= BM(PCINT4); return NRK_OK; }
    49dc:	87 30       	cpi	r24, 0x07	; 7
    49de:	21 f4       	brne	.+8      	; 0x49e8 <nrk_ext_int_enable+0x54>
    49e0:	80 91 6b 00 	lds	r24, 0x006B
    49e4:	80 61       	ori	r24, 0x10	; 16
    49e6:	11 c0       	rjmp	.+34     	; 0x4a0a <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 |= BM(PCINT5); return NRK_OK; }
    49e8:	88 30       	cpi	r24, 0x08	; 8
    49ea:	21 f4       	brne	.+8      	; 0x49f4 <nrk_ext_int_enable+0x60>
    49ec:	80 91 6b 00 	lds	r24, 0x006B
    49f0:	80 62       	ori	r24, 0x20	; 32
    49f2:	0b c0       	rjmp	.+22     	; 0x4a0a <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 |= BM(PCINT6); return NRK_OK; }
    49f4:	89 30       	cpi	r24, 0x09	; 9
    49f6:	21 f4       	brne	.+8      	; 0x4a00 <nrk_ext_int_enable+0x6c>
    49f8:	80 91 6b 00 	lds	r24, 0x006B
    49fc:	80 64       	ori	r24, 0x40	; 64
    49fe:	05 c0       	rjmp	.+10     	; 0x4a0a <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 |= BM(PCINT7); return NRK_OK; }
    4a00:	8a 30       	cpi	r24, 0x0A	; 10
    4a02:	39 f4       	brne	.+14     	; 0x4a12 <nrk_ext_int_enable+0x7e>
    4a04:	80 91 6b 00 	lds	r24, 0x006B
    4a08:	80 68       	ori	r24, 0x80	; 128
    4a0a:	80 93 6b 00 	sts	0x006B, r24
    4a0e:	81 e0       	ldi	r24, 0x01	; 1
    4a10:	08 95       	ret
return NRK_ERROR;
    4a12:	8f ef       	ldi	r24, 0xFF	; 255
}
    4a14:	08 95       	ret

00004a16 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK &= ~BM(INT0); return NRK_OK; }
    4a16:	81 11       	cpse	r24, r1
    4a18:	02 c0       	rjmp	.+4      	; 0x4a1e <nrk_ext_int_disable+0x8>
    4a1a:	e8 98       	cbi	0x1d, 0	; 29
    4a1c:	39 c0       	rjmp	.+114    	; 0x4a90 <nrk_ext_int_disable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK &= ~BM(INT1); return NRK_OK; }
    4a1e:	81 30       	cpi	r24, 0x01	; 1
    4a20:	11 f4       	brne	.+4      	; 0x4a26 <nrk_ext_int_disable+0x10>
    4a22:	e9 98       	cbi	0x1d, 1	; 29
    4a24:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK &= ~BM(INT1); return NRK_OK; }
    4a26:	82 30       	cpi	r24, 0x02	; 2
    4a28:	11 f4       	brne	.+4      	; 0x4a2e <nrk_ext_int_disable+0x18>
    4a2a:	e9 98       	cbi	0x1d, 1	; 29
    4a2c:	31 c0       	rjmp	.+98     	; 0x4a90 <nrk_ext_int_disable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 &= ~BM(PCINT0); return NRK_OK; }
    4a2e:	83 30       	cpi	r24, 0x03	; 3
    4a30:	21 f4       	brne	.+8      	; 0x4a3a <nrk_ext_int_disable+0x24>
    4a32:	80 91 6b 00 	lds	r24, 0x006B
    4a36:	8e 7f       	andi	r24, 0xFE	; 254
    4a38:	29 c0       	rjmp	.+82     	; 0x4a8c <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 &= ~BM(PCINT1); return NRK_OK; }
    4a3a:	84 30       	cpi	r24, 0x04	; 4
    4a3c:	21 f4       	brne	.+8      	; 0x4a46 <nrk_ext_int_disable+0x30>
    4a3e:	80 91 6b 00 	lds	r24, 0x006B
    4a42:	8d 7f       	andi	r24, 0xFD	; 253
    4a44:	23 c0       	rjmp	.+70     	; 0x4a8c <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 &= ~BM(PCINT2); return NRK_OK; }
    4a46:	85 30       	cpi	r24, 0x05	; 5
    4a48:	21 f4       	brne	.+8      	; 0x4a52 <nrk_ext_int_disable+0x3c>
    4a4a:	80 91 6b 00 	lds	r24, 0x006B
    4a4e:	8b 7f       	andi	r24, 0xFB	; 251
    4a50:	1d c0       	rjmp	.+58     	; 0x4a8c <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 &= ~BM(PCINT3); return NRK_OK; }
    4a52:	86 30       	cpi	r24, 0x06	; 6
    4a54:	21 f4       	brne	.+8      	; 0x4a5e <nrk_ext_int_disable+0x48>
    4a56:	80 91 6b 00 	lds	r24, 0x006B
    4a5a:	87 7f       	andi	r24, 0xF7	; 247
    4a5c:	17 c0       	rjmp	.+46     	; 0x4a8c <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 &= ~BM(PCINT4); return NRK_OK; }
    4a5e:	87 30       	cpi	r24, 0x07	; 7
    4a60:	21 f4       	brne	.+8      	; 0x4a6a <nrk_ext_int_disable+0x54>
    4a62:	80 91 6b 00 	lds	r24, 0x006B
    4a66:	8f 7e       	andi	r24, 0xEF	; 239
    4a68:	11 c0       	rjmp	.+34     	; 0x4a8c <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 &= ~BM(PCINT5); return NRK_OK; }
    4a6a:	88 30       	cpi	r24, 0x08	; 8
    4a6c:	21 f4       	brne	.+8      	; 0x4a76 <nrk_ext_int_disable+0x60>
    4a6e:	80 91 6b 00 	lds	r24, 0x006B
    4a72:	8f 7d       	andi	r24, 0xDF	; 223
    4a74:	0b c0       	rjmp	.+22     	; 0x4a8c <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 &= ~BM(PCINT6); return NRK_OK; }
    4a76:	89 30       	cpi	r24, 0x09	; 9
    4a78:	21 f4       	brne	.+8      	; 0x4a82 <nrk_ext_int_disable+0x6c>
    4a7a:	80 91 6b 00 	lds	r24, 0x006B
    4a7e:	8f 7b       	andi	r24, 0xBF	; 191
    4a80:	05 c0       	rjmp	.+10     	; 0x4a8c <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 &= ~BM(PCINT7); return NRK_OK; }
    4a82:	8a 30       	cpi	r24, 0x0A	; 10
    4a84:	39 f4       	brne	.+14     	; 0x4a94 <nrk_ext_int_disable+0x7e>
    4a86:	80 91 6b 00 	lds	r24, 0x006B
    4a8a:	8f 77       	andi	r24, 0x7F	; 127
    4a8c:	80 93 6b 00 	sts	0x006B, r24
    4a90:	81 e0       	ldi	r24, 0x01	; 1
    4a92:	08 95       	ret
return NRK_ERROR;
    4a94:	8f ef       	ldi	r24, 0xFF	; 255
}
    4a96:	08 95       	ret

00004a98 <nrk_ext_int_configure>:



int8_t  nrk_ext_int_configure(uint8_t pin, uint8_t mode, void *callback_func)
{
if(pin==NRK_EXT_INT_0)
    4a98:	81 11       	cpse	r24, r1
    4a9a:	26 c0       	rjmp	.+76     	; 0x4ae8 <nrk_ext_int_configure+0x50>
	{
	ext_int0_callback=callback_func;
    4a9c:	50 93 f3 06 	sts	0x06F3, r21
    4aa0:	40 93 f2 06 	sts	0x06F2, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC01) | BM(ISC00));
    4aa4:	61 11       	cpse	r22, r1
    4aa6:	04 c0       	rjmp	.+8      	; 0x4ab0 <nrk_ext_int_configure+0x18>
    4aa8:	80 91 69 00 	lds	r24, 0x0069
    4aac:	8c 7f       	andi	r24, 0xFC	; 252
    4aae:	3d c0       	rjmp	.+122    	; 0x4b2a <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    4ab0:	61 30       	cpi	r22, 0x01	; 1
    4ab2:	49 f4       	brne	.+18     	; 0x4ac6 <nrk_ext_int_configure+0x2e>
		{ EICRA &= (~BM(ISC01)); EICRA |= BM(ISC00); }
    4ab4:	80 91 69 00 	lds	r24, 0x0069
    4ab8:	8d 7f       	andi	r24, 0xFD	; 253
    4aba:	80 93 69 00 	sts	0x0069, r24
    4abe:	80 91 69 00 	lds	r24, 0x0069
    4ac2:	81 60       	ori	r24, 0x01	; 1
    4ac4:	32 c0       	rjmp	.+100    	; 0x4b2a <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    4ac6:	62 30       	cpi	r22, 0x02	; 2
    4ac8:	49 f4       	brne	.+18     	; 0x4adc <nrk_ext_int_configure+0x44>
		{ EICRA |= BM(ISC01); EICRA &= (~BM(ISC00)); }
    4aca:	80 91 69 00 	lds	r24, 0x0069
    4ace:	82 60       	ori	r24, 0x02	; 2
    4ad0:	80 93 69 00 	sts	0x0069, r24
    4ad4:	80 91 69 00 	lds	r24, 0x0069
    4ad8:	8e 7f       	andi	r24, 0xFE	; 254
    4ada:	27 c0       	rjmp	.+78     	; 0x4b2a <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
    4adc:	63 30       	cpi	r22, 0x03	; 3
    4ade:	39 f5       	brne	.+78     	; 0x4b2e <nrk_ext_int_configure+0x96>
    4ae0:	80 91 69 00 	lds	r24, 0x0069
    4ae4:	83 60       	ori	r24, 0x03	; 3
    4ae6:	21 c0       	rjmp	.+66     	; 0x4b2a <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_1)
    4ae8:	81 30       	cpi	r24, 0x01	; 1
    4aea:	49 f5       	brne	.+82     	; 0x4b3e <nrk_ext_int_configure+0xa6>
	{
	ext_int1_callback=callback_func;
    4aec:	50 93 f1 06 	sts	0x06F1, r21
    4af0:	40 93 f0 06 	sts	0x06F0, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
    4af4:	61 11       	cpse	r22, r1
    4af6:	04 c0       	rjmp	.+8      	; 0x4b00 <nrk_ext_int_configure+0x68>
    4af8:	80 91 69 00 	lds	r24, 0x0069
    4afc:	83 7f       	andi	r24, 0xF3	; 243
    4afe:	15 c0       	rjmp	.+42     	; 0x4b2a <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    4b00:	61 30       	cpi	r22, 0x01	; 1
    4b02:	49 f4       	brne	.+18     	; 0x4b16 <nrk_ext_int_configure+0x7e>
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
    4b04:	80 91 69 00 	lds	r24, 0x0069
    4b08:	87 7f       	andi	r24, 0xF7	; 247
    4b0a:	80 93 69 00 	sts	0x0069, r24
    4b0e:	80 91 69 00 	lds	r24, 0x0069
    4b12:	84 60       	ori	r24, 0x04	; 4
    4b14:	0a c0       	rjmp	.+20     	; 0x4b2a <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    4b16:	62 30       	cpi	r22, 0x02	; 2
    4b18:	61 f4       	brne	.+24     	; 0x4b32 <nrk_ext_int_configure+0x9a>
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
    4b1a:	80 91 69 00 	lds	r24, 0x0069
    4b1e:	88 60       	ori	r24, 0x08	; 8
    4b20:	80 93 69 00 	sts	0x0069, r24
    4b24:	80 91 69 00 	lds	r24, 0x0069
    4b28:	8b 7f       	andi	r24, 0xFB	; 251
    4b2a:	80 93 69 00 	sts	0x0069, r24
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
	return NRK_OK;
    4b2e:	81 e0       	ldi	r24, 0x01	; 1
    4b30:	08 95       	ret
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
	if(mode==NRK_LEVEL_TRIGGER) 
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
	if(mode==NRK_FALLING_EDGE) 
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
    4b32:	63 30       	cpi	r22, 0x03	; 3
    4b34:	e1 f7       	brne	.-8      	; 0x4b2e <nrk_ext_int_configure+0x96>
    4b36:	80 91 69 00 	lds	r24, 0x0069
    4b3a:	8c 60       	ori	r24, 0x0C	; 12
    4b3c:	f6 cf       	rjmp	.-20     	; 0x4b2a <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_2)
    4b3e:	82 30       	cpi	r24, 0x02	; 2
    4b40:	31 f5       	brne	.+76     	; 0x4b8e <nrk_ext_int_configure+0xf6>
	{
	ext_int2_callback=callback_func;
    4b42:	50 93 f5 06 	sts	0x06F5, r21
    4b46:	40 93 f4 06 	sts	0x06F4, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC21) | BM(ISC20));
    4b4a:	61 11       	cpse	r22, r1
    4b4c:	04 c0       	rjmp	.+8      	; 0x4b56 <nrk_ext_int_configure+0xbe>
    4b4e:	80 91 69 00 	lds	r24, 0x0069
    4b52:	8f 7c       	andi	r24, 0xCF	; 207
    4b54:	ea cf       	rjmp	.-44     	; 0x4b2a <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    4b56:	61 30       	cpi	r22, 0x01	; 1
    4b58:	49 f4       	brne	.+18     	; 0x4b6c <nrk_ext_int_configure+0xd4>
		{ EICRA &= (~BM(ISC21)); EICRA |= BM(ISC20); }
    4b5a:	80 91 69 00 	lds	r24, 0x0069
    4b5e:	8f 7d       	andi	r24, 0xDF	; 223
    4b60:	80 93 69 00 	sts	0x0069, r24
    4b64:	80 91 69 00 	lds	r24, 0x0069
    4b68:	80 61       	ori	r24, 0x10	; 16
    4b6a:	df cf       	rjmp	.-66     	; 0x4b2a <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    4b6c:	62 30       	cpi	r22, 0x02	; 2
    4b6e:	49 f4       	brne	.+18     	; 0x4b82 <nrk_ext_int_configure+0xea>
		{ EICRA |= BM(ISC21); EICRA &= (~BM(ISC20)); }
    4b70:	80 91 69 00 	lds	r24, 0x0069
    4b74:	80 62       	ori	r24, 0x20	; 32
    4b76:	80 93 69 00 	sts	0x0069, r24
    4b7a:	80 91 69 00 	lds	r24, 0x0069
    4b7e:	8f 7e       	andi	r24, 0xEF	; 239
    4b80:	d4 cf       	rjmp	.-88     	; 0x4b2a <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC21) | BM(ISC20);
    4b82:	63 30       	cpi	r22, 0x03	; 3
    4b84:	a1 f6       	brne	.-88     	; 0x4b2e <nrk_ext_int_configure+0x96>
    4b86:	80 91 69 00 	lds	r24, 0x0069
    4b8a:	80 63       	ori	r24, 0x30	; 48
    4b8c:	ce cf       	rjmp	.-100    	; 0x4b2a <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}



if(pin==NRK_PC_INT_0 || pin==NRK_PC_INT_1 || pin==NRK_PC_INT_2 || pin==NRK_PC_INT_3 || pin==NRK_PC_INT_4 || pin==NRK_PC_INT_5 || pin==NRK_PC_INT_6 || pin==NRK_PC_INT_7){
    4b8e:	83 50       	subi	r24, 0x03	; 3
    4b90:	88 30       	cpi	r24, 0x08	; 8
    4b92:	50 f4       	brcc	.+20     	; 0x4ba8 <nrk_ext_int_configure+0x110>
	PCICR |= BM(PCIE0);	
    4b94:	80 91 68 00 	lds	r24, 0x0068
    4b98:	81 60       	ori	r24, 0x01	; 1
    4b9a:	80 93 68 00 	sts	0x0068, r24
	pc_int0_callback=callback_func;
    4b9e:	50 93 f7 06 	sts	0x06F7, r21
    4ba2:	40 93 f6 06 	sts	0x06F6, r20
    4ba6:	c3 cf       	rjmp	.-122    	; 0x4b2e <nrk_ext_int_configure+0x96>
	return NRK_OK;
	}
return NRK_ERROR;
    4ba8:	8f ef       	ldi	r24, 0xFF	; 255
}
    4baa:	08 95       	ret

00004bac <__vector_9>:

#ifndef NRK_DISABLE_EXT_INT
SIGNAL(PCINT0_vect) {
    4bac:	1f 92       	push	r1
    4bae:	0f 92       	push	r0
    4bb0:	0f b6       	in	r0, 0x3f	; 63
    4bb2:	0f 92       	push	r0
    4bb4:	11 24       	eor	r1, r1
    4bb6:	0b b6       	in	r0, 0x3b	; 59
    4bb8:	0f 92       	push	r0
    4bba:	2f 93       	push	r18
    4bbc:	3f 93       	push	r19
    4bbe:	4f 93       	push	r20
    4bc0:	5f 93       	push	r21
    4bc2:	6f 93       	push	r22
    4bc4:	7f 93       	push	r23
    4bc6:	8f 93       	push	r24
    4bc8:	9f 93       	push	r25
    4bca:	af 93       	push	r26
    4bcc:	bf 93       	push	r27
    4bce:	ef 93       	push	r30
    4bd0:	ff 93       	push	r31
	if(pc_int0_callback!=NULL) pc_int0_callback();
    4bd2:	e0 91 f6 06 	lds	r30, 0x06F6
    4bd6:	f0 91 f7 06 	lds	r31, 0x06F7
    4bda:	30 97       	sbiw	r30, 0x00	; 0
    4bdc:	11 f0       	breq	.+4      	; 0x4be2 <__vector_9+0x36>
    4bde:	09 95       	icall
    4be0:	04 c0       	rjmp	.+8      	; 0x4bea <__vector_9+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4be2:	60 e0       	ldi	r22, 0x00	; 0
    4be4:	8a e0       	ldi	r24, 0x0A	; 10
    4be6:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
	return;  	
}
    4bea:	ff 91       	pop	r31
    4bec:	ef 91       	pop	r30
    4bee:	bf 91       	pop	r27
    4bf0:	af 91       	pop	r26
    4bf2:	9f 91       	pop	r25
    4bf4:	8f 91       	pop	r24
    4bf6:	7f 91       	pop	r23
    4bf8:	6f 91       	pop	r22
    4bfa:	5f 91       	pop	r21
    4bfc:	4f 91       	pop	r20
    4bfe:	3f 91       	pop	r19
    4c00:	2f 91       	pop	r18
    4c02:	0f 90       	pop	r0
    4c04:	0b be       	out	0x3b, r0	; 59
    4c06:	0f 90       	pop	r0
    4c08:	0f be       	out	0x3f, r0	; 63
    4c0a:	0f 90       	pop	r0
    4c0c:	1f 90       	pop	r1
    4c0e:	18 95       	reti

00004c10 <__vector_1>:


SIGNAL(INT0_vect) {
    4c10:	1f 92       	push	r1
    4c12:	0f 92       	push	r0
    4c14:	0f b6       	in	r0, 0x3f	; 63
    4c16:	0f 92       	push	r0
    4c18:	11 24       	eor	r1, r1
    4c1a:	0b b6       	in	r0, 0x3b	; 59
    4c1c:	0f 92       	push	r0
    4c1e:	2f 93       	push	r18
    4c20:	3f 93       	push	r19
    4c22:	4f 93       	push	r20
    4c24:	5f 93       	push	r21
    4c26:	6f 93       	push	r22
    4c28:	7f 93       	push	r23
    4c2a:	8f 93       	push	r24
    4c2c:	9f 93       	push	r25
    4c2e:	af 93       	push	r26
    4c30:	bf 93       	push	r27
    4c32:	ef 93       	push	r30
    4c34:	ff 93       	push	r31
	if(ext_int0_callback!=NULL) ext_int0_callback();
    4c36:	e0 91 f2 06 	lds	r30, 0x06F2
    4c3a:	f0 91 f3 06 	lds	r31, 0x06F3
    4c3e:	30 97       	sbiw	r30, 0x00	; 0
    4c40:	11 f0       	breq	.+4      	; 0x4c46 <__vector_1+0x36>
    4c42:	09 95       	icall
    4c44:	04 c0       	rjmp	.+8      	; 0x4c4e <__vector_1+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4c46:	60 e0       	ldi	r22, 0x00	; 0
    4c48:	8a e0       	ldi	r24, 0x0A	; 10
    4c4a:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
	return;  	
}
    4c4e:	ff 91       	pop	r31
    4c50:	ef 91       	pop	r30
    4c52:	bf 91       	pop	r27
    4c54:	af 91       	pop	r26
    4c56:	9f 91       	pop	r25
    4c58:	8f 91       	pop	r24
    4c5a:	7f 91       	pop	r23
    4c5c:	6f 91       	pop	r22
    4c5e:	5f 91       	pop	r21
    4c60:	4f 91       	pop	r20
    4c62:	3f 91       	pop	r19
    4c64:	2f 91       	pop	r18
    4c66:	0f 90       	pop	r0
    4c68:	0b be       	out	0x3b, r0	; 59
    4c6a:	0f 90       	pop	r0
    4c6c:	0f be       	out	0x3f, r0	; 63
    4c6e:	0f 90       	pop	r0
    4c70:	1f 90       	pop	r1
    4c72:	18 95       	reti

00004c74 <__vector_2>:

SIGNAL(INT1_vect) {
    4c74:	1f 92       	push	r1
    4c76:	0f 92       	push	r0
    4c78:	0f b6       	in	r0, 0x3f	; 63
    4c7a:	0f 92       	push	r0
    4c7c:	11 24       	eor	r1, r1
    4c7e:	0b b6       	in	r0, 0x3b	; 59
    4c80:	0f 92       	push	r0
    4c82:	2f 93       	push	r18
    4c84:	3f 93       	push	r19
    4c86:	4f 93       	push	r20
    4c88:	5f 93       	push	r21
    4c8a:	6f 93       	push	r22
    4c8c:	7f 93       	push	r23
    4c8e:	8f 93       	push	r24
    4c90:	9f 93       	push	r25
    4c92:	af 93       	push	r26
    4c94:	bf 93       	push	r27
    4c96:	ef 93       	push	r30
    4c98:	ff 93       	push	r31
	if(ext_int1_callback!=NULL) ext_int1_callback();
    4c9a:	e0 91 f0 06 	lds	r30, 0x06F0
    4c9e:	f0 91 f1 06 	lds	r31, 0x06F1
    4ca2:	30 97       	sbiw	r30, 0x00	; 0
    4ca4:	11 f0       	breq	.+4      	; 0x4caa <__vector_2+0x36>
    4ca6:	09 95       	icall
    4ca8:	04 c0       	rjmp	.+8      	; 0x4cb2 <__vector_2+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4caa:	60 e0       	ldi	r22, 0x00	; 0
    4cac:	8a e0       	ldi	r24, 0x0A	; 10
    4cae:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
	return;  	
}
    4cb2:	ff 91       	pop	r31
    4cb4:	ef 91       	pop	r30
    4cb6:	bf 91       	pop	r27
    4cb8:	af 91       	pop	r26
    4cba:	9f 91       	pop	r25
    4cbc:	8f 91       	pop	r24
    4cbe:	7f 91       	pop	r23
    4cc0:	6f 91       	pop	r22
    4cc2:	5f 91       	pop	r21
    4cc4:	4f 91       	pop	r20
    4cc6:	3f 91       	pop	r19
    4cc8:	2f 91       	pop	r18
    4cca:	0f 90       	pop	r0
    4ccc:	0b be       	out	0x3b, r0	; 59
    4cce:	0f 90       	pop	r0
    4cd0:	0f be       	out	0x3f, r0	; 63
    4cd2:	0f 90       	pop	r0
    4cd4:	1f 90       	pop	r1
    4cd6:	18 95       	reti

00004cd8 <__vector_3>:

SIGNAL(INT2_vect) {
    4cd8:	1f 92       	push	r1
    4cda:	0f 92       	push	r0
    4cdc:	0f b6       	in	r0, 0x3f	; 63
    4cde:	0f 92       	push	r0
    4ce0:	11 24       	eor	r1, r1
    4ce2:	0b b6       	in	r0, 0x3b	; 59
    4ce4:	0f 92       	push	r0
    4ce6:	2f 93       	push	r18
    4ce8:	3f 93       	push	r19
    4cea:	4f 93       	push	r20
    4cec:	5f 93       	push	r21
    4cee:	6f 93       	push	r22
    4cf0:	7f 93       	push	r23
    4cf2:	8f 93       	push	r24
    4cf4:	9f 93       	push	r25
    4cf6:	af 93       	push	r26
    4cf8:	bf 93       	push	r27
    4cfa:	ef 93       	push	r30
    4cfc:	ff 93       	push	r31
	if(ext_int2_callback!=NULL) ext_int2_callback();
    4cfe:	e0 91 f4 06 	lds	r30, 0x06F4
    4d02:	f0 91 f5 06 	lds	r31, 0x06F5
    4d06:	30 97       	sbiw	r30, 0x00	; 0
    4d08:	11 f0       	breq	.+4      	; 0x4d0e <__vector_3+0x36>
    4d0a:	09 95       	icall
    4d0c:	04 c0       	rjmp	.+8      	; 0x4d16 <__vector_3+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4d0e:	60 e0       	ldi	r22, 0x00	; 0
    4d10:	8a e0       	ldi	r24, 0x0A	; 10
    4d12:	0e 94 3b 14 	call	0x2876	; 0x2876 <nrk_kernel_error_add>
	return;  	
}
    4d16:	ff 91       	pop	r31
    4d18:	ef 91       	pop	r30
    4d1a:	bf 91       	pop	r27
    4d1c:	af 91       	pop	r26
    4d1e:	9f 91       	pop	r25
    4d20:	8f 91       	pop	r24
    4d22:	7f 91       	pop	r23
    4d24:	6f 91       	pop	r22
    4d26:	5f 91       	pop	r21
    4d28:	4f 91       	pop	r20
    4d2a:	3f 91       	pop	r19
    4d2c:	2f 91       	pop	r18
    4d2e:	0f 90       	pop	r0
    4d30:	0b be       	out	0x3b, r0	; 59
    4d32:	0f 90       	pop	r0
    4d34:	0f be       	out	0x3f, r0	; 63
    4d36:	0f 90       	pop	r0
    4d38:	1f 90       	pop	r1
    4d3a:	18 95       	reti

00004d3c <nrk_watchdog_disable>:
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    4d3c:	a8 95       	wdr
#include <util/atomic.h>

void nrk_watchdog_disable()
{
nrk_watchdog_reset();
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    4d3e:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    4d40:	f8 94       	cli
{
	MCUSR &= ~(1<<WDRF);
    4d42:	84 b7       	in	r24, 0x34	; 52
    4d44:	87 7f       	andi	r24, 0xF7	; 247
    4d46:	84 bf       	out	0x34, r24	; 52
	WDTCSR |= (1<<WDCE) | (1<<WDE);
    4d48:	e0 e6       	ldi	r30, 0x60	; 96
    4d4a:	f0 e0       	ldi	r31, 0x00	; 0
    4d4c:	80 81       	ld	r24, Z
    4d4e:	88 61       	ori	r24, 0x18	; 24
    4d50:	80 83       	st	Z, r24
	WDTCSR = 0;
    4d52:	10 82       	st	Z, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    4d54:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    4d56:	08 95       	ret

00004d58 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    4d58:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    4d5a:	f8 94       	cli
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    4d5c:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
{
nrk_watchdog_reset();
MCUSR &= ~(1<<WDRF);
    4d5e:	84 b7       	in	r24, 0x34	; 52
    4d60:	87 7f       	andi	r24, 0xF7	; 247
    4d62:	84 bf       	out	0x34, r24	; 52
WDTCSR |= (1<<WDCE) | (1<<WDE);
    4d64:	e0 e6       	ldi	r30, 0x60	; 96
    4d66:	f0 e0       	ldi	r31, 0x00	; 0
    4d68:	80 81       	ld	r24, Z
    4d6a:	88 61       	ori	r24, 0x18	; 24
    4d6c:	80 83       	st	Z, r24
WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP0);
    4d6e:	8d e0       	ldi	r24, 0x0D	; 13
    4d70:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    4d72:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    4d74:	08 95       	ret

00004d76 <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    4d76:	04 b6       	in	r0, 0x34	; 52
    4d78:	03 fe       	sbrs	r0, 3
    4d7a:	02 c0       	rjmp	.+4      	; 0x4d80 <nrk_watchdog_check+0xa>
return NRK_ERROR;
    4d7c:	8f ef       	ldi	r24, 0xFF	; 255
    4d7e:	08 95       	ret
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    4d80:	81 e0       	ldi	r24, 0x01	; 1
return NRK_ERROR;
}
    4d82:	08 95       	ret

00004d84 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
wdt_reset();
    4d84:	a8 95       	wdr
    4d86:	08 95       	ret

00004d88 <nrk_battery_save>:
*********************************************************************************************************
*/


void nrk_battery_save()
{
    4d88:	08 95       	ret

00004d8a <nrk_sleep>:

void nrk_sleep()
{
    //PRR0 = 0xff;
    //PRR1 = 0xff;
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    4d8a:	83 b7       	in	r24, 0x33	; 51
    4d8c:	81 7f       	andi	r24, 0xF1	; 241
    4d8e:	86 60       	ori	r24, 0x06	; 6
    4d90:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    4d92:	83 b7       	in	r24, 0x33	; 51
    4d94:	81 60       	ori	r24, 0x01	; 1
    4d96:	83 bf       	out	0x33, r24	; 51
    4d98:	88 95       	sleep
    4d9a:	83 b7       	in	r24, 0x33	; 51
    4d9c:	8e 7f       	andi	r24, 0xFE	; 254
    4d9e:	83 bf       	out	0x33, r24	; 51
    4da0:	08 95       	ret

00004da2 <nrk_idle>:
}

void nrk_idle()
{

    set_sleep_mode( SLEEP_MODE_IDLE);
    4da2:	83 b7       	in	r24, 0x33	; 51
    4da4:	81 7f       	andi	r24, 0xF1	; 241
    4da6:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    4da8:	83 b7       	in	r24, 0x33	; 51
    4daa:	81 60       	ori	r24, 0x01	; 1
    4dac:	83 bf       	out	0x33, r24	; 51
    4dae:	88 95       	sleep
    4db0:	83 b7       	in	r24, 0x33	; 51
    4db2:	8e 7f       	andi	r24, 0xFE	; 254
    4db4:	83 bf       	out	0x33, r24	; 51
    4db6:	08 95       	ret

00004db8 <nrk_task_set_entry_function>:

}

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
task->task=func;
    4db8:	fc 01       	movw	r30, r24
    4dba:	76 83       	std	Z+6, r23	; 0x06
    4dbc:	65 83       	std	Z+5, r22	; 0x05
    4dbe:	08 95       	ret

00004dc0 <nrk_task_set_stk>:
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    4dc0:	ef 92       	push	r14
    4dc2:	ff 92       	push	r15
    4dc4:	0f 93       	push	r16
    4dc6:	1f 93       	push	r17
    4dc8:	cf 93       	push	r28
    4dca:	df 93       	push	r29
    4dcc:	8c 01       	movw	r16, r24
    4dce:	7b 01       	movw	r14, r22
    4dd0:	ea 01       	movw	r28, r20

if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    4dd2:	40 32       	cpi	r20, 0x20	; 32
    4dd4:	51 05       	cpc	r21, r1
    4dd6:	18 f4       	brcc	.+6      	; 0x4dde <nrk_task_set_stk+0x1e>
    4dd8:	81 e1       	ldi	r24, 0x11	; 17
    4dda:	0e 94 2c 14 	call	0x2858	; 0x2858 <nrk_error_add>
task->Ptos = (void *) &stk_base[stk_size-1];
    4dde:	21 97       	sbiw	r28, 0x01	; 1
    4de0:	ce 0d       	add	r28, r14
    4de2:	df 1d       	adc	r29, r15
    4de4:	f8 01       	movw	r30, r16
    4de6:	d2 83       	std	Z+2, r29	; 0x02
    4de8:	c1 83       	std	Z+1, r28	; 0x01
task->Pbos = (void *) &stk_base[0];
    4dea:	f4 82       	std	Z+4, r15	; 0x04
    4dec:	e3 82       	std	Z+3, r14	; 0x03

}
    4dee:	df 91       	pop	r29
    4df0:	cf 91       	pop	r28
    4df2:	1f 91       	pop	r17
    4df4:	0f 91       	pop	r16
    4df6:	ff 90       	pop	r15
    4df8:	ef 90       	pop	r14
    4dfa:	08 95       	ret

00004dfc <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */ 
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow    
    4dfc:	25 e5       	ldi	r18, 0x55	; 85
    4dfe:	fa 01       	movw	r30, r20
    4e00:	20 83       	st	Z, r18
    *(--stk) = 0x4344;   // C D    	
    *(--stk) = 0x4142;   // A B
*/
    --stk;
    stkc = (unsigned char*)stk;	
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    4e02:	fb 01       	movw	r30, r22
    4e04:	32 97       	sbiw	r30, 0x02	; 2
    4e06:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    4e08:	31 96       	adiw	r30, 0x01	; 1
    4e0a:	80 83       	st	Z, r24
	
    *(--stk) = 0;
    4e0c:	33 97       	sbiw	r30, 0x03	; 3
    4e0e:	11 82       	std	Z+1, r1	; 0x01
    4e10:	10 82       	st	Z, r1
    *(--stk) = 0;       
    4e12:	32 97       	sbiw	r30, 0x02	; 2
    4e14:	11 82       	std	Z+1, r1	; 0x01
    4e16:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    4e18:	32 97       	sbiw	r30, 0x02	; 2
    4e1a:	11 82       	std	Z+1, r1	; 0x01
    4e1c:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    4e1e:	32 97       	sbiw	r30, 0x02	; 2
    4e20:	11 82       	std	Z+1, r1	; 0x01
    4e22:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    4e24:	32 97       	sbiw	r30, 0x02	; 2
    4e26:	11 82       	std	Z+1, r1	; 0x01
    4e28:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    4e2a:	32 97       	sbiw	r30, 0x02	; 2
    4e2c:	11 82       	std	Z+1, r1	; 0x01
    4e2e:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    4e30:	32 97       	sbiw	r30, 0x02	; 2
    4e32:	11 82       	std	Z+1, r1	; 0x01
    4e34:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4e36:	32 97       	sbiw	r30, 0x02	; 2
    4e38:	11 82       	std	Z+1, r1	; 0x01
    4e3a:	10 82       	st	Z, r1

    *(--stk) = 0; 
    4e3c:	32 97       	sbiw	r30, 0x02	; 2
    4e3e:	11 82       	std	Z+1, r1	; 0x01
    4e40:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4e42:	32 97       	sbiw	r30, 0x02	; 2
    4e44:	11 82       	std	Z+1, r1	; 0x01
    4e46:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4e48:	32 97       	sbiw	r30, 0x02	; 2
    4e4a:	11 82       	std	Z+1, r1	; 0x01
    4e4c:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4e4e:	32 97       	sbiw	r30, 0x02	; 2
    4e50:	11 82       	std	Z+1, r1	; 0x01
    4e52:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4e54:	32 97       	sbiw	r30, 0x02	; 2
    4e56:	11 82       	std	Z+1, r1	; 0x01
    4e58:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4e5a:	32 97       	sbiw	r30, 0x02	; 2
    4e5c:	11 82       	std	Z+1, r1	; 0x01
    4e5e:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4e60:	32 97       	sbiw	r30, 0x02	; 2
    4e62:	11 82       	std	Z+1, r1	; 0x01
    4e64:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4e66:	32 97       	sbiw	r30, 0x02	; 2
    4e68:	11 82       	std	Z+1, r1	; 0x01
    4e6a:	10 82       	st	Z, r1
    *(--stk) = 0;
    4e6c:	cb 01       	movw	r24, r22
    4e6e:	84 97       	sbiw	r24, 0x24	; 36
    4e70:	fc 01       	movw	r30, r24
    4e72:	11 82       	std	Z+1, r1	; 0x01
    4e74:	10 82       	st	Z, r1


    return ((void *)stk);
}
    4e76:	08 95       	ret

00004e78 <nrk_stack_pointer_init>:
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
        nrk_kernel_stk[0]=STK_CANARY_VAL;
        nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    #else
        stkc = (unsigned char *)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
        *stkc = STK_CANARY_VAL;
    4e78:	85 e5       	ldi	r24, 0x55	; 85
    4e7a:	80 93 7e 41 	sts	0x417E, r24
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
        nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    4e7e:	ee ef       	ldi	r30, 0xFE	; 254
    4e80:	f1 e4       	ldi	r31, 0x41	; 65
    4e82:	f0 93 2b 04 	sts	0x042B, r31
    4e86:	e0 93 2a 04 	sts	0x042A, r30
    #endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4e8a:	8b e7       	ldi	r24, 0x7B	; 123
    4e8c:	9f e0       	ldi	r25, 0x0F	; 15
    4e8e:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4e90:	80 93 ff 41 	sts	0x41FF, r24
    4e94:	08 95       	ret

00004e96 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
        *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4e96:	8b e7       	ldi	r24, 0x7B	; 123
    4e98:	9f e0       	ldi	r25, 0x0F	; 15
    4e9a:	90 93 fe 41 	sts	0x41FE, r25
        *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4e9e:	80 93 ff 41 	sts	0x41FF, r24
    4ea2:	08 95       	ret

00004ea4 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

  _nrk_setup_timer();
    4ea4:	0e 94 7f 23 	call	0x46fe	; 0x46fe <_nrk_setup_timer>
  nrk_int_enable();  
    4ea8:	0c 94 d8 0d 	jmp	0x1bb0	; 0x1bb0 <nrk_int_enable>

00004eac <nrk_start_high_ready_task>:
    4eac:	a0 91 86 06 	lds	r26, 0x0686
    4eb0:	b0 91 87 06 	lds	r27, 0x0687
    4eb4:	cd 91       	ld	r28, X+
    4eb6:	cd bf       	out	0x3d, r28	; 61
    4eb8:	dd 91       	ld	r29, X+
    4eba:	de bf       	out	0x3e, r29	; 62
    4ebc:	ff 91       	pop	r31
    4ebe:	ef 91       	pop	r30
    4ec0:	df 91       	pop	r29
    4ec2:	cf 91       	pop	r28
    4ec4:	bf 91       	pop	r27
    4ec6:	af 91       	pop	r26
    4ec8:	9f 91       	pop	r25
    4eca:	8f 91       	pop	r24
    4ecc:	7f 91       	pop	r23
    4ece:	6f 91       	pop	r22
    4ed0:	5f 91       	pop	r21
    4ed2:	4f 91       	pop	r20
    4ed4:	3f 91       	pop	r19
    4ed6:	2f 91       	pop	r18
    4ed8:	1f 91       	pop	r17
    4eda:	0f 91       	pop	r16
    4edc:	ff 90       	pop	r15
    4ede:	ef 90       	pop	r14
    4ee0:	df 90       	pop	r13
    4ee2:	cf 90       	pop	r12
    4ee4:	bf 90       	pop	r11
    4ee6:	af 90       	pop	r10
    4ee8:	9f 90       	pop	r9
    4eea:	8f 90       	pop	r8
    4eec:	7f 90       	pop	r7
    4eee:	6f 90       	pop	r6
    4ef0:	5f 90       	pop	r5
    4ef2:	4f 90       	pop	r4
    4ef4:	3f 90       	pop	r3
    4ef6:	2f 90       	pop	r2
    4ef8:	1f 90       	pop	r1
    4efa:	0f 90       	pop	r0
    4efc:	0f be       	out	0x3f, r0	; 63
    4efe:	0f 90       	pop	r0
    4f00:	18 95       	reti

00004f02 <main>:
void nrk_create_taskset();

int
main ()
{
  nrk_setup_ports();
    4f02:	0e 94 87 09 	call	0x130e	; 0x130e <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    4f06:	80 e1       	ldi	r24, 0x10	; 16
    4f08:	90 e0       	ldi	r25, 0x00	; 0
    4f0a:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <nrk_setup_uart>

  TWI_Master_Initialise();
    4f0e:	0e 94 4b 03 	call	0x696	; 0x696 <TWI_Master_Initialise>
  sei();
    4f12:	78 94       	sei
  init_adxl345();
    4f14:	0e 94 c2 02 	call	0x584	; 0x584 <init_adxl345>
  nrk_init();
    4f18:	0e 94 dd 0d 	call	0x1bba	; 0x1bba <nrk_init>

  nrk_led_clr(ORANGE_LED);
    4f1c:	82 e0       	ldi	r24, 0x02	; 2
    4f1e:	90 e0       	ldi	r25, 0x00	; 0
    4f20:	0e 94 a2 0c 	call	0x1944	; 0x1944 <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    4f24:	83 e0       	ldi	r24, 0x03	; 3
    4f26:	90 e0       	ldi	r25, 0x00	; 0
    4f28:	0e 94 a2 0c 	call	0x1944	; 0x1944 <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
    4f2c:	81 e0       	ldi	r24, 0x01	; 1
    4f2e:	90 e0       	ldi	r25, 0x00	; 0
    4f30:	0e 94 a2 0c 	call	0x1944	; 0x1944 <nrk_led_clr>
  nrk_led_clr(RED_LED);
    4f34:	80 e0       	ldi	r24, 0x00	; 0
    4f36:	90 e0       	ldi	r25, 0x00	; 0
    4f38:	0e 94 a2 0c 	call	0x1944	; 0x1944 <nrk_led_clr>
 
  nrk_time_set(0,0);
    4f3c:	20 e0       	ldi	r18, 0x00	; 0
    4f3e:	30 e0       	ldi	r19, 0x00	; 0
    4f40:	a9 01       	movw	r20, r18
    4f42:	60 e0       	ldi	r22, 0x00	; 0
    4f44:	70 e0       	ldi	r23, 0x00	; 0
    4f46:	cb 01       	movw	r24, r22
    4f48:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <nrk_time_set>
  nrk_create_taskset ();
    4f4c:	0e 94 0f 03 	call	0x61e	; 0x61e <nrk_create_taskset>
  nrk_start();
    4f50:	0e 94 84 0e 	call	0x1d08	; 0x1d08 <nrk_start>
  
  return 0;
}
    4f54:	80 e0       	ldi	r24, 0x00	; 0
    4f56:	90 e0       	ldi	r25, 0x00	; 0
    4f58:	08 95       	ret

00004f5a <vfprintf>:
    4f5a:	6f 92       	push	r6
    4f5c:	7f 92       	push	r7
    4f5e:	8f 92       	push	r8
    4f60:	9f 92       	push	r9
    4f62:	af 92       	push	r10
    4f64:	bf 92       	push	r11
    4f66:	cf 92       	push	r12
    4f68:	df 92       	push	r13
    4f6a:	ef 92       	push	r14
    4f6c:	ff 92       	push	r15
    4f6e:	0f 93       	push	r16
    4f70:	1f 93       	push	r17
    4f72:	cf 93       	push	r28
    4f74:	df 93       	push	r29
    4f76:	cd b7       	in	r28, 0x3d	; 61
    4f78:	de b7       	in	r29, 0x3e	; 62
    4f7a:	2c 97       	sbiw	r28, 0x0c	; 12
    4f7c:	0f b6       	in	r0, 0x3f	; 63
    4f7e:	f8 94       	cli
    4f80:	de bf       	out	0x3e, r29	; 62
    4f82:	0f be       	out	0x3f, r0	; 63
    4f84:	cd bf       	out	0x3d, r28	; 61
    4f86:	6c 01       	movw	r12, r24
    4f88:	5b 01       	movw	r10, r22
    4f8a:	7a 01       	movw	r14, r20
    4f8c:	fc 01       	movw	r30, r24
    4f8e:	17 82       	std	Z+7, r1	; 0x07
    4f90:	16 82       	std	Z+6, r1	; 0x06
    4f92:	83 81       	ldd	r24, Z+3	; 0x03
    4f94:	81 ff       	sbrs	r24, 1
    4f96:	0e c1       	rjmp	.+540    	; 0x51b4 <vfprintf+0x25a>
    4f98:	ce 01       	movw	r24, r28
    4f9a:	01 96       	adiw	r24, 0x01	; 1
    4f9c:	4c 01       	movw	r8, r24
    4f9e:	f6 01       	movw	r30, r12
    4fa0:	03 81       	ldd	r16, Z+3	; 0x03
    4fa2:	f5 01       	movw	r30, r10
    4fa4:	03 fd       	sbrc	r16, 3
    4fa6:	15 91       	lpm	r17, Z+
    4fa8:	03 ff       	sbrs	r16, 3
    4faa:	11 91       	ld	r17, Z+
    4fac:	5f 01       	movw	r10, r30
    4fae:	11 23       	and	r17, r17
    4fb0:	09 f4       	brne	.+2      	; 0x4fb4 <vfprintf+0x5a>
    4fb2:	fc c0       	rjmp	.+504    	; 0x51ac <vfprintf+0x252>
    4fb4:	15 32       	cpi	r17, 0x25	; 37
    4fb6:	49 f4       	brne	.+18     	; 0x4fca <vfprintf+0x70>
    4fb8:	03 fd       	sbrc	r16, 3
    4fba:	15 91       	lpm	r17, Z+
    4fbc:	03 ff       	sbrs	r16, 3
    4fbe:	11 91       	ld	r17, Z+
    4fc0:	5f 01       	movw	r10, r30
    4fc2:	15 32       	cpi	r17, 0x25	; 37
    4fc4:	11 f0       	breq	.+4      	; 0x4fca <vfprintf+0x70>
    4fc6:	20 e0       	ldi	r18, 0x00	; 0
    4fc8:	1b c0       	rjmp	.+54     	; 0x5000 <vfprintf+0xa6>
    4fca:	b6 01       	movw	r22, r12
    4fcc:	81 2f       	mov	r24, r17
    4fce:	90 e0       	ldi	r25, 0x00	; 0
    4fd0:	0e 94 12 2a 	call	0x5424	; 0x5424 <fputc>
    4fd4:	37 01       	movw	r6, r14
    4fd6:	73 01       	movw	r14, r6
    4fd8:	e2 cf       	rjmp	.-60     	; 0x4f9e <vfprintf+0x44>
    4fda:	11 23       	and	r17, r17
    4fdc:	09 f4       	brne	.+2      	; 0x4fe0 <vfprintf+0x86>
    4fde:	e6 c0       	rjmp	.+460    	; 0x51ac <vfprintf+0x252>
    4fe0:	61 2f       	mov	r22, r17
    4fe2:	70 e0       	ldi	r23, 0x00	; 0
    4fe4:	8e ef       	ldi	r24, 0xFE	; 254
    4fe6:	94 e0       	ldi	r25, 0x04	; 4
    4fe8:	2c 87       	std	Y+12, r18	; 0x0c
    4fea:	0e 94 a5 29 	call	0x534a	; 0x534a <strchr_P>
    4fee:	2c 85       	ldd	r18, Y+12	; 0x0c
    4ff0:	89 2b       	or	r24, r25
    4ff2:	49 f0       	breq	.+18     	; 0x5006 <vfprintf+0xac>
    4ff4:	f5 01       	movw	r30, r10
    4ff6:	03 fd       	sbrc	r16, 3
    4ff8:	15 91       	lpm	r17, Z+
    4ffa:	03 ff       	sbrs	r16, 3
    4ffc:	11 91       	ld	r17, Z+
    4ffe:	5f 01       	movw	r10, r30
    5000:	27 ff       	sbrs	r18, 7
    5002:	eb cf       	rjmp	.-42     	; 0x4fda <vfprintf+0x80>
    5004:	09 c0       	rjmp	.+18     	; 0x5018 <vfprintf+0xbe>
    5006:	13 32       	cpi	r17, 0x23	; 35
    5008:	29 f0       	breq	.+10     	; 0x5014 <vfprintf+0xba>
    500a:	1c 36       	cpi	r17, 0x6C	; 108
    500c:	09 f0       	breq	.+2      	; 0x5010 <vfprintf+0xb6>
    500e:	d5 c0       	rjmp	.+426    	; 0x51ba <vfprintf+0x260>
    5010:	20 68       	ori	r18, 0x80	; 128
    5012:	f0 cf       	rjmp	.-32     	; 0x4ff4 <vfprintf+0x9a>
    5014:	20 e1       	ldi	r18, 0x10	; 16
    5016:	ee cf       	rjmp	.-36     	; 0x4ff4 <vfprintf+0x9a>
    5018:	02 2f       	mov	r16, r18
    501a:	11 23       	and	r17, r17
    501c:	09 f4       	brne	.+2      	; 0x5020 <vfprintf+0xc6>
    501e:	c6 c0       	rjmp	.+396    	; 0x51ac <vfprintf+0x252>
    5020:	61 2f       	mov	r22, r17
    5022:	70 e0       	ldi	r23, 0x00	; 0
    5024:	87 ef       	ldi	r24, 0xF7	; 247
    5026:	94 e0       	ldi	r25, 0x04	; 4
    5028:	2c 87       	std	Y+12, r18	; 0x0c
    502a:	0e 94 a5 29 	call	0x534a	; 0x534a <strchr_P>
    502e:	2c 85       	ldd	r18, Y+12	; 0x0c
    5030:	89 2b       	or	r24, r25
    5032:	41 f0       	breq	.+16     	; 0x5044 <vfprintf+0xea>
    5034:	37 01       	movw	r6, r14
    5036:	f4 e0       	ldi	r31, 0x04	; 4
    5038:	6f 0e       	add	r6, r31
    503a:	71 1c       	adc	r7, r1
    503c:	b6 01       	movw	r22, r12
    503e:	8f e3       	ldi	r24, 0x3F	; 63
    5040:	90 e0       	ldi	r25, 0x00	; 0
    5042:	11 c0       	rjmp	.+34     	; 0x5066 <vfprintf+0x10c>
    5044:	13 36       	cpi	r17, 0x63	; 99
    5046:	39 f0       	breq	.+14     	; 0x5056 <vfprintf+0xfc>
    5048:	13 37       	cpi	r17, 0x73	; 115
    504a:	81 f0       	breq	.+32     	; 0x506c <vfprintf+0x112>
    504c:	13 35       	cpi	r17, 0x53	; 83
    504e:	19 f5       	brne	.+70     	; 0x5096 <vfprintf+0x13c>
    5050:	02 2f       	mov	r16, r18
    5052:	01 60       	ori	r16, 0x01	; 1
    5054:	0b c0       	rjmp	.+22     	; 0x506c <vfprintf+0x112>
    5056:	37 01       	movw	r6, r14
    5058:	82 e0       	ldi	r24, 0x02	; 2
    505a:	68 0e       	add	r6, r24
    505c:	71 1c       	adc	r7, r1
    505e:	b6 01       	movw	r22, r12
    5060:	f7 01       	movw	r30, r14
    5062:	80 81       	ld	r24, Z
    5064:	91 81       	ldd	r25, Z+1	; 0x01
    5066:	0e 94 12 2a 	call	0x5424	; 0x5424 <fputc>
    506a:	b5 cf       	rjmp	.-150    	; 0x4fd6 <vfprintf+0x7c>
    506c:	37 01       	movw	r6, r14
    506e:	f2 e0       	ldi	r31, 0x02	; 2
    5070:	6f 0e       	add	r6, r31
    5072:	71 1c       	adc	r7, r1
    5074:	f7 01       	movw	r30, r14
    5076:	e0 80       	ld	r14, Z
    5078:	f1 80       	ldd	r15, Z+1	; 0x01
    507a:	f7 01       	movw	r30, r14
    507c:	00 fd       	sbrc	r16, 0
    507e:	85 91       	lpm	r24, Z+
    5080:	00 ff       	sbrs	r16, 0
    5082:	81 91       	ld	r24, Z+
    5084:	7f 01       	movw	r14, r30
    5086:	88 23       	and	r24, r24
    5088:	09 f4       	brne	.+2      	; 0x508c <vfprintf+0x132>
    508a:	a5 cf       	rjmp	.-182    	; 0x4fd6 <vfprintf+0x7c>
    508c:	b6 01       	movw	r22, r12
    508e:	90 e0       	ldi	r25, 0x00	; 0
    5090:	0e 94 12 2a 	call	0x5424	; 0x5424 <fputc>
    5094:	f2 cf       	rjmp	.-28     	; 0x507a <vfprintf+0x120>
    5096:	14 36       	cpi	r17, 0x64	; 100
    5098:	11 f0       	breq	.+4      	; 0x509e <vfprintf+0x144>
    509a:	19 36       	cpi	r17, 0x69	; 105
    509c:	29 f5       	brne	.+74     	; 0x50e8 <vfprintf+0x18e>
    509e:	37 01       	movw	r6, r14
    50a0:	27 ff       	sbrs	r18, 7
    50a2:	09 c0       	rjmp	.+18     	; 0x50b6 <vfprintf+0x15c>
    50a4:	f4 e0       	ldi	r31, 0x04	; 4
    50a6:	6f 0e       	add	r6, r31
    50a8:	71 1c       	adc	r7, r1
    50aa:	f7 01       	movw	r30, r14
    50ac:	60 81       	ld	r22, Z
    50ae:	71 81       	ldd	r23, Z+1	; 0x01
    50b0:	82 81       	ldd	r24, Z+2	; 0x02
    50b2:	93 81       	ldd	r25, Z+3	; 0x03
    50b4:	0a c0       	rjmp	.+20     	; 0x50ca <vfprintf+0x170>
    50b6:	f2 e0       	ldi	r31, 0x02	; 2
    50b8:	6f 0e       	add	r6, r31
    50ba:	71 1c       	adc	r7, r1
    50bc:	f7 01       	movw	r30, r14
    50be:	60 81       	ld	r22, Z
    50c0:	71 81       	ldd	r23, Z+1	; 0x01
    50c2:	88 27       	eor	r24, r24
    50c4:	77 fd       	sbrc	r23, 7
    50c6:	80 95       	com	r24
    50c8:	98 2f       	mov	r25, r24
    50ca:	02 2f       	mov	r16, r18
    50cc:	0f 7e       	andi	r16, 0xEF	; 239
    50ce:	97 ff       	sbrs	r25, 7
    50d0:	08 c0       	rjmp	.+16     	; 0x50e2 <vfprintf+0x188>
    50d2:	90 95       	com	r25
    50d4:	80 95       	com	r24
    50d6:	70 95       	com	r23
    50d8:	61 95       	neg	r22
    50da:	7f 4f       	sbci	r23, 0xFF	; 255
    50dc:	8f 4f       	sbci	r24, 0xFF	; 255
    50de:	9f 4f       	sbci	r25, 0xFF	; 255
    50e0:	00 64       	ori	r16, 0x40	; 64
    50e2:	2a e0       	ldi	r18, 0x0A	; 10
    50e4:	30 e0       	ldi	r19, 0x00	; 0
    50e6:	33 c0       	rjmp	.+102    	; 0x514e <vfprintf+0x1f4>
    50e8:	10 37       	cpi	r17, 0x70	; 112
    50ea:	99 f0       	breq	.+38     	; 0x5112 <vfprintf+0x1b8>
    50ec:	40 f4       	brcc	.+16     	; 0x50fe <vfprintf+0x1a4>
    50ee:	18 35       	cpi	r17, 0x58	; 88
    50f0:	b1 f0       	breq	.+44     	; 0x511e <vfprintf+0x1c4>
    50f2:	1f 36       	cpi	r17, 0x6F	; 111
    50f4:	09 f0       	breq	.+2      	; 0x50f8 <vfprintf+0x19e>
    50f6:	5a c0       	rjmp	.+180    	; 0x51ac <vfprintf+0x252>
    50f8:	28 e0       	ldi	r18, 0x08	; 8
    50fa:	30 e0       	ldi	r19, 0x00	; 0
    50fc:	14 c0       	rjmp	.+40     	; 0x5126 <vfprintf+0x1cc>
    50fe:	15 37       	cpi	r17, 0x75	; 117
    5100:	19 f0       	breq	.+6      	; 0x5108 <vfprintf+0x1ae>
    5102:	18 37       	cpi	r17, 0x78	; 120
    5104:	41 f0       	breq	.+16     	; 0x5116 <vfprintf+0x1bc>
    5106:	52 c0       	rjmp	.+164    	; 0x51ac <vfprintf+0x252>
    5108:	02 2f       	mov	r16, r18
    510a:	0f 7e       	andi	r16, 0xEF	; 239
    510c:	2a e0       	ldi	r18, 0x0A	; 10
    510e:	30 e0       	ldi	r19, 0x00	; 0
    5110:	0a c0       	rjmp	.+20     	; 0x5126 <vfprintf+0x1cc>
    5112:	02 2f       	mov	r16, r18
    5114:	00 61       	ori	r16, 0x10	; 16
    5116:	04 62       	ori	r16, 0x24	; 36
    5118:	20 e1       	ldi	r18, 0x10	; 16
    511a:	30 e0       	ldi	r19, 0x00	; 0
    511c:	04 c0       	rjmp	.+8      	; 0x5126 <vfprintf+0x1cc>
    511e:	02 2f       	mov	r16, r18
    5120:	04 60       	ori	r16, 0x04	; 4
    5122:	20 e1       	ldi	r18, 0x10	; 16
    5124:	32 e0       	ldi	r19, 0x02	; 2
    5126:	37 01       	movw	r6, r14
    5128:	07 ff       	sbrs	r16, 7
    512a:	09 c0       	rjmp	.+18     	; 0x513e <vfprintf+0x1e4>
    512c:	f4 e0       	ldi	r31, 0x04	; 4
    512e:	6f 0e       	add	r6, r31
    5130:	71 1c       	adc	r7, r1
    5132:	f7 01       	movw	r30, r14
    5134:	60 81       	ld	r22, Z
    5136:	71 81       	ldd	r23, Z+1	; 0x01
    5138:	82 81       	ldd	r24, Z+2	; 0x02
    513a:	93 81       	ldd	r25, Z+3	; 0x03
    513c:	08 c0       	rjmp	.+16     	; 0x514e <vfprintf+0x1f4>
    513e:	f2 e0       	ldi	r31, 0x02	; 2
    5140:	6f 0e       	add	r6, r31
    5142:	71 1c       	adc	r7, r1
    5144:	f7 01       	movw	r30, r14
    5146:	60 81       	ld	r22, Z
    5148:	71 81       	ldd	r23, Z+1	; 0x01
    514a:	80 e0       	ldi	r24, 0x00	; 0
    514c:	90 e0       	ldi	r25, 0x00	; 0
    514e:	a4 01       	movw	r20, r8
    5150:	0e 94 c4 2a 	call	0x5588	; 0x5588 <__ultoa_invert>
    5154:	18 2f       	mov	r17, r24
    5156:	18 19       	sub	r17, r8
    5158:	06 ff       	sbrs	r16, 6
    515a:	05 c0       	rjmp	.+10     	; 0x5166 <vfprintf+0x20c>
    515c:	b6 01       	movw	r22, r12
    515e:	8d e2       	ldi	r24, 0x2D	; 45
    5160:	90 e0       	ldi	r25, 0x00	; 0
    5162:	0e 94 12 2a 	call	0x5424	; 0x5424 <fputc>
    5166:	04 ff       	sbrs	r16, 4
    5168:	15 c0       	rjmp	.+42     	; 0x5194 <vfprintf+0x23a>
    516a:	fe 01       	movw	r30, r28
    516c:	e1 0f       	add	r30, r17
    516e:	f1 1d       	adc	r31, r1
    5170:	80 81       	ld	r24, Z
    5172:	80 33       	cpi	r24, 0x30	; 48
    5174:	79 f0       	breq	.+30     	; 0x5194 <vfprintf+0x23a>
    5176:	b6 01       	movw	r22, r12
    5178:	80 e3       	ldi	r24, 0x30	; 48
    517a:	90 e0       	ldi	r25, 0x00	; 0
    517c:	0e 94 12 2a 	call	0x5424	; 0x5424 <fputc>
    5180:	02 ff       	sbrs	r16, 2
    5182:	08 c0       	rjmp	.+16     	; 0x5194 <vfprintf+0x23a>
    5184:	00 72       	andi	r16, 0x20	; 32
    5186:	80 2f       	mov	r24, r16
    5188:	90 e0       	ldi	r25, 0x00	; 0
    518a:	b6 01       	movw	r22, r12
    518c:	88 5a       	subi	r24, 0xA8	; 168
    518e:	9f 4f       	sbci	r25, 0xFF	; 255
    5190:	0e 94 12 2a 	call	0x5424	; 0x5424 <fputc>
    5194:	11 50       	subi	r17, 0x01	; 1
    5196:	f4 01       	movw	r30, r8
    5198:	e1 0f       	add	r30, r17
    519a:	f1 1d       	adc	r31, r1
    519c:	80 81       	ld	r24, Z
    519e:	b6 01       	movw	r22, r12
    51a0:	90 e0       	ldi	r25, 0x00	; 0
    51a2:	0e 94 12 2a 	call	0x5424	; 0x5424 <fputc>
    51a6:	11 11       	cpse	r17, r1
    51a8:	f5 cf       	rjmp	.-22     	; 0x5194 <vfprintf+0x23a>
    51aa:	15 cf       	rjmp	.-470    	; 0x4fd6 <vfprintf+0x7c>
    51ac:	f6 01       	movw	r30, r12
    51ae:	86 81       	ldd	r24, Z+6	; 0x06
    51b0:	97 81       	ldd	r25, Z+7	; 0x07
    51b2:	05 c0       	rjmp	.+10     	; 0x51be <vfprintf+0x264>
    51b4:	8f ef       	ldi	r24, 0xFF	; 255
    51b6:	9f ef       	ldi	r25, 0xFF	; 255
    51b8:	02 c0       	rjmp	.+4      	; 0x51be <vfprintf+0x264>
    51ba:	02 2f       	mov	r16, r18
    51bc:	31 cf       	rjmp	.-414    	; 0x5020 <vfprintf+0xc6>
    51be:	2c 96       	adiw	r28, 0x0c	; 12
    51c0:	0f b6       	in	r0, 0x3f	; 63
    51c2:	f8 94       	cli
    51c4:	de bf       	out	0x3e, r29	; 62
    51c6:	0f be       	out	0x3f, r0	; 63
    51c8:	cd bf       	out	0x3d, r28	; 61
    51ca:	df 91       	pop	r29
    51cc:	cf 91       	pop	r28
    51ce:	1f 91       	pop	r17
    51d0:	0f 91       	pop	r16
    51d2:	ff 90       	pop	r15
    51d4:	ef 90       	pop	r14
    51d6:	df 90       	pop	r13
    51d8:	cf 90       	pop	r12
    51da:	bf 90       	pop	r11
    51dc:	af 90       	pop	r10
    51de:	9f 90       	pop	r9
    51e0:	8f 90       	pop	r8
    51e2:	7f 90       	pop	r7
    51e4:	6f 90       	pop	r6
    51e6:	08 95       	ret

000051e8 <__muluhisi3>:
    51e8:	0e 94 96 29 	call	0x532c	; 0x532c <__umulhisi3>
    51ec:	a5 9f       	mul	r26, r21
    51ee:	90 0d       	add	r25, r0
    51f0:	b4 9f       	mul	r27, r20
    51f2:	90 0d       	add	r25, r0
    51f4:	a4 9f       	mul	r26, r20
    51f6:	80 0d       	add	r24, r0
    51f8:	91 1d       	adc	r25, r1
    51fa:	11 24       	eor	r1, r1
    51fc:	08 95       	ret

000051fe <__mulsi3>:
    51fe:	db 01       	movw	r26, r22
    5200:	8f 93       	push	r24
    5202:	9f 93       	push	r25
    5204:	0e 94 f4 28 	call	0x51e8	; 0x51e8 <__muluhisi3>
    5208:	bf 91       	pop	r27
    520a:	af 91       	pop	r26
    520c:	a2 9f       	mul	r26, r18
    520e:	80 0d       	add	r24, r0
    5210:	91 1d       	adc	r25, r1
    5212:	a3 9f       	mul	r26, r19
    5214:	90 0d       	add	r25, r0
    5216:	b2 9f       	mul	r27, r18
    5218:	90 0d       	add	r25, r0
    521a:	11 24       	eor	r1, r1
    521c:	08 95       	ret

0000521e <__udivmodsi4>:
    521e:	a1 e2       	ldi	r26, 0x21	; 33
    5220:	1a 2e       	mov	r1, r26
    5222:	aa 1b       	sub	r26, r26
    5224:	bb 1b       	sub	r27, r27
    5226:	fd 01       	movw	r30, r26
    5228:	0d c0       	rjmp	.+26     	; 0x5244 <__udivmodsi4_ep>

0000522a <__udivmodsi4_loop>:
    522a:	aa 1f       	adc	r26, r26
    522c:	bb 1f       	adc	r27, r27
    522e:	ee 1f       	adc	r30, r30
    5230:	ff 1f       	adc	r31, r31
    5232:	a2 17       	cp	r26, r18
    5234:	b3 07       	cpc	r27, r19
    5236:	e4 07       	cpc	r30, r20
    5238:	f5 07       	cpc	r31, r21
    523a:	20 f0       	brcs	.+8      	; 0x5244 <__udivmodsi4_ep>
    523c:	a2 1b       	sub	r26, r18
    523e:	b3 0b       	sbc	r27, r19
    5240:	e4 0b       	sbc	r30, r20
    5242:	f5 0b       	sbc	r31, r21

00005244 <__udivmodsi4_ep>:
    5244:	66 1f       	adc	r22, r22
    5246:	77 1f       	adc	r23, r23
    5248:	88 1f       	adc	r24, r24
    524a:	99 1f       	adc	r25, r25
    524c:	1a 94       	dec	r1
    524e:	69 f7       	brne	.-38     	; 0x522a <__udivmodsi4_loop>
    5250:	60 95       	com	r22
    5252:	70 95       	com	r23
    5254:	80 95       	com	r24
    5256:	90 95       	com	r25
    5258:	9b 01       	movw	r18, r22
    525a:	ac 01       	movw	r20, r24
    525c:	bd 01       	movw	r22, r26
    525e:	cf 01       	movw	r24, r30
    5260:	08 95       	ret

00005262 <__umoddi3>:
    5262:	68 94       	set
    5264:	01 c0       	rjmp	.+2      	; 0x5268 <__udivdi3_umoddi3>

00005266 <__udivdi3>:
    5266:	e8 94       	clt

00005268 <__udivdi3_umoddi3>:
    5268:	8f 92       	push	r8
    526a:	9f 92       	push	r9
    526c:	cf 93       	push	r28
    526e:	df 93       	push	r29
    5270:	0e 94 3f 29 	call	0x527e	; 0x527e <__udivmod64>
    5274:	df 91       	pop	r29
    5276:	cf 91       	pop	r28
    5278:	9f 90       	pop	r9
    527a:	8f 90       	pop	r8
    527c:	08 95       	ret

0000527e <__udivmod64>:
    527e:	88 24       	eor	r8, r8
    5280:	99 24       	eor	r9, r9
    5282:	f4 01       	movw	r30, r8
    5284:	e4 01       	movw	r28, r8
    5286:	b0 e4       	ldi	r27, 0x40	; 64
    5288:	9f 93       	push	r25
    528a:	aa 27       	eor	r26, r26
    528c:	9a 15       	cp	r25, r10
    528e:	8b 04       	cpc	r8, r11
    5290:	9c 04       	cpc	r9, r12
    5292:	ed 05       	cpc	r30, r13
    5294:	fe 05       	cpc	r31, r14
    5296:	cf 05       	cpc	r28, r15
    5298:	d0 07       	cpc	r29, r16
    529a:	a1 07       	cpc	r26, r17
    529c:	98 f4       	brcc	.+38     	; 0x52c4 <__udivmod64+0x46>
    529e:	ad 2f       	mov	r26, r29
    52a0:	dc 2f       	mov	r29, r28
    52a2:	cf 2f       	mov	r28, r31
    52a4:	fe 2f       	mov	r31, r30
    52a6:	e9 2d       	mov	r30, r9
    52a8:	98 2c       	mov	r9, r8
    52aa:	89 2e       	mov	r8, r25
    52ac:	98 2f       	mov	r25, r24
    52ae:	87 2f       	mov	r24, r23
    52b0:	76 2f       	mov	r23, r22
    52b2:	65 2f       	mov	r22, r21
    52b4:	54 2f       	mov	r21, r20
    52b6:	43 2f       	mov	r20, r19
    52b8:	32 2f       	mov	r19, r18
    52ba:	22 27       	eor	r18, r18
    52bc:	b8 50       	subi	r27, 0x08	; 8
    52be:	31 f7       	brne	.-52     	; 0x528c <__udivmod64+0xe>
    52c0:	bf 91       	pop	r27
    52c2:	27 c0       	rjmp	.+78     	; 0x5312 <__udivmod64+0x94>
    52c4:	1b 2e       	mov	r1, r27
    52c6:	bf 91       	pop	r27
    52c8:	bb 27       	eor	r27, r27
    52ca:	22 0f       	add	r18, r18
    52cc:	33 1f       	adc	r19, r19
    52ce:	44 1f       	adc	r20, r20
    52d0:	55 1f       	adc	r21, r21
    52d2:	66 1f       	adc	r22, r22
    52d4:	77 1f       	adc	r23, r23
    52d6:	88 1f       	adc	r24, r24
    52d8:	99 1f       	adc	r25, r25
    52da:	88 1c       	adc	r8, r8
    52dc:	99 1c       	adc	r9, r9
    52de:	ee 1f       	adc	r30, r30
    52e0:	ff 1f       	adc	r31, r31
    52e2:	cc 1f       	adc	r28, r28
    52e4:	dd 1f       	adc	r29, r29
    52e6:	aa 1f       	adc	r26, r26
    52e8:	bb 1f       	adc	r27, r27
    52ea:	8a 14       	cp	r8, r10
    52ec:	9b 04       	cpc	r9, r11
    52ee:	ec 05       	cpc	r30, r12
    52f0:	fd 05       	cpc	r31, r13
    52f2:	ce 05       	cpc	r28, r14
    52f4:	df 05       	cpc	r29, r15
    52f6:	a0 07       	cpc	r26, r16
    52f8:	b1 07       	cpc	r27, r17
    52fa:	48 f0       	brcs	.+18     	; 0x530e <__udivmod64+0x90>
    52fc:	8a 18       	sub	r8, r10
    52fe:	9b 08       	sbc	r9, r11
    5300:	ec 09       	sbc	r30, r12
    5302:	fd 09       	sbc	r31, r13
    5304:	ce 09       	sbc	r28, r14
    5306:	df 09       	sbc	r29, r15
    5308:	a0 0b       	sbc	r26, r16
    530a:	b1 0b       	sbc	r27, r17
    530c:	21 60       	ori	r18, 0x01	; 1
    530e:	1a 94       	dec	r1
    5310:	e1 f6       	brne	.-72     	; 0x52ca <__udivmod64+0x4c>
    5312:	2e f4       	brtc	.+10     	; 0x531e <__udivmod64+0xa0>
    5314:	94 01       	movw	r18, r8
    5316:	af 01       	movw	r20, r30
    5318:	be 01       	movw	r22, r28
    531a:	cd 01       	movw	r24, r26
    531c:	00 0c       	add	r0, r0
    531e:	08 95       	ret

00005320 <__tablejump2__>:
    5320:	ee 0f       	add	r30, r30
    5322:	ff 1f       	adc	r31, r31

00005324 <__tablejump__>:
    5324:	05 90       	lpm	r0, Z+
    5326:	f4 91       	lpm	r31, Z
    5328:	e0 2d       	mov	r30, r0
    532a:	09 94       	ijmp

0000532c <__umulhisi3>:
    532c:	a2 9f       	mul	r26, r18
    532e:	b0 01       	movw	r22, r0
    5330:	b3 9f       	mul	r27, r19
    5332:	c0 01       	movw	r24, r0
    5334:	a3 9f       	mul	r26, r19
    5336:	70 0d       	add	r23, r0
    5338:	81 1d       	adc	r24, r1
    533a:	11 24       	eor	r1, r1
    533c:	91 1d       	adc	r25, r1
    533e:	b2 9f       	mul	r27, r18
    5340:	70 0d       	add	r23, r0
    5342:	81 1d       	adc	r24, r1
    5344:	11 24       	eor	r1, r1
    5346:	91 1d       	adc	r25, r1
    5348:	08 95       	ret

0000534a <strchr_P>:
    534a:	fc 01       	movw	r30, r24
    534c:	05 90       	lpm	r0, Z+
    534e:	06 16       	cp	r0, r22
    5350:	21 f0       	breq	.+8      	; 0x535a <strchr_P+0x10>
    5352:	00 20       	and	r0, r0
    5354:	d9 f7       	brne	.-10     	; 0x534c <strchr_P+0x2>
    5356:	c0 01       	movw	r24, r0
    5358:	08 95       	ret
    535a:	31 97       	sbiw	r30, 0x01	; 1
    535c:	cf 01       	movw	r24, r30
    535e:	08 95       	ret

00005360 <memcpy>:
    5360:	fb 01       	movw	r30, r22
    5362:	dc 01       	movw	r26, r24
    5364:	02 c0       	rjmp	.+4      	; 0x536a <memcpy+0xa>
    5366:	01 90       	ld	r0, Z+
    5368:	0d 92       	st	X+, r0
    536a:	41 50       	subi	r20, 0x01	; 1
    536c:	50 40       	sbci	r21, 0x00	; 0
    536e:	d8 f7       	brcc	.-10     	; 0x5366 <memcpy+0x6>
    5370:	08 95       	ret

00005372 <strncmp>:
    5372:	fb 01       	movw	r30, r22
    5374:	dc 01       	movw	r26, r24
    5376:	41 50       	subi	r20, 0x01	; 1
    5378:	50 40       	sbci	r21, 0x00	; 0
    537a:	30 f0       	brcs	.+12     	; 0x5388 <strncmp+0x16>
    537c:	8d 91       	ld	r24, X+
    537e:	01 90       	ld	r0, Z+
    5380:	80 19       	sub	r24, r0
    5382:	19 f4       	brne	.+6      	; 0x538a <strncmp+0x18>
    5384:	00 20       	and	r0, r0
    5386:	b9 f7       	brne	.-18     	; 0x5376 <strncmp+0x4>
    5388:	88 1b       	sub	r24, r24
    538a:	99 0b       	sbc	r25, r25
    538c:	08 95       	ret

0000538e <fdevopen>:
    538e:	0f 93       	push	r16
    5390:	1f 93       	push	r17
    5392:	cf 93       	push	r28
    5394:	df 93       	push	r29
    5396:	00 97       	sbiw	r24, 0x00	; 0
    5398:	31 f4       	brne	.+12     	; 0x53a6 <fdevopen+0x18>
    539a:	61 15       	cp	r22, r1
    539c:	71 05       	cpc	r23, r1
    539e:	19 f4       	brne	.+6      	; 0x53a6 <fdevopen+0x18>
    53a0:	80 e0       	ldi	r24, 0x00	; 0
    53a2:	90 e0       	ldi	r25, 0x00	; 0
    53a4:	3a c0       	rjmp	.+116    	; 0x541a <fdevopen+0x8c>
    53a6:	8b 01       	movw	r16, r22
    53a8:	ec 01       	movw	r28, r24
    53aa:	6e e0       	ldi	r22, 0x0E	; 14
    53ac:	70 e0       	ldi	r23, 0x00	; 0
    53ae:	81 e0       	ldi	r24, 0x01	; 1
    53b0:	90 e0       	ldi	r25, 0x00	; 0
    53b2:	0e 94 38 2b 	call	0x5670	; 0x5670 <calloc>
    53b6:	fc 01       	movw	r30, r24
    53b8:	00 97       	sbiw	r24, 0x00	; 0
    53ba:	91 f3       	breq	.-28     	; 0x53a0 <fdevopen+0x12>
    53bc:	80 e8       	ldi	r24, 0x80	; 128
    53be:	83 83       	std	Z+3, r24	; 0x03
    53c0:	01 15       	cp	r16, r1
    53c2:	11 05       	cpc	r17, r1
    53c4:	71 f0       	breq	.+28     	; 0x53e2 <fdevopen+0x54>
    53c6:	13 87       	std	Z+11, r17	; 0x0b
    53c8:	02 87       	std	Z+10, r16	; 0x0a
    53ca:	81 e8       	ldi	r24, 0x81	; 129
    53cc:	83 83       	std	Z+3, r24	; 0x03
    53ce:	80 91 f8 06 	lds	r24, 0x06F8
    53d2:	90 91 f9 06 	lds	r25, 0x06F9
    53d6:	89 2b       	or	r24, r25
    53d8:	21 f4       	brne	.+8      	; 0x53e2 <fdevopen+0x54>
    53da:	f0 93 f9 06 	sts	0x06F9, r31
    53de:	e0 93 f8 06 	sts	0x06F8, r30
    53e2:	20 97       	sbiw	r28, 0x00	; 0
    53e4:	c9 f0       	breq	.+50     	; 0x5418 <fdevopen+0x8a>
    53e6:	d1 87       	std	Z+9, r29	; 0x09
    53e8:	c0 87       	std	Z+8, r28	; 0x08
    53ea:	83 81       	ldd	r24, Z+3	; 0x03
    53ec:	82 60       	ori	r24, 0x02	; 2
    53ee:	83 83       	std	Z+3, r24	; 0x03
    53f0:	80 91 fa 06 	lds	r24, 0x06FA
    53f4:	90 91 fb 06 	lds	r25, 0x06FB
    53f8:	89 2b       	or	r24, r25
    53fa:	71 f4       	brne	.+28     	; 0x5418 <fdevopen+0x8a>
    53fc:	f0 93 fb 06 	sts	0x06FB, r31
    5400:	e0 93 fa 06 	sts	0x06FA, r30
    5404:	80 91 fc 06 	lds	r24, 0x06FC
    5408:	90 91 fd 06 	lds	r25, 0x06FD
    540c:	89 2b       	or	r24, r25
    540e:	21 f4       	brne	.+8      	; 0x5418 <fdevopen+0x8a>
    5410:	f0 93 fd 06 	sts	0x06FD, r31
    5414:	e0 93 fc 06 	sts	0x06FC, r30
    5418:	cf 01       	movw	r24, r30
    541a:	df 91       	pop	r29
    541c:	cf 91       	pop	r28
    541e:	1f 91       	pop	r17
    5420:	0f 91       	pop	r16
    5422:	08 95       	ret

00005424 <fputc>:
    5424:	0f 93       	push	r16
    5426:	1f 93       	push	r17
    5428:	cf 93       	push	r28
    542a:	df 93       	push	r29
    542c:	fb 01       	movw	r30, r22
    542e:	23 81       	ldd	r18, Z+3	; 0x03
    5430:	21 fd       	sbrc	r18, 1
    5432:	03 c0       	rjmp	.+6      	; 0x543a <fputc+0x16>
    5434:	8f ef       	ldi	r24, 0xFF	; 255
    5436:	9f ef       	ldi	r25, 0xFF	; 255
    5438:	28 c0       	rjmp	.+80     	; 0x548a <fputc+0x66>
    543a:	22 ff       	sbrs	r18, 2
    543c:	16 c0       	rjmp	.+44     	; 0x546a <fputc+0x46>
    543e:	46 81       	ldd	r20, Z+6	; 0x06
    5440:	57 81       	ldd	r21, Z+7	; 0x07
    5442:	24 81       	ldd	r18, Z+4	; 0x04
    5444:	35 81       	ldd	r19, Z+5	; 0x05
    5446:	42 17       	cp	r20, r18
    5448:	53 07       	cpc	r21, r19
    544a:	44 f4       	brge	.+16     	; 0x545c <fputc+0x38>
    544c:	a0 81       	ld	r26, Z
    544e:	b1 81       	ldd	r27, Z+1	; 0x01
    5450:	9d 01       	movw	r18, r26
    5452:	2f 5f       	subi	r18, 0xFF	; 255
    5454:	3f 4f       	sbci	r19, 0xFF	; 255
    5456:	31 83       	std	Z+1, r19	; 0x01
    5458:	20 83       	st	Z, r18
    545a:	8c 93       	st	X, r24
    545c:	26 81       	ldd	r18, Z+6	; 0x06
    545e:	37 81       	ldd	r19, Z+7	; 0x07
    5460:	2f 5f       	subi	r18, 0xFF	; 255
    5462:	3f 4f       	sbci	r19, 0xFF	; 255
    5464:	37 83       	std	Z+7, r19	; 0x07
    5466:	26 83       	std	Z+6, r18	; 0x06
    5468:	10 c0       	rjmp	.+32     	; 0x548a <fputc+0x66>
    546a:	eb 01       	movw	r28, r22
    546c:	09 2f       	mov	r16, r25
    546e:	18 2f       	mov	r17, r24
    5470:	00 84       	ldd	r0, Z+8	; 0x08
    5472:	f1 85       	ldd	r31, Z+9	; 0x09
    5474:	e0 2d       	mov	r30, r0
    5476:	09 95       	icall
    5478:	89 2b       	or	r24, r25
    547a:	e1 f6       	brne	.-72     	; 0x5434 <fputc+0x10>
    547c:	8e 81       	ldd	r24, Y+6	; 0x06
    547e:	9f 81       	ldd	r25, Y+7	; 0x07
    5480:	01 96       	adiw	r24, 0x01	; 1
    5482:	9f 83       	std	Y+7, r25	; 0x07
    5484:	8e 83       	std	Y+6, r24	; 0x06
    5486:	81 2f       	mov	r24, r17
    5488:	90 2f       	mov	r25, r16
    548a:	df 91       	pop	r29
    548c:	cf 91       	pop	r28
    548e:	1f 91       	pop	r17
    5490:	0f 91       	pop	r16
    5492:	08 95       	ret

00005494 <printf>:
    5494:	cf 93       	push	r28
    5496:	df 93       	push	r29
    5498:	cd b7       	in	r28, 0x3d	; 61
    549a:	de b7       	in	r29, 0x3e	; 62
    549c:	ae 01       	movw	r20, r28
    549e:	4b 5f       	subi	r20, 0xFB	; 251
    54a0:	5f 4f       	sbci	r21, 0xFF	; 255
    54a2:	fa 01       	movw	r30, r20
    54a4:	61 91       	ld	r22, Z+
    54a6:	71 91       	ld	r23, Z+
    54a8:	af 01       	movw	r20, r30
    54aa:	80 91 fa 06 	lds	r24, 0x06FA
    54ae:	90 91 fb 06 	lds	r25, 0x06FB
    54b2:	0e 94 ad 27 	call	0x4f5a	; 0x4f5a <vfprintf>
    54b6:	df 91       	pop	r29
    54b8:	cf 91       	pop	r28
    54ba:	08 95       	ret

000054bc <putchar>:
    54bc:	60 91 fa 06 	lds	r22, 0x06FA
    54c0:	70 91 fb 06 	lds	r23, 0x06FB
    54c4:	0c 94 12 2a 	jmp	0x5424	; 0x5424 <fputc>

000054c8 <puts>:
    54c8:	0f 93       	push	r16
    54ca:	1f 93       	push	r17
    54cc:	cf 93       	push	r28
    54ce:	df 93       	push	r29
    54d0:	e0 91 fa 06 	lds	r30, 0x06FA
    54d4:	f0 91 fb 06 	lds	r31, 0x06FB
    54d8:	23 81       	ldd	r18, Z+3	; 0x03
    54da:	21 ff       	sbrs	r18, 1
    54dc:	1b c0       	rjmp	.+54     	; 0x5514 <puts+0x4c>
    54de:	8c 01       	movw	r16, r24
    54e0:	d0 e0       	ldi	r29, 0x00	; 0
    54e2:	c0 e0       	ldi	r28, 0x00	; 0
    54e4:	f8 01       	movw	r30, r16
    54e6:	81 91       	ld	r24, Z+
    54e8:	8f 01       	movw	r16, r30
    54ea:	60 91 fa 06 	lds	r22, 0x06FA
    54ee:	70 91 fb 06 	lds	r23, 0x06FB
    54f2:	db 01       	movw	r26, r22
    54f4:	18 96       	adiw	r26, 0x08	; 8
    54f6:	ed 91       	ld	r30, X+
    54f8:	fc 91       	ld	r31, X
    54fa:	19 97       	sbiw	r26, 0x09	; 9
    54fc:	88 23       	and	r24, r24
    54fe:	31 f0       	breq	.+12     	; 0x550c <puts+0x44>
    5500:	09 95       	icall
    5502:	89 2b       	or	r24, r25
    5504:	79 f3       	breq	.-34     	; 0x54e4 <puts+0x1c>
    5506:	df ef       	ldi	r29, 0xFF	; 255
    5508:	cf ef       	ldi	r28, 0xFF	; 255
    550a:	ec cf       	rjmp	.-40     	; 0x54e4 <puts+0x1c>
    550c:	8a e0       	ldi	r24, 0x0A	; 10
    550e:	09 95       	icall
    5510:	89 2b       	or	r24, r25
    5512:	19 f0       	breq	.+6      	; 0x551a <puts+0x52>
    5514:	8f ef       	ldi	r24, 0xFF	; 255
    5516:	9f ef       	ldi	r25, 0xFF	; 255
    5518:	02 c0       	rjmp	.+4      	; 0x551e <puts+0x56>
    551a:	8d 2f       	mov	r24, r29
    551c:	9c 2f       	mov	r25, r28
    551e:	df 91       	pop	r29
    5520:	cf 91       	pop	r28
    5522:	1f 91       	pop	r17
    5524:	0f 91       	pop	r16
    5526:	08 95       	ret

00005528 <sprintf>:
    5528:	0f 93       	push	r16
    552a:	1f 93       	push	r17
    552c:	cf 93       	push	r28
    552e:	df 93       	push	r29
    5530:	cd b7       	in	r28, 0x3d	; 61
    5532:	de b7       	in	r29, 0x3e	; 62
    5534:	2e 97       	sbiw	r28, 0x0e	; 14
    5536:	0f b6       	in	r0, 0x3f	; 63
    5538:	f8 94       	cli
    553a:	de bf       	out	0x3e, r29	; 62
    553c:	0f be       	out	0x3f, r0	; 63
    553e:	cd bf       	out	0x3d, r28	; 61
    5540:	0d 89       	ldd	r16, Y+21	; 0x15
    5542:	1e 89       	ldd	r17, Y+22	; 0x16
    5544:	86 e0       	ldi	r24, 0x06	; 6
    5546:	8c 83       	std	Y+4, r24	; 0x04
    5548:	1a 83       	std	Y+2, r17	; 0x02
    554a:	09 83       	std	Y+1, r16	; 0x01
    554c:	8f ef       	ldi	r24, 0xFF	; 255
    554e:	9f e7       	ldi	r25, 0x7F	; 127
    5550:	9e 83       	std	Y+6, r25	; 0x06
    5552:	8d 83       	std	Y+5, r24	; 0x05
    5554:	ae 01       	movw	r20, r28
    5556:	47 5e       	subi	r20, 0xE7	; 231
    5558:	5f 4f       	sbci	r21, 0xFF	; 255
    555a:	6f 89       	ldd	r22, Y+23	; 0x17
    555c:	78 8d       	ldd	r23, Y+24	; 0x18
    555e:	ce 01       	movw	r24, r28
    5560:	01 96       	adiw	r24, 0x01	; 1
    5562:	0e 94 ad 27 	call	0x4f5a	; 0x4f5a <vfprintf>
    5566:	2f 81       	ldd	r18, Y+7	; 0x07
    5568:	38 85       	ldd	r19, Y+8	; 0x08
    556a:	f8 01       	movw	r30, r16
    556c:	e2 0f       	add	r30, r18
    556e:	f3 1f       	adc	r31, r19
    5570:	10 82       	st	Z, r1
    5572:	2e 96       	adiw	r28, 0x0e	; 14
    5574:	0f b6       	in	r0, 0x3f	; 63
    5576:	f8 94       	cli
    5578:	de bf       	out	0x3e, r29	; 62
    557a:	0f be       	out	0x3f, r0	; 63
    557c:	cd bf       	out	0x3d, r28	; 61
    557e:	df 91       	pop	r29
    5580:	cf 91       	pop	r28
    5582:	1f 91       	pop	r17
    5584:	0f 91       	pop	r16
    5586:	08 95       	ret

00005588 <__ultoa_invert>:
    5588:	fa 01       	movw	r30, r20
    558a:	aa 27       	eor	r26, r26
    558c:	28 30       	cpi	r18, 0x08	; 8
    558e:	51 f1       	breq	.+84     	; 0x55e4 <__ultoa_invert+0x5c>
    5590:	20 31       	cpi	r18, 0x10	; 16
    5592:	81 f1       	breq	.+96     	; 0x55f4 <__ultoa_invert+0x6c>
    5594:	e8 94       	clt
    5596:	6f 93       	push	r22
    5598:	6e 7f       	andi	r22, 0xFE	; 254
    559a:	6e 5f       	subi	r22, 0xFE	; 254
    559c:	7f 4f       	sbci	r23, 0xFF	; 255
    559e:	8f 4f       	sbci	r24, 0xFF	; 255
    55a0:	9f 4f       	sbci	r25, 0xFF	; 255
    55a2:	af 4f       	sbci	r26, 0xFF	; 255
    55a4:	b1 e0       	ldi	r27, 0x01	; 1
    55a6:	3e d0       	rcall	.+124    	; 0x5624 <__ultoa_invert+0x9c>
    55a8:	b4 e0       	ldi	r27, 0x04	; 4
    55aa:	3c d0       	rcall	.+120    	; 0x5624 <__ultoa_invert+0x9c>
    55ac:	67 0f       	add	r22, r23
    55ae:	78 1f       	adc	r23, r24
    55b0:	89 1f       	adc	r24, r25
    55b2:	9a 1f       	adc	r25, r26
    55b4:	a1 1d       	adc	r26, r1
    55b6:	68 0f       	add	r22, r24
    55b8:	79 1f       	adc	r23, r25
    55ba:	8a 1f       	adc	r24, r26
    55bc:	91 1d       	adc	r25, r1
    55be:	a1 1d       	adc	r26, r1
    55c0:	6a 0f       	add	r22, r26
    55c2:	71 1d       	adc	r23, r1
    55c4:	81 1d       	adc	r24, r1
    55c6:	91 1d       	adc	r25, r1
    55c8:	a1 1d       	adc	r26, r1
    55ca:	20 d0       	rcall	.+64     	; 0x560c <__ultoa_invert+0x84>
    55cc:	09 f4       	brne	.+2      	; 0x55d0 <__ultoa_invert+0x48>
    55ce:	68 94       	set
    55d0:	3f 91       	pop	r19
    55d2:	2a e0       	ldi	r18, 0x0A	; 10
    55d4:	26 9f       	mul	r18, r22
    55d6:	11 24       	eor	r1, r1
    55d8:	30 19       	sub	r19, r0
    55da:	30 5d       	subi	r19, 0xD0	; 208
    55dc:	31 93       	st	Z+, r19
    55de:	de f6       	brtc	.-74     	; 0x5596 <__ultoa_invert+0xe>
    55e0:	cf 01       	movw	r24, r30
    55e2:	08 95       	ret
    55e4:	46 2f       	mov	r20, r22
    55e6:	47 70       	andi	r20, 0x07	; 7
    55e8:	40 5d       	subi	r20, 0xD0	; 208
    55ea:	41 93       	st	Z+, r20
    55ec:	b3 e0       	ldi	r27, 0x03	; 3
    55ee:	0f d0       	rcall	.+30     	; 0x560e <__ultoa_invert+0x86>
    55f0:	c9 f7       	brne	.-14     	; 0x55e4 <__ultoa_invert+0x5c>
    55f2:	f6 cf       	rjmp	.-20     	; 0x55e0 <__ultoa_invert+0x58>
    55f4:	46 2f       	mov	r20, r22
    55f6:	4f 70       	andi	r20, 0x0F	; 15
    55f8:	40 5d       	subi	r20, 0xD0	; 208
    55fa:	4a 33       	cpi	r20, 0x3A	; 58
    55fc:	18 f0       	brcs	.+6      	; 0x5604 <__ultoa_invert+0x7c>
    55fe:	49 5d       	subi	r20, 0xD9	; 217
    5600:	31 fd       	sbrc	r19, 1
    5602:	40 52       	subi	r20, 0x20	; 32
    5604:	41 93       	st	Z+, r20
    5606:	02 d0       	rcall	.+4      	; 0x560c <__ultoa_invert+0x84>
    5608:	a9 f7       	brne	.-22     	; 0x55f4 <__ultoa_invert+0x6c>
    560a:	ea cf       	rjmp	.-44     	; 0x55e0 <__ultoa_invert+0x58>
    560c:	b4 e0       	ldi	r27, 0x04	; 4
    560e:	a6 95       	lsr	r26
    5610:	97 95       	ror	r25
    5612:	87 95       	ror	r24
    5614:	77 95       	ror	r23
    5616:	67 95       	ror	r22
    5618:	ba 95       	dec	r27
    561a:	c9 f7       	brne	.-14     	; 0x560e <__ultoa_invert+0x86>
    561c:	00 97       	sbiw	r24, 0x00	; 0
    561e:	61 05       	cpc	r22, r1
    5620:	71 05       	cpc	r23, r1
    5622:	08 95       	ret
    5624:	9b 01       	movw	r18, r22
    5626:	ac 01       	movw	r20, r24
    5628:	0a 2e       	mov	r0, r26
    562a:	06 94       	lsr	r0
    562c:	57 95       	ror	r21
    562e:	47 95       	ror	r20
    5630:	37 95       	ror	r19
    5632:	27 95       	ror	r18
    5634:	ba 95       	dec	r27
    5636:	c9 f7       	brne	.-14     	; 0x562a <__ultoa_invert+0xa2>
    5638:	62 0f       	add	r22, r18
    563a:	73 1f       	adc	r23, r19
    563c:	84 1f       	adc	r24, r20
    563e:	95 1f       	adc	r25, r21
    5640:	a0 1d       	adc	r26, r0
    5642:	08 95       	ret

00005644 <__eerd_byte_m128rfa1>:
    5644:	f9 99       	sbic	0x1f, 1	; 31
    5646:	fe cf       	rjmp	.-4      	; 0x5644 <__eerd_byte_m128rfa1>
    5648:	92 bd       	out	0x22, r25	; 34
    564a:	81 bd       	out	0x21, r24	; 33
    564c:	f8 9a       	sbi	0x1f, 0	; 31
    564e:	99 27       	eor	r25, r25
    5650:	80 b5       	in	r24, 0x20	; 32
    5652:	08 95       	ret

00005654 <__eewr_byte_m128rfa1>:
    5654:	26 2f       	mov	r18, r22

00005656 <__eewr_r18_m128rfa1>:
    5656:	f9 99       	sbic	0x1f, 1	; 31
    5658:	fe cf       	rjmp	.-4      	; 0x5656 <__eewr_r18_m128rfa1>
    565a:	1f ba       	out	0x1f, r1	; 31
    565c:	92 bd       	out	0x22, r25	; 34
    565e:	81 bd       	out	0x21, r24	; 33
    5660:	20 bd       	out	0x20, r18	; 32
    5662:	0f b6       	in	r0, 0x3f	; 63
    5664:	f8 94       	cli
    5666:	fa 9a       	sbi	0x1f, 2	; 31
    5668:	f9 9a       	sbi	0x1f, 1	; 31
    566a:	0f be       	out	0x3f, r0	; 63
    566c:	01 96       	adiw	r24, 0x01	; 1
    566e:	08 95       	ret

00005670 <calloc>:
    5670:	0f 93       	push	r16
    5672:	1f 93       	push	r17
    5674:	cf 93       	push	r28
    5676:	df 93       	push	r29
    5678:	86 9f       	mul	r24, r22
    567a:	80 01       	movw	r16, r0
    567c:	87 9f       	mul	r24, r23
    567e:	10 0d       	add	r17, r0
    5680:	96 9f       	mul	r25, r22
    5682:	10 0d       	add	r17, r0
    5684:	11 24       	eor	r1, r1
    5686:	c8 01       	movw	r24, r16
    5688:	0e 94 54 2b 	call	0x56a8	; 0x56a8 <malloc>
    568c:	ec 01       	movw	r28, r24
    568e:	00 97       	sbiw	r24, 0x00	; 0
    5690:	29 f0       	breq	.+10     	; 0x569c <calloc+0x2c>
    5692:	a8 01       	movw	r20, r16
    5694:	60 e0       	ldi	r22, 0x00	; 0
    5696:	70 e0       	ldi	r23, 0x00	; 0
    5698:	0e 94 81 2c 	call	0x5902	; 0x5902 <memset>
    569c:	ce 01       	movw	r24, r28
    569e:	df 91       	pop	r29
    56a0:	cf 91       	pop	r28
    56a2:	1f 91       	pop	r17
    56a4:	0f 91       	pop	r16
    56a6:	08 95       	ret

000056a8 <malloc>:
    56a8:	cf 93       	push	r28
    56aa:	df 93       	push	r29
    56ac:	82 30       	cpi	r24, 0x02	; 2
    56ae:	91 05       	cpc	r25, r1
    56b0:	10 f4       	brcc	.+4      	; 0x56b6 <malloc+0xe>
    56b2:	82 e0       	ldi	r24, 0x02	; 2
    56b4:	90 e0       	ldi	r25, 0x00	; 0
    56b6:	e0 91 00 07 	lds	r30, 0x0700
    56ba:	f0 91 01 07 	lds	r31, 0x0701
    56be:	20 e0       	ldi	r18, 0x00	; 0
    56c0:	30 e0       	ldi	r19, 0x00	; 0
    56c2:	c0 e0       	ldi	r28, 0x00	; 0
    56c4:	d0 e0       	ldi	r29, 0x00	; 0
    56c6:	30 97       	sbiw	r30, 0x00	; 0
    56c8:	11 f1       	breq	.+68     	; 0x570e <malloc+0x66>
    56ca:	40 81       	ld	r20, Z
    56cc:	51 81       	ldd	r21, Z+1	; 0x01
    56ce:	48 17       	cp	r20, r24
    56d0:	59 07       	cpc	r21, r25
    56d2:	c0 f0       	brcs	.+48     	; 0x5704 <malloc+0x5c>
    56d4:	48 17       	cp	r20, r24
    56d6:	59 07       	cpc	r21, r25
    56d8:	61 f4       	brne	.+24     	; 0x56f2 <malloc+0x4a>
    56da:	82 81       	ldd	r24, Z+2	; 0x02
    56dc:	93 81       	ldd	r25, Z+3	; 0x03
    56de:	20 97       	sbiw	r28, 0x00	; 0
    56e0:	19 f0       	breq	.+6      	; 0x56e8 <malloc+0x40>
    56e2:	9b 83       	std	Y+3, r25	; 0x03
    56e4:	8a 83       	std	Y+2, r24	; 0x02
    56e6:	2b c0       	rjmp	.+86     	; 0x573e <malloc+0x96>
    56e8:	90 93 01 07 	sts	0x0701, r25
    56ec:	80 93 00 07 	sts	0x0700, r24
    56f0:	26 c0       	rjmp	.+76     	; 0x573e <malloc+0x96>
    56f2:	21 15       	cp	r18, r1
    56f4:	31 05       	cpc	r19, r1
    56f6:	19 f0       	breq	.+6      	; 0x56fe <malloc+0x56>
    56f8:	42 17       	cp	r20, r18
    56fa:	53 07       	cpc	r21, r19
    56fc:	18 f4       	brcc	.+6      	; 0x5704 <malloc+0x5c>
    56fe:	9a 01       	movw	r18, r20
    5700:	be 01       	movw	r22, r28
    5702:	df 01       	movw	r26, r30
    5704:	ef 01       	movw	r28, r30
    5706:	02 80       	ldd	r0, Z+2	; 0x02
    5708:	f3 81       	ldd	r31, Z+3	; 0x03
    570a:	e0 2d       	mov	r30, r0
    570c:	dc cf       	rjmp	.-72     	; 0x56c6 <malloc+0x1e>
    570e:	21 15       	cp	r18, r1
    5710:	31 05       	cpc	r19, r1
    5712:	09 f1       	breq	.+66     	; 0x5756 <malloc+0xae>
    5714:	28 1b       	sub	r18, r24
    5716:	39 0b       	sbc	r19, r25
    5718:	24 30       	cpi	r18, 0x04	; 4
    571a:	31 05       	cpc	r19, r1
    571c:	90 f4       	brcc	.+36     	; 0x5742 <malloc+0x9a>
    571e:	12 96       	adiw	r26, 0x02	; 2
    5720:	8d 91       	ld	r24, X+
    5722:	9c 91       	ld	r25, X
    5724:	13 97       	sbiw	r26, 0x03	; 3
    5726:	61 15       	cp	r22, r1
    5728:	71 05       	cpc	r23, r1
    572a:	21 f0       	breq	.+8      	; 0x5734 <malloc+0x8c>
    572c:	fb 01       	movw	r30, r22
    572e:	93 83       	std	Z+3, r25	; 0x03
    5730:	82 83       	std	Z+2, r24	; 0x02
    5732:	04 c0       	rjmp	.+8      	; 0x573c <malloc+0x94>
    5734:	90 93 01 07 	sts	0x0701, r25
    5738:	80 93 00 07 	sts	0x0700, r24
    573c:	fd 01       	movw	r30, r26
    573e:	32 96       	adiw	r30, 0x02	; 2
    5740:	44 c0       	rjmp	.+136    	; 0x57ca <malloc+0x122>
    5742:	fd 01       	movw	r30, r26
    5744:	e2 0f       	add	r30, r18
    5746:	f3 1f       	adc	r31, r19
    5748:	81 93       	st	Z+, r24
    574a:	91 93       	st	Z+, r25
    574c:	22 50       	subi	r18, 0x02	; 2
    574e:	31 09       	sbc	r19, r1
    5750:	2d 93       	st	X+, r18
    5752:	3c 93       	st	X, r19
    5754:	3a c0       	rjmp	.+116    	; 0x57ca <malloc+0x122>
    5756:	20 91 fe 06 	lds	r18, 0x06FE
    575a:	30 91 ff 06 	lds	r19, 0x06FF
    575e:	23 2b       	or	r18, r19
    5760:	41 f4       	brne	.+16     	; 0x5772 <malloc+0xca>
    5762:	20 91 13 02 	lds	r18, 0x0213
    5766:	30 91 14 02 	lds	r19, 0x0214
    576a:	30 93 ff 06 	sts	0x06FF, r19
    576e:	20 93 fe 06 	sts	0x06FE, r18
    5772:	20 91 11 02 	lds	r18, 0x0211
    5776:	30 91 12 02 	lds	r19, 0x0212
    577a:	21 15       	cp	r18, r1
    577c:	31 05       	cpc	r19, r1
    577e:	41 f4       	brne	.+16     	; 0x5790 <malloc+0xe8>
    5780:	2d b7       	in	r18, 0x3d	; 61
    5782:	3e b7       	in	r19, 0x3e	; 62
    5784:	40 91 15 02 	lds	r20, 0x0215
    5788:	50 91 16 02 	lds	r21, 0x0216
    578c:	24 1b       	sub	r18, r20
    578e:	35 0b       	sbc	r19, r21
    5790:	e0 91 fe 06 	lds	r30, 0x06FE
    5794:	f0 91 ff 06 	lds	r31, 0x06FF
    5798:	e2 17       	cp	r30, r18
    579a:	f3 07       	cpc	r31, r19
    579c:	a0 f4       	brcc	.+40     	; 0x57c6 <malloc+0x11e>
    579e:	2e 1b       	sub	r18, r30
    57a0:	3f 0b       	sbc	r19, r31
    57a2:	28 17       	cp	r18, r24
    57a4:	39 07       	cpc	r19, r25
    57a6:	78 f0       	brcs	.+30     	; 0x57c6 <malloc+0x11e>
    57a8:	ac 01       	movw	r20, r24
    57aa:	4e 5f       	subi	r20, 0xFE	; 254
    57ac:	5f 4f       	sbci	r21, 0xFF	; 255
    57ae:	24 17       	cp	r18, r20
    57b0:	35 07       	cpc	r19, r21
    57b2:	48 f0       	brcs	.+18     	; 0x57c6 <malloc+0x11e>
    57b4:	4e 0f       	add	r20, r30
    57b6:	5f 1f       	adc	r21, r31
    57b8:	50 93 ff 06 	sts	0x06FF, r21
    57bc:	40 93 fe 06 	sts	0x06FE, r20
    57c0:	81 93       	st	Z+, r24
    57c2:	91 93       	st	Z+, r25
    57c4:	02 c0       	rjmp	.+4      	; 0x57ca <malloc+0x122>
    57c6:	e0 e0       	ldi	r30, 0x00	; 0
    57c8:	f0 e0       	ldi	r31, 0x00	; 0
    57ca:	cf 01       	movw	r24, r30
    57cc:	df 91       	pop	r29
    57ce:	cf 91       	pop	r28
    57d0:	08 95       	ret

000057d2 <free>:
    57d2:	0f 93       	push	r16
    57d4:	1f 93       	push	r17
    57d6:	cf 93       	push	r28
    57d8:	df 93       	push	r29
    57da:	00 97       	sbiw	r24, 0x00	; 0
    57dc:	09 f4       	brne	.+2      	; 0x57e0 <free+0xe>
    57de:	8c c0       	rjmp	.+280    	; 0x58f8 <free+0x126>
    57e0:	fc 01       	movw	r30, r24
    57e2:	32 97       	sbiw	r30, 0x02	; 2
    57e4:	13 82       	std	Z+3, r1	; 0x03
    57e6:	12 82       	std	Z+2, r1	; 0x02
    57e8:	00 91 00 07 	lds	r16, 0x0700
    57ec:	10 91 01 07 	lds	r17, 0x0701
    57f0:	01 15       	cp	r16, r1
    57f2:	11 05       	cpc	r17, r1
    57f4:	81 f4       	brne	.+32     	; 0x5816 <free+0x44>
    57f6:	20 81       	ld	r18, Z
    57f8:	31 81       	ldd	r19, Z+1	; 0x01
    57fa:	82 0f       	add	r24, r18
    57fc:	93 1f       	adc	r25, r19
    57fe:	20 91 fe 06 	lds	r18, 0x06FE
    5802:	30 91 ff 06 	lds	r19, 0x06FF
    5806:	28 17       	cp	r18, r24
    5808:	39 07       	cpc	r19, r25
    580a:	79 f5       	brne	.+94     	; 0x586a <free+0x98>
    580c:	f0 93 ff 06 	sts	0x06FF, r31
    5810:	e0 93 fe 06 	sts	0x06FE, r30
    5814:	71 c0       	rjmp	.+226    	; 0x58f8 <free+0x126>
    5816:	d8 01       	movw	r26, r16
    5818:	40 e0       	ldi	r20, 0x00	; 0
    581a:	50 e0       	ldi	r21, 0x00	; 0
    581c:	ae 17       	cp	r26, r30
    581e:	bf 07       	cpc	r27, r31
    5820:	50 f4       	brcc	.+20     	; 0x5836 <free+0x64>
    5822:	12 96       	adiw	r26, 0x02	; 2
    5824:	2d 91       	ld	r18, X+
    5826:	3c 91       	ld	r19, X
    5828:	13 97       	sbiw	r26, 0x03	; 3
    582a:	ad 01       	movw	r20, r26
    582c:	21 15       	cp	r18, r1
    582e:	31 05       	cpc	r19, r1
    5830:	09 f1       	breq	.+66     	; 0x5874 <free+0xa2>
    5832:	d9 01       	movw	r26, r18
    5834:	f3 cf       	rjmp	.-26     	; 0x581c <free+0x4a>
    5836:	9d 01       	movw	r18, r26
    5838:	da 01       	movw	r26, r20
    583a:	33 83       	std	Z+3, r19	; 0x03
    583c:	22 83       	std	Z+2, r18	; 0x02
    583e:	60 81       	ld	r22, Z
    5840:	71 81       	ldd	r23, Z+1	; 0x01
    5842:	86 0f       	add	r24, r22
    5844:	97 1f       	adc	r25, r23
    5846:	82 17       	cp	r24, r18
    5848:	93 07       	cpc	r25, r19
    584a:	69 f4       	brne	.+26     	; 0x5866 <free+0x94>
    584c:	ec 01       	movw	r28, r24
    584e:	28 81       	ld	r18, Y
    5850:	39 81       	ldd	r19, Y+1	; 0x01
    5852:	26 0f       	add	r18, r22
    5854:	37 1f       	adc	r19, r23
    5856:	2e 5f       	subi	r18, 0xFE	; 254
    5858:	3f 4f       	sbci	r19, 0xFF	; 255
    585a:	31 83       	std	Z+1, r19	; 0x01
    585c:	20 83       	st	Z, r18
    585e:	8a 81       	ldd	r24, Y+2	; 0x02
    5860:	9b 81       	ldd	r25, Y+3	; 0x03
    5862:	93 83       	std	Z+3, r25	; 0x03
    5864:	82 83       	std	Z+2, r24	; 0x02
    5866:	45 2b       	or	r20, r21
    5868:	29 f4       	brne	.+10     	; 0x5874 <free+0xa2>
    586a:	f0 93 01 07 	sts	0x0701, r31
    586e:	e0 93 00 07 	sts	0x0700, r30
    5872:	42 c0       	rjmp	.+132    	; 0x58f8 <free+0x126>
    5874:	13 96       	adiw	r26, 0x03	; 3
    5876:	fc 93       	st	X, r31
    5878:	ee 93       	st	-X, r30
    587a:	12 97       	sbiw	r26, 0x02	; 2
    587c:	ed 01       	movw	r28, r26
    587e:	49 91       	ld	r20, Y+
    5880:	59 91       	ld	r21, Y+
    5882:	9e 01       	movw	r18, r28
    5884:	24 0f       	add	r18, r20
    5886:	35 1f       	adc	r19, r21
    5888:	e2 17       	cp	r30, r18
    588a:	f3 07       	cpc	r31, r19
    588c:	71 f4       	brne	.+28     	; 0x58aa <free+0xd8>
    588e:	80 81       	ld	r24, Z
    5890:	91 81       	ldd	r25, Z+1	; 0x01
    5892:	84 0f       	add	r24, r20
    5894:	95 1f       	adc	r25, r21
    5896:	02 96       	adiw	r24, 0x02	; 2
    5898:	11 96       	adiw	r26, 0x01	; 1
    589a:	9c 93       	st	X, r25
    589c:	8e 93       	st	-X, r24
    589e:	82 81       	ldd	r24, Z+2	; 0x02
    58a0:	93 81       	ldd	r25, Z+3	; 0x03
    58a2:	13 96       	adiw	r26, 0x03	; 3
    58a4:	9c 93       	st	X, r25
    58a6:	8e 93       	st	-X, r24
    58a8:	12 97       	sbiw	r26, 0x02	; 2
    58aa:	e0 e0       	ldi	r30, 0x00	; 0
    58ac:	f0 e0       	ldi	r31, 0x00	; 0
    58ae:	d8 01       	movw	r26, r16
    58b0:	12 96       	adiw	r26, 0x02	; 2
    58b2:	8d 91       	ld	r24, X+
    58b4:	9c 91       	ld	r25, X
    58b6:	13 97       	sbiw	r26, 0x03	; 3
    58b8:	00 97       	sbiw	r24, 0x00	; 0
    58ba:	19 f0       	breq	.+6      	; 0x58c2 <free+0xf0>
    58bc:	f8 01       	movw	r30, r16
    58be:	8c 01       	movw	r16, r24
    58c0:	f6 cf       	rjmp	.-20     	; 0x58ae <free+0xdc>
    58c2:	8d 91       	ld	r24, X+
    58c4:	9c 91       	ld	r25, X
    58c6:	98 01       	movw	r18, r16
    58c8:	2e 5f       	subi	r18, 0xFE	; 254
    58ca:	3f 4f       	sbci	r19, 0xFF	; 255
    58cc:	82 0f       	add	r24, r18
    58ce:	93 1f       	adc	r25, r19
    58d0:	20 91 fe 06 	lds	r18, 0x06FE
    58d4:	30 91 ff 06 	lds	r19, 0x06FF
    58d8:	28 17       	cp	r18, r24
    58da:	39 07       	cpc	r19, r25
    58dc:	69 f4       	brne	.+26     	; 0x58f8 <free+0x126>
    58de:	30 97       	sbiw	r30, 0x00	; 0
    58e0:	29 f4       	brne	.+10     	; 0x58ec <free+0x11a>
    58e2:	10 92 01 07 	sts	0x0701, r1
    58e6:	10 92 00 07 	sts	0x0700, r1
    58ea:	02 c0       	rjmp	.+4      	; 0x58f0 <free+0x11e>
    58ec:	13 82       	std	Z+3, r1	; 0x03
    58ee:	12 82       	std	Z+2, r1	; 0x02
    58f0:	10 93 ff 06 	sts	0x06FF, r17
    58f4:	00 93 fe 06 	sts	0x06FE, r16
    58f8:	df 91       	pop	r29
    58fa:	cf 91       	pop	r28
    58fc:	1f 91       	pop	r17
    58fe:	0f 91       	pop	r16
    5900:	08 95       	ret

00005902 <memset>:
    5902:	dc 01       	movw	r26, r24
    5904:	01 c0       	rjmp	.+2      	; 0x5908 <memset+0x6>
    5906:	6d 93       	st	X+, r22
    5908:	41 50       	subi	r20, 0x01	; 1
    590a:	50 40       	sbci	r21, 0x00	; 0
    590c:	e0 f7       	brcc	.-8      	; 0x5906 <memset+0x4>
    590e:	08 95       	ret

00005910 <_exit>:
    5910:	f8 94       	cli

00005912 <__stop_program>:
    5912:	ff cf       	rjmp	.-2      	; 0x5912 <__stop_program>
