module tb();
  reg [3:0] intr;
  wire [3:0] register;
  
  priority_encode pe(.intr(intr),
                     .register(register));
  
  initial begin
    intr = 4'd0;
    #5 intr = 4'b0001;
    #5 intr = 4'b1011;
    #5 intr = 4'b1010;
    #5 intr = 4'b1111;
    #5 intr = 4'b0100;
    #5 intr = 4'b1101;
    #5 intr = 4'b0000;
    #5 intr = 4'b1100;
    #5 intr = 4'b1000;
    #10;
    
  end
  initial begin
    $dumpfile("dump.vcd"); 
    $dumpvars(1);
  end
endmodule
