# UVM UART

## File structure

- `design.sv` contains the main dut
- `clk_gen.sv`, `uart_tx.sv` and `uart_rx.sv` are also part of the dut
- `testbench.sv` contains the whole testbench
- use `clean.sh` to remove log files after every run
