#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 11 19:33:43 2022
# Process ID: 2976
# Current directory: E:/lab5_pipeline/数据冒险+控制冒险+未上板
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent408 E:\lab5_pipeline\数据冒险+控制冒险+未上板\pipeline_cpu.xpr
# Log file: E:/lab5_pipeline/数据冒险+控制冒险+未上板/vivado.log
# Journal file: E:/lab5_pipeline/数据冒险+控制冒险+未上板\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/联想/OneDrive/桌面/test.coe/load_use_text.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/联想/OneDrive/桌面/test.coe/load_use_text2.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 688.426 ; gain = 83.918
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 11 19:40:31 2022...
 design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/hazard_text_2.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/data_hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard _test - 副本.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/beq_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/load_use_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/load_use_text2.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/lw.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/load_use.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/ branch.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:88]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'id_ex_regsrc' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_sim_behav -key {Behavioral:sim_1:Functional:pipeline_sim} -tclbatch {pipeline_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source pipeline_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                35000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 728.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 11 19:40:26 2022...
