
# Model, Architecure
[How a CPU Works](https://youtu.be/cNN_tTXABUA)
[scalar vs vector in computer science](https://softwareengineering.stackexchange.com/a/207461/49259)
[Modern Microprocessors A 90-Minute Guide!](http://www.lighterra.com/papers/modernmicroprocessors/)
Superscalar vs. pipeline vs. SMT vs. SMP
## Components	
Control unit, ALU, registers
Cache
MMU, TLB
Clock


# Utilization
CPU
Process:u/k time


# hardware
[What is meant by the terms CPU, Core, Die and Package](https://superuser.com/questions/324284/what-is-meant-by-the-terms-cpu-core-die-and-package)

# Protection
SDMv3a chapter 5

# CPU freq
* onset
device_initcall: intel_pstate_init->cpufreq_register_driver
* nuclus
** onset
__cpufreq_add_dev -> cpufreq init= intel_pstate_cpu_init->intel_pstate_init_cpu
** coda
_cpu_down->
{
	cpu_notify_nofail(CPU_DEAD | mod, hcpu)->timer_cpu_notify
	cpu_notify_nofail(CPU_POST_DEAD | mod, hcpu)->cpufreq_cpu_callback->cpufreq exit = intel_pstate_cpu_exit,
}

* coda

# CPU info
/proc/cpuinfo
show_cpuinfo
x86_cap_flags
struct cpuinfo_x86 x86_capability
DECLARE_PER_CPU_READ_MOSTLY(struct cpuinfo_x86, cpu_info);
cpu_data(cpu)           per_cpu(cpu_info, cpu)
