

================================================================
== Vitis HLS Report for 'pixel_unpack_Pipeline_VITIS_LOOP_51_5'
================================================================
* Date:           Fri Sep  6 14:46:31 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        pixel_unpack
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|      0 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_5  |        ?|        ?|         4|          4|          4|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i1 0, i1 0, void @empty_5"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V, i1 0, i1 0, void @empty_14"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_24_V_last_V, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_24_V_user_V, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_out_24_V_strb_V, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_out_24_V_keep_V, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_24_V_data_V, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_32_V_last_V, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_32_V_user_V, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_in_32_V_strb_V, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_in_32_V_keep_V, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_in_32_V_data_V, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body58"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = read i42 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V" [pixel_unpack/pixel_unpack.cpp:53]   --->   Operation 20 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_pixel_data = extractvalue i42 %empty" [pixel_unpack/pixel_unpack.cpp:53]   --->   Operation 21 'extractvalue' 'in_pixel_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_pixel_user = extractvalue i42 %empty" [pixel_unpack/pixel_unpack.cpp:53]   --->   Operation 22 'extractvalue' 'in_pixel_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_pixel_last = extractvalue i42 %empty" [pixel_unpack/pixel_unpack.cpp:53]   --->   Operation 23 'extractvalue' 'in_pixel_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%out_data = trunc i32 %in_pixel_data" [pixel_unpack/pixel_unpack.cpp:59]   --->   Operation 24 'trunc' 'out_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i8 %out_data" [pixel_unpack/pixel_unpack.cpp:59]   --->   Operation 25 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i24 %zext_ln59, i3 0, i3 0, i1 %in_pixel_user, i1 0" [pixel_unpack/pixel_unpack.cpp:63]   --->   Operation 26 'write' 'write_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_data_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %in_pixel_data, i32 8, i32 15" [pixel_unpack/pixel_unpack.cpp:59]   --->   Operation 27 'partselect' 'out_data_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%out_data_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %in_pixel_data, i32 16, i32 23" [pixel_unpack/pixel_unpack.cpp:59]   --->   Operation 28 'partselect' 'out_data_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_data_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %in_pixel_data, i32 24, i32 31" [pixel_unpack/pixel_unpack.cpp:59]   --->   Operation 29 'partselect' 'out_data_5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i8 %out_data_3" [pixel_unpack/pixel_unpack.cpp:59]   --->   Operation 30 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i24 %zext_ln59_1, i3 0, i3 0, i1 0, i1 0" [pixel_unpack/pixel_unpack.cpp:63]   --->   Operation 31 'write' 'write_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i8 %out_data_4" [pixel_unpack/pixel_unpack.cpp:59]   --->   Operation 32 'zext' 'zext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i24 %zext_ln59_2, i3 0, i3 0, i1 0, i1 0" [pixel_unpack/pixel_unpack.cpp:63]   --->   Operation 33 'write' 'write_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_0" [pixel_unpack/pixel_unpack.cpp:52]   --->   Operation 34 'specpipeline' 'specpipeline_ln52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [pixel_unpack/pixel_unpack.cpp:51]   --->   Operation 35 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln59_3 = zext i8 %out_data_5" [pixel_unpack/pixel_unpack.cpp:59]   --->   Operation 36 'zext' 'zext_ln59_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i24 %zext_ln59_3, i3 0, i3 0, i1 0, i1 %in_pixel_last" [pixel_unpack/pixel_unpack.cpp:63]   --->   Operation 37 'write' 'write_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %in_pixel_last, void %for.body58, void %sw.epilog.loopexit6.exitStub" [pixel_unpack/pixel_unpack.cpp:51]   --->   Operation 38 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (in_pixel_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_32_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
br_ln0                  (br                 ) [ 00000]
empty                   (read               ) [ 00000]
in_pixel_data           (extractvalue       ) [ 00000]
in_pixel_user           (extractvalue       ) [ 00000]
in_pixel_last           (extractvalue       ) [ 00111]
out_data                (trunc              ) [ 00000]
zext_ln59               (zext               ) [ 00000]
write_ln63              (write              ) [ 00000]
out_data_3              (partselect         ) [ 00100]
out_data_4              (partselect         ) [ 00110]
out_data_5              (partselect         ) [ 00111]
zext_ln59_1             (zext               ) [ 00000]
write_ln63              (write              ) [ 00000]
zext_ln59_2             (zext               ) [ 00000]
write_ln63              (write              ) [ 00000]
specpipeline_ln52       (specpipeline       ) [ 00000]
specloopname_ln51       (specloopname       ) [ 00000]
zext_ln59_3             (zext               ) [ 00000]
write_ln63              (write              ) [ 00000]
br_ln51                 (br                 ) [ 00000]
ret_ln0                 (ret                ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_32_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_32_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_32_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_32_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_32_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_24_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_out_24_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_24_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_24_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_24_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="empty_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="42" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="0" index="3" bw="4" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="0" index="5" bw="1" slack="0"/>
<pin id="77" dir="1" index="6" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="24" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="0" index="3" bw="3" slack="0"/>
<pin id="89" dir="0" index="4" bw="1" slack="0"/>
<pin id="90" dir="0" index="5" bw="1" slack="0"/>
<pin id="91" dir="0" index="6" bw="8" slack="0"/>
<pin id="92" dir="0" index="7" bw="1" slack="0"/>
<pin id="93" dir="0" index="8" bw="1" slack="0"/>
<pin id="94" dir="0" index="9" bw="1" slack="0"/>
<pin id="95" dir="0" index="10" bw="1" slack="0"/>
<pin id="96" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/1 write_ln63/2 write_ln63/3 write_ln63/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="in_pixel_data_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="42" slack="0"/>
<pin id="109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pixel_data/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="in_pixel_user_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="42" slack="0"/>
<pin id="113" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pixel_user/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="in_pixel_last_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="42" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pixel_last/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="out_data_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="out_data/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln59_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="out_data_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="0" index="3" bw="5" slack="0"/>
<pin id="134" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_data_3/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="out_data_4_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="6" slack="0"/>
<pin id="143" dir="0" index="3" bw="6" slack="0"/>
<pin id="144" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_data_4/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="out_data_5_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="0" index="3" bw="6" slack="0"/>
<pin id="154" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_data_5/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln59_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="1"/>
<pin id="161" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln59_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="2"/>
<pin id="165" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_2/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln59_3_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="3"/>
<pin id="169" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_3/4 "/>
</bind>
</comp>

<comp id="171" class="1005" name="in_pixel_last_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="3"/>
<pin id="173" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="in_pixel_last "/>
</bind>
</comp>

<comp id="176" class="1005" name="out_data_3_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_data_3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="out_data_4_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="2"/>
<pin id="183" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="out_data_4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="out_data_5_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="3"/>
<pin id="188" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="out_data_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="84" pin=7"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="84" pin=8"/></net>

<net id="105"><net_src comp="46" pin="0"/><net_sink comp="84" pin=10"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="84" pin=9"/></net>

<net id="110"><net_src comp="70" pin="6"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="70" pin="6"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="84" pin=9"/></net>

<net id="119"><net_src comp="70" pin="6"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="107" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="84" pin=6"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="107" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="107" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="56" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="107" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="60" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="84" pin=6"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="84" pin=6"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="84" pin=6"/></net>

<net id="174"><net_src comp="116" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="84" pin=10"/></net>

<net id="179"><net_src comp="129" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="184"><net_src comp="139" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="189"><net_src comp="149" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_24_V_data_V | {1 2 3 4 }
	Port: stream_out_24_V_keep_V | {1 2 3 4 }
	Port: stream_out_24_V_strb_V | {1 2 3 4 }
	Port: stream_out_24_V_user_V | {1 2 3 4 }
	Port: stream_out_24_V_last_V | {1 2 3 4 }
 - Input state : 
	Port: pixel_unpack_Pipeline_VITIS_LOOP_51_5 : stream_in_32_V_data_V | {1 }
	Port: pixel_unpack_Pipeline_VITIS_LOOP_51_5 : stream_in_32_V_keep_V | {1 }
	Port: pixel_unpack_Pipeline_VITIS_LOOP_51_5 : stream_in_32_V_strb_V | {1 }
	Port: pixel_unpack_Pipeline_VITIS_LOOP_51_5 : stream_in_32_V_user_V | {1 }
	Port: pixel_unpack_Pipeline_VITIS_LOOP_51_5 : stream_in_32_V_last_V | {1 }
  - Chain level:
	State 1
		out_data : 1
		zext_ln59 : 2
		write_ln63 : 3
		out_data_3 : 1
		out_data_4 : 1
		out_data_5 : 1
	State 2
		write_ln63 : 1
	State 3
		write_ln63 : 1
	State 4
		write_ln63 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|
| Operation|    Functional Unit   |
|----------|----------------------|
|   read   |   empty_read_fu_70   |
|----------|----------------------|
|   write  |    grp_write_fu_84   |
|----------|----------------------|
|          | in_pixel_data_fu_107 |
|extractvalue| in_pixel_user_fu_111 |
|          | in_pixel_last_fu_116 |
|----------|----------------------|
|   trunc  |    out_data_fu_120   |
|----------|----------------------|
|          |   zext_ln59_fu_124   |
|   zext   |  zext_ln59_1_fu_159  |
|          |  zext_ln59_2_fu_163  |
|          |  zext_ln59_3_fu_167  |
|----------|----------------------|
|          |   out_data_3_fu_129  |
|partselect|   out_data_4_fu_139  |
|          |   out_data_5_fu_149  |
|----------|----------------------|
|   Total  |                      |
|----------|----------------------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|in_pixel_last_reg_171|    1   |
|  out_data_3_reg_176 |    8   |
|  out_data_4_reg_181 |    8   |
|  out_data_5_reg_186 |    8   |
+---------------------+--------+
|        Total        |   25   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_84 |  p6  |   4  |   8  |   32   ||    20   |
| grp_write_fu_84 |  p9  |   2  |   1  |    2   ||    9    |
| grp_write_fu_84 |  p10 |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   36   ||  5.0026 ||    38   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   38   |
|  Register |    -   |   25   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   25   |   38   |
+-----------+--------+--------+--------+
