|ALU_Vec
inA[0] => inA[0].IN1
inA[1] => inA[1].IN1
inA[2] => inA[2].IN1
inA[3] => inA[3].IN1
inA[4] => inA[4].IN1
inA[5] => inA[5].IN1
inA[6] => inA[6].IN1
inA[7] => inA[7].IN1
inA[8] => inA[8].IN1
inA[9] => inA[9].IN1
inA[10] => inA[10].IN1
inA[11] => inA[11].IN1
inA[12] => inA[12].IN1
inA[13] => inA[13].IN1
inA[14] => inA[14].IN1
inA[15] => inA[15].IN1
inA[16] => inA[16].IN1
inA[17] => inA[17].IN1
inA[18] => inA[18].IN1
inA[19] => inA[19].IN1
inA[20] => inA[20].IN1
inA[21] => inA[21].IN1
inA[22] => inA[22].IN1
inA[23] => inA[23].IN1
inA[24] => inA[24].IN1
inA[25] => inA[25].IN1
inA[26] => inA[26].IN1
inA[27] => inA[27].IN1
inA[28] => inA[28].IN1
inA[29] => inA[29].IN1
inA[30] => inA[30].IN1
inA[31] => inA[31].IN1
inB[0] => inB[0].IN1
inB[1] => inB[1].IN1
inB[2] => inB[2].IN1
inB[3] => inB[3].IN1
inB[4] => inB[4].IN1
inB[5] => inB[5].IN1
inB[6] => inB[6].IN1
inB[7] => inB[7].IN1
inB[8] => inB[8].IN1
inB[9] => inB[9].IN1
inB[10] => inB[10].IN1
inB[11] => inB[11].IN1
inB[12] => inB[12].IN1
inB[13] => inB[13].IN1
inB[14] => inB[14].IN1
inB[15] => inB[15].IN1
inB[16] => inB[16].IN1
inB[17] => inB[17].IN1
inB[18] => inB[18].IN1
inB[19] => inB[19].IN1
inB[20] => inB[20].IN1
inB[21] => inB[21].IN1
inB[22] => inB[22].IN1
inB[23] => inB[23].IN1
inB[24] => inB[24].IN1
inB[25] => inB[25].IN1
inB[26] => inB[26].IN1
inB[27] => inB[27].IN1
inB[28] => inB[28].IN1
inB[29] => inB[29].IN1
inB[30] => inB[30].IN1
inB[31] => inB[31].IN1
inC[0] => inC[0].IN1
inC[1] => inC[1].IN1
inC[2] => inC[2].IN1
inC[3] => inC[3].IN1
inC[4] => inC[4].IN1
inC[5] => inC[5].IN1
inC[6] => inC[6].IN1
inC[7] => inC[7].IN1
inC[8] => inC[8].IN1
inC[9] => inC[9].IN1
inC[10] => inC[10].IN1
inC[11] => inC[11].IN1
inC[12] => inC[12].IN1
inC[13] => inC[13].IN1
inC[14] => inC[14].IN1
inC[15] => inC[15].IN1
inC[16] => inC[16].IN1
inC[17] => inC[17].IN1
inC[18] => inC[18].IN1
inC[19] => inC[19].IN1
inC[20] => inC[20].IN1
inC[21] => inC[21].IN1
inC[22] => inC[22].IN1
inC[23] => inC[23].IN1
inC[24] => inC[24].IN1
inC[25] => inC[25].IN1
inC[26] => inC[26].IN1
inC[27] => inC[27].IN1
inC[28] => inC[28].IN1
inC[29] => inC[29].IN1
inC[30] => inC[30].IN1
inC[31] => inC[31].IN1
inD[0] => inD[0].IN1
inD[1] => inD[1].IN1
inD[2] => inD[2].IN1
inD[3] => inD[3].IN1
inD[4] => inD[4].IN1
inD[5] => inD[5].IN1
inD[6] => inD[6].IN1
inD[7] => inD[7].IN1
inD[8] => inD[8].IN1
inD[9] => inD[9].IN1
inD[10] => inD[10].IN1
inD[11] => inD[11].IN1
inD[12] => inD[12].IN1
inD[13] => inD[13].IN1
inD[14] => inD[14].IN1
inD[15] => inD[15].IN1
inD[16] => inD[16].IN1
inD[17] => inD[17].IN1
inD[18] => inD[18].IN1
inD[19] => inD[19].IN1
inD[20] => inD[20].IN1
inD[21] => inD[21].IN1
inD[22] => inD[22].IN1
inD[23] => inD[23].IN1
inD[24] => inD[24].IN1
inD[25] => inD[25].IN1
inD[26] => inD[26].IN1
inD[27] => inD[27].IN1
inD[28] => inD[28].IN1
inD[29] => inD[29].IN1
inD[30] => inD[30].IN1
inD[31] => inD[31].IN1
inE[0] => inE[0].IN1
inE[1] => inE[1].IN1
inE[2] => inE[2].IN1
inE[3] => inE[3].IN1
inE[4] => inE[4].IN1
inE[5] => inE[5].IN1
inE[6] => inE[6].IN1
inE[7] => inE[7].IN1
inE[8] => inE[8].IN1
inE[9] => inE[9].IN1
inE[10] => inE[10].IN1
inE[11] => inE[11].IN1
inE[12] => inE[12].IN1
inE[13] => inE[13].IN1
inE[14] => inE[14].IN1
inE[15] => inE[15].IN1
inE[16] => inE[16].IN1
inE[17] => inE[17].IN1
inE[18] => inE[18].IN1
inE[19] => inE[19].IN1
inE[20] => inE[20].IN1
inE[21] => inE[21].IN1
inE[22] => inE[22].IN1
inE[23] => inE[23].IN1
inE[24] => inE[24].IN1
inE[25] => inE[25].IN1
inE[26] => inE[26].IN1
inE[27] => inE[27].IN1
inE[28] => inE[28].IN1
inE[29] => inE[29].IN1
inE[30] => inE[30].IN1
inE[31] => inE[31].IN1
inF[0] => inF[0].IN1
inF[1] => inF[1].IN1
inF[2] => inF[2].IN1
inF[3] => inF[3].IN1
inF[4] => inF[4].IN1
inF[5] => inF[5].IN1
inF[6] => inF[6].IN1
inF[7] => inF[7].IN1
inF[8] => inF[8].IN1
inF[9] => inF[9].IN1
inF[10] => inF[10].IN1
inF[11] => inF[11].IN1
inF[12] => inF[12].IN1
inF[13] => inF[13].IN1
inF[14] => inF[14].IN1
inF[15] => inF[15].IN1
inF[16] => inF[16].IN1
inF[17] => inF[17].IN1
inF[18] => inF[18].IN1
inF[19] => inF[19].IN1
inF[20] => inF[20].IN1
inF[21] => inF[21].IN1
inF[22] => inF[22].IN1
inF[23] => inF[23].IN1
inF[24] => inF[24].IN1
inF[25] => inF[25].IN1
inF[26] => inF[26].IN1
inF[27] => inF[27].IN1
inF[28] => inF[28].IN1
inF[29] => inF[29].IN1
inF[30] => inF[30].IN1
inF[31] => inF[31].IN1
inG[0] => inG[0].IN1
inG[1] => inG[1].IN1
inG[2] => inG[2].IN1
inG[3] => inG[3].IN1
inG[4] => inG[4].IN1
inG[5] => inG[5].IN1
inG[6] => inG[6].IN1
inG[7] => inG[7].IN1
inG[8] => inG[8].IN1
inG[9] => inG[9].IN1
inG[10] => inG[10].IN1
inG[11] => inG[11].IN1
inG[12] => inG[12].IN1
inG[13] => inG[13].IN1
inG[14] => inG[14].IN1
inG[15] => inG[15].IN1
inG[16] => inG[16].IN1
inG[17] => inG[17].IN1
inG[18] => inG[18].IN1
inG[19] => inG[19].IN1
inG[20] => inG[20].IN1
inG[21] => inG[21].IN1
inG[22] => inG[22].IN1
inG[23] => inG[23].IN1
inG[24] => inG[24].IN1
inG[25] => inG[25].IN1
inG[26] => inG[26].IN1
inG[27] => inG[27].IN1
inG[28] => inG[28].IN1
inG[29] => inG[29].IN1
inG[30] => inG[30].IN1
inG[31] => inG[31].IN1
inH[0] => inH[0].IN1
inH[1] => inH[1].IN1
inH[2] => inH[2].IN1
inH[3] => inH[3].IN1
inH[4] => inH[4].IN1
inH[5] => inH[5].IN1
inH[6] => inH[6].IN1
inH[7] => inH[7].IN1
inH[8] => inH[8].IN1
inH[9] => inH[9].IN1
inH[10] => inH[10].IN1
inH[11] => inH[11].IN1
inH[12] => inH[12].IN1
inH[13] => inH[13].IN1
inH[14] => inH[14].IN1
inH[15] => inH[15].IN1
inH[16] => inH[16].IN1
inH[17] => inH[17].IN1
inH[18] => inH[18].IN1
inH[19] => inH[19].IN1
inH[20] => inH[20].IN1
inH[21] => inH[21].IN1
inH[22] => inH[22].IN1
inH[23] => inH[23].IN1
inH[24] => inH[24].IN1
inH[25] => inH[25].IN1
inH[26] => inH[26].IN1
inH[27] => inH[27].IN1
inH[28] => inH[28].IN1
inH[29] => inH[29].IN1
inH[30] => inH[30].IN1
inH[31] => inH[31].IN1
inA2[0] => inA2[0].IN1
inA2[1] => inA2[1].IN1
inA2[2] => inA2[2].IN1
inA2[3] => inA2[3].IN1
inA2[4] => inA2[4].IN1
inA2[5] => inA2[5].IN1
inA2[6] => inA2[6].IN1
inA2[7] => inA2[7].IN1
inA2[8] => inA2[8].IN1
inA2[9] => inA2[9].IN1
inA2[10] => inA2[10].IN1
inA2[11] => inA2[11].IN1
inA2[12] => inA2[12].IN1
inA2[13] => inA2[13].IN1
inA2[14] => inA2[14].IN1
inA2[15] => inA2[15].IN1
inA2[16] => inA2[16].IN1
inA2[17] => inA2[17].IN1
inA2[18] => inA2[18].IN1
inA2[19] => inA2[19].IN1
inA2[20] => inA2[20].IN1
inA2[21] => inA2[21].IN1
inA2[22] => inA2[22].IN1
inA2[23] => inA2[23].IN1
inA2[24] => inA2[24].IN1
inA2[25] => inA2[25].IN1
inA2[26] => inA2[26].IN1
inA2[27] => inA2[27].IN1
inA2[28] => inA2[28].IN1
inA2[29] => inA2[29].IN1
inA2[30] => inA2[30].IN1
inA2[31] => inA2[31].IN1
inB2[0] => inB2[0].IN1
inB2[1] => inB2[1].IN1
inB2[2] => inB2[2].IN1
inB2[3] => inB2[3].IN1
inB2[4] => inB2[4].IN1
inB2[5] => inB2[5].IN1
inB2[6] => inB2[6].IN1
inB2[7] => inB2[7].IN1
inB2[8] => inB2[8].IN1
inB2[9] => inB2[9].IN1
inB2[10] => inB2[10].IN1
inB2[11] => inB2[11].IN1
inB2[12] => inB2[12].IN1
inB2[13] => inB2[13].IN1
inB2[14] => inB2[14].IN1
inB2[15] => inB2[15].IN1
inB2[16] => inB2[16].IN1
inB2[17] => inB2[17].IN1
inB2[18] => inB2[18].IN1
inB2[19] => inB2[19].IN1
inB2[20] => inB2[20].IN1
inB2[21] => inB2[21].IN1
inB2[22] => inB2[22].IN1
inB2[23] => inB2[23].IN1
inB2[24] => inB2[24].IN1
inB2[25] => inB2[25].IN1
inB2[26] => inB2[26].IN1
inB2[27] => inB2[27].IN1
inB2[28] => inB2[28].IN1
inB2[29] => inB2[29].IN1
inB2[30] => inB2[30].IN1
inB2[31] => inB2[31].IN1
inC2[0] => inC2[0].IN1
inC2[1] => inC2[1].IN1
inC2[2] => inC2[2].IN1
inC2[3] => inC2[3].IN1
inC2[4] => inC2[4].IN1
inC2[5] => inC2[5].IN1
inC2[6] => inC2[6].IN1
inC2[7] => inC2[7].IN1
inC2[8] => inC2[8].IN1
inC2[9] => inC2[9].IN1
inC2[10] => inC2[10].IN1
inC2[11] => inC2[11].IN1
inC2[12] => inC2[12].IN1
inC2[13] => inC2[13].IN1
inC2[14] => inC2[14].IN1
inC2[15] => inC2[15].IN1
inC2[16] => inC2[16].IN1
inC2[17] => inC2[17].IN1
inC2[18] => inC2[18].IN1
inC2[19] => inC2[19].IN1
inC2[20] => inC2[20].IN1
inC2[21] => inC2[21].IN1
inC2[22] => inC2[22].IN1
inC2[23] => inC2[23].IN1
inC2[24] => inC2[24].IN1
inC2[25] => inC2[25].IN1
inC2[26] => inC2[26].IN1
inC2[27] => inC2[27].IN1
inC2[28] => inC2[28].IN1
inC2[29] => inC2[29].IN1
inC2[30] => inC2[30].IN1
inC2[31] => inC2[31].IN1
inD2[0] => inD2[0].IN1
inD2[1] => inD2[1].IN1
inD2[2] => inD2[2].IN1
inD2[3] => inD2[3].IN1
inD2[4] => inD2[4].IN1
inD2[5] => inD2[5].IN1
inD2[6] => inD2[6].IN1
inD2[7] => inD2[7].IN1
inD2[8] => inD2[8].IN1
inD2[9] => inD2[9].IN1
inD2[10] => inD2[10].IN1
inD2[11] => inD2[11].IN1
inD2[12] => inD2[12].IN1
inD2[13] => inD2[13].IN1
inD2[14] => inD2[14].IN1
inD2[15] => inD2[15].IN1
inD2[16] => inD2[16].IN1
inD2[17] => inD2[17].IN1
inD2[18] => inD2[18].IN1
inD2[19] => inD2[19].IN1
inD2[20] => inD2[20].IN1
inD2[21] => inD2[21].IN1
inD2[22] => inD2[22].IN1
inD2[23] => inD2[23].IN1
inD2[24] => inD2[24].IN1
inD2[25] => inD2[25].IN1
inD2[26] => inD2[26].IN1
inD2[27] => inD2[27].IN1
inD2[28] => inD2[28].IN1
inD2[29] => inD2[29].IN1
inD2[30] => inD2[30].IN1
inD2[31] => inD2[31].IN1
inE2[0] => inE2[0].IN1
inE2[1] => inE2[1].IN1
inE2[2] => inE2[2].IN1
inE2[3] => inE2[3].IN1
inE2[4] => inE2[4].IN1
inE2[5] => inE2[5].IN1
inE2[6] => inE2[6].IN1
inE2[7] => inE2[7].IN1
inE2[8] => inE2[8].IN1
inE2[9] => inE2[9].IN1
inE2[10] => inE2[10].IN1
inE2[11] => inE2[11].IN1
inE2[12] => inE2[12].IN1
inE2[13] => inE2[13].IN1
inE2[14] => inE2[14].IN1
inE2[15] => inE2[15].IN1
inE2[16] => inE2[16].IN1
inE2[17] => inE2[17].IN1
inE2[18] => inE2[18].IN1
inE2[19] => inE2[19].IN1
inE2[20] => inE2[20].IN1
inE2[21] => inE2[21].IN1
inE2[22] => inE2[22].IN1
inE2[23] => inE2[23].IN1
inE2[24] => inE2[24].IN1
inE2[25] => inE2[25].IN1
inE2[26] => inE2[26].IN1
inE2[27] => inE2[27].IN1
inE2[28] => inE2[28].IN1
inE2[29] => inE2[29].IN1
inE2[30] => inE2[30].IN1
inE2[31] => inE2[31].IN1
inF2[0] => inF2[0].IN1
inF2[1] => inF2[1].IN1
inF2[2] => inF2[2].IN1
inF2[3] => inF2[3].IN1
inF2[4] => inF2[4].IN1
inF2[5] => inF2[5].IN1
inF2[6] => inF2[6].IN1
inF2[7] => inF2[7].IN1
inF2[8] => inF2[8].IN1
inF2[9] => inF2[9].IN1
inF2[10] => inF2[10].IN1
inF2[11] => inF2[11].IN1
inF2[12] => inF2[12].IN1
inF2[13] => inF2[13].IN1
inF2[14] => inF2[14].IN1
inF2[15] => inF2[15].IN1
inF2[16] => inF2[16].IN1
inF2[17] => inF2[17].IN1
inF2[18] => inF2[18].IN1
inF2[19] => inF2[19].IN1
inF2[20] => inF2[20].IN1
inF2[21] => inF2[21].IN1
inF2[22] => inF2[22].IN1
inF2[23] => inF2[23].IN1
inF2[24] => inF2[24].IN1
inF2[25] => inF2[25].IN1
inF2[26] => inF2[26].IN1
inF2[27] => inF2[27].IN1
inF2[28] => inF2[28].IN1
inF2[29] => inF2[29].IN1
inF2[30] => inF2[30].IN1
inF2[31] => inF2[31].IN1
inG2[0] => inG2[0].IN1
inG2[1] => inG2[1].IN1
inG2[2] => inG2[2].IN1
inG2[3] => inG2[3].IN1
inG2[4] => inG2[4].IN1
inG2[5] => inG2[5].IN1
inG2[6] => inG2[6].IN1
inG2[7] => inG2[7].IN1
inG2[8] => inG2[8].IN1
inG2[9] => inG2[9].IN1
inG2[10] => inG2[10].IN1
inG2[11] => inG2[11].IN1
inG2[12] => inG2[12].IN1
inG2[13] => inG2[13].IN1
inG2[14] => inG2[14].IN1
inG2[15] => inG2[15].IN1
inG2[16] => inG2[16].IN1
inG2[17] => inG2[17].IN1
inG2[18] => inG2[18].IN1
inG2[19] => inG2[19].IN1
inG2[20] => inG2[20].IN1
inG2[21] => inG2[21].IN1
inG2[22] => inG2[22].IN1
inG2[23] => inG2[23].IN1
inG2[24] => inG2[24].IN1
inG2[25] => inG2[25].IN1
inG2[26] => inG2[26].IN1
inG2[27] => inG2[27].IN1
inG2[28] => inG2[28].IN1
inG2[29] => inG2[29].IN1
inG2[30] => inG2[30].IN1
inG2[31] => inG2[31].IN1
inH2[0] => inH2[0].IN1
inH2[1] => inH2[1].IN1
inH2[2] => inH2[2].IN1
inH2[3] => inH2[3].IN1
inH2[4] => inH2[4].IN1
inH2[5] => inH2[5].IN1
inH2[6] => inH2[6].IN1
inH2[7] => inH2[7].IN1
inH2[8] => inH2[8].IN1
inH2[9] => inH2[9].IN1
inH2[10] => inH2[10].IN1
inH2[11] => inH2[11].IN1
inH2[12] => inH2[12].IN1
inH2[13] => inH2[13].IN1
inH2[14] => inH2[14].IN1
inH2[15] => inH2[15].IN1
inH2[16] => inH2[16].IN1
inH2[17] => inH2[17].IN1
inH2[18] => inH2[18].IN1
inH2[19] => inH2[19].IN1
inH2[20] => inH2[20].IN1
inH2[21] => inH2[21].IN1
inH2[22] => inH2[22].IN1
inH2[23] => inH2[23].IN1
inH2[24] => inH2[24].IN1
inH2[25] => inH2[25].IN1
inH2[26] => inH2[26].IN1
inH2[27] => inH2[27].IN1
inH2[28] => inH2[28].IN1
inH2[29] => inH2[29].IN1
inH2[30] => inH2[30].IN1
inH2[31] => inH2[31].IN1
selec[0] => selec[0].IN8
selec[1] => selec[1].IN8
out1[0] << ALU_NBITS:alu1.port3
out1[1] << ALU_NBITS:alu1.port3
out1[2] << ALU_NBITS:alu1.port3
out1[3] << ALU_NBITS:alu1.port3
out1[4] << ALU_NBITS:alu1.port3
out1[5] << ALU_NBITS:alu1.port3
out1[6] << ALU_NBITS:alu1.port3
out1[7] << ALU_NBITS:alu1.port3
out1[8] << ALU_NBITS:alu1.port3
out1[9] << ALU_NBITS:alu1.port3
out1[10] << ALU_NBITS:alu1.port3
out1[11] << ALU_NBITS:alu1.port3
out1[12] << ALU_NBITS:alu1.port3
out1[13] << ALU_NBITS:alu1.port3
out1[14] << ALU_NBITS:alu1.port3
out1[15] << ALU_NBITS:alu1.port3
out1[16] << ALU_NBITS:alu1.port3
out1[17] << ALU_NBITS:alu1.port3
out1[18] << ALU_NBITS:alu1.port3
out1[19] << ALU_NBITS:alu1.port3
out1[20] << ALU_NBITS:alu1.port3
out1[21] << ALU_NBITS:alu1.port3
out1[22] << ALU_NBITS:alu1.port3
out1[23] << ALU_NBITS:alu1.port3
out1[24] << ALU_NBITS:alu1.port3
out1[25] << ALU_NBITS:alu1.port3
out1[26] << ALU_NBITS:alu1.port3
out1[27] << ALU_NBITS:alu1.port3
out1[28] << ALU_NBITS:alu1.port3
out1[29] << ALU_NBITS:alu1.port3
out1[30] << ALU_NBITS:alu1.port3
out1[31] << ALU_NBITS:alu1.port3
out2[0] << ALU_NBITS:alu2.port3
out2[1] << ALU_NBITS:alu2.port3
out2[2] << ALU_NBITS:alu2.port3
out2[3] << ALU_NBITS:alu2.port3
out2[4] << ALU_NBITS:alu2.port3
out2[5] << ALU_NBITS:alu2.port3
out2[6] << ALU_NBITS:alu2.port3
out2[7] << ALU_NBITS:alu2.port3
out2[8] << ALU_NBITS:alu2.port3
out2[9] << ALU_NBITS:alu2.port3
out2[10] << ALU_NBITS:alu2.port3
out2[11] << ALU_NBITS:alu2.port3
out2[12] << ALU_NBITS:alu2.port3
out2[13] << ALU_NBITS:alu2.port3
out2[14] << ALU_NBITS:alu2.port3
out2[15] << ALU_NBITS:alu2.port3
out2[16] << ALU_NBITS:alu2.port3
out2[17] << ALU_NBITS:alu2.port3
out2[18] << ALU_NBITS:alu2.port3
out2[19] << ALU_NBITS:alu2.port3
out2[20] << ALU_NBITS:alu2.port3
out2[21] << ALU_NBITS:alu2.port3
out2[22] << ALU_NBITS:alu2.port3
out2[23] << ALU_NBITS:alu2.port3
out2[24] << ALU_NBITS:alu2.port3
out2[25] << ALU_NBITS:alu2.port3
out2[26] << ALU_NBITS:alu2.port3
out2[27] << ALU_NBITS:alu2.port3
out2[28] << ALU_NBITS:alu2.port3
out2[29] << ALU_NBITS:alu2.port3
out2[30] << ALU_NBITS:alu2.port3
out2[31] << ALU_NBITS:alu2.port3
out3[0] << ALU_NBITS:alu3.port3
out3[1] << ALU_NBITS:alu3.port3
out3[2] << ALU_NBITS:alu3.port3
out3[3] << ALU_NBITS:alu3.port3
out3[4] << ALU_NBITS:alu3.port3
out3[5] << ALU_NBITS:alu3.port3
out3[6] << ALU_NBITS:alu3.port3
out3[7] << ALU_NBITS:alu3.port3
out3[8] << ALU_NBITS:alu3.port3
out3[9] << ALU_NBITS:alu3.port3
out3[10] << ALU_NBITS:alu3.port3
out3[11] << ALU_NBITS:alu3.port3
out3[12] << ALU_NBITS:alu3.port3
out3[13] << ALU_NBITS:alu3.port3
out3[14] << ALU_NBITS:alu3.port3
out3[15] << ALU_NBITS:alu3.port3
out3[16] << ALU_NBITS:alu3.port3
out3[17] << ALU_NBITS:alu3.port3
out3[18] << ALU_NBITS:alu3.port3
out3[19] << ALU_NBITS:alu3.port3
out3[20] << ALU_NBITS:alu3.port3
out3[21] << ALU_NBITS:alu3.port3
out3[22] << ALU_NBITS:alu3.port3
out3[23] << ALU_NBITS:alu3.port3
out3[24] << ALU_NBITS:alu3.port3
out3[25] << ALU_NBITS:alu3.port3
out3[26] << ALU_NBITS:alu3.port3
out3[27] << ALU_NBITS:alu3.port3
out3[28] << ALU_NBITS:alu3.port3
out3[29] << ALU_NBITS:alu3.port3
out3[30] << ALU_NBITS:alu3.port3
out3[31] << ALU_NBITS:alu3.port3
out4[0] << ALU_NBITS:alu4.port3
out4[1] << ALU_NBITS:alu4.port3
out4[2] << ALU_NBITS:alu4.port3
out4[3] << ALU_NBITS:alu4.port3
out4[4] << ALU_NBITS:alu4.port3
out4[5] << ALU_NBITS:alu4.port3
out4[6] << ALU_NBITS:alu4.port3
out4[7] << ALU_NBITS:alu4.port3
out4[8] << ALU_NBITS:alu4.port3
out4[9] << ALU_NBITS:alu4.port3
out4[10] << ALU_NBITS:alu4.port3
out4[11] << ALU_NBITS:alu4.port3
out4[12] << ALU_NBITS:alu4.port3
out4[13] << ALU_NBITS:alu4.port3
out4[14] << ALU_NBITS:alu4.port3
out4[15] << ALU_NBITS:alu4.port3
out4[16] << ALU_NBITS:alu4.port3
out4[17] << ALU_NBITS:alu4.port3
out4[18] << ALU_NBITS:alu4.port3
out4[19] << ALU_NBITS:alu4.port3
out4[20] << ALU_NBITS:alu4.port3
out4[21] << ALU_NBITS:alu4.port3
out4[22] << ALU_NBITS:alu4.port3
out4[23] << ALU_NBITS:alu4.port3
out4[24] << ALU_NBITS:alu4.port3
out4[25] << ALU_NBITS:alu4.port3
out4[26] << ALU_NBITS:alu4.port3
out4[27] << ALU_NBITS:alu4.port3
out4[28] << ALU_NBITS:alu4.port3
out4[29] << ALU_NBITS:alu4.port3
out4[30] << ALU_NBITS:alu4.port3
out4[31] << ALU_NBITS:alu4.port3
out5[0] << ALU_NBITS:alu5.port3
out5[1] << ALU_NBITS:alu5.port3
out5[2] << ALU_NBITS:alu5.port3
out5[3] << ALU_NBITS:alu5.port3
out5[4] << ALU_NBITS:alu5.port3
out5[5] << ALU_NBITS:alu5.port3
out5[6] << ALU_NBITS:alu5.port3
out5[7] << ALU_NBITS:alu5.port3
out5[8] << ALU_NBITS:alu5.port3
out5[9] << ALU_NBITS:alu5.port3
out5[10] << ALU_NBITS:alu5.port3
out5[11] << ALU_NBITS:alu5.port3
out5[12] << ALU_NBITS:alu5.port3
out5[13] << ALU_NBITS:alu5.port3
out5[14] << ALU_NBITS:alu5.port3
out5[15] << ALU_NBITS:alu5.port3
out5[16] << ALU_NBITS:alu5.port3
out5[17] << ALU_NBITS:alu5.port3
out5[18] << ALU_NBITS:alu5.port3
out5[19] << ALU_NBITS:alu5.port3
out5[20] << ALU_NBITS:alu5.port3
out5[21] << ALU_NBITS:alu5.port3
out5[22] << ALU_NBITS:alu5.port3
out5[23] << ALU_NBITS:alu5.port3
out5[24] << ALU_NBITS:alu5.port3
out5[25] << ALU_NBITS:alu5.port3
out5[26] << ALU_NBITS:alu5.port3
out5[27] << ALU_NBITS:alu5.port3
out5[28] << ALU_NBITS:alu5.port3
out5[29] << ALU_NBITS:alu5.port3
out5[30] << ALU_NBITS:alu5.port3
out5[31] << ALU_NBITS:alu5.port3
out6[0] << ALU_NBITS:alu6.port3
out6[1] << ALU_NBITS:alu6.port3
out6[2] << ALU_NBITS:alu6.port3
out6[3] << ALU_NBITS:alu6.port3
out6[4] << ALU_NBITS:alu6.port3
out6[5] << ALU_NBITS:alu6.port3
out6[6] << ALU_NBITS:alu6.port3
out6[7] << ALU_NBITS:alu6.port3
out6[8] << ALU_NBITS:alu6.port3
out6[9] << ALU_NBITS:alu6.port3
out6[10] << ALU_NBITS:alu6.port3
out6[11] << ALU_NBITS:alu6.port3
out6[12] << ALU_NBITS:alu6.port3
out6[13] << ALU_NBITS:alu6.port3
out6[14] << ALU_NBITS:alu6.port3
out6[15] << ALU_NBITS:alu6.port3
out6[16] << ALU_NBITS:alu6.port3
out6[17] << ALU_NBITS:alu6.port3
out6[18] << ALU_NBITS:alu6.port3
out6[19] << ALU_NBITS:alu6.port3
out6[20] << ALU_NBITS:alu6.port3
out6[21] << ALU_NBITS:alu6.port3
out6[22] << ALU_NBITS:alu6.port3
out6[23] << ALU_NBITS:alu6.port3
out6[24] << ALU_NBITS:alu6.port3
out6[25] << ALU_NBITS:alu6.port3
out6[26] << ALU_NBITS:alu6.port3
out6[27] << ALU_NBITS:alu6.port3
out6[28] << ALU_NBITS:alu6.port3
out6[29] << ALU_NBITS:alu6.port3
out6[30] << ALU_NBITS:alu6.port3
out6[31] << ALU_NBITS:alu6.port3
out7[0] << ALU_NBITS:alu7.port3
out7[1] << ALU_NBITS:alu7.port3
out7[2] << ALU_NBITS:alu7.port3
out7[3] << ALU_NBITS:alu7.port3
out7[4] << ALU_NBITS:alu7.port3
out7[5] << ALU_NBITS:alu7.port3
out7[6] << ALU_NBITS:alu7.port3
out7[7] << ALU_NBITS:alu7.port3
out7[8] << ALU_NBITS:alu7.port3
out7[9] << ALU_NBITS:alu7.port3
out7[10] << ALU_NBITS:alu7.port3
out7[11] << ALU_NBITS:alu7.port3
out7[12] << ALU_NBITS:alu7.port3
out7[13] << ALU_NBITS:alu7.port3
out7[14] << ALU_NBITS:alu7.port3
out7[15] << ALU_NBITS:alu7.port3
out7[16] << ALU_NBITS:alu7.port3
out7[17] << ALU_NBITS:alu7.port3
out7[18] << ALU_NBITS:alu7.port3
out7[19] << ALU_NBITS:alu7.port3
out7[20] << ALU_NBITS:alu7.port3
out7[21] << ALU_NBITS:alu7.port3
out7[22] << ALU_NBITS:alu7.port3
out7[23] << ALU_NBITS:alu7.port3
out7[24] << ALU_NBITS:alu7.port3
out7[25] << ALU_NBITS:alu7.port3
out7[26] << ALU_NBITS:alu7.port3
out7[27] << ALU_NBITS:alu7.port3
out7[28] << ALU_NBITS:alu7.port3
out7[29] << ALU_NBITS:alu7.port3
out7[30] << ALU_NBITS:alu7.port3
out7[31] << ALU_NBITS:alu7.port3
out8[0] << ALU_NBITS:alu8.port3
out8[1] << ALU_NBITS:alu8.port3
out8[2] << ALU_NBITS:alu8.port3
out8[3] << ALU_NBITS:alu8.port3
out8[4] << ALU_NBITS:alu8.port3
out8[5] << ALU_NBITS:alu8.port3
out8[6] << ALU_NBITS:alu8.port3
out8[7] << ALU_NBITS:alu8.port3
out8[8] << ALU_NBITS:alu8.port3
out8[9] << ALU_NBITS:alu8.port3
out8[10] << ALU_NBITS:alu8.port3
out8[11] << ALU_NBITS:alu8.port3
out8[12] << ALU_NBITS:alu8.port3
out8[13] << ALU_NBITS:alu8.port3
out8[14] << ALU_NBITS:alu8.port3
out8[15] << ALU_NBITS:alu8.port3
out8[16] << ALU_NBITS:alu8.port3
out8[17] << ALU_NBITS:alu8.port3
out8[18] << ALU_NBITS:alu8.port3
out8[19] << ALU_NBITS:alu8.port3
out8[20] << ALU_NBITS:alu8.port3
out8[21] << ALU_NBITS:alu8.port3
out8[22] << ALU_NBITS:alu8.port3
out8[23] << ALU_NBITS:alu8.port3
out8[24] << ALU_NBITS:alu8.port3
out8[25] << ALU_NBITS:alu8.port3
out8[26] << ALU_NBITS:alu8.port3
out8[27] << ALU_NBITS:alu8.port3
out8[28] << ALU_NBITS:alu8.port3
out8[29] << ALU_NBITS:alu8.port3
out8[30] << ALU_NBITS:alu8.port3
out8[31] << ALU_NBITS:alu8.port3


|ALU_Vec|ALU_NBITS:alu1
inA[0] => Mult0.IN31
inA[0] => Add0.IN32
inA[0] => Add1.IN64
inA[0] => Div0.IN31
inA[1] => Mult0.IN30
inA[1] => Add0.IN31
inA[1] => Add1.IN63
inA[1] => Div0.IN30
inA[2] => Mult0.IN29
inA[2] => Add0.IN30
inA[2] => Add1.IN62
inA[2] => Div0.IN29
inA[3] => Mult0.IN28
inA[3] => Add0.IN29
inA[3] => Add1.IN61
inA[3] => Div0.IN28
inA[4] => Mult0.IN27
inA[4] => Add0.IN28
inA[4] => Add1.IN60
inA[4] => Div0.IN27
inA[5] => Mult0.IN26
inA[5] => Add0.IN27
inA[5] => Add1.IN59
inA[5] => Div0.IN26
inA[6] => Mult0.IN25
inA[6] => Add0.IN26
inA[6] => Add1.IN58
inA[6] => Div0.IN25
inA[7] => Mult0.IN24
inA[7] => Add0.IN25
inA[7] => Add1.IN57
inA[7] => Div0.IN24
inA[8] => Mult0.IN23
inA[8] => Add0.IN24
inA[8] => Add1.IN56
inA[8] => Div0.IN23
inA[9] => Mult0.IN22
inA[9] => Add0.IN23
inA[9] => Add1.IN55
inA[9] => Div0.IN22
inA[10] => Mult0.IN21
inA[10] => Add0.IN22
inA[10] => Add1.IN54
inA[10] => Div0.IN21
inA[11] => Mult0.IN20
inA[11] => Add0.IN21
inA[11] => Add1.IN53
inA[11] => Div0.IN20
inA[12] => Mult0.IN19
inA[12] => Add0.IN20
inA[12] => Add1.IN52
inA[12] => Div0.IN19
inA[13] => Mult0.IN18
inA[13] => Add0.IN19
inA[13] => Add1.IN51
inA[13] => Div0.IN18
inA[14] => Mult0.IN17
inA[14] => Add0.IN18
inA[14] => Add1.IN50
inA[14] => Div0.IN17
inA[15] => Mult0.IN16
inA[15] => Add0.IN17
inA[15] => Add1.IN49
inA[15] => Div0.IN16
inA[16] => Mult0.IN15
inA[16] => Add0.IN16
inA[16] => Add1.IN48
inA[16] => Div0.IN15
inA[17] => Mult0.IN14
inA[17] => Add0.IN15
inA[17] => Add1.IN47
inA[17] => Div0.IN14
inA[18] => Mult0.IN13
inA[18] => Add0.IN14
inA[18] => Add1.IN46
inA[18] => Div0.IN13
inA[19] => Mult0.IN12
inA[19] => Add0.IN13
inA[19] => Add1.IN45
inA[19] => Div0.IN12
inA[20] => Mult0.IN11
inA[20] => Add0.IN12
inA[20] => Add1.IN44
inA[20] => Div0.IN11
inA[21] => Mult0.IN10
inA[21] => Add0.IN11
inA[21] => Add1.IN43
inA[21] => Div0.IN10
inA[22] => Mult0.IN9
inA[22] => Add0.IN10
inA[22] => Add1.IN42
inA[22] => Div0.IN9
inA[23] => Mult0.IN8
inA[23] => Add0.IN9
inA[23] => Add1.IN41
inA[23] => Div0.IN8
inA[24] => Mult0.IN7
inA[24] => Add0.IN8
inA[24] => Add1.IN40
inA[24] => Div0.IN7
inA[25] => Mult0.IN6
inA[25] => Add0.IN7
inA[25] => Add1.IN39
inA[25] => Div0.IN6
inA[26] => Mult0.IN5
inA[26] => Add0.IN6
inA[26] => Add1.IN38
inA[26] => Div0.IN5
inA[27] => Mult0.IN4
inA[27] => Add0.IN5
inA[27] => Add1.IN37
inA[27] => Div0.IN4
inA[28] => Mult0.IN3
inA[28] => Add0.IN4
inA[28] => Add1.IN36
inA[28] => Div0.IN3
inA[29] => Mult0.IN2
inA[29] => Add0.IN3
inA[29] => Add1.IN35
inA[29] => Div0.IN2
inA[30] => Mult0.IN1
inA[30] => Add0.IN2
inA[30] => Add1.IN34
inA[30] => Div0.IN1
inA[31] => Mult0.IN0
inA[31] => Add0.IN1
inA[31] => Add1.IN33
inA[31] => Div0.IN0
inB[0] => Mult0.IN63
inB[0] => Add0.IN64
inB[0] => Div0.IN63
inB[0] => Add1.IN32
inB[1] => Mult0.IN62
inB[1] => Add0.IN63
inB[1] => Div0.IN62
inB[1] => Add1.IN31
inB[2] => Mult0.IN61
inB[2] => Add0.IN62
inB[2] => Div0.IN61
inB[2] => Add1.IN30
inB[3] => Mult0.IN60
inB[3] => Add0.IN61
inB[3] => Div0.IN60
inB[3] => Add1.IN29
inB[4] => Mult0.IN59
inB[4] => Add0.IN60
inB[4] => Div0.IN59
inB[4] => Add1.IN28
inB[5] => Mult0.IN58
inB[5] => Add0.IN59
inB[5] => Div0.IN58
inB[5] => Add1.IN27
inB[6] => Mult0.IN57
inB[6] => Add0.IN58
inB[6] => Div0.IN57
inB[6] => Add1.IN26
inB[7] => Mult0.IN56
inB[7] => Add0.IN57
inB[7] => Div0.IN56
inB[7] => Add1.IN25
inB[8] => Mult0.IN55
inB[8] => Add0.IN56
inB[8] => Div0.IN55
inB[8] => Add1.IN24
inB[9] => Mult0.IN54
inB[9] => Add0.IN55
inB[9] => Div0.IN54
inB[9] => Add1.IN23
inB[10] => Mult0.IN53
inB[10] => Add0.IN54
inB[10] => Div0.IN53
inB[10] => Add1.IN22
inB[11] => Mult0.IN52
inB[11] => Add0.IN53
inB[11] => Div0.IN52
inB[11] => Add1.IN21
inB[12] => Mult0.IN51
inB[12] => Add0.IN52
inB[12] => Div0.IN51
inB[12] => Add1.IN20
inB[13] => Mult0.IN50
inB[13] => Add0.IN51
inB[13] => Div0.IN50
inB[13] => Add1.IN19
inB[14] => Mult0.IN49
inB[14] => Add0.IN50
inB[14] => Div0.IN49
inB[14] => Add1.IN18
inB[15] => Mult0.IN48
inB[15] => Add0.IN49
inB[15] => Div0.IN48
inB[15] => Add1.IN17
inB[16] => Mult0.IN47
inB[16] => Add0.IN48
inB[16] => Div0.IN47
inB[16] => Add1.IN16
inB[17] => Mult0.IN46
inB[17] => Add0.IN47
inB[17] => Div0.IN46
inB[17] => Add1.IN15
inB[18] => Mult0.IN45
inB[18] => Add0.IN46
inB[18] => Div0.IN45
inB[18] => Add1.IN14
inB[19] => Mult0.IN44
inB[19] => Add0.IN45
inB[19] => Div0.IN44
inB[19] => Add1.IN13
inB[20] => Mult0.IN43
inB[20] => Add0.IN44
inB[20] => Div0.IN43
inB[20] => Add1.IN12
inB[21] => Mult0.IN42
inB[21] => Add0.IN43
inB[21] => Div0.IN42
inB[21] => Add1.IN11
inB[22] => Mult0.IN41
inB[22] => Add0.IN42
inB[22] => Div0.IN41
inB[22] => Add1.IN10
inB[23] => Mult0.IN40
inB[23] => Add0.IN41
inB[23] => Div0.IN40
inB[23] => Add1.IN9
inB[24] => Mult0.IN39
inB[24] => Add0.IN40
inB[24] => Div0.IN39
inB[24] => Add1.IN8
inB[25] => Mult0.IN38
inB[25] => Add0.IN39
inB[25] => Div0.IN38
inB[25] => Add1.IN7
inB[26] => Mult0.IN37
inB[26] => Add0.IN38
inB[26] => Div0.IN37
inB[26] => Add1.IN6
inB[27] => Mult0.IN36
inB[27] => Add0.IN37
inB[27] => Div0.IN36
inB[27] => Add1.IN5
inB[28] => Mult0.IN35
inB[28] => Add0.IN36
inB[28] => Div0.IN35
inB[28] => Add1.IN4
inB[29] => Mult0.IN34
inB[29] => Add0.IN35
inB[29] => Div0.IN34
inB[29] => Add1.IN3
inB[30] => Mult0.IN33
inB[30] => Add0.IN34
inB[30] => Div0.IN33
inB[30] => Add1.IN2
inB[31] => Mult0.IN32
inB[31] => Add0.IN33
inB[31] => Div0.IN32
inB[31] => Add1.IN1
selec[0] => selec[0].IN1
selec[1] => selec[1].IN1
out[0] <= mux_4to1:muxd.port0
out[1] <= mux_4to1:muxd.port0
out[2] <= mux_4to1:muxd.port0
out[3] <= mux_4to1:muxd.port0
out[4] <= mux_4to1:muxd.port0
out[5] <= mux_4to1:muxd.port0
out[6] <= mux_4to1:muxd.port0
out[7] <= mux_4to1:muxd.port0
out[8] <= mux_4to1:muxd.port0
out[9] <= mux_4to1:muxd.port0
out[10] <= mux_4to1:muxd.port0
out[11] <= mux_4to1:muxd.port0
out[12] <= mux_4to1:muxd.port0
out[13] <= mux_4to1:muxd.port0
out[14] <= mux_4to1:muxd.port0
out[15] <= mux_4to1:muxd.port0
out[16] <= mux_4to1:muxd.port0
out[17] <= mux_4to1:muxd.port0
out[18] <= mux_4to1:muxd.port0
out[19] <= mux_4to1:muxd.port0
out[20] <= mux_4to1:muxd.port0
out[21] <= mux_4to1:muxd.port0
out[22] <= mux_4to1:muxd.port0
out[23] <= mux_4to1:muxd.port0
out[24] <= mux_4to1:muxd.port0
out[25] <= mux_4to1:muxd.port0
out[26] <= mux_4to1:muxd.port0
out[27] <= mux_4to1:muxd.port0
out[28] <= mux_4to1:muxd.port0
out[29] <= mux_4to1:muxd.port0
out[30] <= mux_4to1:muxd.port0
out[31] <= mux_4to1:muxd.port0


|ALU_Vec|ALU_NBITS:alu1|mux_4to1:muxd
Y[0] <= mux_2to1:mux3.port0
Y[1] <= mux_2to1:mux3.port0
Y[2] <= mux_2to1:mux3.port0
Y[3] <= mux_2to1:mux3.port0
Y[4] <= mux_2to1:mux3.port0
Y[5] <= mux_2to1:mux3.port0
Y[6] <= mux_2to1:mux3.port0
Y[7] <= mux_2to1:mux3.port0
Y[8] <= mux_2to1:mux3.port0
Y[9] <= mux_2to1:mux3.port0
Y[10] <= mux_2to1:mux3.port0
Y[11] <= mux_2to1:mux3.port0
Y[12] <= mux_2to1:mux3.port0
Y[13] <= mux_2to1:mux3.port0
Y[14] <= mux_2to1:mux3.port0
Y[15] <= mux_2to1:mux3.port0
Y[16] <= mux_2to1:mux3.port0
Y[17] <= mux_2to1:mux3.port0
Y[18] <= mux_2to1:mux3.port0
Y[19] <= mux_2to1:mux3.port0
Y[20] <= mux_2to1:mux3.port0
Y[21] <= mux_2to1:mux3.port0
Y[22] <= mux_2to1:mux3.port0
Y[23] <= mux_2to1:mux3.port0
Y[24] <= mux_2to1:mux3.port0
Y[25] <= mux_2to1:mux3.port0
Y[26] <= mux_2to1:mux3.port0
Y[27] <= mux_2to1:mux3.port0
Y[28] <= mux_2to1:mux3.port0
Y[29] <= mux_2to1:mux3.port0
Y[30] <= mux_2to1:mux3.port0
Y[31] <= mux_2to1:mux3.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C[0] => C[0].IN1
C[1] => C[1].IN1
C[2] => C[2].IN1
C[3] => C[3].IN1
C[4] => C[4].IN1
C[5] => C[5].IN1
C[6] => C[6].IN1
C[7] => C[7].IN1
C[8] => C[8].IN1
C[9] => C[9].IN1
C[10] => C[10].IN1
C[11] => C[11].IN1
C[12] => C[12].IN1
C[13] => C[13].IN1
C[14] => C[14].IN1
C[15] => C[15].IN1
C[16] => C[16].IN1
C[17] => C[17].IN1
C[18] => C[18].IN1
C[19] => C[19].IN1
C[20] => C[20].IN1
C[21] => C[21].IN1
C[22] => C[22].IN1
C[23] => C[23].IN1
C[24] => C[24].IN1
C[25] => C[25].IN1
C[26] => C[26].IN1
C[27] => C[27].IN1
C[28] => C[28].IN1
C[29] => C[29].IN1
C[30] => C[30].IN1
C[31] => C[31].IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
sel1 => sel1.IN2
sel2 => sel2.IN1


|ALU_Vec|ALU_NBITS:alu1|mux_4to1:muxd|mux_2to1:mux1
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu1|mux_4to1:muxd|mux_2to1:mux2
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu1|mux_4to1:muxd|mux_2to1:mux3
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu2
inA[0] => Mult0.IN31
inA[0] => Add0.IN32
inA[0] => Add1.IN64
inA[0] => Div0.IN31
inA[1] => Mult0.IN30
inA[1] => Add0.IN31
inA[1] => Add1.IN63
inA[1] => Div0.IN30
inA[2] => Mult0.IN29
inA[2] => Add0.IN30
inA[2] => Add1.IN62
inA[2] => Div0.IN29
inA[3] => Mult0.IN28
inA[3] => Add0.IN29
inA[3] => Add1.IN61
inA[3] => Div0.IN28
inA[4] => Mult0.IN27
inA[4] => Add0.IN28
inA[4] => Add1.IN60
inA[4] => Div0.IN27
inA[5] => Mult0.IN26
inA[5] => Add0.IN27
inA[5] => Add1.IN59
inA[5] => Div0.IN26
inA[6] => Mult0.IN25
inA[6] => Add0.IN26
inA[6] => Add1.IN58
inA[6] => Div0.IN25
inA[7] => Mult0.IN24
inA[7] => Add0.IN25
inA[7] => Add1.IN57
inA[7] => Div0.IN24
inA[8] => Mult0.IN23
inA[8] => Add0.IN24
inA[8] => Add1.IN56
inA[8] => Div0.IN23
inA[9] => Mult0.IN22
inA[9] => Add0.IN23
inA[9] => Add1.IN55
inA[9] => Div0.IN22
inA[10] => Mult0.IN21
inA[10] => Add0.IN22
inA[10] => Add1.IN54
inA[10] => Div0.IN21
inA[11] => Mult0.IN20
inA[11] => Add0.IN21
inA[11] => Add1.IN53
inA[11] => Div0.IN20
inA[12] => Mult0.IN19
inA[12] => Add0.IN20
inA[12] => Add1.IN52
inA[12] => Div0.IN19
inA[13] => Mult0.IN18
inA[13] => Add0.IN19
inA[13] => Add1.IN51
inA[13] => Div0.IN18
inA[14] => Mult0.IN17
inA[14] => Add0.IN18
inA[14] => Add1.IN50
inA[14] => Div0.IN17
inA[15] => Mult0.IN16
inA[15] => Add0.IN17
inA[15] => Add1.IN49
inA[15] => Div0.IN16
inA[16] => Mult0.IN15
inA[16] => Add0.IN16
inA[16] => Add1.IN48
inA[16] => Div0.IN15
inA[17] => Mult0.IN14
inA[17] => Add0.IN15
inA[17] => Add1.IN47
inA[17] => Div0.IN14
inA[18] => Mult0.IN13
inA[18] => Add0.IN14
inA[18] => Add1.IN46
inA[18] => Div0.IN13
inA[19] => Mult0.IN12
inA[19] => Add0.IN13
inA[19] => Add1.IN45
inA[19] => Div0.IN12
inA[20] => Mult0.IN11
inA[20] => Add0.IN12
inA[20] => Add1.IN44
inA[20] => Div0.IN11
inA[21] => Mult0.IN10
inA[21] => Add0.IN11
inA[21] => Add1.IN43
inA[21] => Div0.IN10
inA[22] => Mult0.IN9
inA[22] => Add0.IN10
inA[22] => Add1.IN42
inA[22] => Div0.IN9
inA[23] => Mult0.IN8
inA[23] => Add0.IN9
inA[23] => Add1.IN41
inA[23] => Div0.IN8
inA[24] => Mult0.IN7
inA[24] => Add0.IN8
inA[24] => Add1.IN40
inA[24] => Div0.IN7
inA[25] => Mult0.IN6
inA[25] => Add0.IN7
inA[25] => Add1.IN39
inA[25] => Div0.IN6
inA[26] => Mult0.IN5
inA[26] => Add0.IN6
inA[26] => Add1.IN38
inA[26] => Div0.IN5
inA[27] => Mult0.IN4
inA[27] => Add0.IN5
inA[27] => Add1.IN37
inA[27] => Div0.IN4
inA[28] => Mult0.IN3
inA[28] => Add0.IN4
inA[28] => Add1.IN36
inA[28] => Div0.IN3
inA[29] => Mult0.IN2
inA[29] => Add0.IN3
inA[29] => Add1.IN35
inA[29] => Div0.IN2
inA[30] => Mult0.IN1
inA[30] => Add0.IN2
inA[30] => Add1.IN34
inA[30] => Div0.IN1
inA[31] => Mult0.IN0
inA[31] => Add0.IN1
inA[31] => Add1.IN33
inA[31] => Div0.IN0
inB[0] => Mult0.IN63
inB[0] => Add0.IN64
inB[0] => Div0.IN63
inB[0] => Add1.IN32
inB[1] => Mult0.IN62
inB[1] => Add0.IN63
inB[1] => Div0.IN62
inB[1] => Add1.IN31
inB[2] => Mult0.IN61
inB[2] => Add0.IN62
inB[2] => Div0.IN61
inB[2] => Add1.IN30
inB[3] => Mult0.IN60
inB[3] => Add0.IN61
inB[3] => Div0.IN60
inB[3] => Add1.IN29
inB[4] => Mult0.IN59
inB[4] => Add0.IN60
inB[4] => Div0.IN59
inB[4] => Add1.IN28
inB[5] => Mult0.IN58
inB[5] => Add0.IN59
inB[5] => Div0.IN58
inB[5] => Add1.IN27
inB[6] => Mult0.IN57
inB[6] => Add0.IN58
inB[6] => Div0.IN57
inB[6] => Add1.IN26
inB[7] => Mult0.IN56
inB[7] => Add0.IN57
inB[7] => Div0.IN56
inB[7] => Add1.IN25
inB[8] => Mult0.IN55
inB[8] => Add0.IN56
inB[8] => Div0.IN55
inB[8] => Add1.IN24
inB[9] => Mult0.IN54
inB[9] => Add0.IN55
inB[9] => Div0.IN54
inB[9] => Add1.IN23
inB[10] => Mult0.IN53
inB[10] => Add0.IN54
inB[10] => Div0.IN53
inB[10] => Add1.IN22
inB[11] => Mult0.IN52
inB[11] => Add0.IN53
inB[11] => Div0.IN52
inB[11] => Add1.IN21
inB[12] => Mult0.IN51
inB[12] => Add0.IN52
inB[12] => Div0.IN51
inB[12] => Add1.IN20
inB[13] => Mult0.IN50
inB[13] => Add0.IN51
inB[13] => Div0.IN50
inB[13] => Add1.IN19
inB[14] => Mult0.IN49
inB[14] => Add0.IN50
inB[14] => Div0.IN49
inB[14] => Add1.IN18
inB[15] => Mult0.IN48
inB[15] => Add0.IN49
inB[15] => Div0.IN48
inB[15] => Add1.IN17
inB[16] => Mult0.IN47
inB[16] => Add0.IN48
inB[16] => Div0.IN47
inB[16] => Add1.IN16
inB[17] => Mult0.IN46
inB[17] => Add0.IN47
inB[17] => Div0.IN46
inB[17] => Add1.IN15
inB[18] => Mult0.IN45
inB[18] => Add0.IN46
inB[18] => Div0.IN45
inB[18] => Add1.IN14
inB[19] => Mult0.IN44
inB[19] => Add0.IN45
inB[19] => Div0.IN44
inB[19] => Add1.IN13
inB[20] => Mult0.IN43
inB[20] => Add0.IN44
inB[20] => Div0.IN43
inB[20] => Add1.IN12
inB[21] => Mult0.IN42
inB[21] => Add0.IN43
inB[21] => Div0.IN42
inB[21] => Add1.IN11
inB[22] => Mult0.IN41
inB[22] => Add0.IN42
inB[22] => Div0.IN41
inB[22] => Add1.IN10
inB[23] => Mult0.IN40
inB[23] => Add0.IN41
inB[23] => Div0.IN40
inB[23] => Add1.IN9
inB[24] => Mult0.IN39
inB[24] => Add0.IN40
inB[24] => Div0.IN39
inB[24] => Add1.IN8
inB[25] => Mult0.IN38
inB[25] => Add0.IN39
inB[25] => Div0.IN38
inB[25] => Add1.IN7
inB[26] => Mult0.IN37
inB[26] => Add0.IN38
inB[26] => Div0.IN37
inB[26] => Add1.IN6
inB[27] => Mult0.IN36
inB[27] => Add0.IN37
inB[27] => Div0.IN36
inB[27] => Add1.IN5
inB[28] => Mult0.IN35
inB[28] => Add0.IN36
inB[28] => Div0.IN35
inB[28] => Add1.IN4
inB[29] => Mult0.IN34
inB[29] => Add0.IN35
inB[29] => Div0.IN34
inB[29] => Add1.IN3
inB[30] => Mult0.IN33
inB[30] => Add0.IN34
inB[30] => Div0.IN33
inB[30] => Add1.IN2
inB[31] => Mult0.IN32
inB[31] => Add0.IN33
inB[31] => Div0.IN32
inB[31] => Add1.IN1
selec[0] => selec[0].IN1
selec[1] => selec[1].IN1
out[0] <= mux_4to1:muxd.port0
out[1] <= mux_4to1:muxd.port0
out[2] <= mux_4to1:muxd.port0
out[3] <= mux_4to1:muxd.port0
out[4] <= mux_4to1:muxd.port0
out[5] <= mux_4to1:muxd.port0
out[6] <= mux_4to1:muxd.port0
out[7] <= mux_4to1:muxd.port0
out[8] <= mux_4to1:muxd.port0
out[9] <= mux_4to1:muxd.port0
out[10] <= mux_4to1:muxd.port0
out[11] <= mux_4to1:muxd.port0
out[12] <= mux_4to1:muxd.port0
out[13] <= mux_4to1:muxd.port0
out[14] <= mux_4to1:muxd.port0
out[15] <= mux_4to1:muxd.port0
out[16] <= mux_4to1:muxd.port0
out[17] <= mux_4to1:muxd.port0
out[18] <= mux_4to1:muxd.port0
out[19] <= mux_4to1:muxd.port0
out[20] <= mux_4to1:muxd.port0
out[21] <= mux_4to1:muxd.port0
out[22] <= mux_4to1:muxd.port0
out[23] <= mux_4to1:muxd.port0
out[24] <= mux_4to1:muxd.port0
out[25] <= mux_4to1:muxd.port0
out[26] <= mux_4to1:muxd.port0
out[27] <= mux_4to1:muxd.port0
out[28] <= mux_4to1:muxd.port0
out[29] <= mux_4to1:muxd.port0
out[30] <= mux_4to1:muxd.port0
out[31] <= mux_4to1:muxd.port0


|ALU_Vec|ALU_NBITS:alu2|mux_4to1:muxd
Y[0] <= mux_2to1:mux3.port0
Y[1] <= mux_2to1:mux3.port0
Y[2] <= mux_2to1:mux3.port0
Y[3] <= mux_2to1:mux3.port0
Y[4] <= mux_2to1:mux3.port0
Y[5] <= mux_2to1:mux3.port0
Y[6] <= mux_2to1:mux3.port0
Y[7] <= mux_2to1:mux3.port0
Y[8] <= mux_2to1:mux3.port0
Y[9] <= mux_2to1:mux3.port0
Y[10] <= mux_2to1:mux3.port0
Y[11] <= mux_2to1:mux3.port0
Y[12] <= mux_2to1:mux3.port0
Y[13] <= mux_2to1:mux3.port0
Y[14] <= mux_2to1:mux3.port0
Y[15] <= mux_2to1:mux3.port0
Y[16] <= mux_2to1:mux3.port0
Y[17] <= mux_2to1:mux3.port0
Y[18] <= mux_2to1:mux3.port0
Y[19] <= mux_2to1:mux3.port0
Y[20] <= mux_2to1:mux3.port0
Y[21] <= mux_2to1:mux3.port0
Y[22] <= mux_2to1:mux3.port0
Y[23] <= mux_2to1:mux3.port0
Y[24] <= mux_2to1:mux3.port0
Y[25] <= mux_2to1:mux3.port0
Y[26] <= mux_2to1:mux3.port0
Y[27] <= mux_2to1:mux3.port0
Y[28] <= mux_2to1:mux3.port0
Y[29] <= mux_2to1:mux3.port0
Y[30] <= mux_2to1:mux3.port0
Y[31] <= mux_2to1:mux3.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C[0] => C[0].IN1
C[1] => C[1].IN1
C[2] => C[2].IN1
C[3] => C[3].IN1
C[4] => C[4].IN1
C[5] => C[5].IN1
C[6] => C[6].IN1
C[7] => C[7].IN1
C[8] => C[8].IN1
C[9] => C[9].IN1
C[10] => C[10].IN1
C[11] => C[11].IN1
C[12] => C[12].IN1
C[13] => C[13].IN1
C[14] => C[14].IN1
C[15] => C[15].IN1
C[16] => C[16].IN1
C[17] => C[17].IN1
C[18] => C[18].IN1
C[19] => C[19].IN1
C[20] => C[20].IN1
C[21] => C[21].IN1
C[22] => C[22].IN1
C[23] => C[23].IN1
C[24] => C[24].IN1
C[25] => C[25].IN1
C[26] => C[26].IN1
C[27] => C[27].IN1
C[28] => C[28].IN1
C[29] => C[29].IN1
C[30] => C[30].IN1
C[31] => C[31].IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
sel1 => sel1.IN2
sel2 => sel2.IN1


|ALU_Vec|ALU_NBITS:alu2|mux_4to1:muxd|mux_2to1:mux1
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu2|mux_4to1:muxd|mux_2to1:mux2
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu2|mux_4to1:muxd|mux_2to1:mux3
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu3
inA[0] => Mult0.IN31
inA[0] => Add0.IN32
inA[0] => Add1.IN64
inA[0] => Div0.IN31
inA[1] => Mult0.IN30
inA[1] => Add0.IN31
inA[1] => Add1.IN63
inA[1] => Div0.IN30
inA[2] => Mult0.IN29
inA[2] => Add0.IN30
inA[2] => Add1.IN62
inA[2] => Div0.IN29
inA[3] => Mult0.IN28
inA[3] => Add0.IN29
inA[3] => Add1.IN61
inA[3] => Div0.IN28
inA[4] => Mult0.IN27
inA[4] => Add0.IN28
inA[4] => Add1.IN60
inA[4] => Div0.IN27
inA[5] => Mult0.IN26
inA[5] => Add0.IN27
inA[5] => Add1.IN59
inA[5] => Div0.IN26
inA[6] => Mult0.IN25
inA[6] => Add0.IN26
inA[6] => Add1.IN58
inA[6] => Div0.IN25
inA[7] => Mult0.IN24
inA[7] => Add0.IN25
inA[7] => Add1.IN57
inA[7] => Div0.IN24
inA[8] => Mult0.IN23
inA[8] => Add0.IN24
inA[8] => Add1.IN56
inA[8] => Div0.IN23
inA[9] => Mult0.IN22
inA[9] => Add0.IN23
inA[9] => Add1.IN55
inA[9] => Div0.IN22
inA[10] => Mult0.IN21
inA[10] => Add0.IN22
inA[10] => Add1.IN54
inA[10] => Div0.IN21
inA[11] => Mult0.IN20
inA[11] => Add0.IN21
inA[11] => Add1.IN53
inA[11] => Div0.IN20
inA[12] => Mult0.IN19
inA[12] => Add0.IN20
inA[12] => Add1.IN52
inA[12] => Div0.IN19
inA[13] => Mult0.IN18
inA[13] => Add0.IN19
inA[13] => Add1.IN51
inA[13] => Div0.IN18
inA[14] => Mult0.IN17
inA[14] => Add0.IN18
inA[14] => Add1.IN50
inA[14] => Div0.IN17
inA[15] => Mult0.IN16
inA[15] => Add0.IN17
inA[15] => Add1.IN49
inA[15] => Div0.IN16
inA[16] => Mult0.IN15
inA[16] => Add0.IN16
inA[16] => Add1.IN48
inA[16] => Div0.IN15
inA[17] => Mult0.IN14
inA[17] => Add0.IN15
inA[17] => Add1.IN47
inA[17] => Div0.IN14
inA[18] => Mult0.IN13
inA[18] => Add0.IN14
inA[18] => Add1.IN46
inA[18] => Div0.IN13
inA[19] => Mult0.IN12
inA[19] => Add0.IN13
inA[19] => Add1.IN45
inA[19] => Div0.IN12
inA[20] => Mult0.IN11
inA[20] => Add0.IN12
inA[20] => Add1.IN44
inA[20] => Div0.IN11
inA[21] => Mult0.IN10
inA[21] => Add0.IN11
inA[21] => Add1.IN43
inA[21] => Div0.IN10
inA[22] => Mult0.IN9
inA[22] => Add0.IN10
inA[22] => Add1.IN42
inA[22] => Div0.IN9
inA[23] => Mult0.IN8
inA[23] => Add0.IN9
inA[23] => Add1.IN41
inA[23] => Div0.IN8
inA[24] => Mult0.IN7
inA[24] => Add0.IN8
inA[24] => Add1.IN40
inA[24] => Div0.IN7
inA[25] => Mult0.IN6
inA[25] => Add0.IN7
inA[25] => Add1.IN39
inA[25] => Div0.IN6
inA[26] => Mult0.IN5
inA[26] => Add0.IN6
inA[26] => Add1.IN38
inA[26] => Div0.IN5
inA[27] => Mult0.IN4
inA[27] => Add0.IN5
inA[27] => Add1.IN37
inA[27] => Div0.IN4
inA[28] => Mult0.IN3
inA[28] => Add0.IN4
inA[28] => Add1.IN36
inA[28] => Div0.IN3
inA[29] => Mult0.IN2
inA[29] => Add0.IN3
inA[29] => Add1.IN35
inA[29] => Div0.IN2
inA[30] => Mult0.IN1
inA[30] => Add0.IN2
inA[30] => Add1.IN34
inA[30] => Div0.IN1
inA[31] => Mult0.IN0
inA[31] => Add0.IN1
inA[31] => Add1.IN33
inA[31] => Div0.IN0
inB[0] => Mult0.IN63
inB[0] => Add0.IN64
inB[0] => Div0.IN63
inB[0] => Add1.IN32
inB[1] => Mult0.IN62
inB[1] => Add0.IN63
inB[1] => Div0.IN62
inB[1] => Add1.IN31
inB[2] => Mult0.IN61
inB[2] => Add0.IN62
inB[2] => Div0.IN61
inB[2] => Add1.IN30
inB[3] => Mult0.IN60
inB[3] => Add0.IN61
inB[3] => Div0.IN60
inB[3] => Add1.IN29
inB[4] => Mult0.IN59
inB[4] => Add0.IN60
inB[4] => Div0.IN59
inB[4] => Add1.IN28
inB[5] => Mult0.IN58
inB[5] => Add0.IN59
inB[5] => Div0.IN58
inB[5] => Add1.IN27
inB[6] => Mult0.IN57
inB[6] => Add0.IN58
inB[6] => Div0.IN57
inB[6] => Add1.IN26
inB[7] => Mult0.IN56
inB[7] => Add0.IN57
inB[7] => Div0.IN56
inB[7] => Add1.IN25
inB[8] => Mult0.IN55
inB[8] => Add0.IN56
inB[8] => Div0.IN55
inB[8] => Add1.IN24
inB[9] => Mult0.IN54
inB[9] => Add0.IN55
inB[9] => Div0.IN54
inB[9] => Add1.IN23
inB[10] => Mult0.IN53
inB[10] => Add0.IN54
inB[10] => Div0.IN53
inB[10] => Add1.IN22
inB[11] => Mult0.IN52
inB[11] => Add0.IN53
inB[11] => Div0.IN52
inB[11] => Add1.IN21
inB[12] => Mult0.IN51
inB[12] => Add0.IN52
inB[12] => Div0.IN51
inB[12] => Add1.IN20
inB[13] => Mult0.IN50
inB[13] => Add0.IN51
inB[13] => Div0.IN50
inB[13] => Add1.IN19
inB[14] => Mult0.IN49
inB[14] => Add0.IN50
inB[14] => Div0.IN49
inB[14] => Add1.IN18
inB[15] => Mult0.IN48
inB[15] => Add0.IN49
inB[15] => Div0.IN48
inB[15] => Add1.IN17
inB[16] => Mult0.IN47
inB[16] => Add0.IN48
inB[16] => Div0.IN47
inB[16] => Add1.IN16
inB[17] => Mult0.IN46
inB[17] => Add0.IN47
inB[17] => Div0.IN46
inB[17] => Add1.IN15
inB[18] => Mult0.IN45
inB[18] => Add0.IN46
inB[18] => Div0.IN45
inB[18] => Add1.IN14
inB[19] => Mult0.IN44
inB[19] => Add0.IN45
inB[19] => Div0.IN44
inB[19] => Add1.IN13
inB[20] => Mult0.IN43
inB[20] => Add0.IN44
inB[20] => Div0.IN43
inB[20] => Add1.IN12
inB[21] => Mult0.IN42
inB[21] => Add0.IN43
inB[21] => Div0.IN42
inB[21] => Add1.IN11
inB[22] => Mult0.IN41
inB[22] => Add0.IN42
inB[22] => Div0.IN41
inB[22] => Add1.IN10
inB[23] => Mult0.IN40
inB[23] => Add0.IN41
inB[23] => Div0.IN40
inB[23] => Add1.IN9
inB[24] => Mult0.IN39
inB[24] => Add0.IN40
inB[24] => Div0.IN39
inB[24] => Add1.IN8
inB[25] => Mult0.IN38
inB[25] => Add0.IN39
inB[25] => Div0.IN38
inB[25] => Add1.IN7
inB[26] => Mult0.IN37
inB[26] => Add0.IN38
inB[26] => Div0.IN37
inB[26] => Add1.IN6
inB[27] => Mult0.IN36
inB[27] => Add0.IN37
inB[27] => Div0.IN36
inB[27] => Add1.IN5
inB[28] => Mult0.IN35
inB[28] => Add0.IN36
inB[28] => Div0.IN35
inB[28] => Add1.IN4
inB[29] => Mult0.IN34
inB[29] => Add0.IN35
inB[29] => Div0.IN34
inB[29] => Add1.IN3
inB[30] => Mult0.IN33
inB[30] => Add0.IN34
inB[30] => Div0.IN33
inB[30] => Add1.IN2
inB[31] => Mult0.IN32
inB[31] => Add0.IN33
inB[31] => Div0.IN32
inB[31] => Add1.IN1
selec[0] => selec[0].IN1
selec[1] => selec[1].IN1
out[0] <= mux_4to1:muxd.port0
out[1] <= mux_4to1:muxd.port0
out[2] <= mux_4to1:muxd.port0
out[3] <= mux_4to1:muxd.port0
out[4] <= mux_4to1:muxd.port0
out[5] <= mux_4to1:muxd.port0
out[6] <= mux_4to1:muxd.port0
out[7] <= mux_4to1:muxd.port0
out[8] <= mux_4to1:muxd.port0
out[9] <= mux_4to1:muxd.port0
out[10] <= mux_4to1:muxd.port0
out[11] <= mux_4to1:muxd.port0
out[12] <= mux_4to1:muxd.port0
out[13] <= mux_4to1:muxd.port0
out[14] <= mux_4to1:muxd.port0
out[15] <= mux_4to1:muxd.port0
out[16] <= mux_4to1:muxd.port0
out[17] <= mux_4to1:muxd.port0
out[18] <= mux_4to1:muxd.port0
out[19] <= mux_4to1:muxd.port0
out[20] <= mux_4to1:muxd.port0
out[21] <= mux_4to1:muxd.port0
out[22] <= mux_4to1:muxd.port0
out[23] <= mux_4to1:muxd.port0
out[24] <= mux_4to1:muxd.port0
out[25] <= mux_4to1:muxd.port0
out[26] <= mux_4to1:muxd.port0
out[27] <= mux_4to1:muxd.port0
out[28] <= mux_4to1:muxd.port0
out[29] <= mux_4to1:muxd.port0
out[30] <= mux_4to1:muxd.port0
out[31] <= mux_4to1:muxd.port0


|ALU_Vec|ALU_NBITS:alu3|mux_4to1:muxd
Y[0] <= mux_2to1:mux3.port0
Y[1] <= mux_2to1:mux3.port0
Y[2] <= mux_2to1:mux3.port0
Y[3] <= mux_2to1:mux3.port0
Y[4] <= mux_2to1:mux3.port0
Y[5] <= mux_2to1:mux3.port0
Y[6] <= mux_2to1:mux3.port0
Y[7] <= mux_2to1:mux3.port0
Y[8] <= mux_2to1:mux3.port0
Y[9] <= mux_2to1:mux3.port0
Y[10] <= mux_2to1:mux3.port0
Y[11] <= mux_2to1:mux3.port0
Y[12] <= mux_2to1:mux3.port0
Y[13] <= mux_2to1:mux3.port0
Y[14] <= mux_2to1:mux3.port0
Y[15] <= mux_2to1:mux3.port0
Y[16] <= mux_2to1:mux3.port0
Y[17] <= mux_2to1:mux3.port0
Y[18] <= mux_2to1:mux3.port0
Y[19] <= mux_2to1:mux3.port0
Y[20] <= mux_2to1:mux3.port0
Y[21] <= mux_2to1:mux3.port0
Y[22] <= mux_2to1:mux3.port0
Y[23] <= mux_2to1:mux3.port0
Y[24] <= mux_2to1:mux3.port0
Y[25] <= mux_2to1:mux3.port0
Y[26] <= mux_2to1:mux3.port0
Y[27] <= mux_2to1:mux3.port0
Y[28] <= mux_2to1:mux3.port0
Y[29] <= mux_2to1:mux3.port0
Y[30] <= mux_2to1:mux3.port0
Y[31] <= mux_2to1:mux3.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C[0] => C[0].IN1
C[1] => C[1].IN1
C[2] => C[2].IN1
C[3] => C[3].IN1
C[4] => C[4].IN1
C[5] => C[5].IN1
C[6] => C[6].IN1
C[7] => C[7].IN1
C[8] => C[8].IN1
C[9] => C[9].IN1
C[10] => C[10].IN1
C[11] => C[11].IN1
C[12] => C[12].IN1
C[13] => C[13].IN1
C[14] => C[14].IN1
C[15] => C[15].IN1
C[16] => C[16].IN1
C[17] => C[17].IN1
C[18] => C[18].IN1
C[19] => C[19].IN1
C[20] => C[20].IN1
C[21] => C[21].IN1
C[22] => C[22].IN1
C[23] => C[23].IN1
C[24] => C[24].IN1
C[25] => C[25].IN1
C[26] => C[26].IN1
C[27] => C[27].IN1
C[28] => C[28].IN1
C[29] => C[29].IN1
C[30] => C[30].IN1
C[31] => C[31].IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
sel1 => sel1.IN2
sel2 => sel2.IN1


|ALU_Vec|ALU_NBITS:alu3|mux_4to1:muxd|mux_2to1:mux1
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu3|mux_4to1:muxd|mux_2to1:mux2
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu3|mux_4to1:muxd|mux_2to1:mux3
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu4
inA[0] => Mult0.IN31
inA[0] => Add0.IN32
inA[0] => Add1.IN64
inA[0] => Div0.IN31
inA[1] => Mult0.IN30
inA[1] => Add0.IN31
inA[1] => Add1.IN63
inA[1] => Div0.IN30
inA[2] => Mult0.IN29
inA[2] => Add0.IN30
inA[2] => Add1.IN62
inA[2] => Div0.IN29
inA[3] => Mult0.IN28
inA[3] => Add0.IN29
inA[3] => Add1.IN61
inA[3] => Div0.IN28
inA[4] => Mult0.IN27
inA[4] => Add0.IN28
inA[4] => Add1.IN60
inA[4] => Div0.IN27
inA[5] => Mult0.IN26
inA[5] => Add0.IN27
inA[5] => Add1.IN59
inA[5] => Div0.IN26
inA[6] => Mult0.IN25
inA[6] => Add0.IN26
inA[6] => Add1.IN58
inA[6] => Div0.IN25
inA[7] => Mult0.IN24
inA[7] => Add0.IN25
inA[7] => Add1.IN57
inA[7] => Div0.IN24
inA[8] => Mult0.IN23
inA[8] => Add0.IN24
inA[8] => Add1.IN56
inA[8] => Div0.IN23
inA[9] => Mult0.IN22
inA[9] => Add0.IN23
inA[9] => Add1.IN55
inA[9] => Div0.IN22
inA[10] => Mult0.IN21
inA[10] => Add0.IN22
inA[10] => Add1.IN54
inA[10] => Div0.IN21
inA[11] => Mult0.IN20
inA[11] => Add0.IN21
inA[11] => Add1.IN53
inA[11] => Div0.IN20
inA[12] => Mult0.IN19
inA[12] => Add0.IN20
inA[12] => Add1.IN52
inA[12] => Div0.IN19
inA[13] => Mult0.IN18
inA[13] => Add0.IN19
inA[13] => Add1.IN51
inA[13] => Div0.IN18
inA[14] => Mult0.IN17
inA[14] => Add0.IN18
inA[14] => Add1.IN50
inA[14] => Div0.IN17
inA[15] => Mult0.IN16
inA[15] => Add0.IN17
inA[15] => Add1.IN49
inA[15] => Div0.IN16
inA[16] => Mult0.IN15
inA[16] => Add0.IN16
inA[16] => Add1.IN48
inA[16] => Div0.IN15
inA[17] => Mult0.IN14
inA[17] => Add0.IN15
inA[17] => Add1.IN47
inA[17] => Div0.IN14
inA[18] => Mult0.IN13
inA[18] => Add0.IN14
inA[18] => Add1.IN46
inA[18] => Div0.IN13
inA[19] => Mult0.IN12
inA[19] => Add0.IN13
inA[19] => Add1.IN45
inA[19] => Div0.IN12
inA[20] => Mult0.IN11
inA[20] => Add0.IN12
inA[20] => Add1.IN44
inA[20] => Div0.IN11
inA[21] => Mult0.IN10
inA[21] => Add0.IN11
inA[21] => Add1.IN43
inA[21] => Div0.IN10
inA[22] => Mult0.IN9
inA[22] => Add0.IN10
inA[22] => Add1.IN42
inA[22] => Div0.IN9
inA[23] => Mult0.IN8
inA[23] => Add0.IN9
inA[23] => Add1.IN41
inA[23] => Div0.IN8
inA[24] => Mult0.IN7
inA[24] => Add0.IN8
inA[24] => Add1.IN40
inA[24] => Div0.IN7
inA[25] => Mult0.IN6
inA[25] => Add0.IN7
inA[25] => Add1.IN39
inA[25] => Div0.IN6
inA[26] => Mult0.IN5
inA[26] => Add0.IN6
inA[26] => Add1.IN38
inA[26] => Div0.IN5
inA[27] => Mult0.IN4
inA[27] => Add0.IN5
inA[27] => Add1.IN37
inA[27] => Div0.IN4
inA[28] => Mult0.IN3
inA[28] => Add0.IN4
inA[28] => Add1.IN36
inA[28] => Div0.IN3
inA[29] => Mult0.IN2
inA[29] => Add0.IN3
inA[29] => Add1.IN35
inA[29] => Div0.IN2
inA[30] => Mult0.IN1
inA[30] => Add0.IN2
inA[30] => Add1.IN34
inA[30] => Div0.IN1
inA[31] => Mult0.IN0
inA[31] => Add0.IN1
inA[31] => Add1.IN33
inA[31] => Div0.IN0
inB[0] => Mult0.IN63
inB[0] => Add0.IN64
inB[0] => Div0.IN63
inB[0] => Add1.IN32
inB[1] => Mult0.IN62
inB[1] => Add0.IN63
inB[1] => Div0.IN62
inB[1] => Add1.IN31
inB[2] => Mult0.IN61
inB[2] => Add0.IN62
inB[2] => Div0.IN61
inB[2] => Add1.IN30
inB[3] => Mult0.IN60
inB[3] => Add0.IN61
inB[3] => Div0.IN60
inB[3] => Add1.IN29
inB[4] => Mult0.IN59
inB[4] => Add0.IN60
inB[4] => Div0.IN59
inB[4] => Add1.IN28
inB[5] => Mult0.IN58
inB[5] => Add0.IN59
inB[5] => Div0.IN58
inB[5] => Add1.IN27
inB[6] => Mult0.IN57
inB[6] => Add0.IN58
inB[6] => Div0.IN57
inB[6] => Add1.IN26
inB[7] => Mult0.IN56
inB[7] => Add0.IN57
inB[7] => Div0.IN56
inB[7] => Add1.IN25
inB[8] => Mult0.IN55
inB[8] => Add0.IN56
inB[8] => Div0.IN55
inB[8] => Add1.IN24
inB[9] => Mult0.IN54
inB[9] => Add0.IN55
inB[9] => Div0.IN54
inB[9] => Add1.IN23
inB[10] => Mult0.IN53
inB[10] => Add0.IN54
inB[10] => Div0.IN53
inB[10] => Add1.IN22
inB[11] => Mult0.IN52
inB[11] => Add0.IN53
inB[11] => Div0.IN52
inB[11] => Add1.IN21
inB[12] => Mult0.IN51
inB[12] => Add0.IN52
inB[12] => Div0.IN51
inB[12] => Add1.IN20
inB[13] => Mult0.IN50
inB[13] => Add0.IN51
inB[13] => Div0.IN50
inB[13] => Add1.IN19
inB[14] => Mult0.IN49
inB[14] => Add0.IN50
inB[14] => Div0.IN49
inB[14] => Add1.IN18
inB[15] => Mult0.IN48
inB[15] => Add0.IN49
inB[15] => Div0.IN48
inB[15] => Add1.IN17
inB[16] => Mult0.IN47
inB[16] => Add0.IN48
inB[16] => Div0.IN47
inB[16] => Add1.IN16
inB[17] => Mult0.IN46
inB[17] => Add0.IN47
inB[17] => Div0.IN46
inB[17] => Add1.IN15
inB[18] => Mult0.IN45
inB[18] => Add0.IN46
inB[18] => Div0.IN45
inB[18] => Add1.IN14
inB[19] => Mult0.IN44
inB[19] => Add0.IN45
inB[19] => Div0.IN44
inB[19] => Add1.IN13
inB[20] => Mult0.IN43
inB[20] => Add0.IN44
inB[20] => Div0.IN43
inB[20] => Add1.IN12
inB[21] => Mult0.IN42
inB[21] => Add0.IN43
inB[21] => Div0.IN42
inB[21] => Add1.IN11
inB[22] => Mult0.IN41
inB[22] => Add0.IN42
inB[22] => Div0.IN41
inB[22] => Add1.IN10
inB[23] => Mult0.IN40
inB[23] => Add0.IN41
inB[23] => Div0.IN40
inB[23] => Add1.IN9
inB[24] => Mult0.IN39
inB[24] => Add0.IN40
inB[24] => Div0.IN39
inB[24] => Add1.IN8
inB[25] => Mult0.IN38
inB[25] => Add0.IN39
inB[25] => Div0.IN38
inB[25] => Add1.IN7
inB[26] => Mult0.IN37
inB[26] => Add0.IN38
inB[26] => Div0.IN37
inB[26] => Add1.IN6
inB[27] => Mult0.IN36
inB[27] => Add0.IN37
inB[27] => Div0.IN36
inB[27] => Add1.IN5
inB[28] => Mult0.IN35
inB[28] => Add0.IN36
inB[28] => Div0.IN35
inB[28] => Add1.IN4
inB[29] => Mult0.IN34
inB[29] => Add0.IN35
inB[29] => Div0.IN34
inB[29] => Add1.IN3
inB[30] => Mult0.IN33
inB[30] => Add0.IN34
inB[30] => Div0.IN33
inB[30] => Add1.IN2
inB[31] => Mult0.IN32
inB[31] => Add0.IN33
inB[31] => Div0.IN32
inB[31] => Add1.IN1
selec[0] => selec[0].IN1
selec[1] => selec[1].IN1
out[0] <= mux_4to1:muxd.port0
out[1] <= mux_4to1:muxd.port0
out[2] <= mux_4to1:muxd.port0
out[3] <= mux_4to1:muxd.port0
out[4] <= mux_4to1:muxd.port0
out[5] <= mux_4to1:muxd.port0
out[6] <= mux_4to1:muxd.port0
out[7] <= mux_4to1:muxd.port0
out[8] <= mux_4to1:muxd.port0
out[9] <= mux_4to1:muxd.port0
out[10] <= mux_4to1:muxd.port0
out[11] <= mux_4to1:muxd.port0
out[12] <= mux_4to1:muxd.port0
out[13] <= mux_4to1:muxd.port0
out[14] <= mux_4to1:muxd.port0
out[15] <= mux_4to1:muxd.port0
out[16] <= mux_4to1:muxd.port0
out[17] <= mux_4to1:muxd.port0
out[18] <= mux_4to1:muxd.port0
out[19] <= mux_4to1:muxd.port0
out[20] <= mux_4to1:muxd.port0
out[21] <= mux_4to1:muxd.port0
out[22] <= mux_4to1:muxd.port0
out[23] <= mux_4to1:muxd.port0
out[24] <= mux_4to1:muxd.port0
out[25] <= mux_4to1:muxd.port0
out[26] <= mux_4to1:muxd.port0
out[27] <= mux_4to1:muxd.port0
out[28] <= mux_4to1:muxd.port0
out[29] <= mux_4to1:muxd.port0
out[30] <= mux_4to1:muxd.port0
out[31] <= mux_4to1:muxd.port0


|ALU_Vec|ALU_NBITS:alu4|mux_4to1:muxd
Y[0] <= mux_2to1:mux3.port0
Y[1] <= mux_2to1:mux3.port0
Y[2] <= mux_2to1:mux3.port0
Y[3] <= mux_2to1:mux3.port0
Y[4] <= mux_2to1:mux3.port0
Y[5] <= mux_2to1:mux3.port0
Y[6] <= mux_2to1:mux3.port0
Y[7] <= mux_2to1:mux3.port0
Y[8] <= mux_2to1:mux3.port0
Y[9] <= mux_2to1:mux3.port0
Y[10] <= mux_2to1:mux3.port0
Y[11] <= mux_2to1:mux3.port0
Y[12] <= mux_2to1:mux3.port0
Y[13] <= mux_2to1:mux3.port0
Y[14] <= mux_2to1:mux3.port0
Y[15] <= mux_2to1:mux3.port0
Y[16] <= mux_2to1:mux3.port0
Y[17] <= mux_2to1:mux3.port0
Y[18] <= mux_2to1:mux3.port0
Y[19] <= mux_2to1:mux3.port0
Y[20] <= mux_2to1:mux3.port0
Y[21] <= mux_2to1:mux3.port0
Y[22] <= mux_2to1:mux3.port0
Y[23] <= mux_2to1:mux3.port0
Y[24] <= mux_2to1:mux3.port0
Y[25] <= mux_2to1:mux3.port0
Y[26] <= mux_2to1:mux3.port0
Y[27] <= mux_2to1:mux3.port0
Y[28] <= mux_2to1:mux3.port0
Y[29] <= mux_2to1:mux3.port0
Y[30] <= mux_2to1:mux3.port0
Y[31] <= mux_2to1:mux3.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C[0] => C[0].IN1
C[1] => C[1].IN1
C[2] => C[2].IN1
C[3] => C[3].IN1
C[4] => C[4].IN1
C[5] => C[5].IN1
C[6] => C[6].IN1
C[7] => C[7].IN1
C[8] => C[8].IN1
C[9] => C[9].IN1
C[10] => C[10].IN1
C[11] => C[11].IN1
C[12] => C[12].IN1
C[13] => C[13].IN1
C[14] => C[14].IN1
C[15] => C[15].IN1
C[16] => C[16].IN1
C[17] => C[17].IN1
C[18] => C[18].IN1
C[19] => C[19].IN1
C[20] => C[20].IN1
C[21] => C[21].IN1
C[22] => C[22].IN1
C[23] => C[23].IN1
C[24] => C[24].IN1
C[25] => C[25].IN1
C[26] => C[26].IN1
C[27] => C[27].IN1
C[28] => C[28].IN1
C[29] => C[29].IN1
C[30] => C[30].IN1
C[31] => C[31].IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
sel1 => sel1.IN2
sel2 => sel2.IN1


|ALU_Vec|ALU_NBITS:alu4|mux_4to1:muxd|mux_2to1:mux1
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu4|mux_4to1:muxd|mux_2to1:mux2
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu4|mux_4to1:muxd|mux_2to1:mux3
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu5
inA[0] => Mult0.IN31
inA[0] => Add0.IN32
inA[0] => Add1.IN64
inA[0] => Div0.IN31
inA[1] => Mult0.IN30
inA[1] => Add0.IN31
inA[1] => Add1.IN63
inA[1] => Div0.IN30
inA[2] => Mult0.IN29
inA[2] => Add0.IN30
inA[2] => Add1.IN62
inA[2] => Div0.IN29
inA[3] => Mult0.IN28
inA[3] => Add0.IN29
inA[3] => Add1.IN61
inA[3] => Div0.IN28
inA[4] => Mult0.IN27
inA[4] => Add0.IN28
inA[4] => Add1.IN60
inA[4] => Div0.IN27
inA[5] => Mult0.IN26
inA[5] => Add0.IN27
inA[5] => Add1.IN59
inA[5] => Div0.IN26
inA[6] => Mult0.IN25
inA[6] => Add0.IN26
inA[6] => Add1.IN58
inA[6] => Div0.IN25
inA[7] => Mult0.IN24
inA[7] => Add0.IN25
inA[7] => Add1.IN57
inA[7] => Div0.IN24
inA[8] => Mult0.IN23
inA[8] => Add0.IN24
inA[8] => Add1.IN56
inA[8] => Div0.IN23
inA[9] => Mult0.IN22
inA[9] => Add0.IN23
inA[9] => Add1.IN55
inA[9] => Div0.IN22
inA[10] => Mult0.IN21
inA[10] => Add0.IN22
inA[10] => Add1.IN54
inA[10] => Div0.IN21
inA[11] => Mult0.IN20
inA[11] => Add0.IN21
inA[11] => Add1.IN53
inA[11] => Div0.IN20
inA[12] => Mult0.IN19
inA[12] => Add0.IN20
inA[12] => Add1.IN52
inA[12] => Div0.IN19
inA[13] => Mult0.IN18
inA[13] => Add0.IN19
inA[13] => Add1.IN51
inA[13] => Div0.IN18
inA[14] => Mult0.IN17
inA[14] => Add0.IN18
inA[14] => Add1.IN50
inA[14] => Div0.IN17
inA[15] => Mult0.IN16
inA[15] => Add0.IN17
inA[15] => Add1.IN49
inA[15] => Div0.IN16
inA[16] => Mult0.IN15
inA[16] => Add0.IN16
inA[16] => Add1.IN48
inA[16] => Div0.IN15
inA[17] => Mult0.IN14
inA[17] => Add0.IN15
inA[17] => Add1.IN47
inA[17] => Div0.IN14
inA[18] => Mult0.IN13
inA[18] => Add0.IN14
inA[18] => Add1.IN46
inA[18] => Div0.IN13
inA[19] => Mult0.IN12
inA[19] => Add0.IN13
inA[19] => Add1.IN45
inA[19] => Div0.IN12
inA[20] => Mult0.IN11
inA[20] => Add0.IN12
inA[20] => Add1.IN44
inA[20] => Div0.IN11
inA[21] => Mult0.IN10
inA[21] => Add0.IN11
inA[21] => Add1.IN43
inA[21] => Div0.IN10
inA[22] => Mult0.IN9
inA[22] => Add0.IN10
inA[22] => Add1.IN42
inA[22] => Div0.IN9
inA[23] => Mult0.IN8
inA[23] => Add0.IN9
inA[23] => Add1.IN41
inA[23] => Div0.IN8
inA[24] => Mult0.IN7
inA[24] => Add0.IN8
inA[24] => Add1.IN40
inA[24] => Div0.IN7
inA[25] => Mult0.IN6
inA[25] => Add0.IN7
inA[25] => Add1.IN39
inA[25] => Div0.IN6
inA[26] => Mult0.IN5
inA[26] => Add0.IN6
inA[26] => Add1.IN38
inA[26] => Div0.IN5
inA[27] => Mult0.IN4
inA[27] => Add0.IN5
inA[27] => Add1.IN37
inA[27] => Div0.IN4
inA[28] => Mult0.IN3
inA[28] => Add0.IN4
inA[28] => Add1.IN36
inA[28] => Div0.IN3
inA[29] => Mult0.IN2
inA[29] => Add0.IN3
inA[29] => Add1.IN35
inA[29] => Div0.IN2
inA[30] => Mult0.IN1
inA[30] => Add0.IN2
inA[30] => Add1.IN34
inA[30] => Div0.IN1
inA[31] => Mult0.IN0
inA[31] => Add0.IN1
inA[31] => Add1.IN33
inA[31] => Div0.IN0
inB[0] => Mult0.IN63
inB[0] => Add0.IN64
inB[0] => Div0.IN63
inB[0] => Add1.IN32
inB[1] => Mult0.IN62
inB[1] => Add0.IN63
inB[1] => Div0.IN62
inB[1] => Add1.IN31
inB[2] => Mult0.IN61
inB[2] => Add0.IN62
inB[2] => Div0.IN61
inB[2] => Add1.IN30
inB[3] => Mult0.IN60
inB[3] => Add0.IN61
inB[3] => Div0.IN60
inB[3] => Add1.IN29
inB[4] => Mult0.IN59
inB[4] => Add0.IN60
inB[4] => Div0.IN59
inB[4] => Add1.IN28
inB[5] => Mult0.IN58
inB[5] => Add0.IN59
inB[5] => Div0.IN58
inB[5] => Add1.IN27
inB[6] => Mult0.IN57
inB[6] => Add0.IN58
inB[6] => Div0.IN57
inB[6] => Add1.IN26
inB[7] => Mult0.IN56
inB[7] => Add0.IN57
inB[7] => Div0.IN56
inB[7] => Add1.IN25
inB[8] => Mult0.IN55
inB[8] => Add0.IN56
inB[8] => Div0.IN55
inB[8] => Add1.IN24
inB[9] => Mult0.IN54
inB[9] => Add0.IN55
inB[9] => Div0.IN54
inB[9] => Add1.IN23
inB[10] => Mult0.IN53
inB[10] => Add0.IN54
inB[10] => Div0.IN53
inB[10] => Add1.IN22
inB[11] => Mult0.IN52
inB[11] => Add0.IN53
inB[11] => Div0.IN52
inB[11] => Add1.IN21
inB[12] => Mult0.IN51
inB[12] => Add0.IN52
inB[12] => Div0.IN51
inB[12] => Add1.IN20
inB[13] => Mult0.IN50
inB[13] => Add0.IN51
inB[13] => Div0.IN50
inB[13] => Add1.IN19
inB[14] => Mult0.IN49
inB[14] => Add0.IN50
inB[14] => Div0.IN49
inB[14] => Add1.IN18
inB[15] => Mult0.IN48
inB[15] => Add0.IN49
inB[15] => Div0.IN48
inB[15] => Add1.IN17
inB[16] => Mult0.IN47
inB[16] => Add0.IN48
inB[16] => Div0.IN47
inB[16] => Add1.IN16
inB[17] => Mult0.IN46
inB[17] => Add0.IN47
inB[17] => Div0.IN46
inB[17] => Add1.IN15
inB[18] => Mult0.IN45
inB[18] => Add0.IN46
inB[18] => Div0.IN45
inB[18] => Add1.IN14
inB[19] => Mult0.IN44
inB[19] => Add0.IN45
inB[19] => Div0.IN44
inB[19] => Add1.IN13
inB[20] => Mult0.IN43
inB[20] => Add0.IN44
inB[20] => Div0.IN43
inB[20] => Add1.IN12
inB[21] => Mult0.IN42
inB[21] => Add0.IN43
inB[21] => Div0.IN42
inB[21] => Add1.IN11
inB[22] => Mult0.IN41
inB[22] => Add0.IN42
inB[22] => Div0.IN41
inB[22] => Add1.IN10
inB[23] => Mult0.IN40
inB[23] => Add0.IN41
inB[23] => Div0.IN40
inB[23] => Add1.IN9
inB[24] => Mult0.IN39
inB[24] => Add0.IN40
inB[24] => Div0.IN39
inB[24] => Add1.IN8
inB[25] => Mult0.IN38
inB[25] => Add0.IN39
inB[25] => Div0.IN38
inB[25] => Add1.IN7
inB[26] => Mult0.IN37
inB[26] => Add0.IN38
inB[26] => Div0.IN37
inB[26] => Add1.IN6
inB[27] => Mult0.IN36
inB[27] => Add0.IN37
inB[27] => Div0.IN36
inB[27] => Add1.IN5
inB[28] => Mult0.IN35
inB[28] => Add0.IN36
inB[28] => Div0.IN35
inB[28] => Add1.IN4
inB[29] => Mult0.IN34
inB[29] => Add0.IN35
inB[29] => Div0.IN34
inB[29] => Add1.IN3
inB[30] => Mult0.IN33
inB[30] => Add0.IN34
inB[30] => Div0.IN33
inB[30] => Add1.IN2
inB[31] => Mult0.IN32
inB[31] => Add0.IN33
inB[31] => Div0.IN32
inB[31] => Add1.IN1
selec[0] => selec[0].IN1
selec[1] => selec[1].IN1
out[0] <= mux_4to1:muxd.port0
out[1] <= mux_4to1:muxd.port0
out[2] <= mux_4to1:muxd.port0
out[3] <= mux_4to1:muxd.port0
out[4] <= mux_4to1:muxd.port0
out[5] <= mux_4to1:muxd.port0
out[6] <= mux_4to1:muxd.port0
out[7] <= mux_4to1:muxd.port0
out[8] <= mux_4to1:muxd.port0
out[9] <= mux_4to1:muxd.port0
out[10] <= mux_4to1:muxd.port0
out[11] <= mux_4to1:muxd.port0
out[12] <= mux_4to1:muxd.port0
out[13] <= mux_4to1:muxd.port0
out[14] <= mux_4to1:muxd.port0
out[15] <= mux_4to1:muxd.port0
out[16] <= mux_4to1:muxd.port0
out[17] <= mux_4to1:muxd.port0
out[18] <= mux_4to1:muxd.port0
out[19] <= mux_4to1:muxd.port0
out[20] <= mux_4to1:muxd.port0
out[21] <= mux_4to1:muxd.port0
out[22] <= mux_4to1:muxd.port0
out[23] <= mux_4to1:muxd.port0
out[24] <= mux_4to1:muxd.port0
out[25] <= mux_4to1:muxd.port0
out[26] <= mux_4to1:muxd.port0
out[27] <= mux_4to1:muxd.port0
out[28] <= mux_4to1:muxd.port0
out[29] <= mux_4to1:muxd.port0
out[30] <= mux_4to1:muxd.port0
out[31] <= mux_4to1:muxd.port0


|ALU_Vec|ALU_NBITS:alu5|mux_4to1:muxd
Y[0] <= mux_2to1:mux3.port0
Y[1] <= mux_2to1:mux3.port0
Y[2] <= mux_2to1:mux3.port0
Y[3] <= mux_2to1:mux3.port0
Y[4] <= mux_2to1:mux3.port0
Y[5] <= mux_2to1:mux3.port0
Y[6] <= mux_2to1:mux3.port0
Y[7] <= mux_2to1:mux3.port0
Y[8] <= mux_2to1:mux3.port0
Y[9] <= mux_2to1:mux3.port0
Y[10] <= mux_2to1:mux3.port0
Y[11] <= mux_2to1:mux3.port0
Y[12] <= mux_2to1:mux3.port0
Y[13] <= mux_2to1:mux3.port0
Y[14] <= mux_2to1:mux3.port0
Y[15] <= mux_2to1:mux3.port0
Y[16] <= mux_2to1:mux3.port0
Y[17] <= mux_2to1:mux3.port0
Y[18] <= mux_2to1:mux3.port0
Y[19] <= mux_2to1:mux3.port0
Y[20] <= mux_2to1:mux3.port0
Y[21] <= mux_2to1:mux3.port0
Y[22] <= mux_2to1:mux3.port0
Y[23] <= mux_2to1:mux3.port0
Y[24] <= mux_2to1:mux3.port0
Y[25] <= mux_2to1:mux3.port0
Y[26] <= mux_2to1:mux3.port0
Y[27] <= mux_2to1:mux3.port0
Y[28] <= mux_2to1:mux3.port0
Y[29] <= mux_2to1:mux3.port0
Y[30] <= mux_2to1:mux3.port0
Y[31] <= mux_2to1:mux3.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C[0] => C[0].IN1
C[1] => C[1].IN1
C[2] => C[2].IN1
C[3] => C[3].IN1
C[4] => C[4].IN1
C[5] => C[5].IN1
C[6] => C[6].IN1
C[7] => C[7].IN1
C[8] => C[8].IN1
C[9] => C[9].IN1
C[10] => C[10].IN1
C[11] => C[11].IN1
C[12] => C[12].IN1
C[13] => C[13].IN1
C[14] => C[14].IN1
C[15] => C[15].IN1
C[16] => C[16].IN1
C[17] => C[17].IN1
C[18] => C[18].IN1
C[19] => C[19].IN1
C[20] => C[20].IN1
C[21] => C[21].IN1
C[22] => C[22].IN1
C[23] => C[23].IN1
C[24] => C[24].IN1
C[25] => C[25].IN1
C[26] => C[26].IN1
C[27] => C[27].IN1
C[28] => C[28].IN1
C[29] => C[29].IN1
C[30] => C[30].IN1
C[31] => C[31].IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
sel1 => sel1.IN2
sel2 => sel2.IN1


|ALU_Vec|ALU_NBITS:alu5|mux_4to1:muxd|mux_2to1:mux1
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu5|mux_4to1:muxd|mux_2to1:mux2
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu5|mux_4to1:muxd|mux_2to1:mux3
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu6
inA[0] => Mult0.IN31
inA[0] => Add0.IN32
inA[0] => Add1.IN64
inA[0] => Div0.IN31
inA[1] => Mult0.IN30
inA[1] => Add0.IN31
inA[1] => Add1.IN63
inA[1] => Div0.IN30
inA[2] => Mult0.IN29
inA[2] => Add0.IN30
inA[2] => Add1.IN62
inA[2] => Div0.IN29
inA[3] => Mult0.IN28
inA[3] => Add0.IN29
inA[3] => Add1.IN61
inA[3] => Div0.IN28
inA[4] => Mult0.IN27
inA[4] => Add0.IN28
inA[4] => Add1.IN60
inA[4] => Div0.IN27
inA[5] => Mult0.IN26
inA[5] => Add0.IN27
inA[5] => Add1.IN59
inA[5] => Div0.IN26
inA[6] => Mult0.IN25
inA[6] => Add0.IN26
inA[6] => Add1.IN58
inA[6] => Div0.IN25
inA[7] => Mult0.IN24
inA[7] => Add0.IN25
inA[7] => Add1.IN57
inA[7] => Div0.IN24
inA[8] => Mult0.IN23
inA[8] => Add0.IN24
inA[8] => Add1.IN56
inA[8] => Div0.IN23
inA[9] => Mult0.IN22
inA[9] => Add0.IN23
inA[9] => Add1.IN55
inA[9] => Div0.IN22
inA[10] => Mult0.IN21
inA[10] => Add0.IN22
inA[10] => Add1.IN54
inA[10] => Div0.IN21
inA[11] => Mult0.IN20
inA[11] => Add0.IN21
inA[11] => Add1.IN53
inA[11] => Div0.IN20
inA[12] => Mult0.IN19
inA[12] => Add0.IN20
inA[12] => Add1.IN52
inA[12] => Div0.IN19
inA[13] => Mult0.IN18
inA[13] => Add0.IN19
inA[13] => Add1.IN51
inA[13] => Div0.IN18
inA[14] => Mult0.IN17
inA[14] => Add0.IN18
inA[14] => Add1.IN50
inA[14] => Div0.IN17
inA[15] => Mult0.IN16
inA[15] => Add0.IN17
inA[15] => Add1.IN49
inA[15] => Div0.IN16
inA[16] => Mult0.IN15
inA[16] => Add0.IN16
inA[16] => Add1.IN48
inA[16] => Div0.IN15
inA[17] => Mult0.IN14
inA[17] => Add0.IN15
inA[17] => Add1.IN47
inA[17] => Div0.IN14
inA[18] => Mult0.IN13
inA[18] => Add0.IN14
inA[18] => Add1.IN46
inA[18] => Div0.IN13
inA[19] => Mult0.IN12
inA[19] => Add0.IN13
inA[19] => Add1.IN45
inA[19] => Div0.IN12
inA[20] => Mult0.IN11
inA[20] => Add0.IN12
inA[20] => Add1.IN44
inA[20] => Div0.IN11
inA[21] => Mult0.IN10
inA[21] => Add0.IN11
inA[21] => Add1.IN43
inA[21] => Div0.IN10
inA[22] => Mult0.IN9
inA[22] => Add0.IN10
inA[22] => Add1.IN42
inA[22] => Div0.IN9
inA[23] => Mult0.IN8
inA[23] => Add0.IN9
inA[23] => Add1.IN41
inA[23] => Div0.IN8
inA[24] => Mult0.IN7
inA[24] => Add0.IN8
inA[24] => Add1.IN40
inA[24] => Div0.IN7
inA[25] => Mult0.IN6
inA[25] => Add0.IN7
inA[25] => Add1.IN39
inA[25] => Div0.IN6
inA[26] => Mult0.IN5
inA[26] => Add0.IN6
inA[26] => Add1.IN38
inA[26] => Div0.IN5
inA[27] => Mult0.IN4
inA[27] => Add0.IN5
inA[27] => Add1.IN37
inA[27] => Div0.IN4
inA[28] => Mult0.IN3
inA[28] => Add0.IN4
inA[28] => Add1.IN36
inA[28] => Div0.IN3
inA[29] => Mult0.IN2
inA[29] => Add0.IN3
inA[29] => Add1.IN35
inA[29] => Div0.IN2
inA[30] => Mult0.IN1
inA[30] => Add0.IN2
inA[30] => Add1.IN34
inA[30] => Div0.IN1
inA[31] => Mult0.IN0
inA[31] => Add0.IN1
inA[31] => Add1.IN33
inA[31] => Div0.IN0
inB[0] => Mult0.IN63
inB[0] => Add0.IN64
inB[0] => Div0.IN63
inB[0] => Add1.IN32
inB[1] => Mult0.IN62
inB[1] => Add0.IN63
inB[1] => Div0.IN62
inB[1] => Add1.IN31
inB[2] => Mult0.IN61
inB[2] => Add0.IN62
inB[2] => Div0.IN61
inB[2] => Add1.IN30
inB[3] => Mult0.IN60
inB[3] => Add0.IN61
inB[3] => Div0.IN60
inB[3] => Add1.IN29
inB[4] => Mult0.IN59
inB[4] => Add0.IN60
inB[4] => Div0.IN59
inB[4] => Add1.IN28
inB[5] => Mult0.IN58
inB[5] => Add0.IN59
inB[5] => Div0.IN58
inB[5] => Add1.IN27
inB[6] => Mult0.IN57
inB[6] => Add0.IN58
inB[6] => Div0.IN57
inB[6] => Add1.IN26
inB[7] => Mult0.IN56
inB[7] => Add0.IN57
inB[7] => Div0.IN56
inB[7] => Add1.IN25
inB[8] => Mult0.IN55
inB[8] => Add0.IN56
inB[8] => Div0.IN55
inB[8] => Add1.IN24
inB[9] => Mult0.IN54
inB[9] => Add0.IN55
inB[9] => Div0.IN54
inB[9] => Add1.IN23
inB[10] => Mult0.IN53
inB[10] => Add0.IN54
inB[10] => Div0.IN53
inB[10] => Add1.IN22
inB[11] => Mult0.IN52
inB[11] => Add0.IN53
inB[11] => Div0.IN52
inB[11] => Add1.IN21
inB[12] => Mult0.IN51
inB[12] => Add0.IN52
inB[12] => Div0.IN51
inB[12] => Add1.IN20
inB[13] => Mult0.IN50
inB[13] => Add0.IN51
inB[13] => Div0.IN50
inB[13] => Add1.IN19
inB[14] => Mult0.IN49
inB[14] => Add0.IN50
inB[14] => Div0.IN49
inB[14] => Add1.IN18
inB[15] => Mult0.IN48
inB[15] => Add0.IN49
inB[15] => Div0.IN48
inB[15] => Add1.IN17
inB[16] => Mult0.IN47
inB[16] => Add0.IN48
inB[16] => Div0.IN47
inB[16] => Add1.IN16
inB[17] => Mult0.IN46
inB[17] => Add0.IN47
inB[17] => Div0.IN46
inB[17] => Add1.IN15
inB[18] => Mult0.IN45
inB[18] => Add0.IN46
inB[18] => Div0.IN45
inB[18] => Add1.IN14
inB[19] => Mult0.IN44
inB[19] => Add0.IN45
inB[19] => Div0.IN44
inB[19] => Add1.IN13
inB[20] => Mult0.IN43
inB[20] => Add0.IN44
inB[20] => Div0.IN43
inB[20] => Add1.IN12
inB[21] => Mult0.IN42
inB[21] => Add0.IN43
inB[21] => Div0.IN42
inB[21] => Add1.IN11
inB[22] => Mult0.IN41
inB[22] => Add0.IN42
inB[22] => Div0.IN41
inB[22] => Add1.IN10
inB[23] => Mult0.IN40
inB[23] => Add0.IN41
inB[23] => Div0.IN40
inB[23] => Add1.IN9
inB[24] => Mult0.IN39
inB[24] => Add0.IN40
inB[24] => Div0.IN39
inB[24] => Add1.IN8
inB[25] => Mult0.IN38
inB[25] => Add0.IN39
inB[25] => Div0.IN38
inB[25] => Add1.IN7
inB[26] => Mult0.IN37
inB[26] => Add0.IN38
inB[26] => Div0.IN37
inB[26] => Add1.IN6
inB[27] => Mult0.IN36
inB[27] => Add0.IN37
inB[27] => Div0.IN36
inB[27] => Add1.IN5
inB[28] => Mult0.IN35
inB[28] => Add0.IN36
inB[28] => Div0.IN35
inB[28] => Add1.IN4
inB[29] => Mult0.IN34
inB[29] => Add0.IN35
inB[29] => Div0.IN34
inB[29] => Add1.IN3
inB[30] => Mult0.IN33
inB[30] => Add0.IN34
inB[30] => Div0.IN33
inB[30] => Add1.IN2
inB[31] => Mult0.IN32
inB[31] => Add0.IN33
inB[31] => Div0.IN32
inB[31] => Add1.IN1
selec[0] => selec[0].IN1
selec[1] => selec[1].IN1
out[0] <= mux_4to1:muxd.port0
out[1] <= mux_4to1:muxd.port0
out[2] <= mux_4to1:muxd.port0
out[3] <= mux_4to1:muxd.port0
out[4] <= mux_4to1:muxd.port0
out[5] <= mux_4to1:muxd.port0
out[6] <= mux_4to1:muxd.port0
out[7] <= mux_4to1:muxd.port0
out[8] <= mux_4to1:muxd.port0
out[9] <= mux_4to1:muxd.port0
out[10] <= mux_4to1:muxd.port0
out[11] <= mux_4to1:muxd.port0
out[12] <= mux_4to1:muxd.port0
out[13] <= mux_4to1:muxd.port0
out[14] <= mux_4to1:muxd.port0
out[15] <= mux_4to1:muxd.port0
out[16] <= mux_4to1:muxd.port0
out[17] <= mux_4to1:muxd.port0
out[18] <= mux_4to1:muxd.port0
out[19] <= mux_4to1:muxd.port0
out[20] <= mux_4to1:muxd.port0
out[21] <= mux_4to1:muxd.port0
out[22] <= mux_4to1:muxd.port0
out[23] <= mux_4to1:muxd.port0
out[24] <= mux_4to1:muxd.port0
out[25] <= mux_4to1:muxd.port0
out[26] <= mux_4to1:muxd.port0
out[27] <= mux_4to1:muxd.port0
out[28] <= mux_4to1:muxd.port0
out[29] <= mux_4to1:muxd.port0
out[30] <= mux_4to1:muxd.port0
out[31] <= mux_4to1:muxd.port0


|ALU_Vec|ALU_NBITS:alu6|mux_4to1:muxd
Y[0] <= mux_2to1:mux3.port0
Y[1] <= mux_2to1:mux3.port0
Y[2] <= mux_2to1:mux3.port0
Y[3] <= mux_2to1:mux3.port0
Y[4] <= mux_2to1:mux3.port0
Y[5] <= mux_2to1:mux3.port0
Y[6] <= mux_2to1:mux3.port0
Y[7] <= mux_2to1:mux3.port0
Y[8] <= mux_2to1:mux3.port0
Y[9] <= mux_2to1:mux3.port0
Y[10] <= mux_2to1:mux3.port0
Y[11] <= mux_2to1:mux3.port0
Y[12] <= mux_2to1:mux3.port0
Y[13] <= mux_2to1:mux3.port0
Y[14] <= mux_2to1:mux3.port0
Y[15] <= mux_2to1:mux3.port0
Y[16] <= mux_2to1:mux3.port0
Y[17] <= mux_2to1:mux3.port0
Y[18] <= mux_2to1:mux3.port0
Y[19] <= mux_2to1:mux3.port0
Y[20] <= mux_2to1:mux3.port0
Y[21] <= mux_2to1:mux3.port0
Y[22] <= mux_2to1:mux3.port0
Y[23] <= mux_2to1:mux3.port0
Y[24] <= mux_2to1:mux3.port0
Y[25] <= mux_2to1:mux3.port0
Y[26] <= mux_2to1:mux3.port0
Y[27] <= mux_2to1:mux3.port0
Y[28] <= mux_2to1:mux3.port0
Y[29] <= mux_2to1:mux3.port0
Y[30] <= mux_2to1:mux3.port0
Y[31] <= mux_2to1:mux3.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C[0] => C[0].IN1
C[1] => C[1].IN1
C[2] => C[2].IN1
C[3] => C[3].IN1
C[4] => C[4].IN1
C[5] => C[5].IN1
C[6] => C[6].IN1
C[7] => C[7].IN1
C[8] => C[8].IN1
C[9] => C[9].IN1
C[10] => C[10].IN1
C[11] => C[11].IN1
C[12] => C[12].IN1
C[13] => C[13].IN1
C[14] => C[14].IN1
C[15] => C[15].IN1
C[16] => C[16].IN1
C[17] => C[17].IN1
C[18] => C[18].IN1
C[19] => C[19].IN1
C[20] => C[20].IN1
C[21] => C[21].IN1
C[22] => C[22].IN1
C[23] => C[23].IN1
C[24] => C[24].IN1
C[25] => C[25].IN1
C[26] => C[26].IN1
C[27] => C[27].IN1
C[28] => C[28].IN1
C[29] => C[29].IN1
C[30] => C[30].IN1
C[31] => C[31].IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
sel1 => sel1.IN2
sel2 => sel2.IN1


|ALU_Vec|ALU_NBITS:alu6|mux_4to1:muxd|mux_2to1:mux1
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu6|mux_4to1:muxd|mux_2to1:mux2
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu6|mux_4to1:muxd|mux_2to1:mux3
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu7
inA[0] => Mult0.IN31
inA[0] => Add0.IN32
inA[0] => Add1.IN64
inA[0] => Div0.IN31
inA[1] => Mult0.IN30
inA[1] => Add0.IN31
inA[1] => Add1.IN63
inA[1] => Div0.IN30
inA[2] => Mult0.IN29
inA[2] => Add0.IN30
inA[2] => Add1.IN62
inA[2] => Div0.IN29
inA[3] => Mult0.IN28
inA[3] => Add0.IN29
inA[3] => Add1.IN61
inA[3] => Div0.IN28
inA[4] => Mult0.IN27
inA[4] => Add0.IN28
inA[4] => Add1.IN60
inA[4] => Div0.IN27
inA[5] => Mult0.IN26
inA[5] => Add0.IN27
inA[5] => Add1.IN59
inA[5] => Div0.IN26
inA[6] => Mult0.IN25
inA[6] => Add0.IN26
inA[6] => Add1.IN58
inA[6] => Div0.IN25
inA[7] => Mult0.IN24
inA[7] => Add0.IN25
inA[7] => Add1.IN57
inA[7] => Div0.IN24
inA[8] => Mult0.IN23
inA[8] => Add0.IN24
inA[8] => Add1.IN56
inA[8] => Div0.IN23
inA[9] => Mult0.IN22
inA[9] => Add0.IN23
inA[9] => Add1.IN55
inA[9] => Div0.IN22
inA[10] => Mult0.IN21
inA[10] => Add0.IN22
inA[10] => Add1.IN54
inA[10] => Div0.IN21
inA[11] => Mult0.IN20
inA[11] => Add0.IN21
inA[11] => Add1.IN53
inA[11] => Div0.IN20
inA[12] => Mult0.IN19
inA[12] => Add0.IN20
inA[12] => Add1.IN52
inA[12] => Div0.IN19
inA[13] => Mult0.IN18
inA[13] => Add0.IN19
inA[13] => Add1.IN51
inA[13] => Div0.IN18
inA[14] => Mult0.IN17
inA[14] => Add0.IN18
inA[14] => Add1.IN50
inA[14] => Div0.IN17
inA[15] => Mult0.IN16
inA[15] => Add0.IN17
inA[15] => Add1.IN49
inA[15] => Div0.IN16
inA[16] => Mult0.IN15
inA[16] => Add0.IN16
inA[16] => Add1.IN48
inA[16] => Div0.IN15
inA[17] => Mult0.IN14
inA[17] => Add0.IN15
inA[17] => Add1.IN47
inA[17] => Div0.IN14
inA[18] => Mult0.IN13
inA[18] => Add0.IN14
inA[18] => Add1.IN46
inA[18] => Div0.IN13
inA[19] => Mult0.IN12
inA[19] => Add0.IN13
inA[19] => Add1.IN45
inA[19] => Div0.IN12
inA[20] => Mult0.IN11
inA[20] => Add0.IN12
inA[20] => Add1.IN44
inA[20] => Div0.IN11
inA[21] => Mult0.IN10
inA[21] => Add0.IN11
inA[21] => Add1.IN43
inA[21] => Div0.IN10
inA[22] => Mult0.IN9
inA[22] => Add0.IN10
inA[22] => Add1.IN42
inA[22] => Div0.IN9
inA[23] => Mult0.IN8
inA[23] => Add0.IN9
inA[23] => Add1.IN41
inA[23] => Div0.IN8
inA[24] => Mult0.IN7
inA[24] => Add0.IN8
inA[24] => Add1.IN40
inA[24] => Div0.IN7
inA[25] => Mult0.IN6
inA[25] => Add0.IN7
inA[25] => Add1.IN39
inA[25] => Div0.IN6
inA[26] => Mult0.IN5
inA[26] => Add0.IN6
inA[26] => Add1.IN38
inA[26] => Div0.IN5
inA[27] => Mult0.IN4
inA[27] => Add0.IN5
inA[27] => Add1.IN37
inA[27] => Div0.IN4
inA[28] => Mult0.IN3
inA[28] => Add0.IN4
inA[28] => Add1.IN36
inA[28] => Div0.IN3
inA[29] => Mult0.IN2
inA[29] => Add0.IN3
inA[29] => Add1.IN35
inA[29] => Div0.IN2
inA[30] => Mult0.IN1
inA[30] => Add0.IN2
inA[30] => Add1.IN34
inA[30] => Div0.IN1
inA[31] => Mult0.IN0
inA[31] => Add0.IN1
inA[31] => Add1.IN33
inA[31] => Div0.IN0
inB[0] => Mult0.IN63
inB[0] => Add0.IN64
inB[0] => Div0.IN63
inB[0] => Add1.IN32
inB[1] => Mult0.IN62
inB[1] => Add0.IN63
inB[1] => Div0.IN62
inB[1] => Add1.IN31
inB[2] => Mult0.IN61
inB[2] => Add0.IN62
inB[2] => Div0.IN61
inB[2] => Add1.IN30
inB[3] => Mult0.IN60
inB[3] => Add0.IN61
inB[3] => Div0.IN60
inB[3] => Add1.IN29
inB[4] => Mult0.IN59
inB[4] => Add0.IN60
inB[4] => Div0.IN59
inB[4] => Add1.IN28
inB[5] => Mult0.IN58
inB[5] => Add0.IN59
inB[5] => Div0.IN58
inB[5] => Add1.IN27
inB[6] => Mult0.IN57
inB[6] => Add0.IN58
inB[6] => Div0.IN57
inB[6] => Add1.IN26
inB[7] => Mult0.IN56
inB[7] => Add0.IN57
inB[7] => Div0.IN56
inB[7] => Add1.IN25
inB[8] => Mult0.IN55
inB[8] => Add0.IN56
inB[8] => Div0.IN55
inB[8] => Add1.IN24
inB[9] => Mult0.IN54
inB[9] => Add0.IN55
inB[9] => Div0.IN54
inB[9] => Add1.IN23
inB[10] => Mult0.IN53
inB[10] => Add0.IN54
inB[10] => Div0.IN53
inB[10] => Add1.IN22
inB[11] => Mult0.IN52
inB[11] => Add0.IN53
inB[11] => Div0.IN52
inB[11] => Add1.IN21
inB[12] => Mult0.IN51
inB[12] => Add0.IN52
inB[12] => Div0.IN51
inB[12] => Add1.IN20
inB[13] => Mult0.IN50
inB[13] => Add0.IN51
inB[13] => Div0.IN50
inB[13] => Add1.IN19
inB[14] => Mult0.IN49
inB[14] => Add0.IN50
inB[14] => Div0.IN49
inB[14] => Add1.IN18
inB[15] => Mult0.IN48
inB[15] => Add0.IN49
inB[15] => Div0.IN48
inB[15] => Add1.IN17
inB[16] => Mult0.IN47
inB[16] => Add0.IN48
inB[16] => Div0.IN47
inB[16] => Add1.IN16
inB[17] => Mult0.IN46
inB[17] => Add0.IN47
inB[17] => Div0.IN46
inB[17] => Add1.IN15
inB[18] => Mult0.IN45
inB[18] => Add0.IN46
inB[18] => Div0.IN45
inB[18] => Add1.IN14
inB[19] => Mult0.IN44
inB[19] => Add0.IN45
inB[19] => Div0.IN44
inB[19] => Add1.IN13
inB[20] => Mult0.IN43
inB[20] => Add0.IN44
inB[20] => Div0.IN43
inB[20] => Add1.IN12
inB[21] => Mult0.IN42
inB[21] => Add0.IN43
inB[21] => Div0.IN42
inB[21] => Add1.IN11
inB[22] => Mult0.IN41
inB[22] => Add0.IN42
inB[22] => Div0.IN41
inB[22] => Add1.IN10
inB[23] => Mult0.IN40
inB[23] => Add0.IN41
inB[23] => Div0.IN40
inB[23] => Add1.IN9
inB[24] => Mult0.IN39
inB[24] => Add0.IN40
inB[24] => Div0.IN39
inB[24] => Add1.IN8
inB[25] => Mult0.IN38
inB[25] => Add0.IN39
inB[25] => Div0.IN38
inB[25] => Add1.IN7
inB[26] => Mult0.IN37
inB[26] => Add0.IN38
inB[26] => Div0.IN37
inB[26] => Add1.IN6
inB[27] => Mult0.IN36
inB[27] => Add0.IN37
inB[27] => Div0.IN36
inB[27] => Add1.IN5
inB[28] => Mult0.IN35
inB[28] => Add0.IN36
inB[28] => Div0.IN35
inB[28] => Add1.IN4
inB[29] => Mult0.IN34
inB[29] => Add0.IN35
inB[29] => Div0.IN34
inB[29] => Add1.IN3
inB[30] => Mult0.IN33
inB[30] => Add0.IN34
inB[30] => Div0.IN33
inB[30] => Add1.IN2
inB[31] => Mult0.IN32
inB[31] => Add0.IN33
inB[31] => Div0.IN32
inB[31] => Add1.IN1
selec[0] => selec[0].IN1
selec[1] => selec[1].IN1
out[0] <= mux_4to1:muxd.port0
out[1] <= mux_4to1:muxd.port0
out[2] <= mux_4to1:muxd.port0
out[3] <= mux_4to1:muxd.port0
out[4] <= mux_4to1:muxd.port0
out[5] <= mux_4to1:muxd.port0
out[6] <= mux_4to1:muxd.port0
out[7] <= mux_4to1:muxd.port0
out[8] <= mux_4to1:muxd.port0
out[9] <= mux_4to1:muxd.port0
out[10] <= mux_4to1:muxd.port0
out[11] <= mux_4to1:muxd.port0
out[12] <= mux_4to1:muxd.port0
out[13] <= mux_4to1:muxd.port0
out[14] <= mux_4to1:muxd.port0
out[15] <= mux_4to1:muxd.port0
out[16] <= mux_4to1:muxd.port0
out[17] <= mux_4to1:muxd.port0
out[18] <= mux_4to1:muxd.port0
out[19] <= mux_4to1:muxd.port0
out[20] <= mux_4to1:muxd.port0
out[21] <= mux_4to1:muxd.port0
out[22] <= mux_4to1:muxd.port0
out[23] <= mux_4to1:muxd.port0
out[24] <= mux_4to1:muxd.port0
out[25] <= mux_4to1:muxd.port0
out[26] <= mux_4to1:muxd.port0
out[27] <= mux_4to1:muxd.port0
out[28] <= mux_4to1:muxd.port0
out[29] <= mux_4to1:muxd.port0
out[30] <= mux_4to1:muxd.port0
out[31] <= mux_4to1:muxd.port0


|ALU_Vec|ALU_NBITS:alu7|mux_4to1:muxd
Y[0] <= mux_2to1:mux3.port0
Y[1] <= mux_2to1:mux3.port0
Y[2] <= mux_2to1:mux3.port0
Y[3] <= mux_2to1:mux3.port0
Y[4] <= mux_2to1:mux3.port0
Y[5] <= mux_2to1:mux3.port0
Y[6] <= mux_2to1:mux3.port0
Y[7] <= mux_2to1:mux3.port0
Y[8] <= mux_2to1:mux3.port0
Y[9] <= mux_2to1:mux3.port0
Y[10] <= mux_2to1:mux3.port0
Y[11] <= mux_2to1:mux3.port0
Y[12] <= mux_2to1:mux3.port0
Y[13] <= mux_2to1:mux3.port0
Y[14] <= mux_2to1:mux3.port0
Y[15] <= mux_2to1:mux3.port0
Y[16] <= mux_2to1:mux3.port0
Y[17] <= mux_2to1:mux3.port0
Y[18] <= mux_2to1:mux3.port0
Y[19] <= mux_2to1:mux3.port0
Y[20] <= mux_2to1:mux3.port0
Y[21] <= mux_2to1:mux3.port0
Y[22] <= mux_2to1:mux3.port0
Y[23] <= mux_2to1:mux3.port0
Y[24] <= mux_2to1:mux3.port0
Y[25] <= mux_2to1:mux3.port0
Y[26] <= mux_2to1:mux3.port0
Y[27] <= mux_2to1:mux3.port0
Y[28] <= mux_2to1:mux3.port0
Y[29] <= mux_2to1:mux3.port0
Y[30] <= mux_2to1:mux3.port0
Y[31] <= mux_2to1:mux3.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C[0] => C[0].IN1
C[1] => C[1].IN1
C[2] => C[2].IN1
C[3] => C[3].IN1
C[4] => C[4].IN1
C[5] => C[5].IN1
C[6] => C[6].IN1
C[7] => C[7].IN1
C[8] => C[8].IN1
C[9] => C[9].IN1
C[10] => C[10].IN1
C[11] => C[11].IN1
C[12] => C[12].IN1
C[13] => C[13].IN1
C[14] => C[14].IN1
C[15] => C[15].IN1
C[16] => C[16].IN1
C[17] => C[17].IN1
C[18] => C[18].IN1
C[19] => C[19].IN1
C[20] => C[20].IN1
C[21] => C[21].IN1
C[22] => C[22].IN1
C[23] => C[23].IN1
C[24] => C[24].IN1
C[25] => C[25].IN1
C[26] => C[26].IN1
C[27] => C[27].IN1
C[28] => C[28].IN1
C[29] => C[29].IN1
C[30] => C[30].IN1
C[31] => C[31].IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
sel1 => sel1.IN2
sel2 => sel2.IN1


|ALU_Vec|ALU_NBITS:alu7|mux_4to1:muxd|mux_2to1:mux1
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu7|mux_4to1:muxd|mux_2to1:mux2
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu7|mux_4to1:muxd|mux_2to1:mux3
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu8
inA[0] => Mult0.IN31
inA[0] => Add0.IN32
inA[0] => Add1.IN64
inA[0] => Div0.IN31
inA[1] => Mult0.IN30
inA[1] => Add0.IN31
inA[1] => Add1.IN63
inA[1] => Div0.IN30
inA[2] => Mult0.IN29
inA[2] => Add0.IN30
inA[2] => Add1.IN62
inA[2] => Div0.IN29
inA[3] => Mult0.IN28
inA[3] => Add0.IN29
inA[3] => Add1.IN61
inA[3] => Div0.IN28
inA[4] => Mult0.IN27
inA[4] => Add0.IN28
inA[4] => Add1.IN60
inA[4] => Div0.IN27
inA[5] => Mult0.IN26
inA[5] => Add0.IN27
inA[5] => Add1.IN59
inA[5] => Div0.IN26
inA[6] => Mult0.IN25
inA[6] => Add0.IN26
inA[6] => Add1.IN58
inA[6] => Div0.IN25
inA[7] => Mult0.IN24
inA[7] => Add0.IN25
inA[7] => Add1.IN57
inA[7] => Div0.IN24
inA[8] => Mult0.IN23
inA[8] => Add0.IN24
inA[8] => Add1.IN56
inA[8] => Div0.IN23
inA[9] => Mult0.IN22
inA[9] => Add0.IN23
inA[9] => Add1.IN55
inA[9] => Div0.IN22
inA[10] => Mult0.IN21
inA[10] => Add0.IN22
inA[10] => Add1.IN54
inA[10] => Div0.IN21
inA[11] => Mult0.IN20
inA[11] => Add0.IN21
inA[11] => Add1.IN53
inA[11] => Div0.IN20
inA[12] => Mult0.IN19
inA[12] => Add0.IN20
inA[12] => Add1.IN52
inA[12] => Div0.IN19
inA[13] => Mult0.IN18
inA[13] => Add0.IN19
inA[13] => Add1.IN51
inA[13] => Div0.IN18
inA[14] => Mult0.IN17
inA[14] => Add0.IN18
inA[14] => Add1.IN50
inA[14] => Div0.IN17
inA[15] => Mult0.IN16
inA[15] => Add0.IN17
inA[15] => Add1.IN49
inA[15] => Div0.IN16
inA[16] => Mult0.IN15
inA[16] => Add0.IN16
inA[16] => Add1.IN48
inA[16] => Div0.IN15
inA[17] => Mult0.IN14
inA[17] => Add0.IN15
inA[17] => Add1.IN47
inA[17] => Div0.IN14
inA[18] => Mult0.IN13
inA[18] => Add0.IN14
inA[18] => Add1.IN46
inA[18] => Div0.IN13
inA[19] => Mult0.IN12
inA[19] => Add0.IN13
inA[19] => Add1.IN45
inA[19] => Div0.IN12
inA[20] => Mult0.IN11
inA[20] => Add0.IN12
inA[20] => Add1.IN44
inA[20] => Div0.IN11
inA[21] => Mult0.IN10
inA[21] => Add0.IN11
inA[21] => Add1.IN43
inA[21] => Div0.IN10
inA[22] => Mult0.IN9
inA[22] => Add0.IN10
inA[22] => Add1.IN42
inA[22] => Div0.IN9
inA[23] => Mult0.IN8
inA[23] => Add0.IN9
inA[23] => Add1.IN41
inA[23] => Div0.IN8
inA[24] => Mult0.IN7
inA[24] => Add0.IN8
inA[24] => Add1.IN40
inA[24] => Div0.IN7
inA[25] => Mult0.IN6
inA[25] => Add0.IN7
inA[25] => Add1.IN39
inA[25] => Div0.IN6
inA[26] => Mult0.IN5
inA[26] => Add0.IN6
inA[26] => Add1.IN38
inA[26] => Div0.IN5
inA[27] => Mult0.IN4
inA[27] => Add0.IN5
inA[27] => Add1.IN37
inA[27] => Div0.IN4
inA[28] => Mult0.IN3
inA[28] => Add0.IN4
inA[28] => Add1.IN36
inA[28] => Div0.IN3
inA[29] => Mult0.IN2
inA[29] => Add0.IN3
inA[29] => Add1.IN35
inA[29] => Div0.IN2
inA[30] => Mult0.IN1
inA[30] => Add0.IN2
inA[30] => Add1.IN34
inA[30] => Div0.IN1
inA[31] => Mult0.IN0
inA[31] => Add0.IN1
inA[31] => Add1.IN33
inA[31] => Div0.IN0
inB[0] => Mult0.IN63
inB[0] => Add0.IN64
inB[0] => Div0.IN63
inB[0] => Add1.IN32
inB[1] => Mult0.IN62
inB[1] => Add0.IN63
inB[1] => Div0.IN62
inB[1] => Add1.IN31
inB[2] => Mult0.IN61
inB[2] => Add0.IN62
inB[2] => Div0.IN61
inB[2] => Add1.IN30
inB[3] => Mult0.IN60
inB[3] => Add0.IN61
inB[3] => Div0.IN60
inB[3] => Add1.IN29
inB[4] => Mult0.IN59
inB[4] => Add0.IN60
inB[4] => Div0.IN59
inB[4] => Add1.IN28
inB[5] => Mult0.IN58
inB[5] => Add0.IN59
inB[5] => Div0.IN58
inB[5] => Add1.IN27
inB[6] => Mult0.IN57
inB[6] => Add0.IN58
inB[6] => Div0.IN57
inB[6] => Add1.IN26
inB[7] => Mult0.IN56
inB[7] => Add0.IN57
inB[7] => Div0.IN56
inB[7] => Add1.IN25
inB[8] => Mult0.IN55
inB[8] => Add0.IN56
inB[8] => Div0.IN55
inB[8] => Add1.IN24
inB[9] => Mult0.IN54
inB[9] => Add0.IN55
inB[9] => Div0.IN54
inB[9] => Add1.IN23
inB[10] => Mult0.IN53
inB[10] => Add0.IN54
inB[10] => Div0.IN53
inB[10] => Add1.IN22
inB[11] => Mult0.IN52
inB[11] => Add0.IN53
inB[11] => Div0.IN52
inB[11] => Add1.IN21
inB[12] => Mult0.IN51
inB[12] => Add0.IN52
inB[12] => Div0.IN51
inB[12] => Add1.IN20
inB[13] => Mult0.IN50
inB[13] => Add0.IN51
inB[13] => Div0.IN50
inB[13] => Add1.IN19
inB[14] => Mult0.IN49
inB[14] => Add0.IN50
inB[14] => Div0.IN49
inB[14] => Add1.IN18
inB[15] => Mult0.IN48
inB[15] => Add0.IN49
inB[15] => Div0.IN48
inB[15] => Add1.IN17
inB[16] => Mult0.IN47
inB[16] => Add0.IN48
inB[16] => Div0.IN47
inB[16] => Add1.IN16
inB[17] => Mult0.IN46
inB[17] => Add0.IN47
inB[17] => Div0.IN46
inB[17] => Add1.IN15
inB[18] => Mult0.IN45
inB[18] => Add0.IN46
inB[18] => Div0.IN45
inB[18] => Add1.IN14
inB[19] => Mult0.IN44
inB[19] => Add0.IN45
inB[19] => Div0.IN44
inB[19] => Add1.IN13
inB[20] => Mult0.IN43
inB[20] => Add0.IN44
inB[20] => Div0.IN43
inB[20] => Add1.IN12
inB[21] => Mult0.IN42
inB[21] => Add0.IN43
inB[21] => Div0.IN42
inB[21] => Add1.IN11
inB[22] => Mult0.IN41
inB[22] => Add0.IN42
inB[22] => Div0.IN41
inB[22] => Add1.IN10
inB[23] => Mult0.IN40
inB[23] => Add0.IN41
inB[23] => Div0.IN40
inB[23] => Add1.IN9
inB[24] => Mult0.IN39
inB[24] => Add0.IN40
inB[24] => Div0.IN39
inB[24] => Add1.IN8
inB[25] => Mult0.IN38
inB[25] => Add0.IN39
inB[25] => Div0.IN38
inB[25] => Add1.IN7
inB[26] => Mult0.IN37
inB[26] => Add0.IN38
inB[26] => Div0.IN37
inB[26] => Add1.IN6
inB[27] => Mult0.IN36
inB[27] => Add0.IN37
inB[27] => Div0.IN36
inB[27] => Add1.IN5
inB[28] => Mult0.IN35
inB[28] => Add0.IN36
inB[28] => Div0.IN35
inB[28] => Add1.IN4
inB[29] => Mult0.IN34
inB[29] => Add0.IN35
inB[29] => Div0.IN34
inB[29] => Add1.IN3
inB[30] => Mult0.IN33
inB[30] => Add0.IN34
inB[30] => Div0.IN33
inB[30] => Add1.IN2
inB[31] => Mult0.IN32
inB[31] => Add0.IN33
inB[31] => Div0.IN32
inB[31] => Add1.IN1
selec[0] => selec[0].IN1
selec[1] => selec[1].IN1
out[0] <= mux_4to1:muxd.port0
out[1] <= mux_4to1:muxd.port0
out[2] <= mux_4to1:muxd.port0
out[3] <= mux_4to1:muxd.port0
out[4] <= mux_4to1:muxd.port0
out[5] <= mux_4to1:muxd.port0
out[6] <= mux_4to1:muxd.port0
out[7] <= mux_4to1:muxd.port0
out[8] <= mux_4to1:muxd.port0
out[9] <= mux_4to1:muxd.port0
out[10] <= mux_4to1:muxd.port0
out[11] <= mux_4to1:muxd.port0
out[12] <= mux_4to1:muxd.port0
out[13] <= mux_4to1:muxd.port0
out[14] <= mux_4to1:muxd.port0
out[15] <= mux_4to1:muxd.port0
out[16] <= mux_4to1:muxd.port0
out[17] <= mux_4to1:muxd.port0
out[18] <= mux_4to1:muxd.port0
out[19] <= mux_4to1:muxd.port0
out[20] <= mux_4to1:muxd.port0
out[21] <= mux_4to1:muxd.port0
out[22] <= mux_4to1:muxd.port0
out[23] <= mux_4to1:muxd.port0
out[24] <= mux_4to1:muxd.port0
out[25] <= mux_4to1:muxd.port0
out[26] <= mux_4to1:muxd.port0
out[27] <= mux_4to1:muxd.port0
out[28] <= mux_4to1:muxd.port0
out[29] <= mux_4to1:muxd.port0
out[30] <= mux_4to1:muxd.port0
out[31] <= mux_4to1:muxd.port0


|ALU_Vec|ALU_NBITS:alu8|mux_4to1:muxd
Y[0] <= mux_2to1:mux3.port0
Y[1] <= mux_2to1:mux3.port0
Y[2] <= mux_2to1:mux3.port0
Y[3] <= mux_2to1:mux3.port0
Y[4] <= mux_2to1:mux3.port0
Y[5] <= mux_2to1:mux3.port0
Y[6] <= mux_2to1:mux3.port0
Y[7] <= mux_2to1:mux3.port0
Y[8] <= mux_2to1:mux3.port0
Y[9] <= mux_2to1:mux3.port0
Y[10] <= mux_2to1:mux3.port0
Y[11] <= mux_2to1:mux3.port0
Y[12] <= mux_2to1:mux3.port0
Y[13] <= mux_2to1:mux3.port0
Y[14] <= mux_2to1:mux3.port0
Y[15] <= mux_2to1:mux3.port0
Y[16] <= mux_2to1:mux3.port0
Y[17] <= mux_2to1:mux3.port0
Y[18] <= mux_2to1:mux3.port0
Y[19] <= mux_2to1:mux3.port0
Y[20] <= mux_2to1:mux3.port0
Y[21] <= mux_2to1:mux3.port0
Y[22] <= mux_2to1:mux3.port0
Y[23] <= mux_2to1:mux3.port0
Y[24] <= mux_2to1:mux3.port0
Y[25] <= mux_2to1:mux3.port0
Y[26] <= mux_2to1:mux3.port0
Y[27] <= mux_2to1:mux3.port0
Y[28] <= mux_2to1:mux3.port0
Y[29] <= mux_2to1:mux3.port0
Y[30] <= mux_2to1:mux3.port0
Y[31] <= mux_2to1:mux3.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C[0] => C[0].IN1
C[1] => C[1].IN1
C[2] => C[2].IN1
C[3] => C[3].IN1
C[4] => C[4].IN1
C[5] => C[5].IN1
C[6] => C[6].IN1
C[7] => C[7].IN1
C[8] => C[8].IN1
C[9] => C[9].IN1
C[10] => C[10].IN1
C[11] => C[11].IN1
C[12] => C[12].IN1
C[13] => C[13].IN1
C[14] => C[14].IN1
C[15] => C[15].IN1
C[16] => C[16].IN1
C[17] => C[17].IN1
C[18] => C[18].IN1
C[19] => C[19].IN1
C[20] => C[20].IN1
C[21] => C[21].IN1
C[22] => C[22].IN1
C[23] => C[23].IN1
C[24] => C[24].IN1
C[25] => C[25].IN1
C[26] => C[26].IN1
C[27] => C[27].IN1
C[28] => C[28].IN1
C[29] => C[29].IN1
C[30] => C[30].IN1
C[31] => C[31].IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
sel1 => sel1.IN2
sel2 => sel2.IN1


|ALU_Vec|ALU_NBITS:alu8|mux_4to1:muxd|mux_2to1:mux1
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu8|mux_4to1:muxd|mux_2to1:mux2
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


|ALU_Vec|ALU_NBITS:alu8|mux_4to1:muxd|mux_2to1:mux3
Y[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= aux.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= aux.DB_MAX_OUTPUT_PORT_TYPE
A[0] => aux.DATAA
A[1] => aux.DATAA
A[2] => aux.DATAA
A[3] => aux.DATAA
A[4] => aux.DATAA
A[5] => aux.DATAA
A[6] => aux.DATAA
A[7] => aux.DATAA
A[8] => aux.DATAA
A[9] => aux.DATAA
A[10] => aux.DATAA
A[11] => aux.DATAA
A[12] => aux.DATAA
A[13] => aux.DATAA
A[14] => aux.DATAA
A[15] => aux.DATAA
A[16] => aux.DATAA
A[17] => aux.DATAA
A[18] => aux.DATAA
A[19] => aux.DATAA
A[20] => aux.DATAA
A[21] => aux.DATAA
A[22] => aux.DATAA
A[23] => aux.DATAA
A[24] => aux.DATAA
A[25] => aux.DATAA
A[26] => aux.DATAA
A[27] => aux.DATAA
A[28] => aux.DATAA
A[29] => aux.DATAA
A[30] => aux.DATAA
A[31] => aux.DATAA
B[0] => aux.DATAB
B[1] => aux.DATAB
B[2] => aux.DATAB
B[3] => aux.DATAB
B[4] => aux.DATAB
B[5] => aux.DATAB
B[6] => aux.DATAB
B[7] => aux.DATAB
B[8] => aux.DATAB
B[9] => aux.DATAB
B[10] => aux.DATAB
B[11] => aux.DATAB
B[12] => aux.DATAB
B[13] => aux.DATAB
B[14] => aux.DATAB
B[15] => aux.DATAB
B[16] => aux.DATAB
B[17] => aux.DATAB
B[18] => aux.DATAB
B[19] => aux.DATAB
B[20] => aux.DATAB
B[21] => aux.DATAB
B[22] => aux.DATAB
B[23] => aux.DATAB
B[24] => aux.DATAB
B[25] => aux.DATAB
B[26] => aux.DATAB
B[27] => aux.DATAB
B[28] => aux.DATAB
B[29] => aux.DATAB
B[30] => aux.DATAB
B[31] => aux.DATAB
sel => Decoder0.IN0


