INFO: [VRFC 10-2263] Analyzing Verilog file "/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/receiver_stages.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_stages
