
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-7FLV13P

Implementation : synthesis

# Written on Mon Nov  4 12:43:22 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\designer\cdh_tsat5_system\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                  Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                                  Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                 100.0 MHz     10.000        system       system_clkgroup         4    
                                                                                                                                                       
0 -       cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0     112  
                                                                                                                                                       
0 -       cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     15   
=======================================================================================================================================================


Clock Load Summary
******************

                                                                       Clock     Source                                                                     Clock Pin                                                                              Non-clock Pin     Non-clock Pin                                                            
Clock                                                                  Load      Pin                                                                        Seq Example                                                                            Seq Example       Comb Example                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                 4         -                                                                          cdh_tsat5_system_sb_0.CORESPI_0_0.ucorespi_sfr.genblk4\.u_master.next_state[3:0].C     -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                              
cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock                  112       cdh_tsat5_system_sb_0.CCC_0.CCC_INST.GL0(CCC)                              cdh_tsat5_system_sb_0.CORESPI_0_0.ucorespi_sfr.genblk4\.ss_reg[7:0].C                  -                 cdh_tsat5_system_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                                                              
cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     15        cdh_tsat5_system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     cdh_tsat5_system_sb_0.CORERESETP_0.release_sdif0_core.C                                -                 cdh_tsat5_system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
==============================================================================================================================================================================================================================================================================================================================================
