Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr 15 19:45:47 2024
| Host         : Lucifer-Morning-Star running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |              82 |           13 |
| No           | Yes                   | No                     |              46 |            7 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |              28 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------+-----------------------------+------------------+----------------+
|     Clock Signal     |    Enable Signal   |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+--------------------+-----------------------------+------------------+----------------+
|  clk_Debug_OBUF_BUFG | DB/r_State1_out    |                             |                1 |              2 |
|  clk_Debug_OBUF_BUFG |                    | T1/TxD_i_1_n_0              |                1 |              4 |
|  clk_Debug_OBUF_BUFG |                    |                             |                2 |              8 |
|  clk_Debug_OBUF_BUFG | T1/bit_counter     | T1/shift_right_reg_reg[0]_0 |                1 |              8 |
|  clk_Debug_OBUF_BUFG | T1/shift_right_reg | T1/shift_right_reg_reg[0]_0 |                2 |             20 |
|  clk_Debug_OBUF_BUFG |                    | DB/p_0_in                   |                6 |             42 |
|  clk_Debug_OBUF_BUFG |                    | T1/shift_right_reg_reg[0]_0 |               13 |             82 |
+----------------------+--------------------+-----------------------------+------------------+----------------+


