--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10218 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.236ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_44 (SLICE_X52Y56.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.884ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.990 - 1.307)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y41.C4      net (fanout=1)        0.446   douta<8>
    SLICE_X61Y41.C       Tilo                  0.043   Data_in<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X57Y35.C1      net (fanout=3)        0.680   Data_in<8>
    SLICE_X57Y35.CMUX    Tilo                  0.244   Addr_out<0>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X55Y54.A2      net (fanout=15)       1.069   Disp_num<8>
    SLICE_X55Y54.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_26
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X54Y52.D1      net (fanout=2)        0.469   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X54Y52.D       Tilo                  0.043   U1/PCWrite
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X54Y52.C5      net (fanout=1)        0.164   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X54Y52.C       Tilo                  0.043   U1/PCWrite
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X52Y56.D2      net (fanout=1)        0.629   U6/XLXN_390<44>
    SLICE_X52Y56.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X52Y56.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X52Y56.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      5.884ns (2.268ns logic, 3.616ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.852ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.990 - 1.307)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO11  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y42.B4      net (fanout=1)        0.561   douta<11>
    SLICE_X58Y42.B       Tilo                  0.043   Data_in<14>
                                                       U4/Mmux_Cpu_data4bus31
    SLICE_X56Y38.C2      net (fanout=3)        0.800   Data_in<11>
    SLICE_X56Y38.CMUX    Tilo                  0.244   Data_in<6>
                                                       U5/MUX1_DispData/Mmux_o_32
                                                       U5/MUX1_DispData/Mmux_o_2_f7_1
    SLICE_X55Y52.A3      net (fanout=15)       0.822   Disp_num<11>
    SLICE_X55Y52.A       Tilo                  0.043   U1/MR
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X54Y52.D2      net (fanout=2)        0.449   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X54Y52.D       Tilo                  0.043   U1/PCWrite
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X54Y52.C5      net (fanout=1)        0.164   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X54Y52.C       Tilo                  0.043   U1/PCWrite
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X52Y56.D2      net (fanout=1)        0.629   U6/XLXN_390<44>
    SLICE_X52Y56.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X52Y56.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X52Y56.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      5.852ns (2.268ns logic, 3.584ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.851ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.990 - 1.307)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y41.C4      net (fanout=1)        0.446   douta<8>
    SLICE_X61Y41.C       Tilo                  0.043   Data_in<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X57Y35.C1      net (fanout=3)        0.680   Data_in<8>
    SLICE_X57Y35.CMUX    Tilo                  0.244   Addr_out<0>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X55Y52.A2      net (fanout=15)       1.056   Disp_num<8>
    SLICE_X55Y52.A       Tilo                  0.043   U1/MR
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X54Y52.D2      net (fanout=2)        0.449   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X54Y52.D       Tilo                  0.043   U1/PCWrite
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X54Y52.C5      net (fanout=1)        0.164   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X54Y52.C       Tilo                  0.043   U1/PCWrite
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X52Y56.D2      net (fanout=1)        0.629   U6/XLXN_390<44>
    SLICE_X52Y56.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X52Y56.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X52Y56.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (2.268ns logic, 3.583ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_20 (SLICE_X45Y56.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.882ns (Levels of Logic = 7)
  Clock Path Skew:      -0.311ns (0.996 - 1.307)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO23  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y43.A2      net (fanout=1)        0.684   douta<23>
    SLICE_X53Y43.A       Tilo                  0.043   N73
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X52Y45.C1      net (fanout=3)        0.909   Data_in<23>
    SLICE_X52Y45.CMUX    Tilo                  0.244   U1/PCSource<1>
                                                       U5/MUX1_DispData/Mmux_o_315
                                                       U5/MUX1_DispData/Mmux_o_2_f7_14
    SLICE_X46Y58.A3      net (fanout=15)       0.863   Disp_num<23>
    SLICE_X46Y58.A       Tilo                  0.043   U6/XLXN_390<23>
                                                       U6/SM1/HTS2/MSEG/XLXI_5
    SLICE_X45Y58.B4      net (fanout=2)        0.324   U6/SM1/HTS2/MSEG/XLXN_119
    SLICE_X45Y58.B       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_211
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X45Y58.A4      net (fanout=1)        0.232   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X45Y58.A       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_211
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X45Y56.D1      net (fanout=1)        0.452   U6/XLXN_390<20>
    SLICE_X45Y56.D       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X45Y56.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X45Y56.CLK     Tas                   0.009   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (2.268ns logic, 3.614ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.850ns (Levels of Logic = 7)
  Clock Path Skew:      -0.311ns (0.996 - 1.307)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO21  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y41.A1      net (fanout=1)        0.877   douta<21>
    SLICE_X50Y41.A       Tilo                  0.043   Addr_out<1>
                                                       U4/Mmux_Cpu_data4bus141
    SLICE_X50Y44.C1      net (fanout=3)        0.549   Data_in<21>
    SLICE_X50Y44.CMUX    Tilo                  0.239   N237
                                                       U5/MUX1_DispData/Mmux_o_313
                                                       U5/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X46Y58.A2      net (fanout=14)       1.003   Disp_num<21>
    SLICE_X46Y58.A       Tilo                  0.043   U6/XLXN_390<23>
                                                       U6/SM1/HTS2/MSEG/XLXI_5
    SLICE_X45Y58.B4      net (fanout=2)        0.324   U6/SM1/HTS2/MSEG/XLXN_119
    SLICE_X45Y58.B       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_211
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X45Y58.A4      net (fanout=1)        0.232   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X45Y58.A       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_211
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X45Y56.D1      net (fanout=1)        0.452   U6/XLXN_390<20>
    SLICE_X45Y56.D       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X45Y56.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X45Y56.CLK     Tas                   0.009   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      5.850ns (2.263ns logic, 3.587ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.708ns (Levels of Logic = 7)
  Clock Path Skew:      -0.311ns (0.996 - 1.307)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO23  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y43.A2      net (fanout=1)        0.684   douta<23>
    SLICE_X53Y43.A       Tilo                  0.043   N73
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X52Y45.C1      net (fanout=3)        0.909   Data_in<23>
    SLICE_X52Y45.CMUX    Tilo                  0.244   U1/PCSource<1>
                                                       U5/MUX1_DispData/Mmux_o_315
                                                       U5/MUX1_DispData/Mmux_o_2_f7_14
    SLICE_X44Y58.A5      net (fanout=15)       0.740   Disp_num<23>
    SLICE_X44Y58.A       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_28
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X45Y58.B3      net (fanout=2)        0.273   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X45Y58.B       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_211
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X45Y58.A4      net (fanout=1)        0.232   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X45Y58.A       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_211
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X45Y56.D1      net (fanout=1)        0.452   U6/XLXN_390<20>
    SLICE_X45Y56.D       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X45Y56.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X45Y56.CLK     Tas                   0.009   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      5.708ns (2.268ns logic, 3.440ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_23 (SLICE_X45Y55.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.851ns (Levels of Logic = 6)
  Clock Path Skew:      -0.310ns (0.997 - 1.307)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO23  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y43.A2      net (fanout=1)        0.684   douta<23>
    SLICE_X53Y43.A       Tilo                  0.043   N73
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X52Y45.C1      net (fanout=3)        0.909   Data_in<23>
    SLICE_X52Y45.CMUX    Tilo                  0.244   U1/PCSource<1>
                                                       U5/MUX1_DispData/Mmux_o_315
                                                       U5/MUX1_DispData/Mmux_o_2_f7_14
    SLICE_X44Y58.B5      net (fanout=15)       0.862   Disp_num<23>
    SLICE_X44Y58.B       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_28
                                                       U6/SM1/HTS2/MSEG/XLXI_8
    SLICE_X46Y58.B2      net (fanout=1)        0.527   U6/SM1/HTS2/MSEG/XLXN_28
    SLICE_X46Y58.B       Tilo                  0.043   U6/XLXN_390<23>
                                                       U6/SM1/HTS2/MSEG/XLXI_47
    SLICE_X45Y55.B4      net (fanout=1)        0.412   U6/XLXN_390<23>
    SLICE_X45Y55.B       Tilo                  0.043   U6/M2/buffer<24>
                                                       U6/M2/mux7911
    SLICE_X45Y55.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<23>
    SLICE_X45Y55.CLK     Tas                   0.009   U6/M2/buffer<24>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (2.225ns logic, 3.626ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.803ns (Levels of Logic = 6)
  Clock Path Skew:      -0.310ns (0.997 - 1.307)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO21  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y41.A1      net (fanout=1)        0.877   douta<21>
    SLICE_X50Y41.A       Tilo                  0.043   Addr_out<1>
                                                       U4/Mmux_Cpu_data4bus141
    SLICE_X50Y44.C1      net (fanout=3)        0.549   Data_in<21>
    SLICE_X50Y44.CMUX    Tilo                  0.239   N237
                                                       U5/MUX1_DispData/Mmux_o_313
                                                       U5/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X44Y58.B4      net (fanout=14)       0.986   Disp_num<21>
    SLICE_X44Y58.B       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_28
                                                       U6/SM1/HTS2/MSEG/XLXI_8
    SLICE_X46Y58.B2      net (fanout=1)        0.527   U6/SM1/HTS2/MSEG/XLXN_28
    SLICE_X46Y58.B       Tilo                  0.043   U6/XLXN_390<23>
                                                       U6/SM1/HTS2/MSEG/XLXI_47
    SLICE_X45Y55.B4      net (fanout=1)        0.412   U6/XLXN_390<23>
    SLICE_X45Y55.B       Tilo                  0.043   U6/M2/buffer<24>
                                                       U6/M2/mux7911
    SLICE_X45Y55.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<23>
    SLICE_X45Y55.CLK     Tas                   0.009   U6/M2/buffer<24>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (2.220ns logic, 3.583ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.572ns (Levels of Logic = 6)
  Clock Path Skew:      -0.310ns (0.997 - 1.307)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO21  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y41.A1      net (fanout=1)        0.877   douta<21>
    SLICE_X50Y41.A       Tilo                  0.043   Addr_out<1>
                                                       U4/Mmux_Cpu_data4bus141
    SLICE_X50Y44.C1      net (fanout=3)        0.549   Data_in<21>
    SLICE_X50Y44.CMUX    Tilo                  0.239   N237
                                                       U5/MUX1_DispData/Mmux_o_313
                                                       U5/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X47Y58.A2      net (fanout=14)       0.997   Disp_num<21>
    SLICE_X47Y58.A       Tilo                  0.043   U6/XLXN_390<18>
                                                       U6/SM1/HTS2/MSEG/XLXI_7
    SLICE_X46Y58.B3      net (fanout=2)        0.285   U6/SM1/HTS2/MSEG/XLXN_27
    SLICE_X46Y58.B       Tilo                  0.043   U6/XLXN_390<23>
                                                       U6/SM1/HTS2/MSEG/XLXI_47
    SLICE_X45Y55.B4      net (fanout=1)        0.412   U6/XLXN_390<23>
    SLICE_X45Y55.B       Tilo                  0.043   U6/M2/buffer<24>
                                                       U6/M2/mux7911
    SLICE_X45Y55.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<23>
    SLICE_X45Y55.CLK     Tas                   0.009   U6/M2/buffer<24>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.572ns (2.220ns logic, 3.352ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X26Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.075 - 0.061)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y63.CQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X26Y62.A6      net (fanout=4)        0.124   U6/M2/shift_count<5>
    SLICE_X26Y62.CLK     Tah         (-Th)     0.032   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (0.068ns logic, 0.124ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/EN (SLICE_X26Y62.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/start_1 (FF)
  Destination:          U6/M2/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/start_1 to U6/M2/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y62.BQ      Tcko                  0.100   U6/M2/start<1>
                                                       U6/M2/start_1
    SLICE_X26Y62.C5      net (fanout=3)        0.137   U6/M2/start<1>
    SLICE_X26Y62.CLK     Tah         (-Th)     0.045   U6/M2/state_FSM_FFd2
                                                       U6/M2/EN_rstpot
                                                       U6/M2/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (0.055ns logic, 0.137ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd2 (SLICE_X26Y62.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/start_1 (FF)
  Destination:          U6/M2/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/start_1 to U6/M2/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y62.BQ      Tcko                  0.100   U6/M2/start<1>
                                                       U6/M2/start_1
    SLICE_X26Y62.C5      net (fanout=3)        0.137   U6/M2/start<1>
    SLICE_X26Y62.CLK     Tah         (-Th)     0.033   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2-In11
                                                       U6/M2/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.204ns (0.067ns logic, 0.137ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.236|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10218 paths, 0 nets, and 2168 connections

Design statistics:
   Minimum period:   6.236ns{1}   (Maximum frequency: 160.359MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 09 19:48:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 786 MB



