// Seed: 453605074
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    output tri0  id_2
);
  wor id_4 = 1'b0;
  supply1 id_5 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output wand  id_0,
    output uwire id_1,
    input  wire  id_2,
    input  wire  id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  tri1  id_6,
    input  wire  id_7,
    input  tri1  id_8,
    input  wor   id_9,
    output wor   id_10,
    input  wand  id_11
);
  assign id_10 = ~id_2;
  module_0(
      id_5, id_4, id_10
  );
endmodule
