Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
