Analysis & Synthesis report for contador_4ch
Fri May 13 17:08:00 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "DivisorFrec:divisor"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 13 17:07:59 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; contador_4ch                                ;
; Top-level Entity Name              ; contador_4ch                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 94                                          ;
;     Total combinational functions  ; 94                                          ;
;     Dedicated logic registers      ; 42                                          ;
; Total registers                    ; 42                                          ;
; Total pins                         ; 11                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C9L     ;                    ;
; Top-level entity name                                                      ; contador_4ch       ; contador_4ch       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------+---------+
; contador_4ch.vhd                 ; yes             ; User VHDL File  ; F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd     ;         ;
; Deco7Seg.vhd                     ; yes             ; User VHDL File  ; F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Deco7Seg.vhd         ;         ;
; mux_4to1.vhd                     ; yes             ; User VHDL File  ; F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/mux_4to1.vhd         ;         ;
; Cont_lfsr.vhd                    ; yes             ; User VHDL File  ; F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_lfsr.vhd        ;         ;
; Visor_contadores.vhd             ; yes             ; User VHDL File  ; F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Visor_contadores.vhd ;         ;
; DivisorFrec.vhd                  ; yes             ; User VHDL File  ; F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd      ;         ;
; Cont_up.vhd                      ; yes             ; User VHDL File  ; F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_up.vhd          ;         ;
; Cont_gray.vhd                    ; yes             ; User VHDL File  ; F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd        ;         ;
; Cont_down.vhd                    ; yes             ; User VHDL File  ; F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_down.vhd        ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 94              ;
;                                             ;                 ;
; Total combinational functions               ; 94              ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 51              ;
;     -- 3 input functions                    ; 7               ;
;     -- <=2 input functions                  ; 36              ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 69              ;
;     -- arithmetic mode                      ; 25              ;
;                                             ;                 ;
; Total registers                             ; 42              ;
;     -- Dedicated logic registers            ; 42              ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 11              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; clock_ext~input ;
; Maximum fan-out                             ; 26              ;
; Total fan-out                               ; 406             ;
; Average fan-out                             ; 2.57            ;
+---------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                        ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                           ; Library Name ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; |contador_4ch                   ; 94 (0)            ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 11   ; 0            ; |contador_4ch                                                 ; work         ;
;    |DivisorFrec:divisor|        ; 62 (62)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |contador_4ch|DivisorFrec:divisor                             ; work         ;
;    |cont_down:c_down|           ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |contador_4ch|cont_down:c_down                                ; work         ;
;    |cont_gray:c_gray|           ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |contador_4ch|cont_gray:c_gray                                ; work         ;
;    |cont_lfsr:c_lfsr|           ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |contador_4ch|cont_lfsr:c_lfsr                                ; work         ;
;    |cont_up:c_up|               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |contador_4ch|cont_up:c_up                                    ; work         ;
;    |visor_contadores:v_cont|    ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |contador_4ch|visor_contadores:v_cont                         ; work         ;
;       |Deco7Seg:Deco|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |contador_4ch|visor_contadores:v_cont|Deco7Seg:Deco           ; work         ;
;       |mux_4to1:\mux_gen:0:mux| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |contador_4ch|visor_contadores:v_cont|mux_4to1:\mux_gen:0:mux ; work         ;
;       |mux_4to1:\mux_gen:1:mux| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |contador_4ch|visor_contadores:v_cont|mux_4to1:\mux_gen:1:mux ; work         ;
;       |mux_4to1:\mux_gen:2:mux| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |contador_4ch|visor_contadores:v_cont|mux_4to1:\mux_gen:2:mux ; work         ;
;       |mux_4to1:\mux_gen:3:mux| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |contador_4ch|visor_contadores:v_cont|mux_4to1:\mux_gen:3:mux ; work         ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; DivisorFrec:divisor|cuenta[25..27]    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 42    ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; cont_down:c_down|buses_post[2]         ; 3       ;
; cont_lfsr:c_lfsr|buses_post[2]         ; 3       ;
; cont_gray:c_gray|buses_post[2]         ; 5       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |contador_4ch|visor_contadores:v_cont|mux_4to1:\mux_gen:2:mux|Mux0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DivisorFrec:divisor"                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_sel[2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_sel[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clock_sel[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; digito1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; digito0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 42                          ;
;     SCLR              ; 6                           ;
;     SLD               ; 3                           ;
;     plain             ; 33                          ;
; cycloneiii_lcell_comb ; 95                          ;
;     arith             ; 25                          ;
;         2 data inputs ; 25                          ;
;     normal            ; 70                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 51                          ;
;                       ;                             ;
; Max LUT depth         ; 7.40                        ;
; Average LUT depth     ; 5.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri May 13 17:07:14 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off contador_4ch -c contador_4ch
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file contador_4ch.vhd
    Info (12022): Found design unit 1: contador_4ch-beh File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd Line: 22
    Info (12023): Found entity 1: contador_4ch File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file deco7seg.vhd
    Info (12022): Found design unit 1: Deco7Seg-arc_ssa_Deco7Seg File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Deco7Seg.vhd Line: 10
    Info (12023): Found entity 1: Deco7Seg File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Deco7Seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_4to1.vhd
    Info (12022): Found design unit 1: mux_4to1-arc_mux_4to1 File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/mux_4to1.vhd Line: 20
    Info (12023): Found entity 1: mux_4to1 File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/mux_4to1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file cont_lfsr.vhd
    Info (12022): Found design unit 1: cont_lfsr-beh File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_lfsr.vhd Line: 16
    Info (12023): Found entity 1: cont_lfsr File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_lfsr.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file visor_contadores.vhd
    Info (12022): Found design unit 1: visor_contadores-arc_visor_contadores File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Visor_contadores.vhd Line: 20
    Info (12023): Found entity 1: visor_contadores File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Visor_contadores.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file divisorfrec.vhd
    Info (12022): Found design unit 1: DivisorFrec-arc_DivisorFrec File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd Line: 15
    Info (12023): Found entity 1: DivisorFrec File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cont_up.vhd
    Info (12022): Found design unit 1: cont_up-beh File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_up.vhd Line: 16
    Info (12023): Found entity 1: cont_up File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_up.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cont_gray.vhd
    Info (12022): Found design unit 1: cont_gray-beh File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd Line: 16
    Info (12023): Found entity 1: cont_gray File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cont_down.vhd
    Info (12022): Found design unit 1: cont_down-beh File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_down.vhd Line: 16
    Info (12023): Found entity 1: cont_down File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_down.vhd Line: 6
Info (12127): Elaborating entity "contador_4ch" for the top level hierarchy
Info (12128): Elaborating entity "DivisorFrec" for hierarchy "DivisorFrec:divisor" File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd Line: 83
Info (12128): Elaborating entity "cont_lfsr" for hierarchy "cont_lfsr:c_lfsr" File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd Line: 84
Warning (10492): VHDL Process Statement warning at Cont_lfsr.vhd(51): signal "buses_post" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_lfsr.vhd Line: 51
Warning (10492): VHDL Process Statement warning at Cont_lfsr.vhd(52): signal "buses_post" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_lfsr.vhd Line: 52
Info (12128): Elaborating entity "cont_up" for hierarchy "cont_up:c_up" File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd Line: 85
Warning (10492): VHDL Process Statement warning at Cont_up.vhd(53): signal "buses_post" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_up.vhd Line: 53
Warning (10492): VHDL Process Statement warning at Cont_up.vhd(54): signal "buses_post" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_up.vhd Line: 54
Info (12128): Elaborating entity "cont_down" for hierarchy "cont_down:c_down" File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd Line: 86
Warning (10492): VHDL Process Statement warning at Cont_down.vhd(53): signal "buses_post" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_down.vhd Line: 53
Warning (10492): VHDL Process Statement warning at Cont_down.vhd(54): signal "buses_post" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_down.vhd Line: 54
Info (12128): Elaborating entity "cont_gray" for hierarchy "cont_gray:c_gray" File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd Line: 87
Warning (10492): VHDL Process Statement warning at Cont_gray.vhd(52): signal "buses_post" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd Line: 52
Warning (10492): VHDL Process Statement warning at Cont_gray.vhd(53): signal "buses_post" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd Line: 53
Info (12128): Elaborating entity "visor_contadores" for hierarchy "visor_contadores:v_cont" File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd Line: 88
Info (12128): Elaborating entity "Deco7Seg" for hierarchy "visor_contadores:v_cont|Deco7Seg:Deco" File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Visor_contadores.vhd Line: 45
Info (12128): Elaborating entity "mux_4to1" for hierarchy "visor_contadores:v_cont|mux_4to1:\mux_gen:3:mux" File: F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Visor_contadores.vhd Line: 49
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 105 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 94 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 853 megabytes
    Info: Processing ended: Fri May 13 17:08:00 2016
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:44


