# EECE3324
Verilog pertaining to EECE3324, Computer Architecture, at Northeastern University, Fall 2016

FinalProject: Single-Cycle Processor in Verilog

AdvancedProject: Five-Cycle Pipelined Process in Verilog
