<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Dec 21 15:06:46 2023" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="virtexuplusHBM" BOARD="xilinx.com:au280:part0:1.2" DEVICE="xcu280" NAME="axi_checker" PACKAGE="fsvh2892" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_100MHz" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="aclk"/>
        <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="aclk"/>
        <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="BlockTracker" PORT="clka"/>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_B" PORT="clk"/>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_A" PORT="clk"/>
        <CONNECTION INSTANCE="Message_FIFO" PORT="clk"/>
        <CONNECTION INSTANCE="MPU_VMU_FIFO" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="aresetn"/>
        <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="aresetn"/>
        <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="resetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_start_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_start_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="end_wr" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="end_rd_edge" SIGIS="undef" SIGNAME="Edge_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="read_data_edge" RIGHT="0" SIGIS="data" SIGNAME="Edge_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="end_wr_edge" SIGIS="undef" SIGNAME="Edge_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="start_wr_edge" SIGIS="undef" SIGNAME="External_Ports_start_wr_edge">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="start_rd_edge" SIGIS="undef" SIGNAME="External_Ports_start_rd_edge">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="write_addr_edge" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_addr_edge">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="read_addr_edge" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_addr_edge">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="write_data_edge" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_write_data_edge">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="rburst_edge" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_rburst_edge">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="wburst_edge" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wburst_edge">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="12" NAME="addr_a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_addr_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BlockTracker" PORT="addra"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="71" NAME="din_a" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_din_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BlockTracker" PORT="dina"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="enable_a" SIGIS="undef" SIGNAME="External_Ports_enable_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BlockTracker" PORT="ena"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="WrEnable_a" SIGIS="undef" SIGNAME="External_Ports_WrEnable_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BlockTracker" PORT="wea"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="71" NAME="dout_a" RIGHT="0" SIGIS="data" SIGNAME="BlockTracker_douta">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BlockTracker" PORT="douta"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Message_FIFO_Read_Valid" SIGIS="undef" SIGNAME="Message_FIFO_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Message_FIFO" PORT="valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VMU_to_MGU_FIFO_A_Read_Valid" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_A_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_A" PORT="valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VMU_to_MGU_FIFO_B_Read_Valid" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_B_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_B" PORT="valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Message_FIFO_Empty" SIGIS="undef" SIGNAME="Message_FIFO_empty">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Message_FIFO" PORT="empty"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Message_FIFO_Full" SIGIS="undef" SIGNAME="Message_FIFO_full">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Message_FIFO" PORT="full"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Message_FIFO_Write" SIGIS="undef" SIGNAME="External_Ports_Message_FIFO_Write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Message_FIFO" PORT="wr_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Message_FIFO_Read" SIGIS="undef" SIGNAME="External_Ports_Message_FIFO_Read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Message_FIFO" PORT="rd_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="Message_FIFO_ReadData" RIGHT="0" SIGIS="undef" SIGNAME="Message_FIFO_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Message_FIFO" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="Message_FIFO_WriteData" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Message_FIFO_WriteData">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Message_FIFO" PORT="din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VMU_to_MGU_FIFO_A_Full" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_A_full">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_A" PORT="full"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="93" NAME="VMU_to_MGU_FIFO_A_WriteData" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_VMU_to_MGU_FIFO_A_WriteData">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_A" PORT="din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="VMU_to_MGU_FIFO_A_Write" SIGIS="undef" SIGNAME="External_Ports_VMU_to_MGU_FIFO_A_Write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_A" PORT="wr_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VMU_to_MGU_FIFO_A_Empty" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_A_empty">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_A" PORT="empty"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="VMU_to_MGU_FIFO_A_Read" SIGIS="undef" SIGNAME="External_Ports_VMU_to_MGU_FIFO_A_Read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_A" PORT="rd_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="93" NAME="VMU_to_MGU_FIFO_A_ReadData" RIGHT="0" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_A_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_A" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VMU_to_MGU_FIFO_B_Full" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_B_full">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_B" PORT="full"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="93" NAME="VMU_to_MGU_FIFO_B_WriteData" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_VMU_to_MGU_FIFO_B_WriteData">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_B" PORT="din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="VMU_to_MGU_FIFO_B_Write" SIGIS="undef" SIGNAME="External_Ports_VMU_to_MGU_FIFO_B_Write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_B" PORT="wr_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="VMU_to_MGU_FIFO_B_Read" SIGIS="undef" SIGNAME="External_Ports_VMU_to_MGU_FIFO_B_Read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_B" PORT="rd_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="93" NAME="VMU_to_MGU_FIFO_B_ReadData" RIGHT="0" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_B_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_B" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VMU_to_MGU_FIFO_B_Empty" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_B_empty">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_B" PORT="empty"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Message_FIFO" PORT="srst"/>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_A" PORT="srst"/>
        <CONNECTION INSTANCE="VMU_to_MGU_FIFO_B" PORT="srst"/>
        <CONNECTION INSTANCE="MPU_VMU_FIFO" PORT="srst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="MPU_VMU_FIFO_Read_Valid" SIGIS="undef" SIGNAME="MPU_VMU_FIFO_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MPU_VMU_FIFO" PORT="valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="MPU_VMU_FIFO_Full" SIGIS="undef" SIGNAME="MPU_VMU_FIFO_full">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MPU_VMU_FIFO" PORT="full"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="MPU_VMU_FIFO_WriteData" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_MPU_VMU_FIFO_WriteData">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MPU_VMU_FIFO" PORT="din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="MPU_VMU_FIFO_Write" SIGIS="undef" SIGNAME="External_Ports_MPU_VMU_FIFO_Write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MPU_VMU_FIFO" PORT="wr_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="MPU_VMU_FIFO_Empty" SIGIS="undef" SIGNAME="MPU_VMU_FIFO_empty">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MPU_VMU_FIFO" PORT="empty"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="32" NAME="MPU_VMU_FIFO_ReadData" RIGHT="0" SIGIS="undef" SIGNAME="MPU_VMU_FIFO_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MPU_VMU_FIFO" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="MPU_VMU_FIFO_Read" SIGIS="undef" SIGNAME="External_Ports_MPU_VMU_FIFO_Read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MPU_VMU_FIFO" PORT="rd_en"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="5" FULLNAME="/BlockTracker" HWVERSION="8.4" INSTANCE="BlockTracker" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="72"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="72"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="72"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="72"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="1"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="16"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     0.0 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_checker_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="URAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="true"/>
        <PARAMETER NAME="Write_Width_A" VALUE="72"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="8192"/>
        <PARAMETER NAME="Read_Width_A" VALUE="72"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="72"/>
        <PARAMETER NAME="Read_Width_B" VALUE="72"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="External_Ports_enable_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enable_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_WrEnable_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="WrEnable_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="71" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_din_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="din_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="71" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="BlockTracker_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dout_a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="34" FULLNAME="/Edge_AXI_Engine" HWVERSION="2.0" INSTANCE="Edge_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_checker_AXI_Engine_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_start_wr_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="start_wr_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_start_rd_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="start_rd_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_wr" SIGIS="undef" SIGNAME="Edge_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="end_wr_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="Edge_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="end_rd_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_addr_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_addr_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wburst_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wburst_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_addr_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_addr_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_rburst_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rburst_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_data_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_data_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_data_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_Mem_AXIVer" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Edge_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="axi_checker_clk_100MHz"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A3FFFF" INSTANCE="Edge_Mem_AXIVer" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="Edge_Mem_AXIVer"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/Edge_Mem_AXIVer" HWVERSION="1.1" INSTANCE="Edge_Mem_AXIVer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_checker_axi_vip_1_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="Edge_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Edge_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Edge_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="axi_checker_clk_100MHz"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/MPU_VMU_FIFO" HWVERSION="13.2" INSTANCE="MPU_VMU_FIFO" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_2;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="4"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="2"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="2"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="3"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="511"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="510"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="1"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="512x72"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="512x72"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_checker_fifo_generator_0_2"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Builtin_FIFO"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="Standard_FIFO"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="33"/>
        <PARAMETER NAME="Input_Depth" VALUE="512"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="33"/>
        <PARAMETER NAME="Output_Depth" VALUE="512"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="true"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="true"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="false"/>
        <PARAMETER NAME="Data_Count" VALUE="false"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="511"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="510"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="2"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" POLARITY="ACTIVE_HIGH" SIGIS="undef" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_MPU_VMU_FIFO_WriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MPU_VMU_FIFO_WriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="External_Ports_MPU_VMU_FIFO_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MPU_VMU_FIFO_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="External_Ports_MPU_VMU_FIFO_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MPU_VMU_FIFO_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="MPU_VMU_FIFO_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MPU_VMU_FIFO_ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef" SIGNAME="MPU_VMU_FIFO_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MPU_VMU_FIFO_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="MPU_VMU_FIFO_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MPU_VMU_FIFO_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid" SIGIS="undef" SIGNAME="MPU_VMU_FIFO_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MPU_VMU_FIFO_Read_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_rst_busy" SIGIS="undef"/>
        <PORT DIR="O" NAME="rd_rst_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/Message_FIFO" HWVERSION="13.2" INSTANCE="Message_FIFO" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_2;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="4"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="2"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x72"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="2"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="3"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="1021"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="1"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="512x72"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="512x72"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_checker_fifo_generator_0_0"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Builtin_FIFO"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="Standard_FIFO"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="64"/>
        <PARAMETER NAME="Input_Depth" VALUE="1024"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="64"/>
        <PARAMETER NAME="Output_Depth" VALUE="1024"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="true"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="true"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="false"/>
        <PARAMETER NAME="Data_Count" VALUE="false"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="1022"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="1021"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="2"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" POLARITY="ACTIVE_HIGH" SIGIS="undef" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Message_FIFO_WriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Message_FIFO_WriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="External_Ports_Message_FIFO_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Message_FIFO_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="External_Ports_Message_FIFO_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Message_FIFO_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Message_FIFO_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Message_FIFO_ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef" SIGNAME="Message_FIFO_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Message_FIFO_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Message_FIFO_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Message_FIFO_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid" SIGIS="undef" SIGNAME="Message_FIFO_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Message_FIFO_Read_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_rst_busy" SIGIS="undef"/>
        <PORT DIR="O" NAME="rd_rst_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/VMU_to_MGU_FIFO_A" HWVERSION="13.2" INSTANCE="VMU_to_MGU_FIFO_A" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_2;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="94"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="94"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="4"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="2"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x72"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="2"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="3"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="1021"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="1"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="512x72"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="512x72"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_checker_fifo_generator_0_1"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Builtin_FIFO"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="Standard_FIFO"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="94"/>
        <PARAMETER NAME="Input_Depth" VALUE="1024"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="94"/>
        <PARAMETER NAME="Output_Depth" VALUE="1024"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="true"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="true"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="false"/>
        <PARAMETER NAME="Data_Count" VALUE="false"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="1022"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="1021"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="2"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" POLARITY="ACTIVE_HIGH" SIGIS="undef" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="93" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_VMU_to_MGU_FIFO_A_WriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_A_WriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="External_Ports_VMU_to_MGU_FIFO_A_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_A_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="External_Ports_VMU_to_MGU_FIFO_A_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_A_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="93" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_A_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_A_ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_A_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_A_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_A_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_A_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_A_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_A_Read_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_rst_busy" SIGIS="undef"/>
        <PORT DIR="O" NAME="rd_rst_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/VMU_to_MGU_FIFO_B" HWVERSION="13.2" INSTANCE="VMU_to_MGU_FIFO_B" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_2;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="94"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="94"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="4"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="2"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x72"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="2"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="3"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="1021"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="1"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="512x72"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="512x72"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_checker_fifo_generator_1_0"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Builtin_FIFO"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="Standard_FIFO"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="94"/>
        <PARAMETER NAME="Input_Depth" VALUE="1024"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="94"/>
        <PARAMETER NAME="Output_Depth" VALUE="1024"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="true"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="true"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="false"/>
        <PARAMETER NAME="Data_Count" VALUE="false"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="1022"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="1021"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="2"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" POLARITY="ACTIVE_HIGH" SIGIS="undef" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="93" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_VMU_to_MGU_FIFO_B_WriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_B_WriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="External_Ports_VMU_to_MGU_FIFO_B_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_B_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="External_Ports_VMU_to_MGU_FIFO_B_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_B_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="93" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_B_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_B_ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_B_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_B_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_B_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_B_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid" SIGIS="undef" SIGNAME="VMU_to_MGU_FIFO_B_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VMU_to_MGU_FIFO_B_Read_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_rst_busy" SIGIS="undef"/>
        <PORT DIR="O" NAME="rd_rst_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="34" FULLNAME="/Vertex_AXI_Engine" HWVERSION="2.0" INSTANCE="Vertex_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_checker_AXI_Engine_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_start_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="start_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_start_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="start_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_wr" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="end_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="end_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_Mem_AXIVer" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Vertex_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="axi_checker_clk_100MHz"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="Vertex_Mem_AXIVer" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="Vertex_Mem_AXIVer"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/Vertex_Mem_AXIVer" HWVERSION="1.1" INSTANCE="Vertex_Mem_AXIVer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_checker_axi_vip_0_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="Vertex_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Vertex_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Vertex_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="axi_checker_clk_100MHz"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
