# Architecture

## Background readings
### Top level architecture
1. [Analyzing Modern NVIDIA GPU Cores](https://arxiv.org/pdf/2503.20481)

### Warp Scheduling
1. [Two level scheduling](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7851481&tag=1)

### Register File Cache
1. [A Compile-Time Managed Multi-Level Register File Hierarchy](https://dl.acm.org/doi/pdf/10.1145/2155620.2155675)
2. [Lightweight Register File Caching in Collector Units for GPUs](https://dl.acm.org/doi/abs/10.1145/3589236.3589245)
3. [Memento: An Adaptive, Compiler-Assisted Register File Cache for GPUs](https://ieeexplore.ieee.org/document/10609722)

### Control Flow
1. [Control Flow Management in Modern GPUs](https://arxiv.org/pdf/2407.02944v1)

