
*** Running vivado
    with args -log Top_axi_interconnect_0_upgraded_ipi_imp_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_axi_interconnect_0_upgraded_ipi_imp_xbar_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Jan  9 20:29:35 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source Top_axi_interconnect_0_upgraded_ipi_imp_xbar_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/fpga/pnvme/nvmebar_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/fpga/pnvme/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Top_axi_interconnect_0_upgraded_ipi_imp_xbar_0, cache-ID = 1174c594c21232bb.
INFO: [Common 17-206] Exiting Vivado at Fri Jan  9 20:29:42 2026...
