Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 10 12:24:30 2023
| Host         : PHUMIPAT-C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SevenSegmentTDM_timing_summary_routed.rpt -pb SevenSegmentTDM_timing_summary_routed.pb -rpx SevenSegmentTDM_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSegmentTDM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    10          
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: cd/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.668        0.000                      0                  160        0.140        0.000                      0                  160        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               4.668        0.000                      0                  160        0.140        0.000                      0                  160        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 nolabel_line36/genblk2[2].bc/D_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[2].bc/D_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.213ns (24.223%)  route 3.795ns (75.777%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.553     5.074    nolabel_line36/genblk2[2].bc/clock_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  nolabel_line36/genblk2[2].bc/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 f  nolabel_line36/genblk2[2].bc/D_reg/Q
                         net (fo=4, routed)           1.207     6.737    nolabel_line36/genblk2[2].bc/inp[7]
    SLICE_X45Y20         LUT2 (Prop_lut2_I0_O)        0.154     6.891 r  nolabel_line36/genblk2[2].bc/counter[2]_i_4__1/O
                         net (fo=1, routed)           0.674     7.565    nolabel_line36/genblk2[2].bc/counter[2]_i_4__1_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.327     7.892 r  nolabel_line36/genblk2[2].bc/counter[2]_i_2__0/O
                         net (fo=6, routed)           0.603     8.496    nolabel_line36/genblk2[2].bc/up07_out
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  nolabel_line36/genblk2[2].bc/counter[3]_i_2__0/O
                         net (fo=1, routed)           0.955     9.575    nolabel_line36/SP0/D_reg
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.152     9.727 r  nolabel_line36/SP0/counter[3]_i_1__0/O
                         net (fo=2, routed)           0.355    10.082    nolabel_line36/genblk2[2].bc/D_reg_0
    SLICE_X45Y21         FDSE                                         r  nolabel_line36/genblk2[2].bc/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.436    14.777    nolabel_line36/genblk2[2].bc/clock_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  nolabel_line36/genblk2[2].bc/D_reg/C
                         clock pessimism              0.297    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X45Y21         FDSE (Setup_fdse_C_D)       -0.289    14.750    nolabel_line36/genblk2[2].bc/D_reg
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 nolabel_line36/genblk2[2].bc/D_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[2].bc/counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.213ns (24.223%)  route 3.795ns (75.777%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.553     5.074    nolabel_line36/genblk2[2].bc/clock_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  nolabel_line36/genblk2[2].bc/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 f  nolabel_line36/genblk2[2].bc/D_reg/Q
                         net (fo=4, routed)           1.207     6.737    nolabel_line36/genblk2[2].bc/inp[7]
    SLICE_X45Y20         LUT2 (Prop_lut2_I0_O)        0.154     6.891 r  nolabel_line36/genblk2[2].bc/counter[2]_i_4__1/O
                         net (fo=1, routed)           0.674     7.565    nolabel_line36/genblk2[2].bc/counter[2]_i_4__1_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.327     7.892 r  nolabel_line36/genblk2[2].bc/counter[2]_i_2__0/O
                         net (fo=6, routed)           0.603     8.496    nolabel_line36/genblk2[2].bc/up07_out
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  nolabel_line36/genblk2[2].bc/counter[3]_i_2__0/O
                         net (fo=1, routed)           0.955     9.575    nolabel_line36/SP0/D_reg
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.152     9.727 r  nolabel_line36/SP0/counter[3]_i_1__0/O
                         net (fo=2, routed)           0.355    10.082    nolabel_line36/genblk2[2].bc/D_reg_0
    SLICE_X45Y21         FDSE                                         r  nolabel_line36/genblk2[2].bc/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.436    14.777    nolabel_line36/genblk2[2].bc/clock_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  nolabel_line36/genblk2[2].bc/counter_reg[3]/C
                         clock pessimism              0.297    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X45Y21         FDSE (Setup_fdse_C_D)       -0.266    14.773    nolabel_line36/genblk2[2].bc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 nolabel_line36/genblk2[4].bc/C_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[1].bc/A_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.412ns (27.355%)  route 3.750ns (72.645%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.558     5.079    nolabel_line36/genblk2[4].bc/clock_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  nolabel_line36/genblk2[4].bc/C_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line36/genblk2[4].bc/C_reg/Q
                         net (fo=6, routed)           0.829     6.364    nolabel_line36/genblk2[4].bc/D_reg_0[2]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.516 r  nolabel_line36/genblk2[4].bc/counter[2]_i_10/O
                         net (fo=3, routed)           0.735     7.252    nolabel_line36/genblk1[0].SP/nEmpty[3]
    SLICE_X45Y21         LUT5 (Prop_lut5_I2_O)        0.326     7.578 r  nolabel_line36/genblk1[0].SP/counter[2]_i_4__0/O
                         net (fo=8, routed)           1.175     8.753    nolabel_line36/genblk2[2].bc/down05_out
    SLICE_X45Y18         LUT2 (Prop_lut2_I1_O)        0.152     8.905 f  nolabel_line36/genblk2[2].bc/counter[0]_i_3/O
                         net (fo=1, routed)           0.625     9.530    nolabel_line36/genblk2[1].bc/A_reg_1
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.326     9.856 r  nolabel_line36/genblk2[1].bc/counter[0]_i_1/O
                         net (fo=2, routed)           0.385    10.241    nolabel_line36/genblk2[1].bc/counter[0]_i_1_n_0
    SLICE_X44Y18         FDSE                                         r  nolabel_line36/genblk2[1].bc/A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.438    14.779    nolabel_line36/genblk2[1].bc/clock_IBUF_BUFG
    SLICE_X44Y18         FDSE                                         r  nolabel_line36/genblk2[1].bc/A_reg/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y18         FDSE (Setup_fdse_C_D)       -0.067    14.951    nolabel_line36/genblk2[1].bc/A_reg
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 nolabel_line36/genblk2[3].bc/D_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[1].bc/D_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.952ns (20.285%)  route 3.741ns (79.715%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.553     5.074    nolabel_line36/genblk2[3].bc/clock_IBUF_BUFG
    SLICE_X44Y21         FDSE                                         r  nolabel_line36/genblk2[3].bc/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 f  nolabel_line36/genblk2[3].bc/D_reg/Q
                         net (fo=4, routed)           1.142     6.673    nolabel_line36/genblk2[4].bc/counter[2]_i_2__0[1]
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.797 r  nolabel_line36/genblk2[4].bc/counter[2]_i_6/O
                         net (fo=2, routed)           0.585     7.382    nolabel_line36/genblk2[2].bc/bout_reg_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.506 r  nolabel_line36/genblk2[2].bc/counter[2]_i_3/O
                         net (fo=8, routed)           0.836     8.342    nolabel_line36/genblk2[1].bc/up0__15
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.466 r  nolabel_line36/genblk2[1].bc/counter[3]_i_3/O
                         net (fo=1, routed)           0.597     9.063    nolabel_line36/SP0/counter_reg[3]
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.187 r  nolabel_line36/SP0/counter[3]_i_2/O
                         net (fo=2, routed)           0.580     9.767    nolabel_line36/genblk2[1].bc/counter_reg[3]_1
    SLICE_X45Y20         FDSE                                         r  nolabel_line36/genblk2[1].bc/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.437    14.778    nolabel_line36/genblk2[1].bc/clock_IBUF_BUFG
    SLICE_X45Y20         FDSE                                         r  nolabel_line36/genblk2[1].bc/D_reg/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y20         FDSE (Setup_fdse_C_D)       -0.067    14.950    nolabel_line36/genblk2[1].bc/D_reg
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 nolabel_line36/genblk2[4].bc/C_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[1].bc/counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.412ns (29.559%)  route 3.365ns (70.441%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.558     5.079    nolabel_line36/genblk2[4].bc/clock_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  nolabel_line36/genblk2[4].bc/C_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line36/genblk2[4].bc/C_reg/Q
                         net (fo=6, routed)           0.829     6.364    nolabel_line36/genblk2[4].bc/D_reg_0[2]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.516 r  nolabel_line36/genblk2[4].bc/counter[2]_i_10/O
                         net (fo=3, routed)           0.735     7.252    nolabel_line36/genblk1[0].SP/nEmpty[3]
    SLICE_X45Y21         LUT5 (Prop_lut5_I2_O)        0.326     7.578 r  nolabel_line36/genblk1[0].SP/counter[2]_i_4__0/O
                         net (fo=8, routed)           1.175     8.753    nolabel_line36/genblk2[2].bc/down05_out
    SLICE_X45Y18         LUT2 (Prop_lut2_I1_O)        0.152     8.905 f  nolabel_line36/genblk2[2].bc/counter[0]_i_3/O
                         net (fo=1, routed)           0.625     9.530    nolabel_line36/genblk2[1].bc/A_reg_1
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.326     9.856 r  nolabel_line36/genblk2[1].bc/counter[0]_i_1/O
                         net (fo=2, routed)           0.000     9.856    nolabel_line36/genblk2[1].bc/counter[0]_i_1_n_0
    SLICE_X44Y18         FDSE                                         r  nolabel_line36/genblk2[1].bc/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.438    14.779    nolabel_line36/genblk2[1].bc/clock_IBUF_BUFG
    SLICE_X44Y18         FDSE                                         r  nolabel_line36/genblk2[1].bc/counter_reg[0]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y18         FDSE (Setup_fdse_C_D)        0.031    15.049    nolabel_line36/genblk2[1].bc/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 nolabel_line36/genblk2[3].bc/D_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[1].bc/counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.952ns (20.748%)  route 3.636ns (79.252%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.553     5.074    nolabel_line36/genblk2[3].bc/clock_IBUF_BUFG
    SLICE_X44Y21         FDSE                                         r  nolabel_line36/genblk2[3].bc/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 f  nolabel_line36/genblk2[3].bc/D_reg/Q
                         net (fo=4, routed)           1.142     6.673    nolabel_line36/genblk2[4].bc/counter[2]_i_2__0[1]
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.797 r  nolabel_line36/genblk2[4].bc/counter[2]_i_6/O
                         net (fo=2, routed)           0.585     7.382    nolabel_line36/genblk2[2].bc/bout_reg_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.506 r  nolabel_line36/genblk2[2].bc/counter[2]_i_3/O
                         net (fo=8, routed)           0.836     8.342    nolabel_line36/genblk2[1].bc/up0__15
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.466 r  nolabel_line36/genblk2[1].bc/counter[3]_i_3/O
                         net (fo=1, routed)           0.597     9.063    nolabel_line36/SP0/counter_reg[3]
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.187 r  nolabel_line36/SP0/counter[3]_i_2/O
                         net (fo=2, routed)           0.475     9.663    nolabel_line36/genblk2[1].bc/counter_reg[3]_1
    SLICE_X46Y19         FDSE                                         r  nolabel_line36/genblk2[1].bc/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.437    14.778    nolabel_line36/genblk2[1].bc/clock_IBUF_BUFG
    SLICE_X46Y19         FDSE                                         r  nolabel_line36/genblk2[1].bc/counter_reg[3]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X46Y19         FDSE (Setup_fdse_C_D)       -0.031    14.986    nolabel_line36/genblk2[1].bc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 nolabel_line36/genblk2[4].bc/A_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[4].bc/counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.854ns (19.938%)  route 3.429ns (80.062%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.558     5.079    nolabel_line36/genblk2[4].bc/clock_IBUF_BUFG
    SLICE_X44Y17         FDSE                                         r  nolabel_line36/genblk2[4].bc/A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDSE (Prop_fdse_C_Q)         0.456     5.535 r  nolabel_line36/genblk2[4].bc/A_reg/Q
                         net (fo=6, routed)           0.990     6.525    nolabel_line36/genblk2[4].bc/D_reg_0[0]
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.649 r  nolabel_line36/genblk2[4].bc/counter[2]_i_3__2/O
                         net (fo=5, routed)           1.043     7.692    nolabel_line36/genblk2[4].bc/down0__5
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.816 r  nolabel_line36/genblk2[4].bc/counter[3]_i_2__2/O
                         net (fo=1, routed)           0.715     8.531    nolabel_line36/SP0/D_reg_1
    SLICE_X45Y20         LUT3 (Prop_lut3_I2_O)        0.150     8.681 r  nolabel_line36/SP0/counter[3]_i_1__2/O
                         net (fo=2, routed)           0.681     9.363    nolabel_line36/genblk2[4].bc/D_reg_2
    SLICE_X44Y18         FDSE                                         r  nolabel_line36/genblk2[4].bc/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.438    14.779    nolabel_line36/genblk2[4].bc/clock_IBUF_BUFG
    SLICE_X44Y18         FDSE                                         r  nolabel_line36/genblk2[4].bc/counter_reg[3]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y18         FDSE (Setup_fdse_C_D)       -0.260    14.758    nolabel_line36/genblk2[4].bc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 nolabel_line36/genblk2[4].bc/C_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[3].bc/D_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.182ns (26.682%)  route 3.248ns (73.318%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.558     5.079    nolabel_line36/genblk2[4].bc/clock_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  nolabel_line36/genblk2[4].bc/C_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line36/genblk2[4].bc/C_reg/Q
                         net (fo=6, routed)           0.829     6.364    nolabel_line36/genblk2[4].bc/D_reg_0[2]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.516 r  nolabel_line36/genblk2[4].bc/counter[2]_i_10/O
                         net (fo=3, routed)           0.748     7.265    nolabel_line36/genblk1[4].SP/nEmpty[3]
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.326     7.591 r  nolabel_line36/genblk1[4].SP/counter[2]_i_3__1/O
                         net (fo=6, routed)           0.648     8.238    nolabel_line36/genblk2[3].bc/down01_out
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.362 r  nolabel_line36/genblk2[3].bc/counter[3]_i_2__1/O
                         net (fo=1, routed)           0.544     8.907    nolabel_line36/SP0/D_reg_0
    SLICE_X45Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.031 r  nolabel_line36/SP0/counter[3]_i_1__1/O
                         net (fo=2, routed)           0.479     9.509    nolabel_line36/genblk2[3].bc/D_reg_2
    SLICE_X44Y21         FDSE                                         r  nolabel_line36/genblk2[3].bc/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.436    14.777    nolabel_line36/genblk2[3].bc/clock_IBUF_BUFG
    SLICE_X44Y21         FDSE                                         r  nolabel_line36/genblk2[3].bc/D_reg/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X44Y21         FDSE (Setup_fdse_C_D)       -0.081    14.935    nolabel_line36/genblk2[3].bc/D_reg
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 nolabel_line36/genblk2[4].bc/C_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[3].bc/counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.182ns (26.636%)  route 3.256ns (73.364%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.558     5.079    nolabel_line36/genblk2[4].bc/clock_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  nolabel_line36/genblk2[4].bc/C_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line36/genblk2[4].bc/C_reg/Q
                         net (fo=6, routed)           0.829     6.364    nolabel_line36/genblk2[4].bc/D_reg_0[2]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.516 r  nolabel_line36/genblk2[4].bc/counter[2]_i_10/O
                         net (fo=3, routed)           0.748     7.265    nolabel_line36/genblk1[4].SP/nEmpty[3]
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.326     7.591 r  nolabel_line36/genblk1[4].SP/counter[2]_i_3__1/O
                         net (fo=6, routed)           0.648     8.238    nolabel_line36/genblk2[3].bc/down01_out
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.362 r  nolabel_line36/genblk2[3].bc/counter[3]_i_2__1/O
                         net (fo=1, routed)           0.544     8.907    nolabel_line36/SP0/D_reg_0
    SLICE_X45Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.031 r  nolabel_line36/SP0/counter[3]_i_1__1/O
                         net (fo=2, routed)           0.486     9.517    nolabel_line36/genblk2[3].bc/D_reg_2
    SLICE_X44Y21         FDSE                                         r  nolabel_line36/genblk2[3].bc/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.436    14.777    nolabel_line36/genblk2[3].bc/clock_IBUF_BUFG
    SLICE_X44Y21         FDSE                                         r  nolabel_line36/genblk2[3].bc/counter_reg[3]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X44Y21         FDSE (Setup_fdse_C_D)       -0.058    14.958    nolabel_line36/genblk2[3].bc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 nolabel_line36/genblk2[4].bc/A_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[4].bc/D_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.854ns (20.874%)  route 3.237ns (79.126%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.558     5.079    nolabel_line36/genblk2[4].bc/clock_IBUF_BUFG
    SLICE_X44Y17         FDSE                                         r  nolabel_line36/genblk2[4].bc/A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDSE (Prop_fdse_C_Q)         0.456     5.535 r  nolabel_line36/genblk2[4].bc/A_reg/Q
                         net (fo=6, routed)           0.990     6.525    nolabel_line36/genblk2[4].bc/D_reg_0[0]
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.649 r  nolabel_line36/genblk2[4].bc/counter[2]_i_3__2/O
                         net (fo=5, routed)           1.043     7.692    nolabel_line36/genblk2[4].bc/down0__5
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.816 r  nolabel_line36/genblk2[4].bc/counter[3]_i_2__2/O
                         net (fo=1, routed)           0.715     8.531    nolabel_line36/SP0/D_reg_1
    SLICE_X45Y20         LUT3 (Prop_lut3_I2_O)        0.150     8.681 r  nolabel_line36/SP0/counter[3]_i_1__2/O
                         net (fo=2, routed)           0.489     9.170    nolabel_line36/genblk2[4].bc/D_reg_2
    SLICE_X44Y18         FDSE                                         r  nolabel_line36/genblk2[4].bc/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.438    14.779    nolabel_line36/genblk2[4].bc/clock_IBUF_BUFG
    SLICE_X44Y18         FDSE                                         r  nolabel_line36/genblk2[4].bc/D_reg/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y18         FDSE (Setup_fdse_C_D)       -0.263    14.755    nolabel_line36/genblk2[4].bc/D_reg
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line36/genblk2[2].bc/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[2].bc/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.553     1.436    nolabel_line36/genblk2[2].bc/clock_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  nolabel_line36/genblk2[2].bc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  nolabel_line36/genblk2[2].bc/counter_reg[1]/Q
                         net (fo=5, routed)           0.088     1.666    nolabel_line36/genblk2[2].bc/counter_reg_n_0_[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.711 r  nolabel_line36/genblk2[2].bc/cout_i_1__0/O
                         net (fo=1, routed)           0.000     1.711    nolabel_line36/genblk2[2].bc/cout
    SLICE_X42Y21         FDRE                                         r  nolabel_line36/genblk2[2].bc/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    nolabel_line36/genblk2[2].bc/clock_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  nolabel_line36/genblk2[2].bc/cout_reg/C
                         clock pessimism             -0.499     1.449    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.121     1.570    nolabel_line36/genblk2[2].bc/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line36/genblk2[2].bc/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[2].bc/bout_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.553     1.436    nolabel_line36/genblk2[2].bc/clock_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  nolabel_line36/genblk2[2].bc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  nolabel_line36/genblk2[2].bc/counter_reg[1]/Q
                         net (fo=5, routed)           0.090     1.668    nolabel_line36/genblk2[2].bc/counter_reg_n_0_[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.713 r  nolabel_line36/genblk2[2].bc/bout_i_1__0/O
                         net (fo=1, routed)           0.000     1.713    nolabel_line36/genblk2[2].bc/bout
    SLICE_X42Y21         FDRE                                         r  nolabel_line36/genblk2[2].bc/bout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    nolabel_line36/genblk2[2].bc/clock_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  nolabel_line36/genblk2[2].bc/bout_reg/C
                         clock pessimism             -0.499     1.449    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.120     1.569    nolabel_line36/genblk2[2].bc/bout_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line36/genblk1[0].SP/DB/genblk1[1].df/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk1[0].SP/DB/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.254%)  route 0.119ns (45.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.553     1.436    nolabel_line36/genblk1[0].SP/DB/genblk1[1].df/clock_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  nolabel_line36/genblk1[0].SP/DB/genblk1[1].df/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  nolabel_line36/genblk1[0].SP/DB/genblk1[1].df/q_reg/Q
                         net (fo=1, routed)           0.119     1.696    nolabel_line36/genblk1[0].SP/DB/q
    SLICE_X40Y21         FDRE                                         r  nolabel_line36/genblk1[0].SP/DB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    nolabel_line36/genblk1[0].SP/DB/clock_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  nolabel_line36/genblk1[0].SP/DB/Q_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.066     1.536    nolabel_line36/genblk1[0].SP/DB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line36/genblk2[3].bc/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[3].bc/bout_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.554     1.437    nolabel_line36/genblk2[3].bc/clock_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  nolabel_line36/genblk2[3].bc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  nolabel_line36/genblk2[3].bc/counter_reg[1]/Q
                         net (fo=5, routed)           0.086     1.664    nolabel_line36/genblk2[3].bc/counter_reg_n_0_[1]
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.709 r  nolabel_line36/genblk2[3].bc/bout_i_1__1/O
                         net (fo=1, routed)           0.000     1.709    nolabel_line36/genblk2[3].bc/bout
    SLICE_X45Y22         FDRE                                         r  nolabel_line36/genblk2[3].bc/bout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    nolabel_line36/genblk2[3].bc/clock_IBUF_BUFG
    SLICE_X45Y22         FDRE                                         r  nolabel_line36/genblk2[3].bc/bout_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X45Y22         FDRE (Hold_fdre_C_D)         0.092     1.542    nolabel_line36/genblk2[3].bc/bout_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk1[7].SP/DB/genblk1[1].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.559     1.442    nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/q_reg/Q
                         net (fo=1, routed)           0.119     1.702    nolabel_line36/genblk1[7].SP/DB/genblk1[1].df/q_reg_1
    SLICE_X40Y16         FDRE                                         r  nolabel_line36/genblk1[7].SP/DB/genblk1[1].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.826     1.953    nolabel_line36/genblk1[7].SP/DB/genblk1[1].df/clock_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  nolabel_line36/genblk1[7].SP/DB/genblk1[1].df/q_reg/C
                         clock pessimism             -0.498     1.455    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.070     1.525    nolabel_line36/genblk1[7].SP/DB/genblk1[1].df/q_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line36/genblk2[3].bc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk2[3].bc/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.709%)  route 0.097ns (34.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.554     1.437    nolabel_line36/genblk2[3].bc/clock_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  nolabel_line36/genblk2[3].bc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  nolabel_line36/genblk2[3].bc/counter_reg[2]/Q
                         net (fo=5, routed)           0.097     1.675    nolabel_line36/genblk2[3].bc/counter_reg_n_0_[2]
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.720 r  nolabel_line36/genblk2[3].bc/cout_i_1__1/O
                         net (fo=1, routed)           0.000     1.720    nolabel_line36/genblk2[3].bc/cout
    SLICE_X45Y22         FDRE                                         r  nolabel_line36/genblk2[3].bc/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    nolabel_line36/genblk2[3].bc/clock_IBUF_BUFG
    SLICE_X45Y22         FDRE                                         r  nolabel_line36/genblk2[3].bc/cout_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X45Y22         FDRE (Hold_fdre_C_D)         0.092     1.542    nolabel_line36/genblk2[3].bc/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line36/genblk1[2].SP/DB/genblk1[1].df/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk1[2].SP/DB/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.973%)  route 0.119ns (42.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.553     1.436    nolabel_line36/genblk1[2].SP/DB/genblk1[1].df/clock_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  nolabel_line36/genblk1[2].SP/DB/genblk1[1].df/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  nolabel_line36/genblk1[2].SP/DB/genblk1[1].df/q_reg/Q
                         net (fo=1, routed)           0.119     1.719    nolabel_line36/genblk1[2].SP/DB/genblk1[1].df_n_0
    SLICE_X40Y21         FDRE                                         r  nolabel_line36/genblk1[2].SP/DB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    nolabel_line36/genblk1[2].SP/DB/clock_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  nolabel_line36/genblk1[2].SP/DB/Q_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.070     1.540    nolabel_line36/genblk1[2].SP/DB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line36/genblk1[7].SP/DB/genblk1[1].df/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk1[7].SP/DB/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.558     1.441    nolabel_line36/genblk1[7].SP/DB/genblk1[1].df/clock_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  nolabel_line36/genblk1[7].SP/DB/genblk1[1].df/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line36/genblk1[7].SP/DB/genblk1[1].df/q_reg/Q
                         net (fo=1, routed)           0.121     1.704    nolabel_line36/genblk1[7].SP/DB/genblk1[1].df_n_0
    SLICE_X40Y17         FDRE                                         r  nolabel_line36/genblk1[7].SP/DB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.825     1.952    nolabel_line36/genblk1[7].SP/DB/clock_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  nolabel_line36/genblk1[7].SP/DB/Q_reg/C
                         clock pessimism             -0.498     1.454    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.070     1.524    nolabel_line36/genblk1[7].SP/DB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line36/genblk1[3].SP/DB/genblk1[1].df/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk1[3].SP/DB/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.377%)  route 0.122ns (42.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.553     1.436    nolabel_line36/genblk1[3].SP/DB/genblk1[1].df/clock_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  nolabel_line36/genblk1[3].SP/DB/genblk1[1].df/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  nolabel_line36/genblk1[3].SP/DB/genblk1[1].df/q_reg/Q
                         net (fo=1, routed)           0.122     1.722    nolabel_line36/genblk1[3].SP/DB/genblk1[1].df_n_0
    SLICE_X40Y21         FDRE                                         r  nolabel_line36/genblk1[3].SP/DB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    nolabel_line36/genblk1[3].SP/DB/clock_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  nolabel_line36/genblk1[3].SP/DB/Q_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.072     1.542    nolabel_line36/genblk1[3].SP/DB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line36/genblk1[0].SP/DB/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/genblk1[0].SP/Pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.553     1.436    nolabel_line36/genblk1[0].SP/DB/clock_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  nolabel_line36/genblk1[0].SP/DB/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  nolabel_line36/genblk1[0].SP/DB/Q_reg/Q
                         net (fo=2, routed)           0.129     1.706    nolabel_line36/genblk1[0].SP/d_0
    SLICE_X41Y21         FDRE                                         r  nolabel_line36/genblk1[0].SP/Pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    nolabel_line36/genblk1[0].SP/clock_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  nolabel_line36/genblk1[0].SP/Pulse_reg/C
                         clock pessimism             -0.499     1.449    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.075     1.524    nolabel_line36/genblk1[0].SP/Pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y15   cd/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y17   cd/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y17   cd/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y18   cd/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y18   cd/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y18   cd/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y18   cd/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y19   cd/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y19   cd/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y15   cd/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y15   cd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   cd/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   cd/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   cd/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   cd/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   cd/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   cd/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   cd/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   cd/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y15   cd/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y15   cd/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   cd/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   cd/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   cd/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   cd/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   cd/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   cd/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   cd/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   cd/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HEX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.868ns  (logic 4.341ns (55.178%)  route 3.526ns (44.822%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  HEX_reg[3]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[3]/Q
                         net (fo=7, routed)           0.958     1.414    ss/Q[3]
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.146     1.560 r  ss/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.569     4.128    LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.739     7.868 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.868    LED[4]
    U8                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.863ns  (logic 4.343ns (55.232%)  route 3.520ns (44.768%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  HEX_reg[3]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[3]/Q
                         net (fo=7, routed)           0.950     1.406    ss/Q[3]
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.152     1.558 r  ss/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.570     4.128    LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.735     7.863 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.863    LED[6]
    W7                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 4.326ns (55.317%)  route 3.494ns (44.683%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE                         0.000     0.000 r  HEX_reg[0]/C
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[0]/Q
                         net (fo=7, routed)           1.108     1.564    ss/Q[0]
    SLICE_X46Y17         LUT4 (Prop_lut4_I3_O)        0.146     1.710 r  ss/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.387     4.096    LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.724     7.820 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.820    LED[2]
    U5                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.588ns  (logic 4.116ns (54.240%)  route 3.472ns (45.760%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  HEX_reg[3]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[3]/Q
                         net (fo=7, routed)           0.958     1.414    ss/Q[3]
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     1.538 r  ss/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.514     4.052    LED_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.588 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.588    LED[3]
    V8                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.564ns  (logic 4.084ns (53.996%)  route 3.480ns (46.004%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE                         0.000     0.000 r  HEX_reg[0]/C
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[0]/Q
                         net (fo=7, routed)           1.108     1.564    ss/Q[0]
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.688 r  ss/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.372     4.060    LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.564 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.564    LED[1]
    V5                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 4.111ns (54.784%)  route 3.393ns (45.216%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE                         0.000     0.000 r  HEX_reg[2]/C
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[2]/Q
                         net (fo=7, routed)           0.973     1.429    ss/Q[2]
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.553 r  ss/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.420     3.973    LED_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.505 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.505    LED[0]
    U7                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.109ns (55.096%)  route 3.349ns (44.904%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  HEX_reg[3]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[3]/Q
                         net (fo=7, routed)           0.950     1.406    ss/Q[3]
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  ss/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.399     3.929    LED_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.458 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.458    LED[5]
    W6                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activating_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activating[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.705ns  (logic 4.093ns (61.046%)  route 2.612ns (38.954%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE                         0.000     0.000 r  activating_reg[1]/C
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  activating_reg[1]/Q
                         net (fo=1, routed)           2.612     3.031    activating_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.674     6.705 r  activating_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.705    activating[1]
    U4                                                                r  activating[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activating_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activating[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.683ns  (logic 4.101ns (61.367%)  route 2.582ns (38.633%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE                         0.000     0.000 r  activating_reg[3]/C
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  activating_reg[3]/Q
                         net (fo=1, routed)           2.582     3.001    activating_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682     6.683 r  activating_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.683    activating[3]
    W4                                                                r  activating[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activating_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activating[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.591ns  (logic 3.959ns (60.061%)  route 2.633ns (39.939%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE                         0.000     0.000 r  activating_reg[0]/C
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  activating_reg[0]/Q
                         net (fo=1, routed)           2.633     3.089    activating_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.591 r  activating_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.591    activating[0]
    U2                                                                r  activating[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.183ns (46.824%)  route 0.208ns (53.176%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=10, routed)          0.208     0.349    counter[0]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.042     0.391 r  counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.391    counter[1]_i_1__3_n_0
    SLICE_X44Y20         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.229%)  route 0.208ns (52.771%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=10, routed)          0.208     0.349    counter[0]
    SLICE_X44Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.394 r  counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.394    counter[0]_i_1__1_n_0
    SLICE_X44Y20         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.227ns (54.122%)  route 0.192ns (45.878%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[1]/Q
                         net (fo=9, routed)           0.192     0.320    nolabel_line36/genblk2[2].bc/Q[1]
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.099     0.419 r  nolabel_line36/genblk2[2].bc/HEX[3]_i_1/O
                         net (fo=1, routed)           0.000     0.419    nolabel_line36_n_0
    SLICE_X44Y20         FDRE                                         r  HEX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.186ns (40.967%)  route 0.268ns (59.033%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=10, routed)          0.268     0.409    nolabel_line36/genblk2[2].bc/Q[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.454 r  nolabel_line36/genblk2[2].bc/HEX[1]_i_1/O
                         net (fo=1, routed)           0.000     0.454    nolabel_line36_n_2
    SLICE_X44Y19         FDRE                                         r  HEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.186ns (40.005%)  route 0.279ns (59.995%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=10, routed)          0.279     0.420    nolabel_line36/genblk2[2].bc/Q[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.465 r  nolabel_line36/genblk2[2].bc/HEX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.465    nolabel_line36_n_3
    SLICE_X44Y19         FDRE                                         r  HEX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activating_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.184ns (36.432%)  route 0.321ns (63.568%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=10, routed)          0.321     0.462    counter[0]
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.043     0.505 r  activating[3]_i_1/O
                         net (fo=1, routed)           0.000     0.505    activating[3]_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  activating_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activating_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.186ns (36.682%)  route 0.321ns (63.318%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=10, routed)          0.321     0.462    counter[0]
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.507 r  activating[2]_i_1/O
                         net (fo=1, routed)           0.000     0.507    activating[2]_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  activating_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activating_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.183ns (35.536%)  route 0.332ns (64.464%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=10, routed)          0.332     0.473    counter[0]
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.042     0.515 r  activating[1]_i_1/O
                         net (fo=1, routed)           0.000     0.515    activating[1]_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  activating_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activating_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.186ns (35.909%)  route 0.332ns (64.091%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=10, routed)          0.332     0.473    counter[0]
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.518 r  activating[0]_i_1/O
                         net (fo=1, routed)           0.000     0.518    activating[0]_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  activating_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.186ns (35.652%)  route 0.336ns (64.348%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=10, routed)          0.336     0.477    nolabel_line36/genblk2[2].bc/Q[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.522 r  nolabel_line36/genblk2[2].bc/HEX[2]_i_1/O
                         net (fo=1, routed)           0.000     0.522    nolabel_line36_n_1
    SLICE_X44Y19         FDRE                                         r  HEX_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line36/genblk2[3].bc/A_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.727ns  (logic 0.580ns (33.579%)  route 1.147ns (66.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.553     5.074    nolabel_line36/genblk2[3].bc/clock_IBUF_BUFG
    SLICE_X44Y21         FDSE                                         r  nolabel_line36/genblk2[3].bc/A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  nolabel_line36/genblk2[3].bc/A_reg/Q
                         net (fo=4, routed)           1.147     6.678    nolabel_line36/genblk2[2].bc/HEX_reg[3][4]
    SLICE_X44Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.802 r  nolabel_line36/genblk2[2].bc/HEX[0]_i_1/O
                         net (fo=1, routed)           0.000     6.802    nolabel_line36_n_3
    SLICE_X44Y19         FDRE                                         r  HEX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk2[3].bc/B_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.580ns (34.345%)  route 1.109ns (65.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.550     5.071    nolabel_line36/genblk2[3].bc/clock_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  nolabel_line36/genblk2[3].bc/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  nolabel_line36/genblk2[3].bc/B_reg/Q
                         net (fo=3, routed)           1.109     6.636    nolabel_line36/genblk2[2].bc/HEX_reg[3][5]
    SLICE_X44Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.760 r  nolabel_line36/genblk2[2].bc/HEX[1]_i_1/O
                         net (fo=1, routed)           0.000     6.760    nolabel_line36_n_2
    SLICE_X44Y19         FDRE                                         r  HEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk2[2].bc/C_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.543ns  (logic 0.580ns (37.583%)  route 0.963ns (62.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.552     5.073    nolabel_line36/genblk2[2].bc/clock_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  nolabel_line36/genblk2[2].bc/C_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line36/genblk2[2].bc/C_reg/Q
                         net (fo=4, routed)           0.963     6.493    nolabel_line36/genblk2[2].bc/inp[6]
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.617 r  nolabel_line36/genblk2[2].bc/HEX[2]_i_1/O
                         net (fo=1, routed)           0.000     6.617    nolabel_line36_n_1
    SLICE_X44Y19         FDRE                                         r  HEX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk2[4].bc/D_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.364ns  (logic 0.580ns (42.521%)  route 0.784ns (57.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.556     5.077    nolabel_line36/genblk2[4].bc/clock_IBUF_BUFG
    SLICE_X44Y18         FDSE                                         r  nolabel_line36/genblk2[4].bc/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDSE (Prop_fdse_C_Q)         0.456     5.533 r  nolabel_line36/genblk2[4].bc/D_reg/Q
                         net (fo=6, routed)           0.784     6.317    nolabel_line36/genblk2[2].bc/HEX_reg[3][11]
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.441 r  nolabel_line36/genblk2[2].bc/HEX[3]_i_1/O
                         net (fo=1, routed)           0.000     6.441    nolabel_line36_n_0
    SLICE_X44Y20         FDRE                                         r  HEX_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line36/genblk2[1].bc/B_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.556     1.439    nolabel_line36/genblk2[1].bc/clock_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  nolabel_line36/genblk2[1].bc/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line36/genblk2[1].bc/B_reg/Q
                         net (fo=3, routed)           0.121     1.701    nolabel_line36/genblk2[2].bc/HEX_reg[3][1]
    SLICE_X44Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  nolabel_line36/genblk2[2].bc/HEX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.746    nolabel_line36_n_2
    SLICE_X44Y19         FDRE                                         r  HEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk2[2].bc/D_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.222%)  route 0.133ns (41.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.554     1.437    nolabel_line36/genblk2[2].bc/clock_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  nolabel_line36/genblk2[2].bc/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  nolabel_line36/genblk2[2].bc/D_reg/Q
                         net (fo=4, routed)           0.133     1.712    nolabel_line36/genblk2[2].bc/inp[7]
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.757 r  nolabel_line36/genblk2[2].bc/HEX[3]_i_1/O
                         net (fo=1, routed)           0.000     1.757    nolabel_line36_n_0
    SLICE_X44Y20         FDRE                                         r  HEX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk2[1].bc/C_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.399%)  route 0.176ns (48.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.556     1.439    nolabel_line36/genblk2[1].bc/clock_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  nolabel_line36/genblk2[1].bc/C_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line36/genblk2[1].bc/C_reg/Q
                         net (fo=3, routed)           0.176     1.756    nolabel_line36/genblk2[2].bc/HEX_reg[3][2]
    SLICE_X44Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  nolabel_line36/genblk2[2].bc/HEX[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    nolabel_line36_n_1
    SLICE_X44Y19         FDRE                                         r  HEX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk2[4].bc/A_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.804%)  route 0.249ns (57.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.558     1.441    nolabel_line36/genblk2[4].bc/clock_IBUF_BUFG
    SLICE_X44Y17         FDSE                                         r  nolabel_line36/genblk2[4].bc/A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDSE (Prop_fdse_C_Q)         0.141     1.582 r  nolabel_line36/genblk2[4].bc/A_reg/Q
                         net (fo=6, routed)           0.249     1.831    nolabel_line36/genblk2[2].bc/HEX_reg[3][8]
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.876 r  nolabel_line36/genblk2[2].bc/HEX[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    nolabel_line36_n_3
    SLICE_X44Y19         FDRE                                         r  HEX_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            nolabel_line36/genblk1[6].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 1.450ns (38.057%)  route 2.360ns (61.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           2.360     3.809    nolabel_line36/genblk1[6].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X38Y17         FDRE                                         r  nolabel_line36/genblk1[6].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.437     4.778    nolabel_line36/genblk1[6].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  nolabel_line36/genblk1[6].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.789ns  (logic 1.459ns (38.507%)  route 2.330ns (61.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           2.330     3.789    nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X40Y15         FDRE                                         r  nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.441     4.782    nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            nolabel_line36/genblk1[5].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.783ns  (logic 1.466ns (38.755%)  route 2.317ns (61.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           2.317     3.783    nolabel_line36/genblk1[5].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X36Y21         FDRE                                         r  nolabel_line36/genblk1[5].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.433     4.774    nolabel_line36/genblk1[5].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  nolabel_line36/genblk1[5].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line36/genblk1[0].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.453ns (39.521%)  route 2.223ns (60.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.223     3.676    nolabel_line36/genblk1[0].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X38Y21         FDRE                                         r  nolabel_line36/genblk1[0].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.433     4.774    nolabel_line36/genblk1[0].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  nolabel_line36/genblk1[0].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            nolabel_line36/genblk1[4].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.659ns  (logic 1.451ns (39.645%)  route 2.209ns (60.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           2.209     3.659    nolabel_line36/genblk1[4].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X36Y22         FDRE                                         r  nolabel_line36/genblk1[4].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.431     4.772    nolabel_line36/genblk1[4].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  nolabel_line36/genblk1[4].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            nolabel_line36/genblk1[2].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.657ns  (logic 1.464ns (40.030%)  route 2.193ns (59.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.193     3.657    nolabel_line36/genblk1[2].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X36Y21         FDRE                                         r  nolabel_line36/genblk1[2].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.433     4.774    nolabel_line36/genblk1[2].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  nolabel_line36/genblk1[2].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            nolabel_line36/genblk1[3].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.621ns  (logic 1.448ns (40.003%)  route 2.173ns (59.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           2.173     3.621    nolabel_line36/genblk1[3].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X36Y21         FDRE                                         r  nolabel_line36/genblk1[3].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.433     4.774    nolabel_line36/genblk1[3].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  nolabel_line36/genblk1[3].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line36/genblk1[1].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.460ns  (logic 1.461ns (42.241%)  route 1.998ns (57.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.998     3.460    nolabel_line36/genblk1[1].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X40Y15         FDRE                                         r  nolabel_line36/genblk1[1].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.441     4.782    nolabel_line36/genblk1[1].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  nolabel_line36/genblk1[1].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 set0
                            (input port)
  Destination:            nolabel_line36/SP0/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.428ns  (logic 1.441ns (42.049%)  route 1.986ns (57.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  set0 (IN)
                         net (fo=0)                   0.000     0.000    set0
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  set0_IBUF_inst/O
                         net (fo=1, routed)           1.986     3.428    nolabel_line36/SP0/DB/genblk1[0].df/set0_IBUF
    SLICE_X36Y19         FDRE                                         r  nolabel_line36/SP0/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.434     4.775    nolabel_line36/SP0/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  nolabel_line36/SP0/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 set9
                            (input port)
  Destination:            nolabel_line36/SP9/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.413ns  (logic 1.454ns (42.590%)  route 1.960ns (57.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  set9 (IN)
                         net (fo=0)                   0.000     0.000    set9
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  set9_IBUF_inst/O
                         net (fo=1, routed)           1.960     3.413    nolabel_line36/SP9/DB/genblk1[0].df/set9_IBUF
    SLICE_X38Y15         FDRE                                         r  nolabel_line36/SP9/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.439     4.780    nolabel_line36/SP9/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  nolabel_line36/SP9/DB/genblk1[0].df/q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 set9
                            (input port)
  Destination:            nolabel_line36/SP9/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.222ns (19.961%)  route 0.890ns (80.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  set9 (IN)
                         net (fo=0)                   0.000     0.000    set9
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  set9_IBUF_inst/O
                         net (fo=1, routed)           0.890     1.112    nolabel_line36/SP9/DB/genblk1[0].df/set9_IBUF
    SLICE_X38Y15         FDRE                                         r  nolabel_line36/SP9/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.826     1.953    nolabel_line36/SP9/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  nolabel_line36/SP9/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 set0
                            (input port)
  Destination:            nolabel_line36/SP0/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.210ns (18.692%)  route 0.911ns (81.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  set0 (IN)
                         net (fo=0)                   0.000     0.000    set0
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  set0_IBUF_inst/O
                         net (fo=1, routed)           0.911     1.121    nolabel_line36/SP0/DB/genblk1[0].df/set0_IBUF
    SLICE_X36Y19         FDRE                                         r  nolabel_line36/SP0/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.822     1.949    nolabel_line36/SP0/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  nolabel_line36/SP0/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line36/genblk1[1].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.229ns (20.216%)  route 0.905ns (79.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.905     1.135    nolabel_line36/genblk1[1].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X40Y15         FDRE                                         r  nolabel_line36/genblk1[1].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.827     1.954    nolabel_line36/genblk1[1].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  nolabel_line36/genblk1[1].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            nolabel_line36/genblk1[3].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.217ns (18.097%)  route 0.981ns (81.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.981     1.197    nolabel_line36/genblk1[3].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X36Y21         FDRE                                         r  nolabel_line36/genblk1[3].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.820     1.947    nolabel_line36/genblk1[3].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  nolabel_line36/genblk1[3].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            nolabel_line36/genblk1[2].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.232ns (19.098%)  route 0.982ns (80.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.982     1.214    nolabel_line36/genblk1[2].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X36Y21         FDRE                                         r  nolabel_line36/genblk1[2].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.820     1.947    nolabel_line36/genblk1[2].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  nolabel_line36/genblk1[2].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            nolabel_line36/genblk1[4].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.219ns (17.993%)  route 0.998ns (82.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.998     1.216    nolabel_line36/genblk1[4].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X36Y22         FDRE                                         r  nolabel_line36/genblk1[4].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.819     1.946    nolabel_line36/genblk1[4].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  nolabel_line36/genblk1[4].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line36/genblk1[0].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.221ns (17.874%)  route 1.015ns (82.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.015     1.236    nolabel_line36/genblk1[0].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X38Y21         FDRE                                         r  nolabel_line36/genblk1[0].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.820     1.947    nolabel_line36/genblk1[0].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  nolabel_line36/genblk1[0].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            nolabel_line36/genblk1[5].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.234ns (18.401%)  route 1.038ns (81.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.038     1.272    nolabel_line36/genblk1[5].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X36Y21         FDRE                                         r  nolabel_line36/genblk1[5].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.820     1.947    nolabel_line36/genblk1[5].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  nolabel_line36/genblk1[5].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.227ns (17.692%)  route 1.056ns (82.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.056     1.283    nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X40Y15         FDRE                                         r  nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.827     1.954    nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  nolabel_line36/genblk1[7].SP/DB/genblk1[0].df/q_reg/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            nolabel_line36/genblk1[6].SP/DB/genblk1[0].df/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.218ns (16.858%)  route 1.075ns (83.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.075     1.293    nolabel_line36/genblk1[6].SP/DB/genblk1[0].df/sw_IBUF[0]
    SLICE_X38Y17         FDRE                                         r  nolabel_line36/genblk1[6].SP/DB/genblk1[0].df/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.824     1.951    nolabel_line36/genblk1[6].SP/DB/genblk1[0].df/clock_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  nolabel_line36/genblk1[6].SP/DB/genblk1[0].df/q_reg/C





