Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Aug  7 21:22:19 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file blockdesign_wrapper_control_sets_placed.rpt
| Design       : blockdesign_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    79 |
|    Minimum number of control sets                        |    79 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   420 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    79 |
| >= 0 to < 4        |    48 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             616 |          248 |
| No           | No                    | Yes                    |              28 |           21 |
| No           | Yes                   | No                     |             253 |           92 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              31 |           21 |
| Yes          | Yes                   | No                     |             292 |           87 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                Enable Signal                                |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[5]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/x_pos_reg[5]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[5]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/x_pos_reg[6]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[6]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/x_pos_reg[4]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[4]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/x_pos_reg[9]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[9]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/x_pos_reg[8]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[8]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/x_pos_reg[2]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[2]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | blockdesign_i/position_ball_0/U0/y_pos                                      | blockdesign_i/position_ball_0/U0/y_pos_reg[1]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | blockdesign_i/position_ball_0/U0/y_pos                                      | blockdesign_i/util_vector_logic_2/Res[0]                                                      |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | blockdesign_i/position_ball_0/U0/y_pos                                      | blockdesign_i/position_ball_0/U0/y_pos_reg[9]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | blockdesign_i/position_ball_0/U0/y_pos                                      | blockdesign_i/position_ball_0/U0/y_pos_reg[8]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[4]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[6]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[8]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[9]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | blockdesign_i/position_ball_0/U0/y_pos                                      | blockdesign_i/position_ball_0/U0/y_pos_reg[2]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/x_pos_reg[2]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[4]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[7]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[1]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[2]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[8]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[9]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | blockdesign_i/position_ball_0/U0/y_pos                                      | blockdesign_i/position_ball_0/U0/y_pos_reg[4]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | enable_IBUF                                                                 | blockdesign_i/position_ball_0/U0/x_pos_reg[2]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | enable_IBUF                                                                 | blockdesign_i/position_ball_0/U0/x_pos_reg[8]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | enable_IBUF                                                                 | blockdesign_i/position_ball_0/U0/x_pos_reg[9]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | enable_IBUF                                                                 | blockdesign_i/position_ball_0/U0/x_pos_reg[4]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | enable_IBUF                                                                 | blockdesign_i/position_ball_0/U0/x_pos_reg[6]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | enable_IBUF                                                                 | blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | enable_IBUF                                                                 | blockdesign_i/position_ball_0/U0/x_pos_reg[5]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | blockdesign_i/position_ball_0/U0/y_pos                                      | blockdesign_i/position_ball_0/U0/y_pos_reg[7]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | blockdesign_i/position_ball_0/U0/y_pos                                      | blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | blockdesign_i/position_ball_0/U0/y_pos                                      | blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_i_1_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/y_pos_reg[1]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[1]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/y_pos_reg[7]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[7]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/y_pos_reg[4]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[4]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[2]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/y_pos_reg[8]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[8]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/U0/y_pos_reg[9]_LDC_i_1_n_0 |                                                                             | blockdesign_i/position_ball_0/U0/y_pos_reg[9]_LDC_i_2_n_0                                     |                1 |              1 |         1.00 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                     |                                                                             | blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
|  blockdesign_i/util_vector_logic_2/Res[0]                  |                                                                             |                                                                                               |                2 |              2 |         1.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | blockdesign_i/score_counter_0/U0/score_right_u[3]_i_1_n_0                   | blockdesign_i/score_counter_0/U0/score_right_u                                                |                1 |              4 |         4.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | blockdesign_i/position_ball_0/U0/angle_0                                    | blockdesign_i/util_vector_logic_2/Res[0]                                                      |                1 |              4 |         4.00 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                     |                                                                             | blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |         4.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | blockdesign_i/score_counter_0/U0/game_reset_s15_out                         | blockdesign_i/score_counter_0/U0/score_right_u                                                |                1 |              4 |         4.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             | blockdesign_i/util_vector_logic_2/Res[0]                                                      |                4 |              7 |         1.75 |
|  blockdesign_i/clk_wiz/inst/clk_out1                       |                                                                             | reset_IBUF                                                                                    |                2 |              8 |         4.00 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 |                                                                             |                                                                                               |                6 |              9 |         1.50 |
|  blockdesign_i/controllers/clk_divider_1/U0/clk_o          | blockdesign_i/controllers/controller_buttons_0/U0/current_value[8]_i_2_n_0  | blockdesign_i/controllers/controller_buttons_0/U0/current_value[8]_i_1_n_0                    |                3 |              9 |         3.00 |
|  blockdesign_i/controllers/clk_divider_1/U0/clk_o          | blockdesign_i/controllers/controller_buttons_1/U0/current_value[8]_i_2_n_0  | blockdesign_i/controllers/controller_buttons_1/U0/current_value[8]_i_1_n_0                    |                3 |              9 |         3.00 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                     |                                                                             | blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |         3.33 |
|  blockdesign_i/clk_divider_0/U0/clk_o_BUFG                 | enable_IBUF                                                                 | blockdesign_i/util_vector_logic_2/Res[0]                                                      |                4 |             11 |         2.75 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                     | blockdesign_i/pixel_counter_0/U0/vpx[10]_i_1_n_0                            | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg_0                          |                2 |             11 |         5.50 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                     | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg_0  | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_out                            |                2 |             11 |         5.50 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                     |                                                                             | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                    |                3 |             12 |         4.00 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                     | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count             | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                    |                3 |             12 |         4.00 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                     |                                                                             | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                |                7 |             22 |         3.14 |
|  blockdesign_i/clk_wiz/inst/clk_out1                       | blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_2_n_0 | blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_1_n_0                   |               11 |             23 |         2.09 |
|  blockdesign_i/clk_wiz/inst/clk_out1                       | blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm[22]_i_2_n_0 | blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm[22]_i_1_n_0                   |               13 |             23 |         1.77 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                     |                                                                             | blockdesign_i/video_buffer_0/U0/Vdata_o[23]_i_1_n_0                                           |                7 |             24 |         3.43 |
|  blockdesign_i/clk_wiz/inst/clk_out1                       | blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter[0]_i_1_n_0 | blockdesign_i/controllers/controller_ultrasoni_0/U0/trigger_counter[0]_i_1_n_0                |                8 |             31 |         3.88 |
|  blockdesign_i/clk_wiz/inst/clk_out1                       | blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_i_1_n_0         | blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter[0]_i_1_n_0                |                8 |             31 |         3.88 |
|  blockdesign_i/clk_wiz/inst/clk_out1                       | blockdesign_i/controllers/controller_ultrasoni_1/U0/wait_counter[0]_i_1_n_0 | blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter[0]_i_1_n_0                |                8 |             31 |         3.88 |
|  blockdesign_i/clk_wiz/inst/clk_out1                       | blockdesign_i/controllers/controller_ultrasoni_1/U0/echo_counter[0]_i_1_n_0 | blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter[0]_i_1_n_0                |                8 |             31 |         3.88 |
|  blockdesign_i/clk_wiz/inst/clk_out1                       | blockdesign_i/controllers/controller_ultrasoni_0/U0/trigger_i_1_n_0         | blockdesign_i/controllers/controller_ultrasoni_0/U0/trigger_counter[0]_i_1_n_0                |                8 |             31 |         3.88 |
|  blockdesign_i/clk_wiz/inst/clk_out1                       | blockdesign_i/controllers/controller_ultrasoni_0/U0/wait_counter[0]_i_1_n_0 | blockdesign_i/controllers/controller_ultrasoni_0/U0/trigger_counter[0]_i_1_n_0                |                8 |             31 |         3.88 |
|  blockdesign_i/clk_wiz/inst/clk_out1                       |                                                                             | blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0                                   |                8 |             32 |         4.00 |
|  blockdesign_i/clk_wiz/inst/clk_out1                       |                                                                             | blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0                                               |                8 |             32 |         4.00 |
|  blockdesign_i/clk_wiz/inst/clk_out1                       |                                                                             |                                                                                               |               17 |             32 |         1.88 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                     |                                                                             | blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               16 |             32 |         2.00 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                     |                                                                             | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                    |               23 |             66 |         2.87 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                     |                                                                             |                                                                                               |              223 |            573 |         2.57 |
+------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+


