<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/usart3.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">usart3.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="usart3_8h__dep__incl.svg" width="1274" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="usart3_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a71d684245a149c461968e40b25b29a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a71d684245a149c461968e40b25b29a54">REG_USART3_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018200U)</td></tr>
<tr class="memdesc:a71d684245a149c461968e40b25b29a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Control Register  <a href="#a71d684245a149c461968e40b25b29a54">More...</a><br /></td></tr>
<tr class="separator:a71d684245a149c461968e40b25b29a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d330188fed5692a89bf1d143ecbaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#ac7d330188fed5692a89bf1d143ecbaf3">REG_USART3_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018204U)</td></tr>
<tr class="memdesc:ac7d330188fed5692a89bf1d143ecbaf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Mode Register  <a href="#ac7d330188fed5692a89bf1d143ecbaf3">More...</a><br /></td></tr>
<tr class="separator:ac7d330188fed5692a89bf1d143ecbaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3930799f24dc8a88348a35c903a1eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#af3930799f24dc8a88348a35c903a1eba">REG_USART3_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018208U)</td></tr>
<tr class="memdesc:af3930799f24dc8a88348a35c903a1eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Interrupt Enable Register  <a href="#af3930799f24dc8a88348a35c903a1eba">More...</a><br /></td></tr>
<tr class="separator:af3930799f24dc8a88348a35c903a1eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2407692525e581a2549f29b10d13544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#ac2407692525e581a2549f29b10d13544">REG_USART3_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001820CU)</td></tr>
<tr class="memdesc:ac2407692525e581a2549f29b10d13544"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Interrupt Disable Register  <a href="#ac2407692525e581a2549f29b10d13544">More...</a><br /></td></tr>
<tr class="separator:ac2407692525e581a2549f29b10d13544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b62523190c2e2a198a20463f4adb4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a2b62523190c2e2a198a20463f4adb4d9">REG_USART3_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018210U)</td></tr>
<tr class="memdesc:a2b62523190c2e2a198a20463f4adb4d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Interrupt Mask Register  <a href="#a2b62523190c2e2a198a20463f4adb4d9">More...</a><br /></td></tr>
<tr class="separator:a2b62523190c2e2a198a20463f4adb4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae45ea077e7c51b2293e81a7a271059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a5ae45ea077e7c51b2293e81a7a271059">REG_USART3_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018214U)</td></tr>
<tr class="memdesc:a5ae45ea077e7c51b2293e81a7a271059"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Channel Status Register  <a href="#a5ae45ea077e7c51b2293e81a7a271059">More...</a><br /></td></tr>
<tr class="separator:a5ae45ea077e7c51b2293e81a7a271059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e55f15fd1c079feb92d61ad02b8768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#ab8e55f15fd1c079feb92d61ad02b8768">REG_USART3_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018218U)</td></tr>
<tr class="memdesc:ab8e55f15fd1c079feb92d61ad02b8768"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Receive Holding Register  <a href="#ab8e55f15fd1c079feb92d61ad02b8768">More...</a><br /></td></tr>
<tr class="separator:ab8e55f15fd1c079feb92d61ad02b8768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7932e67158db774ff8c08dd8d54f02c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a7932e67158db774ff8c08dd8d54f02c6">REG_USART3_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001821CU)</td></tr>
<tr class="memdesc:a7932e67158db774ff8c08dd8d54f02c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Transmit Holding Register  <a href="#a7932e67158db774ff8c08dd8d54f02c6">More...</a><br /></td></tr>
<tr class="separator:a7932e67158db774ff8c08dd8d54f02c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a4a3b8343254b71d5a0b4d98134576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a79a4a3b8343254b71d5a0b4d98134576">REG_USART3_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018220U)</td></tr>
<tr class="memdesc:a79a4a3b8343254b71d5a0b4d98134576"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Baud Rate Generator Register  <a href="#a79a4a3b8343254b71d5a0b4d98134576">More...</a><br /></td></tr>
<tr class="separator:a79a4a3b8343254b71d5a0b4d98134576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ced18ea4c1683750d56142337db0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a51ced18ea4c1683750d56142337db0c1">REG_USART3_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018224U)</td></tr>
<tr class="memdesc:a51ced18ea4c1683750d56142337db0c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Receiver Time-out Register  <a href="#a51ced18ea4c1683750d56142337db0c1">More...</a><br /></td></tr>
<tr class="separator:a51ced18ea4c1683750d56142337db0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183b8d917f02215573e0f820d93308ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a183b8d917f02215573e0f820d93308ad">REG_USART3_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018228U)</td></tr>
<tr class="memdesc:a183b8d917f02215573e0f820d93308ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Transmitter Timeguard Register  <a href="#a183b8d917f02215573e0f820d93308ad">More...</a><br /></td></tr>
<tr class="separator:a183b8d917f02215573e0f820d93308ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd636167f4cd9a994c55cfb8cfe0f55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#acd636167f4cd9a994c55cfb8cfe0f55b">REG_USART3_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018240U)</td></tr>
<tr class="memdesc:acd636167f4cd9a994c55cfb8cfe0f55b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART FI DI Ratio Register  <a href="#acd636167f4cd9a994c55cfb8cfe0f55b">More...</a><br /></td></tr>
<tr class="separator:acd636167f4cd9a994c55cfb8cfe0f55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b961a770cfe8825319f63c12948120b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a5b961a770cfe8825319f63c12948120b">REG_USART3_NER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018244U)</td></tr>
<tr class="memdesc:a5b961a770cfe8825319f63c12948120b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Number of Errors Register  <a href="#a5b961a770cfe8825319f63c12948120b">More...</a><br /></td></tr>
<tr class="separator:a5b961a770cfe8825319f63c12948120b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc94a11648afdbe42328b6819bd10d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a2fc94a11648afdbe42328b6819bd10d7">REG_USART3_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018254U)</td></tr>
<tr class="memdesc:a2fc94a11648afdbe42328b6819bd10d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART LIN Mode Register  <a href="#a2fc94a11648afdbe42328b6819bd10d7">More...</a><br /></td></tr>
<tr class="separator:a2fc94a11648afdbe42328b6819bd10d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5540d8c2a765c47e0652b58057be7c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a5540d8c2a765c47e0652b58057be7c2e">REG_USART3_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018258U)</td></tr>
<tr class="memdesc:a5540d8c2a765c47e0652b58057be7c2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART LIN Identifier Register  <a href="#a5540d8c2a765c47e0652b58057be7c2e">More...</a><br /></td></tr>
<tr class="separator:a5540d8c2a765c47e0652b58057be7c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f6d62c81895dfadce60c36a96639e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#ad0f6d62c81895dfadce60c36a96639e6">REG_USART3_LINBRR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001825CU)</td></tr>
<tr class="memdesc:ad0f6d62c81895dfadce60c36a96639e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART LIN Baud Rate Register  <a href="#ad0f6d62c81895dfadce60c36a96639e6">More...</a><br /></td></tr>
<tr class="separator:ad0f6d62c81895dfadce60c36a96639e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f2b55e36dcb50da9c30390622a6bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#ae2f2b55e36dcb50da9c30390622a6bcd">REG_USART3_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018290U)</td></tr>
<tr class="memdesc:ae2f2b55e36dcb50da9c30390622a6bcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Comparison Register  <a href="#ae2f2b55e36dcb50da9c30390622a6bcd">More...</a><br /></td></tr>
<tr class="separator:ae2f2b55e36dcb50da9c30390622a6bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f1b1242d66e501db2af651b7c3e02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a96f1b1242d66e501db2af651b7c3e02e">REG_USART3_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400182E4U)</td></tr>
<tr class="memdesc:a96f1b1242d66e501db2af651b7c3e02e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Write Protection Mode Register  <a href="#a96f1b1242d66e501db2af651b7c3e02e">More...</a><br /></td></tr>
<tr class="separator:a96f1b1242d66e501db2af651b7c3e02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecc600c50aaa4b0eea33376a338edac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#acecc600c50aaa4b0eea33376a338edac">REG_USART3_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400182E8U)</td></tr>
<tr class="memdesc:acecc600c50aaa4b0eea33376a338edac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) USART Write Protection Status Register  <a href="#acecc600c50aaa4b0eea33376a338edac">More...</a><br /></td></tr>
<tr class="separator:acecc600c50aaa4b0eea33376a338edac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb3589eb491335ad4b5e747045fe74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a9cb3589eb491335ad4b5e747045fe74f">REG_USART3_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018300U)</td></tr>
<tr class="memdesc:a9cb3589eb491335ad4b5e747045fe74f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Receive Pointer Register  <a href="#a9cb3589eb491335ad4b5e747045fe74f">More...</a><br /></td></tr>
<tr class="separator:a9cb3589eb491335ad4b5e747045fe74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4386fb1c812e548ddd2f59ac5f39731d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a4386fb1c812e548ddd2f59ac5f39731d">REG_USART3_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018304U)</td></tr>
<tr class="memdesc:a4386fb1c812e548ddd2f59ac5f39731d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Receive Counter Register  <a href="#a4386fb1c812e548ddd2f59ac5f39731d">More...</a><br /></td></tr>
<tr class="separator:a4386fb1c812e548ddd2f59ac5f39731d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83301953c0ad291f306435658f0f97fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a83301953c0ad291f306435658f0f97fc">REG_USART3_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018308U)</td></tr>
<tr class="memdesc:a83301953c0ad291f306435658f0f97fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transmit Pointer Register  <a href="#a83301953c0ad291f306435658f0f97fc">More...</a><br /></td></tr>
<tr class="separator:a83301953c0ad291f306435658f0f97fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e601c741f4cb46e010e5d7f6270a571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a6e601c741f4cb46e010e5d7f6270a571">REG_USART3_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001830CU)</td></tr>
<tr class="memdesc:a6e601c741f4cb46e010e5d7f6270a571"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transmit Counter Register  <a href="#a6e601c741f4cb46e010e5d7f6270a571">More...</a><br /></td></tr>
<tr class="separator:a6e601c741f4cb46e010e5d7f6270a571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d8b5533aaafd3e862d42426292e9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#ac6d8b5533aaafd3e862d42426292e9e3">REG_USART3_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018310U)</td></tr>
<tr class="memdesc:ac6d8b5533aaafd3e862d42426292e9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Receive Next Pointer Register  <a href="#ac6d8b5533aaafd3e862d42426292e9e3">More...</a><br /></td></tr>
<tr class="separator:ac6d8b5533aaafd3e862d42426292e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3d86fc206eb6b17147ddb458fc5222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#aaf3d86fc206eb6b17147ddb458fc5222">REG_USART3_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018314U)</td></tr>
<tr class="memdesc:aaf3d86fc206eb6b17147ddb458fc5222"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Receive Next Counter Register  <a href="#aaf3d86fc206eb6b17147ddb458fc5222">More...</a><br /></td></tr>
<tr class="separator:aaf3d86fc206eb6b17147ddb458fc5222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3dae1f3d2d537ed6813cfae32997a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a4c3dae1f3d2d537ed6813cfae32997a8">REG_USART3_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018318U)</td></tr>
<tr class="memdesc:a4c3dae1f3d2d537ed6813cfae32997a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transmit Next Pointer Register  <a href="#a4c3dae1f3d2d537ed6813cfae32997a8">More...</a><br /></td></tr>
<tr class="separator:a4c3dae1f3d2d537ed6813cfae32997a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d207f615e7eb80800536ff911392bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a5d207f615e7eb80800536ff911392bf7">REG_USART3_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001831CU)</td></tr>
<tr class="memdesc:a5d207f615e7eb80800536ff911392bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transmit Next Counter Register  <a href="#a5d207f615e7eb80800536ff911392bf7">More...</a><br /></td></tr>
<tr class="separator:a5d207f615e7eb80800536ff911392bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710118c2e9d53ebf2bbd9bfe745f0c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a710118c2e9d53ebf2bbd9bfe745f0c01">REG_USART3_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018320U)</td></tr>
<tr class="memdesc:a710118c2e9d53ebf2bbd9bfe745f0c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transfer Control Register  <a href="#a710118c2e9d53ebf2bbd9bfe745f0c01">More...</a><br /></td></tr>
<tr class="separator:a710118c2e9d53ebf2bbd9bfe745f0c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2970eed58a206aafdc00d9252e88a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart3_8h.xhtml#a1a2970eed58a206aafdc00d9252e88a8">REG_USART3_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018324U)</td></tr>
<tr class="memdesc:a1a2970eed58a206aafdc00d9252e88a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transfer Status Register  <a href="#a1a2970eed58a206aafdc00d9252e88a8">More...</a><br /></td></tr>
<tr class="separator:a1a2970eed58a206aafdc00d9252e88a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a79a4a3b8343254b71d5a0b4d98134576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a4a3b8343254b71d5a0b4d98134576">&sect;&nbsp;</a></span>REG_USART3_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_BRGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Baud Rate Generator Register </p>

</div>
</div>
<a id="ae2f2b55e36dcb50da9c30390622a6bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f2b55e36dcb50da9c30390622a6bcd">&sect;&nbsp;</a></span>REG_USART3_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018290U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Comparison Register </p>

</div>
</div>
<a id="a71d684245a149c461968e40b25b29a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71d684245a149c461968e40b25b29a54">&sect;&nbsp;</a></span>REG_USART3_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Control Register </p>

</div>
</div>
<a id="a5ae45ea077e7c51b2293e81a7a271059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae45ea077e7c51b2293e81a7a271059">&sect;&nbsp;</a></span>REG_USART3_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Channel Status Register </p>

</div>
</div>
<a id="acd636167f4cd9a994c55cfb8cfe0f55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd636167f4cd9a994c55cfb8cfe0f55b">&sect;&nbsp;</a></span>REG_USART3_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_FIDI&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART FI DI Ratio Register </p>

</div>
</div>
<a id="ac2407692525e581a2549f29b10d13544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2407692525e581a2549f29b10d13544">&sect;&nbsp;</a></span>REG_USART3_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001820CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Interrupt Disable Register </p>

</div>
</div>
<a id="af3930799f24dc8a88348a35c903a1eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3930799f24dc8a88348a35c903a1eba">&sect;&nbsp;</a></span>REG_USART3_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Interrupt Enable Register </p>

</div>
</div>
<a id="a2b62523190c2e2a198a20463f4adb4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b62523190c2e2a198a20463f4adb4d9">&sect;&nbsp;</a></span>REG_USART3_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Interrupt Mask Register </p>

</div>
</div>
<a id="ad0f6d62c81895dfadce60c36a96639e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f6d62c81895dfadce60c36a96639e6">&sect;&nbsp;</a></span>REG_USART3_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_LINBRR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001825CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART LIN Baud Rate Register </p>

</div>
</div>
<a id="a5540d8c2a765c47e0652b58057be7c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5540d8c2a765c47e0652b58057be7c2e">&sect;&nbsp;</a></span>REG_USART3_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_LINIR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART LIN Identifier Register </p>

</div>
</div>
<a id="a2fc94a11648afdbe42328b6819bd10d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc94a11648afdbe42328b6819bd10d7">&sect;&nbsp;</a></span>REG_USART3_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_LINMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART LIN Mode Register </p>

</div>
</div>
<a id="ac7d330188fed5692a89bf1d143ecbaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d330188fed5692a89bf1d143ecbaf3">&sect;&nbsp;</a></span>REG_USART3_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Mode Register </p>

</div>
</div>
<a id="a5b961a770cfe8825319f63c12948120b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b961a770cfe8825319f63c12948120b">&sect;&nbsp;</a></span>REG_USART3_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_NER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Number of Errors Register </p>

</div>
</div>
<a id="a710118c2e9d53ebf2bbd9bfe745f0c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710118c2e9d53ebf2bbd9bfe745f0c01">&sect;&nbsp;</a></span>REG_USART3_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018320U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transfer Control Register </p>

</div>
</div>
<a id="a1a2970eed58a206aafdc00d9252e88a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a2970eed58a206aafdc00d9252e88a8">&sect;&nbsp;</a></span>REG_USART3_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018324U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transfer Status Register </p>

</div>
</div>
<a id="a4386fb1c812e548ddd2f59ac5f39731d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4386fb1c812e548ddd2f59ac5f39731d">&sect;&nbsp;</a></span>REG_USART3_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018304U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Receive Counter Register </p>

</div>
</div>
<a id="ab8e55f15fd1c079feb92d61ad02b8768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e55f15fd1c079feb92d61ad02b8768">&sect;&nbsp;</a></span>REG_USART3_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Receive Holding Register </p>

</div>
</div>
<a id="aaf3d86fc206eb6b17147ddb458fc5222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf3d86fc206eb6b17147ddb458fc5222">&sect;&nbsp;</a></span>REG_USART3_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018314U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Receive Next Counter Register </p>

</div>
</div>
<a id="ac6d8b5533aaafd3e862d42426292e9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d8b5533aaafd3e862d42426292e9e3">&sect;&nbsp;</a></span>REG_USART3_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018310U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Receive Next Pointer Register </p>

</div>
</div>
<a id="a9cb3589eb491335ad4b5e747045fe74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb3589eb491335ad4b5e747045fe74f">&sect;&nbsp;</a></span>REG_USART3_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018300U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Receive Pointer Register </p>

</div>
</div>
<a id="a51ced18ea4c1683750d56142337db0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ced18ea4c1683750d56142337db0c1">&sect;&nbsp;</a></span>REG_USART3_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_RTOR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Receiver Time-out Register </p>

</div>
</div>
<a id="a6e601c741f4cb46e010e5d7f6270a571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e601c741f4cb46e010e5d7f6270a571">&sect;&nbsp;</a></span>REG_USART3_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001830CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transmit Counter Register </p>

</div>
</div>
<a id="a7932e67158db774ff8c08dd8d54f02c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7932e67158db774ff8c08dd8d54f02c6">&sect;&nbsp;</a></span>REG_USART3_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001821CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Transmit Holding Register </p>

</div>
</div>
<a id="a5d207f615e7eb80800536ff911392bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d207f615e7eb80800536ff911392bf7">&sect;&nbsp;</a></span>REG_USART3_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001831CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transmit Next Counter Register </p>

</div>
</div>
<a id="a4c3dae1f3d2d537ed6813cfae32997a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3dae1f3d2d537ed6813cfae32997a8">&sect;&nbsp;</a></span>REG_USART3_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018318U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a83301953c0ad291f306435658f0f97fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83301953c0ad291f306435658f0f97fc">&sect;&nbsp;</a></span>REG_USART3_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018308U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transmit Pointer Register </p>

</div>
</div>
<a id="a183b8d917f02215573e0f820d93308ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183b8d917f02215573e0f820d93308ad">&sect;&nbsp;</a></span>REG_USART3_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_TTGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Transmitter Timeguard Register </p>

</div>
</div>
<a id="a96f1b1242d66e501db2af651b7c3e02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96f1b1242d66e501db2af651b7c3e02e">&sect;&nbsp;</a></span>REG_USART3_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400182E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Write Protection Mode Register </p>

</div>
</div>
<a id="acecc600c50aaa4b0eea33376a338edac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acecc600c50aaa4b0eea33376a338edac">&sect;&nbsp;</a></span>REG_USART3_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400182E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) USART Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
