design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/mnt/r/work/Rift2Go_2300_GF180_MPW1_1/openlane/user_proj_example,rift2Wrap,23_11_02_09_53,flow completed,2h59m7s0ms,1h5m42s0ms,11138.087797899667,33.164147373199995,3007.28370543291,27.83,-1,5369.75,93176,0,0,0,0,0,0,0,29,29,0,-1,-1,11197991,973367,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,17244602561.0,0.0,53.0,60.74,12.49,-1,42.3,91606,202917,11747,123058,0,0,0,97213,4973,302,1027,3001,19406,1776,248,24802,12789,12780,80,129087,52933,124415,205559,99734,611728,8151936.665600002,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,51.0,19.607843137254903,50,1,27,153.18,153.6,0.3,1,9,0.28,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
