<?xml version="1.0" encoding="UTF-8"?><dcdt>
    <project type="Single-Loop" name="vloop">
        <compensator type="2P2Z">
            <pole type="0" value="100.000"/>
            <pole type="2" value="5000.000"/>
            <zero type="1" value="500.000"/>
            <gain type="kdc" value="1.000"/>
            <setting type="warp" value="false"/>
            <pwm type="frequency" value="100000.000"/>
            <pwm type="ratio" value="1"/>
            <pwm type="PWM Max Resolution" value="1.060e-09"/>
            <pwm type="computational delay" value="1.350e-06"/>
            <pwm type="gate drive delay" value="1.500e-07"/>
            <clamp type="min" value="650"/>
            <clamp type="max" value="1642"/>
        </compensator>
        <plant type="polynomial" value="Hsys">
            <a type="0" value="0.000e+00"/>
            <a type="1" value="0.000e+00"/>
            <a type="2" value="0.000e+00"/>
            <a type="3" value="0.000e+00"/>
            <a type="4" value="0.000e+00"/>
            <a type="5" value="0.000e+00"/>
            <b type="0" value="0.000e+00"/>
            <b type="1" value="0.000e+00"/>
            <b type="2" value="0.000e+00"/>
            <b type="3" value="0.000e+00"/>
            <b type="4" value="0.000e+00"/>
            <b type="5" value="0.000e+00"/>
        </plant>
        <feedback type="fixed gain" value="Hfb">
            <gain type="feedback" value="1.000e+00"/>
            <frequency type="bandwidth" value="300000"/>
            <adc type="resolution" value="12-bit"/>
            <adc type="latency" value="300"/>
            <adc type="voltage range" value="3.300e+00"/>
            <adc type="output" value="5.000e+00"/>
            <adc type="Kr" value="0.0000"/>
        </feedback>
    </project>
</dcdt>
