

================================================================
== Vitis HLS Report for 'dhcp_fsm'
================================================================
* Date:           Sat Mar 18 14:32:20 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dhcp_client_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.690 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.68>
ST_1 : Operation 3 [1/1] (1.16ns)   --->   "%inputIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %inputIpAddress"   --->   Operation 3 'read' 'inputIpAddress_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 4 [1/1] (1.16ns)   --->   "%dhcpEnable_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %dhcpEnable" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:242]   --->   Operation 4 'read' 'dhcpEnable_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%state_load = load i3 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:260]   --->   Operation 5 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%time_V_load = load i32 %time_V"   --->   Operation 6 'load' 'time_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%randomValue_V_load = load i32 %randomValue_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:272]   --->   Operation 7 'load' 'randomValue_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%myIdentity_V_load = load i32 %myIdentity_V"   --->   Operation 8 'load' 'myIdentity_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.65ns)   --->   "%switch_ln260 = switch i3 %state_load, void, i3 4, void, i3 1, void, i3 2, void, i3 3, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:260]   --->   Operation 9 'switch' 'switch_ln260' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i104P0A, i104 %dhcp_replyMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 10 'nbreadreq' 'tmp_1_i' <Predicate = (state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 104> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %tmp_1_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:304]   --->   Operation 11 'br' 'br_ln304' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln1064_9 = icmp_eq  i32 %time_V_load, i32 0"   --->   Operation 12 'icmp' 'icmp_ln1064_9' <Predicate = (state_load == 3 & !tmp_1_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln1064_9, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:317]   --->   Operation 13 'br' 'br_ln317' <Predicate = (state_load == 3 & !tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%add_ln886_2 = add i32 %time_V_load, i32 4294967295"   --->   Operation 14 'add' 'add_ln886_2' <Predicate = (state_load == 3 & !tmp_1_i & !icmp_ln1064_9)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.45ns)   --->   "%store_ln886 = store i32 %add_ln886_2, i32 %time_V"   --->   Operation 15 'store' 'store_ln886' <Predicate = (state_load == 3 & !tmp_1_i & !icmp_ln1064_9)> <Delay = 0.45>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = (state_load == 3 & !tmp_1_i & !icmp_ln1064_9)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.45ns)   --->   "%store_ln318 = store i3 1, i3 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:318]   --->   Operation 17 'store' 'store_ln318' <Predicate = (state_load == 3 & !tmp_1_i & icmp_ln1064_9)> <Delay = 0.45>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln318 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:318]   --->   Operation 18 'br' 'br_ln318' <Predicate = (state_load == 3 & !tmp_1_i & icmp_ln1064_9)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = (state_load == 3 & !tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.16ns)   --->   "%dhcp_replyMetaFifo_read_1 = read i104 @_ssdm_op_Read.ap_fifo.volatile.i104P0A, i104 %dhcp_replyMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 'dhcp_replyMetaFifo_read_1' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 104> <Depth = 4> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reply_identifier_V_1 = trunc i104 %dhcp_replyMetaFifo_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'trunc' 'reply_identifier_V_1' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reply_type_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %dhcp_replyMetaFifo_read_1, i32 96, i32 103" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'partselect' 'reply_type_V_1' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln1064_8 = icmp_eq  i32 %reply_identifier_V_1, i32 %myIdentity_V_load"   --->   Operation 23 'icmp' 'icmp_ln1064_8' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %icmp_ln1064_8, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:306]   --->   Operation 24 'br' 'br_ln306' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.58ns)   --->   "%icmp_ln1064_11 = icmp_eq  i8 %reply_type_V_1, i8 5"   --->   Operation 25 'icmp' 'icmp_ln1064_11' <Predicate = (state_load == 3 & tmp_1_i & icmp_ln1064_8)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln307 = br i1 %icmp_ln1064_11, void %._crit_edge7.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:307]   --->   Operation 26 'br' 'br_ln307' <Predicate = (state_load == 3 & tmp_1_i & icmp_ln1064_8)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln310 = br void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:310]   --->   Operation 27 'br' 'br_ln310' <Predicate = (state_load == 3 & tmp_1_i & icmp_ln1064_8 & icmp_ln1064_11)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%storemerge_i = phi i3 4, void, i3 1, void"   --->   Operation 28 'phi' 'storemerge_i' <Predicate = (state_load == 3 & tmp_1_i & icmp_ln1064_8)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.45ns)   --->   "%store_ln309 = store i3 %storemerge_i, i3 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:309]   --->   Operation 29 'store' 'store_ln309' <Predicate = (state_load == 3 & tmp_1_i & icmp_ln1064_8)> <Delay = 0.45>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln313 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:313]   --->   Operation 30 'br' 'br_ln313' <Predicate = (state_load == 3 & tmp_1_i & icmp_ln1064_8)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln315 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:315]   --->   Operation 31 'br' 'br_ln315' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln322 = br void %dhcp_fsm.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:322]   --->   Operation 32 'br' 'br_ln322' <Predicate = (state_load == 3)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_24 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i104P0A, i104 %dhcp_replyMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 33 'nbreadreq' 'tmp_i_24' <Predicate = (state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 104> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln283 = br i1 %tmp_i_24, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:283]   --->   Operation 34 'br' 'br_ln283' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln1064_7 = icmp_eq  i32 %time_V_load, i32 0"   --->   Operation 35 'icmp' 'icmp_ln1064_7' <Predicate = (state_load == 2 & !tmp_i_24)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %icmp_ln1064_7, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:297]   --->   Operation 36 'br' 'br_ln297' <Predicate = (state_load == 2 & !tmp_i_24)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.88ns)   --->   "%add_ln886_1 = add i32 %time_V_load, i32 4294967295"   --->   Operation 37 'add' 'add_ln886_1' <Predicate = (state_load == 2 & !tmp_i_24 & !icmp_ln1064_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.45ns)   --->   "%store_ln886 = store i32 %add_ln886_1, i32 %time_V"   --->   Operation 38 'store' 'store_ln886' <Predicate = (state_load == 2 & !tmp_i_24 & !icmp_ln1064_7)> <Delay = 0.45>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = (state_load == 2 & !tmp_i_24 & !icmp_ln1064_7)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%store_ln298 = store i3 1, i3 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:298]   --->   Operation 40 'store' 'store_ln298' <Predicate = (state_load == 2 & !tmp_i_24 & icmp_ln1064_7)> <Delay = 0.45>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln298 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:298]   --->   Operation 41 'br' 'br_ln298' <Predicate = (state_load == 2 & !tmp_i_24 & icmp_ln1064_7)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = (state_load == 2 & !tmp_i_24)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.16ns)   --->   "%dhcp_replyMetaFifo_read = read i104 @_ssdm_op_Read.ap_fifo.volatile.i104P0A, i104 %dhcp_replyMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 43 'read' 'dhcp_replyMetaFifo_read' <Predicate = (state_load == 2 & tmp_i_24)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 104> <Depth = 4> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%reply_identifier_V = trunc i104 %dhcp_replyMetaFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 44 'trunc' 'reply_identifier_V' <Predicate = (state_load == 2 & tmp_i_24)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%reply_assignedIpAddress_V = partselect i32 @_ssdm_op_PartSelect.i32.i104.i32.i32, i104 %dhcp_replyMetaFifo_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'partselect' 'reply_assignedIpAddress_V' <Predicate = (state_load == 2 & tmp_i_24)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%reply_type_V = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %dhcp_replyMetaFifo_read, i32 96, i32 103" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 46 'partselect' 'reply_type_V' <Predicate = (state_load == 2 & tmp_i_24)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln1064_6 = icmp_eq  i32 %reply_identifier_V, i32 %myIdentity_V_load"   --->   Operation 47 'icmp' 'icmp_ln1064_6' <Predicate = (state_load == 2 & tmp_i_24)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln1064_6, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:285]   --->   Operation 48 'br' 'br_ln285' <Predicate = (state_load == 2 & tmp_i_24)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.58ns)   --->   "%icmp_ln1064_10 = icmp_eq  i8 %reply_type_V, i8 2"   --->   Operation 49 'icmp' 'icmp_ln1064_10' <Predicate = (state_load == 2 & tmp_i_24 & icmp_ln1064_6)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln286 = br i1 %icmp_ln1064_10, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:286]   --->   Operation 50 'br' 'br_ln286' <Predicate = (state_load == 2 & tmp_i_24 & icmp_ln1064_6)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.45ns)   --->   "%store_ln289 = store i32 750750750, i32 %time_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:289]   --->   Operation 51 'store' 'store_ln289' <Predicate = (state_load == 2 & tmp_i_24 & icmp_ln1064_6 & icmp_ln1064_10)> <Delay = 0.45>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln291 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:291]   --->   Operation 52 'br' 'br_ln291' <Predicate = (state_load == 2 & tmp_i_24 & icmp_ln1064_6 & icmp_ln1064_10)> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%storemerge1_i = phi i2 3, void, i2 1, void"   --->   Operation 53 'phi' 'storemerge1_i' <Predicate = (state_load == 2 & tmp_i_24 & icmp_ln1064_6)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i2 %storemerge1_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:290]   --->   Operation 54 'zext' 'zext_ln290' <Predicate = (state_load == 2 & tmp_i_24 & icmp_ln1064_6)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.45ns)   --->   "%store_ln290 = store i3 %zext_ln290, i3 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:290]   --->   Operation 55 'store' 'store_ln290' <Predicate = (state_load == 2 & tmp_i_24 & icmp_ln1064_6)> <Delay = 0.45>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln294 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:294]   --->   Operation 56 'br' 'br_ln294' <Predicate = (state_load == 2 & tmp_i_24 & icmp_ln1064_6)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln295 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:295]   --->   Operation 57 'br' 'br_ln295' <Predicate = (state_load == 2 & tmp_i_24)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln302 = br void %dhcp_fsm.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:302]   --->   Operation 58 'br' 'br_ln302' <Predicate = (state_load == 2)> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%br_ln270 = br i1 %dhcpEnable_read, void %dhcp_fsm.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:270]   --->   Operation 59 'br' 'br_ln270' <Predicate = (state_load == 1)> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.85ns)   --->   "%icmp_ln1064 = icmp_eq  i32 %time_V_load, i32 0"   --->   Operation 60 'icmp' 'icmp_ln1064' <Predicate = (state_load == 1 & dhcpEnable_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln1064, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:271]   --->   Operation 61 'br' 'br_ln271' <Predicate = (state_load == 1 & dhcpEnable_read)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.88ns)   --->   "%add_ln886 = add i32 %time_V_load, i32 4294967295"   --->   Operation 62 'add' 'add_ln886' <Predicate = (state_load == 1 & dhcpEnable_read & !icmp_ln1064)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.45ns)   --->   "%store_ln886 = store i32 %add_ln886, i32 %time_V"   --->   Operation 63 'store' 'store_ln886' <Predicate = (state_load == 1 & dhcpEnable_read & !icmp_ln1064)> <Delay = 0.45>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%br_ln0 = br void %dhcp_fsm.exit"   --->   Operation 64 'br' 'br_ln0' <Predicate = (state_load == 1 & dhcpEnable_read & !icmp_ln1064)> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln272 = store i32 %randomValue_V_load, i32 %myIdentity_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:272]   --->   Operation 65 'store' 'store_ln272' <Predicate = (state_load == 1 & dhcpEnable_read & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln229)   --->   "%shl_ln229 = shl i32 %randomValue_V_load, i32 3"   --->   Operation 66 'shl' 'shl_ln229' <Predicate = (state_load == 1 & dhcpEnable_read & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln229 = xor i32 %randomValue_V_load, i32 %shl_ln229"   --->   Operation 67 'xor' 'xor_ln229' <Predicate = (state_load == 1 & dhcpEnable_read & icmp_ln1064)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.45ns)   --->   "%store_ln275 = store i32 750750750, i32 %time_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:275]   --->   Operation 68 'store' 'store_ln275' <Predicate = (state_load == 1 & dhcpEnable_read & icmp_ln1064)> <Delay = 0.45>
ST_1 : Operation 69 [1/1] (0.45ns)   --->   "%store_ln276 = store i3 2, i3 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:276]   --->   Operation 69 'store' 'store_ln276' <Predicate = (state_load == 1 & dhcpEnable_read & icmp_ln1064)> <Delay = 0.45>
ST_1 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln277 = br void %dhcp_fsm.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:277]   --->   Operation 70 'br' 'br_ln277' <Predicate = (state_load == 1 & dhcpEnable_read & icmp_ln1064)> <Delay = 0.38>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i104P0A, i104 %dhcp_replyMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 71 'nbreadreq' 'tmp_2_i' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 104> <Depth = 4> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln325 = br i1 %tmp_2_i, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:325]   --->   Operation 72 'br' 'br_ln325' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.16ns)   --->   "%p_03 = read i104 @_ssdm_op_Read.ap_fifo.volatile.i104P0A, i104 %dhcp_replyMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 73 'read' 'p_03' <Predicate = (state_load == 4 & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 104> <Depth = 4> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln326 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:326]   --->   Operation 74 'br' 'br_ln326' <Predicate = (state_load == 4 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %dhcpEnable_read, void, void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:327]   --->   Operation 75 'br' 'br_ln327' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.45ns)   --->   "%store_ln328 = store i3 1, i3 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:328]   --->   Operation 76 'store' 'store_ln328' <Predicate = (state_load == 4 & !dhcpEnable_read)> <Delay = 0.45>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln328 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:328]   --->   Operation 77 'br' 'br_ln328' <Predicate = (state_load == 4 & !dhcpEnable_read)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln329 = br void %dhcp_fsm.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:329]   --->   Operation 78 'br' 'br_ln329' <Predicate = (state_load == 4)> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %portOpen, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 79 'nbreadreq' 'tmp_i' <Predicate = (state_load != 4 & state_load != 1 & state_load != 2 & state_load != 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:263]   --->   Operation 80 'br' 'br_ln263' <Predicate = (state_load != 4 & state_load != 1 & state_load != 2 & state_load != 3)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.16ns)   --->   "%p_02 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %portOpen" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 81 'read' 'p_02' <Predicate = (state_load != 4 & state_load != 1 & state_load != 2 & state_load != 3 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.45ns)   --->   "%store_ln265 = store i3 1, i3 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:265]   --->   Operation 82 'store' 'store_ln265' <Predicate = (state_load != 4 & state_load != 1 & state_load != 2 & state_load != 3 & tmp_i)> <Delay = 0.45>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln266 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:266]   --->   Operation 83 'br' 'br_ln266' <Predicate = (state_load != 4 & state_load != 1 & state_load != 2 & state_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.38ns)   --->   "%br_ln267 = br void %dhcp_fsm.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:267]   --->   Operation 84 'br' 'br_ln267' <Predicate = (state_load != 4 & state_load != 1 & state_load != 2 & state_load != 3)> <Delay = 0.38>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%randomValue_V_loc_2_i = phi i32 %randomValue_V_load, void %._crit_edge2.i, i32 %randomValue_V_load, void, i32 %randomValue_V_load, void, i32 %randomValue_V_load, void %._crit_edge9.i, i32 %randomValue_V_load, void, i32 %xor_ln229, void, i32 %randomValue_V_load, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:272]   --->   Operation 85 'phi' 'randomValue_V_loc_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.88ns)   --->   "%add_ln885 = add i32 %randomValue_V_loc_2_i, i32 1"   --->   Operation 86 'add' 'add_ln885' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln274 = store i32 %add_ln885, i32 %randomValue_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:274]   --->   Operation 87 'store' 'store_ln274' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dhcpEnable, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %dhcp_replyMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %dhcp_replyMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %dhcp_replyMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %dhcp_requestMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %dhcp_requestMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %dhcp_requestMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portOpen, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portOpen, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portOpen, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %dhcp_requestMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %dhcp_replyMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portOpen, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln242 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:242]   --->   Operation 102 'specpipeline' 'specpipeline_ln242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%myIpAddress_V_load = load i32 %myIpAddress_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:258]   --->   Operation 103 'load' 'myIpAddress_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%IpAddressBuffer_V_load = load i32 %IpAddressBuffer_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:308]   --->   Operation 104 'load' 'IpAddressBuffer_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.38ns)   --->   "%store_ln308 = store i32 %IpAddressBuffer_V_load, i32 %myIpAddress_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:308]   --->   Operation 105 'store' 'store_ln308' <Predicate = (state_load == 3 & tmp_1_i & icmp_ln1064_8 & icmp_ln1064_11)> <Delay = 0.38>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln287 = store i32 %reply_assignedIpAddress_V, i32 %IpAddressBuffer_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:287]   --->   Operation 106 'store' 'store_ln287' <Predicate = (state_load == 2 & tmp_i_24 & icmp_ln1064_6 & icmp_ln1064_10)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln173_3_i = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i32.i8.i32, i32 %reply_assignedIpAddress_V, i8 0, i32 %myIdentity_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 107 'bitconcatenate' 'or_ln173_3_i' <Predicate = (state_load == 2 & tmp_i_24 & icmp_ln1064_6 & icmp_ln1064_10)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln173 = or i72 %or_ln173_3_i, i72 12884901888" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 108 'or' 'or_ln173' <Predicate = (state_load == 2 & tmp_i_24 & icmp_ln1064_6 & icmp_ln1064_10)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i72P0A, i72 %dhcp_requestMetaFifo, i72 %or_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 109 'write' 'write_ln173' <Predicate = (state_load == 2 & tmp_i_24 & icmp_ln1064_6 & icmp_ln1064_10)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 4> <FIFO>
ST_2 : Operation 110 [1/1] (0.38ns)   --->   "%store_ln269 = store i32 %inputIpAddress_read, i32 %myIpAddress_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:269]   --->   Operation 110 'store' 'store_ln269' <Predicate = (state_load == 1)> <Delay = 0.38>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %randomValue_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 111 'bitconcatenate' 'or_ln' <Predicate = (state_load == 1 & dhcpEnable_read & icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i33 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 112 'zext' 'zext_ln173' <Predicate = (state_load == 1 & dhcpEnable_read & icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i72P0A, i72 %dhcp_requestMetaFifo, i72 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 113 'write' 'write_ln173' <Predicate = (state_load == 1 & dhcpEnable_read & icmp_ln1064)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 4> <FIFO>
ST_2 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln262 = store i32 %inputIpAddress_read, i32 %myIpAddress_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:262]   --->   Operation 114 'store' 'store_ln262' <Predicate = (state_load != 4 & state_load != 1 & state_load != 2 & state_load != 3)> <Delay = 0.38>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dhcpIpAddressOut, i32 %myIpAddress_V_load" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:258]   --->   Operation 115 'write' 'write_ln258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.69ns
The critical path consists of the following:
	fifo read operation ('dhcp_replyMetaFifo_read_1', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'dhcp_replyMetaFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [53]  (1.17 ns)
	'icmp' operation ('icmp_ln1064_11') [59]  (0.581 ns)
	multiplexor before 'phi' operation ('storemerge_i') [65]  (0.387 ns)
	'phi' operation ('storemerge_i') [65]  (0 ns)
	'store' operation ('store_ln309', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:309) of variable 'storemerge_i' on static variable 'state' [66]  (0.453 ns)
	blocking operation 0.101 ns on control path)

 <State 2>: 1.17ns
The critical path consists of the following:
	'or' operation ('or_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [100]  (0 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'dhcp_requestMetaFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [101]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
