# SystemVerilog
req_gnt_1/  check that upon req, gnt comes no earlier than 3 cycles and no later than 10 cycles

