[
 {
  "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/top.sv",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/top.sv",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/top.sv",
    "InstLine" : 10,
    "InstName" : "pll_inst",
    "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/gowin_rpll/gowin_rpll.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_rPLL"
   },
   {
    "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/top.sv",
    "InstLine" : 33,
    "InstName" : "npu_inst",
    "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/top_npu_system.sv",
    "ModuleLine" : 1,
    "ModuleName" : "top_npu_system",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/top_npu_system.sv",
      "InstLine" : 19,
      "InstName" : "spi_inst",
      "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/spi_slave.sv",
      "ModuleLine" : 1,
      "ModuleName" : "spi_slave"
     },
     {
      "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/top_npu_system.sv",
      "InstLine" : 25,
      "InstName" : "sram_A_inst",
      "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/sram_A.sv",
      "ModuleLine" : 1,
      "ModuleName" : "sram_A"
     },
     {
      "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/top_npu_system.sv",
      "InstLine" : 30,
      "InstName" : "sram_B_inst",
      "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/sram_B.sv",
      "ModuleLine" : 1,
      "ModuleName" : "sram_B"
     },
     {
      "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/top_npu_system.sv",
      "InstLine" : 35,
      "InstName" : "sram_C_inst",
      "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/sram_C.sv",
      "ModuleLine" : 1,
      "ModuleName" : "sram_C"
     },
     {
      "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/top_npu_system.sv",
      "InstLine" : 40,
      "InstName" : "tp_inst",
      "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/tile_processor.sv",
      "ModuleLine" : 2,
      "ModuleName" : "tile_processor",
      "SubInsts" : [
       {
        "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/tile_processor.sv",
        "InstLine" : 51,
        "InstName" : "[0].dsp_inst",
        "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/gowin_multaddalu/gowin_multaddalu.v",
        "ModuleLine" : 10,
        "ModuleName" : "Gowin_MULTADDALU"
       },
       {
        "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/tile_processor.sv",
        "InstLine" : 51,
        "InstName" : "[1].dsp_inst",
        "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/gowin_multaddalu/gowin_multaddalu.v",
        "ModuleLine" : 10,
        "ModuleName" : "Gowin_MULTADDALU"
       },
       {
        "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/tile_processor.sv",
        "InstLine" : 51,
        "InstName" : "[2].dsp_inst",
        "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/gowin_multaddalu/gowin_multaddalu.v",
        "ModuleLine" : 10,
        "ModuleName" : "Gowin_MULTADDALU"
       },
       {
        "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/tile_processor.sv",
        "InstLine" : 51,
        "InstName" : "[3].dsp_inst",
        "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/gowin_multaddalu/gowin_multaddalu.v",
        "ModuleLine" : 10,
        "ModuleName" : "Gowin_MULTADDALU"
       },
       {
        "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/tile_processor.sv",
        "InstLine" : 51,
        "InstName" : "[4].dsp_inst",
        "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/gowin_multaddalu/gowin_multaddalu.v",
        "ModuleLine" : 10,
        "ModuleName" : "Gowin_MULTADDALU"
       },
       {
        "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/tile_processor.sv",
        "InstLine" : 58,
        "InstName" : "add_inst",
        "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/matrix_addition.sv",
        "ModuleLine" : 1,
        "ModuleName" : "matrix_addition"
       },
       {
        "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/tile_processor.sv",
        "InstLine" : 62,
        "InstName" : "sub_inst",
        "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/matrix_subtraction.sv",
        "ModuleLine" : 1,
        "ModuleName" : "matrix_subtraction"
       },
       {
        "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/tile_processor.sv",
        "InstLine" : 66,
        "InstName" : "conv_inst",
        "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/matrix_convolution.sv",
        "ModuleLine" : 2,
        "ModuleName" : "matrix_convolution"
       },
       {
        "InstFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/tile_processor.sv",
        "InstLine" : 72,
        "InstName" : "dot_inst",
        "ModuleFile" : "C:/Users/thanh/Desktop/FPGA projects/Demo4/fpga_npu/src/matrix_dot.sv",
        "ModuleLine" : 2,
        "ModuleName" : "matrix_dot"
       }
      ]
     }
    ]
   }
  ]
 }
]