// Seed: 3691634969
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_19;
  final begin
    id_4 = 1;
    if (id_9) begin
      id_3 = 1;
    end
  end
  wire id_20;
  assign id_16 = 1;
  final $display(id_19, id_6, id_17, 1);
  assign id_16 = id_16;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    inout supply0 id_3
    , id_12,
    input supply0 id_4,
    input wor id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wire id_8,
    output uwire id_9,
    input tri id_10
    , id_13
);
  wire id_14;
  module_0(
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14,
      id_12,
      id_12,
      id_13,
      id_12,
      id_14,
      id_14,
      id_12,
      id_13,
      id_12,
      id_14
  );
endmodule
