// Seed: 2477876728
module module_0;
  wire id_2;
  wire id_3;
endmodule
macromodule module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri id_3,
    input wand id_4
    , id_9,
    output supply0 id_5,
    inout wire id_6,
    output wire id_7
);
  id_10(
      .id_0(id_0), .id_1(id_1 && 1)
  );
  assign id_9 = {1{id_9.id_6}};
  module_0();
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wor  id_5;
  wire id_6;
  module_0();
  initial id_1 = 1 ? -id_1 : id_3;
  assign id_5 = 1;
endmodule
