// Seed: 1483312096
`timescale 1ps / 1 ps
module module_0;
  assign id_0 = 1;
  assign id_1[1] = 1 ? id_1 : id_1[1'b0];
  logic id_2;
endmodule
