Two-stage pipelined 4-bit adder