
led-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e9c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c8  08009040  08009040  00019040  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009508  08009508  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009508  08009508  00019508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009510  08009510  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009510  08009510  00019510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009514  08009514  00019514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009518  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000570  200001d4  080096ec  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000744  080096ec  00020744  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ffad  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002709  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f10  00000000  00000000  00032900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bd8  00000000  00000000  00033810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018d46  00000000  00000000  000343e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011ba2  00000000  00000000  0004d12e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009affe  00000000  00000000  0005ecd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000051b0  00000000  00000000  000f9cd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000fee80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009024 	.word	0x08009024

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08009024 	.word	0x08009024

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9a6 	b.w	8000f9c <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff33 	bl	8000adc <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fca9 	bl	80005f8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc2a 	bl	8000504 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	; (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fca0 	bl	80005f8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff fae2 	bl	8000288 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9e08      	ldr	r6, [sp, #32]
 8000cda:	460d      	mov	r5, r1
 8000cdc:	4604      	mov	r4, r0
 8000cde:	460f      	mov	r7, r1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d14a      	bne.n	8000d7a <__udivmoddi4+0xa6>
 8000ce4:	428a      	cmp	r2, r1
 8000ce6:	4694      	mov	ip, r2
 8000ce8:	d965      	bls.n	8000db6 <__udivmoddi4+0xe2>
 8000cea:	fab2 f382 	clz	r3, r2
 8000cee:	b143      	cbz	r3, 8000d02 <__udivmoddi4+0x2e>
 8000cf0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf4:	f1c3 0220 	rsb	r2, r3, #32
 8000cf8:	409f      	lsls	r7, r3
 8000cfa:	fa20 f202 	lsr.w	r2, r0, r2
 8000cfe:	4317      	orrs	r7, r2
 8000d00:	409c      	lsls	r4, r3
 8000d02:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d06:	fa1f f58c 	uxth.w	r5, ip
 8000d0a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d0e:	0c22      	lsrs	r2, r4, #16
 8000d10:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d14:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d18:	fb01 f005 	mul.w	r0, r1, r5
 8000d1c:	4290      	cmp	r0, r2
 8000d1e:	d90a      	bls.n	8000d36 <__udivmoddi4+0x62>
 8000d20:	eb1c 0202 	adds.w	r2, ip, r2
 8000d24:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d28:	f080 811c 	bcs.w	8000f64 <__udivmoddi4+0x290>
 8000d2c:	4290      	cmp	r0, r2
 8000d2e:	f240 8119 	bls.w	8000f64 <__udivmoddi4+0x290>
 8000d32:	3902      	subs	r1, #2
 8000d34:	4462      	add	r2, ip
 8000d36:	1a12      	subs	r2, r2, r0
 8000d38:	b2a4      	uxth	r4, r4
 8000d3a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d3e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d42:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d46:	fb00 f505 	mul.w	r5, r0, r5
 8000d4a:	42a5      	cmp	r5, r4
 8000d4c:	d90a      	bls.n	8000d64 <__udivmoddi4+0x90>
 8000d4e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d52:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d56:	f080 8107 	bcs.w	8000f68 <__udivmoddi4+0x294>
 8000d5a:	42a5      	cmp	r5, r4
 8000d5c:	f240 8104 	bls.w	8000f68 <__udivmoddi4+0x294>
 8000d60:	4464      	add	r4, ip
 8000d62:	3802      	subs	r0, #2
 8000d64:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d68:	1b64      	subs	r4, r4, r5
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	b11e      	cbz	r6, 8000d76 <__udivmoddi4+0xa2>
 8000d6e:	40dc      	lsrs	r4, r3
 8000d70:	2300      	movs	r3, #0
 8000d72:	e9c6 4300 	strd	r4, r3, [r6]
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	d908      	bls.n	8000d90 <__udivmoddi4+0xbc>
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	f000 80ed 	beq.w	8000f5e <__udivmoddi4+0x28a>
 8000d84:	2100      	movs	r1, #0
 8000d86:	e9c6 0500 	strd	r0, r5, [r6]
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d90:	fab3 f183 	clz	r1, r3
 8000d94:	2900      	cmp	r1, #0
 8000d96:	d149      	bne.n	8000e2c <__udivmoddi4+0x158>
 8000d98:	42ab      	cmp	r3, r5
 8000d9a:	d302      	bcc.n	8000da2 <__udivmoddi4+0xce>
 8000d9c:	4282      	cmp	r2, r0
 8000d9e:	f200 80f8 	bhi.w	8000f92 <__udivmoddi4+0x2be>
 8000da2:	1a84      	subs	r4, r0, r2
 8000da4:	eb65 0203 	sbc.w	r2, r5, r3
 8000da8:	2001      	movs	r0, #1
 8000daa:	4617      	mov	r7, r2
 8000dac:	2e00      	cmp	r6, #0
 8000dae:	d0e2      	beq.n	8000d76 <__udivmoddi4+0xa2>
 8000db0:	e9c6 4700 	strd	r4, r7, [r6]
 8000db4:	e7df      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000db6:	b902      	cbnz	r2, 8000dba <__udivmoddi4+0xe6>
 8000db8:	deff      	udf	#255	; 0xff
 8000dba:	fab2 f382 	clz	r3, r2
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	f040 8090 	bne.w	8000ee4 <__udivmoddi4+0x210>
 8000dc4:	1a8a      	subs	r2, r1, r2
 8000dc6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dca:	fa1f fe8c 	uxth.w	lr, ip
 8000dce:	2101      	movs	r1, #1
 8000dd0:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dd4:	fb07 2015 	mls	r0, r7, r5, r2
 8000dd8:	0c22      	lsrs	r2, r4, #16
 8000dda:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dde:	fb0e f005 	mul.w	r0, lr, r5
 8000de2:	4290      	cmp	r0, r2
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x124>
 8000de6:	eb1c 0202 	adds.w	r2, ip, r2
 8000dea:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dee:	d202      	bcs.n	8000df6 <__udivmoddi4+0x122>
 8000df0:	4290      	cmp	r0, r2
 8000df2:	f200 80cb 	bhi.w	8000f8c <__udivmoddi4+0x2b8>
 8000df6:	4645      	mov	r5, r8
 8000df8:	1a12      	subs	r2, r2, r0
 8000dfa:	b2a4      	uxth	r4, r4
 8000dfc:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e00:	fb07 2210 	mls	r2, r7, r0, r2
 8000e04:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e08:	fb0e fe00 	mul.w	lr, lr, r0
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	d908      	bls.n	8000e22 <__udivmoddi4+0x14e>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e18:	d202      	bcs.n	8000e20 <__udivmoddi4+0x14c>
 8000e1a:	45a6      	cmp	lr, r4
 8000e1c:	f200 80bb 	bhi.w	8000f96 <__udivmoddi4+0x2c2>
 8000e20:	4610      	mov	r0, r2
 8000e22:	eba4 040e 	sub.w	r4, r4, lr
 8000e26:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e2a:	e79f      	b.n	8000d6c <__udivmoddi4+0x98>
 8000e2c:	f1c1 0720 	rsb	r7, r1, #32
 8000e30:	408b      	lsls	r3, r1
 8000e32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e3a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e3e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e42:	40fd      	lsrs	r5, r7
 8000e44:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e48:	4323      	orrs	r3, r4
 8000e4a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e4e:	fa1f fe8c 	uxth.w	lr, ip
 8000e52:	fb09 5518 	mls	r5, r9, r8, r5
 8000e56:	0c1c      	lsrs	r4, r3, #16
 8000e58:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e5c:	fb08 f50e 	mul.w	r5, r8, lr
 8000e60:	42a5      	cmp	r5, r4
 8000e62:	fa02 f201 	lsl.w	r2, r2, r1
 8000e66:	fa00 f001 	lsl.w	r0, r0, r1
 8000e6a:	d90b      	bls.n	8000e84 <__udivmoddi4+0x1b0>
 8000e6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e70:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e74:	f080 8088 	bcs.w	8000f88 <__udivmoddi4+0x2b4>
 8000e78:	42a5      	cmp	r5, r4
 8000e7a:	f240 8085 	bls.w	8000f88 <__udivmoddi4+0x2b4>
 8000e7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000e82:	4464      	add	r4, ip
 8000e84:	1b64      	subs	r4, r4, r5
 8000e86:	b29d      	uxth	r5, r3
 8000e88:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e8c:	fb09 4413 	mls	r4, r9, r3, r4
 8000e90:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e94:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e98:	45a6      	cmp	lr, r4
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x1da>
 8000e9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ea4:	d26c      	bcs.n	8000f80 <__udivmoddi4+0x2ac>
 8000ea6:	45a6      	cmp	lr, r4
 8000ea8:	d96a      	bls.n	8000f80 <__udivmoddi4+0x2ac>
 8000eaa:	3b02      	subs	r3, #2
 8000eac:	4464      	add	r4, ip
 8000eae:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eb2:	fba3 9502 	umull	r9, r5, r3, r2
 8000eb6:	eba4 040e 	sub.w	r4, r4, lr
 8000eba:	42ac      	cmp	r4, r5
 8000ebc:	46c8      	mov	r8, r9
 8000ebe:	46ae      	mov	lr, r5
 8000ec0:	d356      	bcc.n	8000f70 <__udivmoddi4+0x29c>
 8000ec2:	d053      	beq.n	8000f6c <__udivmoddi4+0x298>
 8000ec4:	b156      	cbz	r6, 8000edc <__udivmoddi4+0x208>
 8000ec6:	ebb0 0208 	subs.w	r2, r0, r8
 8000eca:	eb64 040e 	sbc.w	r4, r4, lr
 8000ece:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed2:	40ca      	lsrs	r2, r1
 8000ed4:	40cc      	lsrs	r4, r1
 8000ed6:	4317      	orrs	r7, r2
 8000ed8:	e9c6 7400 	strd	r7, r4, [r6]
 8000edc:	4618      	mov	r0, r3
 8000ede:	2100      	movs	r1, #0
 8000ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee4:	f1c3 0120 	rsb	r1, r3, #32
 8000ee8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000eec:	fa20 f201 	lsr.w	r2, r0, r1
 8000ef0:	fa25 f101 	lsr.w	r1, r5, r1
 8000ef4:	409d      	lsls	r5, r3
 8000ef6:	432a      	orrs	r2, r5
 8000ef8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f04:	fb07 1510 	mls	r5, r7, r0, r1
 8000f08:	0c11      	lsrs	r1, r2, #16
 8000f0a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f0e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f12:	428d      	cmp	r5, r1
 8000f14:	fa04 f403 	lsl.w	r4, r4, r3
 8000f18:	d908      	bls.n	8000f2c <__udivmoddi4+0x258>
 8000f1a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f1e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f22:	d22f      	bcs.n	8000f84 <__udivmoddi4+0x2b0>
 8000f24:	428d      	cmp	r5, r1
 8000f26:	d92d      	bls.n	8000f84 <__udivmoddi4+0x2b0>
 8000f28:	3802      	subs	r0, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1b49      	subs	r1, r1, r5
 8000f2e:	b292      	uxth	r2, r2
 8000f30:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f34:	fb07 1115 	mls	r1, r7, r5, r1
 8000f38:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f3c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f40:	4291      	cmp	r1, r2
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x282>
 8000f44:	eb1c 0202 	adds.w	r2, ip, r2
 8000f48:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f4c:	d216      	bcs.n	8000f7c <__udivmoddi4+0x2a8>
 8000f4e:	4291      	cmp	r1, r2
 8000f50:	d914      	bls.n	8000f7c <__udivmoddi4+0x2a8>
 8000f52:	3d02      	subs	r5, #2
 8000f54:	4462      	add	r2, ip
 8000f56:	1a52      	subs	r2, r2, r1
 8000f58:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f5c:	e738      	b.n	8000dd0 <__udivmoddi4+0xfc>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	4630      	mov	r0, r6
 8000f62:	e708      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000f64:	4639      	mov	r1, r7
 8000f66:	e6e6      	b.n	8000d36 <__udivmoddi4+0x62>
 8000f68:	4610      	mov	r0, r2
 8000f6a:	e6fb      	b.n	8000d64 <__udivmoddi4+0x90>
 8000f6c:	4548      	cmp	r0, r9
 8000f6e:	d2a9      	bcs.n	8000ec4 <__udivmoddi4+0x1f0>
 8000f70:	ebb9 0802 	subs.w	r8, r9, r2
 8000f74:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f78:	3b01      	subs	r3, #1
 8000f7a:	e7a3      	b.n	8000ec4 <__udivmoddi4+0x1f0>
 8000f7c:	4645      	mov	r5, r8
 8000f7e:	e7ea      	b.n	8000f56 <__udivmoddi4+0x282>
 8000f80:	462b      	mov	r3, r5
 8000f82:	e794      	b.n	8000eae <__udivmoddi4+0x1da>
 8000f84:	4640      	mov	r0, r8
 8000f86:	e7d1      	b.n	8000f2c <__udivmoddi4+0x258>
 8000f88:	46d0      	mov	r8, sl
 8000f8a:	e77b      	b.n	8000e84 <__udivmoddi4+0x1b0>
 8000f8c:	3d02      	subs	r5, #2
 8000f8e:	4462      	add	r2, ip
 8000f90:	e732      	b.n	8000df8 <__udivmoddi4+0x124>
 8000f92:	4608      	mov	r0, r1
 8000f94:	e70a      	b.n	8000dac <__udivmoddi4+0xd8>
 8000f96:	4464      	add	r4, ip
 8000f98:	3802      	subs	r0, #2
 8000f9a:	e742      	b.n	8000e22 <__udivmoddi4+0x14e>

08000f9c <__aeabi_idiv0>:
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <update_arr>:
static uint8_t pulseCounter;
static uint8_t currentColor;
static float pulseFrequency;
uint8_t LedMode;
//util function to change timer frequency
void update_arr (TIM_HandleTypeDef* htim, uint16_t arr) {
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_AUTORELOAD(htim, arr);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	887a      	ldrh	r2, [r7, #2]
 8000fb2:	62da      	str	r2, [r3, #44]	; 0x2c
 8000fb4:	887a      	ldrh	r2, [r7, #2]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	60da      	str	r2, [r3, #12]
    if (__HAL_TIM_GET_COUNTER(htim) >= __HAL_TIM_GET_AUTORELOAD(htim)) {
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d307      	bcc.n	8000fda <update_arr+0x3a>
        htim->Instance->EGR  |= TIM_EGR_UG;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	695a      	ldr	r2, [r3, #20]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f042 0201 	orr.w	r2, r2, #1
 8000fd8:	615a      	str	r2, [r3, #20]
    }
}
 8000fda:	bf00      	nop
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
	...

08000fe8 <parseString>:


void parseString(char *input) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
    HAL_TIM_Base_Stop_IT(&htim3);
 8000ff0:	4841      	ldr	r0, [pc, #260]	; (80010f8 <parseString+0x110>)
 8000ff2:	f003 f8a7 	bl	8004144 <HAL_TIM_Base_Stop_IT>
    switch (input[0]) {
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b63      	cmp	r3, #99	; 0x63
 8000ffc:	d002      	beq.n	8001004 <parseString+0x1c>
 8000ffe:	2b6d      	cmp	r3, #109	; 0x6d
 8001000:	d00d      	beq.n	800101e <parseString+0x36>
//    token = strtok(NULL, ";");
//
//    uint8_t var3 = strtoul(token, NULL, 10);
//    LED_setColorRGB(var1, var2, var3);

}
 8001002:	e075      	b.n	80010f0 <parseString+0x108>
            LED_setColor(strtoul(&input[1], NULL, 10));
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	3301      	adds	r3, #1
 8001008:	220a      	movs	r2, #10
 800100a:	2100      	movs	r1, #0
 800100c:	4618      	mov	r0, r3
 800100e:	f005 ff93 	bl	8006f38 <strtoul>
 8001012:	4603      	mov	r3, r0
 8001014:	b2db      	uxtb	r3, r3
 8001016:	4618      	mov	r0, r3
 8001018:	f000 f87a 	bl	8001110 <LED_setColor>
            break;
 800101c:	e068      	b.n	80010f0 <parseString+0x108>
            char *token = strtok(input, ";");
 800101e:	4937      	ldr	r1, [pc, #220]	; (80010fc <parseString+0x114>)
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f006 f8b3 	bl	800718c <strtok>
 8001026:	60f8      	str	r0, [r7, #12]
            LedMode = strtoul(&token[1], NULL, 10);
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	3301      	adds	r3, #1
 800102c:	220a      	movs	r2, #10
 800102e:	2100      	movs	r1, #0
 8001030:	4618      	mov	r0, r3
 8001032:	f005 ff81 	bl	8006f38 <strtoul>
 8001036:	4603      	mov	r3, r0
 8001038:	b2da      	uxtb	r2, r3
 800103a:	4b31      	ldr	r3, [pc, #196]	; (8001100 <parseString+0x118>)
 800103c:	701a      	strb	r2, [r3, #0]
            switch (LedMode) {
 800103e:	4b30      	ldr	r3, [pc, #192]	; (8001100 <parseString+0x118>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d002      	beq.n	800104c <parseString+0x64>
 8001046:	2b01      	cmp	r3, #1
 8001048:	d030      	beq.n	80010ac <parseString+0xc4>
}
 800104a:	e051      	b.n	80010f0 <parseString+0x108>
                    token = strtok(NULL, ";");
 800104c:	492b      	ldr	r1, [pc, #172]	; (80010fc <parseString+0x114>)
 800104e:	2000      	movs	r0, #0
 8001050:	f006 f89c 	bl	800718c <strtok>
 8001054:	60f8      	str	r0, [r7, #12]
                    currentColor = strtoul(token, NULL, 10);
 8001056:	220a      	movs	r2, #10
 8001058:	2100      	movs	r1, #0
 800105a:	68f8      	ldr	r0, [r7, #12]
 800105c:	f005 ff6c 	bl	8006f38 <strtoul>
 8001060:	4603      	mov	r3, r0
 8001062:	b2da      	uxtb	r2, r3
 8001064:	4b27      	ldr	r3, [pc, #156]	; (8001104 <parseString+0x11c>)
 8001066:	701a      	strb	r2, [r3, #0]
                    token = strtok(NULL, ";");
 8001068:	4924      	ldr	r1, [pc, #144]	; (80010fc <parseString+0x114>)
 800106a:	2000      	movs	r0, #0
 800106c:	f006 f88e 	bl	800718c <strtok>
 8001070:	60f8      	str	r0, [r7, #12]
                    pulseFrequency= strtof(token, NULL);
 8001072:	2100      	movs	r1, #0
 8001074:	68f8      	ldr	r0, [r7, #12]
 8001076:	f005 fe87 	bl	8006d88 <strtof>
 800107a:	eef0 7a40 	vmov.f32	s15, s0
 800107e:	4b22      	ldr	r3, [pc, #136]	; (8001108 <parseString+0x120>)
 8001080:	edc3 7a00 	vstr	s15, [r3]
                    update_arr(&htim3, pulseFrequency*ARR_1SECOND_VALUE);
 8001084:	4b20      	ldr	r3, [pc, #128]	; (8001108 <parseString+0x120>)
 8001086:	edd3 7a00 	vldr	s15, [r3]
 800108a:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800110c <parseString+0x124>
 800108e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001096:	ee17 3a90 	vmov	r3, s15
 800109a:	b29b      	uxth	r3, r3
 800109c:	4619      	mov	r1, r3
 800109e:	4816      	ldr	r0, [pc, #88]	; (80010f8 <parseString+0x110>)
 80010a0:	f7ff ff7e 	bl	8000fa0 <update_arr>
                    HAL_TIM_Base_Start_IT(&htim3);
 80010a4:	4814      	ldr	r0, [pc, #80]	; (80010f8 <parseString+0x110>)
 80010a6:	f002 ffeb 	bl	8004080 <HAL_TIM_Base_Start_IT>
                    break;
 80010aa:	e021      	b.n	80010f0 <parseString+0x108>
                    token = strtok(NULL, ";");
 80010ac:	4913      	ldr	r1, [pc, #76]	; (80010fc <parseString+0x114>)
 80010ae:	2000      	movs	r0, #0
 80010b0:	f006 f86c 	bl	800718c <strtok>
 80010b4:	60f8      	str	r0, [r7, #12]
                    pulseFrequency= strtof(token, NULL);
 80010b6:	2100      	movs	r1, #0
 80010b8:	68f8      	ldr	r0, [r7, #12]
 80010ba:	f005 fe65 	bl	8006d88 <strtof>
 80010be:	eef0 7a40 	vmov.f32	s15, s0
 80010c2:	4b11      	ldr	r3, [pc, #68]	; (8001108 <parseString+0x120>)
 80010c4:	edc3 7a00 	vstr	s15, [r3]
                    update_arr(&htim3, pulseFrequency*ARR_1SECOND_VALUE);
 80010c8:	4b0f      	ldr	r3, [pc, #60]	; (8001108 <parseString+0x120>)
 80010ca:	edd3 7a00 	vldr	s15, [r3]
 80010ce:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800110c <parseString+0x124>
 80010d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010da:	ee17 3a90 	vmov	r3, s15
 80010de:	b29b      	uxth	r3, r3
 80010e0:	4619      	mov	r1, r3
 80010e2:	4805      	ldr	r0, [pc, #20]	; (80010f8 <parseString+0x110>)
 80010e4:	f7ff ff5c 	bl	8000fa0 <update_arr>
                    HAL_TIM_Base_Start_IT(&htim3);
 80010e8:	4803      	ldr	r0, [pc, #12]	; (80010f8 <parseString+0x110>)
 80010ea:	f002 ffc9 	bl	8004080 <HAL_TIM_Base_Start_IT>
                    break;
 80010ee:	bf00      	nop
}
 80010f0:	bf00      	nop
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000334 	.word	0x20000334
 80010fc:	08009040 	.word	0x08009040
 8001100:	200001f8 	.word	0x200001f8
 8001104:	200001f1 	.word	0x200001f1
 8001108:	200001f4 	.word	0x200001f4
 800110c:	42c80000 	.word	0x42c80000

08001110 <LED_setColor>:
    TIM1->CCR1 = R;
    TIM1->CCR2 = G;
    TIM1->CCR3 = B;
}

void LED_setColor(enum Color color) {
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
    TIM1->CCR1 = colorValues[color].red / ARR_DIV;
 800111a:	79fa      	ldrb	r2, [r7, #7]
 800111c:	492a      	ldr	r1, [pc, #168]	; (80011c8 <LED_setColor+0xb8>)
 800111e:	4613      	mov	r3, r2
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	4413      	add	r3, r2
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	440b      	add	r3, r1
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff f9fa 	bl	8000524 <__aeabi_i2d>
 8001130:	a323      	add	r3, pc, #140	; (adr r3, 80011c0 <LED_setColor+0xb0>)
 8001132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001136:	f7ff fb89 	bl	800084c <__aeabi_ddiv>
 800113a:	4602      	mov	r2, r0
 800113c:	460b      	mov	r3, r1
 800113e:	4c23      	ldr	r4, [pc, #140]	; (80011cc <LED_setColor+0xbc>)
 8001140:	4610      	mov	r0, r2
 8001142:	4619      	mov	r1, r3
 8001144:	f7ff fd08 	bl	8000b58 <__aeabi_d2uiz>
 8001148:	4603      	mov	r3, r0
 800114a:	6363      	str	r3, [r4, #52]	; 0x34
    TIM1->CCR2 = colorValues[color].green / ARR_DIV;
 800114c:	79fa      	ldrb	r2, [r7, #7]
 800114e:	491e      	ldr	r1, [pc, #120]	; (80011c8 <LED_setColor+0xb8>)
 8001150:	4613      	mov	r3, r2
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	4413      	add	r3, r2
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	440b      	add	r3, r1
 800115a:	3304      	adds	r3, #4
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff f9e0 	bl	8000524 <__aeabi_i2d>
 8001164:	a316      	add	r3, pc, #88	; (adr r3, 80011c0 <LED_setColor+0xb0>)
 8001166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116a:	f7ff fb6f 	bl	800084c <__aeabi_ddiv>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	4c16      	ldr	r4, [pc, #88]	; (80011cc <LED_setColor+0xbc>)
 8001174:	4610      	mov	r0, r2
 8001176:	4619      	mov	r1, r3
 8001178:	f7ff fcee 	bl	8000b58 <__aeabi_d2uiz>
 800117c:	4603      	mov	r3, r0
 800117e:	63a3      	str	r3, [r4, #56]	; 0x38
    TIM1->CCR3 = colorValues[color].blue / ARR_DIV;
 8001180:	79fa      	ldrb	r2, [r7, #7]
 8001182:	4911      	ldr	r1, [pc, #68]	; (80011c8 <LED_setColor+0xb8>)
 8001184:	4613      	mov	r3, r2
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	4413      	add	r3, r2
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	440b      	add	r3, r1
 800118e:	3308      	adds	r3, #8
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff f9c6 	bl	8000524 <__aeabi_i2d>
 8001198:	a309      	add	r3, pc, #36	; (adr r3, 80011c0 <LED_setColor+0xb0>)
 800119a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119e:	f7ff fb55 	bl	800084c <__aeabi_ddiv>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	4c09      	ldr	r4, [pc, #36]	; (80011cc <LED_setColor+0xbc>)
 80011a8:	4610      	mov	r0, r2
 80011aa:	4619      	mov	r1, r3
 80011ac:	f7ff fcd4 	bl	8000b58 <__aeabi_d2uiz>
 80011b0:	4603      	mov	r3, r0
 80011b2:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 80011b4:	bf00      	nop
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd90      	pop	{r4, r7, pc}
 80011bc:	f3af 8000 	nop.w
 80011c0:	66666666 	.word	0x66666666
 80011c4:	40046666 	.word	0x40046666
 80011c8:	08009048 	.word	0x08009048
 80011cc:	40010000 	.word	0x40010000

080011d0 <LED_pulseMode>:

void LED_pulseMode() {
 80011d0:	b5b0      	push	{r4, r5, r7, lr}
 80011d2:	af00      	add	r7, sp, #0
    TIM1->CCR1 = colorValues[currentColor].red / ARR_DIV - pulseCounter;
 80011d4:	4b4a      	ldr	r3, [pc, #296]	; (8001300 <LED_pulseMode+0x130>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	4619      	mov	r1, r3
 80011da:	4a4a      	ldr	r2, [pc, #296]	; (8001304 <LED_pulseMode+0x134>)
 80011dc:	460b      	mov	r3, r1
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	440b      	add	r3, r1
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	4413      	add	r3, r2
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff f99b 	bl	8000524 <__aeabi_i2d>
 80011ee:	a342      	add	r3, pc, #264	; (adr r3, 80012f8 <LED_pulseMode+0x128>)
 80011f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f4:	f7ff fb2a 	bl	800084c <__aeabi_ddiv>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	4614      	mov	r4, r2
 80011fe:	461d      	mov	r5, r3
 8001200:	4b41      	ldr	r3, [pc, #260]	; (8001308 <LED_pulseMode+0x138>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff f98d 	bl	8000524 <__aeabi_i2d>
 800120a:	4602      	mov	r2, r0
 800120c:	460b      	mov	r3, r1
 800120e:	4620      	mov	r0, r4
 8001210:	4629      	mov	r1, r5
 8001212:	f7ff f839 	bl	8000288 <__aeabi_dsub>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4c3c      	ldr	r4, [pc, #240]	; (800130c <LED_pulseMode+0x13c>)
 800121c:	4610      	mov	r0, r2
 800121e:	4619      	mov	r1, r3
 8001220:	f7ff fc9a 	bl	8000b58 <__aeabi_d2uiz>
 8001224:	4603      	mov	r3, r0
 8001226:	6363      	str	r3, [r4, #52]	; 0x34
    TIM1->CCR2 = colorValues[currentColor].green / ARR_DIV - pulseCounter;
 8001228:	4b35      	ldr	r3, [pc, #212]	; (8001300 <LED_pulseMode+0x130>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	4619      	mov	r1, r3
 800122e:	4a35      	ldr	r2, [pc, #212]	; (8001304 <LED_pulseMode+0x134>)
 8001230:	460b      	mov	r3, r1
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	440b      	add	r3, r1
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	4413      	add	r3, r2
 800123a:	3304      	adds	r3, #4
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff f970 	bl	8000524 <__aeabi_i2d>
 8001244:	a32c      	add	r3, pc, #176	; (adr r3, 80012f8 <LED_pulseMode+0x128>)
 8001246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124a:	f7ff faff 	bl	800084c <__aeabi_ddiv>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4614      	mov	r4, r2
 8001254:	461d      	mov	r5, r3
 8001256:	4b2c      	ldr	r3, [pc, #176]	; (8001308 <LED_pulseMode+0x138>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff f962 	bl	8000524 <__aeabi_i2d>
 8001260:	4602      	mov	r2, r0
 8001262:	460b      	mov	r3, r1
 8001264:	4620      	mov	r0, r4
 8001266:	4629      	mov	r1, r5
 8001268:	f7ff f80e 	bl	8000288 <__aeabi_dsub>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4c26      	ldr	r4, [pc, #152]	; (800130c <LED_pulseMode+0x13c>)
 8001272:	4610      	mov	r0, r2
 8001274:	4619      	mov	r1, r3
 8001276:	f7ff fc6f 	bl	8000b58 <__aeabi_d2uiz>
 800127a:	4603      	mov	r3, r0
 800127c:	63a3      	str	r3, [r4, #56]	; 0x38
    TIM1->CCR3 = colorValues[currentColor].blue / ARR_DIV - pulseCounter;
 800127e:	4b20      	ldr	r3, [pc, #128]	; (8001300 <LED_pulseMode+0x130>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	4619      	mov	r1, r3
 8001284:	4a1f      	ldr	r2, [pc, #124]	; (8001304 <LED_pulseMode+0x134>)
 8001286:	460b      	mov	r3, r1
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	440b      	add	r3, r1
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	4413      	add	r3, r2
 8001290:	3308      	adds	r3, #8
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff f945 	bl	8000524 <__aeabi_i2d>
 800129a:	a317      	add	r3, pc, #92	; (adr r3, 80012f8 <LED_pulseMode+0x128>)
 800129c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a0:	f7ff fad4 	bl	800084c <__aeabi_ddiv>
 80012a4:	4602      	mov	r2, r0
 80012a6:	460b      	mov	r3, r1
 80012a8:	4614      	mov	r4, r2
 80012aa:	461d      	mov	r5, r3
 80012ac:	4b16      	ldr	r3, [pc, #88]	; (8001308 <LED_pulseMode+0x138>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff f937 	bl	8000524 <__aeabi_i2d>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	4620      	mov	r0, r4
 80012bc:	4629      	mov	r1, r5
 80012be:	f7fe ffe3 	bl	8000288 <__aeabi_dsub>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	4c11      	ldr	r4, [pc, #68]	; (800130c <LED_pulseMode+0x13c>)
 80012c8:	4610      	mov	r0, r2
 80012ca:	4619      	mov	r1, r3
 80012cc:	f7ff fc44 	bl	8000b58 <__aeabi_d2uiz>
 80012d0:	4603      	mov	r3, r0
 80012d2:	63e3      	str	r3, [r4, #60]	; 0x3c
    pulseCounter++;
 80012d4:	4b0c      	ldr	r3, [pc, #48]	; (8001308 <LED_pulseMode+0x138>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	3301      	adds	r3, #1
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	4b0a      	ldr	r3, [pc, #40]	; (8001308 <LED_pulseMode+0x138>)
 80012de:	701a      	strb	r2, [r3, #0]
    if(pulseCounter>=CCR_MAX_VALUE){
 80012e0:	4b09      	ldr	r3, [pc, #36]	; (8001308 <LED_pulseMode+0x138>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	2b63      	cmp	r3, #99	; 0x63
 80012e6:	d902      	bls.n	80012ee <LED_pulseMode+0x11e>
        pulseCounter = 0;
 80012e8:	4b07      	ldr	r3, [pc, #28]	; (8001308 <LED_pulseMode+0x138>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	701a      	strb	r2, [r3, #0]
    }
}
 80012ee:	bf00      	nop
 80012f0:	bdb0      	pop	{r4, r5, r7, pc}
 80012f2:	bf00      	nop
 80012f4:	f3af 8000 	nop.w
 80012f8:	66666666 	.word	0x66666666
 80012fc:	40046666 	.word	0x40046666
 8001300:	200001f1 	.word	0x200001f1
 8001304:	08009048 	.word	0x08009048
 8001308:	200001f0 	.word	0x200001f0
 800130c:	40010000 	.word	0x40010000

08001310 <LED_continuousTransformationMode>:

void LED_continuousTransformationMode() {
 8001310:	b598      	push	{r3, r4, r7, lr}
 8001312:	af00      	add	r7, sp, #0
    TIM1->CCR1 = colorValues[currentColor].red / ARR_DIV;
 8001314:	4b3c      	ldr	r3, [pc, #240]	; (8001408 <LED_continuousTransformationMode+0xf8>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	4a3c      	ldr	r2, [pc, #240]	; (800140c <LED_continuousTransformationMode+0xfc>)
 800131c:	460b      	mov	r3, r1
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	440b      	add	r3, r1
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	4413      	add	r3, r2
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff f8fb 	bl	8000524 <__aeabi_i2d>
 800132e:	a334      	add	r3, pc, #208	; (adr r3, 8001400 <LED_continuousTransformationMode+0xf0>)
 8001330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001334:	f7ff fa8a 	bl	800084c <__aeabi_ddiv>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	4c34      	ldr	r4, [pc, #208]	; (8001410 <LED_continuousTransformationMode+0x100>)
 800133e:	4610      	mov	r0, r2
 8001340:	4619      	mov	r1, r3
 8001342:	f7ff fc09 	bl	8000b58 <__aeabi_d2uiz>
 8001346:	4603      	mov	r3, r0
 8001348:	6363      	str	r3, [r4, #52]	; 0x34
    TIM1->CCR2 = colorValues[currentColor].green / ARR_DIV;
 800134a:	4b2f      	ldr	r3, [pc, #188]	; (8001408 <LED_continuousTransformationMode+0xf8>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	4619      	mov	r1, r3
 8001350:	4a2e      	ldr	r2, [pc, #184]	; (800140c <LED_continuousTransformationMode+0xfc>)
 8001352:	460b      	mov	r3, r1
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	440b      	add	r3, r1
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	4413      	add	r3, r2
 800135c:	3304      	adds	r3, #4
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff f8df 	bl	8000524 <__aeabi_i2d>
 8001366:	a326      	add	r3, pc, #152	; (adr r3, 8001400 <LED_continuousTransformationMode+0xf0>)
 8001368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800136c:	f7ff fa6e 	bl	800084c <__aeabi_ddiv>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	4c26      	ldr	r4, [pc, #152]	; (8001410 <LED_continuousTransformationMode+0x100>)
 8001376:	4610      	mov	r0, r2
 8001378:	4619      	mov	r1, r3
 800137a:	f7ff fbed 	bl	8000b58 <__aeabi_d2uiz>
 800137e:	4603      	mov	r3, r0
 8001380:	63a3      	str	r3, [r4, #56]	; 0x38
    TIM1->CCR3 = colorValues[currentColor].blue / ARR_DIV;
 8001382:	4b21      	ldr	r3, [pc, #132]	; (8001408 <LED_continuousTransformationMode+0xf8>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	4619      	mov	r1, r3
 8001388:	4a20      	ldr	r2, [pc, #128]	; (800140c <LED_continuousTransformationMode+0xfc>)
 800138a:	460b      	mov	r3, r1
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	440b      	add	r3, r1
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	4413      	add	r3, r2
 8001394:	3308      	adds	r3, #8
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff f8c3 	bl	8000524 <__aeabi_i2d>
 800139e:	a318      	add	r3, pc, #96	; (adr r3, 8001400 <LED_continuousTransformationMode+0xf0>)
 80013a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a4:	f7ff fa52 	bl	800084c <__aeabi_ddiv>
 80013a8:	4602      	mov	r2, r0
 80013aa:	460b      	mov	r3, r1
 80013ac:	4c18      	ldr	r4, [pc, #96]	; (8001410 <LED_continuousTransformationMode+0x100>)
 80013ae:	4610      	mov	r0, r2
 80013b0:	4619      	mov	r1, r3
 80013b2:	f7ff fbd1 	bl	8000b58 <__aeabi_d2uiz>
 80013b6:	4603      	mov	r3, r0
 80013b8:	63e3      	str	r3, [r4, #60]	; 0x3c
    pulseCounter++;
 80013ba:	4b16      	ldr	r3, [pc, #88]	; (8001414 <LED_continuousTransformationMode+0x104>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	3301      	adds	r3, #1
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	4b14      	ldr	r3, [pc, #80]	; (8001414 <LED_continuousTransformationMode+0x104>)
 80013c4:	701a      	strb	r2, [r3, #0]
    if(pulseCounter>=CCR_MAX_VALUE){
 80013c6:	4b13      	ldr	r3, [pc, #76]	; (8001414 <LED_continuousTransformationMode+0x104>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b63      	cmp	r3, #99	; 0x63
 80013cc:	d916      	bls.n	80013fc <LED_continuousTransformationMode+0xec>
        pulseCounter = 0;
 80013ce:	4b11      	ldr	r3, [pc, #68]	; (8001414 <LED_continuousTransformationMode+0x104>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	701a      	strb	r2, [r3, #0]
        currentColor++;
 80013d4:	4b0c      	ldr	r3, [pc, #48]	; (8001408 <LED_continuousTransformationMode+0xf8>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	3301      	adds	r3, #1
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <LED_continuousTransformationMode+0xf8>)
 80013de:	701a      	strb	r2, [r3, #0]
        currentColor%=12;
 80013e0:	4b09      	ldr	r3, [pc, #36]	; (8001408 <LED_continuousTransformationMode+0xf8>)
 80013e2:	781a      	ldrb	r2, [r3, #0]
 80013e4:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <LED_continuousTransformationMode+0x108>)
 80013e6:	fba3 1302 	umull	r1, r3, r3, r2
 80013ea:	08d9      	lsrs	r1, r3, #3
 80013ec:	460b      	mov	r3, r1
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	440b      	add	r3, r1
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	b2da      	uxtb	r2, r3
 80013f8:	4b03      	ldr	r3, [pc, #12]	; (8001408 <LED_continuousTransformationMode+0xf8>)
 80013fa:	701a      	strb	r2, [r3, #0]
    }
}
 80013fc:	bf00      	nop
 80013fe:	bd98      	pop	{r3, r4, r7, pc}
 8001400:	66666666 	.word	0x66666666
 8001404:	40046666 	.word	0x40046666
 8001408:	200001f1 	.word	0x200001f1
 800140c:	08009048 	.word	0x08009048
 8001410:	40010000 	.word	0x40010000
 8001414:	200001f0 	.word	0x200001f0
 8001418:	aaaaaaab 	.word	0xaaaaaaab

0800141c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001422:	f000 ffad 	bl	8002380 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001426:	f000 f869 	bl	80014fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800142a:	f000 fac1 	bl	80019b0 <MX_GPIO_Init>
  MX_DMA_Init();
 800142e:	f000 fa9f 	bl	8001970 <MX_DMA_Init>
  MX_ADC1_Init();
 8001432:	f000 f8cf 	bl	80015d4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001436:	f000 f91f 	bl	8001678 <MX_TIM1_Init>
  MX_TIM2_Init();
 800143a:	f000 f9d5 	bl	80017e8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800143e:	f000 fa6d 	bl	800191c <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8001442:	f000 fa1d 	bl	8001880 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
    HAL_ADC_Start(&hadc1);
 8001446:	4824      	ldr	r0, [pc, #144]	; (80014d8 <main+0xbc>)
 8001448:	f001 f874 	bl	8002534 <HAL_ADC_Start>
    HAL_UART_Receive_IT(&huart1, (uint8_t *) &UARTRecieveBuffer[UARTBufIterator++], 1);
 800144c:	4b23      	ldr	r3, [pc, #140]	; (80014dc <main+0xc0>)
 800144e:	f993 2000 	ldrsb.w	r2, [r3]
 8001452:	b2d3      	uxtb	r3, r2
 8001454:	3301      	adds	r3, #1
 8001456:	b2db      	uxtb	r3, r3
 8001458:	b259      	sxtb	r1, r3
 800145a:	4b20      	ldr	r3, [pc, #128]	; (80014dc <main+0xc0>)
 800145c:	7019      	strb	r1, [r3, #0]
 800145e:	4b20      	ldr	r3, [pc, #128]	; (80014e0 <main+0xc4>)
 8001460:	4413      	add	r3, r2
 8001462:	2201      	movs	r2, #1
 8001464:	4619      	mov	r1, r3
 8001466:	481f      	ldr	r0, [pc, #124]	; (80014e4 <main+0xc8>)
 8001468:	f003 fee7 	bl	800523a <HAL_UART_Receive_IT>

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800146c:	2100      	movs	r1, #0
 800146e:	481e      	ldr	r0, [pc, #120]	; (80014e8 <main+0xcc>)
 8001470:	f002 fef0 	bl	8004254 <HAL_TIM_PWM_Start>
    //   HAL_TIM_Base_Start_IT(&htim2);
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001474:	2104      	movs	r1, #4
 8001476:	481c      	ldr	r0, [pc, #112]	; (80014e8 <main+0xcc>)
 8001478:	f002 feec 	bl	8004254 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800147c:	2108      	movs	r1, #8
 800147e:	481a      	ldr	r0, [pc, #104]	; (80014e8 <main+0xcc>)
 8001480:	f002 fee8 	bl	8004254 <HAL_TIM_PWM_Start>
    LCD_setRST(GPIOC, GPIO_PIN_4);
 8001484:	2110      	movs	r1, #16
 8001486:	4819      	ldr	r0, [pc, #100]	; (80014ec <main+0xd0>)
 8001488:	f000 fb58 	bl	8001b3c <LCD_setRST>
    LCD_setCE(GPIOC, GPIO_PIN_5);
 800148c:	2120      	movs	r1, #32
 800148e:	4817      	ldr	r0, [pc, #92]	; (80014ec <main+0xd0>)
 8001490:	f000 fb68 	bl	8001b64 <LCD_setCE>
    LCD_setDC(GPIOB, GPIO_PIN_0);
 8001494:	2101      	movs	r1, #1
 8001496:	4816      	ldr	r0, [pc, #88]	; (80014f0 <main+0xd4>)
 8001498:	f000 fb78 	bl	8001b8c <LCD_setDC>
    LCD_setDIN(GPIOA, GPIO_PIN_7);
 800149c:	2180      	movs	r1, #128	; 0x80
 800149e:	4815      	ldr	r0, [pc, #84]	; (80014f4 <main+0xd8>)
 80014a0:	f000 fb88 	bl	8001bb4 <LCD_setDIN>
    LCD_setCLK(GPIOA, GPIO_PIN_5);
 80014a4:	2120      	movs	r1, #32
 80014a6:	4813      	ldr	r0, [pc, #76]	; (80014f4 <main+0xd8>)
 80014a8:	f000 fb98 	bl	8001bdc <LCD_setCLK>
    LCD_init();
 80014ac:	f000 fc2e 	bl	8001d0c <LCD_init>
//		TIM1->CCR2  = min(tempValue/3, 100); //blue
//		TIM1->CCR3 = min(tempValue/3, 100); //green
//		if(tempValue > 10){
//			HAL_Delay(40);
//		}
        uint8_t buf[] = "AT";
 80014b0:	4a11      	ldr	r2, [pc, #68]	; (80014f8 <main+0xdc>)
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	6812      	ldr	r2, [r2, #0]
 80014b6:	4611      	mov	r1, r2
 80014b8:	8019      	strh	r1, [r3, #0]
 80014ba:	3302      	adds	r3, #2
 80014bc:	0c12      	lsrs	r2, r2, #16
 80014be:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(&huart1, (uint8_t *) buf, sizeof(buf), 100);
 80014c0:	1d39      	adds	r1, r7, #4
 80014c2:	2364      	movs	r3, #100	; 0x64
 80014c4:	2203      	movs	r2, #3
 80014c6:	4807      	ldr	r0, [pc, #28]	; (80014e4 <main+0xc8>)
 80014c8:	f003 fe25 	bl	8005116 <HAL_UART_Transmit>
        HAL_Delay(1000);
 80014cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014d0:	f000 ffc8 	bl	8002464 <HAL_Delay>
    while (1) {
 80014d4:	e7ec      	b.n	80014b0 <main+0x94>
 80014d6:	bf00      	nop
 80014d8:	200001fc 	.word	0x200001fc
 80014dc:	200003ca 	.word	0x200003ca
 80014e0:	200003c0 	.word	0x200003c0
 80014e4:	2000037c 	.word	0x2000037c
 80014e8:	200002a4 	.word	0x200002a4
 80014ec:	40020800 	.word	0x40020800
 80014f0:	40020400 	.word	0x40020400
 80014f4:	40020000 	.word	0x40020000
 80014f8:	08009044 	.word	0x08009044

080014fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b094      	sub	sp, #80	; 0x50
 8001500:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001502:	f107 0320 	add.w	r3, r7, #32
 8001506:	2230      	movs	r2, #48	; 0x30
 8001508:	2100      	movs	r1, #0
 800150a:	4618      	mov	r0, r3
 800150c:	f005 fe23 	bl	8007156 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001510:	f107 030c 	add.w	r3, r7, #12
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	60da      	str	r2, [r3, #12]
 800151e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001520:	2300      	movs	r3, #0
 8001522:	60bb      	str	r3, [r7, #8]
 8001524:	4b29      	ldr	r3, [pc, #164]	; (80015cc <SystemClock_Config+0xd0>)
 8001526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001528:	4a28      	ldr	r2, [pc, #160]	; (80015cc <SystemClock_Config+0xd0>)
 800152a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800152e:	6413      	str	r3, [r2, #64]	; 0x40
 8001530:	4b26      	ldr	r3, [pc, #152]	; (80015cc <SystemClock_Config+0xd0>)
 8001532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800153c:	2300      	movs	r3, #0
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	4b23      	ldr	r3, [pc, #140]	; (80015d0 <SystemClock_Config+0xd4>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001548:	4a21      	ldr	r2, [pc, #132]	; (80015d0 <SystemClock_Config+0xd4>)
 800154a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800154e:	6013      	str	r3, [r2, #0]
 8001550:	4b1f      	ldr	r3, [pc, #124]	; (80015d0 <SystemClock_Config+0xd4>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001558:	607b      	str	r3, [r7, #4]
 800155a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800155c:	2302      	movs	r3, #2
 800155e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001560:	2301      	movs	r3, #1
 8001562:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001564:	2310      	movs	r3, #16
 8001566:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001568:	2302      	movs	r3, #2
 800156a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800156c:	2300      	movs	r3, #0
 800156e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001570:	2308      	movs	r3, #8
 8001572:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001574:	2354      	movs	r3, #84	; 0x54
 8001576:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001578:	2302      	movs	r3, #2
 800157a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800157c:	2304      	movs	r3, #4
 800157e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001580:	f107 0320 	add.w	r3, r7, #32
 8001584:	4618      	mov	r0, r3
 8001586:	f002 f8d3 	bl	8003730 <HAL_RCC_OscConfig>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001590:	f000 face 	bl	8001b30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001594:	230f      	movs	r3, #15
 8001596:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001598:	2302      	movs	r3, #2
 800159a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015ac:	f107 030c 	add.w	r3, r7, #12
 80015b0:	2102      	movs	r1, #2
 80015b2:	4618      	mov	r0, r3
 80015b4:	f002 fb34 	bl	8003c20 <HAL_RCC_ClockConfig>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80015be:	f000 fab7 	bl	8001b30 <Error_Handler>
  }
}
 80015c2:	bf00      	nop
 80015c4:	3750      	adds	r7, #80	; 0x50
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40007000 	.word	0x40007000

080015d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015da:	463b      	mov	r3, r7
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015e6:	4b21      	ldr	r3, [pc, #132]	; (800166c <MX_ADC1_Init+0x98>)
 80015e8:	4a21      	ldr	r2, [pc, #132]	; (8001670 <MX_ADC1_Init+0x9c>)
 80015ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80015ec:	4b1f      	ldr	r3, [pc, #124]	; (800166c <MX_ADC1_Init+0x98>)
 80015ee:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80015f2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015f4:	4b1d      	ldr	r3, [pc, #116]	; (800166c <MX_ADC1_Init+0x98>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015fa:	4b1c      	ldr	r3, [pc, #112]	; (800166c <MX_ADC1_Init+0x98>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001600:	4b1a      	ldr	r3, [pc, #104]	; (800166c <MX_ADC1_Init+0x98>)
 8001602:	2201      	movs	r2, #1
 8001604:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001606:	4b19      	ldr	r3, [pc, #100]	; (800166c <MX_ADC1_Init+0x98>)
 8001608:	2200      	movs	r2, #0
 800160a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800160e:	4b17      	ldr	r3, [pc, #92]	; (800166c <MX_ADC1_Init+0x98>)
 8001610:	2200      	movs	r2, #0
 8001612:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001614:	4b15      	ldr	r3, [pc, #84]	; (800166c <MX_ADC1_Init+0x98>)
 8001616:	4a17      	ldr	r2, [pc, #92]	; (8001674 <MX_ADC1_Init+0xa0>)
 8001618:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800161a:	4b14      	ldr	r3, [pc, #80]	; (800166c <MX_ADC1_Init+0x98>)
 800161c:	2200      	movs	r2, #0
 800161e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001620:	4b12      	ldr	r3, [pc, #72]	; (800166c <MX_ADC1_Init+0x98>)
 8001622:	2201      	movs	r2, #1
 8001624:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001626:	4b11      	ldr	r3, [pc, #68]	; (800166c <MX_ADC1_Init+0x98>)
 8001628:	2200      	movs	r2, #0
 800162a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800162e:	4b0f      	ldr	r3, [pc, #60]	; (800166c <MX_ADC1_Init+0x98>)
 8001630:	2201      	movs	r2, #1
 8001632:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001634:	480d      	ldr	r0, [pc, #52]	; (800166c <MX_ADC1_Init+0x98>)
 8001636:	f000 ff39 	bl	80024ac <HAL_ADC_Init>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001640:	f000 fa76 	bl	8001b30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001644:	2300      	movs	r3, #0
 8001646:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001648:	2301      	movs	r3, #1
 800164a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800164c:	2300      	movs	r3, #0
 800164e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001650:	463b      	mov	r3, r7
 8001652:	4619      	mov	r1, r3
 8001654:	4805      	ldr	r0, [pc, #20]	; (800166c <MX_ADC1_Init+0x98>)
 8001656:	f001 f821 	bl	800269c <HAL_ADC_ConfigChannel>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001660:	f000 fa66 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001664:	bf00      	nop
 8001666:	3710      	adds	r7, #16
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	200001fc 	.word	0x200001fc
 8001670:	40012000 	.word	0x40012000
 8001674:	0f000001 	.word	0x0f000001

08001678 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b096      	sub	sp, #88	; 0x58
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800167e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	609a      	str	r2, [r3, #8]
 800168a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800168c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001696:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]
 80016a4:	611a      	str	r2, [r3, #16]
 80016a6:	615a      	str	r2, [r3, #20]
 80016a8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016aa:	1d3b      	adds	r3, r7, #4
 80016ac:	2220      	movs	r2, #32
 80016ae:	2100      	movs	r1, #0
 80016b0:	4618      	mov	r0, r3
 80016b2:	f005 fd50 	bl	8007156 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016b6:	4b4a      	ldr	r3, [pc, #296]	; (80017e0 <MX_TIM1_Init+0x168>)
 80016b8:	4a4a      	ldr	r2, [pc, #296]	; (80017e4 <MX_TIM1_Init+0x16c>)
 80016ba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80016bc:	4b48      	ldr	r3, [pc, #288]	; (80017e0 <MX_TIM1_Init+0x168>)
 80016be:	2253      	movs	r2, #83	; 0x53
 80016c0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c2:	4b47      	ldr	r3, [pc, #284]	; (80017e0 <MX_TIM1_Init+0x168>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 250-1;
 80016c8:	4b45      	ldr	r3, [pc, #276]	; (80017e0 <MX_TIM1_Init+0x168>)
 80016ca:	22f9      	movs	r2, #249	; 0xf9
 80016cc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ce:	4b44      	ldr	r3, [pc, #272]	; (80017e0 <MX_TIM1_Init+0x168>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016d4:	4b42      	ldr	r3, [pc, #264]	; (80017e0 <MX_TIM1_Init+0x168>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016da:	4b41      	ldr	r3, [pc, #260]	; (80017e0 <MX_TIM1_Init+0x168>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016e0:	483f      	ldr	r0, [pc, #252]	; (80017e0 <MX_TIM1_Init+0x168>)
 80016e2:	f002 fc7d 	bl	8003fe0 <HAL_TIM_Base_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80016ec:	f000 fa20 	bl	8001b30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016f4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016f6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80016fa:	4619      	mov	r1, r3
 80016fc:	4838      	ldr	r0, [pc, #224]	; (80017e0 <MX_TIM1_Init+0x168>)
 80016fe:	f003 f823 	bl	8004748 <HAL_TIM_ConfigClockSource>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001708:	f000 fa12 	bl	8001b30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800170c:	4834      	ldr	r0, [pc, #208]	; (80017e0 <MX_TIM1_Init+0x168>)
 800170e:	f002 fd48 	bl	80041a2 <HAL_TIM_PWM_Init>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001718:	f000 fa0a 	bl	8001b30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171c:	2300      	movs	r3, #0
 800171e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001724:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001728:	4619      	mov	r1, r3
 800172a:	482d      	ldr	r0, [pc, #180]	; (80017e0 <MX_TIM1_Init+0x168>)
 800172c:	f003 fbd2 	bl	8004ed4 <HAL_TIMEx_MasterConfigSynchronization>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001736:	f000 f9fb 	bl	8001b30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800173a:	2360      	movs	r3, #96	; 0x60
 800173c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001742:	2300      	movs	r3, #0
 8001744:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001746:	2300      	movs	r3, #0
 8001748:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800174a:	2300      	movs	r3, #0
 800174c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800174e:	2300      	movs	r3, #0
 8001750:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001752:	2300      	movs	r3, #0
 8001754:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001756:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800175a:	2200      	movs	r2, #0
 800175c:	4619      	mov	r1, r3
 800175e:	4820      	ldr	r0, [pc, #128]	; (80017e0 <MX_TIM1_Init+0x168>)
 8001760:	f002 ff30 	bl	80045c4 <HAL_TIM_PWM_ConfigChannel>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800176a:	f000 f9e1 	bl	8001b30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800176e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001772:	2204      	movs	r2, #4
 8001774:	4619      	mov	r1, r3
 8001776:	481a      	ldr	r0, [pc, #104]	; (80017e0 <MX_TIM1_Init+0x168>)
 8001778:	f002 ff24 	bl	80045c4 <HAL_TIM_PWM_ConfigChannel>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001782:	f000 f9d5 	bl	8001b30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001786:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800178a:	2208      	movs	r2, #8
 800178c:	4619      	mov	r1, r3
 800178e:	4814      	ldr	r0, [pc, #80]	; (80017e0 <MX_TIM1_Init+0x168>)
 8001790:	f002 ff18 	bl	80045c4 <HAL_TIM_PWM_ConfigChannel>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 800179a:	f000 f9c9 	bl	8001b30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800179e:	2300      	movs	r3, #0
 80017a0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017ae:	2300      	movs	r3, #0
 80017b0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017b6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017b8:	2300      	movs	r3, #0
 80017ba:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017bc:	1d3b      	adds	r3, r7, #4
 80017be:	4619      	mov	r1, r3
 80017c0:	4807      	ldr	r0, [pc, #28]	; (80017e0 <MX_TIM1_Init+0x168>)
 80017c2:	f003 fbf5 	bl	8004fb0 <HAL_TIMEx_ConfigBreakDeadTime>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 80017cc:	f000 f9b0 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80017d0:	4803      	ldr	r0, [pc, #12]	; (80017e0 <MX_TIM1_Init+0x168>)
 80017d2:	f000 fbe9 	bl	8001fa8 <HAL_TIM_MspPostInit>

}
 80017d6:	bf00      	nop
 80017d8:	3758      	adds	r7, #88	; 0x58
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	200002a4 	.word	0x200002a4
 80017e4:	40010000 	.word	0x40010000

080017e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ee:	f107 0308 	add.w	r3, r7, #8
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	609a      	str	r2, [r3, #8]
 80017fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017fc:	463b      	mov	r3, r7
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001804:	4b1d      	ldr	r3, [pc, #116]	; (800187c <MX_TIM2_Init+0x94>)
 8001806:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800180a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 800180c:	4b1b      	ldr	r3, [pc, #108]	; (800187c <MX_TIM2_Init+0x94>)
 800180e:	f240 3247 	movw	r2, #839	; 0x347
 8001812:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001814:	4b19      	ldr	r3, [pc, #100]	; (800187c <MX_TIM2_Init+0x94>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1-1;
 800181a:	4b18      	ldr	r3, [pc, #96]	; (800187c <MX_TIM2_Init+0x94>)
 800181c:	2200      	movs	r2, #0
 800181e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001820:	4b16      	ldr	r3, [pc, #88]	; (800187c <MX_TIM2_Init+0x94>)
 8001822:	2200      	movs	r2, #0
 8001824:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001826:	4b15      	ldr	r3, [pc, #84]	; (800187c <MX_TIM2_Init+0x94>)
 8001828:	2200      	movs	r2, #0
 800182a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800182c:	4813      	ldr	r0, [pc, #76]	; (800187c <MX_TIM2_Init+0x94>)
 800182e:	f002 fbd7 	bl	8003fe0 <HAL_TIM_Base_Init>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001838:	f000 f97a 	bl	8001b30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800183c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001840:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001842:	f107 0308 	add.w	r3, r7, #8
 8001846:	4619      	mov	r1, r3
 8001848:	480c      	ldr	r0, [pc, #48]	; (800187c <MX_TIM2_Init+0x94>)
 800184a:	f002 ff7d 	bl	8004748 <HAL_TIM_ConfigClockSource>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001854:	f000 f96c 	bl	8001b30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001858:	2300      	movs	r3, #0
 800185a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800185c:	2300      	movs	r3, #0
 800185e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001860:	463b      	mov	r3, r7
 8001862:	4619      	mov	r1, r3
 8001864:	4805      	ldr	r0, [pc, #20]	; (800187c <MX_TIM2_Init+0x94>)
 8001866:	f003 fb35 	bl	8004ed4 <HAL_TIMEx_MasterConfigSynchronization>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001870:	f000 f95e 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001874:	bf00      	nop
 8001876:	3718      	adds	r7, #24
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	200002ec 	.word	0x200002ec

08001880 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001886:	f107 0308 	add.w	r3, r7, #8
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	609a      	str	r2, [r3, #8]
 8001892:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001894:	463b      	mov	r3, r7
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800189c:	4b1d      	ldr	r3, [pc, #116]	; (8001914 <MX_TIM3_Init+0x94>)
 800189e:	4a1e      	ldr	r2, [pc, #120]	; (8001918 <MX_TIM3_Init+0x98>)
 80018a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 80018a2:	4b1c      	ldr	r3, [pc, #112]	; (8001914 <MX_TIM3_Init+0x94>)
 80018a4:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80018a8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018aa:	4b1a      	ldr	r3, [pc, #104]	; (8001914 <MX_TIM3_Init+0x94>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80018b0:	4b18      	ldr	r3, [pc, #96]	; (8001914 <MX_TIM3_Init+0x94>)
 80018b2:	2263      	movs	r2, #99	; 0x63
 80018b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018b6:	4b17      	ldr	r3, [pc, #92]	; (8001914 <MX_TIM3_Init+0x94>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018bc:	4b15      	ldr	r3, [pc, #84]	; (8001914 <MX_TIM3_Init+0x94>)
 80018be:	2200      	movs	r2, #0
 80018c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018c2:	4814      	ldr	r0, [pc, #80]	; (8001914 <MX_TIM3_Init+0x94>)
 80018c4:	f002 fb8c 	bl	8003fe0 <HAL_TIM_Base_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80018ce:	f000 f92f 	bl	8001b30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018d8:	f107 0308 	add.w	r3, r7, #8
 80018dc:	4619      	mov	r1, r3
 80018de:	480d      	ldr	r0, [pc, #52]	; (8001914 <MX_TIM3_Init+0x94>)
 80018e0:	f002 ff32 	bl	8004748 <HAL_TIM_ConfigClockSource>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80018ea:	f000 f921 	bl	8001b30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ee:	2300      	movs	r3, #0
 80018f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018f2:	2300      	movs	r3, #0
 80018f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018f6:	463b      	mov	r3, r7
 80018f8:	4619      	mov	r1, r3
 80018fa:	4806      	ldr	r0, [pc, #24]	; (8001914 <MX_TIM3_Init+0x94>)
 80018fc:	f003 faea 	bl	8004ed4 <HAL_TIMEx_MasterConfigSynchronization>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001906:	f000 f913 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800190a:	bf00      	nop
 800190c:	3718      	adds	r7, #24
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20000334 	.word	0x20000334
 8001918:	40000400 	.word	0x40000400

0800191c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001920:	4b11      	ldr	r3, [pc, #68]	; (8001968 <MX_USART1_UART_Init+0x4c>)
 8001922:	4a12      	ldr	r2, [pc, #72]	; (800196c <MX_USART1_UART_Init+0x50>)
 8001924:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001926:	4b10      	ldr	r3, [pc, #64]	; (8001968 <MX_USART1_UART_Init+0x4c>)
 8001928:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800192c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800192e:	4b0e      	ldr	r3, [pc, #56]	; (8001968 <MX_USART1_UART_Init+0x4c>)
 8001930:	2200      	movs	r2, #0
 8001932:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001934:	4b0c      	ldr	r3, [pc, #48]	; (8001968 <MX_USART1_UART_Init+0x4c>)
 8001936:	2200      	movs	r2, #0
 8001938:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800193a:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <MX_USART1_UART_Init+0x4c>)
 800193c:	2200      	movs	r2, #0
 800193e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001940:	4b09      	ldr	r3, [pc, #36]	; (8001968 <MX_USART1_UART_Init+0x4c>)
 8001942:	220c      	movs	r2, #12
 8001944:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001946:	4b08      	ldr	r3, [pc, #32]	; (8001968 <MX_USART1_UART_Init+0x4c>)
 8001948:	2200      	movs	r2, #0
 800194a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800194c:	4b06      	ldr	r3, [pc, #24]	; (8001968 <MX_USART1_UART_Init+0x4c>)
 800194e:	2200      	movs	r2, #0
 8001950:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001952:	4805      	ldr	r0, [pc, #20]	; (8001968 <MX_USART1_UART_Init+0x4c>)
 8001954:	f003 fb92 	bl	800507c <HAL_UART_Init>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800195e:	f000 f8e7 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	2000037c 	.word	0x2000037c
 800196c:	40011000 	.word	0x40011000

08001970 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
 800197a:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <MX_DMA_Init+0x3c>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	4a0b      	ldr	r2, [pc, #44]	; (80019ac <MX_DMA_Init+0x3c>)
 8001980:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001984:	6313      	str	r3, [r2, #48]	; 0x30
 8001986:	4b09      	ldr	r3, [pc, #36]	; (80019ac <MX_DMA_Init+0x3c>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800198e:	607b      	str	r3, [r7, #4]
 8001990:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001992:	2200      	movs	r2, #0
 8001994:	2100      	movs	r1, #0
 8001996:	2038      	movs	r0, #56	; 0x38
 8001998:	f001 f979 	bl	8002c8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800199c:	2038      	movs	r0, #56	; 0x38
 800199e:	f001 f992 	bl	8002cc6 <HAL_NVIC_EnableIRQ>

}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40023800 	.word	0x40023800

080019b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	; 0x28
 80019b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b6:	f107 0314 	add.w	r3, r7, #20
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	605a      	str	r2, [r3, #4]
 80019c0:	609a      	str	r2, [r3, #8]
 80019c2:	60da      	str	r2, [r3, #12]
 80019c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	613b      	str	r3, [r7, #16]
 80019ca:	4b39      	ldr	r3, [pc, #228]	; (8001ab0 <MX_GPIO_Init+0x100>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	4a38      	ldr	r2, [pc, #224]	; (8001ab0 <MX_GPIO_Init+0x100>)
 80019d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019d4:	6313      	str	r3, [r2, #48]	; 0x30
 80019d6:	4b36      	ldr	r3, [pc, #216]	; (8001ab0 <MX_GPIO_Init+0x100>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	4b32      	ldr	r3, [pc, #200]	; (8001ab0 <MX_GPIO_Init+0x100>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	4a31      	ldr	r2, [pc, #196]	; (8001ab0 <MX_GPIO_Init+0x100>)
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	6313      	str	r3, [r2, #48]	; 0x30
 80019f2:	4b2f      	ldr	r3, [pc, #188]	; (8001ab0 <MX_GPIO_Init+0x100>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	60bb      	str	r3, [r7, #8]
 8001a02:	4b2b      	ldr	r3, [pc, #172]	; (8001ab0 <MX_GPIO_Init+0x100>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	4a2a      	ldr	r2, [pc, #168]	; (8001ab0 <MX_GPIO_Init+0x100>)
 8001a08:	f043 0304 	orr.w	r3, r3, #4
 8001a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0e:	4b28      	ldr	r3, [pc, #160]	; (8001ab0 <MX_GPIO_Init+0x100>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	f003 0304 	and.w	r3, r3, #4
 8001a16:	60bb      	str	r3, [r7, #8]
 8001a18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	607b      	str	r3, [r7, #4]
 8001a1e:	4b24      	ldr	r3, [pc, #144]	; (8001ab0 <MX_GPIO_Init+0x100>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	4a23      	ldr	r2, [pc, #140]	; (8001ab0 <MX_GPIO_Init+0x100>)
 8001a24:	f043 0302 	orr.w	r3, r3, #2
 8001a28:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2a:	4b21      	ldr	r3, [pc, #132]	; (8001ab0 <MX_GPIO_Init+0x100>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	607b      	str	r3, [r7, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 8001a36:	2200      	movs	r2, #0
 8001a38:	21a0      	movs	r1, #160	; 0xa0
 8001a3a:	481e      	ldr	r0, [pc, #120]	; (8001ab4 <MX_GPIO_Init+0x104>)
 8001a3c:	f001 fe5e 	bl	80036fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001a40:	2200      	movs	r2, #0
 8001a42:	2130      	movs	r1, #48	; 0x30
 8001a44:	481c      	ldr	r0, [pc, #112]	; (8001ab8 <MX_GPIO_Init+0x108>)
 8001a46:	f001 fe59 	bl	80036fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2101      	movs	r1, #1
 8001a4e:	481b      	ldr	r0, [pc, #108]	; (8001abc <MX_GPIO_Init+0x10c>)
 8001a50:	f001 fe54 	bl	80036fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a54:	23a0      	movs	r3, #160	; 0xa0
 8001a56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a60:	2300      	movs	r3, #0
 8001a62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4812      	ldr	r0, [pc, #72]	; (8001ab4 <MX_GPIO_Init+0x104>)
 8001a6c:	f001 fcc2 	bl	80033f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001a70:	2330      	movs	r3, #48	; 0x30
 8001a72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a74:	2301      	movs	r3, #1
 8001a76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	4619      	mov	r1, r3
 8001a86:	480c      	ldr	r0, [pc, #48]	; (8001ab8 <MX_GPIO_Init+0x108>)
 8001a88:	f001 fcb4 	bl	80033f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4806      	ldr	r0, [pc, #24]	; (8001abc <MX_GPIO_Init+0x10c>)
 8001aa4:	f001 fca6 	bl	80033f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001aa8:	bf00      	nop
 8001aaa:	3728      	adds	r7, #40	; 0x28
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40020000 	.word	0x40020000
 8001ab8:	40020800 	.word	0x40020800
 8001abc:	40020400 	.word	0x40020400

08001ac0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a14      	ldr	r2, [pc, #80]	; (8001b20 <HAL_UART_RxCpltCallback+0x60>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d112      	bne.n	8001af8 <HAL_UART_RxCpltCallback+0x38>
        // Process the received data here
        // ...
        if (UARTRecieveBuffer[UARTBufIterator - 1] == '\0') {
 8001ad2:	4b14      	ldr	r3, [pc, #80]	; (8001b24 <HAL_UART_RxCpltCallback+0x64>)
 8001ad4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ad8:	3b01      	subs	r3, #1
 8001ada:	4a13      	ldr	r2, [pc, #76]	; (8001b28 <HAL_UART_RxCpltCallback+0x68>)
 8001adc:	5cd3      	ldrb	r3, [r2, r3]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d10a      	bne.n	8001af8 <HAL_UART_RxCpltCallback+0x38>
            parseString(UARTRecieveBuffer);
 8001ae2:	4811      	ldr	r0, [pc, #68]	; (8001b28 <HAL_UART_RxCpltCallback+0x68>)
 8001ae4:	f7ff fa80 	bl	8000fe8 <parseString>
            memset(UARTRecieveBuffer, 0, sizeof(UARTRecieveBuffer));
 8001ae8:	220a      	movs	r2, #10
 8001aea:	2100      	movs	r1, #0
 8001aec:	480e      	ldr	r0, [pc, #56]	; (8001b28 <HAL_UART_RxCpltCallback+0x68>)
 8001aee:	f005 fb32 	bl	8007156 <memset>
            UARTBufIterator = 0;
 8001af2:	4b0c      	ldr	r3, [pc, #48]	; (8001b24 <HAL_UART_RxCpltCallback+0x64>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]
        }
        // Restart reception for the next byte
    }
    HAL_UART_Receive_IT(&huart1, (uint8_t *) &UARTRecieveBuffer[UARTBufIterator++], 1);
 8001af8:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <HAL_UART_RxCpltCallback+0x64>)
 8001afa:	f993 2000 	ldrsb.w	r2, [r3]
 8001afe:	b2d3      	uxtb	r3, r2
 8001b00:	3301      	adds	r3, #1
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	b259      	sxtb	r1, r3
 8001b06:	4b07      	ldr	r3, [pc, #28]	; (8001b24 <HAL_UART_RxCpltCallback+0x64>)
 8001b08:	7019      	strb	r1, [r3, #0]
 8001b0a:	4b07      	ldr	r3, [pc, #28]	; (8001b28 <HAL_UART_RxCpltCallback+0x68>)
 8001b0c:	4413      	add	r3, r2
 8001b0e:	2201      	movs	r2, #1
 8001b10:	4619      	mov	r1, r3
 8001b12:	4806      	ldr	r0, [pc, #24]	; (8001b2c <HAL_UART_RxCpltCallback+0x6c>)
 8001b14:	f003 fb91 	bl	800523a <HAL_UART_Receive_IT>

}
 8001b18:	bf00      	nop
 8001b1a:	3708      	adds	r7, #8
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40011000 	.word	0x40011000
 8001b24:	200003ca 	.word	0x200003ca
 8001b28:	200003c0 	.word	0x200003c0
 8001b2c:	2000037c 	.word	0x2000037c

08001b30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b34:	b672      	cpsid	i
}
 8001b36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001b38:	e7fe      	b.n	8001b38 <Error_Handler+0x8>
	...

08001b3c <LCD_setRST>:
/*
 * @brief Set functions for GPIO pins used
 * @param PORT: port of the pin used
 * @param PIN: pin of the pin used
 */
void LCD_setRST(GPIO_TypeDef* PORT, uint16_t PIN){
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	460b      	mov	r3, r1
 8001b46:	807b      	strh	r3, [r7, #2]
	lcd_gpio.RSTPORT = PORT;
 8001b48:	4a05      	ldr	r2, [pc, #20]	; (8001b60 <LCD_setRST+0x24>)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6013      	str	r3, [r2, #0]
	lcd_gpio.RSTPIN = PIN;
 8001b4e:	4a04      	ldr	r2, [pc, #16]	; (8001b60 <LCD_setRST+0x24>)
 8001b50:	887b      	ldrh	r3, [r7, #2]
 8001b52:	8093      	strh	r3, [r2, #4]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	200005c8 	.word	0x200005c8

08001b64 <LCD_setCE>:

void LCD_setCE(GPIO_TypeDef* PORT, uint16_t PIN){
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	807b      	strh	r3, [r7, #2]
	lcd_gpio.CEPORT = PORT;
 8001b70:	4a05      	ldr	r2, [pc, #20]	; (8001b88 <LCD_setCE+0x24>)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6093      	str	r3, [r2, #8]
	lcd_gpio.CEPIN = PIN;
 8001b76:	4a04      	ldr	r2, [pc, #16]	; (8001b88 <LCD_setCE+0x24>)
 8001b78:	887b      	ldrh	r3, [r7, #2]
 8001b7a:	8193      	strh	r3, [r2, #12]
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	200005c8 	.word	0x200005c8

08001b8c <LCD_setDC>:

void LCD_setDC(GPIO_TypeDef* PORT, uint16_t PIN){
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	460b      	mov	r3, r1
 8001b96:	807b      	strh	r3, [r7, #2]
	lcd_gpio.DCPORT = PORT;
 8001b98:	4a05      	ldr	r2, [pc, #20]	; (8001bb0 <LCD_setDC+0x24>)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6113      	str	r3, [r2, #16]
	lcd_gpio.DCPIN = PIN;
 8001b9e:	4a04      	ldr	r2, [pc, #16]	; (8001bb0 <LCD_setDC+0x24>)
 8001ba0:	887b      	ldrh	r3, [r7, #2]
 8001ba2:	8293      	strh	r3, [r2, #20]
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr
 8001bb0:	200005c8 	.word	0x200005c8

08001bb4 <LCD_setDIN>:
void LCD_setDIN(GPIO_TypeDef* PORT, uint16_t PIN){
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	807b      	strh	r3, [r7, #2]
	lcd_gpio.DINPORT = PORT;
 8001bc0:	4a05      	ldr	r2, [pc, #20]	; (8001bd8 <LCD_setDIN+0x24>)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6193      	str	r3, [r2, #24]
	lcd_gpio.DINPIN = PIN;
 8001bc6:	4a04      	ldr	r2, [pc, #16]	; (8001bd8 <LCD_setDIN+0x24>)
 8001bc8:	887b      	ldrh	r3, [r7, #2]
 8001bca:	8393      	strh	r3, [r2, #28]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	200005c8 	.word	0x200005c8

08001bdc <LCD_setCLK>:

void LCD_setCLK(GPIO_TypeDef* PORT, uint16_t PIN){
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	460b      	mov	r3, r1
 8001be6:	807b      	strh	r3, [r7, #2]
	lcd_gpio.CLKPORT = PORT;
 8001be8:	4a05      	ldr	r2, [pc, #20]	; (8001c00 <LCD_setCLK+0x24>)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6213      	str	r3, [r2, #32]
	lcd_gpio.CLKPIN = PIN;
 8001bee:	4a04      	ldr	r2, [pc, #16]	; (8001c00 <LCD_setCLK+0x24>)
 8001bf0:	887b      	ldrh	r3, [r7, #2]
 8001bf2:	8493      	strh	r3, [r2, #36]	; 0x24
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	200005c8 	.word	0x200005c8

08001c04 <LCD_send>:

/*
 * @brief Send information to the LCD using configured GPIOs
 * @param val: value to be sent
 */
void LCD_send(uint8_t val){
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
  uint8_t i;

  for(i = 0; i < 8; i++){
 8001c0e:	2300      	movs	r3, #0
 8001c10:	73fb      	strb	r3, [r7, #15]
 8001c12:	e026      	b.n	8001c62 <LCD_send+0x5e>
    HAL_GPIO_WritePin(lcd_gpio.DINPORT, lcd_gpio.DINPIN, !!(val & (1 << (7 - i))));
 8001c14:	4b17      	ldr	r3, [pc, #92]	; (8001c74 <LCD_send+0x70>)
 8001c16:	6998      	ldr	r0, [r3, #24]
 8001c18:	4b16      	ldr	r3, [pc, #88]	; (8001c74 <LCD_send+0x70>)
 8001c1a:	8b99      	ldrh	r1, [r3, #28]
 8001c1c:	79fa      	ldrb	r2, [r7, #7]
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
 8001c20:	f1c3 0307 	rsb	r3, r3, #7
 8001c24:	fa42 f303 	asr.w	r3, r2, r3
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	bf14      	ite	ne
 8001c30:	2301      	movne	r3, #1
 8001c32:	2300      	moveq	r3, #0
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	461a      	mov	r2, r3
 8001c38:	f001 fd60 	bl	80036fc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.CLKPORT, lcd_gpio.CLKPIN, GPIO_PIN_SET);
 8001c3c:	4b0d      	ldr	r3, [pc, #52]	; (8001c74 <LCD_send+0x70>)
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	4a0c      	ldr	r2, [pc, #48]	; (8001c74 <LCD_send+0x70>)
 8001c42:	8c91      	ldrh	r1, [r2, #36]	; 0x24
 8001c44:	2201      	movs	r2, #1
 8001c46:	4618      	mov	r0, r3
 8001c48:	f001 fd58 	bl	80036fc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.CLKPORT, lcd_gpio.CLKPIN, GPIO_PIN_RESET);
 8001c4c:	4b09      	ldr	r3, [pc, #36]	; (8001c74 <LCD_send+0x70>)
 8001c4e:	6a1b      	ldr	r3, [r3, #32]
 8001c50:	4a08      	ldr	r2, [pc, #32]	; (8001c74 <LCD_send+0x70>)
 8001c52:	8c91      	ldrh	r1, [r2, #36]	; 0x24
 8001c54:	2200      	movs	r2, #0
 8001c56:	4618      	mov	r0, r3
 8001c58:	f001 fd50 	bl	80036fc <HAL_GPIO_WritePin>
  for(i = 0; i < 8; i++){
 8001c5c:	7bfb      	ldrb	r3, [r7, #15]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	73fb      	strb	r3, [r7, #15]
 8001c62:	7bfb      	ldrb	r3, [r7, #15]
 8001c64:	2b07      	cmp	r3, #7
 8001c66:	d9d5      	bls.n	8001c14 <LCD_send+0x10>
  }
}
 8001c68:	bf00      	nop
 8001c6a:	bf00      	nop
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	200005c8 	.word	0x200005c8

08001c78 <LCD_write>:
/*
 * @brief Writes some data into the LCD
 * @param data: data to be written
 * @param mode: command or data
 */
void LCD_write(uint8_t data, uint8_t mode){
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	460a      	mov	r2, r1
 8001c82:	71fb      	strb	r3, [r7, #7]
 8001c84:	4613      	mov	r3, r2
 8001c86:	71bb      	strb	r3, [r7, #6]
  if(mode == LCD_COMMAND){
 8001c88:	79bb      	ldrb	r3, [r7, #6]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d11c      	bne.n	8001cc8 <LCD_write+0x50>
    HAL_GPIO_WritePin(lcd_gpio.DCPORT, lcd_gpio.DCPIN, GPIO_PIN_RESET);
 8001c8e:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <LCD_write+0x90>)
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	4a1d      	ldr	r2, [pc, #116]	; (8001d08 <LCD_write+0x90>)
 8001c94:	8a91      	ldrh	r1, [r2, #20]
 8001c96:	2200      	movs	r2, #0
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f001 fd2f 	bl	80036fc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_RESET);
 8001c9e:	4b1a      	ldr	r3, [pc, #104]	; (8001d08 <LCD_write+0x90>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	4a19      	ldr	r2, [pc, #100]	; (8001d08 <LCD_write+0x90>)
 8001ca4:	8991      	ldrh	r1, [r2, #12]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f001 fd27 	bl	80036fc <HAL_GPIO_WritePin>
    LCD_send(data);
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff ffa7 	bl	8001c04 <LCD_send>
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_SET);
 8001cb6:	4b14      	ldr	r3, [pc, #80]	; (8001d08 <LCD_write+0x90>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	4a13      	ldr	r2, [pc, #76]	; (8001d08 <LCD_write+0x90>)
 8001cbc:	8991      	ldrh	r1, [r2, #12]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f001 fd1b 	bl	80036fc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.DCPORT, lcd_gpio.DCPIN, GPIO_PIN_SET);
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_RESET);
    LCD_send(data);
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_SET);
  }
}
 8001cc6:	e01b      	b.n	8001d00 <LCD_write+0x88>
    HAL_GPIO_WritePin(lcd_gpio.DCPORT, lcd_gpio.DCPIN, GPIO_PIN_SET);
 8001cc8:	4b0f      	ldr	r3, [pc, #60]	; (8001d08 <LCD_write+0x90>)
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	4a0e      	ldr	r2, [pc, #56]	; (8001d08 <LCD_write+0x90>)
 8001cce:	8a91      	ldrh	r1, [r2, #20]
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f001 fd12 	bl	80036fc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_RESET);
 8001cd8:	4b0b      	ldr	r3, [pc, #44]	; (8001d08 <LCD_write+0x90>)
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	4a0a      	ldr	r2, [pc, #40]	; (8001d08 <LCD_write+0x90>)
 8001cde:	8991      	ldrh	r1, [r2, #12]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f001 fd0a 	bl	80036fc <HAL_GPIO_WritePin>
    LCD_send(data);
 8001ce8:	79fb      	ldrb	r3, [r7, #7]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff ff8a 	bl	8001c04 <LCD_send>
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_SET);
 8001cf0:	4b05      	ldr	r3, [pc, #20]	; (8001d08 <LCD_write+0x90>)
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	4a04      	ldr	r2, [pc, #16]	; (8001d08 <LCD_write+0x90>)
 8001cf6:	8991      	ldrh	r1, [r2, #12]
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f001 fcfe 	bl	80036fc <HAL_GPIO_WritePin>
}
 8001d00:	bf00      	nop
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	200005c8 	.word	0x200005c8

08001d0c <LCD_init>:

/*
 * @brief Initialize the LCD using predetermined values
 */
void LCD_init(){
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(lcd_gpio.RSTPORT, lcd_gpio.RSTPIN, GPIO_PIN_RESET);
 8001d10:	4b17      	ldr	r3, [pc, #92]	; (8001d70 <LCD_init+0x64>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a16      	ldr	r2, [pc, #88]	; (8001d70 <LCD_init+0x64>)
 8001d16:	8891      	ldrh	r1, [r2, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f001 fcee 	bl	80036fc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(lcd_gpio.RSTPORT, lcd_gpio.RSTPIN, GPIO_PIN_SET);
 8001d20:	4b13      	ldr	r3, [pc, #76]	; (8001d70 <LCD_init+0x64>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a12      	ldr	r2, [pc, #72]	; (8001d70 <LCD_init+0x64>)
 8001d26:	8891      	ldrh	r1, [r2, #4]
 8001d28:	2201      	movs	r2, #1
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f001 fce6 	bl	80036fc <HAL_GPIO_WritePin>
  LCD_write(0x21, LCD_COMMAND); //LCD extended commands.
 8001d30:	2100      	movs	r1, #0
 8001d32:	2021      	movs	r0, #33	; 0x21
 8001d34:	f7ff ffa0 	bl	8001c78 <LCD_write>
  LCD_write(0xB8, LCD_COMMAND); //set LCD Vop(Contrast).
 8001d38:	2100      	movs	r1, #0
 8001d3a:	20b8      	movs	r0, #184	; 0xb8
 8001d3c:	f7ff ff9c 	bl	8001c78 <LCD_write>
  LCD_write(0x04, LCD_COMMAND); //set temp coefficent.
 8001d40:	2100      	movs	r1, #0
 8001d42:	2004      	movs	r0, #4
 8001d44:	f7ff ff98 	bl	8001c78 <LCD_write>
  LCD_write(0x14, LCD_COMMAND); //LCD bias mode 1:40.
 8001d48:	2100      	movs	r1, #0
 8001d4a:	2014      	movs	r0, #20
 8001d4c:	f7ff ff94 	bl	8001c78 <LCD_write>
  LCD_write(0x20, LCD_COMMAND); //LCD basic commands.
 8001d50:	2100      	movs	r1, #0
 8001d52:	2020      	movs	r0, #32
 8001d54:	f7ff ff90 	bl	8001c78 <LCD_write>
  LCD_write(LCD_DISPLAY_NORMAL, LCD_COMMAND); //LCD normal.
 8001d58:	2100      	movs	r1, #0
 8001d5a:	200c      	movs	r0, #12
 8001d5c:	f7ff ff8c 	bl	8001c78 <LCD_write>
  LCD_clrScr();
 8001d60:	f000 f80a 	bl	8001d78 <LCD_clrScr>
  lcd.inverttext = false;
 8001d64:	4b03      	ldr	r3, [pc, #12]	; (8001d74 <LCD_init+0x68>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
}
 8001d6c:	bf00      	nop
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	200005c8 	.word	0x200005c8
 8001d74:	200003cc 	.word	0x200003cc

08001d78 <LCD_clrScr>:
}

/*
 * @brief Clear the screen
 */
void LCD_clrScr(){
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
  for(int i = 0; i < 504; i++){
 8001d7e:	2300      	movs	r3, #0
 8001d80:	607b      	str	r3, [r7, #4]
 8001d82:	e00b      	b.n	8001d9c <LCD_clrScr+0x24>
    LCD_write(0x00, LCD_DATA);
 8001d84:	2101      	movs	r1, #1
 8001d86:	2000      	movs	r0, #0
 8001d88:	f7ff ff76 	bl	8001c78 <LCD_write>
    lcd.buffer[i] = 0;
 8001d8c:	4a08      	ldr	r2, [pc, #32]	; (8001db0 <LCD_clrScr+0x38>)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4413      	add	r3, r2
 8001d92:	2200      	movs	r2, #0
 8001d94:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 504; i++){
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	607b      	str	r3, [r7, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8001da2:	dbef      	blt.n	8001d84 <LCD_clrScr+0xc>
  }
}
 8001da4:	bf00      	nop
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	200003cc 	.word	0x200003cc

08001db4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	607b      	str	r3, [r7, #4]
 8001dbe:	4b10      	ldr	r3, [pc, #64]	; (8001e00 <HAL_MspInit+0x4c>)
 8001dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc2:	4a0f      	ldr	r2, [pc, #60]	; (8001e00 <HAL_MspInit+0x4c>)
 8001dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dca:	4b0d      	ldr	r3, [pc, #52]	; (8001e00 <HAL_MspInit+0x4c>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dd2:	607b      	str	r3, [r7, #4]
 8001dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	603b      	str	r3, [r7, #0]
 8001dda:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <HAL_MspInit+0x4c>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dde:	4a08      	ldr	r2, [pc, #32]	; (8001e00 <HAL_MspInit+0x4c>)
 8001de0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001de4:	6413      	str	r3, [r2, #64]	; 0x40
 8001de6:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <HAL_MspInit+0x4c>)
 8001de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dee:	603b      	str	r3, [r7, #0]
 8001df0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001df2:	bf00      	nop
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	40023800 	.word	0x40023800

08001e04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08a      	sub	sp, #40	; 0x28
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 0314 	add.w	r3, r7, #20
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a2f      	ldr	r2, [pc, #188]	; (8001ee0 <HAL_ADC_MspInit+0xdc>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d157      	bne.n	8001ed6 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	4b2e      	ldr	r3, [pc, #184]	; (8001ee4 <HAL_ADC_MspInit+0xe0>)
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2e:	4a2d      	ldr	r2, [pc, #180]	; (8001ee4 <HAL_ADC_MspInit+0xe0>)
 8001e30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e34:	6453      	str	r3, [r2, #68]	; 0x44
 8001e36:	4b2b      	ldr	r3, [pc, #172]	; (8001ee4 <HAL_ADC_MspInit+0xe0>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	4b27      	ldr	r3, [pc, #156]	; (8001ee4 <HAL_ADC_MspInit+0xe0>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	4a26      	ldr	r2, [pc, #152]	; (8001ee4 <HAL_ADC_MspInit+0xe0>)
 8001e4c:	f043 0301 	orr.w	r3, r3, #1
 8001e50:	6313      	str	r3, [r2, #48]	; 0x30
 8001e52:	4b24      	ldr	r3, [pc, #144]	; (8001ee4 <HAL_ADC_MspInit+0xe0>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e62:	2303      	movs	r3, #3
 8001e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6a:	f107 0314 	add.w	r3, r7, #20
 8001e6e:	4619      	mov	r1, r3
 8001e70:	481d      	ldr	r0, [pc, #116]	; (8001ee8 <HAL_ADC_MspInit+0xe4>)
 8001e72:	f001 fabf 	bl	80033f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001e76:	4b1d      	ldr	r3, [pc, #116]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001e78:	4a1d      	ldr	r2, [pc, #116]	; (8001ef0 <HAL_ADC_MspInit+0xec>)
 8001e7a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001e7c:	4b1b      	ldr	r3, [pc, #108]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e82:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e88:	4b18      	ldr	r3, [pc, #96]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e8e:	4b17      	ldr	r3, [pc, #92]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001e90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e94:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e96:	4b15      	ldr	r3, [pc, #84]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001e98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e9c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e9e:	4b13      	ldr	r3, [pc, #76]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001ea0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ea4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001ea6:	4b11      	ldr	r3, [pc, #68]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001ea8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001eac:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001eae:	4b0f      	ldr	r3, [pc, #60]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001eb4:	4b0d      	ldr	r3, [pc, #52]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001eba:	480c      	ldr	r0, [pc, #48]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001ebc:	f000 ff1e 	bl	8002cfc <HAL_DMA_Init>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001ec6:	f7ff fe33 	bl	8001b30 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a07      	ldr	r2, [pc, #28]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001ece:	639a      	str	r2, [r3, #56]	; 0x38
 8001ed0:	4a06      	ldr	r2, [pc, #24]	; (8001eec <HAL_ADC_MspInit+0xe8>)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ed6:	bf00      	nop
 8001ed8:	3728      	adds	r7, #40	; 0x28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40012000 	.word	0x40012000
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	40020000 	.word	0x40020000
 8001eec:	20000244 	.word	0x20000244
 8001ef0:	40026410 	.word	0x40026410

08001ef4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a26      	ldr	r2, [pc, #152]	; (8001f9c <HAL_TIM_Base_MspInit+0xa8>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d10e      	bne.n	8001f24 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	617b      	str	r3, [r7, #20]
 8001f0a:	4b25      	ldr	r3, [pc, #148]	; (8001fa0 <HAL_TIM_Base_MspInit+0xac>)
 8001f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0e:	4a24      	ldr	r2, [pc, #144]	; (8001fa0 <HAL_TIM_Base_MspInit+0xac>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	6453      	str	r3, [r2, #68]	; 0x44
 8001f16:	4b22      	ldr	r3, [pc, #136]	; (8001fa0 <HAL_TIM_Base_MspInit+0xac>)
 8001f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f22:	e036      	b.n	8001f92 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM2)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f2c:	d116      	bne.n	8001f5c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	613b      	str	r3, [r7, #16]
 8001f32:	4b1b      	ldr	r3, [pc, #108]	; (8001fa0 <HAL_TIM_Base_MspInit+0xac>)
 8001f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f36:	4a1a      	ldr	r2, [pc, #104]	; (8001fa0 <HAL_TIM_Base_MspInit+0xac>)
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f3e:	4b18      	ldr	r3, [pc, #96]	; (8001fa0 <HAL_TIM_Base_MspInit+0xac>)
 8001f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	613b      	str	r3, [r7, #16]
 8001f48:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	201c      	movs	r0, #28
 8001f50:	f000 fe9d 	bl	8002c8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f54:	201c      	movs	r0, #28
 8001f56:	f000 feb6 	bl	8002cc6 <HAL_NVIC_EnableIRQ>
}
 8001f5a:	e01a      	b.n	8001f92 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a10      	ldr	r2, [pc, #64]	; (8001fa4 <HAL_TIM_Base_MspInit+0xb0>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d115      	bne.n	8001f92 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	4b0d      	ldr	r3, [pc, #52]	; (8001fa0 <HAL_TIM_Base_MspInit+0xac>)
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6e:	4a0c      	ldr	r2, [pc, #48]	; (8001fa0 <HAL_TIM_Base_MspInit+0xac>)
 8001f70:	f043 0302 	orr.w	r3, r3, #2
 8001f74:	6413      	str	r3, [r2, #64]	; 0x40
 8001f76:	4b0a      	ldr	r3, [pc, #40]	; (8001fa0 <HAL_TIM_Base_MspInit+0xac>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2100      	movs	r1, #0
 8001f86:	201d      	movs	r0, #29
 8001f88:	f000 fe81 	bl	8002c8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f8c:	201d      	movs	r0, #29
 8001f8e:	f000 fe9a 	bl	8002cc6 <HAL_NVIC_EnableIRQ>
}
 8001f92:	bf00      	nop
 8001f94:	3718      	adds	r7, #24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40010000 	.word	0x40010000
 8001fa0:	40023800 	.word	0x40023800
 8001fa4:	40000400 	.word	0x40000400

08001fa8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b088      	sub	sp, #32
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb0:	f107 030c 	add.w	r3, r7, #12
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a12      	ldr	r2, [pc, #72]	; (8002010 <HAL_TIM_MspPostInit+0x68>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d11e      	bne.n	8002008 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	4b11      	ldr	r3, [pc, #68]	; (8002014 <HAL_TIM_MspPostInit+0x6c>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	4a10      	ldr	r2, [pc, #64]	; (8002014 <HAL_TIM_MspPostInit+0x6c>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fda:	4b0e      	ldr	r3, [pc, #56]	; (8002014 <HAL_TIM_MspPostInit+0x6c>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	60bb      	str	r3, [r7, #8]
 8001fe4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001fe6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001fea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fec:	2302      	movs	r3, #2
 8001fee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffc:	f107 030c 	add.w	r3, r7, #12
 8002000:	4619      	mov	r1, r3
 8002002:	4805      	ldr	r0, [pc, #20]	; (8002018 <HAL_TIM_MspPostInit+0x70>)
 8002004:	f001 f9f6 	bl	80033f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002008:	bf00      	nop
 800200a:	3720      	adds	r7, #32
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40010000 	.word	0x40010000
 8002014:	40023800 	.word	0x40023800
 8002018:	40020000 	.word	0x40020000

0800201c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b08a      	sub	sp, #40	; 0x28
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002024:	f107 0314 	add.w	r3, r7, #20
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	605a      	str	r2, [r3, #4]
 800202e:	609a      	str	r2, [r3, #8]
 8002030:	60da      	str	r2, [r3, #12]
 8002032:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a1d      	ldr	r2, [pc, #116]	; (80020b0 <HAL_UART_MspInit+0x94>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d133      	bne.n	80020a6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	613b      	str	r3, [r7, #16]
 8002042:	4b1c      	ldr	r3, [pc, #112]	; (80020b4 <HAL_UART_MspInit+0x98>)
 8002044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002046:	4a1b      	ldr	r2, [pc, #108]	; (80020b4 <HAL_UART_MspInit+0x98>)
 8002048:	f043 0310 	orr.w	r3, r3, #16
 800204c:	6453      	str	r3, [r2, #68]	; 0x44
 800204e:	4b19      	ldr	r3, [pc, #100]	; (80020b4 <HAL_UART_MspInit+0x98>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002052:	f003 0310 	and.w	r3, r3, #16
 8002056:	613b      	str	r3, [r7, #16]
 8002058:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	4b15      	ldr	r3, [pc, #84]	; (80020b4 <HAL_UART_MspInit+0x98>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002062:	4a14      	ldr	r2, [pc, #80]	; (80020b4 <HAL_UART_MspInit+0x98>)
 8002064:	f043 0302 	orr.w	r3, r3, #2
 8002068:	6313      	str	r3, [r2, #48]	; 0x30
 800206a:	4b12      	ldr	r3, [pc, #72]	; (80020b4 <HAL_UART_MspInit+0x98>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002076:	23c0      	movs	r3, #192	; 0xc0
 8002078:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800207a:	2302      	movs	r3, #2
 800207c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207e:	2300      	movs	r3, #0
 8002080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002082:	2303      	movs	r3, #3
 8002084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002086:	2307      	movs	r3, #7
 8002088:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800208a:	f107 0314 	add.w	r3, r7, #20
 800208e:	4619      	mov	r1, r3
 8002090:	4809      	ldr	r0, [pc, #36]	; (80020b8 <HAL_UART_MspInit+0x9c>)
 8002092:	f001 f9af 	bl	80033f4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002096:	2200      	movs	r2, #0
 8002098:	2100      	movs	r1, #0
 800209a:	2025      	movs	r0, #37	; 0x25
 800209c:	f000 fdf7 	bl	8002c8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020a0:	2025      	movs	r0, #37	; 0x25
 80020a2:	f000 fe10 	bl	8002cc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80020a6:	bf00      	nop
 80020a8:	3728      	adds	r7, #40	; 0x28
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	40011000 	.word	0x40011000
 80020b4:	40023800 	.word	0x40023800
 80020b8:	40020400 	.word	0x40020400

080020bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1) {
 80020c0:	e7fe      	b.n	80020c0 <NMI_Handler+0x4>

080020c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020c2:	b480      	push	{r7}
 80020c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020c6:	e7fe      	b.n	80020c6 <HardFault_Handler+0x4>

080020c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020cc:	e7fe      	b.n	80020cc <MemManage_Handler+0x4>

080020ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020ce:	b480      	push	{r7}
 80020d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020d2:	e7fe      	b.n	80020d2 <BusFault_Handler+0x4>

080020d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020d8:	e7fe      	b.n	80020d8 <UsageFault_Handler+0x4>

080020da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020da:	b480      	push	{r7}
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020fa:	bf00      	nop
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002108:	f000 f98c 	bl	8002424 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}

08002110 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002114:	4802      	ldr	r0, [pc, #8]	; (8002120 <TIM2_IRQHandler+0x10>)
 8002116:	f002 f94d 	bl	80043b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	200002ec 	.word	0x200002ec

08002124 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
    switch (LedMode) {
 8002128:	4b08      	ldr	r3, [pc, #32]	; (800214c <TIM3_IRQHandler+0x28>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d002      	beq.n	8002136 <TIM3_IRQHandler+0x12>
 8002130:	2b01      	cmp	r3, #1
 8002132:	d003      	beq.n	800213c <TIM3_IRQHandler+0x18>
 8002134:	e005      	b.n	8002142 <TIM3_IRQHandler+0x1e>
        case 0:
            LED_pulseMode();
 8002136:	f7ff f84b 	bl	80011d0 <LED_pulseMode>
            break;
 800213a:	e002      	b.n	8002142 <TIM3_IRQHandler+0x1e>
        case 1:
            LED_continuousTransformationMode();
 800213c:	f7ff f8e8 	bl	8001310 <LED_continuousTransformationMode>
            break;
 8002140:	bf00      	nop
    }
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002142:	4803      	ldr	r0, [pc, #12]	; (8002150 <TIM3_IRQHandler+0x2c>)
 8002144:	f002 f936 	bl	80043b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002148:	bf00      	nop
 800214a:	bd80      	pop	{r7, pc}
 800214c:	200001f8 	.word	0x200001f8
 8002150:	20000334 	.word	0x20000334

08002154 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002158:	4802      	ldr	r0, [pc, #8]	; (8002164 <USART1_IRQHandler+0x10>)
 800215a:	f003 f89f 	bl	800529c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	2000037c 	.word	0x2000037c

08002168 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800216c:	4802      	ldr	r0, [pc, #8]	; (8002178 <DMA2_Stream0_IRQHandler+0x10>)
 800216e:	f000 ff05 	bl	8002f7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000244 	.word	0x20000244

0800217c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  return 1;
 8002180:	2301      	movs	r3, #1
}
 8002182:	4618      	mov	r0, r3
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <_kill>:

int _kill(int pid, int sig)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002196:	f005 f89b 	bl	80072d0 <__errno>
 800219a:	4603      	mov	r3, r0
 800219c:	2216      	movs	r2, #22
 800219e:	601a      	str	r2, [r3, #0]
  return -1;
 80021a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <_exit>:

void _exit (int status)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021b4:	f04f 31ff 	mov.w	r1, #4294967295
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f7ff ffe7 	bl	800218c <_kill>
  while (1) {}    /* Make sure we hang here */
 80021be:	e7fe      	b.n	80021be <_exit+0x12>

080021c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021cc:	2300      	movs	r3, #0
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	e00a      	b.n	80021e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021d2:	f3af 8000 	nop.w
 80021d6:	4601      	mov	r1, r0
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	1c5a      	adds	r2, r3, #1
 80021dc:	60ba      	str	r2, [r7, #8]
 80021de:	b2ca      	uxtb	r2, r1
 80021e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	3301      	adds	r3, #1
 80021e6:	617b      	str	r3, [r7, #20]
 80021e8:	697a      	ldr	r2, [r7, #20]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	dbf0      	blt.n	80021d2 <_read+0x12>
  }

  return len;
 80021f0:	687b      	ldr	r3, [r7, #4]
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3718      	adds	r7, #24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b086      	sub	sp, #24
 80021fe:	af00      	add	r7, sp, #0
 8002200:	60f8      	str	r0, [r7, #12]
 8002202:	60b9      	str	r1, [r7, #8]
 8002204:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	e009      	b.n	8002220 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	1c5a      	adds	r2, r3, #1
 8002210:	60ba      	str	r2, [r7, #8]
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	4618      	mov	r0, r3
 8002216:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	3301      	adds	r3, #1
 800221e:	617b      	str	r3, [r7, #20]
 8002220:	697a      	ldr	r2, [r7, #20]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	429a      	cmp	r2, r3
 8002226:	dbf1      	blt.n	800220c <_write+0x12>
  }
  return len;
 8002228:	687b      	ldr	r3, [r7, #4]
}
 800222a:	4618      	mov	r0, r3
 800222c:	3718      	adds	r7, #24
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}

08002232 <_close>:

int _close(int file)
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800223a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800223e:	4618      	mov	r0, r3
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800224a:	b480      	push	{r7}
 800224c:	b083      	sub	sp, #12
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
 8002252:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800225a:	605a      	str	r2, [r3, #4]
  return 0;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <_isatty>:

int _isatty(int file)
{
 800226a:	b480      	push	{r7}
 800226c:	b083      	sub	sp, #12
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002272:	2301      	movs	r3, #1
}
 8002274:	4618      	mov	r0, r3
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
	...

0800229c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022a4:	4a14      	ldr	r2, [pc, #80]	; (80022f8 <_sbrk+0x5c>)
 80022a6:	4b15      	ldr	r3, [pc, #84]	; (80022fc <_sbrk+0x60>)
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022b0:	4b13      	ldr	r3, [pc, #76]	; (8002300 <_sbrk+0x64>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d102      	bne.n	80022be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022b8:	4b11      	ldr	r3, [pc, #68]	; (8002300 <_sbrk+0x64>)
 80022ba:	4a12      	ldr	r2, [pc, #72]	; (8002304 <_sbrk+0x68>)
 80022bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022be:	4b10      	ldr	r3, [pc, #64]	; (8002300 <_sbrk+0x64>)
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4413      	add	r3, r2
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d207      	bcs.n	80022dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022cc:	f005 f800 	bl	80072d0 <__errno>
 80022d0:	4603      	mov	r3, r0
 80022d2:	220c      	movs	r2, #12
 80022d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022d6:	f04f 33ff 	mov.w	r3, #4294967295
 80022da:	e009      	b.n	80022f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022dc:	4b08      	ldr	r3, [pc, #32]	; (8002300 <_sbrk+0x64>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022e2:	4b07      	ldr	r3, [pc, #28]	; (8002300 <_sbrk+0x64>)
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4413      	add	r3, r2
 80022ea:	4a05      	ldr	r2, [pc, #20]	; (8002300 <_sbrk+0x64>)
 80022ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022ee:	68fb      	ldr	r3, [r7, #12]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	20018000 	.word	0x20018000
 80022fc:	00000400 	.word	0x00000400
 8002300:	200005f0 	.word	0x200005f0
 8002304:	20000748 	.word	0x20000748

08002308 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800230c:	4b06      	ldr	r3, [pc, #24]	; (8002328 <SystemInit+0x20>)
 800230e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002312:	4a05      	ldr	r2, [pc, #20]	; (8002328 <SystemInit+0x20>)
 8002314:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002318:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	e000ed00 	.word	0xe000ed00

0800232c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800232c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002364 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002330:	480d      	ldr	r0, [pc, #52]	; (8002368 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002332:	490e      	ldr	r1, [pc, #56]	; (800236c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002334:	4a0e      	ldr	r2, [pc, #56]	; (8002370 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002336:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002338:	e002      	b.n	8002340 <LoopCopyDataInit>

0800233a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800233a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800233c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800233e:	3304      	adds	r3, #4

08002340 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002340:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002342:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002344:	d3f9      	bcc.n	800233a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002346:	4a0b      	ldr	r2, [pc, #44]	; (8002374 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002348:	4c0b      	ldr	r4, [pc, #44]	; (8002378 <LoopFillZerobss+0x26>)
  movs r3, #0
 800234a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800234c:	e001      	b.n	8002352 <LoopFillZerobss>

0800234e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800234e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002350:	3204      	adds	r2, #4

08002352 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002352:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002354:	d3fb      	bcc.n	800234e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002356:	f7ff ffd7 	bl	8002308 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800235a:	f004 ffbf 	bl	80072dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800235e:	f7ff f85d 	bl	800141c <main>
  bx  lr    
 8002362:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002364:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800236c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002370:	08009518 	.word	0x08009518
  ldr r2, =_sbss
 8002374:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002378:	20000744 	.word	0x20000744

0800237c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800237c:	e7fe      	b.n	800237c <ADC_IRQHandler>
	...

08002380 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002384:	4b0e      	ldr	r3, [pc, #56]	; (80023c0 <HAL_Init+0x40>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a0d      	ldr	r2, [pc, #52]	; (80023c0 <HAL_Init+0x40>)
 800238a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800238e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002390:	4b0b      	ldr	r3, [pc, #44]	; (80023c0 <HAL_Init+0x40>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a0a      	ldr	r2, [pc, #40]	; (80023c0 <HAL_Init+0x40>)
 8002396:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800239a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800239c:	4b08      	ldr	r3, [pc, #32]	; (80023c0 <HAL_Init+0x40>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a07      	ldr	r2, [pc, #28]	; (80023c0 <HAL_Init+0x40>)
 80023a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023a8:	2003      	movs	r0, #3
 80023aa:	f000 fc65 	bl	8002c78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023ae:	200f      	movs	r0, #15
 80023b0:	f000 f808 	bl	80023c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023b4:	f7ff fcfe 	bl	8001db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	40023c00 	.word	0x40023c00

080023c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023cc:	4b12      	ldr	r3, [pc, #72]	; (8002418 <HAL_InitTick+0x54>)
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	4b12      	ldr	r3, [pc, #72]	; (800241c <HAL_InitTick+0x58>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	4619      	mov	r1, r3
 80023d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023da:	fbb3 f3f1 	udiv	r3, r3, r1
 80023de:	fbb2 f3f3 	udiv	r3, r2, r3
 80023e2:	4618      	mov	r0, r3
 80023e4:	f000 fc7d 	bl	8002ce2 <HAL_SYSTICK_Config>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e00e      	b.n	8002410 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b0f      	cmp	r3, #15
 80023f6:	d80a      	bhi.n	800240e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023f8:	2200      	movs	r2, #0
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002400:	f000 fc45 	bl	8002c8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002404:	4a06      	ldr	r2, [pc, #24]	; (8002420 <HAL_InitTick+0x5c>)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800240a:	2300      	movs	r3, #0
 800240c:	e000      	b.n	8002410 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
}
 8002410:	4618      	mov	r0, r3
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	20000000 	.word	0x20000000
 800241c:	20000008 	.word	0x20000008
 8002420:	20000004 	.word	0x20000004

08002424 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002428:	4b06      	ldr	r3, [pc, #24]	; (8002444 <HAL_IncTick+0x20>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	461a      	mov	r2, r3
 800242e:	4b06      	ldr	r3, [pc, #24]	; (8002448 <HAL_IncTick+0x24>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4413      	add	r3, r2
 8002434:	4a04      	ldr	r2, [pc, #16]	; (8002448 <HAL_IncTick+0x24>)
 8002436:	6013      	str	r3, [r2, #0]
}
 8002438:	bf00      	nop
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	20000008 	.word	0x20000008
 8002448:	200005f4 	.word	0x200005f4

0800244c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  return uwTick;
 8002450:	4b03      	ldr	r3, [pc, #12]	; (8002460 <HAL_GetTick+0x14>)
 8002452:	681b      	ldr	r3, [r3, #0]
}
 8002454:	4618      	mov	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	200005f4 	.word	0x200005f4

08002464 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800246c:	f7ff ffee 	bl	800244c <HAL_GetTick>
 8002470:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800247c:	d005      	beq.n	800248a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800247e:	4b0a      	ldr	r3, [pc, #40]	; (80024a8 <HAL_Delay+0x44>)
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	461a      	mov	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	4413      	add	r3, r2
 8002488:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800248a:	bf00      	nop
 800248c:	f7ff ffde 	bl	800244c <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	429a      	cmp	r2, r3
 800249a:	d8f7      	bhi.n	800248c <HAL_Delay+0x28>
  {
  }
}
 800249c:	bf00      	nop
 800249e:	bf00      	nop
 80024a0:	3710      	adds	r7, #16
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20000008 	.word	0x20000008

080024ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b4:	2300      	movs	r3, #0
 80024b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e033      	b.n	800252a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d109      	bne.n	80024de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7ff fc9a 	bl	8001e04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	f003 0310 	and.w	r3, r3, #16
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d118      	bne.n	800251c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80024f2:	f023 0302 	bic.w	r3, r3, #2
 80024f6:	f043 0202 	orr.w	r2, r3, #2
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 f9ee 	bl	80028e0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250e:	f023 0303 	bic.w	r3, r3, #3
 8002512:	f043 0201 	orr.w	r2, r3, #1
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	641a      	str	r2, [r3, #64]	; 0x40
 800251a:	e001      	b.n	8002520 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002528:	7bfb      	ldrb	r3, [r7, #15]
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
	...

08002534 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800253c:	2300      	movs	r3, #0
 800253e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002546:	2b01      	cmp	r3, #1
 8002548:	d101      	bne.n	800254e <HAL_ADC_Start+0x1a>
 800254a:	2302      	movs	r3, #2
 800254c:	e097      	b.n	800267e <HAL_ADC_Start+0x14a>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b01      	cmp	r3, #1
 8002562:	d018      	beq.n	8002596 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689a      	ldr	r2, [r3, #8]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f042 0201 	orr.w	r2, r2, #1
 8002572:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002574:	4b45      	ldr	r3, [pc, #276]	; (800268c <HAL_ADC_Start+0x158>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a45      	ldr	r2, [pc, #276]	; (8002690 <HAL_ADC_Start+0x15c>)
 800257a:	fba2 2303 	umull	r2, r3, r2, r3
 800257e:	0c9a      	lsrs	r2, r3, #18
 8002580:	4613      	mov	r3, r2
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	4413      	add	r3, r2
 8002586:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002588:	e002      	b.n	8002590 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	3b01      	subs	r3, #1
 800258e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f9      	bne.n	800258a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f003 0301 	and.w	r3, r3, #1
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d15f      	bne.n	8002664 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80025ac:	f023 0301 	bic.w	r3, r3, #1
 80025b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d007      	beq.n	80025d6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80025ce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025e2:	d106      	bne.n	80025f2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e8:	f023 0206 	bic.w	r2, r3, #6
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	645a      	str	r2, [r3, #68]	; 0x44
 80025f0:	e002      	b.n	80025f8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002600:	4b24      	ldr	r3, [pc, #144]	; (8002694 <HAL_ADC_Start+0x160>)
 8002602:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800260c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f003 031f 	and.w	r3, r3, #31
 8002616:	2b00      	cmp	r3, #0
 8002618:	d10f      	bne.n	800263a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d129      	bne.n	800267c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689a      	ldr	r2, [r3, #8]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	e020      	b.n	800267c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a16      	ldr	r2, [pc, #88]	; (8002698 <HAL_ADC_Start+0x164>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d11b      	bne.n	800267c <HAL_ADC_Start+0x148>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d114      	bne.n	800267c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002660:	609a      	str	r2, [r3, #8]
 8002662:	e00b      	b.n	800267c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002668:	f043 0210 	orr.w	r2, r3, #16
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002674:	f043 0201 	orr.w	r2, r3, #1
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	20000000 	.word	0x20000000
 8002690:	431bde83 	.word	0x431bde83
 8002694:	40012300 	.word	0x40012300
 8002698:	40012000 	.word	0x40012000

0800269c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026a6:	2300      	movs	r3, #0
 80026a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d101      	bne.n	80026b8 <HAL_ADC_ConfigChannel+0x1c>
 80026b4:	2302      	movs	r3, #2
 80026b6:	e105      	b.n	80028c4 <HAL_ADC_ConfigChannel+0x228>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2b09      	cmp	r3, #9
 80026c6:	d925      	bls.n	8002714 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68d9      	ldr	r1, [r3, #12]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	461a      	mov	r2, r3
 80026d6:	4613      	mov	r3, r2
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	4413      	add	r3, r2
 80026dc:	3b1e      	subs	r3, #30
 80026de:	2207      	movs	r2, #7
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	43da      	mvns	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	400a      	ands	r2, r1
 80026ec:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68d9      	ldr	r1, [r3, #12]
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	4618      	mov	r0, r3
 8002700:	4603      	mov	r3, r0
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	4403      	add	r3, r0
 8002706:	3b1e      	subs	r3, #30
 8002708:	409a      	lsls	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	430a      	orrs	r2, r1
 8002710:	60da      	str	r2, [r3, #12]
 8002712:	e022      	b.n	800275a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6919      	ldr	r1, [r3, #16]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	b29b      	uxth	r3, r3
 8002720:	461a      	mov	r2, r3
 8002722:	4613      	mov	r3, r2
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	4413      	add	r3, r2
 8002728:	2207      	movs	r2, #7
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	43da      	mvns	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	400a      	ands	r2, r1
 8002736:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	6919      	ldr	r1, [r3, #16]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	689a      	ldr	r2, [r3, #8]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	b29b      	uxth	r3, r3
 8002748:	4618      	mov	r0, r3
 800274a:	4603      	mov	r3, r0
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	4403      	add	r3, r0
 8002750:	409a      	lsls	r2, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	430a      	orrs	r2, r1
 8002758:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	2b06      	cmp	r3, #6
 8002760:	d824      	bhi.n	80027ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685a      	ldr	r2, [r3, #4]
 800276c:	4613      	mov	r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	4413      	add	r3, r2
 8002772:	3b05      	subs	r3, #5
 8002774:	221f      	movs	r2, #31
 8002776:	fa02 f303 	lsl.w	r3, r2, r3
 800277a:	43da      	mvns	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	400a      	ands	r2, r1
 8002782:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	b29b      	uxth	r3, r3
 8002790:	4618      	mov	r0, r3
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685a      	ldr	r2, [r3, #4]
 8002796:	4613      	mov	r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	4413      	add	r3, r2
 800279c:	3b05      	subs	r3, #5
 800279e:	fa00 f203 	lsl.w	r2, r0, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	430a      	orrs	r2, r1
 80027a8:	635a      	str	r2, [r3, #52]	; 0x34
 80027aa:	e04c      	b.n	8002846 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	2b0c      	cmp	r3, #12
 80027b2:	d824      	bhi.n	80027fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	4613      	mov	r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	4413      	add	r3, r2
 80027c4:	3b23      	subs	r3, #35	; 0x23
 80027c6:	221f      	movs	r2, #31
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	43da      	mvns	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	400a      	ands	r2, r1
 80027d4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	4618      	mov	r0, r3
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685a      	ldr	r2, [r3, #4]
 80027e8:	4613      	mov	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	4413      	add	r3, r2
 80027ee:	3b23      	subs	r3, #35	; 0x23
 80027f0:	fa00 f203 	lsl.w	r2, r0, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	430a      	orrs	r2, r1
 80027fa:	631a      	str	r2, [r3, #48]	; 0x30
 80027fc:	e023      	b.n	8002846 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685a      	ldr	r2, [r3, #4]
 8002808:	4613      	mov	r3, r2
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	4413      	add	r3, r2
 800280e:	3b41      	subs	r3, #65	; 0x41
 8002810:	221f      	movs	r2, #31
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	43da      	mvns	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	400a      	ands	r2, r1
 800281e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	b29b      	uxth	r3, r3
 800282c:	4618      	mov	r0, r3
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	4613      	mov	r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	4413      	add	r3, r2
 8002838:	3b41      	subs	r3, #65	; 0x41
 800283a:	fa00 f203 	lsl.w	r2, r0, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	430a      	orrs	r2, r1
 8002844:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002846:	4b22      	ldr	r3, [pc, #136]	; (80028d0 <HAL_ADC_ConfigChannel+0x234>)
 8002848:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a21      	ldr	r2, [pc, #132]	; (80028d4 <HAL_ADC_ConfigChannel+0x238>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d109      	bne.n	8002868 <HAL_ADC_ConfigChannel+0x1cc>
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2b12      	cmp	r3, #18
 800285a:	d105      	bne.n	8002868 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a19      	ldr	r2, [pc, #100]	; (80028d4 <HAL_ADC_ConfigChannel+0x238>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d123      	bne.n	80028ba <HAL_ADC_ConfigChannel+0x21e>
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2b10      	cmp	r3, #16
 8002878:	d003      	beq.n	8002882 <HAL_ADC_ConfigChannel+0x1e6>
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2b11      	cmp	r3, #17
 8002880:	d11b      	bne.n	80028ba <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2b10      	cmp	r3, #16
 8002894:	d111      	bne.n	80028ba <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002896:	4b10      	ldr	r3, [pc, #64]	; (80028d8 <HAL_ADC_ConfigChannel+0x23c>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a10      	ldr	r2, [pc, #64]	; (80028dc <HAL_ADC_ConfigChannel+0x240>)
 800289c:	fba2 2303 	umull	r2, r3, r2, r3
 80028a0:	0c9a      	lsrs	r2, r3, #18
 80028a2:	4613      	mov	r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	4413      	add	r3, r2
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028ac:	e002      	b.n	80028b4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	3b01      	subs	r3, #1
 80028b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1f9      	bne.n	80028ae <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr
 80028d0:	40012300 	.word	0x40012300
 80028d4:	40012000 	.word	0x40012000
 80028d8:	20000000 	.word	0x20000000
 80028dc:	431bde83 	.word	0x431bde83

080028e0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028e8:	4b79      	ldr	r3, [pc, #484]	; (8002ad0 <ADC_Init+0x1f0>)
 80028ea:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	685a      	ldr	r2, [r3, #4]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	431a      	orrs	r2, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002914:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	6859      	ldr	r1, [r3, #4]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	691b      	ldr	r3, [r3, #16]
 8002920:	021a      	lsls	r2, r3, #8
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	430a      	orrs	r2, r1
 8002928:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	685a      	ldr	r2, [r3, #4]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002938:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6859      	ldr	r1, [r3, #4]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	689a      	ldr	r2, [r3, #8]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	430a      	orrs	r2, r1
 800294a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800295a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6899      	ldr	r1, [r3, #8]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	68da      	ldr	r2, [r3, #12]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002972:	4a58      	ldr	r2, [pc, #352]	; (8002ad4 <ADC_Init+0x1f4>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d022      	beq.n	80029be <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689a      	ldr	r2, [r3, #8]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002986:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	6899      	ldr	r1, [r3, #8]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	430a      	orrs	r2, r1
 8002998:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	6899      	ldr	r1, [r3, #8]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	609a      	str	r2, [r3, #8]
 80029bc:	e00f      	b.n	80029de <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689a      	ldr	r2, [r3, #8]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029dc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f022 0202 	bic.w	r2, r2, #2
 80029ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6899      	ldr	r1, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	7e1b      	ldrb	r3, [r3, #24]
 80029f8:	005a      	lsls	r2, r3, #1
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	430a      	orrs	r2, r1
 8002a00:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d01b      	beq.n	8002a44 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a1a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	685a      	ldr	r2, [r3, #4]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a2a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6859      	ldr	r1, [r3, #4]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a36:	3b01      	subs	r3, #1
 8002a38:	035a      	lsls	r2, r3, #13
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	605a      	str	r2, [r3, #4]
 8002a42:	e007      	b.n	8002a54 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a52:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a62:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	69db      	ldr	r3, [r3, #28]
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	051a      	lsls	r2, r3, #20
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	430a      	orrs	r2, r1
 8002a78:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6899      	ldr	r1, [r3, #8]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a96:	025a      	lsls	r2, r3, #9
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689a      	ldr	r2, [r3, #8]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002aae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6899      	ldr	r1, [r3, #8]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	029a      	lsls	r2, r3, #10
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	609a      	str	r2, [r3, #8]
}
 8002ac4:	bf00      	nop
 8002ac6:	3714      	adds	r7, #20
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	40012300 	.word	0x40012300
 8002ad4:	0f000001 	.word	0x0f000001

08002ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ae8:	4b0c      	ldr	r3, [pc, #48]	; (8002b1c <__NVIC_SetPriorityGrouping+0x44>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002af4:	4013      	ands	r3, r2
 8002af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b0a:	4a04      	ldr	r2, [pc, #16]	; (8002b1c <__NVIC_SetPriorityGrouping+0x44>)
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	60d3      	str	r3, [r2, #12]
}
 8002b10:	bf00      	nop
 8002b12:	3714      	adds	r7, #20
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	e000ed00 	.word	0xe000ed00

08002b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b24:	4b04      	ldr	r3, [pc, #16]	; (8002b38 <__NVIC_GetPriorityGrouping+0x18>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	0a1b      	lsrs	r3, r3, #8
 8002b2a:	f003 0307 	and.w	r3, r3, #7
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	e000ed00 	.word	0xe000ed00

08002b3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	db0b      	blt.n	8002b66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b4e:	79fb      	ldrb	r3, [r7, #7]
 8002b50:	f003 021f 	and.w	r2, r3, #31
 8002b54:	4907      	ldr	r1, [pc, #28]	; (8002b74 <__NVIC_EnableIRQ+0x38>)
 8002b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5a:	095b      	lsrs	r3, r3, #5
 8002b5c:	2001      	movs	r0, #1
 8002b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	e000e100 	.word	0xe000e100

08002b78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	4603      	mov	r3, r0
 8002b80:	6039      	str	r1, [r7, #0]
 8002b82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	db0a      	blt.n	8002ba2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	b2da      	uxtb	r2, r3
 8002b90:	490c      	ldr	r1, [pc, #48]	; (8002bc4 <__NVIC_SetPriority+0x4c>)
 8002b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b96:	0112      	lsls	r2, r2, #4
 8002b98:	b2d2      	uxtb	r2, r2
 8002b9a:	440b      	add	r3, r1
 8002b9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ba0:	e00a      	b.n	8002bb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	b2da      	uxtb	r2, r3
 8002ba6:	4908      	ldr	r1, [pc, #32]	; (8002bc8 <__NVIC_SetPriority+0x50>)
 8002ba8:	79fb      	ldrb	r3, [r7, #7]
 8002baa:	f003 030f 	and.w	r3, r3, #15
 8002bae:	3b04      	subs	r3, #4
 8002bb0:	0112      	lsls	r2, r2, #4
 8002bb2:	b2d2      	uxtb	r2, r2
 8002bb4:	440b      	add	r3, r1
 8002bb6:	761a      	strb	r2, [r3, #24]
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr
 8002bc4:	e000e100 	.word	0xe000e100
 8002bc8:	e000ed00 	.word	0xe000ed00

08002bcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b089      	sub	sp, #36	; 0x24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f003 0307 	and.w	r3, r3, #7
 8002bde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	f1c3 0307 	rsb	r3, r3, #7
 8002be6:	2b04      	cmp	r3, #4
 8002be8:	bf28      	it	cs
 8002bea:	2304      	movcs	r3, #4
 8002bec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	3304      	adds	r3, #4
 8002bf2:	2b06      	cmp	r3, #6
 8002bf4:	d902      	bls.n	8002bfc <NVIC_EncodePriority+0x30>
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	3b03      	subs	r3, #3
 8002bfa:	e000      	b.n	8002bfe <NVIC_EncodePriority+0x32>
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c00:	f04f 32ff 	mov.w	r2, #4294967295
 8002c04:	69bb      	ldr	r3, [r7, #24]
 8002c06:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0a:	43da      	mvns	r2, r3
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	401a      	ands	r2, r3
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c14:	f04f 31ff 	mov.w	r1, #4294967295
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1e:	43d9      	mvns	r1, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c24:	4313      	orrs	r3, r2
         );
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3724      	adds	r7, #36	; 0x24
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
	...

08002c34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c44:	d301      	bcc.n	8002c4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c46:	2301      	movs	r3, #1
 8002c48:	e00f      	b.n	8002c6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c4a:	4a0a      	ldr	r2, [pc, #40]	; (8002c74 <SysTick_Config+0x40>)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c52:	210f      	movs	r1, #15
 8002c54:	f04f 30ff 	mov.w	r0, #4294967295
 8002c58:	f7ff ff8e 	bl	8002b78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c5c:	4b05      	ldr	r3, [pc, #20]	; (8002c74 <SysTick_Config+0x40>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c62:	4b04      	ldr	r3, [pc, #16]	; (8002c74 <SysTick_Config+0x40>)
 8002c64:	2207      	movs	r2, #7
 8002c66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	e000e010 	.word	0xe000e010

08002c78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	f7ff ff29 	bl	8002ad8 <__NVIC_SetPriorityGrouping>
}
 8002c86:	bf00      	nop
 8002c88:	3708      	adds	r7, #8
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b086      	sub	sp, #24
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	4603      	mov	r3, r0
 8002c96:	60b9      	str	r1, [r7, #8]
 8002c98:	607a      	str	r2, [r7, #4]
 8002c9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ca0:	f7ff ff3e 	bl	8002b20 <__NVIC_GetPriorityGrouping>
 8002ca4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	68b9      	ldr	r1, [r7, #8]
 8002caa:	6978      	ldr	r0, [r7, #20]
 8002cac:	f7ff ff8e 	bl	8002bcc <NVIC_EncodePriority>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cb6:	4611      	mov	r1, r2
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff ff5d 	bl	8002b78 <__NVIC_SetPriority>
}
 8002cbe:	bf00      	nop
 8002cc0:	3718      	adds	r7, #24
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b082      	sub	sp, #8
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	4603      	mov	r3, r0
 8002cce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7ff ff31 	bl	8002b3c <__NVIC_EnableIRQ>
}
 8002cda:	bf00      	nop
 8002cdc:	3708      	adds	r7, #8
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b082      	sub	sp, #8
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f7ff ffa2 	bl	8002c34 <SysTick_Config>
 8002cf0:	4603      	mov	r3, r0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d04:	2300      	movs	r3, #0
 8002d06:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d08:	f7ff fba0 	bl	800244c <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d101      	bne.n	8002d18 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e099      	b.n	8002e4c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f022 0201 	bic.w	r2, r2, #1
 8002d36:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d38:	e00f      	b.n	8002d5a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d3a:	f7ff fb87 	bl	800244c <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b05      	cmp	r3, #5
 8002d46:	d908      	bls.n	8002d5a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2203      	movs	r2, #3
 8002d52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e078      	b.n	8002e4c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1e8      	bne.n	8002d3a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	4b38      	ldr	r3, [pc, #224]	; (8002e54 <HAL_DMA_Init+0x158>)
 8002d74:	4013      	ands	r3, r2
 8002d76:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685a      	ldr	r2, [r3, #4]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d86:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	691b      	ldr	r3, [r3, #16]
 8002d8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a1b      	ldr	r3, [r3, #32]
 8002da4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002da6:	697a      	ldr	r2, [r7, #20]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db0:	2b04      	cmp	r3, #4
 8002db2:	d107      	bne.n	8002dc4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	697a      	ldr	r2, [r7, #20]
 8002dca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	f023 0307 	bic.w	r3, r3, #7
 8002dda:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d117      	bne.n	8002e1e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df2:	697a      	ldr	r2, [r7, #20]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00e      	beq.n	8002e1e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f000 fa7b 	bl	80032fc <DMA_CheckFifoParam>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d008      	beq.n	8002e1e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2240      	movs	r2, #64	; 0x40
 8002e10:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e016      	b.n	8002e4c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 fa32 	bl	8003290 <DMA_CalcBaseAndBitshift>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e34:	223f      	movs	r2, #63	; 0x3f
 8002e36:	409a      	lsls	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002e4a:	2300      	movs	r3, #0
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3718      	adds	r7, #24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	f010803f 	.word	0xf010803f

08002e58 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e64:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e66:	f7ff faf1 	bl	800244c <HAL_GetTick>
 8002e6a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d008      	beq.n	8002e8a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2280      	movs	r2, #128	; 0x80
 8002e7c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e052      	b.n	8002f30 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 0216 	bic.w	r2, r2, #22
 8002e98:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	695a      	ldr	r2, [r3, #20]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ea8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d103      	bne.n	8002eba <HAL_DMA_Abort+0x62>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d007      	beq.n	8002eca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f022 0208 	bic.w	r2, r2, #8
 8002ec8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 0201 	bic.w	r2, r2, #1
 8002ed8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002eda:	e013      	b.n	8002f04 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002edc:	f7ff fab6 	bl	800244c <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b05      	cmp	r3, #5
 8002ee8:	d90c      	bls.n	8002f04 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2220      	movs	r2, #32
 8002eee:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2203      	movs	r2, #3
 8002ef4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e015      	b.n	8002f30 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1e4      	bne.n	8002edc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f16:	223f      	movs	r2, #63	; 0x3f
 8002f18:	409a      	lsls	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002f2e:	2300      	movs	r3, #0
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3710      	adds	r7, #16
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d004      	beq.n	8002f56 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2280      	movs	r2, #128	; 0x80
 8002f50:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e00c      	b.n	8002f70 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2205      	movs	r2, #5
 8002f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 0201 	bic.w	r2, r2, #1
 8002f6c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f84:	2300      	movs	r3, #0
 8002f86:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f88:	4b8e      	ldr	r3, [pc, #568]	; (80031c4 <HAL_DMA_IRQHandler+0x248>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a8e      	ldr	r2, [pc, #568]	; (80031c8 <HAL_DMA_IRQHandler+0x24c>)
 8002f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f92:	0a9b      	lsrs	r3, r3, #10
 8002f94:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f9a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fa6:	2208      	movs	r2, #8
 8002fa8:	409a      	lsls	r2, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d01a      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0304 	and.w	r3, r3, #4
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d013      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 0204 	bic.w	r2, r2, #4
 8002fce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fd4:	2208      	movs	r2, #8
 8002fd6:	409a      	lsls	r2, r3
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fe0:	f043 0201 	orr.w	r2, r3, #1
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fec:	2201      	movs	r2, #1
 8002fee:	409a      	lsls	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d012      	beq.n	800301e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	695b      	ldr	r3, [r3, #20]
 8002ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00b      	beq.n	800301e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800300a:	2201      	movs	r2, #1
 800300c:	409a      	lsls	r2, r3
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003016:	f043 0202 	orr.w	r2, r3, #2
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003022:	2204      	movs	r2, #4
 8003024:	409a      	lsls	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	4013      	ands	r3, r2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d012      	beq.n	8003054 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0302 	and.w	r3, r3, #2
 8003038:	2b00      	cmp	r3, #0
 800303a:	d00b      	beq.n	8003054 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003040:	2204      	movs	r2, #4
 8003042:	409a      	lsls	r2, r3
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800304c:	f043 0204 	orr.w	r2, r3, #4
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003058:	2210      	movs	r2, #16
 800305a:	409a      	lsls	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4013      	ands	r3, r2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d043      	beq.n	80030ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	2b00      	cmp	r3, #0
 8003070:	d03c      	beq.n	80030ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003076:	2210      	movs	r2, #16
 8003078:	409a      	lsls	r2, r3
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d018      	beq.n	80030be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d108      	bne.n	80030ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d024      	beq.n	80030ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	4798      	blx	r3
 80030aa:	e01f      	b.n	80030ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d01b      	beq.n	80030ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	4798      	blx	r3
 80030bc:	e016      	b.n	80030ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d107      	bne.n	80030dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 0208 	bic.w	r2, r2, #8
 80030da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d003      	beq.n	80030ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030f0:	2220      	movs	r2, #32
 80030f2:	409a      	lsls	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4013      	ands	r3, r2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	f000 808f 	beq.w	800321c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0310 	and.w	r3, r3, #16
 8003108:	2b00      	cmp	r3, #0
 800310a:	f000 8087 	beq.w	800321c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003112:	2220      	movs	r2, #32
 8003114:	409a      	lsls	r2, r3
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b05      	cmp	r3, #5
 8003124:	d136      	bne.n	8003194 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f022 0216 	bic.w	r2, r2, #22
 8003134:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	695a      	ldr	r2, [r3, #20]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003144:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	2b00      	cmp	r3, #0
 800314c:	d103      	bne.n	8003156 <HAL_DMA_IRQHandler+0x1da>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003152:	2b00      	cmp	r3, #0
 8003154:	d007      	beq.n	8003166 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 0208 	bic.w	r2, r2, #8
 8003164:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316a:	223f      	movs	r2, #63	; 0x3f
 800316c:	409a      	lsls	r2, r3
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2201      	movs	r2, #1
 8003176:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003186:	2b00      	cmp	r3, #0
 8003188:	d07e      	beq.n	8003288 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	4798      	blx	r3
        }
        return;
 8003192:	e079      	b.n	8003288 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d01d      	beq.n	80031de <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d10d      	bne.n	80031cc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d031      	beq.n	800321c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	4798      	blx	r3
 80031c0:	e02c      	b.n	800321c <HAL_DMA_IRQHandler+0x2a0>
 80031c2:	bf00      	nop
 80031c4:	20000000 	.word	0x20000000
 80031c8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d023      	beq.n	800321c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	4798      	blx	r3
 80031dc:	e01e      	b.n	800321c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d10f      	bne.n	800320c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f022 0210 	bic.w	r2, r2, #16
 80031fa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003210:	2b00      	cmp	r3, #0
 8003212:	d003      	beq.n	800321c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003220:	2b00      	cmp	r3, #0
 8003222:	d032      	beq.n	800328a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	2b00      	cmp	r3, #0
 800322e:	d022      	beq.n	8003276 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2205      	movs	r2, #5
 8003234:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 0201 	bic.w	r2, r2, #1
 8003246:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	3301      	adds	r3, #1
 800324c:	60bb      	str	r3, [r7, #8]
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	429a      	cmp	r2, r3
 8003252:	d307      	bcc.n	8003264 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1f2      	bne.n	8003248 <HAL_DMA_IRQHandler+0x2cc>
 8003262:	e000      	b.n	8003266 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003264:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800327a:	2b00      	cmp	r3, #0
 800327c:	d005      	beq.n	800328a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	4798      	blx	r3
 8003286:	e000      	b.n	800328a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003288:	bf00      	nop
    }
  }
}
 800328a:	3718      	adds	r7, #24
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}

08003290 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	b2db      	uxtb	r3, r3
 800329e:	3b10      	subs	r3, #16
 80032a0:	4a14      	ldr	r2, [pc, #80]	; (80032f4 <DMA_CalcBaseAndBitshift+0x64>)
 80032a2:	fba2 2303 	umull	r2, r3, r2, r3
 80032a6:	091b      	lsrs	r3, r3, #4
 80032a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032aa:	4a13      	ldr	r2, [pc, #76]	; (80032f8 <DMA_CalcBaseAndBitshift+0x68>)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	4413      	add	r3, r2
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	461a      	mov	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2b03      	cmp	r3, #3
 80032bc:	d909      	bls.n	80032d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80032c6:	f023 0303 	bic.w	r3, r3, #3
 80032ca:	1d1a      	adds	r2, r3, #4
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	659a      	str	r2, [r3, #88]	; 0x58
 80032d0:	e007      	b.n	80032e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80032da:	f023 0303 	bic.w	r3, r3, #3
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	aaaaaaab 	.word	0xaaaaaaab
 80032f8:	080090f0 	.word	0x080090f0

080032fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003304:	2300      	movs	r3, #0
 8003306:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d11f      	bne.n	8003356 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	2b03      	cmp	r3, #3
 800331a:	d856      	bhi.n	80033ca <DMA_CheckFifoParam+0xce>
 800331c:	a201      	add	r2, pc, #4	; (adr r2, 8003324 <DMA_CheckFifoParam+0x28>)
 800331e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003322:	bf00      	nop
 8003324:	08003335 	.word	0x08003335
 8003328:	08003347 	.word	0x08003347
 800332c:	08003335 	.word	0x08003335
 8003330:	080033cb 	.word	0x080033cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003338:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d046      	beq.n	80033ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003344:	e043      	b.n	80033ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800334e:	d140      	bne.n	80033d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003354:	e03d      	b.n	80033d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800335e:	d121      	bne.n	80033a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	2b03      	cmp	r3, #3
 8003364:	d837      	bhi.n	80033d6 <DMA_CheckFifoParam+0xda>
 8003366:	a201      	add	r2, pc, #4	; (adr r2, 800336c <DMA_CheckFifoParam+0x70>)
 8003368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800336c:	0800337d 	.word	0x0800337d
 8003370:	08003383 	.word	0x08003383
 8003374:	0800337d 	.word	0x0800337d
 8003378:	08003395 	.word	0x08003395
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	73fb      	strb	r3, [r7, #15]
      break;
 8003380:	e030      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003386:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d025      	beq.n	80033da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003392:	e022      	b.n	80033da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003398:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800339c:	d11f      	bne.n	80033de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80033a2:	e01c      	b.n	80033de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d903      	bls.n	80033b2 <DMA_CheckFifoParam+0xb6>
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	2b03      	cmp	r3, #3
 80033ae:	d003      	beq.n	80033b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033b0:	e018      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	73fb      	strb	r3, [r7, #15]
      break;
 80033b6:	e015      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00e      	beq.n	80033e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	73fb      	strb	r3, [r7, #15]
      break;
 80033c8:	e00b      	b.n	80033e2 <DMA_CheckFifoParam+0xe6>
      break;
 80033ca:	bf00      	nop
 80033cc:	e00a      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      break;
 80033ce:	bf00      	nop
 80033d0:	e008      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      break;
 80033d2:	bf00      	nop
 80033d4:	e006      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      break;
 80033d6:	bf00      	nop
 80033d8:	e004      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      break;
 80033da:	bf00      	nop
 80033dc:	e002      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80033de:	bf00      	nop
 80033e0:	e000      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      break;
 80033e2:	bf00      	nop
    }
  } 
  
  return status; 
 80033e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3714      	adds	r7, #20
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop

080033f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b089      	sub	sp, #36	; 0x24
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033fe:	2300      	movs	r3, #0
 8003400:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003402:	2300      	movs	r3, #0
 8003404:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003406:	2300      	movs	r3, #0
 8003408:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800340a:	2300      	movs	r3, #0
 800340c:	61fb      	str	r3, [r7, #28]
 800340e:	e159      	b.n	80036c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003410:	2201      	movs	r2, #1
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	697a      	ldr	r2, [r7, #20]
 8003420:	4013      	ands	r3, r2
 8003422:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	429a      	cmp	r2, r3
 800342a:	f040 8148 	bne.w	80036be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f003 0303 	and.w	r3, r3, #3
 8003436:	2b01      	cmp	r3, #1
 8003438:	d005      	beq.n	8003446 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003442:	2b02      	cmp	r3, #2
 8003444:	d130      	bne.n	80034a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	2203      	movs	r2, #3
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	43db      	mvns	r3, r3
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	4013      	ands	r3, r2
 800345c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	68da      	ldr	r2, [r3, #12]
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	fa02 f303 	lsl.w	r3, r2, r3
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	4313      	orrs	r3, r2
 800346e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800347c:	2201      	movs	r2, #1
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	43db      	mvns	r3, r3
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	4013      	ands	r3, r2
 800348a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	091b      	lsrs	r3, r3, #4
 8003492:	f003 0201 	and.w	r2, r3, #1
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	4313      	orrs	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f003 0303 	and.w	r3, r3, #3
 80034b0:	2b03      	cmp	r3, #3
 80034b2:	d017      	beq.n	80034e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	2203      	movs	r2, #3
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	43db      	mvns	r3, r3
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	4013      	ands	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f003 0303 	and.w	r3, r3, #3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d123      	bne.n	8003538 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	08da      	lsrs	r2, r3, #3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3208      	adds	r2, #8
 80034f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	220f      	movs	r2, #15
 8003508:	fa02 f303 	lsl.w	r3, r2, r3
 800350c:	43db      	mvns	r3, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4013      	ands	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	691a      	ldr	r2, [r3, #16]
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	f003 0307 	and.w	r3, r3, #7
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	fa02 f303 	lsl.w	r3, r2, r3
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	4313      	orrs	r3, r2
 8003528:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	08da      	lsrs	r2, r3, #3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	3208      	adds	r2, #8
 8003532:	69b9      	ldr	r1, [r7, #24]
 8003534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	2203      	movs	r2, #3
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	43db      	mvns	r3, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4013      	ands	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f003 0203 	and.w	r2, r3, #3
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	fa02 f303 	lsl.w	r3, r2, r3
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	4313      	orrs	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003574:	2b00      	cmp	r3, #0
 8003576:	f000 80a2 	beq.w	80036be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800357a:	2300      	movs	r3, #0
 800357c:	60fb      	str	r3, [r7, #12]
 800357e:	4b57      	ldr	r3, [pc, #348]	; (80036dc <HAL_GPIO_Init+0x2e8>)
 8003580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003582:	4a56      	ldr	r2, [pc, #344]	; (80036dc <HAL_GPIO_Init+0x2e8>)
 8003584:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003588:	6453      	str	r3, [r2, #68]	; 0x44
 800358a:	4b54      	ldr	r3, [pc, #336]	; (80036dc <HAL_GPIO_Init+0x2e8>)
 800358c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003592:	60fb      	str	r3, [r7, #12]
 8003594:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003596:	4a52      	ldr	r2, [pc, #328]	; (80036e0 <HAL_GPIO_Init+0x2ec>)
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	089b      	lsrs	r3, r3, #2
 800359c:	3302      	adds	r3, #2
 800359e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	f003 0303 	and.w	r3, r3, #3
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	220f      	movs	r2, #15
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	43db      	mvns	r3, r3
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	4013      	ands	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a49      	ldr	r2, [pc, #292]	; (80036e4 <HAL_GPIO_Init+0x2f0>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d019      	beq.n	80035f6 <HAL_GPIO_Init+0x202>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a48      	ldr	r2, [pc, #288]	; (80036e8 <HAL_GPIO_Init+0x2f4>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d013      	beq.n	80035f2 <HAL_GPIO_Init+0x1fe>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a47      	ldr	r2, [pc, #284]	; (80036ec <HAL_GPIO_Init+0x2f8>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d00d      	beq.n	80035ee <HAL_GPIO_Init+0x1fa>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a46      	ldr	r2, [pc, #280]	; (80036f0 <HAL_GPIO_Init+0x2fc>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d007      	beq.n	80035ea <HAL_GPIO_Init+0x1f6>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a45      	ldr	r2, [pc, #276]	; (80036f4 <HAL_GPIO_Init+0x300>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d101      	bne.n	80035e6 <HAL_GPIO_Init+0x1f2>
 80035e2:	2304      	movs	r3, #4
 80035e4:	e008      	b.n	80035f8 <HAL_GPIO_Init+0x204>
 80035e6:	2307      	movs	r3, #7
 80035e8:	e006      	b.n	80035f8 <HAL_GPIO_Init+0x204>
 80035ea:	2303      	movs	r3, #3
 80035ec:	e004      	b.n	80035f8 <HAL_GPIO_Init+0x204>
 80035ee:	2302      	movs	r3, #2
 80035f0:	e002      	b.n	80035f8 <HAL_GPIO_Init+0x204>
 80035f2:	2301      	movs	r3, #1
 80035f4:	e000      	b.n	80035f8 <HAL_GPIO_Init+0x204>
 80035f6:	2300      	movs	r3, #0
 80035f8:	69fa      	ldr	r2, [r7, #28]
 80035fa:	f002 0203 	and.w	r2, r2, #3
 80035fe:	0092      	lsls	r2, r2, #2
 8003600:	4093      	lsls	r3, r2
 8003602:	69ba      	ldr	r2, [r7, #24]
 8003604:	4313      	orrs	r3, r2
 8003606:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003608:	4935      	ldr	r1, [pc, #212]	; (80036e0 <HAL_GPIO_Init+0x2ec>)
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	089b      	lsrs	r3, r3, #2
 800360e:	3302      	adds	r3, #2
 8003610:	69ba      	ldr	r2, [r7, #24]
 8003612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003616:	4b38      	ldr	r3, [pc, #224]	; (80036f8 <HAL_GPIO_Init+0x304>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	43db      	mvns	r3, r3
 8003620:	69ba      	ldr	r2, [r7, #24]
 8003622:	4013      	ands	r3, r2
 8003624:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d003      	beq.n	800363a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003632:	69ba      	ldr	r2, [r7, #24]
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	4313      	orrs	r3, r2
 8003638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800363a:	4a2f      	ldr	r2, [pc, #188]	; (80036f8 <HAL_GPIO_Init+0x304>)
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003640:	4b2d      	ldr	r3, [pc, #180]	; (80036f8 <HAL_GPIO_Init+0x304>)
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	43db      	mvns	r3, r3
 800364a:	69ba      	ldr	r2, [r7, #24]
 800364c:	4013      	ands	r3, r2
 800364e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d003      	beq.n	8003664 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800365c:	69ba      	ldr	r2, [r7, #24]
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	4313      	orrs	r3, r2
 8003662:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003664:	4a24      	ldr	r2, [pc, #144]	; (80036f8 <HAL_GPIO_Init+0x304>)
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800366a:	4b23      	ldr	r3, [pc, #140]	; (80036f8 <HAL_GPIO_Init+0x304>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	43db      	mvns	r3, r3
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4013      	ands	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	4313      	orrs	r3, r2
 800368c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800368e:	4a1a      	ldr	r2, [pc, #104]	; (80036f8 <HAL_GPIO_Init+0x304>)
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003694:	4b18      	ldr	r3, [pc, #96]	; (80036f8 <HAL_GPIO_Init+0x304>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	43db      	mvns	r3, r3
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	4013      	ands	r3, r2
 80036a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d003      	beq.n	80036b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036b8:	4a0f      	ldr	r2, [pc, #60]	; (80036f8 <HAL_GPIO_Init+0x304>)
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	3301      	adds	r3, #1
 80036c2:	61fb      	str	r3, [r7, #28]
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	2b0f      	cmp	r3, #15
 80036c8:	f67f aea2 	bls.w	8003410 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036cc:	bf00      	nop
 80036ce:	bf00      	nop
 80036d0:	3724      	adds	r7, #36	; 0x24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	40023800 	.word	0x40023800
 80036e0:	40013800 	.word	0x40013800
 80036e4:	40020000 	.word	0x40020000
 80036e8:	40020400 	.word	0x40020400
 80036ec:	40020800 	.word	0x40020800
 80036f0:	40020c00 	.word	0x40020c00
 80036f4:	40021000 	.word	0x40021000
 80036f8:	40013c00 	.word	0x40013c00

080036fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	807b      	strh	r3, [r7, #2]
 8003708:	4613      	mov	r3, r2
 800370a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800370c:	787b      	ldrb	r3, [r7, #1]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003712:	887a      	ldrh	r2, [r7, #2]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003718:	e003      	b.n	8003722 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800371a:	887b      	ldrh	r3, [r7, #2]
 800371c:	041a      	lsls	r2, r3, #16
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	619a      	str	r2, [r3, #24]
}
 8003722:	bf00      	nop
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
	...

08003730 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b086      	sub	sp, #24
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e267      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	2b00      	cmp	r3, #0
 800374c:	d075      	beq.n	800383a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800374e:	4b88      	ldr	r3, [pc, #544]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 030c 	and.w	r3, r3, #12
 8003756:	2b04      	cmp	r3, #4
 8003758:	d00c      	beq.n	8003774 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800375a:	4b85      	ldr	r3, [pc, #532]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003762:	2b08      	cmp	r3, #8
 8003764:	d112      	bne.n	800378c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003766:	4b82      	ldr	r3, [pc, #520]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800376e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003772:	d10b      	bne.n	800378c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003774:	4b7e      	ldr	r3, [pc, #504]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d05b      	beq.n	8003838 <HAL_RCC_OscConfig+0x108>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d157      	bne.n	8003838 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e242      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003794:	d106      	bne.n	80037a4 <HAL_RCC_OscConfig+0x74>
 8003796:	4b76      	ldr	r3, [pc, #472]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a75      	ldr	r2, [pc, #468]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 800379c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037a0:	6013      	str	r3, [r2, #0]
 80037a2:	e01d      	b.n	80037e0 <HAL_RCC_OscConfig+0xb0>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037ac:	d10c      	bne.n	80037c8 <HAL_RCC_OscConfig+0x98>
 80037ae:	4b70      	ldr	r3, [pc, #448]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a6f      	ldr	r2, [pc, #444]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 80037b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037b8:	6013      	str	r3, [r2, #0]
 80037ba:	4b6d      	ldr	r3, [pc, #436]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a6c      	ldr	r2, [pc, #432]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 80037c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037c4:	6013      	str	r3, [r2, #0]
 80037c6:	e00b      	b.n	80037e0 <HAL_RCC_OscConfig+0xb0>
 80037c8:	4b69      	ldr	r3, [pc, #420]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a68      	ldr	r2, [pc, #416]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 80037ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037d2:	6013      	str	r3, [r2, #0]
 80037d4:	4b66      	ldr	r3, [pc, #408]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a65      	ldr	r2, [pc, #404]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 80037da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d013      	beq.n	8003810 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e8:	f7fe fe30 	bl	800244c <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037f0:	f7fe fe2c 	bl	800244c <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b64      	cmp	r3, #100	; 0x64
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e207      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003802:	4b5b      	ldr	r3, [pc, #364]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d0f0      	beq.n	80037f0 <HAL_RCC_OscConfig+0xc0>
 800380e:	e014      	b.n	800383a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003810:	f7fe fe1c 	bl	800244c <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003818:	f7fe fe18 	bl	800244c <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b64      	cmp	r3, #100	; 0x64
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e1f3      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800382a:	4b51      	ldr	r3, [pc, #324]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1f0      	bne.n	8003818 <HAL_RCC_OscConfig+0xe8>
 8003836:	e000      	b.n	800383a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003838:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d063      	beq.n	800390e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003846:	4b4a      	ldr	r3, [pc, #296]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f003 030c 	and.w	r3, r3, #12
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00b      	beq.n	800386a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003852:	4b47      	ldr	r3, [pc, #284]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800385a:	2b08      	cmp	r3, #8
 800385c:	d11c      	bne.n	8003898 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800385e:	4b44      	ldr	r3, [pc, #272]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d116      	bne.n	8003898 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800386a:	4b41      	ldr	r3, [pc, #260]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d005      	beq.n	8003882 <HAL_RCC_OscConfig+0x152>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d001      	beq.n	8003882 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e1c7      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003882:	4b3b      	ldr	r3, [pc, #236]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	00db      	lsls	r3, r3, #3
 8003890:	4937      	ldr	r1, [pc, #220]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 8003892:	4313      	orrs	r3, r2
 8003894:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003896:	e03a      	b.n	800390e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d020      	beq.n	80038e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038a0:	4b34      	ldr	r3, [pc, #208]	; (8003974 <HAL_RCC_OscConfig+0x244>)
 80038a2:	2201      	movs	r2, #1
 80038a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a6:	f7fe fdd1 	bl	800244c <HAL_GetTick>
 80038aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ac:	e008      	b.n	80038c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038ae:	f7fe fdcd 	bl	800244c <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d901      	bls.n	80038c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e1a8      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038c0:	4b2b      	ldr	r3, [pc, #172]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d0f0      	beq.n	80038ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038cc:	4b28      	ldr	r3, [pc, #160]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	00db      	lsls	r3, r3, #3
 80038da:	4925      	ldr	r1, [pc, #148]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	600b      	str	r3, [r1, #0]
 80038e0:	e015      	b.n	800390e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038e2:	4b24      	ldr	r3, [pc, #144]	; (8003974 <HAL_RCC_OscConfig+0x244>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e8:	f7fe fdb0 	bl	800244c <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038f0:	f7fe fdac 	bl	800244c <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e187      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003902:	4b1b      	ldr	r3, [pc, #108]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1f0      	bne.n	80038f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0308 	and.w	r3, r3, #8
 8003916:	2b00      	cmp	r3, #0
 8003918:	d036      	beq.n	8003988 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d016      	beq.n	8003950 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003922:	4b15      	ldr	r3, [pc, #84]	; (8003978 <HAL_RCC_OscConfig+0x248>)
 8003924:	2201      	movs	r2, #1
 8003926:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003928:	f7fe fd90 	bl	800244c <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003930:	f7fe fd8c 	bl	800244c <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e167      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003942:	4b0b      	ldr	r3, [pc, #44]	; (8003970 <HAL_RCC_OscConfig+0x240>)
 8003944:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d0f0      	beq.n	8003930 <HAL_RCC_OscConfig+0x200>
 800394e:	e01b      	b.n	8003988 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003950:	4b09      	ldr	r3, [pc, #36]	; (8003978 <HAL_RCC_OscConfig+0x248>)
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003956:	f7fe fd79 	bl	800244c <HAL_GetTick>
 800395a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800395c:	e00e      	b.n	800397c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800395e:	f7fe fd75 	bl	800244c <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d907      	bls.n	800397c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e150      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
 8003970:	40023800 	.word	0x40023800
 8003974:	42470000 	.word	0x42470000
 8003978:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800397c:	4b88      	ldr	r3, [pc, #544]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 800397e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003980:	f003 0302 	and.w	r3, r3, #2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1ea      	bne.n	800395e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 8097 	beq.w	8003ac4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003996:	2300      	movs	r3, #0
 8003998:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800399a:	4b81      	ldr	r3, [pc, #516]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 800399c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d10f      	bne.n	80039c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039a6:	2300      	movs	r3, #0
 80039a8:	60bb      	str	r3, [r7, #8]
 80039aa:	4b7d      	ldr	r3, [pc, #500]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	4a7c      	ldr	r2, [pc, #496]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 80039b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039b4:	6413      	str	r3, [r2, #64]	; 0x40
 80039b6:	4b7a      	ldr	r3, [pc, #488]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 80039b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039be:	60bb      	str	r3, [r7, #8]
 80039c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039c2:	2301      	movs	r3, #1
 80039c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c6:	4b77      	ldr	r3, [pc, #476]	; (8003ba4 <HAL_RCC_OscConfig+0x474>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d118      	bne.n	8003a04 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039d2:	4b74      	ldr	r3, [pc, #464]	; (8003ba4 <HAL_RCC_OscConfig+0x474>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a73      	ldr	r2, [pc, #460]	; (8003ba4 <HAL_RCC_OscConfig+0x474>)
 80039d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039de:	f7fe fd35 	bl	800244c <HAL_GetTick>
 80039e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039e6:	f7fe fd31 	bl	800244c <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e10c      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039f8:	4b6a      	ldr	r3, [pc, #424]	; (8003ba4 <HAL_RCC_OscConfig+0x474>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d0f0      	beq.n	80039e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d106      	bne.n	8003a1a <HAL_RCC_OscConfig+0x2ea>
 8003a0c:	4b64      	ldr	r3, [pc, #400]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a10:	4a63      	ldr	r2, [pc, #396]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a12:	f043 0301 	orr.w	r3, r3, #1
 8003a16:	6713      	str	r3, [r2, #112]	; 0x70
 8003a18:	e01c      	b.n	8003a54 <HAL_RCC_OscConfig+0x324>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b05      	cmp	r3, #5
 8003a20:	d10c      	bne.n	8003a3c <HAL_RCC_OscConfig+0x30c>
 8003a22:	4b5f      	ldr	r3, [pc, #380]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a26:	4a5e      	ldr	r2, [pc, #376]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a28:	f043 0304 	orr.w	r3, r3, #4
 8003a2c:	6713      	str	r3, [r2, #112]	; 0x70
 8003a2e:	4b5c      	ldr	r3, [pc, #368]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a32:	4a5b      	ldr	r2, [pc, #364]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a34:	f043 0301 	orr.w	r3, r3, #1
 8003a38:	6713      	str	r3, [r2, #112]	; 0x70
 8003a3a:	e00b      	b.n	8003a54 <HAL_RCC_OscConfig+0x324>
 8003a3c:	4b58      	ldr	r3, [pc, #352]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a40:	4a57      	ldr	r2, [pc, #348]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a42:	f023 0301 	bic.w	r3, r3, #1
 8003a46:	6713      	str	r3, [r2, #112]	; 0x70
 8003a48:	4b55      	ldr	r3, [pc, #340]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a4c:	4a54      	ldr	r2, [pc, #336]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a4e:	f023 0304 	bic.w	r3, r3, #4
 8003a52:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d015      	beq.n	8003a88 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a5c:	f7fe fcf6 	bl	800244c <HAL_GetTick>
 8003a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a62:	e00a      	b.n	8003a7a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a64:	f7fe fcf2 	bl	800244c <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e0cb      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a7a:	4b49      	ldr	r3, [pc, #292]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d0ee      	beq.n	8003a64 <HAL_RCC_OscConfig+0x334>
 8003a86:	e014      	b.n	8003ab2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a88:	f7fe fce0 	bl	800244c <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a8e:	e00a      	b.n	8003aa6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a90:	f7fe fcdc 	bl	800244c <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d901      	bls.n	8003aa6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e0b5      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aa6:	4b3e      	ldr	r3, [pc, #248]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1ee      	bne.n	8003a90 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ab2:	7dfb      	ldrb	r3, [r7, #23]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d105      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ab8:	4b39      	ldr	r3, [pc, #228]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	4a38      	ldr	r2, [pc, #224]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003abe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ac2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	699b      	ldr	r3, [r3, #24]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f000 80a1 	beq.w	8003c10 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ace:	4b34      	ldr	r3, [pc, #208]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 030c 	and.w	r3, r3, #12
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d05c      	beq.n	8003b94 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d141      	bne.n	8003b66 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ae2:	4b31      	ldr	r3, [pc, #196]	; (8003ba8 <HAL_RCC_OscConfig+0x478>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae8:	f7fe fcb0 	bl	800244c <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003af0:	f7fe fcac 	bl	800244c <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e087      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b02:	4b27      	ldr	r3, [pc, #156]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1f0      	bne.n	8003af0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69da      	ldr	r2, [r3, #28]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	431a      	orrs	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1c:	019b      	lsls	r3, r3, #6
 8003b1e:	431a      	orrs	r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b24:	085b      	lsrs	r3, r3, #1
 8003b26:	3b01      	subs	r3, #1
 8003b28:	041b      	lsls	r3, r3, #16
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b30:	061b      	lsls	r3, r3, #24
 8003b32:	491b      	ldr	r1, [pc, #108]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b38:	4b1b      	ldr	r3, [pc, #108]	; (8003ba8 <HAL_RCC_OscConfig+0x478>)
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3e:	f7fe fc85 	bl	800244c <HAL_GetTick>
 8003b42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b44:	e008      	b.n	8003b58 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b46:	f7fe fc81 	bl	800244c <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d901      	bls.n	8003b58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e05c      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b58:	4b11      	ldr	r3, [pc, #68]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0f0      	beq.n	8003b46 <HAL_RCC_OscConfig+0x416>
 8003b64:	e054      	b.n	8003c10 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b66:	4b10      	ldr	r3, [pc, #64]	; (8003ba8 <HAL_RCC_OscConfig+0x478>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b6c:	f7fe fc6e 	bl	800244c <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b74:	f7fe fc6a 	bl	800244c <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e045      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b86:	4b06      	ldr	r3, [pc, #24]	; (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1f0      	bne.n	8003b74 <HAL_RCC_OscConfig+0x444>
 8003b92:	e03d      	b.n	8003c10 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d107      	bne.n	8003bac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e038      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
 8003ba0:	40023800 	.word	0x40023800
 8003ba4:	40007000 	.word	0x40007000
 8003ba8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003bac:	4b1b      	ldr	r3, [pc, #108]	; (8003c1c <HAL_RCC_OscConfig+0x4ec>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d028      	beq.n	8003c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d121      	bne.n	8003c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d11a      	bne.n	8003c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bd6:	68fa      	ldr	r2, [r7, #12]
 8003bd8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003bdc:	4013      	ands	r3, r2
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003be2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d111      	bne.n	8003c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf2:	085b      	lsrs	r3, r3, #1
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d107      	bne.n	8003c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c06:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d001      	beq.n	8003c10 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e000      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3718      	adds	r7, #24
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	40023800 	.word	0x40023800

08003c20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d101      	bne.n	8003c34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e0cc      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c34:	4b68      	ldr	r3, [pc, #416]	; (8003dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0307 	and.w	r3, r3, #7
 8003c3c:	683a      	ldr	r2, [r7, #0]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d90c      	bls.n	8003c5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c42:	4b65      	ldr	r3, [pc, #404]	; (8003dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c44:	683a      	ldr	r2, [r7, #0]
 8003c46:	b2d2      	uxtb	r2, r2
 8003c48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c4a:	4b63      	ldr	r3, [pc, #396]	; (8003dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0307 	and.w	r3, r3, #7
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d001      	beq.n	8003c5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e0b8      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d020      	beq.n	8003caa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0304 	and.w	r3, r3, #4
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d005      	beq.n	8003c80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c74:	4b59      	ldr	r3, [pc, #356]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	4a58      	ldr	r2, [pc, #352]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003c7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003c7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0308 	and.w	r3, r3, #8
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d005      	beq.n	8003c98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c8c:	4b53      	ldr	r3, [pc, #332]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	4a52      	ldr	r2, [pc, #328]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003c92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c98:	4b50      	ldr	r3, [pc, #320]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	494d      	ldr	r1, [pc, #308]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d044      	beq.n	8003d40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d107      	bne.n	8003cce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cbe:	4b47      	ldr	r3, [pc, #284]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d119      	bne.n	8003cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e07f      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d003      	beq.n	8003cde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cda:	2b03      	cmp	r3, #3
 8003cdc:	d107      	bne.n	8003cee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cde:	4b3f      	ldr	r3, [pc, #252]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d109      	bne.n	8003cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e06f      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cee:	4b3b      	ldr	r3, [pc, #236]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e067      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cfe:	4b37      	ldr	r3, [pc, #220]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f023 0203 	bic.w	r2, r3, #3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	4934      	ldr	r1, [pc, #208]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d10:	f7fe fb9c 	bl	800244c <HAL_GetTick>
 8003d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d16:	e00a      	b.n	8003d2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d18:	f7fe fb98 	bl	800244c <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e04f      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d2e:	4b2b      	ldr	r3, [pc, #172]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f003 020c 	and.w	r2, r3, #12
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d1eb      	bne.n	8003d18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d40:	4b25      	ldr	r3, [pc, #148]	; (8003dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0307 	and.w	r3, r3, #7
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d20c      	bcs.n	8003d68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d4e:	4b22      	ldr	r3, [pc, #136]	; (8003dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d50:	683a      	ldr	r2, [r7, #0]
 8003d52:	b2d2      	uxtb	r2, r2
 8003d54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d56:	4b20      	ldr	r3, [pc, #128]	; (8003dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0307 	and.w	r3, r3, #7
 8003d5e:	683a      	ldr	r2, [r7, #0]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d001      	beq.n	8003d68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e032      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d008      	beq.n	8003d86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d74:	4b19      	ldr	r3, [pc, #100]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	4916      	ldr	r1, [pc, #88]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003d82:	4313      	orrs	r3, r2
 8003d84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0308 	and.w	r3, r3, #8
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d009      	beq.n	8003da6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d92:	4b12      	ldr	r3, [pc, #72]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	00db      	lsls	r3, r3, #3
 8003da0:	490e      	ldr	r1, [pc, #56]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003da6:	f000 f821 	bl	8003dec <HAL_RCC_GetSysClockFreq>
 8003daa:	4602      	mov	r2, r0
 8003dac:	4b0b      	ldr	r3, [pc, #44]	; (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	091b      	lsrs	r3, r3, #4
 8003db2:	f003 030f 	and.w	r3, r3, #15
 8003db6:	490a      	ldr	r1, [pc, #40]	; (8003de0 <HAL_RCC_ClockConfig+0x1c0>)
 8003db8:	5ccb      	ldrb	r3, [r1, r3]
 8003dba:	fa22 f303 	lsr.w	r3, r2, r3
 8003dbe:	4a09      	ldr	r2, [pc, #36]	; (8003de4 <HAL_RCC_ClockConfig+0x1c4>)
 8003dc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003dc2:	4b09      	ldr	r3, [pc, #36]	; (8003de8 <HAL_RCC_ClockConfig+0x1c8>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7fe fafc 	bl	80023c4 <HAL_InitTick>

  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3710      	adds	r7, #16
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	40023c00 	.word	0x40023c00
 8003ddc:	40023800 	.word	0x40023800
 8003de0:	080090d8 	.word	0x080090d8
 8003de4:	20000000 	.word	0x20000000
 8003de8:	20000004 	.word	0x20000004

08003dec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003df0:	b090      	sub	sp, #64	; 0x40
 8003df2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003df4:	2300      	movs	r3, #0
 8003df6:	637b      	str	r3, [r7, #52]	; 0x34
 8003df8:	2300      	movs	r3, #0
 8003dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003e00:	2300      	movs	r3, #0
 8003e02:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e04:	4b59      	ldr	r3, [pc, #356]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f003 030c 	and.w	r3, r3, #12
 8003e0c:	2b08      	cmp	r3, #8
 8003e0e:	d00d      	beq.n	8003e2c <HAL_RCC_GetSysClockFreq+0x40>
 8003e10:	2b08      	cmp	r3, #8
 8003e12:	f200 80a1 	bhi.w	8003f58 <HAL_RCC_GetSysClockFreq+0x16c>
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d002      	beq.n	8003e20 <HAL_RCC_GetSysClockFreq+0x34>
 8003e1a:	2b04      	cmp	r3, #4
 8003e1c:	d003      	beq.n	8003e26 <HAL_RCC_GetSysClockFreq+0x3a>
 8003e1e:	e09b      	b.n	8003f58 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e20:	4b53      	ldr	r3, [pc, #332]	; (8003f70 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e22:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003e24:	e09b      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e26:	4b53      	ldr	r3, [pc, #332]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e28:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003e2a:	e098      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e2c:	4b4f      	ldr	r3, [pc, #316]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e34:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e36:	4b4d      	ldr	r3, [pc, #308]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d028      	beq.n	8003e94 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e42:	4b4a      	ldr	r3, [pc, #296]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	099b      	lsrs	r3, r3, #6
 8003e48:	2200      	movs	r2, #0
 8003e4a:	623b      	str	r3, [r7, #32]
 8003e4c:	627a      	str	r2, [r7, #36]	; 0x24
 8003e4e:	6a3b      	ldr	r3, [r7, #32]
 8003e50:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003e54:	2100      	movs	r1, #0
 8003e56:	4b47      	ldr	r3, [pc, #284]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e58:	fb03 f201 	mul.w	r2, r3, r1
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	fb00 f303 	mul.w	r3, r0, r3
 8003e62:	4413      	add	r3, r2
 8003e64:	4a43      	ldr	r2, [pc, #268]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e66:	fba0 1202 	umull	r1, r2, r0, r2
 8003e6a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003e6c:	460a      	mov	r2, r1
 8003e6e:	62ba      	str	r2, [r7, #40]	; 0x28
 8003e70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e72:	4413      	add	r3, r2
 8003e74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e78:	2200      	movs	r2, #0
 8003e7a:	61bb      	str	r3, [r7, #24]
 8003e7c:	61fa      	str	r2, [r7, #28]
 8003e7e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e82:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003e86:	f7fc fed7 	bl	8000c38 <__aeabi_uldivmod>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	4613      	mov	r3, r2
 8003e90:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e92:	e053      	b.n	8003f3c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e94:	4b35      	ldr	r3, [pc, #212]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	099b      	lsrs	r3, r3, #6
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	613b      	str	r3, [r7, #16]
 8003e9e:	617a      	str	r2, [r7, #20]
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003ea6:	f04f 0b00 	mov.w	fp, #0
 8003eaa:	4652      	mov	r2, sl
 8003eac:	465b      	mov	r3, fp
 8003eae:	f04f 0000 	mov.w	r0, #0
 8003eb2:	f04f 0100 	mov.w	r1, #0
 8003eb6:	0159      	lsls	r1, r3, #5
 8003eb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ebc:	0150      	lsls	r0, r2, #5
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	ebb2 080a 	subs.w	r8, r2, sl
 8003ec6:	eb63 090b 	sbc.w	r9, r3, fp
 8003eca:	f04f 0200 	mov.w	r2, #0
 8003ece:	f04f 0300 	mov.w	r3, #0
 8003ed2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003ed6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003eda:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003ede:	ebb2 0408 	subs.w	r4, r2, r8
 8003ee2:	eb63 0509 	sbc.w	r5, r3, r9
 8003ee6:	f04f 0200 	mov.w	r2, #0
 8003eea:	f04f 0300 	mov.w	r3, #0
 8003eee:	00eb      	lsls	r3, r5, #3
 8003ef0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ef4:	00e2      	lsls	r2, r4, #3
 8003ef6:	4614      	mov	r4, r2
 8003ef8:	461d      	mov	r5, r3
 8003efa:	eb14 030a 	adds.w	r3, r4, sl
 8003efe:	603b      	str	r3, [r7, #0]
 8003f00:	eb45 030b 	adc.w	r3, r5, fp
 8003f04:	607b      	str	r3, [r7, #4]
 8003f06:	f04f 0200 	mov.w	r2, #0
 8003f0a:	f04f 0300 	mov.w	r3, #0
 8003f0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f12:	4629      	mov	r1, r5
 8003f14:	028b      	lsls	r3, r1, #10
 8003f16:	4621      	mov	r1, r4
 8003f18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f1c:	4621      	mov	r1, r4
 8003f1e:	028a      	lsls	r2, r1, #10
 8003f20:	4610      	mov	r0, r2
 8003f22:	4619      	mov	r1, r3
 8003f24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f26:	2200      	movs	r2, #0
 8003f28:	60bb      	str	r3, [r7, #8]
 8003f2a:	60fa      	str	r2, [r7, #12]
 8003f2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f30:	f7fc fe82 	bl	8000c38 <__aeabi_uldivmod>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4613      	mov	r3, r2
 8003f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f3c:	4b0b      	ldr	r3, [pc, #44]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	0c1b      	lsrs	r3, r3, #16
 8003f42:	f003 0303 	and.w	r3, r3, #3
 8003f46:	3301      	adds	r3, #1
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003f4c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f54:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003f56:	e002      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f58:	4b05      	ldr	r3, [pc, #20]	; (8003f70 <HAL_RCC_GetSysClockFreq+0x184>)
 8003f5a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003f5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3740      	adds	r7, #64	; 0x40
 8003f64:	46bd      	mov	sp, r7
 8003f66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40023800 	.word	0x40023800
 8003f70:	00f42400 	.word	0x00f42400
 8003f74:	017d7840 	.word	0x017d7840

08003f78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f7c:	4b03      	ldr	r3, [pc, #12]	; (8003f8c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	20000000 	.word	0x20000000

08003f90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f94:	f7ff fff0 	bl	8003f78 <HAL_RCC_GetHCLKFreq>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	4b05      	ldr	r3, [pc, #20]	; (8003fb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	0a9b      	lsrs	r3, r3, #10
 8003fa0:	f003 0307 	and.w	r3, r3, #7
 8003fa4:	4903      	ldr	r1, [pc, #12]	; (8003fb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fa6:	5ccb      	ldrb	r3, [r1, r3]
 8003fa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40023800 	.word	0x40023800
 8003fb4:	080090e8 	.word	0x080090e8

08003fb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003fbc:	f7ff ffdc 	bl	8003f78 <HAL_RCC_GetHCLKFreq>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	0b5b      	lsrs	r3, r3, #13
 8003fc8:	f003 0307 	and.w	r3, r3, #7
 8003fcc:	4903      	ldr	r1, [pc, #12]	; (8003fdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fce:	5ccb      	ldrb	r3, [r1, r3]
 8003fd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40023800 	.word	0x40023800
 8003fdc:	080090e8 	.word	0x080090e8

08003fe0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e041      	b.n	8004076 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d106      	bne.n	800400c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7fd ff74 	bl	8001ef4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2202      	movs	r2, #2
 8004010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	3304      	adds	r3, #4
 800401c:	4619      	mov	r1, r3
 800401e:	4610      	mov	r0, r2
 8004020:	f000 fc8c 	bl	800493c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
	...

08004080 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004080:	b480      	push	{r7}
 8004082:	b085      	sub	sp, #20
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b01      	cmp	r3, #1
 8004092:	d001      	beq.n	8004098 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e044      	b.n	8004122 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2202      	movs	r2, #2
 800409c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68da      	ldr	r2, [r3, #12]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f042 0201 	orr.w	r2, r2, #1
 80040ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a1e      	ldr	r2, [pc, #120]	; (8004130 <HAL_TIM_Base_Start_IT+0xb0>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d018      	beq.n	80040ec <HAL_TIM_Base_Start_IT+0x6c>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040c2:	d013      	beq.n	80040ec <HAL_TIM_Base_Start_IT+0x6c>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a1a      	ldr	r2, [pc, #104]	; (8004134 <HAL_TIM_Base_Start_IT+0xb4>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d00e      	beq.n	80040ec <HAL_TIM_Base_Start_IT+0x6c>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a19      	ldr	r2, [pc, #100]	; (8004138 <HAL_TIM_Base_Start_IT+0xb8>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d009      	beq.n	80040ec <HAL_TIM_Base_Start_IT+0x6c>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a17      	ldr	r2, [pc, #92]	; (800413c <HAL_TIM_Base_Start_IT+0xbc>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d004      	beq.n	80040ec <HAL_TIM_Base_Start_IT+0x6c>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a16      	ldr	r2, [pc, #88]	; (8004140 <HAL_TIM_Base_Start_IT+0xc0>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d111      	bne.n	8004110 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f003 0307 	and.w	r3, r3, #7
 80040f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2b06      	cmp	r3, #6
 80040fc:	d010      	beq.n	8004120 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f042 0201 	orr.w	r2, r2, #1
 800410c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800410e:	e007      	b.n	8004120 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f042 0201 	orr.w	r2, r2, #1
 800411e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004120:	2300      	movs	r3, #0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3714      	adds	r7, #20
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	40010000 	.word	0x40010000
 8004134:	40000400 	.word	0x40000400
 8004138:	40000800 	.word	0x40000800
 800413c:	40000c00 	.word	0x40000c00
 8004140:	40014000 	.word	0x40014000

08004144 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68da      	ldr	r2, [r3, #12]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 0201 	bic.w	r2, r2, #1
 800415a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6a1a      	ldr	r2, [r3, #32]
 8004162:	f241 1311 	movw	r3, #4369	; 0x1111
 8004166:	4013      	ands	r3, r2
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10f      	bne.n	800418c <HAL_TIM_Base_Stop_IT+0x48>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6a1a      	ldr	r2, [r3, #32]
 8004172:	f240 4344 	movw	r3, #1092	; 0x444
 8004176:	4013      	ands	r3, r2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d107      	bne.n	800418c <HAL_TIM_Base_Stop_IT+0x48>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f022 0201 	bic.w	r2, r2, #1
 800418a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004194:	2300      	movs	r3, #0
}
 8004196:	4618      	mov	r0, r3
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr

080041a2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b082      	sub	sp, #8
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d101      	bne.n	80041b4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e041      	b.n	8004238 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d106      	bne.n	80041ce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 f839 	bl	8004240 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2202      	movs	r2, #2
 80041d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	3304      	adds	r3, #4
 80041de:	4619      	mov	r1, r3
 80041e0:	4610      	mov	r0, r2
 80041e2:	f000 fbab 	bl	800493c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2201      	movs	r2, #1
 8004212:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2201      	movs	r2, #1
 800421a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2201      	movs	r2, #1
 8004222:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2201      	movs	r2, #1
 800422a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2201      	movs	r2, #1
 8004232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004236:	2300      	movs	r3, #0
}
 8004238:	4618      	mov	r0, r3
 800423a:	3708      	adds	r7, #8
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d109      	bne.n	8004278 <HAL_TIM_PWM_Start+0x24>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b01      	cmp	r3, #1
 800426e:	bf14      	ite	ne
 8004270:	2301      	movne	r3, #1
 8004272:	2300      	moveq	r3, #0
 8004274:	b2db      	uxtb	r3, r3
 8004276:	e022      	b.n	80042be <HAL_TIM_PWM_Start+0x6a>
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	2b04      	cmp	r3, #4
 800427c:	d109      	bne.n	8004292 <HAL_TIM_PWM_Start+0x3e>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b01      	cmp	r3, #1
 8004288:	bf14      	ite	ne
 800428a:	2301      	movne	r3, #1
 800428c:	2300      	moveq	r3, #0
 800428e:	b2db      	uxtb	r3, r3
 8004290:	e015      	b.n	80042be <HAL_TIM_PWM_Start+0x6a>
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	2b08      	cmp	r3, #8
 8004296:	d109      	bne.n	80042ac <HAL_TIM_PWM_Start+0x58>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	bf14      	ite	ne
 80042a4:	2301      	movne	r3, #1
 80042a6:	2300      	moveq	r3, #0
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	e008      	b.n	80042be <HAL_TIM_PWM_Start+0x6a>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	bf14      	ite	ne
 80042b8:	2301      	movne	r3, #1
 80042ba:	2300      	moveq	r3, #0
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e068      	b.n	8004398 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d104      	bne.n	80042d6 <HAL_TIM_PWM_Start+0x82>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2202      	movs	r2, #2
 80042d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042d4:	e013      	b.n	80042fe <HAL_TIM_PWM_Start+0xaa>
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	2b04      	cmp	r3, #4
 80042da:	d104      	bne.n	80042e6 <HAL_TIM_PWM_Start+0x92>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2202      	movs	r2, #2
 80042e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042e4:	e00b      	b.n	80042fe <HAL_TIM_PWM_Start+0xaa>
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	2b08      	cmp	r3, #8
 80042ea:	d104      	bne.n	80042f6 <HAL_TIM_PWM_Start+0xa2>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2202      	movs	r2, #2
 80042f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042f4:	e003      	b.n	80042fe <HAL_TIM_PWM_Start+0xaa>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2202      	movs	r2, #2
 80042fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2201      	movs	r2, #1
 8004304:	6839      	ldr	r1, [r7, #0]
 8004306:	4618      	mov	r0, r3
 8004308:	f000 fdbe 	bl	8004e88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a23      	ldr	r2, [pc, #140]	; (80043a0 <HAL_TIM_PWM_Start+0x14c>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d107      	bne.n	8004326 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004324:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a1d      	ldr	r2, [pc, #116]	; (80043a0 <HAL_TIM_PWM_Start+0x14c>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d018      	beq.n	8004362 <HAL_TIM_PWM_Start+0x10e>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004338:	d013      	beq.n	8004362 <HAL_TIM_PWM_Start+0x10e>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a19      	ldr	r2, [pc, #100]	; (80043a4 <HAL_TIM_PWM_Start+0x150>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d00e      	beq.n	8004362 <HAL_TIM_PWM_Start+0x10e>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a17      	ldr	r2, [pc, #92]	; (80043a8 <HAL_TIM_PWM_Start+0x154>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d009      	beq.n	8004362 <HAL_TIM_PWM_Start+0x10e>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a16      	ldr	r2, [pc, #88]	; (80043ac <HAL_TIM_PWM_Start+0x158>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d004      	beq.n	8004362 <HAL_TIM_PWM_Start+0x10e>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a14      	ldr	r2, [pc, #80]	; (80043b0 <HAL_TIM_PWM_Start+0x15c>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d111      	bne.n	8004386 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f003 0307 	and.w	r3, r3, #7
 800436c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2b06      	cmp	r3, #6
 8004372:	d010      	beq.n	8004396 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0201 	orr.w	r2, r2, #1
 8004382:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004384:	e007      	b.n	8004396 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f042 0201 	orr.w	r2, r2, #1
 8004394:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3710      	adds	r7, #16
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40010000 	.word	0x40010000
 80043a4:	40000400 	.word	0x40000400
 80043a8:	40000800 	.word	0x40000800
 80043ac:	40000c00 	.word	0x40000c00
 80043b0:	40014000 	.word	0x40014000

080043b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b082      	sub	sp, #8
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	691b      	ldr	r3, [r3, #16]
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d122      	bne.n	8004410 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	f003 0302 	and.w	r3, r3, #2
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d11b      	bne.n	8004410 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f06f 0202 	mvn.w	r2, #2
 80043e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2201      	movs	r2, #1
 80043e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	699b      	ldr	r3, [r3, #24]
 80043ee:	f003 0303 	and.w	r3, r3, #3
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d003      	beq.n	80043fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 fa81 	bl	80048fe <HAL_TIM_IC_CaptureCallback>
 80043fc:	e005      	b.n	800440a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 fa73 	bl	80048ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f000 fa84 	bl	8004912 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	f003 0304 	and.w	r3, r3, #4
 800441a:	2b04      	cmp	r3, #4
 800441c:	d122      	bne.n	8004464 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	f003 0304 	and.w	r3, r3, #4
 8004428:	2b04      	cmp	r3, #4
 800442a:	d11b      	bne.n	8004464 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f06f 0204 	mvn.w	r2, #4
 8004434:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2202      	movs	r2, #2
 800443a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004446:	2b00      	cmp	r3, #0
 8004448:	d003      	beq.n	8004452 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 fa57 	bl	80048fe <HAL_TIM_IC_CaptureCallback>
 8004450:	e005      	b.n	800445e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 fa49 	bl	80048ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f000 fa5a 	bl	8004912 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	f003 0308 	and.w	r3, r3, #8
 800446e:	2b08      	cmp	r3, #8
 8004470:	d122      	bne.n	80044b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	f003 0308 	and.w	r3, r3, #8
 800447c:	2b08      	cmp	r3, #8
 800447e:	d11b      	bne.n	80044b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f06f 0208 	mvn.w	r2, #8
 8004488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2204      	movs	r2, #4
 800448e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	69db      	ldr	r3, [r3, #28]
 8004496:	f003 0303 	and.w	r3, r3, #3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 fa2d 	bl	80048fe <HAL_TIM_IC_CaptureCallback>
 80044a4:	e005      	b.n	80044b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 fa1f 	bl	80048ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 fa30 	bl	8004912 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	f003 0310 	and.w	r3, r3, #16
 80044c2:	2b10      	cmp	r3, #16
 80044c4:	d122      	bne.n	800450c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	f003 0310 	and.w	r3, r3, #16
 80044d0:	2b10      	cmp	r3, #16
 80044d2:	d11b      	bne.n	800450c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f06f 0210 	mvn.w	r2, #16
 80044dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2208      	movs	r2, #8
 80044e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	69db      	ldr	r3, [r3, #28]
 80044ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 fa03 	bl	80048fe <HAL_TIM_IC_CaptureCallback>
 80044f8:	e005      	b.n	8004506 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 f9f5 	bl	80048ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f000 fa06 	bl	8004912 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	f003 0301 	and.w	r3, r3, #1
 8004516:	2b01      	cmp	r3, #1
 8004518:	d10e      	bne.n	8004538 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	2b01      	cmp	r3, #1
 8004526:	d107      	bne.n	8004538 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f06f 0201 	mvn.w	r2, #1
 8004530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f9cf 	bl	80048d6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004542:	2b80      	cmp	r3, #128	; 0x80
 8004544:	d10e      	bne.n	8004564 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004550:	2b80      	cmp	r3, #128	; 0x80
 8004552:	d107      	bne.n	8004564 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800455c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 fd82 	bl	8005068 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800456e:	2b40      	cmp	r3, #64	; 0x40
 8004570:	d10e      	bne.n	8004590 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800457c:	2b40      	cmp	r3, #64	; 0x40
 800457e:	d107      	bne.n	8004590 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 f9cb 	bl	8004926 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	691b      	ldr	r3, [r3, #16]
 8004596:	f003 0320 	and.w	r3, r3, #32
 800459a:	2b20      	cmp	r3, #32
 800459c:	d10e      	bne.n	80045bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	f003 0320 	and.w	r3, r3, #32
 80045a8:	2b20      	cmp	r3, #32
 80045aa:	d107      	bne.n	80045bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f06f 0220 	mvn.w	r2, #32
 80045b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 fd4c 	bl	8005054 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045bc:	bf00      	nop
 80045be:	3708      	adds	r7, #8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045d0:	2300      	movs	r3, #0
 80045d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d101      	bne.n	80045e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045de:	2302      	movs	r3, #2
 80045e0:	e0ae      	b.n	8004740 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2b0c      	cmp	r3, #12
 80045ee:	f200 809f 	bhi.w	8004730 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045f2:	a201      	add	r2, pc, #4	; (adr r2, 80045f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045f8:	0800462d 	.word	0x0800462d
 80045fc:	08004731 	.word	0x08004731
 8004600:	08004731 	.word	0x08004731
 8004604:	08004731 	.word	0x08004731
 8004608:	0800466d 	.word	0x0800466d
 800460c:	08004731 	.word	0x08004731
 8004610:	08004731 	.word	0x08004731
 8004614:	08004731 	.word	0x08004731
 8004618:	080046af 	.word	0x080046af
 800461c:	08004731 	.word	0x08004731
 8004620:	08004731 	.word	0x08004731
 8004624:	08004731 	.word	0x08004731
 8004628:	080046ef 	.word	0x080046ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	68b9      	ldr	r1, [r7, #8]
 8004632:	4618      	mov	r0, r3
 8004634:	f000 fa02 	bl	8004a3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	699a      	ldr	r2, [r3, #24]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f042 0208 	orr.w	r2, r2, #8
 8004646:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	699a      	ldr	r2, [r3, #24]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f022 0204 	bic.w	r2, r2, #4
 8004656:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	6999      	ldr	r1, [r3, #24]
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	691a      	ldr	r2, [r3, #16]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	430a      	orrs	r2, r1
 8004668:	619a      	str	r2, [r3, #24]
      break;
 800466a:	e064      	b.n	8004736 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68b9      	ldr	r1, [r7, #8]
 8004672:	4618      	mov	r0, r3
 8004674:	f000 fa48 	bl	8004b08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	699a      	ldr	r2, [r3, #24]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004686:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	699a      	ldr	r2, [r3, #24]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004696:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	6999      	ldr	r1, [r3, #24]
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	021a      	lsls	r2, r3, #8
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	430a      	orrs	r2, r1
 80046aa:	619a      	str	r2, [r3, #24]
      break;
 80046ac:	e043      	b.n	8004736 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68b9      	ldr	r1, [r7, #8]
 80046b4:	4618      	mov	r0, r3
 80046b6:	f000 fa93 	bl	8004be0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	69da      	ldr	r2, [r3, #28]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f042 0208 	orr.w	r2, r2, #8
 80046c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	69da      	ldr	r2, [r3, #28]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f022 0204 	bic.w	r2, r2, #4
 80046d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	69d9      	ldr	r1, [r3, #28]
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	691a      	ldr	r2, [r3, #16]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	430a      	orrs	r2, r1
 80046ea:	61da      	str	r2, [r3, #28]
      break;
 80046ec:	e023      	b.n	8004736 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68b9      	ldr	r1, [r7, #8]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f000 fadd 	bl	8004cb4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	69da      	ldr	r2, [r3, #28]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004708:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	69da      	ldr	r2, [r3, #28]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004718:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	69d9      	ldr	r1, [r3, #28]
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	021a      	lsls	r2, r3, #8
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	430a      	orrs	r2, r1
 800472c:	61da      	str	r2, [r3, #28]
      break;
 800472e:	e002      	b.n	8004736 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	75fb      	strb	r3, [r7, #23]
      break;
 8004734:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800473e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004740:	4618      	mov	r0, r3
 8004742:	3718      	adds	r7, #24
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}

08004748 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004752:	2300      	movs	r3, #0
 8004754:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800475c:	2b01      	cmp	r3, #1
 800475e:	d101      	bne.n	8004764 <HAL_TIM_ConfigClockSource+0x1c>
 8004760:	2302      	movs	r3, #2
 8004762:	e0b4      	b.n	80048ce <HAL_TIM_ConfigClockSource+0x186>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2202      	movs	r2, #2
 8004770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004782:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800478a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800479c:	d03e      	beq.n	800481c <HAL_TIM_ConfigClockSource+0xd4>
 800479e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047a2:	f200 8087 	bhi.w	80048b4 <HAL_TIM_ConfigClockSource+0x16c>
 80047a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047aa:	f000 8086 	beq.w	80048ba <HAL_TIM_ConfigClockSource+0x172>
 80047ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047b2:	d87f      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x16c>
 80047b4:	2b70      	cmp	r3, #112	; 0x70
 80047b6:	d01a      	beq.n	80047ee <HAL_TIM_ConfigClockSource+0xa6>
 80047b8:	2b70      	cmp	r3, #112	; 0x70
 80047ba:	d87b      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x16c>
 80047bc:	2b60      	cmp	r3, #96	; 0x60
 80047be:	d050      	beq.n	8004862 <HAL_TIM_ConfigClockSource+0x11a>
 80047c0:	2b60      	cmp	r3, #96	; 0x60
 80047c2:	d877      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x16c>
 80047c4:	2b50      	cmp	r3, #80	; 0x50
 80047c6:	d03c      	beq.n	8004842 <HAL_TIM_ConfigClockSource+0xfa>
 80047c8:	2b50      	cmp	r3, #80	; 0x50
 80047ca:	d873      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x16c>
 80047cc:	2b40      	cmp	r3, #64	; 0x40
 80047ce:	d058      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0x13a>
 80047d0:	2b40      	cmp	r3, #64	; 0x40
 80047d2:	d86f      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x16c>
 80047d4:	2b30      	cmp	r3, #48	; 0x30
 80047d6:	d064      	beq.n	80048a2 <HAL_TIM_ConfigClockSource+0x15a>
 80047d8:	2b30      	cmp	r3, #48	; 0x30
 80047da:	d86b      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x16c>
 80047dc:	2b20      	cmp	r3, #32
 80047de:	d060      	beq.n	80048a2 <HAL_TIM_ConfigClockSource+0x15a>
 80047e0:	2b20      	cmp	r3, #32
 80047e2:	d867      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x16c>
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d05c      	beq.n	80048a2 <HAL_TIM_ConfigClockSource+0x15a>
 80047e8:	2b10      	cmp	r3, #16
 80047ea:	d05a      	beq.n	80048a2 <HAL_TIM_ConfigClockSource+0x15a>
 80047ec:	e062      	b.n	80048b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6818      	ldr	r0, [r3, #0]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	6899      	ldr	r1, [r3, #8]
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	685a      	ldr	r2, [r3, #4]
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	f000 fb23 	bl	8004e48 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004810:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68ba      	ldr	r2, [r7, #8]
 8004818:	609a      	str	r2, [r3, #8]
      break;
 800481a:	e04f      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6818      	ldr	r0, [r3, #0]
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	6899      	ldr	r1, [r3, #8]
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685a      	ldr	r2, [r3, #4]
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	f000 fb0c 	bl	8004e48 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689a      	ldr	r2, [r3, #8]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800483e:	609a      	str	r2, [r3, #8]
      break;
 8004840:	e03c      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6818      	ldr	r0, [r3, #0]
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	6859      	ldr	r1, [r3, #4]
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	461a      	mov	r2, r3
 8004850:	f000 fa80 	bl	8004d54 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2150      	movs	r1, #80	; 0x50
 800485a:	4618      	mov	r0, r3
 800485c:	f000 fad9 	bl	8004e12 <TIM_ITRx_SetConfig>
      break;
 8004860:	e02c      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6818      	ldr	r0, [r3, #0]
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	6859      	ldr	r1, [r3, #4]
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	461a      	mov	r2, r3
 8004870:	f000 fa9f 	bl	8004db2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2160      	movs	r1, #96	; 0x60
 800487a:	4618      	mov	r0, r3
 800487c:	f000 fac9 	bl	8004e12 <TIM_ITRx_SetConfig>
      break;
 8004880:	e01c      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6818      	ldr	r0, [r3, #0]
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	6859      	ldr	r1, [r3, #4]
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	461a      	mov	r2, r3
 8004890:	f000 fa60 	bl	8004d54 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2140      	movs	r1, #64	; 0x40
 800489a:	4618      	mov	r0, r3
 800489c:	f000 fab9 	bl	8004e12 <TIM_ITRx_SetConfig>
      break;
 80048a0:	e00c      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4619      	mov	r1, r3
 80048ac:	4610      	mov	r0, r2
 80048ae:	f000 fab0 	bl	8004e12 <TIM_ITRx_SetConfig>
      break;
 80048b2:	e003      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	73fb      	strb	r3, [r7, #15]
      break;
 80048b8:	e000      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80048cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3710      	adds	r7, #16
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048d6:	b480      	push	{r7}
 80048d8:	b083      	sub	sp, #12
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80048de:	bf00      	nop
 80048e0:	370c      	adds	r7, #12
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr

080048ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048ea:	b480      	push	{r7}
 80048ec:	b083      	sub	sp, #12
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048f2:	bf00      	nop
 80048f4:	370c      	adds	r7, #12
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr

080048fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048fe:	b480      	push	{r7}
 8004900:	b083      	sub	sp, #12
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr

08004912 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004912:	b480      	push	{r7}
 8004914:	b083      	sub	sp, #12
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800491a:	bf00      	nop
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004926:	b480      	push	{r7}
 8004928:	b083      	sub	sp, #12
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800492e:	bf00      	nop
 8004930:	370c      	adds	r7, #12
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
	...

0800493c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	4a34      	ldr	r2, [pc, #208]	; (8004a20 <TIM_Base_SetConfig+0xe4>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d00f      	beq.n	8004974 <TIM_Base_SetConfig+0x38>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800495a:	d00b      	beq.n	8004974 <TIM_Base_SetConfig+0x38>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a31      	ldr	r2, [pc, #196]	; (8004a24 <TIM_Base_SetConfig+0xe8>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d007      	beq.n	8004974 <TIM_Base_SetConfig+0x38>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a30      	ldr	r2, [pc, #192]	; (8004a28 <TIM_Base_SetConfig+0xec>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d003      	beq.n	8004974 <TIM_Base_SetConfig+0x38>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a2f      	ldr	r2, [pc, #188]	; (8004a2c <TIM_Base_SetConfig+0xf0>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d108      	bne.n	8004986 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800497a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	4313      	orrs	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a25      	ldr	r2, [pc, #148]	; (8004a20 <TIM_Base_SetConfig+0xe4>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d01b      	beq.n	80049c6 <TIM_Base_SetConfig+0x8a>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004994:	d017      	beq.n	80049c6 <TIM_Base_SetConfig+0x8a>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a22      	ldr	r2, [pc, #136]	; (8004a24 <TIM_Base_SetConfig+0xe8>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d013      	beq.n	80049c6 <TIM_Base_SetConfig+0x8a>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a21      	ldr	r2, [pc, #132]	; (8004a28 <TIM_Base_SetConfig+0xec>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d00f      	beq.n	80049c6 <TIM_Base_SetConfig+0x8a>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a20      	ldr	r2, [pc, #128]	; (8004a2c <TIM_Base_SetConfig+0xf0>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d00b      	beq.n	80049c6 <TIM_Base_SetConfig+0x8a>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a1f      	ldr	r2, [pc, #124]	; (8004a30 <TIM_Base_SetConfig+0xf4>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d007      	beq.n	80049c6 <TIM_Base_SetConfig+0x8a>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a1e      	ldr	r2, [pc, #120]	; (8004a34 <TIM_Base_SetConfig+0xf8>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d003      	beq.n	80049c6 <TIM_Base_SetConfig+0x8a>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a1d      	ldr	r2, [pc, #116]	; (8004a38 <TIM_Base_SetConfig+0xfc>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d108      	bne.n	80049d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	689a      	ldr	r2, [r3, #8]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a08      	ldr	r2, [pc, #32]	; (8004a20 <TIM_Base_SetConfig+0xe4>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d103      	bne.n	8004a0c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	691a      	ldr	r2, [r3, #16]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	615a      	str	r2, [r3, #20]
}
 8004a12:	bf00      	nop
 8004a14:	3714      	adds	r7, #20
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	40010000 	.word	0x40010000
 8004a24:	40000400 	.word	0x40000400
 8004a28:	40000800 	.word	0x40000800
 8004a2c:	40000c00 	.word	0x40000c00
 8004a30:	40014000 	.word	0x40014000
 8004a34:	40014400 	.word	0x40014400
 8004a38:	40014800 	.word	0x40014800

08004a3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b087      	sub	sp, #28
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	f023 0201 	bic.w	r2, r3, #1
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f023 0303 	bic.w	r3, r3, #3
 8004a72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f023 0302 	bic.w	r3, r3, #2
 8004a84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	697a      	ldr	r2, [r7, #20]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a1c      	ldr	r2, [pc, #112]	; (8004b04 <TIM_OC1_SetConfig+0xc8>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d10c      	bne.n	8004ab2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f023 0308 	bic.w	r3, r3, #8
 8004a9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f023 0304 	bic.w	r3, r3, #4
 8004ab0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a13      	ldr	r2, [pc, #76]	; (8004b04 <TIM_OC1_SetConfig+0xc8>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d111      	bne.n	8004ade <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ac0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ac8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	621a      	str	r2, [r3, #32]
}
 8004af8:	bf00      	nop
 8004afa:	371c      	adds	r7, #28
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr
 8004b04:	40010000 	.word	0x40010000

08004b08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b087      	sub	sp, #28
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	f023 0210 	bic.w	r2, r3, #16
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	021b      	lsls	r3, r3, #8
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f023 0320 	bic.w	r3, r3, #32
 8004b52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	011b      	lsls	r3, r3, #4
 8004b5a:	697a      	ldr	r2, [r7, #20]
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a1e      	ldr	r2, [pc, #120]	; (8004bdc <TIM_OC2_SetConfig+0xd4>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d10d      	bne.n	8004b84 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	011b      	lsls	r3, r3, #4
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b82:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a15      	ldr	r2, [pc, #84]	; (8004bdc <TIM_OC2_SetConfig+0xd4>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d113      	bne.n	8004bb4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	695b      	ldr	r3, [r3, #20]
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	699b      	ldr	r3, [r3, #24]
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	693a      	ldr	r2, [r7, #16]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	693a      	ldr	r2, [r7, #16]
 8004bb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	68fa      	ldr	r2, [r7, #12]
 8004bbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	685a      	ldr	r2, [r3, #4]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	621a      	str	r2, [r3, #32]
}
 8004bce:	bf00      	nop
 8004bd0:	371c      	adds	r7, #28
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	40010000 	.word	0x40010000

08004be0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f023 0303 	bic.w	r3, r3, #3
 8004c16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	021b      	lsls	r3, r3, #8
 8004c30:	697a      	ldr	r2, [r7, #20]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a1d      	ldr	r2, [pc, #116]	; (8004cb0 <TIM_OC3_SetConfig+0xd0>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d10d      	bne.n	8004c5a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	021b      	lsls	r3, r3, #8
 8004c4c:	697a      	ldr	r2, [r7, #20]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a14      	ldr	r2, [pc, #80]	; (8004cb0 <TIM_OC3_SetConfig+0xd0>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d113      	bne.n	8004c8a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	011b      	lsls	r3, r3, #4
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	011b      	lsls	r3, r3, #4
 8004c84:	693a      	ldr	r2, [r7, #16]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685a      	ldr	r2, [r3, #4]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	621a      	str	r2, [r3, #32]
}
 8004ca4:	bf00      	nop
 8004ca6:	371c      	adds	r7, #28
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr
 8004cb0:	40010000 	.word	0x40010000

08004cb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b087      	sub	sp, #28
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a1b      	ldr	r3, [r3, #32]
 8004cc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	69db      	ldr	r3, [r3, #28]
 8004cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	021b      	lsls	r3, r3, #8
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004cfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	031b      	lsls	r3, r3, #12
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4a10      	ldr	r2, [pc, #64]	; (8004d50 <TIM_OC4_SetConfig+0x9c>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d109      	bne.n	8004d28 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	695b      	ldr	r3, [r3, #20]
 8004d20:	019b      	lsls	r3, r3, #6
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	68fa      	ldr	r2, [r7, #12]
 8004d32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	621a      	str	r2, [r3, #32]
}
 8004d42:	bf00      	nop
 8004d44:	371c      	adds	r7, #28
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	40010000 	.word	0x40010000

08004d54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b087      	sub	sp, #28
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6a1b      	ldr	r3, [r3, #32]
 8004d64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6a1b      	ldr	r3, [r3, #32]
 8004d6a:	f023 0201 	bic.w	r2, r3, #1
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	011b      	lsls	r3, r3, #4
 8004d84:	693a      	ldr	r2, [r7, #16]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	f023 030a 	bic.w	r3, r3, #10
 8004d90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d92:	697a      	ldr	r2, [r7, #20]
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	693a      	ldr	r2, [r7, #16]
 8004d9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	621a      	str	r2, [r3, #32]
}
 8004da6:	bf00      	nop
 8004da8:	371c      	adds	r7, #28
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b087      	sub	sp, #28
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6a1b      	ldr	r3, [r3, #32]
 8004dc2:	f023 0210 	bic.w	r2, r3, #16
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ddc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	031b      	lsls	r3, r3, #12
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004dee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	011b      	lsls	r3, r3, #4
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	621a      	str	r2, [r3, #32]
}
 8004e06:	bf00      	nop
 8004e08:	371c      	adds	r7, #28
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr

08004e12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e12:	b480      	push	{r7}
 8004e14:	b085      	sub	sp, #20
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
 8004e1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e2a:	683a      	ldr	r2, [r7, #0]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	f043 0307 	orr.w	r3, r3, #7
 8004e34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	609a      	str	r2, [r3, #8]
}
 8004e3c:	bf00      	nop
 8004e3e:	3714      	adds	r7, #20
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
 8004e54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	021a      	lsls	r2, r3, #8
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	431a      	orrs	r2, r3
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	697a      	ldr	r2, [r7, #20]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	609a      	str	r2, [r3, #8]
}
 8004e7c:	bf00      	nop
 8004e7e:	371c      	adds	r7, #28
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b087      	sub	sp, #28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	f003 031f 	and.w	r3, r3, #31
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6a1a      	ldr	r2, [r3, #32]
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	43db      	mvns	r3, r3
 8004eaa:	401a      	ands	r2, r3
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6a1a      	ldr	r2, [r3, #32]
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	f003 031f 	and.w	r3, r3, #31
 8004eba:	6879      	ldr	r1, [r7, #4]
 8004ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ec0:	431a      	orrs	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	621a      	str	r2, [r3, #32]
}
 8004ec6:	bf00      	nop
 8004ec8:	371c      	adds	r7, #28
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
	...

08004ed4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d101      	bne.n	8004eec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ee8:	2302      	movs	r3, #2
 8004eea:	e050      	b.n	8004f8e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2202      	movs	r2, #2
 8004ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a1c      	ldr	r2, [pc, #112]	; (8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d018      	beq.n	8004f62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f38:	d013      	beq.n	8004f62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a18      	ldr	r2, [pc, #96]	; (8004fa0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d00e      	beq.n	8004f62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a16      	ldr	r2, [pc, #88]	; (8004fa4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d009      	beq.n	8004f62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a15      	ldr	r2, [pc, #84]	; (8004fa8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d004      	beq.n	8004f62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a13      	ldr	r2, [pc, #76]	; (8004fac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d10c      	bne.n	8004f7c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	68ba      	ldr	r2, [r7, #8]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68ba      	ldr	r2, [r7, #8]
 8004f7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3714      	adds	r7, #20
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	40010000 	.word	0x40010000
 8004fa0:	40000400 	.word	0x40000400
 8004fa4:	40000800 	.word	0x40000800
 8004fa8:	40000c00 	.word	0x40000c00
 8004fac:	40014000 	.word	0x40014000

08004fb0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d101      	bne.n	8004fcc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	e03d      	b.n	8005048 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4313      	orrs	r3, r2
 800500a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	691b      	ldr	r3, [r3, #16]
 8005016:	4313      	orrs	r3, r2
 8005018:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	695b      	ldr	r3, [r3, #20]
 8005024:	4313      	orrs	r3, r2
 8005026:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	69db      	ldr	r3, [r3, #28]
 8005032:	4313      	orrs	r3, r2
 8005034:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68fa      	ldr	r2, [r7, #12]
 800503c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005046:	2300      	movs	r3, #0
}
 8005048:	4618      	mov	r0, r3
 800504a:	3714      	adds	r7, #20
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b082      	sub	sp, #8
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d101      	bne.n	800508e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e03f      	b.n	800510e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005094:	b2db      	uxtb	r3, r3
 8005096:	2b00      	cmp	r3, #0
 8005098:	d106      	bne.n	80050a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7fc ffba 	bl	800201c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2224      	movs	r2, #36	; 0x24
 80050ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68da      	ldr	r2, [r3, #12]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f000 fddf 	bl	8005c84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	691a      	ldr	r2, [r3, #16]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	695a      	ldr	r2, [r3, #20]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68da      	ldr	r2, [r3, #12]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80050f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2220      	movs	r2, #32
 8005100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2220      	movs	r2, #32
 8005108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	3708      	adds	r7, #8
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}

08005116 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005116:	b580      	push	{r7, lr}
 8005118:	b08a      	sub	sp, #40	; 0x28
 800511a:	af02      	add	r7, sp, #8
 800511c:	60f8      	str	r0, [r7, #12]
 800511e:	60b9      	str	r1, [r7, #8]
 8005120:	603b      	str	r3, [r7, #0]
 8005122:	4613      	mov	r3, r2
 8005124:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005126:	2300      	movs	r3, #0
 8005128:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005130:	b2db      	uxtb	r3, r3
 8005132:	2b20      	cmp	r3, #32
 8005134:	d17c      	bne.n	8005230 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d002      	beq.n	8005142 <HAL_UART_Transmit+0x2c>
 800513c:	88fb      	ldrh	r3, [r7, #6]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e075      	b.n	8005232 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800514c:	2b01      	cmp	r3, #1
 800514e:	d101      	bne.n	8005154 <HAL_UART_Transmit+0x3e>
 8005150:	2302      	movs	r3, #2
 8005152:	e06e      	b.n	8005232 <HAL_UART_Transmit+0x11c>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2221      	movs	r2, #33	; 0x21
 8005166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800516a:	f7fd f96f 	bl	800244c <HAL_GetTick>
 800516e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	88fa      	ldrh	r2, [r7, #6]
 8005174:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	88fa      	ldrh	r2, [r7, #6]
 800517a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005184:	d108      	bne.n	8005198 <HAL_UART_Transmit+0x82>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d104      	bne.n	8005198 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800518e:	2300      	movs	r3, #0
 8005190:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	61bb      	str	r3, [r7, #24]
 8005196:	e003      	b.n	80051a0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800519c:	2300      	movs	r3, #0
 800519e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2200      	movs	r2, #0
 80051a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80051a8:	e02a      	b.n	8005200 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	9300      	str	r3, [sp, #0]
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	2200      	movs	r2, #0
 80051b2:	2180      	movs	r1, #128	; 0x80
 80051b4:	68f8      	ldr	r0, [r7, #12]
 80051b6:	f000 fb1f 	bl	80057f8 <UART_WaitOnFlagUntilTimeout>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d001      	beq.n	80051c4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e036      	b.n	8005232 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10b      	bne.n	80051e2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	881b      	ldrh	r3, [r3, #0]
 80051ce:	461a      	mov	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80051da:	69bb      	ldr	r3, [r7, #24]
 80051dc:	3302      	adds	r3, #2
 80051de:	61bb      	str	r3, [r7, #24]
 80051e0:	e007      	b.n	80051f2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	781a      	ldrb	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	3301      	adds	r3, #1
 80051f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	3b01      	subs	r3, #1
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005204:	b29b      	uxth	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1cf      	bne.n	80051aa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	9300      	str	r3, [sp, #0]
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2200      	movs	r2, #0
 8005212:	2140      	movs	r1, #64	; 0x40
 8005214:	68f8      	ldr	r0, [r7, #12]
 8005216:	f000 faef 	bl	80057f8 <UART_WaitOnFlagUntilTimeout>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e006      	b.n	8005232 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2220      	movs	r2, #32
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800522c:	2300      	movs	r3, #0
 800522e:	e000      	b.n	8005232 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005230:	2302      	movs	r3, #2
  }
}
 8005232:	4618      	mov	r0, r3
 8005234:	3720      	adds	r7, #32
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b084      	sub	sp, #16
 800523e:	af00      	add	r7, sp, #0
 8005240:	60f8      	str	r0, [r7, #12]
 8005242:	60b9      	str	r1, [r7, #8]
 8005244:	4613      	mov	r3, r2
 8005246:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b20      	cmp	r3, #32
 8005252:	d11d      	bne.n	8005290 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d002      	beq.n	8005260 <HAL_UART_Receive_IT+0x26>
 800525a:	88fb      	ldrh	r3, [r7, #6]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e016      	b.n	8005292 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800526a:	2b01      	cmp	r3, #1
 800526c:	d101      	bne.n	8005272 <HAL_UART_Receive_IT+0x38>
 800526e:	2302      	movs	r3, #2
 8005270:	e00f      	b.n	8005292 <HAL_UART_Receive_IT+0x58>
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2201      	movs	r2, #1
 8005276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005280:	88fb      	ldrh	r3, [r7, #6]
 8005282:	461a      	mov	r2, r3
 8005284:	68b9      	ldr	r1, [r7, #8]
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f000 fb24 	bl	80058d4 <UART_Start_Receive_IT>
 800528c:	4603      	mov	r3, r0
 800528e:	e000      	b.n	8005292 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005290:	2302      	movs	r3, #2
  }
}
 8005292:	4618      	mov	r0, r3
 8005294:	3710      	adds	r7, #16
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}
	...

0800529c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b0ba      	sub	sp, #232	; 0xe8
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80052c2:	2300      	movs	r3, #0
 80052c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80052c8:	2300      	movs	r3, #0
 80052ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052d2:	f003 030f 	and.w	r3, r3, #15
 80052d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80052da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10f      	bne.n	8005302 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052e6:	f003 0320 	and.w	r3, r3, #32
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d009      	beq.n	8005302 <HAL_UART_IRQHandler+0x66>
 80052ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052f2:	f003 0320 	and.w	r3, r3, #32
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d003      	beq.n	8005302 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 fc07 	bl	8005b0e <UART_Receive_IT>
      return;
 8005300:	e256      	b.n	80057b0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005302:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005306:	2b00      	cmp	r3, #0
 8005308:	f000 80de 	beq.w	80054c8 <HAL_UART_IRQHandler+0x22c>
 800530c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005310:	f003 0301 	and.w	r3, r3, #1
 8005314:	2b00      	cmp	r3, #0
 8005316:	d106      	bne.n	8005326 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800531c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005320:	2b00      	cmp	r3, #0
 8005322:	f000 80d1 	beq.w	80054c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00b      	beq.n	800534a <HAL_UART_IRQHandler+0xae>
 8005332:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800533a:	2b00      	cmp	r3, #0
 800533c:	d005      	beq.n	800534a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005342:	f043 0201 	orr.w	r2, r3, #1
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800534a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800534e:	f003 0304 	and.w	r3, r3, #4
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00b      	beq.n	800536e <HAL_UART_IRQHandler+0xd2>
 8005356:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800535a:	f003 0301 	and.w	r3, r3, #1
 800535e:	2b00      	cmp	r3, #0
 8005360:	d005      	beq.n	800536e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005366:	f043 0202 	orr.w	r2, r3, #2
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800536e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005372:	f003 0302 	and.w	r3, r3, #2
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00b      	beq.n	8005392 <HAL_UART_IRQHandler+0xf6>
 800537a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800537e:	f003 0301 	and.w	r3, r3, #1
 8005382:	2b00      	cmp	r3, #0
 8005384:	d005      	beq.n	8005392 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538a:	f043 0204 	orr.w	r2, r3, #4
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005396:	f003 0308 	and.w	r3, r3, #8
 800539a:	2b00      	cmp	r3, #0
 800539c:	d011      	beq.n	80053c2 <HAL_UART_IRQHandler+0x126>
 800539e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053a2:	f003 0320 	and.w	r3, r3, #32
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d105      	bne.n	80053b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80053aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053ae:	f003 0301 	and.w	r3, r3, #1
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d005      	beq.n	80053c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ba:	f043 0208 	orr.w	r2, r3, #8
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f000 81ed 	beq.w	80057a6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053d0:	f003 0320 	and.w	r3, r3, #32
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d008      	beq.n	80053ea <HAL_UART_IRQHandler+0x14e>
 80053d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053dc:	f003 0320 	and.w	r3, r3, #32
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d002      	beq.n	80053ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 fb92 	bl	8005b0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f4:	2b40      	cmp	r3, #64	; 0x40
 80053f6:	bf0c      	ite	eq
 80053f8:	2301      	moveq	r3, #1
 80053fa:	2300      	movne	r3, #0
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	f003 0308 	and.w	r3, r3, #8
 800540a:	2b00      	cmp	r3, #0
 800540c:	d103      	bne.n	8005416 <HAL_UART_IRQHandler+0x17a>
 800540e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005412:	2b00      	cmp	r3, #0
 8005414:	d04f      	beq.n	80054b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 fa9a 	bl	8005950 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	695b      	ldr	r3, [r3, #20]
 8005422:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005426:	2b40      	cmp	r3, #64	; 0x40
 8005428:	d141      	bne.n	80054ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	3314      	adds	r3, #20
 8005430:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005434:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005438:	e853 3f00 	ldrex	r3, [r3]
 800543c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005440:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005444:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005448:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	3314      	adds	r3, #20
 8005452:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005456:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800545a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800545e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005462:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005466:	e841 2300 	strex	r3, r2, [r1]
 800546a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800546e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1d9      	bne.n	800542a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800547a:	2b00      	cmp	r3, #0
 800547c:	d013      	beq.n	80054a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005482:	4a7d      	ldr	r2, [pc, #500]	; (8005678 <HAL_UART_IRQHandler+0x3dc>)
 8005484:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800548a:	4618      	mov	r0, r3
 800548c:	f7fd fd54 	bl	8002f38 <HAL_DMA_Abort_IT>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d016      	beq.n	80054c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800549a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054a0:	4610      	mov	r0, r2
 80054a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054a4:	e00e      	b.n	80054c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f990 	bl	80057cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054ac:	e00a      	b.n	80054c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 f98c 	bl	80057cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b4:	e006      	b.n	80054c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 f988 	bl	80057cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80054c2:	e170      	b.n	80057a6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c4:	bf00      	nop
    return;
 80054c6:	e16e      	b.n	80057a6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	f040 814a 	bne.w	8005766 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80054d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054d6:	f003 0310 	and.w	r3, r3, #16
 80054da:	2b00      	cmp	r3, #0
 80054dc:	f000 8143 	beq.w	8005766 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80054e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054e4:	f003 0310 	and.w	r3, r3, #16
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	f000 813c 	beq.w	8005766 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054ee:	2300      	movs	r3, #0
 80054f0:	60bb      	str	r3, [r7, #8]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	60bb      	str	r3, [r7, #8]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	60bb      	str	r3, [r7, #8]
 8005502:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800550e:	2b40      	cmp	r3, #64	; 0x40
 8005510:	f040 80b4 	bne.w	800567c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005520:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005524:	2b00      	cmp	r3, #0
 8005526:	f000 8140 	beq.w	80057aa <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800552e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005532:	429a      	cmp	r2, r3
 8005534:	f080 8139 	bcs.w	80057aa <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800553e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800554a:	f000 8088 	beq.w	800565e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	330c      	adds	r3, #12
 8005554:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005558:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800555c:	e853 3f00 	ldrex	r3, [r3]
 8005560:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005564:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005568:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800556c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	330c      	adds	r3, #12
 8005576:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800557a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800557e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005582:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005586:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800558a:	e841 2300 	strex	r3, r2, [r1]
 800558e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005592:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005596:	2b00      	cmp	r3, #0
 8005598:	d1d9      	bne.n	800554e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	3314      	adds	r3, #20
 80055a0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055a4:	e853 3f00 	ldrex	r3, [r3]
 80055a8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80055aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80055ac:	f023 0301 	bic.w	r3, r3, #1
 80055b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	3314      	adds	r3, #20
 80055ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80055be:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80055c2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80055c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80055ca:	e841 2300 	strex	r3, r2, [r1]
 80055ce:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80055d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d1e1      	bne.n	800559a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	3314      	adds	r3, #20
 80055dc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80055e0:	e853 3f00 	ldrex	r3, [r3]
 80055e4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80055e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80055e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	3314      	adds	r3, #20
 80055f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80055fa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80055fc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005600:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005602:	e841 2300 	strex	r3, r2, [r1]
 8005606:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005608:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1e3      	bne.n	80055d6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2220      	movs	r2, #32
 8005612:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	330c      	adds	r3, #12
 8005622:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005624:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005626:	e853 3f00 	ldrex	r3, [r3]
 800562a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800562c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800562e:	f023 0310 	bic.w	r3, r3, #16
 8005632:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	330c      	adds	r3, #12
 800563c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005640:	65ba      	str	r2, [r7, #88]	; 0x58
 8005642:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005644:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005646:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005648:	e841 2300 	strex	r3, r2, [r1]
 800564c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800564e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1e3      	bne.n	800561c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005658:	4618      	mov	r0, r3
 800565a:	f7fd fbfd 	bl	8002e58 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005666:	b29b      	uxth	r3, r3
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	b29b      	uxth	r3, r3
 800566c:	4619      	mov	r1, r3
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 f8b6 	bl	80057e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005674:	e099      	b.n	80057aa <HAL_UART_IRQHandler+0x50e>
 8005676:	bf00      	nop
 8005678:	08005a17 	.word	0x08005a17
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005684:	b29b      	uxth	r3, r3
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005690:	b29b      	uxth	r3, r3
 8005692:	2b00      	cmp	r3, #0
 8005694:	f000 808b 	beq.w	80057ae <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005698:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800569c:	2b00      	cmp	r3, #0
 800569e:	f000 8086 	beq.w	80057ae <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	330c      	adds	r3, #12
 80056a8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80056b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056b4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80056b8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	330c      	adds	r3, #12
 80056c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80056c6:	647a      	str	r2, [r7, #68]	; 0x44
 80056c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80056cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80056ce:	e841 2300 	strex	r3, r2, [r1]
 80056d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80056d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1e3      	bne.n	80056a2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	3314      	adds	r3, #20
 80056e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e4:	e853 3f00 	ldrex	r3, [r3]
 80056e8:	623b      	str	r3, [r7, #32]
   return(result);
 80056ea:	6a3b      	ldr	r3, [r7, #32]
 80056ec:	f023 0301 	bic.w	r3, r3, #1
 80056f0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	3314      	adds	r3, #20
 80056fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80056fe:	633a      	str	r2, [r7, #48]	; 0x30
 8005700:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005702:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005704:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005706:	e841 2300 	strex	r3, r2, [r1]
 800570a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800570c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1e3      	bne.n	80056da <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2220      	movs	r2, #32
 8005716:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2200      	movs	r2, #0
 800571e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	330c      	adds	r3, #12
 8005726:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	e853 3f00 	ldrex	r3, [r3]
 800572e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f023 0310 	bic.w	r3, r3, #16
 8005736:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	330c      	adds	r3, #12
 8005740:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005744:	61fa      	str	r2, [r7, #28]
 8005746:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005748:	69b9      	ldr	r1, [r7, #24]
 800574a:	69fa      	ldr	r2, [r7, #28]
 800574c:	e841 2300 	strex	r3, r2, [r1]
 8005750:	617b      	str	r3, [r7, #20]
   return(result);
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d1e3      	bne.n	8005720 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005758:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800575c:	4619      	mov	r1, r3
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f83e 	bl	80057e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005764:	e023      	b.n	80057ae <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800576a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800576e:	2b00      	cmp	r3, #0
 8005770:	d009      	beq.n	8005786 <HAL_UART_IRQHandler+0x4ea>
 8005772:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800577a:	2b00      	cmp	r3, #0
 800577c:	d003      	beq.n	8005786 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 f95d 	bl	8005a3e <UART_Transmit_IT>
    return;
 8005784:	e014      	b.n	80057b0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800578a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00e      	beq.n	80057b0 <HAL_UART_IRQHandler+0x514>
 8005792:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800579a:	2b00      	cmp	r3, #0
 800579c:	d008      	beq.n	80057b0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f99d 	bl	8005ade <UART_EndTransmit_IT>
    return;
 80057a4:	e004      	b.n	80057b0 <HAL_UART_IRQHandler+0x514>
    return;
 80057a6:	bf00      	nop
 80057a8:	e002      	b.n	80057b0 <HAL_UART_IRQHandler+0x514>
      return;
 80057aa:	bf00      	nop
 80057ac:	e000      	b.n	80057b0 <HAL_UART_IRQHandler+0x514>
      return;
 80057ae:	bf00      	nop
  }
}
 80057b0:	37e8      	adds	r7, #232	; 0xe8
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop

080057b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80057c0:	bf00      	nop
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80057d4:	bf00      	nop
 80057d6:	370c      	adds	r7, #12
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr

080057e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	460b      	mov	r3, r1
 80057ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b090      	sub	sp, #64	; 0x40
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	603b      	str	r3, [r7, #0]
 8005804:	4613      	mov	r3, r2
 8005806:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005808:	e050      	b.n	80058ac <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800580c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005810:	d04c      	beq.n	80058ac <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005812:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005814:	2b00      	cmp	r3, #0
 8005816:	d007      	beq.n	8005828 <UART_WaitOnFlagUntilTimeout+0x30>
 8005818:	f7fc fe18 	bl	800244c <HAL_GetTick>
 800581c:	4602      	mov	r2, r0
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005824:	429a      	cmp	r2, r3
 8005826:	d241      	bcs.n	80058ac <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	330c      	adds	r3, #12
 800582e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005832:	e853 3f00 	ldrex	r3, [r3]
 8005836:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800583e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	330c      	adds	r3, #12
 8005846:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005848:	637a      	str	r2, [r7, #52]	; 0x34
 800584a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800584e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005850:	e841 2300 	strex	r3, r2, [r1]
 8005854:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1e5      	bne.n	8005828 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	3314      	adds	r3, #20
 8005862:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	e853 3f00 	ldrex	r3, [r3]
 800586a:	613b      	str	r3, [r7, #16]
   return(result);
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	f023 0301 	bic.w	r3, r3, #1
 8005872:	63bb      	str	r3, [r7, #56]	; 0x38
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	3314      	adds	r3, #20
 800587a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800587c:	623a      	str	r2, [r7, #32]
 800587e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005880:	69f9      	ldr	r1, [r7, #28]
 8005882:	6a3a      	ldr	r2, [r7, #32]
 8005884:	e841 2300 	strex	r3, r2, [r1]
 8005888:	61bb      	str	r3, [r7, #24]
   return(result);
 800588a:	69bb      	ldr	r3, [r7, #24]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1e5      	bne.n	800585c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2220      	movs	r2, #32
 8005894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2220      	movs	r2, #32
 800589c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80058a8:	2303      	movs	r3, #3
 80058aa:	e00f      	b.n	80058cc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	4013      	ands	r3, r2
 80058b6:	68ba      	ldr	r2, [r7, #8]
 80058b8:	429a      	cmp	r2, r3
 80058ba:	bf0c      	ite	eq
 80058bc:	2301      	moveq	r3, #1
 80058be:	2300      	movne	r3, #0
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	461a      	mov	r2, r3
 80058c4:	79fb      	ldrb	r3, [r7, #7]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d09f      	beq.n	800580a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3740      	adds	r7, #64	; 0x40
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b085      	sub	sp, #20
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	4613      	mov	r3, r2
 80058e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	68ba      	ldr	r2, [r7, #8]
 80058e6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	88fa      	ldrh	r2, [r7, #6]
 80058ec:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	88fa      	ldrh	r2, [r7, #6]
 80058f2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2222      	movs	r2, #34	; 0x22
 80058fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	691b      	ldr	r3, [r3, #16]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d007      	beq.n	8005922 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	68da      	ldr	r2, [r3, #12]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005920:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	695a      	ldr	r2, [r3, #20]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f042 0201 	orr.w	r2, r2, #1
 8005930:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68da      	ldr	r2, [r3, #12]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f042 0220 	orr.w	r2, r2, #32
 8005940:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3714      	adds	r7, #20
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005950:	b480      	push	{r7}
 8005952:	b095      	sub	sp, #84	; 0x54
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	330c      	adds	r3, #12
 800595e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005962:	e853 3f00 	ldrex	r3, [r3]
 8005966:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800596a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800596e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	330c      	adds	r3, #12
 8005976:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005978:	643a      	str	r2, [r7, #64]	; 0x40
 800597a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800597e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005980:	e841 2300 	strex	r3, r2, [r1]
 8005984:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1e5      	bne.n	8005958 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	3314      	adds	r3, #20
 8005992:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005994:	6a3b      	ldr	r3, [r7, #32]
 8005996:	e853 3f00 	ldrex	r3, [r3]
 800599a:	61fb      	str	r3, [r7, #28]
   return(result);
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	f023 0301 	bic.w	r3, r3, #1
 80059a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	3314      	adds	r3, #20
 80059aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059b4:	e841 2300 	strex	r3, r2, [r1]
 80059b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d1e5      	bne.n	800598c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d119      	bne.n	80059fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	330c      	adds	r3, #12
 80059ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	e853 3f00 	ldrex	r3, [r3]
 80059d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	f023 0310 	bic.w	r3, r3, #16
 80059de:	647b      	str	r3, [r7, #68]	; 0x44
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	330c      	adds	r3, #12
 80059e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059e8:	61ba      	str	r2, [r7, #24]
 80059ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ec:	6979      	ldr	r1, [r7, #20]
 80059ee:	69ba      	ldr	r2, [r7, #24]
 80059f0:	e841 2300 	strex	r3, r2, [r1]
 80059f4:	613b      	str	r3, [r7, #16]
   return(result);
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1e5      	bne.n	80059c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2220      	movs	r2, #32
 8005a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005a0a:	bf00      	nop
 8005a0c:	3754      	adds	r7, #84	; 0x54
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr

08005a16 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a16:	b580      	push	{r7, lr}
 8005a18:	b084      	sub	sp, #16
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a22:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2200      	movs	r2, #0
 8005a28:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a30:	68f8      	ldr	r0, [r7, #12]
 8005a32:	f7ff fecb 	bl	80057cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a36:	bf00      	nop
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}

08005a3e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a3e:	b480      	push	{r7}
 8005a40:	b085      	sub	sp, #20
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	2b21      	cmp	r3, #33	; 0x21
 8005a50:	d13e      	bne.n	8005ad0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a5a:	d114      	bne.n	8005a86 <UART_Transmit_IT+0x48>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d110      	bne.n	8005a86 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a1b      	ldr	r3, [r3, #32]
 8005a68:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	881b      	ldrh	r3, [r3, #0]
 8005a6e:	461a      	mov	r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a78:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a1b      	ldr	r3, [r3, #32]
 8005a7e:	1c9a      	adds	r2, r3, #2
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	621a      	str	r2, [r3, #32]
 8005a84:	e008      	b.n	8005a98 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a1b      	ldr	r3, [r3, #32]
 8005a8a:	1c59      	adds	r1, r3, #1
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	6211      	str	r1, [r2, #32]
 8005a90:	781a      	ldrb	r2, [r3, #0]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	4619      	mov	r1, r3
 8005aa6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d10f      	bne.n	8005acc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68da      	ldr	r2, [r3, #12]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005aba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68da      	ldr	r2, [r3, #12]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005aca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005acc:	2300      	movs	r3, #0
 8005ace:	e000      	b.n	8005ad2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ad0:	2302      	movs	r3, #2
  }
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3714      	adds	r7, #20
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005adc:	4770      	bx	lr

08005ade <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ade:	b580      	push	{r7, lr}
 8005ae0:	b082      	sub	sp, #8
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	68da      	ldr	r2, [r3, #12]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005af4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2220      	movs	r2, #32
 8005afa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f7ff fe5a 	bl	80057b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b04:	2300      	movs	r3, #0
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3708      	adds	r7, #8
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}

08005b0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b0e:	b580      	push	{r7, lr}
 8005b10:	b08c      	sub	sp, #48	; 0x30
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	2b22      	cmp	r3, #34	; 0x22
 8005b20:	f040 80ab 	bne.w	8005c7a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b2c:	d117      	bne.n	8005b5e <UART_Receive_IT+0x50>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d113      	bne.n	8005b5e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005b36:	2300      	movs	r3, #0
 8005b38:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b3e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b4c:	b29a      	uxth	r2, r3
 8005b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b50:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b56:	1c9a      	adds	r2, r3, #2
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	629a      	str	r2, [r3, #40]	; 0x28
 8005b5c:	e026      	b.n	8005bac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b62:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005b64:	2300      	movs	r3, #0
 8005b66:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b70:	d007      	beq.n	8005b82 <UART_Receive_IT+0x74>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d10a      	bne.n	8005b90 <UART_Receive_IT+0x82>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d106      	bne.n	8005b90 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	b2da      	uxtb	r2, r3
 8005b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b8c:	701a      	strb	r2, [r3, #0]
 8005b8e:	e008      	b.n	8005ba2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b9c:	b2da      	uxtb	r2, r3
 8005b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ba0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ba6:	1c5a      	adds	r2, r3, #1
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	4619      	mov	r1, r3
 8005bba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d15a      	bne.n	8005c76 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68da      	ldr	r2, [r3, #12]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f022 0220 	bic.w	r2, r2, #32
 8005bce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68da      	ldr	r2, [r3, #12]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	695a      	ldr	r2, [r3, #20]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f022 0201 	bic.w	r2, r2, #1
 8005bee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d135      	bne.n	8005c6c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	330c      	adds	r3, #12
 8005c0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	e853 3f00 	ldrex	r3, [r3]
 8005c14:	613b      	str	r3, [r7, #16]
   return(result);
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	f023 0310 	bic.w	r3, r3, #16
 8005c1c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	330c      	adds	r3, #12
 8005c24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c26:	623a      	str	r2, [r7, #32]
 8005c28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c2a:	69f9      	ldr	r1, [r7, #28]
 8005c2c:	6a3a      	ldr	r2, [r7, #32]
 8005c2e:	e841 2300 	strex	r3, r2, [r1]
 8005c32:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c34:	69bb      	ldr	r3, [r7, #24]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1e5      	bne.n	8005c06 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f003 0310 	and.w	r3, r3, #16
 8005c44:	2b10      	cmp	r3, #16
 8005c46:	d10a      	bne.n	8005c5e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c48:	2300      	movs	r3, #0
 8005c4a:	60fb      	str	r3, [r7, #12]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	60fb      	str	r3, [r7, #12]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	60fb      	str	r3, [r7, #12]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c62:	4619      	mov	r1, r3
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f7ff fdbb 	bl	80057e0 <HAL_UARTEx_RxEventCallback>
 8005c6a:	e002      	b.n	8005c72 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f7fb ff27 	bl	8001ac0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c72:	2300      	movs	r3, #0
 8005c74:	e002      	b.n	8005c7c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005c76:	2300      	movs	r3, #0
 8005c78:	e000      	b.n	8005c7c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005c7a:	2302      	movs	r3, #2
  }
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3730      	adds	r7, #48	; 0x30
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c88:	b0c0      	sub	sp, #256	; 0x100
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ca0:	68d9      	ldr	r1, [r3, #12]
 8005ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	ea40 0301 	orr.w	r3, r0, r1
 8005cac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cb2:	689a      	ldr	r2, [r3, #8]
 8005cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cb8:	691b      	ldr	r3, [r3, #16]
 8005cba:	431a      	orrs	r2, r3
 8005cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	431a      	orrs	r2, r3
 8005cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cc8:	69db      	ldr	r3, [r3, #28]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005cdc:	f021 010c 	bic.w	r1, r1, #12
 8005ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005cea:	430b      	orrs	r3, r1
 8005cec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	695b      	ldr	r3, [r3, #20]
 8005cf6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cfe:	6999      	ldr	r1, [r3, #24]
 8005d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	ea40 0301 	orr.w	r3, r0, r1
 8005d0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	4b8f      	ldr	r3, [pc, #572]	; (8005f50 <UART_SetConfig+0x2cc>)
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d005      	beq.n	8005d24 <UART_SetConfig+0xa0>
 8005d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	4b8d      	ldr	r3, [pc, #564]	; (8005f54 <UART_SetConfig+0x2d0>)
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d104      	bne.n	8005d2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d24:	f7fe f948 	bl	8003fb8 <HAL_RCC_GetPCLK2Freq>
 8005d28:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005d2c:	e003      	b.n	8005d36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d2e:	f7fe f92f 	bl	8003f90 <HAL_RCC_GetPCLK1Freq>
 8005d32:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d3a:	69db      	ldr	r3, [r3, #28]
 8005d3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d40:	f040 810c 	bne.w	8005f5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005d4e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005d52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005d56:	4622      	mov	r2, r4
 8005d58:	462b      	mov	r3, r5
 8005d5a:	1891      	adds	r1, r2, r2
 8005d5c:	65b9      	str	r1, [r7, #88]	; 0x58
 8005d5e:	415b      	adcs	r3, r3
 8005d60:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005d66:	4621      	mov	r1, r4
 8005d68:	eb12 0801 	adds.w	r8, r2, r1
 8005d6c:	4629      	mov	r1, r5
 8005d6e:	eb43 0901 	adc.w	r9, r3, r1
 8005d72:	f04f 0200 	mov.w	r2, #0
 8005d76:	f04f 0300 	mov.w	r3, #0
 8005d7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d86:	4690      	mov	r8, r2
 8005d88:	4699      	mov	r9, r3
 8005d8a:	4623      	mov	r3, r4
 8005d8c:	eb18 0303 	adds.w	r3, r8, r3
 8005d90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005d94:	462b      	mov	r3, r5
 8005d96:	eb49 0303 	adc.w	r3, r9, r3
 8005d9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005daa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005dae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005db2:	460b      	mov	r3, r1
 8005db4:	18db      	adds	r3, r3, r3
 8005db6:	653b      	str	r3, [r7, #80]	; 0x50
 8005db8:	4613      	mov	r3, r2
 8005dba:	eb42 0303 	adc.w	r3, r2, r3
 8005dbe:	657b      	str	r3, [r7, #84]	; 0x54
 8005dc0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005dc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005dc8:	f7fa ff36 	bl	8000c38 <__aeabi_uldivmod>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	460b      	mov	r3, r1
 8005dd0:	4b61      	ldr	r3, [pc, #388]	; (8005f58 <UART_SetConfig+0x2d4>)
 8005dd2:	fba3 2302 	umull	r2, r3, r3, r2
 8005dd6:	095b      	lsrs	r3, r3, #5
 8005dd8:	011c      	lsls	r4, r3, #4
 8005dda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005dde:	2200      	movs	r2, #0
 8005de0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005de4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005de8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005dec:	4642      	mov	r2, r8
 8005dee:	464b      	mov	r3, r9
 8005df0:	1891      	adds	r1, r2, r2
 8005df2:	64b9      	str	r1, [r7, #72]	; 0x48
 8005df4:	415b      	adcs	r3, r3
 8005df6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005df8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005dfc:	4641      	mov	r1, r8
 8005dfe:	eb12 0a01 	adds.w	sl, r2, r1
 8005e02:	4649      	mov	r1, r9
 8005e04:	eb43 0b01 	adc.w	fp, r3, r1
 8005e08:	f04f 0200 	mov.w	r2, #0
 8005e0c:	f04f 0300 	mov.w	r3, #0
 8005e10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e1c:	4692      	mov	sl, r2
 8005e1e:	469b      	mov	fp, r3
 8005e20:	4643      	mov	r3, r8
 8005e22:	eb1a 0303 	adds.w	r3, sl, r3
 8005e26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e2a:	464b      	mov	r3, r9
 8005e2c:	eb4b 0303 	adc.w	r3, fp, r3
 8005e30:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e40:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005e44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005e48:	460b      	mov	r3, r1
 8005e4a:	18db      	adds	r3, r3, r3
 8005e4c:	643b      	str	r3, [r7, #64]	; 0x40
 8005e4e:	4613      	mov	r3, r2
 8005e50:	eb42 0303 	adc.w	r3, r2, r3
 8005e54:	647b      	str	r3, [r7, #68]	; 0x44
 8005e56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005e5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005e5e:	f7fa feeb 	bl	8000c38 <__aeabi_uldivmod>
 8005e62:	4602      	mov	r2, r0
 8005e64:	460b      	mov	r3, r1
 8005e66:	4611      	mov	r1, r2
 8005e68:	4b3b      	ldr	r3, [pc, #236]	; (8005f58 <UART_SetConfig+0x2d4>)
 8005e6a:	fba3 2301 	umull	r2, r3, r3, r1
 8005e6e:	095b      	lsrs	r3, r3, #5
 8005e70:	2264      	movs	r2, #100	; 0x64
 8005e72:	fb02 f303 	mul.w	r3, r2, r3
 8005e76:	1acb      	subs	r3, r1, r3
 8005e78:	00db      	lsls	r3, r3, #3
 8005e7a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005e7e:	4b36      	ldr	r3, [pc, #216]	; (8005f58 <UART_SetConfig+0x2d4>)
 8005e80:	fba3 2302 	umull	r2, r3, r3, r2
 8005e84:	095b      	lsrs	r3, r3, #5
 8005e86:	005b      	lsls	r3, r3, #1
 8005e88:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e8c:	441c      	add	r4, r3
 8005e8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e92:	2200      	movs	r2, #0
 8005e94:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005e98:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005e9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005ea0:	4642      	mov	r2, r8
 8005ea2:	464b      	mov	r3, r9
 8005ea4:	1891      	adds	r1, r2, r2
 8005ea6:	63b9      	str	r1, [r7, #56]	; 0x38
 8005ea8:	415b      	adcs	r3, r3
 8005eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005eac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005eb0:	4641      	mov	r1, r8
 8005eb2:	1851      	adds	r1, r2, r1
 8005eb4:	6339      	str	r1, [r7, #48]	; 0x30
 8005eb6:	4649      	mov	r1, r9
 8005eb8:	414b      	adcs	r3, r1
 8005eba:	637b      	str	r3, [r7, #52]	; 0x34
 8005ebc:	f04f 0200 	mov.w	r2, #0
 8005ec0:	f04f 0300 	mov.w	r3, #0
 8005ec4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005ec8:	4659      	mov	r1, fp
 8005eca:	00cb      	lsls	r3, r1, #3
 8005ecc:	4651      	mov	r1, sl
 8005ece:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ed2:	4651      	mov	r1, sl
 8005ed4:	00ca      	lsls	r2, r1, #3
 8005ed6:	4610      	mov	r0, r2
 8005ed8:	4619      	mov	r1, r3
 8005eda:	4603      	mov	r3, r0
 8005edc:	4642      	mov	r2, r8
 8005ede:	189b      	adds	r3, r3, r2
 8005ee0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005ee4:	464b      	mov	r3, r9
 8005ee6:	460a      	mov	r2, r1
 8005ee8:	eb42 0303 	adc.w	r3, r2, r3
 8005eec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005efc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005f00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005f04:	460b      	mov	r3, r1
 8005f06:	18db      	adds	r3, r3, r3
 8005f08:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f0a:	4613      	mov	r3, r2
 8005f0c:	eb42 0303 	adc.w	r3, r2, r3
 8005f10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005f16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005f1a:	f7fa fe8d 	bl	8000c38 <__aeabi_uldivmod>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	460b      	mov	r3, r1
 8005f22:	4b0d      	ldr	r3, [pc, #52]	; (8005f58 <UART_SetConfig+0x2d4>)
 8005f24:	fba3 1302 	umull	r1, r3, r3, r2
 8005f28:	095b      	lsrs	r3, r3, #5
 8005f2a:	2164      	movs	r1, #100	; 0x64
 8005f2c:	fb01 f303 	mul.w	r3, r1, r3
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	00db      	lsls	r3, r3, #3
 8005f34:	3332      	adds	r3, #50	; 0x32
 8005f36:	4a08      	ldr	r2, [pc, #32]	; (8005f58 <UART_SetConfig+0x2d4>)
 8005f38:	fba2 2303 	umull	r2, r3, r2, r3
 8005f3c:	095b      	lsrs	r3, r3, #5
 8005f3e:	f003 0207 	and.w	r2, r3, #7
 8005f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4422      	add	r2, r4
 8005f4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005f4c:	e106      	b.n	800615c <UART_SetConfig+0x4d8>
 8005f4e:	bf00      	nop
 8005f50:	40011000 	.word	0x40011000
 8005f54:	40011400 	.word	0x40011400
 8005f58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f60:	2200      	movs	r2, #0
 8005f62:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005f66:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005f6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005f6e:	4642      	mov	r2, r8
 8005f70:	464b      	mov	r3, r9
 8005f72:	1891      	adds	r1, r2, r2
 8005f74:	6239      	str	r1, [r7, #32]
 8005f76:	415b      	adcs	r3, r3
 8005f78:	627b      	str	r3, [r7, #36]	; 0x24
 8005f7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f7e:	4641      	mov	r1, r8
 8005f80:	1854      	adds	r4, r2, r1
 8005f82:	4649      	mov	r1, r9
 8005f84:	eb43 0501 	adc.w	r5, r3, r1
 8005f88:	f04f 0200 	mov.w	r2, #0
 8005f8c:	f04f 0300 	mov.w	r3, #0
 8005f90:	00eb      	lsls	r3, r5, #3
 8005f92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f96:	00e2      	lsls	r2, r4, #3
 8005f98:	4614      	mov	r4, r2
 8005f9a:	461d      	mov	r5, r3
 8005f9c:	4643      	mov	r3, r8
 8005f9e:	18e3      	adds	r3, r4, r3
 8005fa0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005fa4:	464b      	mov	r3, r9
 8005fa6:	eb45 0303 	adc.w	r3, r5, r3
 8005faa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005fba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005fbe:	f04f 0200 	mov.w	r2, #0
 8005fc2:	f04f 0300 	mov.w	r3, #0
 8005fc6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005fca:	4629      	mov	r1, r5
 8005fcc:	008b      	lsls	r3, r1, #2
 8005fce:	4621      	mov	r1, r4
 8005fd0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fd4:	4621      	mov	r1, r4
 8005fd6:	008a      	lsls	r2, r1, #2
 8005fd8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005fdc:	f7fa fe2c 	bl	8000c38 <__aeabi_uldivmod>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	4b60      	ldr	r3, [pc, #384]	; (8006168 <UART_SetConfig+0x4e4>)
 8005fe6:	fba3 2302 	umull	r2, r3, r3, r2
 8005fea:	095b      	lsrs	r3, r3, #5
 8005fec:	011c      	lsls	r4, r3, #4
 8005fee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005ff8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005ffc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006000:	4642      	mov	r2, r8
 8006002:	464b      	mov	r3, r9
 8006004:	1891      	adds	r1, r2, r2
 8006006:	61b9      	str	r1, [r7, #24]
 8006008:	415b      	adcs	r3, r3
 800600a:	61fb      	str	r3, [r7, #28]
 800600c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006010:	4641      	mov	r1, r8
 8006012:	1851      	adds	r1, r2, r1
 8006014:	6139      	str	r1, [r7, #16]
 8006016:	4649      	mov	r1, r9
 8006018:	414b      	adcs	r3, r1
 800601a:	617b      	str	r3, [r7, #20]
 800601c:	f04f 0200 	mov.w	r2, #0
 8006020:	f04f 0300 	mov.w	r3, #0
 8006024:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006028:	4659      	mov	r1, fp
 800602a:	00cb      	lsls	r3, r1, #3
 800602c:	4651      	mov	r1, sl
 800602e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006032:	4651      	mov	r1, sl
 8006034:	00ca      	lsls	r2, r1, #3
 8006036:	4610      	mov	r0, r2
 8006038:	4619      	mov	r1, r3
 800603a:	4603      	mov	r3, r0
 800603c:	4642      	mov	r2, r8
 800603e:	189b      	adds	r3, r3, r2
 8006040:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006044:	464b      	mov	r3, r9
 8006046:	460a      	mov	r2, r1
 8006048:	eb42 0303 	adc.w	r3, r2, r3
 800604c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	67bb      	str	r3, [r7, #120]	; 0x78
 800605a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800605c:	f04f 0200 	mov.w	r2, #0
 8006060:	f04f 0300 	mov.w	r3, #0
 8006064:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006068:	4649      	mov	r1, r9
 800606a:	008b      	lsls	r3, r1, #2
 800606c:	4641      	mov	r1, r8
 800606e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006072:	4641      	mov	r1, r8
 8006074:	008a      	lsls	r2, r1, #2
 8006076:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800607a:	f7fa fddd 	bl	8000c38 <__aeabi_uldivmod>
 800607e:	4602      	mov	r2, r0
 8006080:	460b      	mov	r3, r1
 8006082:	4611      	mov	r1, r2
 8006084:	4b38      	ldr	r3, [pc, #224]	; (8006168 <UART_SetConfig+0x4e4>)
 8006086:	fba3 2301 	umull	r2, r3, r3, r1
 800608a:	095b      	lsrs	r3, r3, #5
 800608c:	2264      	movs	r2, #100	; 0x64
 800608e:	fb02 f303 	mul.w	r3, r2, r3
 8006092:	1acb      	subs	r3, r1, r3
 8006094:	011b      	lsls	r3, r3, #4
 8006096:	3332      	adds	r3, #50	; 0x32
 8006098:	4a33      	ldr	r2, [pc, #204]	; (8006168 <UART_SetConfig+0x4e4>)
 800609a:	fba2 2303 	umull	r2, r3, r2, r3
 800609e:	095b      	lsrs	r3, r3, #5
 80060a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060a4:	441c      	add	r4, r3
 80060a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060aa:	2200      	movs	r2, #0
 80060ac:	673b      	str	r3, [r7, #112]	; 0x70
 80060ae:	677a      	str	r2, [r7, #116]	; 0x74
 80060b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80060b4:	4642      	mov	r2, r8
 80060b6:	464b      	mov	r3, r9
 80060b8:	1891      	adds	r1, r2, r2
 80060ba:	60b9      	str	r1, [r7, #8]
 80060bc:	415b      	adcs	r3, r3
 80060be:	60fb      	str	r3, [r7, #12]
 80060c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060c4:	4641      	mov	r1, r8
 80060c6:	1851      	adds	r1, r2, r1
 80060c8:	6039      	str	r1, [r7, #0]
 80060ca:	4649      	mov	r1, r9
 80060cc:	414b      	adcs	r3, r1
 80060ce:	607b      	str	r3, [r7, #4]
 80060d0:	f04f 0200 	mov.w	r2, #0
 80060d4:	f04f 0300 	mov.w	r3, #0
 80060d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80060dc:	4659      	mov	r1, fp
 80060de:	00cb      	lsls	r3, r1, #3
 80060e0:	4651      	mov	r1, sl
 80060e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060e6:	4651      	mov	r1, sl
 80060e8:	00ca      	lsls	r2, r1, #3
 80060ea:	4610      	mov	r0, r2
 80060ec:	4619      	mov	r1, r3
 80060ee:	4603      	mov	r3, r0
 80060f0:	4642      	mov	r2, r8
 80060f2:	189b      	adds	r3, r3, r2
 80060f4:	66bb      	str	r3, [r7, #104]	; 0x68
 80060f6:	464b      	mov	r3, r9
 80060f8:	460a      	mov	r2, r1
 80060fa:	eb42 0303 	adc.w	r3, r2, r3
 80060fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	663b      	str	r3, [r7, #96]	; 0x60
 800610a:	667a      	str	r2, [r7, #100]	; 0x64
 800610c:	f04f 0200 	mov.w	r2, #0
 8006110:	f04f 0300 	mov.w	r3, #0
 8006114:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006118:	4649      	mov	r1, r9
 800611a:	008b      	lsls	r3, r1, #2
 800611c:	4641      	mov	r1, r8
 800611e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006122:	4641      	mov	r1, r8
 8006124:	008a      	lsls	r2, r1, #2
 8006126:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800612a:	f7fa fd85 	bl	8000c38 <__aeabi_uldivmod>
 800612e:	4602      	mov	r2, r0
 8006130:	460b      	mov	r3, r1
 8006132:	4b0d      	ldr	r3, [pc, #52]	; (8006168 <UART_SetConfig+0x4e4>)
 8006134:	fba3 1302 	umull	r1, r3, r3, r2
 8006138:	095b      	lsrs	r3, r3, #5
 800613a:	2164      	movs	r1, #100	; 0x64
 800613c:	fb01 f303 	mul.w	r3, r1, r3
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	011b      	lsls	r3, r3, #4
 8006144:	3332      	adds	r3, #50	; 0x32
 8006146:	4a08      	ldr	r2, [pc, #32]	; (8006168 <UART_SetConfig+0x4e4>)
 8006148:	fba2 2303 	umull	r2, r3, r2, r3
 800614c:	095b      	lsrs	r3, r3, #5
 800614e:	f003 020f 	and.w	r2, r3, #15
 8006152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4422      	add	r2, r4
 800615a:	609a      	str	r2, [r3, #8]
}
 800615c:	bf00      	nop
 800615e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006162:	46bd      	mov	sp, r7
 8006164:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006168:	51eb851f 	.word	0x51eb851f

0800616c <sulp>:
 800616c:	b570      	push	{r4, r5, r6, lr}
 800616e:	4604      	mov	r4, r0
 8006170:	460d      	mov	r5, r1
 8006172:	ec45 4b10 	vmov	d0, r4, r5
 8006176:	4616      	mov	r6, r2
 8006178:	f002 f8e8 	bl	800834c <__ulp>
 800617c:	ec51 0b10 	vmov	r0, r1, d0
 8006180:	b17e      	cbz	r6, 80061a2 <sulp+0x36>
 8006182:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006186:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800618a:	2b00      	cmp	r3, #0
 800618c:	dd09      	ble.n	80061a2 <sulp+0x36>
 800618e:	051b      	lsls	r3, r3, #20
 8006190:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006194:	2400      	movs	r4, #0
 8006196:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800619a:	4622      	mov	r2, r4
 800619c:	462b      	mov	r3, r5
 800619e:	f7fa fa2b 	bl	80005f8 <__aeabi_dmul>
 80061a2:	bd70      	pop	{r4, r5, r6, pc}
 80061a4:	0000      	movs	r0, r0
	...

080061a8 <_strtod_l>:
 80061a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ac:	ed2d 8b02 	vpush	{d8}
 80061b0:	b09b      	sub	sp, #108	; 0x6c
 80061b2:	4604      	mov	r4, r0
 80061b4:	9213      	str	r2, [sp, #76]	; 0x4c
 80061b6:	2200      	movs	r2, #0
 80061b8:	9216      	str	r2, [sp, #88]	; 0x58
 80061ba:	460d      	mov	r5, r1
 80061bc:	f04f 0800 	mov.w	r8, #0
 80061c0:	f04f 0900 	mov.w	r9, #0
 80061c4:	460a      	mov	r2, r1
 80061c6:	9215      	str	r2, [sp, #84]	; 0x54
 80061c8:	7811      	ldrb	r1, [r2, #0]
 80061ca:	292b      	cmp	r1, #43	; 0x2b
 80061cc:	d04c      	beq.n	8006268 <_strtod_l+0xc0>
 80061ce:	d83a      	bhi.n	8006246 <_strtod_l+0x9e>
 80061d0:	290d      	cmp	r1, #13
 80061d2:	d834      	bhi.n	800623e <_strtod_l+0x96>
 80061d4:	2908      	cmp	r1, #8
 80061d6:	d834      	bhi.n	8006242 <_strtod_l+0x9a>
 80061d8:	2900      	cmp	r1, #0
 80061da:	d03d      	beq.n	8006258 <_strtod_l+0xb0>
 80061dc:	2200      	movs	r2, #0
 80061de:	920a      	str	r2, [sp, #40]	; 0x28
 80061e0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80061e2:	7832      	ldrb	r2, [r6, #0]
 80061e4:	2a30      	cmp	r2, #48	; 0x30
 80061e6:	f040 80b4 	bne.w	8006352 <_strtod_l+0x1aa>
 80061ea:	7872      	ldrb	r2, [r6, #1]
 80061ec:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80061f0:	2a58      	cmp	r2, #88	; 0x58
 80061f2:	d170      	bne.n	80062d6 <_strtod_l+0x12e>
 80061f4:	9302      	str	r3, [sp, #8]
 80061f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061f8:	9301      	str	r3, [sp, #4]
 80061fa:	ab16      	add	r3, sp, #88	; 0x58
 80061fc:	9300      	str	r3, [sp, #0]
 80061fe:	4a8e      	ldr	r2, [pc, #568]	; (8006438 <_strtod_l+0x290>)
 8006200:	ab17      	add	r3, sp, #92	; 0x5c
 8006202:	a915      	add	r1, sp, #84	; 0x54
 8006204:	4620      	mov	r0, r4
 8006206:	f001 f97f 	bl	8007508 <__gethex>
 800620a:	f010 070f 	ands.w	r7, r0, #15
 800620e:	4605      	mov	r5, r0
 8006210:	d005      	beq.n	800621e <_strtod_l+0x76>
 8006212:	2f06      	cmp	r7, #6
 8006214:	d12a      	bne.n	800626c <_strtod_l+0xc4>
 8006216:	3601      	adds	r6, #1
 8006218:	2300      	movs	r3, #0
 800621a:	9615      	str	r6, [sp, #84]	; 0x54
 800621c:	930a      	str	r3, [sp, #40]	; 0x28
 800621e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006220:	2b00      	cmp	r3, #0
 8006222:	f040 857f 	bne.w	8006d24 <_strtod_l+0xb7c>
 8006226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006228:	b1db      	cbz	r3, 8006262 <_strtod_l+0xba>
 800622a:	4642      	mov	r2, r8
 800622c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006230:	ec43 2b10 	vmov	d0, r2, r3
 8006234:	b01b      	add	sp, #108	; 0x6c
 8006236:	ecbd 8b02 	vpop	{d8}
 800623a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800623e:	2920      	cmp	r1, #32
 8006240:	d1cc      	bne.n	80061dc <_strtod_l+0x34>
 8006242:	3201      	adds	r2, #1
 8006244:	e7bf      	b.n	80061c6 <_strtod_l+0x1e>
 8006246:	292d      	cmp	r1, #45	; 0x2d
 8006248:	d1c8      	bne.n	80061dc <_strtod_l+0x34>
 800624a:	2101      	movs	r1, #1
 800624c:	910a      	str	r1, [sp, #40]	; 0x28
 800624e:	1c51      	adds	r1, r2, #1
 8006250:	9115      	str	r1, [sp, #84]	; 0x54
 8006252:	7852      	ldrb	r2, [r2, #1]
 8006254:	2a00      	cmp	r2, #0
 8006256:	d1c3      	bne.n	80061e0 <_strtod_l+0x38>
 8006258:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800625a:	9515      	str	r5, [sp, #84]	; 0x54
 800625c:	2b00      	cmp	r3, #0
 800625e:	f040 855f 	bne.w	8006d20 <_strtod_l+0xb78>
 8006262:	4642      	mov	r2, r8
 8006264:	464b      	mov	r3, r9
 8006266:	e7e3      	b.n	8006230 <_strtod_l+0x88>
 8006268:	2100      	movs	r1, #0
 800626a:	e7ef      	b.n	800624c <_strtod_l+0xa4>
 800626c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800626e:	b13a      	cbz	r2, 8006280 <_strtod_l+0xd8>
 8006270:	2135      	movs	r1, #53	; 0x35
 8006272:	a818      	add	r0, sp, #96	; 0x60
 8006274:	f002 f967 	bl	8008546 <__copybits>
 8006278:	9916      	ldr	r1, [sp, #88]	; 0x58
 800627a:	4620      	mov	r0, r4
 800627c:	f001 fd3a 	bl	8007cf4 <_Bfree>
 8006280:	3f01      	subs	r7, #1
 8006282:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006284:	2f04      	cmp	r7, #4
 8006286:	d806      	bhi.n	8006296 <_strtod_l+0xee>
 8006288:	e8df f007 	tbb	[pc, r7]
 800628c:	201d0314 	.word	0x201d0314
 8006290:	14          	.byte	0x14
 8006291:	00          	.byte	0x00
 8006292:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8006296:	05e9      	lsls	r1, r5, #23
 8006298:	bf48      	it	mi
 800629a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800629e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80062a2:	0d1b      	lsrs	r3, r3, #20
 80062a4:	051b      	lsls	r3, r3, #20
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d1b9      	bne.n	800621e <_strtod_l+0x76>
 80062aa:	f001 f811 	bl	80072d0 <__errno>
 80062ae:	2322      	movs	r3, #34	; 0x22
 80062b0:	6003      	str	r3, [r0, #0]
 80062b2:	e7b4      	b.n	800621e <_strtod_l+0x76>
 80062b4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80062b8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80062bc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80062c0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80062c4:	e7e7      	b.n	8006296 <_strtod_l+0xee>
 80062c6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006440 <_strtod_l+0x298>
 80062ca:	e7e4      	b.n	8006296 <_strtod_l+0xee>
 80062cc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80062d0:	f04f 38ff 	mov.w	r8, #4294967295
 80062d4:	e7df      	b.n	8006296 <_strtod_l+0xee>
 80062d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80062d8:	1c5a      	adds	r2, r3, #1
 80062da:	9215      	str	r2, [sp, #84]	; 0x54
 80062dc:	785b      	ldrb	r3, [r3, #1]
 80062de:	2b30      	cmp	r3, #48	; 0x30
 80062e0:	d0f9      	beq.n	80062d6 <_strtod_l+0x12e>
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d09b      	beq.n	800621e <_strtod_l+0x76>
 80062e6:	2301      	movs	r3, #1
 80062e8:	f04f 0a00 	mov.w	sl, #0
 80062ec:	9304      	str	r3, [sp, #16]
 80062ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80062f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80062f2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80062f6:	46d3      	mov	fp, sl
 80062f8:	220a      	movs	r2, #10
 80062fa:	9815      	ldr	r0, [sp, #84]	; 0x54
 80062fc:	7806      	ldrb	r6, [r0, #0]
 80062fe:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006302:	b2d9      	uxtb	r1, r3
 8006304:	2909      	cmp	r1, #9
 8006306:	d926      	bls.n	8006356 <_strtod_l+0x1ae>
 8006308:	494c      	ldr	r1, [pc, #304]	; (800643c <_strtod_l+0x294>)
 800630a:	2201      	movs	r2, #1
 800630c:	f000 ff2b 	bl	8007166 <strncmp>
 8006310:	2800      	cmp	r0, #0
 8006312:	d030      	beq.n	8006376 <_strtod_l+0x1ce>
 8006314:	2000      	movs	r0, #0
 8006316:	4632      	mov	r2, r6
 8006318:	9005      	str	r0, [sp, #20]
 800631a:	465e      	mov	r6, fp
 800631c:	4603      	mov	r3, r0
 800631e:	2a65      	cmp	r2, #101	; 0x65
 8006320:	d001      	beq.n	8006326 <_strtod_l+0x17e>
 8006322:	2a45      	cmp	r2, #69	; 0x45
 8006324:	d113      	bne.n	800634e <_strtod_l+0x1a6>
 8006326:	b91e      	cbnz	r6, 8006330 <_strtod_l+0x188>
 8006328:	9a04      	ldr	r2, [sp, #16]
 800632a:	4302      	orrs	r2, r0
 800632c:	d094      	beq.n	8006258 <_strtod_l+0xb0>
 800632e:	2600      	movs	r6, #0
 8006330:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006332:	1c6a      	adds	r2, r5, #1
 8006334:	9215      	str	r2, [sp, #84]	; 0x54
 8006336:	786a      	ldrb	r2, [r5, #1]
 8006338:	2a2b      	cmp	r2, #43	; 0x2b
 800633a:	d074      	beq.n	8006426 <_strtod_l+0x27e>
 800633c:	2a2d      	cmp	r2, #45	; 0x2d
 800633e:	d078      	beq.n	8006432 <_strtod_l+0x28a>
 8006340:	f04f 0c00 	mov.w	ip, #0
 8006344:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006348:	2909      	cmp	r1, #9
 800634a:	d97f      	bls.n	800644c <_strtod_l+0x2a4>
 800634c:	9515      	str	r5, [sp, #84]	; 0x54
 800634e:	2700      	movs	r7, #0
 8006350:	e09e      	b.n	8006490 <_strtod_l+0x2e8>
 8006352:	2300      	movs	r3, #0
 8006354:	e7c8      	b.n	80062e8 <_strtod_l+0x140>
 8006356:	f1bb 0f08 	cmp.w	fp, #8
 800635a:	bfd8      	it	le
 800635c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800635e:	f100 0001 	add.w	r0, r0, #1
 8006362:	bfda      	itte	le
 8006364:	fb02 3301 	mlale	r3, r2, r1, r3
 8006368:	9309      	strle	r3, [sp, #36]	; 0x24
 800636a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800636e:	f10b 0b01 	add.w	fp, fp, #1
 8006372:	9015      	str	r0, [sp, #84]	; 0x54
 8006374:	e7c1      	b.n	80062fa <_strtod_l+0x152>
 8006376:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006378:	1c5a      	adds	r2, r3, #1
 800637a:	9215      	str	r2, [sp, #84]	; 0x54
 800637c:	785a      	ldrb	r2, [r3, #1]
 800637e:	f1bb 0f00 	cmp.w	fp, #0
 8006382:	d037      	beq.n	80063f4 <_strtod_l+0x24c>
 8006384:	9005      	str	r0, [sp, #20]
 8006386:	465e      	mov	r6, fp
 8006388:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800638c:	2b09      	cmp	r3, #9
 800638e:	d912      	bls.n	80063b6 <_strtod_l+0x20e>
 8006390:	2301      	movs	r3, #1
 8006392:	e7c4      	b.n	800631e <_strtod_l+0x176>
 8006394:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006396:	1c5a      	adds	r2, r3, #1
 8006398:	9215      	str	r2, [sp, #84]	; 0x54
 800639a:	785a      	ldrb	r2, [r3, #1]
 800639c:	3001      	adds	r0, #1
 800639e:	2a30      	cmp	r2, #48	; 0x30
 80063a0:	d0f8      	beq.n	8006394 <_strtod_l+0x1ec>
 80063a2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80063a6:	2b08      	cmp	r3, #8
 80063a8:	f200 84c1 	bhi.w	8006d2e <_strtod_l+0xb86>
 80063ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80063ae:	9005      	str	r0, [sp, #20]
 80063b0:	2000      	movs	r0, #0
 80063b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80063b4:	4606      	mov	r6, r0
 80063b6:	3a30      	subs	r2, #48	; 0x30
 80063b8:	f100 0301 	add.w	r3, r0, #1
 80063bc:	d014      	beq.n	80063e8 <_strtod_l+0x240>
 80063be:	9905      	ldr	r1, [sp, #20]
 80063c0:	4419      	add	r1, r3
 80063c2:	9105      	str	r1, [sp, #20]
 80063c4:	4633      	mov	r3, r6
 80063c6:	eb00 0c06 	add.w	ip, r0, r6
 80063ca:	210a      	movs	r1, #10
 80063cc:	4563      	cmp	r3, ip
 80063ce:	d113      	bne.n	80063f8 <_strtod_l+0x250>
 80063d0:	1833      	adds	r3, r6, r0
 80063d2:	2b08      	cmp	r3, #8
 80063d4:	f106 0601 	add.w	r6, r6, #1
 80063d8:	4406      	add	r6, r0
 80063da:	dc1a      	bgt.n	8006412 <_strtod_l+0x26a>
 80063dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063de:	230a      	movs	r3, #10
 80063e0:	fb03 2301 	mla	r3, r3, r1, r2
 80063e4:	9309      	str	r3, [sp, #36]	; 0x24
 80063e6:	2300      	movs	r3, #0
 80063e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80063ea:	1c51      	adds	r1, r2, #1
 80063ec:	9115      	str	r1, [sp, #84]	; 0x54
 80063ee:	7852      	ldrb	r2, [r2, #1]
 80063f0:	4618      	mov	r0, r3
 80063f2:	e7c9      	b.n	8006388 <_strtod_l+0x1e0>
 80063f4:	4658      	mov	r0, fp
 80063f6:	e7d2      	b.n	800639e <_strtod_l+0x1f6>
 80063f8:	2b08      	cmp	r3, #8
 80063fa:	f103 0301 	add.w	r3, r3, #1
 80063fe:	dc03      	bgt.n	8006408 <_strtod_l+0x260>
 8006400:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006402:	434f      	muls	r7, r1
 8006404:	9709      	str	r7, [sp, #36]	; 0x24
 8006406:	e7e1      	b.n	80063cc <_strtod_l+0x224>
 8006408:	2b10      	cmp	r3, #16
 800640a:	bfd8      	it	le
 800640c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006410:	e7dc      	b.n	80063cc <_strtod_l+0x224>
 8006412:	2e10      	cmp	r6, #16
 8006414:	bfdc      	itt	le
 8006416:	230a      	movle	r3, #10
 8006418:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800641c:	e7e3      	b.n	80063e6 <_strtod_l+0x23e>
 800641e:	2300      	movs	r3, #0
 8006420:	9305      	str	r3, [sp, #20]
 8006422:	2301      	movs	r3, #1
 8006424:	e780      	b.n	8006328 <_strtod_l+0x180>
 8006426:	f04f 0c00 	mov.w	ip, #0
 800642a:	1caa      	adds	r2, r5, #2
 800642c:	9215      	str	r2, [sp, #84]	; 0x54
 800642e:	78aa      	ldrb	r2, [r5, #2]
 8006430:	e788      	b.n	8006344 <_strtod_l+0x19c>
 8006432:	f04f 0c01 	mov.w	ip, #1
 8006436:	e7f8      	b.n	800642a <_strtod_l+0x282>
 8006438:	08009108 	.word	0x08009108
 800643c:	080090f8 	.word	0x080090f8
 8006440:	7ff00000 	.word	0x7ff00000
 8006444:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006446:	1c51      	adds	r1, r2, #1
 8006448:	9115      	str	r1, [sp, #84]	; 0x54
 800644a:	7852      	ldrb	r2, [r2, #1]
 800644c:	2a30      	cmp	r2, #48	; 0x30
 800644e:	d0f9      	beq.n	8006444 <_strtod_l+0x29c>
 8006450:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006454:	2908      	cmp	r1, #8
 8006456:	f63f af7a 	bhi.w	800634e <_strtod_l+0x1a6>
 800645a:	3a30      	subs	r2, #48	; 0x30
 800645c:	9208      	str	r2, [sp, #32]
 800645e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006460:	920c      	str	r2, [sp, #48]	; 0x30
 8006462:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006464:	1c57      	adds	r7, r2, #1
 8006466:	9715      	str	r7, [sp, #84]	; 0x54
 8006468:	7852      	ldrb	r2, [r2, #1]
 800646a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800646e:	f1be 0f09 	cmp.w	lr, #9
 8006472:	d938      	bls.n	80064e6 <_strtod_l+0x33e>
 8006474:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006476:	1a7f      	subs	r7, r7, r1
 8006478:	2f08      	cmp	r7, #8
 800647a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800647e:	dc03      	bgt.n	8006488 <_strtod_l+0x2e0>
 8006480:	9908      	ldr	r1, [sp, #32]
 8006482:	428f      	cmp	r7, r1
 8006484:	bfa8      	it	ge
 8006486:	460f      	movge	r7, r1
 8006488:	f1bc 0f00 	cmp.w	ip, #0
 800648c:	d000      	beq.n	8006490 <_strtod_l+0x2e8>
 800648e:	427f      	negs	r7, r7
 8006490:	2e00      	cmp	r6, #0
 8006492:	d14f      	bne.n	8006534 <_strtod_l+0x38c>
 8006494:	9904      	ldr	r1, [sp, #16]
 8006496:	4301      	orrs	r1, r0
 8006498:	f47f aec1 	bne.w	800621e <_strtod_l+0x76>
 800649c:	2b00      	cmp	r3, #0
 800649e:	f47f aedb 	bne.w	8006258 <_strtod_l+0xb0>
 80064a2:	2a69      	cmp	r2, #105	; 0x69
 80064a4:	d029      	beq.n	80064fa <_strtod_l+0x352>
 80064a6:	dc26      	bgt.n	80064f6 <_strtod_l+0x34e>
 80064a8:	2a49      	cmp	r2, #73	; 0x49
 80064aa:	d026      	beq.n	80064fa <_strtod_l+0x352>
 80064ac:	2a4e      	cmp	r2, #78	; 0x4e
 80064ae:	f47f aed3 	bne.w	8006258 <_strtod_l+0xb0>
 80064b2:	499b      	ldr	r1, [pc, #620]	; (8006720 <_strtod_l+0x578>)
 80064b4:	a815      	add	r0, sp, #84	; 0x54
 80064b6:	f001 fa67 	bl	8007988 <__match>
 80064ba:	2800      	cmp	r0, #0
 80064bc:	f43f aecc 	beq.w	8006258 <_strtod_l+0xb0>
 80064c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	2b28      	cmp	r3, #40	; 0x28
 80064c6:	d12f      	bne.n	8006528 <_strtod_l+0x380>
 80064c8:	4996      	ldr	r1, [pc, #600]	; (8006724 <_strtod_l+0x57c>)
 80064ca:	aa18      	add	r2, sp, #96	; 0x60
 80064cc:	a815      	add	r0, sp, #84	; 0x54
 80064ce:	f001 fa6f 	bl	80079b0 <__hexnan>
 80064d2:	2805      	cmp	r0, #5
 80064d4:	d128      	bne.n	8006528 <_strtod_l+0x380>
 80064d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80064d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80064dc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80064e0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80064e4:	e69b      	b.n	800621e <_strtod_l+0x76>
 80064e6:	9f08      	ldr	r7, [sp, #32]
 80064e8:	210a      	movs	r1, #10
 80064ea:	fb01 2107 	mla	r1, r1, r7, r2
 80064ee:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80064f2:	9208      	str	r2, [sp, #32]
 80064f4:	e7b5      	b.n	8006462 <_strtod_l+0x2ba>
 80064f6:	2a6e      	cmp	r2, #110	; 0x6e
 80064f8:	e7d9      	b.n	80064ae <_strtod_l+0x306>
 80064fa:	498b      	ldr	r1, [pc, #556]	; (8006728 <_strtod_l+0x580>)
 80064fc:	a815      	add	r0, sp, #84	; 0x54
 80064fe:	f001 fa43 	bl	8007988 <__match>
 8006502:	2800      	cmp	r0, #0
 8006504:	f43f aea8 	beq.w	8006258 <_strtod_l+0xb0>
 8006508:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800650a:	4988      	ldr	r1, [pc, #544]	; (800672c <_strtod_l+0x584>)
 800650c:	3b01      	subs	r3, #1
 800650e:	a815      	add	r0, sp, #84	; 0x54
 8006510:	9315      	str	r3, [sp, #84]	; 0x54
 8006512:	f001 fa39 	bl	8007988 <__match>
 8006516:	b910      	cbnz	r0, 800651e <_strtod_l+0x376>
 8006518:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800651a:	3301      	adds	r3, #1
 800651c:	9315      	str	r3, [sp, #84]	; 0x54
 800651e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800673c <_strtod_l+0x594>
 8006522:	f04f 0800 	mov.w	r8, #0
 8006526:	e67a      	b.n	800621e <_strtod_l+0x76>
 8006528:	4881      	ldr	r0, [pc, #516]	; (8006730 <_strtod_l+0x588>)
 800652a:	f000 ff0d 	bl	8007348 <nan>
 800652e:	ec59 8b10 	vmov	r8, r9, d0
 8006532:	e674      	b.n	800621e <_strtod_l+0x76>
 8006534:	9b05      	ldr	r3, [sp, #20]
 8006536:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006538:	1afb      	subs	r3, r7, r3
 800653a:	f1bb 0f00 	cmp.w	fp, #0
 800653e:	bf08      	it	eq
 8006540:	46b3      	moveq	fp, r6
 8006542:	2e10      	cmp	r6, #16
 8006544:	9308      	str	r3, [sp, #32]
 8006546:	4635      	mov	r5, r6
 8006548:	bfa8      	it	ge
 800654a:	2510      	movge	r5, #16
 800654c:	f7f9 ffda 	bl	8000504 <__aeabi_ui2d>
 8006550:	2e09      	cmp	r6, #9
 8006552:	4680      	mov	r8, r0
 8006554:	4689      	mov	r9, r1
 8006556:	dd13      	ble.n	8006580 <_strtod_l+0x3d8>
 8006558:	4b76      	ldr	r3, [pc, #472]	; (8006734 <_strtod_l+0x58c>)
 800655a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800655e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006562:	f7fa f849 	bl	80005f8 <__aeabi_dmul>
 8006566:	4680      	mov	r8, r0
 8006568:	4650      	mov	r0, sl
 800656a:	4689      	mov	r9, r1
 800656c:	f7f9 ffca 	bl	8000504 <__aeabi_ui2d>
 8006570:	4602      	mov	r2, r0
 8006572:	460b      	mov	r3, r1
 8006574:	4640      	mov	r0, r8
 8006576:	4649      	mov	r1, r9
 8006578:	f7f9 fe88 	bl	800028c <__adddf3>
 800657c:	4680      	mov	r8, r0
 800657e:	4689      	mov	r9, r1
 8006580:	2e0f      	cmp	r6, #15
 8006582:	dc38      	bgt.n	80065f6 <_strtod_l+0x44e>
 8006584:	9b08      	ldr	r3, [sp, #32]
 8006586:	2b00      	cmp	r3, #0
 8006588:	f43f ae49 	beq.w	800621e <_strtod_l+0x76>
 800658c:	dd24      	ble.n	80065d8 <_strtod_l+0x430>
 800658e:	2b16      	cmp	r3, #22
 8006590:	dc0b      	bgt.n	80065aa <_strtod_l+0x402>
 8006592:	4968      	ldr	r1, [pc, #416]	; (8006734 <_strtod_l+0x58c>)
 8006594:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006598:	e9d1 0100 	ldrd	r0, r1, [r1]
 800659c:	4642      	mov	r2, r8
 800659e:	464b      	mov	r3, r9
 80065a0:	f7fa f82a 	bl	80005f8 <__aeabi_dmul>
 80065a4:	4680      	mov	r8, r0
 80065a6:	4689      	mov	r9, r1
 80065a8:	e639      	b.n	800621e <_strtod_l+0x76>
 80065aa:	9a08      	ldr	r2, [sp, #32]
 80065ac:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80065b0:	4293      	cmp	r3, r2
 80065b2:	db20      	blt.n	80065f6 <_strtod_l+0x44e>
 80065b4:	4c5f      	ldr	r4, [pc, #380]	; (8006734 <_strtod_l+0x58c>)
 80065b6:	f1c6 060f 	rsb	r6, r6, #15
 80065ba:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80065be:	4642      	mov	r2, r8
 80065c0:	464b      	mov	r3, r9
 80065c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065c6:	f7fa f817 	bl	80005f8 <__aeabi_dmul>
 80065ca:	9b08      	ldr	r3, [sp, #32]
 80065cc:	1b9e      	subs	r6, r3, r6
 80065ce:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80065d2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80065d6:	e7e3      	b.n	80065a0 <_strtod_l+0x3f8>
 80065d8:	9b08      	ldr	r3, [sp, #32]
 80065da:	3316      	adds	r3, #22
 80065dc:	db0b      	blt.n	80065f6 <_strtod_l+0x44e>
 80065de:	9b05      	ldr	r3, [sp, #20]
 80065e0:	1bdf      	subs	r7, r3, r7
 80065e2:	4b54      	ldr	r3, [pc, #336]	; (8006734 <_strtod_l+0x58c>)
 80065e4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80065e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065ec:	4640      	mov	r0, r8
 80065ee:	4649      	mov	r1, r9
 80065f0:	f7fa f92c 	bl	800084c <__aeabi_ddiv>
 80065f4:	e7d6      	b.n	80065a4 <_strtod_l+0x3fc>
 80065f6:	9b08      	ldr	r3, [sp, #32]
 80065f8:	1b75      	subs	r5, r6, r5
 80065fa:	441d      	add	r5, r3
 80065fc:	2d00      	cmp	r5, #0
 80065fe:	dd70      	ble.n	80066e2 <_strtod_l+0x53a>
 8006600:	f015 030f 	ands.w	r3, r5, #15
 8006604:	d00a      	beq.n	800661c <_strtod_l+0x474>
 8006606:	494b      	ldr	r1, [pc, #300]	; (8006734 <_strtod_l+0x58c>)
 8006608:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800660c:	4642      	mov	r2, r8
 800660e:	464b      	mov	r3, r9
 8006610:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006614:	f7f9 fff0 	bl	80005f8 <__aeabi_dmul>
 8006618:	4680      	mov	r8, r0
 800661a:	4689      	mov	r9, r1
 800661c:	f035 050f 	bics.w	r5, r5, #15
 8006620:	d04d      	beq.n	80066be <_strtod_l+0x516>
 8006622:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8006626:	dd22      	ble.n	800666e <_strtod_l+0x4c6>
 8006628:	2500      	movs	r5, #0
 800662a:	46ab      	mov	fp, r5
 800662c:	9509      	str	r5, [sp, #36]	; 0x24
 800662e:	9505      	str	r5, [sp, #20]
 8006630:	2322      	movs	r3, #34	; 0x22
 8006632:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800673c <_strtod_l+0x594>
 8006636:	6023      	str	r3, [r4, #0]
 8006638:	f04f 0800 	mov.w	r8, #0
 800663c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800663e:	2b00      	cmp	r3, #0
 8006640:	f43f aded 	beq.w	800621e <_strtod_l+0x76>
 8006644:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006646:	4620      	mov	r0, r4
 8006648:	f001 fb54 	bl	8007cf4 <_Bfree>
 800664c:	9905      	ldr	r1, [sp, #20]
 800664e:	4620      	mov	r0, r4
 8006650:	f001 fb50 	bl	8007cf4 <_Bfree>
 8006654:	4659      	mov	r1, fp
 8006656:	4620      	mov	r0, r4
 8006658:	f001 fb4c 	bl	8007cf4 <_Bfree>
 800665c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800665e:	4620      	mov	r0, r4
 8006660:	f001 fb48 	bl	8007cf4 <_Bfree>
 8006664:	4629      	mov	r1, r5
 8006666:	4620      	mov	r0, r4
 8006668:	f001 fb44 	bl	8007cf4 <_Bfree>
 800666c:	e5d7      	b.n	800621e <_strtod_l+0x76>
 800666e:	4b32      	ldr	r3, [pc, #200]	; (8006738 <_strtod_l+0x590>)
 8006670:	9304      	str	r3, [sp, #16]
 8006672:	2300      	movs	r3, #0
 8006674:	112d      	asrs	r5, r5, #4
 8006676:	4640      	mov	r0, r8
 8006678:	4649      	mov	r1, r9
 800667a:	469a      	mov	sl, r3
 800667c:	2d01      	cmp	r5, #1
 800667e:	dc21      	bgt.n	80066c4 <_strtod_l+0x51c>
 8006680:	b10b      	cbz	r3, 8006686 <_strtod_l+0x4de>
 8006682:	4680      	mov	r8, r0
 8006684:	4689      	mov	r9, r1
 8006686:	492c      	ldr	r1, [pc, #176]	; (8006738 <_strtod_l+0x590>)
 8006688:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800668c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006690:	4642      	mov	r2, r8
 8006692:	464b      	mov	r3, r9
 8006694:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006698:	f7f9 ffae 	bl	80005f8 <__aeabi_dmul>
 800669c:	4b27      	ldr	r3, [pc, #156]	; (800673c <_strtod_l+0x594>)
 800669e:	460a      	mov	r2, r1
 80066a0:	400b      	ands	r3, r1
 80066a2:	4927      	ldr	r1, [pc, #156]	; (8006740 <_strtod_l+0x598>)
 80066a4:	428b      	cmp	r3, r1
 80066a6:	4680      	mov	r8, r0
 80066a8:	d8be      	bhi.n	8006628 <_strtod_l+0x480>
 80066aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80066ae:	428b      	cmp	r3, r1
 80066b0:	bf86      	itte	hi
 80066b2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8006744 <_strtod_l+0x59c>
 80066b6:	f04f 38ff 	movhi.w	r8, #4294967295
 80066ba:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80066be:	2300      	movs	r3, #0
 80066c0:	9304      	str	r3, [sp, #16]
 80066c2:	e07b      	b.n	80067bc <_strtod_l+0x614>
 80066c4:	07ea      	lsls	r2, r5, #31
 80066c6:	d505      	bpl.n	80066d4 <_strtod_l+0x52c>
 80066c8:	9b04      	ldr	r3, [sp, #16]
 80066ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ce:	f7f9 ff93 	bl	80005f8 <__aeabi_dmul>
 80066d2:	2301      	movs	r3, #1
 80066d4:	9a04      	ldr	r2, [sp, #16]
 80066d6:	3208      	adds	r2, #8
 80066d8:	f10a 0a01 	add.w	sl, sl, #1
 80066dc:	106d      	asrs	r5, r5, #1
 80066de:	9204      	str	r2, [sp, #16]
 80066e0:	e7cc      	b.n	800667c <_strtod_l+0x4d4>
 80066e2:	d0ec      	beq.n	80066be <_strtod_l+0x516>
 80066e4:	426d      	negs	r5, r5
 80066e6:	f015 020f 	ands.w	r2, r5, #15
 80066ea:	d00a      	beq.n	8006702 <_strtod_l+0x55a>
 80066ec:	4b11      	ldr	r3, [pc, #68]	; (8006734 <_strtod_l+0x58c>)
 80066ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066f2:	4640      	mov	r0, r8
 80066f4:	4649      	mov	r1, r9
 80066f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fa:	f7fa f8a7 	bl	800084c <__aeabi_ddiv>
 80066fe:	4680      	mov	r8, r0
 8006700:	4689      	mov	r9, r1
 8006702:	112d      	asrs	r5, r5, #4
 8006704:	d0db      	beq.n	80066be <_strtod_l+0x516>
 8006706:	2d1f      	cmp	r5, #31
 8006708:	dd1e      	ble.n	8006748 <_strtod_l+0x5a0>
 800670a:	2500      	movs	r5, #0
 800670c:	46ab      	mov	fp, r5
 800670e:	9509      	str	r5, [sp, #36]	; 0x24
 8006710:	9505      	str	r5, [sp, #20]
 8006712:	2322      	movs	r3, #34	; 0x22
 8006714:	f04f 0800 	mov.w	r8, #0
 8006718:	f04f 0900 	mov.w	r9, #0
 800671c:	6023      	str	r3, [r4, #0]
 800671e:	e78d      	b.n	800663c <_strtod_l+0x494>
 8006720:	08009103 	.word	0x08009103
 8006724:	0800911c 	.word	0x0800911c
 8006728:	080090fa 	.word	0x080090fa
 800672c:	080090fd 	.word	0x080090fd
 8006730:	0800930d 	.word	0x0800930d
 8006734:	08009400 	.word	0x08009400
 8006738:	080093d8 	.word	0x080093d8
 800673c:	7ff00000 	.word	0x7ff00000
 8006740:	7ca00000 	.word	0x7ca00000
 8006744:	7fefffff 	.word	0x7fefffff
 8006748:	f015 0310 	ands.w	r3, r5, #16
 800674c:	bf18      	it	ne
 800674e:	236a      	movne	r3, #106	; 0x6a
 8006750:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8006af4 <_strtod_l+0x94c>
 8006754:	9304      	str	r3, [sp, #16]
 8006756:	4640      	mov	r0, r8
 8006758:	4649      	mov	r1, r9
 800675a:	2300      	movs	r3, #0
 800675c:	07ea      	lsls	r2, r5, #31
 800675e:	d504      	bpl.n	800676a <_strtod_l+0x5c2>
 8006760:	e9da 2300 	ldrd	r2, r3, [sl]
 8006764:	f7f9 ff48 	bl	80005f8 <__aeabi_dmul>
 8006768:	2301      	movs	r3, #1
 800676a:	106d      	asrs	r5, r5, #1
 800676c:	f10a 0a08 	add.w	sl, sl, #8
 8006770:	d1f4      	bne.n	800675c <_strtod_l+0x5b4>
 8006772:	b10b      	cbz	r3, 8006778 <_strtod_l+0x5d0>
 8006774:	4680      	mov	r8, r0
 8006776:	4689      	mov	r9, r1
 8006778:	9b04      	ldr	r3, [sp, #16]
 800677a:	b1bb      	cbz	r3, 80067ac <_strtod_l+0x604>
 800677c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006780:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006784:	2b00      	cmp	r3, #0
 8006786:	4649      	mov	r1, r9
 8006788:	dd10      	ble.n	80067ac <_strtod_l+0x604>
 800678a:	2b1f      	cmp	r3, #31
 800678c:	f340 811e 	ble.w	80069cc <_strtod_l+0x824>
 8006790:	2b34      	cmp	r3, #52	; 0x34
 8006792:	bfde      	ittt	le
 8006794:	f04f 33ff 	movle.w	r3, #4294967295
 8006798:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800679c:	4093      	lslle	r3, r2
 800679e:	f04f 0800 	mov.w	r8, #0
 80067a2:	bfcc      	ite	gt
 80067a4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80067a8:	ea03 0901 	andle.w	r9, r3, r1
 80067ac:	2200      	movs	r2, #0
 80067ae:	2300      	movs	r3, #0
 80067b0:	4640      	mov	r0, r8
 80067b2:	4649      	mov	r1, r9
 80067b4:	f7fa f988 	bl	8000ac8 <__aeabi_dcmpeq>
 80067b8:	2800      	cmp	r0, #0
 80067ba:	d1a6      	bne.n	800670a <_strtod_l+0x562>
 80067bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067be:	9300      	str	r3, [sp, #0]
 80067c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80067c2:	4633      	mov	r3, r6
 80067c4:	465a      	mov	r2, fp
 80067c6:	4620      	mov	r0, r4
 80067c8:	f001 fafc 	bl	8007dc4 <__s2b>
 80067cc:	9009      	str	r0, [sp, #36]	; 0x24
 80067ce:	2800      	cmp	r0, #0
 80067d0:	f43f af2a 	beq.w	8006628 <_strtod_l+0x480>
 80067d4:	9a08      	ldr	r2, [sp, #32]
 80067d6:	9b05      	ldr	r3, [sp, #20]
 80067d8:	2a00      	cmp	r2, #0
 80067da:	eba3 0307 	sub.w	r3, r3, r7
 80067de:	bfa8      	it	ge
 80067e0:	2300      	movge	r3, #0
 80067e2:	930c      	str	r3, [sp, #48]	; 0x30
 80067e4:	2500      	movs	r5, #0
 80067e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80067ea:	9312      	str	r3, [sp, #72]	; 0x48
 80067ec:	46ab      	mov	fp, r5
 80067ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067f0:	4620      	mov	r0, r4
 80067f2:	6859      	ldr	r1, [r3, #4]
 80067f4:	f001 fa3e 	bl	8007c74 <_Balloc>
 80067f8:	9005      	str	r0, [sp, #20]
 80067fa:	2800      	cmp	r0, #0
 80067fc:	f43f af18 	beq.w	8006630 <_strtod_l+0x488>
 8006800:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006802:	691a      	ldr	r2, [r3, #16]
 8006804:	3202      	adds	r2, #2
 8006806:	f103 010c 	add.w	r1, r3, #12
 800680a:	0092      	lsls	r2, r2, #2
 800680c:	300c      	adds	r0, #12
 800680e:	f000 fd8c 	bl	800732a <memcpy>
 8006812:	ec49 8b10 	vmov	d0, r8, r9
 8006816:	aa18      	add	r2, sp, #96	; 0x60
 8006818:	a917      	add	r1, sp, #92	; 0x5c
 800681a:	4620      	mov	r0, r4
 800681c:	f001 fe06 	bl	800842c <__d2b>
 8006820:	ec49 8b18 	vmov	d8, r8, r9
 8006824:	9016      	str	r0, [sp, #88]	; 0x58
 8006826:	2800      	cmp	r0, #0
 8006828:	f43f af02 	beq.w	8006630 <_strtod_l+0x488>
 800682c:	2101      	movs	r1, #1
 800682e:	4620      	mov	r0, r4
 8006830:	f001 fb60 	bl	8007ef4 <__i2b>
 8006834:	4683      	mov	fp, r0
 8006836:	2800      	cmp	r0, #0
 8006838:	f43f aefa 	beq.w	8006630 <_strtod_l+0x488>
 800683c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800683e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006840:	2e00      	cmp	r6, #0
 8006842:	bfab      	itete	ge
 8006844:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8006846:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8006848:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800684a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800684e:	bfac      	ite	ge
 8006850:	eb06 0a03 	addge.w	sl, r6, r3
 8006854:	1b9f      	sublt	r7, r3, r6
 8006856:	9b04      	ldr	r3, [sp, #16]
 8006858:	1af6      	subs	r6, r6, r3
 800685a:	4416      	add	r6, r2
 800685c:	4ba0      	ldr	r3, [pc, #640]	; (8006ae0 <_strtod_l+0x938>)
 800685e:	3e01      	subs	r6, #1
 8006860:	429e      	cmp	r6, r3
 8006862:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006866:	f280 80c4 	bge.w	80069f2 <_strtod_l+0x84a>
 800686a:	1b9b      	subs	r3, r3, r6
 800686c:	2b1f      	cmp	r3, #31
 800686e:	eba2 0203 	sub.w	r2, r2, r3
 8006872:	f04f 0101 	mov.w	r1, #1
 8006876:	f300 80b0 	bgt.w	80069da <_strtod_l+0x832>
 800687a:	fa01 f303 	lsl.w	r3, r1, r3
 800687e:	930e      	str	r3, [sp, #56]	; 0x38
 8006880:	2300      	movs	r3, #0
 8006882:	930d      	str	r3, [sp, #52]	; 0x34
 8006884:	eb0a 0602 	add.w	r6, sl, r2
 8006888:	9b04      	ldr	r3, [sp, #16]
 800688a:	45b2      	cmp	sl, r6
 800688c:	4417      	add	r7, r2
 800688e:	441f      	add	r7, r3
 8006890:	4653      	mov	r3, sl
 8006892:	bfa8      	it	ge
 8006894:	4633      	movge	r3, r6
 8006896:	42bb      	cmp	r3, r7
 8006898:	bfa8      	it	ge
 800689a:	463b      	movge	r3, r7
 800689c:	2b00      	cmp	r3, #0
 800689e:	bfc2      	ittt	gt
 80068a0:	1af6      	subgt	r6, r6, r3
 80068a2:	1aff      	subgt	r7, r7, r3
 80068a4:	ebaa 0a03 	subgt.w	sl, sl, r3
 80068a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	dd17      	ble.n	80068de <_strtod_l+0x736>
 80068ae:	4659      	mov	r1, fp
 80068b0:	461a      	mov	r2, r3
 80068b2:	4620      	mov	r0, r4
 80068b4:	f001 fbde 	bl	8008074 <__pow5mult>
 80068b8:	4683      	mov	fp, r0
 80068ba:	2800      	cmp	r0, #0
 80068bc:	f43f aeb8 	beq.w	8006630 <_strtod_l+0x488>
 80068c0:	4601      	mov	r1, r0
 80068c2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80068c4:	4620      	mov	r0, r4
 80068c6:	f001 fb2b 	bl	8007f20 <__multiply>
 80068ca:	900b      	str	r0, [sp, #44]	; 0x2c
 80068cc:	2800      	cmp	r0, #0
 80068ce:	f43f aeaf 	beq.w	8006630 <_strtod_l+0x488>
 80068d2:	9916      	ldr	r1, [sp, #88]	; 0x58
 80068d4:	4620      	mov	r0, r4
 80068d6:	f001 fa0d 	bl	8007cf4 <_Bfree>
 80068da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068dc:	9316      	str	r3, [sp, #88]	; 0x58
 80068de:	2e00      	cmp	r6, #0
 80068e0:	f300 808c 	bgt.w	80069fc <_strtod_l+0x854>
 80068e4:	9b08      	ldr	r3, [sp, #32]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	dd08      	ble.n	80068fc <_strtod_l+0x754>
 80068ea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068ec:	9905      	ldr	r1, [sp, #20]
 80068ee:	4620      	mov	r0, r4
 80068f0:	f001 fbc0 	bl	8008074 <__pow5mult>
 80068f4:	9005      	str	r0, [sp, #20]
 80068f6:	2800      	cmp	r0, #0
 80068f8:	f43f ae9a 	beq.w	8006630 <_strtod_l+0x488>
 80068fc:	2f00      	cmp	r7, #0
 80068fe:	dd08      	ble.n	8006912 <_strtod_l+0x76a>
 8006900:	9905      	ldr	r1, [sp, #20]
 8006902:	463a      	mov	r2, r7
 8006904:	4620      	mov	r0, r4
 8006906:	f001 fc0f 	bl	8008128 <__lshift>
 800690a:	9005      	str	r0, [sp, #20]
 800690c:	2800      	cmp	r0, #0
 800690e:	f43f ae8f 	beq.w	8006630 <_strtod_l+0x488>
 8006912:	f1ba 0f00 	cmp.w	sl, #0
 8006916:	dd08      	ble.n	800692a <_strtod_l+0x782>
 8006918:	4659      	mov	r1, fp
 800691a:	4652      	mov	r2, sl
 800691c:	4620      	mov	r0, r4
 800691e:	f001 fc03 	bl	8008128 <__lshift>
 8006922:	4683      	mov	fp, r0
 8006924:	2800      	cmp	r0, #0
 8006926:	f43f ae83 	beq.w	8006630 <_strtod_l+0x488>
 800692a:	9a05      	ldr	r2, [sp, #20]
 800692c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800692e:	4620      	mov	r0, r4
 8006930:	f001 fc82 	bl	8008238 <__mdiff>
 8006934:	4605      	mov	r5, r0
 8006936:	2800      	cmp	r0, #0
 8006938:	f43f ae7a 	beq.w	8006630 <_strtod_l+0x488>
 800693c:	68c3      	ldr	r3, [r0, #12]
 800693e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006940:	2300      	movs	r3, #0
 8006942:	60c3      	str	r3, [r0, #12]
 8006944:	4659      	mov	r1, fp
 8006946:	f001 fc5b 	bl	8008200 <__mcmp>
 800694a:	2800      	cmp	r0, #0
 800694c:	da60      	bge.n	8006a10 <_strtod_l+0x868>
 800694e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006950:	ea53 0308 	orrs.w	r3, r3, r8
 8006954:	f040 8084 	bne.w	8006a60 <_strtod_l+0x8b8>
 8006958:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800695c:	2b00      	cmp	r3, #0
 800695e:	d17f      	bne.n	8006a60 <_strtod_l+0x8b8>
 8006960:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006964:	0d1b      	lsrs	r3, r3, #20
 8006966:	051b      	lsls	r3, r3, #20
 8006968:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800696c:	d978      	bls.n	8006a60 <_strtod_l+0x8b8>
 800696e:	696b      	ldr	r3, [r5, #20]
 8006970:	b913      	cbnz	r3, 8006978 <_strtod_l+0x7d0>
 8006972:	692b      	ldr	r3, [r5, #16]
 8006974:	2b01      	cmp	r3, #1
 8006976:	dd73      	ble.n	8006a60 <_strtod_l+0x8b8>
 8006978:	4629      	mov	r1, r5
 800697a:	2201      	movs	r2, #1
 800697c:	4620      	mov	r0, r4
 800697e:	f001 fbd3 	bl	8008128 <__lshift>
 8006982:	4659      	mov	r1, fp
 8006984:	4605      	mov	r5, r0
 8006986:	f001 fc3b 	bl	8008200 <__mcmp>
 800698a:	2800      	cmp	r0, #0
 800698c:	dd68      	ble.n	8006a60 <_strtod_l+0x8b8>
 800698e:	9904      	ldr	r1, [sp, #16]
 8006990:	4a54      	ldr	r2, [pc, #336]	; (8006ae4 <_strtod_l+0x93c>)
 8006992:	464b      	mov	r3, r9
 8006994:	2900      	cmp	r1, #0
 8006996:	f000 8084 	beq.w	8006aa2 <_strtod_l+0x8fa>
 800699a:	ea02 0109 	and.w	r1, r2, r9
 800699e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80069a2:	dc7e      	bgt.n	8006aa2 <_strtod_l+0x8fa>
 80069a4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80069a8:	f77f aeb3 	ble.w	8006712 <_strtod_l+0x56a>
 80069ac:	4b4e      	ldr	r3, [pc, #312]	; (8006ae8 <_strtod_l+0x940>)
 80069ae:	4640      	mov	r0, r8
 80069b0:	4649      	mov	r1, r9
 80069b2:	2200      	movs	r2, #0
 80069b4:	f7f9 fe20 	bl	80005f8 <__aeabi_dmul>
 80069b8:	4b4a      	ldr	r3, [pc, #296]	; (8006ae4 <_strtod_l+0x93c>)
 80069ba:	400b      	ands	r3, r1
 80069bc:	4680      	mov	r8, r0
 80069be:	4689      	mov	r9, r1
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	f47f ae3f 	bne.w	8006644 <_strtod_l+0x49c>
 80069c6:	2322      	movs	r3, #34	; 0x22
 80069c8:	6023      	str	r3, [r4, #0]
 80069ca:	e63b      	b.n	8006644 <_strtod_l+0x49c>
 80069cc:	f04f 32ff 	mov.w	r2, #4294967295
 80069d0:	fa02 f303 	lsl.w	r3, r2, r3
 80069d4:	ea03 0808 	and.w	r8, r3, r8
 80069d8:	e6e8      	b.n	80067ac <_strtod_l+0x604>
 80069da:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80069de:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80069e2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80069e6:	36e2      	adds	r6, #226	; 0xe2
 80069e8:	fa01 f306 	lsl.w	r3, r1, r6
 80069ec:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80069f0:	e748      	b.n	8006884 <_strtod_l+0x6dc>
 80069f2:	2100      	movs	r1, #0
 80069f4:	2301      	movs	r3, #1
 80069f6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80069fa:	e743      	b.n	8006884 <_strtod_l+0x6dc>
 80069fc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80069fe:	4632      	mov	r2, r6
 8006a00:	4620      	mov	r0, r4
 8006a02:	f001 fb91 	bl	8008128 <__lshift>
 8006a06:	9016      	str	r0, [sp, #88]	; 0x58
 8006a08:	2800      	cmp	r0, #0
 8006a0a:	f47f af6b 	bne.w	80068e4 <_strtod_l+0x73c>
 8006a0e:	e60f      	b.n	8006630 <_strtod_l+0x488>
 8006a10:	46ca      	mov	sl, r9
 8006a12:	d171      	bne.n	8006af8 <_strtod_l+0x950>
 8006a14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a16:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a1a:	b352      	cbz	r2, 8006a72 <_strtod_l+0x8ca>
 8006a1c:	4a33      	ldr	r2, [pc, #204]	; (8006aec <_strtod_l+0x944>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d12a      	bne.n	8006a78 <_strtod_l+0x8d0>
 8006a22:	9b04      	ldr	r3, [sp, #16]
 8006a24:	4641      	mov	r1, r8
 8006a26:	b1fb      	cbz	r3, 8006a68 <_strtod_l+0x8c0>
 8006a28:	4b2e      	ldr	r3, [pc, #184]	; (8006ae4 <_strtod_l+0x93c>)
 8006a2a:	ea09 0303 	and.w	r3, r9, r3
 8006a2e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006a32:	f04f 32ff 	mov.w	r2, #4294967295
 8006a36:	d81a      	bhi.n	8006a6e <_strtod_l+0x8c6>
 8006a38:	0d1b      	lsrs	r3, r3, #20
 8006a3a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a42:	4299      	cmp	r1, r3
 8006a44:	d118      	bne.n	8006a78 <_strtod_l+0x8d0>
 8006a46:	4b2a      	ldr	r3, [pc, #168]	; (8006af0 <_strtod_l+0x948>)
 8006a48:	459a      	cmp	sl, r3
 8006a4a:	d102      	bne.n	8006a52 <_strtod_l+0x8aa>
 8006a4c:	3101      	adds	r1, #1
 8006a4e:	f43f adef 	beq.w	8006630 <_strtod_l+0x488>
 8006a52:	4b24      	ldr	r3, [pc, #144]	; (8006ae4 <_strtod_l+0x93c>)
 8006a54:	ea0a 0303 	and.w	r3, sl, r3
 8006a58:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8006a5c:	f04f 0800 	mov.w	r8, #0
 8006a60:	9b04      	ldr	r3, [sp, #16]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d1a2      	bne.n	80069ac <_strtod_l+0x804>
 8006a66:	e5ed      	b.n	8006644 <_strtod_l+0x49c>
 8006a68:	f04f 33ff 	mov.w	r3, #4294967295
 8006a6c:	e7e9      	b.n	8006a42 <_strtod_l+0x89a>
 8006a6e:	4613      	mov	r3, r2
 8006a70:	e7e7      	b.n	8006a42 <_strtod_l+0x89a>
 8006a72:	ea53 0308 	orrs.w	r3, r3, r8
 8006a76:	d08a      	beq.n	800698e <_strtod_l+0x7e6>
 8006a78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a7a:	b1e3      	cbz	r3, 8006ab6 <_strtod_l+0x90e>
 8006a7c:	ea13 0f0a 	tst.w	r3, sl
 8006a80:	d0ee      	beq.n	8006a60 <_strtod_l+0x8b8>
 8006a82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a84:	9a04      	ldr	r2, [sp, #16]
 8006a86:	4640      	mov	r0, r8
 8006a88:	4649      	mov	r1, r9
 8006a8a:	b1c3      	cbz	r3, 8006abe <_strtod_l+0x916>
 8006a8c:	f7ff fb6e 	bl	800616c <sulp>
 8006a90:	4602      	mov	r2, r0
 8006a92:	460b      	mov	r3, r1
 8006a94:	ec51 0b18 	vmov	r0, r1, d8
 8006a98:	f7f9 fbf8 	bl	800028c <__adddf3>
 8006a9c:	4680      	mov	r8, r0
 8006a9e:	4689      	mov	r9, r1
 8006aa0:	e7de      	b.n	8006a60 <_strtod_l+0x8b8>
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006aa8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006aac:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006ab0:	f04f 38ff 	mov.w	r8, #4294967295
 8006ab4:	e7d4      	b.n	8006a60 <_strtod_l+0x8b8>
 8006ab6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ab8:	ea13 0f08 	tst.w	r3, r8
 8006abc:	e7e0      	b.n	8006a80 <_strtod_l+0x8d8>
 8006abe:	f7ff fb55 	bl	800616c <sulp>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	ec51 0b18 	vmov	r0, r1, d8
 8006aca:	f7f9 fbdd 	bl	8000288 <__aeabi_dsub>
 8006ace:	2200      	movs	r2, #0
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	4680      	mov	r8, r0
 8006ad4:	4689      	mov	r9, r1
 8006ad6:	f7f9 fff7 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ada:	2800      	cmp	r0, #0
 8006adc:	d0c0      	beq.n	8006a60 <_strtod_l+0x8b8>
 8006ade:	e618      	b.n	8006712 <_strtod_l+0x56a>
 8006ae0:	fffffc02 	.word	0xfffffc02
 8006ae4:	7ff00000 	.word	0x7ff00000
 8006ae8:	39500000 	.word	0x39500000
 8006aec:	000fffff 	.word	0x000fffff
 8006af0:	7fefffff 	.word	0x7fefffff
 8006af4:	08009130 	.word	0x08009130
 8006af8:	4659      	mov	r1, fp
 8006afa:	4628      	mov	r0, r5
 8006afc:	f001 fcf0 	bl	80084e0 <__ratio>
 8006b00:	ec57 6b10 	vmov	r6, r7, d0
 8006b04:	ee10 0a10 	vmov	r0, s0
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006b0e:	4639      	mov	r1, r7
 8006b10:	f7f9 ffee 	bl	8000af0 <__aeabi_dcmple>
 8006b14:	2800      	cmp	r0, #0
 8006b16:	d071      	beq.n	8006bfc <_strtod_l+0xa54>
 8006b18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d17c      	bne.n	8006c18 <_strtod_l+0xa70>
 8006b1e:	f1b8 0f00 	cmp.w	r8, #0
 8006b22:	d15a      	bne.n	8006bda <_strtod_l+0xa32>
 8006b24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d15d      	bne.n	8006be8 <_strtod_l+0xa40>
 8006b2c:	4b90      	ldr	r3, [pc, #576]	; (8006d70 <_strtod_l+0xbc8>)
 8006b2e:	2200      	movs	r2, #0
 8006b30:	4630      	mov	r0, r6
 8006b32:	4639      	mov	r1, r7
 8006b34:	f7f9 ffd2 	bl	8000adc <__aeabi_dcmplt>
 8006b38:	2800      	cmp	r0, #0
 8006b3a:	d15c      	bne.n	8006bf6 <_strtod_l+0xa4e>
 8006b3c:	4630      	mov	r0, r6
 8006b3e:	4639      	mov	r1, r7
 8006b40:	4b8c      	ldr	r3, [pc, #560]	; (8006d74 <_strtod_l+0xbcc>)
 8006b42:	2200      	movs	r2, #0
 8006b44:	f7f9 fd58 	bl	80005f8 <__aeabi_dmul>
 8006b48:	4606      	mov	r6, r0
 8006b4a:	460f      	mov	r7, r1
 8006b4c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006b50:	9606      	str	r6, [sp, #24]
 8006b52:	9307      	str	r3, [sp, #28]
 8006b54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b58:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006b5c:	4b86      	ldr	r3, [pc, #536]	; (8006d78 <_strtod_l+0xbd0>)
 8006b5e:	ea0a 0303 	and.w	r3, sl, r3
 8006b62:	930d      	str	r3, [sp, #52]	; 0x34
 8006b64:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b66:	4b85      	ldr	r3, [pc, #532]	; (8006d7c <_strtod_l+0xbd4>)
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	f040 8090 	bne.w	8006c8e <_strtod_l+0xae6>
 8006b6e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8006b72:	ec49 8b10 	vmov	d0, r8, r9
 8006b76:	f001 fbe9 	bl	800834c <__ulp>
 8006b7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b7e:	ec51 0b10 	vmov	r0, r1, d0
 8006b82:	f7f9 fd39 	bl	80005f8 <__aeabi_dmul>
 8006b86:	4642      	mov	r2, r8
 8006b88:	464b      	mov	r3, r9
 8006b8a:	f7f9 fb7f 	bl	800028c <__adddf3>
 8006b8e:	460b      	mov	r3, r1
 8006b90:	4979      	ldr	r1, [pc, #484]	; (8006d78 <_strtod_l+0xbd0>)
 8006b92:	4a7b      	ldr	r2, [pc, #492]	; (8006d80 <_strtod_l+0xbd8>)
 8006b94:	4019      	ands	r1, r3
 8006b96:	4291      	cmp	r1, r2
 8006b98:	4680      	mov	r8, r0
 8006b9a:	d944      	bls.n	8006c26 <_strtod_l+0xa7e>
 8006b9c:	ee18 2a90 	vmov	r2, s17
 8006ba0:	4b78      	ldr	r3, [pc, #480]	; (8006d84 <_strtod_l+0xbdc>)
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d104      	bne.n	8006bb0 <_strtod_l+0xa08>
 8006ba6:	ee18 3a10 	vmov	r3, s16
 8006baa:	3301      	adds	r3, #1
 8006bac:	f43f ad40 	beq.w	8006630 <_strtod_l+0x488>
 8006bb0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8006d84 <_strtod_l+0xbdc>
 8006bb4:	f04f 38ff 	mov.w	r8, #4294967295
 8006bb8:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006bba:	4620      	mov	r0, r4
 8006bbc:	f001 f89a 	bl	8007cf4 <_Bfree>
 8006bc0:	9905      	ldr	r1, [sp, #20]
 8006bc2:	4620      	mov	r0, r4
 8006bc4:	f001 f896 	bl	8007cf4 <_Bfree>
 8006bc8:	4659      	mov	r1, fp
 8006bca:	4620      	mov	r0, r4
 8006bcc:	f001 f892 	bl	8007cf4 <_Bfree>
 8006bd0:	4629      	mov	r1, r5
 8006bd2:	4620      	mov	r0, r4
 8006bd4:	f001 f88e 	bl	8007cf4 <_Bfree>
 8006bd8:	e609      	b.n	80067ee <_strtod_l+0x646>
 8006bda:	f1b8 0f01 	cmp.w	r8, #1
 8006bde:	d103      	bne.n	8006be8 <_strtod_l+0xa40>
 8006be0:	f1b9 0f00 	cmp.w	r9, #0
 8006be4:	f43f ad95 	beq.w	8006712 <_strtod_l+0x56a>
 8006be8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8006d40 <_strtod_l+0xb98>
 8006bec:	4f60      	ldr	r7, [pc, #384]	; (8006d70 <_strtod_l+0xbc8>)
 8006bee:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006bf2:	2600      	movs	r6, #0
 8006bf4:	e7ae      	b.n	8006b54 <_strtod_l+0x9ac>
 8006bf6:	4f5f      	ldr	r7, [pc, #380]	; (8006d74 <_strtod_l+0xbcc>)
 8006bf8:	2600      	movs	r6, #0
 8006bfa:	e7a7      	b.n	8006b4c <_strtod_l+0x9a4>
 8006bfc:	4b5d      	ldr	r3, [pc, #372]	; (8006d74 <_strtod_l+0xbcc>)
 8006bfe:	4630      	mov	r0, r6
 8006c00:	4639      	mov	r1, r7
 8006c02:	2200      	movs	r2, #0
 8006c04:	f7f9 fcf8 	bl	80005f8 <__aeabi_dmul>
 8006c08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c0a:	4606      	mov	r6, r0
 8006c0c:	460f      	mov	r7, r1
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d09c      	beq.n	8006b4c <_strtod_l+0x9a4>
 8006c12:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006c16:	e79d      	b.n	8006b54 <_strtod_l+0x9ac>
 8006c18:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8006d48 <_strtod_l+0xba0>
 8006c1c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006c20:	ec57 6b17 	vmov	r6, r7, d7
 8006c24:	e796      	b.n	8006b54 <_strtod_l+0x9ac>
 8006c26:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8006c2a:	9b04      	ldr	r3, [sp, #16]
 8006c2c:	46ca      	mov	sl, r9
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1c2      	bne.n	8006bb8 <_strtod_l+0xa10>
 8006c32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c38:	0d1b      	lsrs	r3, r3, #20
 8006c3a:	051b      	lsls	r3, r3, #20
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d1bb      	bne.n	8006bb8 <_strtod_l+0xa10>
 8006c40:	4630      	mov	r0, r6
 8006c42:	4639      	mov	r1, r7
 8006c44:	f7fa f810 	bl	8000c68 <__aeabi_d2lz>
 8006c48:	f7f9 fca8 	bl	800059c <__aeabi_l2d>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	460b      	mov	r3, r1
 8006c50:	4630      	mov	r0, r6
 8006c52:	4639      	mov	r1, r7
 8006c54:	f7f9 fb18 	bl	8000288 <__aeabi_dsub>
 8006c58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c5a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c5e:	ea43 0308 	orr.w	r3, r3, r8
 8006c62:	4313      	orrs	r3, r2
 8006c64:	4606      	mov	r6, r0
 8006c66:	460f      	mov	r7, r1
 8006c68:	d054      	beq.n	8006d14 <_strtod_l+0xb6c>
 8006c6a:	a339      	add	r3, pc, #228	; (adr r3, 8006d50 <_strtod_l+0xba8>)
 8006c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c70:	f7f9 ff34 	bl	8000adc <__aeabi_dcmplt>
 8006c74:	2800      	cmp	r0, #0
 8006c76:	f47f ace5 	bne.w	8006644 <_strtod_l+0x49c>
 8006c7a:	a337      	add	r3, pc, #220	; (adr r3, 8006d58 <_strtod_l+0xbb0>)
 8006c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c80:	4630      	mov	r0, r6
 8006c82:	4639      	mov	r1, r7
 8006c84:	f7f9 ff48 	bl	8000b18 <__aeabi_dcmpgt>
 8006c88:	2800      	cmp	r0, #0
 8006c8a:	d095      	beq.n	8006bb8 <_strtod_l+0xa10>
 8006c8c:	e4da      	b.n	8006644 <_strtod_l+0x49c>
 8006c8e:	9b04      	ldr	r3, [sp, #16]
 8006c90:	b333      	cbz	r3, 8006ce0 <_strtod_l+0xb38>
 8006c92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c94:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006c98:	d822      	bhi.n	8006ce0 <_strtod_l+0xb38>
 8006c9a:	a331      	add	r3, pc, #196	; (adr r3, 8006d60 <_strtod_l+0xbb8>)
 8006c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca0:	4630      	mov	r0, r6
 8006ca2:	4639      	mov	r1, r7
 8006ca4:	f7f9 ff24 	bl	8000af0 <__aeabi_dcmple>
 8006ca8:	b1a0      	cbz	r0, 8006cd4 <_strtod_l+0xb2c>
 8006caa:	4639      	mov	r1, r7
 8006cac:	4630      	mov	r0, r6
 8006cae:	f7f9 ff53 	bl	8000b58 <__aeabi_d2uiz>
 8006cb2:	2801      	cmp	r0, #1
 8006cb4:	bf38      	it	cc
 8006cb6:	2001      	movcc	r0, #1
 8006cb8:	f7f9 fc24 	bl	8000504 <__aeabi_ui2d>
 8006cbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cbe:	4606      	mov	r6, r0
 8006cc0:	460f      	mov	r7, r1
 8006cc2:	bb23      	cbnz	r3, 8006d0e <_strtod_l+0xb66>
 8006cc4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006cc8:	9010      	str	r0, [sp, #64]	; 0x40
 8006cca:	9311      	str	r3, [sp, #68]	; 0x44
 8006ccc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006cd0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006cd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006cd8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006cdc:	1a9b      	subs	r3, r3, r2
 8006cde:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ce0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006ce4:	eeb0 0a48 	vmov.f32	s0, s16
 8006ce8:	eef0 0a68 	vmov.f32	s1, s17
 8006cec:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8006cf0:	f001 fb2c 	bl	800834c <__ulp>
 8006cf4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006cf8:	ec53 2b10 	vmov	r2, r3, d0
 8006cfc:	f7f9 fc7c 	bl	80005f8 <__aeabi_dmul>
 8006d00:	ec53 2b18 	vmov	r2, r3, d8
 8006d04:	f7f9 fac2 	bl	800028c <__adddf3>
 8006d08:	4680      	mov	r8, r0
 8006d0a:	4689      	mov	r9, r1
 8006d0c:	e78d      	b.n	8006c2a <_strtod_l+0xa82>
 8006d0e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8006d12:	e7db      	b.n	8006ccc <_strtod_l+0xb24>
 8006d14:	a314      	add	r3, pc, #80	; (adr r3, 8006d68 <_strtod_l+0xbc0>)
 8006d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d1a:	f7f9 fedf 	bl	8000adc <__aeabi_dcmplt>
 8006d1e:	e7b3      	b.n	8006c88 <_strtod_l+0xae0>
 8006d20:	2300      	movs	r3, #0
 8006d22:	930a      	str	r3, [sp, #40]	; 0x28
 8006d24:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006d26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d28:	6013      	str	r3, [r2, #0]
 8006d2a:	f7ff ba7c 	b.w	8006226 <_strtod_l+0x7e>
 8006d2e:	2a65      	cmp	r2, #101	; 0x65
 8006d30:	f43f ab75 	beq.w	800641e <_strtod_l+0x276>
 8006d34:	2a45      	cmp	r2, #69	; 0x45
 8006d36:	f43f ab72 	beq.w	800641e <_strtod_l+0x276>
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	f7ff bbaa 	b.w	8006494 <_strtod_l+0x2ec>
 8006d40:	00000000 	.word	0x00000000
 8006d44:	bff00000 	.word	0xbff00000
 8006d48:	00000000 	.word	0x00000000
 8006d4c:	3ff00000 	.word	0x3ff00000
 8006d50:	94a03595 	.word	0x94a03595
 8006d54:	3fdfffff 	.word	0x3fdfffff
 8006d58:	35afe535 	.word	0x35afe535
 8006d5c:	3fe00000 	.word	0x3fe00000
 8006d60:	ffc00000 	.word	0xffc00000
 8006d64:	41dfffff 	.word	0x41dfffff
 8006d68:	94a03595 	.word	0x94a03595
 8006d6c:	3fcfffff 	.word	0x3fcfffff
 8006d70:	3ff00000 	.word	0x3ff00000
 8006d74:	3fe00000 	.word	0x3fe00000
 8006d78:	7ff00000 	.word	0x7ff00000
 8006d7c:	7fe00000 	.word	0x7fe00000
 8006d80:	7c9fffff 	.word	0x7c9fffff
 8006d84:	7fefffff 	.word	0x7fefffff

08006d88 <strtof>:
 8006d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d8c:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8006e50 <strtof+0xc8>
 8006d90:	4b2a      	ldr	r3, [pc, #168]	; (8006e3c <strtof+0xb4>)
 8006d92:	460a      	mov	r2, r1
 8006d94:	ed2d 8b02 	vpush	{d8}
 8006d98:	4601      	mov	r1, r0
 8006d9a:	f8d8 0000 	ldr.w	r0, [r8]
 8006d9e:	f7ff fa03 	bl	80061a8 <_strtod_l>
 8006da2:	ec55 4b10 	vmov	r4, r5, d0
 8006da6:	ee10 2a10 	vmov	r2, s0
 8006daa:	ee10 0a10 	vmov	r0, s0
 8006dae:	462b      	mov	r3, r5
 8006db0:	4629      	mov	r1, r5
 8006db2:	f7f9 febb 	bl	8000b2c <__aeabi_dcmpun>
 8006db6:	b190      	cbz	r0, 8006dde <strtof+0x56>
 8006db8:	2d00      	cmp	r5, #0
 8006dba:	4821      	ldr	r0, [pc, #132]	; (8006e40 <strtof+0xb8>)
 8006dbc:	da09      	bge.n	8006dd2 <strtof+0x4a>
 8006dbe:	f000 facb 	bl	8007358 <nanf>
 8006dc2:	eeb1 8a40 	vneg.f32	s16, s0
 8006dc6:	eeb0 0a48 	vmov.f32	s0, s16
 8006dca:	ecbd 8b02 	vpop	{d8}
 8006dce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dd2:	ecbd 8b02 	vpop	{d8}
 8006dd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dda:	f000 babd 	b.w	8007358 <nanf>
 8006dde:	4620      	mov	r0, r4
 8006de0:	4629      	mov	r1, r5
 8006de2:	f7f9 fed9 	bl	8000b98 <__aeabi_d2f>
 8006de6:	ee08 0a10 	vmov	s16, r0
 8006dea:	eddf 7a16 	vldr	s15, [pc, #88]	; 8006e44 <strtof+0xbc>
 8006dee:	eeb0 7ac8 	vabs.f32	s14, s16
 8006df2:	eeb4 7a67 	vcmp.f32	s14, s15
 8006df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dfa:	dd11      	ble.n	8006e20 <strtof+0x98>
 8006dfc:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8006e00:	4b11      	ldr	r3, [pc, #68]	; (8006e48 <strtof+0xc0>)
 8006e02:	f04f 32ff 	mov.w	r2, #4294967295
 8006e06:	4620      	mov	r0, r4
 8006e08:	4639      	mov	r1, r7
 8006e0a:	f7f9 fe8f 	bl	8000b2c <__aeabi_dcmpun>
 8006e0e:	b980      	cbnz	r0, 8006e32 <strtof+0xaa>
 8006e10:	4b0d      	ldr	r3, [pc, #52]	; (8006e48 <strtof+0xc0>)
 8006e12:	f04f 32ff 	mov.w	r2, #4294967295
 8006e16:	4620      	mov	r0, r4
 8006e18:	4639      	mov	r1, r7
 8006e1a:	f7f9 fe69 	bl	8000af0 <__aeabi_dcmple>
 8006e1e:	b940      	cbnz	r0, 8006e32 <strtof+0xaa>
 8006e20:	ee18 3a10 	vmov	r3, s16
 8006e24:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8006e28:	d1cd      	bne.n	8006dc6 <strtof+0x3e>
 8006e2a:	4b08      	ldr	r3, [pc, #32]	; (8006e4c <strtof+0xc4>)
 8006e2c:	402b      	ands	r3, r5
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d0c9      	beq.n	8006dc6 <strtof+0x3e>
 8006e32:	f8d8 3000 	ldr.w	r3, [r8]
 8006e36:	2222      	movs	r2, #34	; 0x22
 8006e38:	601a      	str	r2, [r3, #0]
 8006e3a:	e7c4      	b.n	8006dc6 <strtof+0x3e>
 8006e3c:	20000018 	.word	0x20000018
 8006e40:	0800930d 	.word	0x0800930d
 8006e44:	7f7fffff 	.word	0x7f7fffff
 8006e48:	7fefffff 	.word	0x7fefffff
 8006e4c:	7ff00000 	.word	0x7ff00000
 8006e50:	200001d0 	.word	0x200001d0

08006e54 <_strtoul_l.constprop.0>:
 8006e54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006e58:	4f36      	ldr	r7, [pc, #216]	; (8006f34 <_strtoul_l.constprop.0+0xe0>)
 8006e5a:	4686      	mov	lr, r0
 8006e5c:	460d      	mov	r5, r1
 8006e5e:	4628      	mov	r0, r5
 8006e60:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e64:	5d3e      	ldrb	r6, [r7, r4]
 8006e66:	f016 0608 	ands.w	r6, r6, #8
 8006e6a:	d1f8      	bne.n	8006e5e <_strtoul_l.constprop.0+0xa>
 8006e6c:	2c2d      	cmp	r4, #45	; 0x2d
 8006e6e:	d130      	bne.n	8006ed2 <_strtoul_l.constprop.0+0x7e>
 8006e70:	782c      	ldrb	r4, [r5, #0]
 8006e72:	2601      	movs	r6, #1
 8006e74:	1c85      	adds	r5, r0, #2
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d057      	beq.n	8006f2a <_strtoul_l.constprop.0+0xd6>
 8006e7a:	2b10      	cmp	r3, #16
 8006e7c:	d109      	bne.n	8006e92 <_strtoul_l.constprop.0+0x3e>
 8006e7e:	2c30      	cmp	r4, #48	; 0x30
 8006e80:	d107      	bne.n	8006e92 <_strtoul_l.constprop.0+0x3e>
 8006e82:	7828      	ldrb	r0, [r5, #0]
 8006e84:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006e88:	2858      	cmp	r0, #88	; 0x58
 8006e8a:	d149      	bne.n	8006f20 <_strtoul_l.constprop.0+0xcc>
 8006e8c:	786c      	ldrb	r4, [r5, #1]
 8006e8e:	2310      	movs	r3, #16
 8006e90:	3502      	adds	r5, #2
 8006e92:	f04f 38ff 	mov.w	r8, #4294967295
 8006e96:	2700      	movs	r7, #0
 8006e98:	fbb8 f8f3 	udiv	r8, r8, r3
 8006e9c:	fb03 f908 	mul.w	r9, r3, r8
 8006ea0:	ea6f 0909 	mvn.w	r9, r9
 8006ea4:	4638      	mov	r0, r7
 8006ea6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006eaa:	f1bc 0f09 	cmp.w	ip, #9
 8006eae:	d815      	bhi.n	8006edc <_strtoul_l.constprop.0+0x88>
 8006eb0:	4664      	mov	r4, ip
 8006eb2:	42a3      	cmp	r3, r4
 8006eb4:	dd23      	ble.n	8006efe <_strtoul_l.constprop.0+0xaa>
 8006eb6:	f1b7 3fff 	cmp.w	r7, #4294967295
 8006eba:	d007      	beq.n	8006ecc <_strtoul_l.constprop.0+0x78>
 8006ebc:	4580      	cmp	r8, r0
 8006ebe:	d31b      	bcc.n	8006ef8 <_strtoul_l.constprop.0+0xa4>
 8006ec0:	d101      	bne.n	8006ec6 <_strtoul_l.constprop.0+0x72>
 8006ec2:	45a1      	cmp	r9, r4
 8006ec4:	db18      	blt.n	8006ef8 <_strtoul_l.constprop.0+0xa4>
 8006ec6:	fb00 4003 	mla	r0, r0, r3, r4
 8006eca:	2701      	movs	r7, #1
 8006ecc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ed0:	e7e9      	b.n	8006ea6 <_strtoul_l.constprop.0+0x52>
 8006ed2:	2c2b      	cmp	r4, #43	; 0x2b
 8006ed4:	bf04      	itt	eq
 8006ed6:	782c      	ldrbeq	r4, [r5, #0]
 8006ed8:	1c85      	addeq	r5, r0, #2
 8006eda:	e7cc      	b.n	8006e76 <_strtoul_l.constprop.0+0x22>
 8006edc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006ee0:	f1bc 0f19 	cmp.w	ip, #25
 8006ee4:	d801      	bhi.n	8006eea <_strtoul_l.constprop.0+0x96>
 8006ee6:	3c37      	subs	r4, #55	; 0x37
 8006ee8:	e7e3      	b.n	8006eb2 <_strtoul_l.constprop.0+0x5e>
 8006eea:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006eee:	f1bc 0f19 	cmp.w	ip, #25
 8006ef2:	d804      	bhi.n	8006efe <_strtoul_l.constprop.0+0xaa>
 8006ef4:	3c57      	subs	r4, #87	; 0x57
 8006ef6:	e7dc      	b.n	8006eb2 <_strtoul_l.constprop.0+0x5e>
 8006ef8:	f04f 37ff 	mov.w	r7, #4294967295
 8006efc:	e7e6      	b.n	8006ecc <_strtoul_l.constprop.0+0x78>
 8006efe:	1c7b      	adds	r3, r7, #1
 8006f00:	d106      	bne.n	8006f10 <_strtoul_l.constprop.0+0xbc>
 8006f02:	2322      	movs	r3, #34	; 0x22
 8006f04:	f8ce 3000 	str.w	r3, [lr]
 8006f08:	4638      	mov	r0, r7
 8006f0a:	b932      	cbnz	r2, 8006f1a <_strtoul_l.constprop.0+0xc6>
 8006f0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f10:	b106      	cbz	r6, 8006f14 <_strtoul_l.constprop.0+0xc0>
 8006f12:	4240      	negs	r0, r0
 8006f14:	2a00      	cmp	r2, #0
 8006f16:	d0f9      	beq.n	8006f0c <_strtoul_l.constprop.0+0xb8>
 8006f18:	b107      	cbz	r7, 8006f1c <_strtoul_l.constprop.0+0xc8>
 8006f1a:	1e69      	subs	r1, r5, #1
 8006f1c:	6011      	str	r1, [r2, #0]
 8006f1e:	e7f5      	b.n	8006f0c <_strtoul_l.constprop.0+0xb8>
 8006f20:	2430      	movs	r4, #48	; 0x30
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d1b5      	bne.n	8006e92 <_strtoul_l.constprop.0+0x3e>
 8006f26:	2308      	movs	r3, #8
 8006f28:	e7b3      	b.n	8006e92 <_strtoul_l.constprop.0+0x3e>
 8006f2a:	2c30      	cmp	r4, #48	; 0x30
 8006f2c:	d0a9      	beq.n	8006e82 <_strtoul_l.constprop.0+0x2e>
 8006f2e:	230a      	movs	r3, #10
 8006f30:	e7af      	b.n	8006e92 <_strtoul_l.constprop.0+0x3e>
 8006f32:	bf00      	nop
 8006f34:	08009159 	.word	0x08009159

08006f38 <strtoul>:
 8006f38:	4613      	mov	r3, r2
 8006f3a:	460a      	mov	r2, r1
 8006f3c:	4601      	mov	r1, r0
 8006f3e:	4802      	ldr	r0, [pc, #8]	; (8006f48 <strtoul+0x10>)
 8006f40:	6800      	ldr	r0, [r0, #0]
 8006f42:	f7ff bf87 	b.w	8006e54 <_strtoul_l.constprop.0>
 8006f46:	bf00      	nop
 8006f48:	200001d0 	.word	0x200001d0

08006f4c <std>:
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	b510      	push	{r4, lr}
 8006f50:	4604      	mov	r4, r0
 8006f52:	e9c0 3300 	strd	r3, r3, [r0]
 8006f56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f5a:	6083      	str	r3, [r0, #8]
 8006f5c:	8181      	strh	r1, [r0, #12]
 8006f5e:	6643      	str	r3, [r0, #100]	; 0x64
 8006f60:	81c2      	strh	r2, [r0, #14]
 8006f62:	6183      	str	r3, [r0, #24]
 8006f64:	4619      	mov	r1, r3
 8006f66:	2208      	movs	r2, #8
 8006f68:	305c      	adds	r0, #92	; 0x5c
 8006f6a:	f000 f8f4 	bl	8007156 <memset>
 8006f6e:	4b0d      	ldr	r3, [pc, #52]	; (8006fa4 <std+0x58>)
 8006f70:	6263      	str	r3, [r4, #36]	; 0x24
 8006f72:	4b0d      	ldr	r3, [pc, #52]	; (8006fa8 <std+0x5c>)
 8006f74:	62a3      	str	r3, [r4, #40]	; 0x28
 8006f76:	4b0d      	ldr	r3, [pc, #52]	; (8006fac <std+0x60>)
 8006f78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006f7a:	4b0d      	ldr	r3, [pc, #52]	; (8006fb0 <std+0x64>)
 8006f7c:	6323      	str	r3, [r4, #48]	; 0x30
 8006f7e:	4b0d      	ldr	r3, [pc, #52]	; (8006fb4 <std+0x68>)
 8006f80:	6224      	str	r4, [r4, #32]
 8006f82:	429c      	cmp	r4, r3
 8006f84:	d006      	beq.n	8006f94 <std+0x48>
 8006f86:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006f8a:	4294      	cmp	r4, r2
 8006f8c:	d002      	beq.n	8006f94 <std+0x48>
 8006f8e:	33d0      	adds	r3, #208	; 0xd0
 8006f90:	429c      	cmp	r4, r3
 8006f92:	d105      	bne.n	8006fa0 <std+0x54>
 8006f94:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006f98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f9c:	f000 b9c2 	b.w	8007324 <__retarget_lock_init_recursive>
 8006fa0:	bd10      	pop	{r4, pc}
 8006fa2:	bf00      	nop
 8006fa4:	080070d1 	.word	0x080070d1
 8006fa8:	080070f3 	.word	0x080070f3
 8006fac:	0800712b 	.word	0x0800712b
 8006fb0:	0800714f 	.word	0x0800714f
 8006fb4:	200005f8 	.word	0x200005f8

08006fb8 <stdio_exit_handler>:
 8006fb8:	4a02      	ldr	r2, [pc, #8]	; (8006fc4 <stdio_exit_handler+0xc>)
 8006fba:	4903      	ldr	r1, [pc, #12]	; (8006fc8 <stdio_exit_handler+0x10>)
 8006fbc:	4803      	ldr	r0, [pc, #12]	; (8006fcc <stdio_exit_handler+0x14>)
 8006fbe:	f000 b869 	b.w	8007094 <_fwalk_sglue>
 8006fc2:	bf00      	nop
 8006fc4:	2000000c 	.word	0x2000000c
 8006fc8:	080086f5 	.word	0x080086f5
 8006fcc:	20000184 	.word	0x20000184

08006fd0 <cleanup_stdio>:
 8006fd0:	6841      	ldr	r1, [r0, #4]
 8006fd2:	4b0c      	ldr	r3, [pc, #48]	; (8007004 <cleanup_stdio+0x34>)
 8006fd4:	4299      	cmp	r1, r3
 8006fd6:	b510      	push	{r4, lr}
 8006fd8:	4604      	mov	r4, r0
 8006fda:	d001      	beq.n	8006fe0 <cleanup_stdio+0x10>
 8006fdc:	f001 fb8a 	bl	80086f4 <_fflush_r>
 8006fe0:	68a1      	ldr	r1, [r4, #8]
 8006fe2:	4b09      	ldr	r3, [pc, #36]	; (8007008 <cleanup_stdio+0x38>)
 8006fe4:	4299      	cmp	r1, r3
 8006fe6:	d002      	beq.n	8006fee <cleanup_stdio+0x1e>
 8006fe8:	4620      	mov	r0, r4
 8006fea:	f001 fb83 	bl	80086f4 <_fflush_r>
 8006fee:	68e1      	ldr	r1, [r4, #12]
 8006ff0:	4b06      	ldr	r3, [pc, #24]	; (800700c <cleanup_stdio+0x3c>)
 8006ff2:	4299      	cmp	r1, r3
 8006ff4:	d004      	beq.n	8007000 <cleanup_stdio+0x30>
 8006ff6:	4620      	mov	r0, r4
 8006ff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ffc:	f001 bb7a 	b.w	80086f4 <_fflush_r>
 8007000:	bd10      	pop	{r4, pc}
 8007002:	bf00      	nop
 8007004:	200005f8 	.word	0x200005f8
 8007008:	20000660 	.word	0x20000660
 800700c:	200006c8 	.word	0x200006c8

08007010 <global_stdio_init.part.0>:
 8007010:	b510      	push	{r4, lr}
 8007012:	4b0b      	ldr	r3, [pc, #44]	; (8007040 <global_stdio_init.part.0+0x30>)
 8007014:	4c0b      	ldr	r4, [pc, #44]	; (8007044 <global_stdio_init.part.0+0x34>)
 8007016:	4a0c      	ldr	r2, [pc, #48]	; (8007048 <global_stdio_init.part.0+0x38>)
 8007018:	601a      	str	r2, [r3, #0]
 800701a:	4620      	mov	r0, r4
 800701c:	2200      	movs	r2, #0
 800701e:	2104      	movs	r1, #4
 8007020:	f7ff ff94 	bl	8006f4c <std>
 8007024:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007028:	2201      	movs	r2, #1
 800702a:	2109      	movs	r1, #9
 800702c:	f7ff ff8e 	bl	8006f4c <std>
 8007030:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007034:	2202      	movs	r2, #2
 8007036:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800703a:	2112      	movs	r1, #18
 800703c:	f7ff bf86 	b.w	8006f4c <std>
 8007040:	20000730 	.word	0x20000730
 8007044:	200005f8 	.word	0x200005f8
 8007048:	08006fb9 	.word	0x08006fb9

0800704c <__sfp_lock_acquire>:
 800704c:	4801      	ldr	r0, [pc, #4]	; (8007054 <__sfp_lock_acquire+0x8>)
 800704e:	f000 b96a 	b.w	8007326 <__retarget_lock_acquire_recursive>
 8007052:	bf00      	nop
 8007054:	20000739 	.word	0x20000739

08007058 <__sfp_lock_release>:
 8007058:	4801      	ldr	r0, [pc, #4]	; (8007060 <__sfp_lock_release+0x8>)
 800705a:	f000 b965 	b.w	8007328 <__retarget_lock_release_recursive>
 800705e:	bf00      	nop
 8007060:	20000739 	.word	0x20000739

08007064 <__sinit>:
 8007064:	b510      	push	{r4, lr}
 8007066:	4604      	mov	r4, r0
 8007068:	f7ff fff0 	bl	800704c <__sfp_lock_acquire>
 800706c:	6a23      	ldr	r3, [r4, #32]
 800706e:	b11b      	cbz	r3, 8007078 <__sinit+0x14>
 8007070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007074:	f7ff bff0 	b.w	8007058 <__sfp_lock_release>
 8007078:	4b04      	ldr	r3, [pc, #16]	; (800708c <__sinit+0x28>)
 800707a:	6223      	str	r3, [r4, #32]
 800707c:	4b04      	ldr	r3, [pc, #16]	; (8007090 <__sinit+0x2c>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d1f5      	bne.n	8007070 <__sinit+0xc>
 8007084:	f7ff ffc4 	bl	8007010 <global_stdio_init.part.0>
 8007088:	e7f2      	b.n	8007070 <__sinit+0xc>
 800708a:	bf00      	nop
 800708c:	08006fd1 	.word	0x08006fd1
 8007090:	20000730 	.word	0x20000730

08007094 <_fwalk_sglue>:
 8007094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007098:	4607      	mov	r7, r0
 800709a:	4688      	mov	r8, r1
 800709c:	4614      	mov	r4, r2
 800709e:	2600      	movs	r6, #0
 80070a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070a4:	f1b9 0901 	subs.w	r9, r9, #1
 80070a8:	d505      	bpl.n	80070b6 <_fwalk_sglue+0x22>
 80070aa:	6824      	ldr	r4, [r4, #0]
 80070ac:	2c00      	cmp	r4, #0
 80070ae:	d1f7      	bne.n	80070a0 <_fwalk_sglue+0xc>
 80070b0:	4630      	mov	r0, r6
 80070b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070b6:	89ab      	ldrh	r3, [r5, #12]
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d907      	bls.n	80070cc <_fwalk_sglue+0x38>
 80070bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80070c0:	3301      	adds	r3, #1
 80070c2:	d003      	beq.n	80070cc <_fwalk_sglue+0x38>
 80070c4:	4629      	mov	r1, r5
 80070c6:	4638      	mov	r0, r7
 80070c8:	47c0      	blx	r8
 80070ca:	4306      	orrs	r6, r0
 80070cc:	3568      	adds	r5, #104	; 0x68
 80070ce:	e7e9      	b.n	80070a4 <_fwalk_sglue+0x10>

080070d0 <__sread>:
 80070d0:	b510      	push	{r4, lr}
 80070d2:	460c      	mov	r4, r1
 80070d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070d8:	f000 f8d6 	bl	8007288 <_read_r>
 80070dc:	2800      	cmp	r0, #0
 80070de:	bfab      	itete	ge
 80070e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80070e2:	89a3      	ldrhlt	r3, [r4, #12]
 80070e4:	181b      	addge	r3, r3, r0
 80070e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80070ea:	bfac      	ite	ge
 80070ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80070ee:	81a3      	strhlt	r3, [r4, #12]
 80070f0:	bd10      	pop	{r4, pc}

080070f2 <__swrite>:
 80070f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070f6:	461f      	mov	r7, r3
 80070f8:	898b      	ldrh	r3, [r1, #12]
 80070fa:	05db      	lsls	r3, r3, #23
 80070fc:	4605      	mov	r5, r0
 80070fe:	460c      	mov	r4, r1
 8007100:	4616      	mov	r6, r2
 8007102:	d505      	bpl.n	8007110 <__swrite+0x1e>
 8007104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007108:	2302      	movs	r3, #2
 800710a:	2200      	movs	r2, #0
 800710c:	f000 f8aa 	bl	8007264 <_lseek_r>
 8007110:	89a3      	ldrh	r3, [r4, #12]
 8007112:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007116:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800711a:	81a3      	strh	r3, [r4, #12]
 800711c:	4632      	mov	r2, r6
 800711e:	463b      	mov	r3, r7
 8007120:	4628      	mov	r0, r5
 8007122:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007126:	f000 b8c1 	b.w	80072ac <_write_r>

0800712a <__sseek>:
 800712a:	b510      	push	{r4, lr}
 800712c:	460c      	mov	r4, r1
 800712e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007132:	f000 f897 	bl	8007264 <_lseek_r>
 8007136:	1c43      	adds	r3, r0, #1
 8007138:	89a3      	ldrh	r3, [r4, #12]
 800713a:	bf15      	itete	ne
 800713c:	6560      	strne	r0, [r4, #84]	; 0x54
 800713e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007142:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007146:	81a3      	strheq	r3, [r4, #12]
 8007148:	bf18      	it	ne
 800714a:	81a3      	strhne	r3, [r4, #12]
 800714c:	bd10      	pop	{r4, pc}

0800714e <__sclose>:
 800714e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007152:	f000 b877 	b.w	8007244 <_close_r>

08007156 <memset>:
 8007156:	4402      	add	r2, r0
 8007158:	4603      	mov	r3, r0
 800715a:	4293      	cmp	r3, r2
 800715c:	d100      	bne.n	8007160 <memset+0xa>
 800715e:	4770      	bx	lr
 8007160:	f803 1b01 	strb.w	r1, [r3], #1
 8007164:	e7f9      	b.n	800715a <memset+0x4>

08007166 <strncmp>:
 8007166:	b510      	push	{r4, lr}
 8007168:	b16a      	cbz	r2, 8007186 <strncmp+0x20>
 800716a:	3901      	subs	r1, #1
 800716c:	1884      	adds	r4, r0, r2
 800716e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007172:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007176:	429a      	cmp	r2, r3
 8007178:	d103      	bne.n	8007182 <strncmp+0x1c>
 800717a:	42a0      	cmp	r0, r4
 800717c:	d001      	beq.n	8007182 <strncmp+0x1c>
 800717e:	2a00      	cmp	r2, #0
 8007180:	d1f5      	bne.n	800716e <strncmp+0x8>
 8007182:	1ad0      	subs	r0, r2, r3
 8007184:	bd10      	pop	{r4, pc}
 8007186:	4610      	mov	r0, r2
 8007188:	e7fc      	b.n	8007184 <strncmp+0x1e>
	...

0800718c <strtok>:
 800718c:	4b16      	ldr	r3, [pc, #88]	; (80071e8 <strtok+0x5c>)
 800718e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007190:	681e      	ldr	r6, [r3, #0]
 8007192:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8007194:	4605      	mov	r5, r0
 8007196:	b9fc      	cbnz	r4, 80071d8 <strtok+0x4c>
 8007198:	2050      	movs	r0, #80	; 0x50
 800719a:	9101      	str	r1, [sp, #4]
 800719c:	f000 fca4 	bl	8007ae8 <malloc>
 80071a0:	9901      	ldr	r1, [sp, #4]
 80071a2:	6470      	str	r0, [r6, #68]	; 0x44
 80071a4:	4602      	mov	r2, r0
 80071a6:	b920      	cbnz	r0, 80071b2 <strtok+0x26>
 80071a8:	4b10      	ldr	r3, [pc, #64]	; (80071ec <strtok+0x60>)
 80071aa:	4811      	ldr	r0, [pc, #68]	; (80071f0 <strtok+0x64>)
 80071ac:	215b      	movs	r1, #91	; 0x5b
 80071ae:	f000 f8d9 	bl	8007364 <__assert_func>
 80071b2:	e9c0 4400 	strd	r4, r4, [r0]
 80071b6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80071ba:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80071be:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80071c2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80071c6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80071ca:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80071ce:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80071d2:	6184      	str	r4, [r0, #24]
 80071d4:	7704      	strb	r4, [r0, #28]
 80071d6:	6244      	str	r4, [r0, #36]	; 0x24
 80071d8:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80071da:	2301      	movs	r3, #1
 80071dc:	4628      	mov	r0, r5
 80071de:	b002      	add	sp, #8
 80071e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80071e4:	f000 b806 	b.w	80071f4 <__strtok_r>
 80071e8:	200001d0 	.word	0x200001d0
 80071ec:	08009259 	.word	0x08009259
 80071f0:	08009270 	.word	0x08009270

080071f4 <__strtok_r>:
 80071f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071f6:	b908      	cbnz	r0, 80071fc <__strtok_r+0x8>
 80071f8:	6810      	ldr	r0, [r2, #0]
 80071fa:	b188      	cbz	r0, 8007220 <__strtok_r+0x2c>
 80071fc:	4604      	mov	r4, r0
 80071fe:	4620      	mov	r0, r4
 8007200:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007204:	460f      	mov	r7, r1
 8007206:	f817 6b01 	ldrb.w	r6, [r7], #1
 800720a:	b91e      	cbnz	r6, 8007214 <__strtok_r+0x20>
 800720c:	b965      	cbnz	r5, 8007228 <__strtok_r+0x34>
 800720e:	6015      	str	r5, [r2, #0]
 8007210:	4628      	mov	r0, r5
 8007212:	e005      	b.n	8007220 <__strtok_r+0x2c>
 8007214:	42b5      	cmp	r5, r6
 8007216:	d1f6      	bne.n	8007206 <__strtok_r+0x12>
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1f0      	bne.n	80071fe <__strtok_r+0xa>
 800721c:	6014      	str	r4, [r2, #0]
 800721e:	7003      	strb	r3, [r0, #0]
 8007220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007222:	461c      	mov	r4, r3
 8007224:	e00c      	b.n	8007240 <__strtok_r+0x4c>
 8007226:	b915      	cbnz	r5, 800722e <__strtok_r+0x3a>
 8007228:	f814 3b01 	ldrb.w	r3, [r4], #1
 800722c:	460e      	mov	r6, r1
 800722e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007232:	42ab      	cmp	r3, r5
 8007234:	d1f7      	bne.n	8007226 <__strtok_r+0x32>
 8007236:	2b00      	cmp	r3, #0
 8007238:	d0f3      	beq.n	8007222 <__strtok_r+0x2e>
 800723a:	2300      	movs	r3, #0
 800723c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007240:	6014      	str	r4, [r2, #0]
 8007242:	e7ed      	b.n	8007220 <__strtok_r+0x2c>

08007244 <_close_r>:
 8007244:	b538      	push	{r3, r4, r5, lr}
 8007246:	4d06      	ldr	r5, [pc, #24]	; (8007260 <_close_r+0x1c>)
 8007248:	2300      	movs	r3, #0
 800724a:	4604      	mov	r4, r0
 800724c:	4608      	mov	r0, r1
 800724e:	602b      	str	r3, [r5, #0]
 8007250:	f7fa ffef 	bl	8002232 <_close>
 8007254:	1c43      	adds	r3, r0, #1
 8007256:	d102      	bne.n	800725e <_close_r+0x1a>
 8007258:	682b      	ldr	r3, [r5, #0]
 800725a:	b103      	cbz	r3, 800725e <_close_r+0x1a>
 800725c:	6023      	str	r3, [r4, #0]
 800725e:	bd38      	pop	{r3, r4, r5, pc}
 8007260:	20000734 	.word	0x20000734

08007264 <_lseek_r>:
 8007264:	b538      	push	{r3, r4, r5, lr}
 8007266:	4d07      	ldr	r5, [pc, #28]	; (8007284 <_lseek_r+0x20>)
 8007268:	4604      	mov	r4, r0
 800726a:	4608      	mov	r0, r1
 800726c:	4611      	mov	r1, r2
 800726e:	2200      	movs	r2, #0
 8007270:	602a      	str	r2, [r5, #0]
 8007272:	461a      	mov	r2, r3
 8007274:	f7fb f804 	bl	8002280 <_lseek>
 8007278:	1c43      	adds	r3, r0, #1
 800727a:	d102      	bne.n	8007282 <_lseek_r+0x1e>
 800727c:	682b      	ldr	r3, [r5, #0]
 800727e:	b103      	cbz	r3, 8007282 <_lseek_r+0x1e>
 8007280:	6023      	str	r3, [r4, #0]
 8007282:	bd38      	pop	{r3, r4, r5, pc}
 8007284:	20000734 	.word	0x20000734

08007288 <_read_r>:
 8007288:	b538      	push	{r3, r4, r5, lr}
 800728a:	4d07      	ldr	r5, [pc, #28]	; (80072a8 <_read_r+0x20>)
 800728c:	4604      	mov	r4, r0
 800728e:	4608      	mov	r0, r1
 8007290:	4611      	mov	r1, r2
 8007292:	2200      	movs	r2, #0
 8007294:	602a      	str	r2, [r5, #0]
 8007296:	461a      	mov	r2, r3
 8007298:	f7fa ff92 	bl	80021c0 <_read>
 800729c:	1c43      	adds	r3, r0, #1
 800729e:	d102      	bne.n	80072a6 <_read_r+0x1e>
 80072a0:	682b      	ldr	r3, [r5, #0]
 80072a2:	b103      	cbz	r3, 80072a6 <_read_r+0x1e>
 80072a4:	6023      	str	r3, [r4, #0]
 80072a6:	bd38      	pop	{r3, r4, r5, pc}
 80072a8:	20000734 	.word	0x20000734

080072ac <_write_r>:
 80072ac:	b538      	push	{r3, r4, r5, lr}
 80072ae:	4d07      	ldr	r5, [pc, #28]	; (80072cc <_write_r+0x20>)
 80072b0:	4604      	mov	r4, r0
 80072b2:	4608      	mov	r0, r1
 80072b4:	4611      	mov	r1, r2
 80072b6:	2200      	movs	r2, #0
 80072b8:	602a      	str	r2, [r5, #0]
 80072ba:	461a      	mov	r2, r3
 80072bc:	f7fa ff9d 	bl	80021fa <_write>
 80072c0:	1c43      	adds	r3, r0, #1
 80072c2:	d102      	bne.n	80072ca <_write_r+0x1e>
 80072c4:	682b      	ldr	r3, [r5, #0]
 80072c6:	b103      	cbz	r3, 80072ca <_write_r+0x1e>
 80072c8:	6023      	str	r3, [r4, #0]
 80072ca:	bd38      	pop	{r3, r4, r5, pc}
 80072cc:	20000734 	.word	0x20000734

080072d0 <__errno>:
 80072d0:	4b01      	ldr	r3, [pc, #4]	; (80072d8 <__errno+0x8>)
 80072d2:	6818      	ldr	r0, [r3, #0]
 80072d4:	4770      	bx	lr
 80072d6:	bf00      	nop
 80072d8:	200001d0 	.word	0x200001d0

080072dc <__libc_init_array>:
 80072dc:	b570      	push	{r4, r5, r6, lr}
 80072de:	4d0d      	ldr	r5, [pc, #52]	; (8007314 <__libc_init_array+0x38>)
 80072e0:	4c0d      	ldr	r4, [pc, #52]	; (8007318 <__libc_init_array+0x3c>)
 80072e2:	1b64      	subs	r4, r4, r5
 80072e4:	10a4      	asrs	r4, r4, #2
 80072e6:	2600      	movs	r6, #0
 80072e8:	42a6      	cmp	r6, r4
 80072ea:	d109      	bne.n	8007300 <__libc_init_array+0x24>
 80072ec:	4d0b      	ldr	r5, [pc, #44]	; (800731c <__libc_init_array+0x40>)
 80072ee:	4c0c      	ldr	r4, [pc, #48]	; (8007320 <__libc_init_array+0x44>)
 80072f0:	f001 fe98 	bl	8009024 <_init>
 80072f4:	1b64      	subs	r4, r4, r5
 80072f6:	10a4      	asrs	r4, r4, #2
 80072f8:	2600      	movs	r6, #0
 80072fa:	42a6      	cmp	r6, r4
 80072fc:	d105      	bne.n	800730a <__libc_init_array+0x2e>
 80072fe:	bd70      	pop	{r4, r5, r6, pc}
 8007300:	f855 3b04 	ldr.w	r3, [r5], #4
 8007304:	4798      	blx	r3
 8007306:	3601      	adds	r6, #1
 8007308:	e7ee      	b.n	80072e8 <__libc_init_array+0xc>
 800730a:	f855 3b04 	ldr.w	r3, [r5], #4
 800730e:	4798      	blx	r3
 8007310:	3601      	adds	r6, #1
 8007312:	e7f2      	b.n	80072fa <__libc_init_array+0x1e>
 8007314:	08009510 	.word	0x08009510
 8007318:	08009510 	.word	0x08009510
 800731c:	08009510 	.word	0x08009510
 8007320:	08009514 	.word	0x08009514

08007324 <__retarget_lock_init_recursive>:
 8007324:	4770      	bx	lr

08007326 <__retarget_lock_acquire_recursive>:
 8007326:	4770      	bx	lr

08007328 <__retarget_lock_release_recursive>:
 8007328:	4770      	bx	lr

0800732a <memcpy>:
 800732a:	440a      	add	r2, r1
 800732c:	4291      	cmp	r1, r2
 800732e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007332:	d100      	bne.n	8007336 <memcpy+0xc>
 8007334:	4770      	bx	lr
 8007336:	b510      	push	{r4, lr}
 8007338:	f811 4b01 	ldrb.w	r4, [r1], #1
 800733c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007340:	4291      	cmp	r1, r2
 8007342:	d1f9      	bne.n	8007338 <memcpy+0xe>
 8007344:	bd10      	pop	{r4, pc}
	...

08007348 <nan>:
 8007348:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007350 <nan+0x8>
 800734c:	4770      	bx	lr
 800734e:	bf00      	nop
 8007350:	00000000 	.word	0x00000000
 8007354:	7ff80000 	.word	0x7ff80000

08007358 <nanf>:
 8007358:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007360 <nanf+0x8>
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	7fc00000 	.word	0x7fc00000

08007364 <__assert_func>:
 8007364:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007366:	4614      	mov	r4, r2
 8007368:	461a      	mov	r2, r3
 800736a:	4b09      	ldr	r3, [pc, #36]	; (8007390 <__assert_func+0x2c>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4605      	mov	r5, r0
 8007370:	68d8      	ldr	r0, [r3, #12]
 8007372:	b14c      	cbz	r4, 8007388 <__assert_func+0x24>
 8007374:	4b07      	ldr	r3, [pc, #28]	; (8007394 <__assert_func+0x30>)
 8007376:	9100      	str	r1, [sp, #0]
 8007378:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800737c:	4906      	ldr	r1, [pc, #24]	; (8007398 <__assert_func+0x34>)
 800737e:	462b      	mov	r3, r5
 8007380:	f001 f9e0 	bl	8008744 <fiprintf>
 8007384:	f001 fa00 	bl	8008788 <abort>
 8007388:	4b04      	ldr	r3, [pc, #16]	; (800739c <__assert_func+0x38>)
 800738a:	461c      	mov	r4, r3
 800738c:	e7f3      	b.n	8007376 <__assert_func+0x12>
 800738e:	bf00      	nop
 8007390:	200001d0 	.word	0x200001d0
 8007394:	080092d2 	.word	0x080092d2
 8007398:	080092df 	.word	0x080092df
 800739c:	0800930d 	.word	0x0800930d

080073a0 <_free_r>:
 80073a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80073a2:	2900      	cmp	r1, #0
 80073a4:	d044      	beq.n	8007430 <_free_r+0x90>
 80073a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073aa:	9001      	str	r0, [sp, #4]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f1a1 0404 	sub.w	r4, r1, #4
 80073b2:	bfb8      	it	lt
 80073b4:	18e4      	addlt	r4, r4, r3
 80073b6:	f000 fc51 	bl	8007c5c <__malloc_lock>
 80073ba:	4a1e      	ldr	r2, [pc, #120]	; (8007434 <_free_r+0x94>)
 80073bc:	9801      	ldr	r0, [sp, #4]
 80073be:	6813      	ldr	r3, [r2, #0]
 80073c0:	b933      	cbnz	r3, 80073d0 <_free_r+0x30>
 80073c2:	6063      	str	r3, [r4, #4]
 80073c4:	6014      	str	r4, [r2, #0]
 80073c6:	b003      	add	sp, #12
 80073c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80073cc:	f000 bc4c 	b.w	8007c68 <__malloc_unlock>
 80073d0:	42a3      	cmp	r3, r4
 80073d2:	d908      	bls.n	80073e6 <_free_r+0x46>
 80073d4:	6825      	ldr	r5, [r4, #0]
 80073d6:	1961      	adds	r1, r4, r5
 80073d8:	428b      	cmp	r3, r1
 80073da:	bf01      	itttt	eq
 80073dc:	6819      	ldreq	r1, [r3, #0]
 80073de:	685b      	ldreq	r3, [r3, #4]
 80073e0:	1949      	addeq	r1, r1, r5
 80073e2:	6021      	streq	r1, [r4, #0]
 80073e4:	e7ed      	b.n	80073c2 <_free_r+0x22>
 80073e6:	461a      	mov	r2, r3
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	b10b      	cbz	r3, 80073f0 <_free_r+0x50>
 80073ec:	42a3      	cmp	r3, r4
 80073ee:	d9fa      	bls.n	80073e6 <_free_r+0x46>
 80073f0:	6811      	ldr	r1, [r2, #0]
 80073f2:	1855      	adds	r5, r2, r1
 80073f4:	42a5      	cmp	r5, r4
 80073f6:	d10b      	bne.n	8007410 <_free_r+0x70>
 80073f8:	6824      	ldr	r4, [r4, #0]
 80073fa:	4421      	add	r1, r4
 80073fc:	1854      	adds	r4, r2, r1
 80073fe:	42a3      	cmp	r3, r4
 8007400:	6011      	str	r1, [r2, #0]
 8007402:	d1e0      	bne.n	80073c6 <_free_r+0x26>
 8007404:	681c      	ldr	r4, [r3, #0]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	6053      	str	r3, [r2, #4]
 800740a:	440c      	add	r4, r1
 800740c:	6014      	str	r4, [r2, #0]
 800740e:	e7da      	b.n	80073c6 <_free_r+0x26>
 8007410:	d902      	bls.n	8007418 <_free_r+0x78>
 8007412:	230c      	movs	r3, #12
 8007414:	6003      	str	r3, [r0, #0]
 8007416:	e7d6      	b.n	80073c6 <_free_r+0x26>
 8007418:	6825      	ldr	r5, [r4, #0]
 800741a:	1961      	adds	r1, r4, r5
 800741c:	428b      	cmp	r3, r1
 800741e:	bf04      	itt	eq
 8007420:	6819      	ldreq	r1, [r3, #0]
 8007422:	685b      	ldreq	r3, [r3, #4]
 8007424:	6063      	str	r3, [r4, #4]
 8007426:	bf04      	itt	eq
 8007428:	1949      	addeq	r1, r1, r5
 800742a:	6021      	streq	r1, [r4, #0]
 800742c:	6054      	str	r4, [r2, #4]
 800742e:	e7ca      	b.n	80073c6 <_free_r+0x26>
 8007430:	b003      	add	sp, #12
 8007432:	bd30      	pop	{r4, r5, pc}
 8007434:	2000073c 	.word	0x2000073c

08007438 <rshift>:
 8007438:	6903      	ldr	r3, [r0, #16]
 800743a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800743e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007442:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007446:	f100 0414 	add.w	r4, r0, #20
 800744a:	dd45      	ble.n	80074d8 <rshift+0xa0>
 800744c:	f011 011f 	ands.w	r1, r1, #31
 8007450:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007454:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007458:	d10c      	bne.n	8007474 <rshift+0x3c>
 800745a:	f100 0710 	add.w	r7, r0, #16
 800745e:	4629      	mov	r1, r5
 8007460:	42b1      	cmp	r1, r6
 8007462:	d334      	bcc.n	80074ce <rshift+0x96>
 8007464:	1a9b      	subs	r3, r3, r2
 8007466:	009b      	lsls	r3, r3, #2
 8007468:	1eea      	subs	r2, r5, #3
 800746a:	4296      	cmp	r6, r2
 800746c:	bf38      	it	cc
 800746e:	2300      	movcc	r3, #0
 8007470:	4423      	add	r3, r4
 8007472:	e015      	b.n	80074a0 <rshift+0x68>
 8007474:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007478:	f1c1 0820 	rsb	r8, r1, #32
 800747c:	40cf      	lsrs	r7, r1
 800747e:	f105 0e04 	add.w	lr, r5, #4
 8007482:	46a1      	mov	r9, r4
 8007484:	4576      	cmp	r6, lr
 8007486:	46f4      	mov	ip, lr
 8007488:	d815      	bhi.n	80074b6 <rshift+0x7e>
 800748a:	1a9a      	subs	r2, r3, r2
 800748c:	0092      	lsls	r2, r2, #2
 800748e:	3a04      	subs	r2, #4
 8007490:	3501      	adds	r5, #1
 8007492:	42ae      	cmp	r6, r5
 8007494:	bf38      	it	cc
 8007496:	2200      	movcc	r2, #0
 8007498:	18a3      	adds	r3, r4, r2
 800749a:	50a7      	str	r7, [r4, r2]
 800749c:	b107      	cbz	r7, 80074a0 <rshift+0x68>
 800749e:	3304      	adds	r3, #4
 80074a0:	1b1a      	subs	r2, r3, r4
 80074a2:	42a3      	cmp	r3, r4
 80074a4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80074a8:	bf08      	it	eq
 80074aa:	2300      	moveq	r3, #0
 80074ac:	6102      	str	r2, [r0, #16]
 80074ae:	bf08      	it	eq
 80074b0:	6143      	streq	r3, [r0, #20]
 80074b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074b6:	f8dc c000 	ldr.w	ip, [ip]
 80074ba:	fa0c fc08 	lsl.w	ip, ip, r8
 80074be:	ea4c 0707 	orr.w	r7, ip, r7
 80074c2:	f849 7b04 	str.w	r7, [r9], #4
 80074c6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80074ca:	40cf      	lsrs	r7, r1
 80074cc:	e7da      	b.n	8007484 <rshift+0x4c>
 80074ce:	f851 cb04 	ldr.w	ip, [r1], #4
 80074d2:	f847 cf04 	str.w	ip, [r7, #4]!
 80074d6:	e7c3      	b.n	8007460 <rshift+0x28>
 80074d8:	4623      	mov	r3, r4
 80074da:	e7e1      	b.n	80074a0 <rshift+0x68>

080074dc <__hexdig_fun>:
 80074dc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80074e0:	2b09      	cmp	r3, #9
 80074e2:	d802      	bhi.n	80074ea <__hexdig_fun+0xe>
 80074e4:	3820      	subs	r0, #32
 80074e6:	b2c0      	uxtb	r0, r0
 80074e8:	4770      	bx	lr
 80074ea:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80074ee:	2b05      	cmp	r3, #5
 80074f0:	d801      	bhi.n	80074f6 <__hexdig_fun+0x1a>
 80074f2:	3847      	subs	r0, #71	; 0x47
 80074f4:	e7f7      	b.n	80074e6 <__hexdig_fun+0xa>
 80074f6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80074fa:	2b05      	cmp	r3, #5
 80074fc:	d801      	bhi.n	8007502 <__hexdig_fun+0x26>
 80074fe:	3827      	subs	r0, #39	; 0x27
 8007500:	e7f1      	b.n	80074e6 <__hexdig_fun+0xa>
 8007502:	2000      	movs	r0, #0
 8007504:	4770      	bx	lr
	...

08007508 <__gethex>:
 8007508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800750c:	4617      	mov	r7, r2
 800750e:	680a      	ldr	r2, [r1, #0]
 8007510:	b085      	sub	sp, #20
 8007512:	f102 0b02 	add.w	fp, r2, #2
 8007516:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800751a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800751e:	4681      	mov	r9, r0
 8007520:	468a      	mov	sl, r1
 8007522:	9302      	str	r3, [sp, #8]
 8007524:	32fe      	adds	r2, #254	; 0xfe
 8007526:	eb02 030b 	add.w	r3, r2, fp
 800752a:	46d8      	mov	r8, fp
 800752c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8007530:	9301      	str	r3, [sp, #4]
 8007532:	2830      	cmp	r0, #48	; 0x30
 8007534:	d0f7      	beq.n	8007526 <__gethex+0x1e>
 8007536:	f7ff ffd1 	bl	80074dc <__hexdig_fun>
 800753a:	4604      	mov	r4, r0
 800753c:	2800      	cmp	r0, #0
 800753e:	d138      	bne.n	80075b2 <__gethex+0xaa>
 8007540:	49a7      	ldr	r1, [pc, #668]	; (80077e0 <__gethex+0x2d8>)
 8007542:	2201      	movs	r2, #1
 8007544:	4640      	mov	r0, r8
 8007546:	f7ff fe0e 	bl	8007166 <strncmp>
 800754a:	4606      	mov	r6, r0
 800754c:	2800      	cmp	r0, #0
 800754e:	d169      	bne.n	8007624 <__gethex+0x11c>
 8007550:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007554:	465d      	mov	r5, fp
 8007556:	f7ff ffc1 	bl	80074dc <__hexdig_fun>
 800755a:	2800      	cmp	r0, #0
 800755c:	d064      	beq.n	8007628 <__gethex+0x120>
 800755e:	465a      	mov	r2, fp
 8007560:	7810      	ldrb	r0, [r2, #0]
 8007562:	2830      	cmp	r0, #48	; 0x30
 8007564:	4690      	mov	r8, r2
 8007566:	f102 0201 	add.w	r2, r2, #1
 800756a:	d0f9      	beq.n	8007560 <__gethex+0x58>
 800756c:	f7ff ffb6 	bl	80074dc <__hexdig_fun>
 8007570:	2301      	movs	r3, #1
 8007572:	fab0 f480 	clz	r4, r0
 8007576:	0964      	lsrs	r4, r4, #5
 8007578:	465e      	mov	r6, fp
 800757a:	9301      	str	r3, [sp, #4]
 800757c:	4642      	mov	r2, r8
 800757e:	4615      	mov	r5, r2
 8007580:	3201      	adds	r2, #1
 8007582:	7828      	ldrb	r0, [r5, #0]
 8007584:	f7ff ffaa 	bl	80074dc <__hexdig_fun>
 8007588:	2800      	cmp	r0, #0
 800758a:	d1f8      	bne.n	800757e <__gethex+0x76>
 800758c:	4994      	ldr	r1, [pc, #592]	; (80077e0 <__gethex+0x2d8>)
 800758e:	2201      	movs	r2, #1
 8007590:	4628      	mov	r0, r5
 8007592:	f7ff fde8 	bl	8007166 <strncmp>
 8007596:	b978      	cbnz	r0, 80075b8 <__gethex+0xb0>
 8007598:	b946      	cbnz	r6, 80075ac <__gethex+0xa4>
 800759a:	1c6e      	adds	r6, r5, #1
 800759c:	4632      	mov	r2, r6
 800759e:	4615      	mov	r5, r2
 80075a0:	3201      	adds	r2, #1
 80075a2:	7828      	ldrb	r0, [r5, #0]
 80075a4:	f7ff ff9a 	bl	80074dc <__hexdig_fun>
 80075a8:	2800      	cmp	r0, #0
 80075aa:	d1f8      	bne.n	800759e <__gethex+0x96>
 80075ac:	1b73      	subs	r3, r6, r5
 80075ae:	009e      	lsls	r6, r3, #2
 80075b0:	e004      	b.n	80075bc <__gethex+0xb4>
 80075b2:	2400      	movs	r4, #0
 80075b4:	4626      	mov	r6, r4
 80075b6:	e7e1      	b.n	800757c <__gethex+0x74>
 80075b8:	2e00      	cmp	r6, #0
 80075ba:	d1f7      	bne.n	80075ac <__gethex+0xa4>
 80075bc:	782b      	ldrb	r3, [r5, #0]
 80075be:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80075c2:	2b50      	cmp	r3, #80	; 0x50
 80075c4:	d13d      	bne.n	8007642 <__gethex+0x13a>
 80075c6:	786b      	ldrb	r3, [r5, #1]
 80075c8:	2b2b      	cmp	r3, #43	; 0x2b
 80075ca:	d02f      	beq.n	800762c <__gethex+0x124>
 80075cc:	2b2d      	cmp	r3, #45	; 0x2d
 80075ce:	d031      	beq.n	8007634 <__gethex+0x12c>
 80075d0:	1c69      	adds	r1, r5, #1
 80075d2:	f04f 0b00 	mov.w	fp, #0
 80075d6:	7808      	ldrb	r0, [r1, #0]
 80075d8:	f7ff ff80 	bl	80074dc <__hexdig_fun>
 80075dc:	1e42      	subs	r2, r0, #1
 80075de:	b2d2      	uxtb	r2, r2
 80075e0:	2a18      	cmp	r2, #24
 80075e2:	d82e      	bhi.n	8007642 <__gethex+0x13a>
 80075e4:	f1a0 0210 	sub.w	r2, r0, #16
 80075e8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80075ec:	f7ff ff76 	bl	80074dc <__hexdig_fun>
 80075f0:	f100 3cff 	add.w	ip, r0, #4294967295
 80075f4:	fa5f fc8c 	uxtb.w	ip, ip
 80075f8:	f1bc 0f18 	cmp.w	ip, #24
 80075fc:	d91d      	bls.n	800763a <__gethex+0x132>
 80075fe:	f1bb 0f00 	cmp.w	fp, #0
 8007602:	d000      	beq.n	8007606 <__gethex+0xfe>
 8007604:	4252      	negs	r2, r2
 8007606:	4416      	add	r6, r2
 8007608:	f8ca 1000 	str.w	r1, [sl]
 800760c:	b1dc      	cbz	r4, 8007646 <__gethex+0x13e>
 800760e:	9b01      	ldr	r3, [sp, #4]
 8007610:	2b00      	cmp	r3, #0
 8007612:	bf14      	ite	ne
 8007614:	f04f 0800 	movne.w	r8, #0
 8007618:	f04f 0806 	moveq.w	r8, #6
 800761c:	4640      	mov	r0, r8
 800761e:	b005      	add	sp, #20
 8007620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007624:	4645      	mov	r5, r8
 8007626:	4626      	mov	r6, r4
 8007628:	2401      	movs	r4, #1
 800762a:	e7c7      	b.n	80075bc <__gethex+0xb4>
 800762c:	f04f 0b00 	mov.w	fp, #0
 8007630:	1ca9      	adds	r1, r5, #2
 8007632:	e7d0      	b.n	80075d6 <__gethex+0xce>
 8007634:	f04f 0b01 	mov.w	fp, #1
 8007638:	e7fa      	b.n	8007630 <__gethex+0x128>
 800763a:	230a      	movs	r3, #10
 800763c:	fb03 0002 	mla	r0, r3, r2, r0
 8007640:	e7d0      	b.n	80075e4 <__gethex+0xdc>
 8007642:	4629      	mov	r1, r5
 8007644:	e7e0      	b.n	8007608 <__gethex+0x100>
 8007646:	eba5 0308 	sub.w	r3, r5, r8
 800764a:	3b01      	subs	r3, #1
 800764c:	4621      	mov	r1, r4
 800764e:	2b07      	cmp	r3, #7
 8007650:	dc0a      	bgt.n	8007668 <__gethex+0x160>
 8007652:	4648      	mov	r0, r9
 8007654:	f000 fb0e 	bl	8007c74 <_Balloc>
 8007658:	4604      	mov	r4, r0
 800765a:	b940      	cbnz	r0, 800766e <__gethex+0x166>
 800765c:	4b61      	ldr	r3, [pc, #388]	; (80077e4 <__gethex+0x2dc>)
 800765e:	4602      	mov	r2, r0
 8007660:	21e4      	movs	r1, #228	; 0xe4
 8007662:	4861      	ldr	r0, [pc, #388]	; (80077e8 <__gethex+0x2e0>)
 8007664:	f7ff fe7e 	bl	8007364 <__assert_func>
 8007668:	3101      	adds	r1, #1
 800766a:	105b      	asrs	r3, r3, #1
 800766c:	e7ef      	b.n	800764e <__gethex+0x146>
 800766e:	f100 0a14 	add.w	sl, r0, #20
 8007672:	2300      	movs	r3, #0
 8007674:	495a      	ldr	r1, [pc, #360]	; (80077e0 <__gethex+0x2d8>)
 8007676:	f8cd a004 	str.w	sl, [sp, #4]
 800767a:	469b      	mov	fp, r3
 800767c:	45a8      	cmp	r8, r5
 800767e:	d342      	bcc.n	8007706 <__gethex+0x1fe>
 8007680:	9801      	ldr	r0, [sp, #4]
 8007682:	f840 bb04 	str.w	fp, [r0], #4
 8007686:	eba0 000a 	sub.w	r0, r0, sl
 800768a:	1080      	asrs	r0, r0, #2
 800768c:	6120      	str	r0, [r4, #16]
 800768e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8007692:	4658      	mov	r0, fp
 8007694:	f000 fbe0 	bl	8007e58 <__hi0bits>
 8007698:	683d      	ldr	r5, [r7, #0]
 800769a:	eba8 0000 	sub.w	r0, r8, r0
 800769e:	42a8      	cmp	r0, r5
 80076a0:	dd59      	ble.n	8007756 <__gethex+0x24e>
 80076a2:	eba0 0805 	sub.w	r8, r0, r5
 80076a6:	4641      	mov	r1, r8
 80076a8:	4620      	mov	r0, r4
 80076aa:	f000 ff6f 	bl	800858c <__any_on>
 80076ae:	4683      	mov	fp, r0
 80076b0:	b1b8      	cbz	r0, 80076e2 <__gethex+0x1da>
 80076b2:	f108 33ff 	add.w	r3, r8, #4294967295
 80076b6:	1159      	asrs	r1, r3, #5
 80076b8:	f003 021f 	and.w	r2, r3, #31
 80076bc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80076c0:	f04f 0b01 	mov.w	fp, #1
 80076c4:	fa0b f202 	lsl.w	r2, fp, r2
 80076c8:	420a      	tst	r2, r1
 80076ca:	d00a      	beq.n	80076e2 <__gethex+0x1da>
 80076cc:	455b      	cmp	r3, fp
 80076ce:	dd06      	ble.n	80076de <__gethex+0x1d6>
 80076d0:	f1a8 0102 	sub.w	r1, r8, #2
 80076d4:	4620      	mov	r0, r4
 80076d6:	f000 ff59 	bl	800858c <__any_on>
 80076da:	2800      	cmp	r0, #0
 80076dc:	d138      	bne.n	8007750 <__gethex+0x248>
 80076de:	f04f 0b02 	mov.w	fp, #2
 80076e2:	4641      	mov	r1, r8
 80076e4:	4620      	mov	r0, r4
 80076e6:	f7ff fea7 	bl	8007438 <rshift>
 80076ea:	4446      	add	r6, r8
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	42b3      	cmp	r3, r6
 80076f0:	da41      	bge.n	8007776 <__gethex+0x26e>
 80076f2:	4621      	mov	r1, r4
 80076f4:	4648      	mov	r0, r9
 80076f6:	f000 fafd 	bl	8007cf4 <_Bfree>
 80076fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80076fc:	2300      	movs	r3, #0
 80076fe:	6013      	str	r3, [r2, #0]
 8007700:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8007704:	e78a      	b.n	800761c <__gethex+0x114>
 8007706:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800770a:	2a2e      	cmp	r2, #46	; 0x2e
 800770c:	d014      	beq.n	8007738 <__gethex+0x230>
 800770e:	2b20      	cmp	r3, #32
 8007710:	d106      	bne.n	8007720 <__gethex+0x218>
 8007712:	9b01      	ldr	r3, [sp, #4]
 8007714:	f843 bb04 	str.w	fp, [r3], #4
 8007718:	f04f 0b00 	mov.w	fp, #0
 800771c:	9301      	str	r3, [sp, #4]
 800771e:	465b      	mov	r3, fp
 8007720:	7828      	ldrb	r0, [r5, #0]
 8007722:	9303      	str	r3, [sp, #12]
 8007724:	f7ff feda 	bl	80074dc <__hexdig_fun>
 8007728:	9b03      	ldr	r3, [sp, #12]
 800772a:	f000 000f 	and.w	r0, r0, #15
 800772e:	4098      	lsls	r0, r3
 8007730:	ea4b 0b00 	orr.w	fp, fp, r0
 8007734:	3304      	adds	r3, #4
 8007736:	e7a1      	b.n	800767c <__gethex+0x174>
 8007738:	45a8      	cmp	r8, r5
 800773a:	d8e8      	bhi.n	800770e <__gethex+0x206>
 800773c:	2201      	movs	r2, #1
 800773e:	4628      	mov	r0, r5
 8007740:	9303      	str	r3, [sp, #12]
 8007742:	f7ff fd10 	bl	8007166 <strncmp>
 8007746:	4926      	ldr	r1, [pc, #152]	; (80077e0 <__gethex+0x2d8>)
 8007748:	9b03      	ldr	r3, [sp, #12]
 800774a:	2800      	cmp	r0, #0
 800774c:	d1df      	bne.n	800770e <__gethex+0x206>
 800774e:	e795      	b.n	800767c <__gethex+0x174>
 8007750:	f04f 0b03 	mov.w	fp, #3
 8007754:	e7c5      	b.n	80076e2 <__gethex+0x1da>
 8007756:	da0b      	bge.n	8007770 <__gethex+0x268>
 8007758:	eba5 0800 	sub.w	r8, r5, r0
 800775c:	4621      	mov	r1, r4
 800775e:	4642      	mov	r2, r8
 8007760:	4648      	mov	r0, r9
 8007762:	f000 fce1 	bl	8008128 <__lshift>
 8007766:	eba6 0608 	sub.w	r6, r6, r8
 800776a:	4604      	mov	r4, r0
 800776c:	f100 0a14 	add.w	sl, r0, #20
 8007770:	f04f 0b00 	mov.w	fp, #0
 8007774:	e7ba      	b.n	80076ec <__gethex+0x1e4>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	42b3      	cmp	r3, r6
 800777a:	dd73      	ble.n	8007864 <__gethex+0x35c>
 800777c:	1b9e      	subs	r6, r3, r6
 800777e:	42b5      	cmp	r5, r6
 8007780:	dc34      	bgt.n	80077ec <__gethex+0x2e4>
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2b02      	cmp	r3, #2
 8007786:	d023      	beq.n	80077d0 <__gethex+0x2c8>
 8007788:	2b03      	cmp	r3, #3
 800778a:	d025      	beq.n	80077d8 <__gethex+0x2d0>
 800778c:	2b01      	cmp	r3, #1
 800778e:	d115      	bne.n	80077bc <__gethex+0x2b4>
 8007790:	42b5      	cmp	r5, r6
 8007792:	d113      	bne.n	80077bc <__gethex+0x2b4>
 8007794:	2d01      	cmp	r5, #1
 8007796:	d10b      	bne.n	80077b0 <__gethex+0x2a8>
 8007798:	9a02      	ldr	r2, [sp, #8]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6013      	str	r3, [r2, #0]
 800779e:	2301      	movs	r3, #1
 80077a0:	6123      	str	r3, [r4, #16]
 80077a2:	f8ca 3000 	str.w	r3, [sl]
 80077a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077a8:	f04f 0862 	mov.w	r8, #98	; 0x62
 80077ac:	601c      	str	r4, [r3, #0]
 80077ae:	e735      	b.n	800761c <__gethex+0x114>
 80077b0:	1e69      	subs	r1, r5, #1
 80077b2:	4620      	mov	r0, r4
 80077b4:	f000 feea 	bl	800858c <__any_on>
 80077b8:	2800      	cmp	r0, #0
 80077ba:	d1ed      	bne.n	8007798 <__gethex+0x290>
 80077bc:	4621      	mov	r1, r4
 80077be:	4648      	mov	r0, r9
 80077c0:	f000 fa98 	bl	8007cf4 <_Bfree>
 80077c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80077c6:	2300      	movs	r3, #0
 80077c8:	6013      	str	r3, [r2, #0]
 80077ca:	f04f 0850 	mov.w	r8, #80	; 0x50
 80077ce:	e725      	b.n	800761c <__gethex+0x114>
 80077d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1f2      	bne.n	80077bc <__gethex+0x2b4>
 80077d6:	e7df      	b.n	8007798 <__gethex+0x290>
 80077d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1dc      	bne.n	8007798 <__gethex+0x290>
 80077de:	e7ed      	b.n	80077bc <__gethex+0x2b4>
 80077e0:	080090f8 	.word	0x080090f8
 80077e4:	0800930e 	.word	0x0800930e
 80077e8:	0800931f 	.word	0x0800931f
 80077ec:	f106 38ff 	add.w	r8, r6, #4294967295
 80077f0:	f1bb 0f00 	cmp.w	fp, #0
 80077f4:	d133      	bne.n	800785e <__gethex+0x356>
 80077f6:	f1b8 0f00 	cmp.w	r8, #0
 80077fa:	d004      	beq.n	8007806 <__gethex+0x2fe>
 80077fc:	4641      	mov	r1, r8
 80077fe:	4620      	mov	r0, r4
 8007800:	f000 fec4 	bl	800858c <__any_on>
 8007804:	4683      	mov	fp, r0
 8007806:	ea4f 1268 	mov.w	r2, r8, asr #5
 800780a:	2301      	movs	r3, #1
 800780c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007810:	f008 081f 	and.w	r8, r8, #31
 8007814:	fa03 f308 	lsl.w	r3, r3, r8
 8007818:	4213      	tst	r3, r2
 800781a:	4631      	mov	r1, r6
 800781c:	4620      	mov	r0, r4
 800781e:	bf18      	it	ne
 8007820:	f04b 0b02 	orrne.w	fp, fp, #2
 8007824:	1bad      	subs	r5, r5, r6
 8007826:	f7ff fe07 	bl	8007438 <rshift>
 800782a:	687e      	ldr	r6, [r7, #4]
 800782c:	f04f 0802 	mov.w	r8, #2
 8007830:	f1bb 0f00 	cmp.w	fp, #0
 8007834:	d04a      	beq.n	80078cc <__gethex+0x3c4>
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2b02      	cmp	r3, #2
 800783a:	d016      	beq.n	800786a <__gethex+0x362>
 800783c:	2b03      	cmp	r3, #3
 800783e:	d018      	beq.n	8007872 <__gethex+0x36a>
 8007840:	2b01      	cmp	r3, #1
 8007842:	d109      	bne.n	8007858 <__gethex+0x350>
 8007844:	f01b 0f02 	tst.w	fp, #2
 8007848:	d006      	beq.n	8007858 <__gethex+0x350>
 800784a:	f8da 3000 	ldr.w	r3, [sl]
 800784e:	ea4b 0b03 	orr.w	fp, fp, r3
 8007852:	f01b 0f01 	tst.w	fp, #1
 8007856:	d10f      	bne.n	8007878 <__gethex+0x370>
 8007858:	f048 0810 	orr.w	r8, r8, #16
 800785c:	e036      	b.n	80078cc <__gethex+0x3c4>
 800785e:	f04f 0b01 	mov.w	fp, #1
 8007862:	e7d0      	b.n	8007806 <__gethex+0x2fe>
 8007864:	f04f 0801 	mov.w	r8, #1
 8007868:	e7e2      	b.n	8007830 <__gethex+0x328>
 800786a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800786c:	f1c3 0301 	rsb	r3, r3, #1
 8007870:	930f      	str	r3, [sp, #60]	; 0x3c
 8007872:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007874:	2b00      	cmp	r3, #0
 8007876:	d0ef      	beq.n	8007858 <__gethex+0x350>
 8007878:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800787c:	f104 0214 	add.w	r2, r4, #20
 8007880:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007884:	9301      	str	r3, [sp, #4]
 8007886:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800788a:	2300      	movs	r3, #0
 800788c:	4694      	mov	ip, r2
 800788e:	f852 1b04 	ldr.w	r1, [r2], #4
 8007892:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007896:	d01e      	beq.n	80078d6 <__gethex+0x3ce>
 8007898:	3101      	adds	r1, #1
 800789a:	f8cc 1000 	str.w	r1, [ip]
 800789e:	f1b8 0f02 	cmp.w	r8, #2
 80078a2:	f104 0214 	add.w	r2, r4, #20
 80078a6:	d13d      	bne.n	8007924 <__gethex+0x41c>
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	3b01      	subs	r3, #1
 80078ac:	42ab      	cmp	r3, r5
 80078ae:	d10b      	bne.n	80078c8 <__gethex+0x3c0>
 80078b0:	1169      	asrs	r1, r5, #5
 80078b2:	2301      	movs	r3, #1
 80078b4:	f005 051f 	and.w	r5, r5, #31
 80078b8:	fa03 f505 	lsl.w	r5, r3, r5
 80078bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80078c0:	421d      	tst	r5, r3
 80078c2:	bf18      	it	ne
 80078c4:	f04f 0801 	movne.w	r8, #1
 80078c8:	f048 0820 	orr.w	r8, r8, #32
 80078cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078ce:	601c      	str	r4, [r3, #0]
 80078d0:	9b02      	ldr	r3, [sp, #8]
 80078d2:	601e      	str	r6, [r3, #0]
 80078d4:	e6a2      	b.n	800761c <__gethex+0x114>
 80078d6:	4290      	cmp	r0, r2
 80078d8:	f842 3c04 	str.w	r3, [r2, #-4]
 80078dc:	d8d6      	bhi.n	800788c <__gethex+0x384>
 80078de:	68a2      	ldr	r2, [r4, #8]
 80078e0:	4593      	cmp	fp, r2
 80078e2:	db17      	blt.n	8007914 <__gethex+0x40c>
 80078e4:	6861      	ldr	r1, [r4, #4]
 80078e6:	4648      	mov	r0, r9
 80078e8:	3101      	adds	r1, #1
 80078ea:	f000 f9c3 	bl	8007c74 <_Balloc>
 80078ee:	4682      	mov	sl, r0
 80078f0:	b918      	cbnz	r0, 80078fa <__gethex+0x3f2>
 80078f2:	4b1b      	ldr	r3, [pc, #108]	; (8007960 <__gethex+0x458>)
 80078f4:	4602      	mov	r2, r0
 80078f6:	2184      	movs	r1, #132	; 0x84
 80078f8:	e6b3      	b.n	8007662 <__gethex+0x15a>
 80078fa:	6922      	ldr	r2, [r4, #16]
 80078fc:	3202      	adds	r2, #2
 80078fe:	f104 010c 	add.w	r1, r4, #12
 8007902:	0092      	lsls	r2, r2, #2
 8007904:	300c      	adds	r0, #12
 8007906:	f7ff fd10 	bl	800732a <memcpy>
 800790a:	4621      	mov	r1, r4
 800790c:	4648      	mov	r0, r9
 800790e:	f000 f9f1 	bl	8007cf4 <_Bfree>
 8007912:	4654      	mov	r4, sl
 8007914:	6922      	ldr	r2, [r4, #16]
 8007916:	1c51      	adds	r1, r2, #1
 8007918:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800791c:	6121      	str	r1, [r4, #16]
 800791e:	2101      	movs	r1, #1
 8007920:	6151      	str	r1, [r2, #20]
 8007922:	e7bc      	b.n	800789e <__gethex+0x396>
 8007924:	6921      	ldr	r1, [r4, #16]
 8007926:	4559      	cmp	r1, fp
 8007928:	dd0b      	ble.n	8007942 <__gethex+0x43a>
 800792a:	2101      	movs	r1, #1
 800792c:	4620      	mov	r0, r4
 800792e:	f7ff fd83 	bl	8007438 <rshift>
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	3601      	adds	r6, #1
 8007936:	42b3      	cmp	r3, r6
 8007938:	f6ff aedb 	blt.w	80076f2 <__gethex+0x1ea>
 800793c:	f04f 0801 	mov.w	r8, #1
 8007940:	e7c2      	b.n	80078c8 <__gethex+0x3c0>
 8007942:	f015 051f 	ands.w	r5, r5, #31
 8007946:	d0f9      	beq.n	800793c <__gethex+0x434>
 8007948:	9b01      	ldr	r3, [sp, #4]
 800794a:	441a      	add	r2, r3
 800794c:	f1c5 0520 	rsb	r5, r5, #32
 8007950:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007954:	f000 fa80 	bl	8007e58 <__hi0bits>
 8007958:	42a8      	cmp	r0, r5
 800795a:	dbe6      	blt.n	800792a <__gethex+0x422>
 800795c:	e7ee      	b.n	800793c <__gethex+0x434>
 800795e:	bf00      	nop
 8007960:	0800930e 	.word	0x0800930e

08007964 <L_shift>:
 8007964:	f1c2 0208 	rsb	r2, r2, #8
 8007968:	0092      	lsls	r2, r2, #2
 800796a:	b570      	push	{r4, r5, r6, lr}
 800796c:	f1c2 0620 	rsb	r6, r2, #32
 8007970:	6843      	ldr	r3, [r0, #4]
 8007972:	6804      	ldr	r4, [r0, #0]
 8007974:	fa03 f506 	lsl.w	r5, r3, r6
 8007978:	432c      	orrs	r4, r5
 800797a:	40d3      	lsrs	r3, r2
 800797c:	6004      	str	r4, [r0, #0]
 800797e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007982:	4288      	cmp	r0, r1
 8007984:	d3f4      	bcc.n	8007970 <L_shift+0xc>
 8007986:	bd70      	pop	{r4, r5, r6, pc}

08007988 <__match>:
 8007988:	b530      	push	{r4, r5, lr}
 800798a:	6803      	ldr	r3, [r0, #0]
 800798c:	3301      	adds	r3, #1
 800798e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007992:	b914      	cbnz	r4, 800799a <__match+0x12>
 8007994:	6003      	str	r3, [r0, #0]
 8007996:	2001      	movs	r0, #1
 8007998:	bd30      	pop	{r4, r5, pc}
 800799a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800799e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80079a2:	2d19      	cmp	r5, #25
 80079a4:	bf98      	it	ls
 80079a6:	3220      	addls	r2, #32
 80079a8:	42a2      	cmp	r2, r4
 80079aa:	d0f0      	beq.n	800798e <__match+0x6>
 80079ac:	2000      	movs	r0, #0
 80079ae:	e7f3      	b.n	8007998 <__match+0x10>

080079b0 <__hexnan>:
 80079b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079b4:	680b      	ldr	r3, [r1, #0]
 80079b6:	6801      	ldr	r1, [r0, #0]
 80079b8:	115e      	asrs	r6, r3, #5
 80079ba:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80079be:	f013 031f 	ands.w	r3, r3, #31
 80079c2:	b087      	sub	sp, #28
 80079c4:	bf18      	it	ne
 80079c6:	3604      	addne	r6, #4
 80079c8:	2500      	movs	r5, #0
 80079ca:	1f37      	subs	r7, r6, #4
 80079cc:	4682      	mov	sl, r0
 80079ce:	4690      	mov	r8, r2
 80079d0:	9301      	str	r3, [sp, #4]
 80079d2:	f846 5c04 	str.w	r5, [r6, #-4]
 80079d6:	46b9      	mov	r9, r7
 80079d8:	463c      	mov	r4, r7
 80079da:	9502      	str	r5, [sp, #8]
 80079dc:	46ab      	mov	fp, r5
 80079de:	784a      	ldrb	r2, [r1, #1]
 80079e0:	1c4b      	adds	r3, r1, #1
 80079e2:	9303      	str	r3, [sp, #12]
 80079e4:	b342      	cbz	r2, 8007a38 <__hexnan+0x88>
 80079e6:	4610      	mov	r0, r2
 80079e8:	9105      	str	r1, [sp, #20]
 80079ea:	9204      	str	r2, [sp, #16]
 80079ec:	f7ff fd76 	bl	80074dc <__hexdig_fun>
 80079f0:	2800      	cmp	r0, #0
 80079f2:	d14f      	bne.n	8007a94 <__hexnan+0xe4>
 80079f4:	9a04      	ldr	r2, [sp, #16]
 80079f6:	9905      	ldr	r1, [sp, #20]
 80079f8:	2a20      	cmp	r2, #32
 80079fa:	d818      	bhi.n	8007a2e <__hexnan+0x7e>
 80079fc:	9b02      	ldr	r3, [sp, #8]
 80079fe:	459b      	cmp	fp, r3
 8007a00:	dd13      	ble.n	8007a2a <__hexnan+0x7a>
 8007a02:	454c      	cmp	r4, r9
 8007a04:	d206      	bcs.n	8007a14 <__hexnan+0x64>
 8007a06:	2d07      	cmp	r5, #7
 8007a08:	dc04      	bgt.n	8007a14 <__hexnan+0x64>
 8007a0a:	462a      	mov	r2, r5
 8007a0c:	4649      	mov	r1, r9
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f7ff ffa8 	bl	8007964 <L_shift>
 8007a14:	4544      	cmp	r4, r8
 8007a16:	d950      	bls.n	8007aba <__hexnan+0x10a>
 8007a18:	2300      	movs	r3, #0
 8007a1a:	f1a4 0904 	sub.w	r9, r4, #4
 8007a1e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007a22:	f8cd b008 	str.w	fp, [sp, #8]
 8007a26:	464c      	mov	r4, r9
 8007a28:	461d      	mov	r5, r3
 8007a2a:	9903      	ldr	r1, [sp, #12]
 8007a2c:	e7d7      	b.n	80079de <__hexnan+0x2e>
 8007a2e:	2a29      	cmp	r2, #41	; 0x29
 8007a30:	d155      	bne.n	8007ade <__hexnan+0x12e>
 8007a32:	3102      	adds	r1, #2
 8007a34:	f8ca 1000 	str.w	r1, [sl]
 8007a38:	f1bb 0f00 	cmp.w	fp, #0
 8007a3c:	d04f      	beq.n	8007ade <__hexnan+0x12e>
 8007a3e:	454c      	cmp	r4, r9
 8007a40:	d206      	bcs.n	8007a50 <__hexnan+0xa0>
 8007a42:	2d07      	cmp	r5, #7
 8007a44:	dc04      	bgt.n	8007a50 <__hexnan+0xa0>
 8007a46:	462a      	mov	r2, r5
 8007a48:	4649      	mov	r1, r9
 8007a4a:	4620      	mov	r0, r4
 8007a4c:	f7ff ff8a 	bl	8007964 <L_shift>
 8007a50:	4544      	cmp	r4, r8
 8007a52:	d934      	bls.n	8007abe <__hexnan+0x10e>
 8007a54:	f1a8 0204 	sub.w	r2, r8, #4
 8007a58:	4623      	mov	r3, r4
 8007a5a:	f853 1b04 	ldr.w	r1, [r3], #4
 8007a5e:	f842 1f04 	str.w	r1, [r2, #4]!
 8007a62:	429f      	cmp	r7, r3
 8007a64:	d2f9      	bcs.n	8007a5a <__hexnan+0xaa>
 8007a66:	1b3b      	subs	r3, r7, r4
 8007a68:	f023 0303 	bic.w	r3, r3, #3
 8007a6c:	3304      	adds	r3, #4
 8007a6e:	3e03      	subs	r6, #3
 8007a70:	3401      	adds	r4, #1
 8007a72:	42a6      	cmp	r6, r4
 8007a74:	bf38      	it	cc
 8007a76:	2304      	movcc	r3, #4
 8007a78:	4443      	add	r3, r8
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f843 2b04 	str.w	r2, [r3], #4
 8007a80:	429f      	cmp	r7, r3
 8007a82:	d2fb      	bcs.n	8007a7c <__hexnan+0xcc>
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	b91b      	cbnz	r3, 8007a90 <__hexnan+0xe0>
 8007a88:	4547      	cmp	r7, r8
 8007a8a:	d126      	bne.n	8007ada <__hexnan+0x12a>
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	603b      	str	r3, [r7, #0]
 8007a90:	2005      	movs	r0, #5
 8007a92:	e025      	b.n	8007ae0 <__hexnan+0x130>
 8007a94:	3501      	adds	r5, #1
 8007a96:	2d08      	cmp	r5, #8
 8007a98:	f10b 0b01 	add.w	fp, fp, #1
 8007a9c:	dd06      	ble.n	8007aac <__hexnan+0xfc>
 8007a9e:	4544      	cmp	r4, r8
 8007aa0:	d9c3      	bls.n	8007a2a <__hexnan+0x7a>
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	f844 3c04 	str.w	r3, [r4, #-4]
 8007aa8:	2501      	movs	r5, #1
 8007aaa:	3c04      	subs	r4, #4
 8007aac:	6822      	ldr	r2, [r4, #0]
 8007aae:	f000 000f 	and.w	r0, r0, #15
 8007ab2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007ab6:	6020      	str	r0, [r4, #0]
 8007ab8:	e7b7      	b.n	8007a2a <__hexnan+0x7a>
 8007aba:	2508      	movs	r5, #8
 8007abc:	e7b5      	b.n	8007a2a <__hexnan+0x7a>
 8007abe:	9b01      	ldr	r3, [sp, #4]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d0df      	beq.n	8007a84 <__hexnan+0xd4>
 8007ac4:	f1c3 0320 	rsb	r3, r3, #32
 8007ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8007acc:	40da      	lsrs	r2, r3
 8007ace:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007ad2:	4013      	ands	r3, r2
 8007ad4:	f846 3c04 	str.w	r3, [r6, #-4]
 8007ad8:	e7d4      	b.n	8007a84 <__hexnan+0xd4>
 8007ada:	3f04      	subs	r7, #4
 8007adc:	e7d2      	b.n	8007a84 <__hexnan+0xd4>
 8007ade:	2004      	movs	r0, #4
 8007ae0:	b007      	add	sp, #28
 8007ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08007ae8 <malloc>:
 8007ae8:	4b02      	ldr	r3, [pc, #8]	; (8007af4 <malloc+0xc>)
 8007aea:	4601      	mov	r1, r0
 8007aec:	6818      	ldr	r0, [r3, #0]
 8007aee:	f000 b823 	b.w	8007b38 <_malloc_r>
 8007af2:	bf00      	nop
 8007af4:	200001d0 	.word	0x200001d0

08007af8 <sbrk_aligned>:
 8007af8:	b570      	push	{r4, r5, r6, lr}
 8007afa:	4e0e      	ldr	r6, [pc, #56]	; (8007b34 <sbrk_aligned+0x3c>)
 8007afc:	460c      	mov	r4, r1
 8007afe:	6831      	ldr	r1, [r6, #0]
 8007b00:	4605      	mov	r5, r0
 8007b02:	b911      	cbnz	r1, 8007b0a <sbrk_aligned+0x12>
 8007b04:	f000 fe30 	bl	8008768 <_sbrk_r>
 8007b08:	6030      	str	r0, [r6, #0]
 8007b0a:	4621      	mov	r1, r4
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	f000 fe2b 	bl	8008768 <_sbrk_r>
 8007b12:	1c43      	adds	r3, r0, #1
 8007b14:	d00a      	beq.n	8007b2c <sbrk_aligned+0x34>
 8007b16:	1cc4      	adds	r4, r0, #3
 8007b18:	f024 0403 	bic.w	r4, r4, #3
 8007b1c:	42a0      	cmp	r0, r4
 8007b1e:	d007      	beq.n	8007b30 <sbrk_aligned+0x38>
 8007b20:	1a21      	subs	r1, r4, r0
 8007b22:	4628      	mov	r0, r5
 8007b24:	f000 fe20 	bl	8008768 <_sbrk_r>
 8007b28:	3001      	adds	r0, #1
 8007b2a:	d101      	bne.n	8007b30 <sbrk_aligned+0x38>
 8007b2c:	f04f 34ff 	mov.w	r4, #4294967295
 8007b30:	4620      	mov	r0, r4
 8007b32:	bd70      	pop	{r4, r5, r6, pc}
 8007b34:	20000740 	.word	0x20000740

08007b38 <_malloc_r>:
 8007b38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b3c:	1ccd      	adds	r5, r1, #3
 8007b3e:	f025 0503 	bic.w	r5, r5, #3
 8007b42:	3508      	adds	r5, #8
 8007b44:	2d0c      	cmp	r5, #12
 8007b46:	bf38      	it	cc
 8007b48:	250c      	movcc	r5, #12
 8007b4a:	2d00      	cmp	r5, #0
 8007b4c:	4607      	mov	r7, r0
 8007b4e:	db01      	blt.n	8007b54 <_malloc_r+0x1c>
 8007b50:	42a9      	cmp	r1, r5
 8007b52:	d905      	bls.n	8007b60 <_malloc_r+0x28>
 8007b54:	230c      	movs	r3, #12
 8007b56:	603b      	str	r3, [r7, #0]
 8007b58:	2600      	movs	r6, #0
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b60:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007c34 <_malloc_r+0xfc>
 8007b64:	f000 f87a 	bl	8007c5c <__malloc_lock>
 8007b68:	f8d8 3000 	ldr.w	r3, [r8]
 8007b6c:	461c      	mov	r4, r3
 8007b6e:	bb5c      	cbnz	r4, 8007bc8 <_malloc_r+0x90>
 8007b70:	4629      	mov	r1, r5
 8007b72:	4638      	mov	r0, r7
 8007b74:	f7ff ffc0 	bl	8007af8 <sbrk_aligned>
 8007b78:	1c43      	adds	r3, r0, #1
 8007b7a:	4604      	mov	r4, r0
 8007b7c:	d155      	bne.n	8007c2a <_malloc_r+0xf2>
 8007b7e:	f8d8 4000 	ldr.w	r4, [r8]
 8007b82:	4626      	mov	r6, r4
 8007b84:	2e00      	cmp	r6, #0
 8007b86:	d145      	bne.n	8007c14 <_malloc_r+0xdc>
 8007b88:	2c00      	cmp	r4, #0
 8007b8a:	d048      	beq.n	8007c1e <_malloc_r+0xe6>
 8007b8c:	6823      	ldr	r3, [r4, #0]
 8007b8e:	4631      	mov	r1, r6
 8007b90:	4638      	mov	r0, r7
 8007b92:	eb04 0903 	add.w	r9, r4, r3
 8007b96:	f000 fde7 	bl	8008768 <_sbrk_r>
 8007b9a:	4581      	cmp	r9, r0
 8007b9c:	d13f      	bne.n	8007c1e <_malloc_r+0xe6>
 8007b9e:	6821      	ldr	r1, [r4, #0]
 8007ba0:	1a6d      	subs	r5, r5, r1
 8007ba2:	4629      	mov	r1, r5
 8007ba4:	4638      	mov	r0, r7
 8007ba6:	f7ff ffa7 	bl	8007af8 <sbrk_aligned>
 8007baa:	3001      	adds	r0, #1
 8007bac:	d037      	beq.n	8007c1e <_malloc_r+0xe6>
 8007bae:	6823      	ldr	r3, [r4, #0]
 8007bb0:	442b      	add	r3, r5
 8007bb2:	6023      	str	r3, [r4, #0]
 8007bb4:	f8d8 3000 	ldr.w	r3, [r8]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d038      	beq.n	8007c2e <_malloc_r+0xf6>
 8007bbc:	685a      	ldr	r2, [r3, #4]
 8007bbe:	42a2      	cmp	r2, r4
 8007bc0:	d12b      	bne.n	8007c1a <_malloc_r+0xe2>
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	605a      	str	r2, [r3, #4]
 8007bc6:	e00f      	b.n	8007be8 <_malloc_r+0xb0>
 8007bc8:	6822      	ldr	r2, [r4, #0]
 8007bca:	1b52      	subs	r2, r2, r5
 8007bcc:	d41f      	bmi.n	8007c0e <_malloc_r+0xd6>
 8007bce:	2a0b      	cmp	r2, #11
 8007bd0:	d917      	bls.n	8007c02 <_malloc_r+0xca>
 8007bd2:	1961      	adds	r1, r4, r5
 8007bd4:	42a3      	cmp	r3, r4
 8007bd6:	6025      	str	r5, [r4, #0]
 8007bd8:	bf18      	it	ne
 8007bda:	6059      	strne	r1, [r3, #4]
 8007bdc:	6863      	ldr	r3, [r4, #4]
 8007bde:	bf08      	it	eq
 8007be0:	f8c8 1000 	streq.w	r1, [r8]
 8007be4:	5162      	str	r2, [r4, r5]
 8007be6:	604b      	str	r3, [r1, #4]
 8007be8:	4638      	mov	r0, r7
 8007bea:	f104 060b 	add.w	r6, r4, #11
 8007bee:	f000 f83b 	bl	8007c68 <__malloc_unlock>
 8007bf2:	f026 0607 	bic.w	r6, r6, #7
 8007bf6:	1d23      	adds	r3, r4, #4
 8007bf8:	1af2      	subs	r2, r6, r3
 8007bfa:	d0ae      	beq.n	8007b5a <_malloc_r+0x22>
 8007bfc:	1b9b      	subs	r3, r3, r6
 8007bfe:	50a3      	str	r3, [r4, r2]
 8007c00:	e7ab      	b.n	8007b5a <_malloc_r+0x22>
 8007c02:	42a3      	cmp	r3, r4
 8007c04:	6862      	ldr	r2, [r4, #4]
 8007c06:	d1dd      	bne.n	8007bc4 <_malloc_r+0x8c>
 8007c08:	f8c8 2000 	str.w	r2, [r8]
 8007c0c:	e7ec      	b.n	8007be8 <_malloc_r+0xb0>
 8007c0e:	4623      	mov	r3, r4
 8007c10:	6864      	ldr	r4, [r4, #4]
 8007c12:	e7ac      	b.n	8007b6e <_malloc_r+0x36>
 8007c14:	4634      	mov	r4, r6
 8007c16:	6876      	ldr	r6, [r6, #4]
 8007c18:	e7b4      	b.n	8007b84 <_malloc_r+0x4c>
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	e7cc      	b.n	8007bb8 <_malloc_r+0x80>
 8007c1e:	230c      	movs	r3, #12
 8007c20:	603b      	str	r3, [r7, #0]
 8007c22:	4638      	mov	r0, r7
 8007c24:	f000 f820 	bl	8007c68 <__malloc_unlock>
 8007c28:	e797      	b.n	8007b5a <_malloc_r+0x22>
 8007c2a:	6025      	str	r5, [r4, #0]
 8007c2c:	e7dc      	b.n	8007be8 <_malloc_r+0xb0>
 8007c2e:	605b      	str	r3, [r3, #4]
 8007c30:	deff      	udf	#255	; 0xff
 8007c32:	bf00      	nop
 8007c34:	2000073c 	.word	0x2000073c

08007c38 <__ascii_mbtowc>:
 8007c38:	b082      	sub	sp, #8
 8007c3a:	b901      	cbnz	r1, 8007c3e <__ascii_mbtowc+0x6>
 8007c3c:	a901      	add	r1, sp, #4
 8007c3e:	b142      	cbz	r2, 8007c52 <__ascii_mbtowc+0x1a>
 8007c40:	b14b      	cbz	r3, 8007c56 <__ascii_mbtowc+0x1e>
 8007c42:	7813      	ldrb	r3, [r2, #0]
 8007c44:	600b      	str	r3, [r1, #0]
 8007c46:	7812      	ldrb	r2, [r2, #0]
 8007c48:	1e10      	subs	r0, r2, #0
 8007c4a:	bf18      	it	ne
 8007c4c:	2001      	movne	r0, #1
 8007c4e:	b002      	add	sp, #8
 8007c50:	4770      	bx	lr
 8007c52:	4610      	mov	r0, r2
 8007c54:	e7fb      	b.n	8007c4e <__ascii_mbtowc+0x16>
 8007c56:	f06f 0001 	mvn.w	r0, #1
 8007c5a:	e7f8      	b.n	8007c4e <__ascii_mbtowc+0x16>

08007c5c <__malloc_lock>:
 8007c5c:	4801      	ldr	r0, [pc, #4]	; (8007c64 <__malloc_lock+0x8>)
 8007c5e:	f7ff bb62 	b.w	8007326 <__retarget_lock_acquire_recursive>
 8007c62:	bf00      	nop
 8007c64:	20000738 	.word	0x20000738

08007c68 <__malloc_unlock>:
 8007c68:	4801      	ldr	r0, [pc, #4]	; (8007c70 <__malloc_unlock+0x8>)
 8007c6a:	f7ff bb5d 	b.w	8007328 <__retarget_lock_release_recursive>
 8007c6e:	bf00      	nop
 8007c70:	20000738 	.word	0x20000738

08007c74 <_Balloc>:
 8007c74:	b570      	push	{r4, r5, r6, lr}
 8007c76:	69c6      	ldr	r6, [r0, #28]
 8007c78:	4604      	mov	r4, r0
 8007c7a:	460d      	mov	r5, r1
 8007c7c:	b976      	cbnz	r6, 8007c9c <_Balloc+0x28>
 8007c7e:	2010      	movs	r0, #16
 8007c80:	f7ff ff32 	bl	8007ae8 <malloc>
 8007c84:	4602      	mov	r2, r0
 8007c86:	61e0      	str	r0, [r4, #28]
 8007c88:	b920      	cbnz	r0, 8007c94 <_Balloc+0x20>
 8007c8a:	4b18      	ldr	r3, [pc, #96]	; (8007cec <_Balloc+0x78>)
 8007c8c:	4818      	ldr	r0, [pc, #96]	; (8007cf0 <_Balloc+0x7c>)
 8007c8e:	216b      	movs	r1, #107	; 0x6b
 8007c90:	f7ff fb68 	bl	8007364 <__assert_func>
 8007c94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c98:	6006      	str	r6, [r0, #0]
 8007c9a:	60c6      	str	r6, [r0, #12]
 8007c9c:	69e6      	ldr	r6, [r4, #28]
 8007c9e:	68f3      	ldr	r3, [r6, #12]
 8007ca0:	b183      	cbz	r3, 8007cc4 <_Balloc+0x50>
 8007ca2:	69e3      	ldr	r3, [r4, #28]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007caa:	b9b8      	cbnz	r0, 8007cdc <_Balloc+0x68>
 8007cac:	2101      	movs	r1, #1
 8007cae:	fa01 f605 	lsl.w	r6, r1, r5
 8007cb2:	1d72      	adds	r2, r6, #5
 8007cb4:	0092      	lsls	r2, r2, #2
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	f000 fd6d 	bl	8008796 <_calloc_r>
 8007cbc:	b160      	cbz	r0, 8007cd8 <_Balloc+0x64>
 8007cbe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007cc2:	e00e      	b.n	8007ce2 <_Balloc+0x6e>
 8007cc4:	2221      	movs	r2, #33	; 0x21
 8007cc6:	2104      	movs	r1, #4
 8007cc8:	4620      	mov	r0, r4
 8007cca:	f000 fd64 	bl	8008796 <_calloc_r>
 8007cce:	69e3      	ldr	r3, [r4, #28]
 8007cd0:	60f0      	str	r0, [r6, #12]
 8007cd2:	68db      	ldr	r3, [r3, #12]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d1e4      	bne.n	8007ca2 <_Balloc+0x2e>
 8007cd8:	2000      	movs	r0, #0
 8007cda:	bd70      	pop	{r4, r5, r6, pc}
 8007cdc:	6802      	ldr	r2, [r0, #0]
 8007cde:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ce8:	e7f7      	b.n	8007cda <_Balloc+0x66>
 8007cea:	bf00      	nop
 8007cec:	08009259 	.word	0x08009259
 8007cf0:	0800937f 	.word	0x0800937f

08007cf4 <_Bfree>:
 8007cf4:	b570      	push	{r4, r5, r6, lr}
 8007cf6:	69c6      	ldr	r6, [r0, #28]
 8007cf8:	4605      	mov	r5, r0
 8007cfa:	460c      	mov	r4, r1
 8007cfc:	b976      	cbnz	r6, 8007d1c <_Bfree+0x28>
 8007cfe:	2010      	movs	r0, #16
 8007d00:	f7ff fef2 	bl	8007ae8 <malloc>
 8007d04:	4602      	mov	r2, r0
 8007d06:	61e8      	str	r0, [r5, #28]
 8007d08:	b920      	cbnz	r0, 8007d14 <_Bfree+0x20>
 8007d0a:	4b09      	ldr	r3, [pc, #36]	; (8007d30 <_Bfree+0x3c>)
 8007d0c:	4809      	ldr	r0, [pc, #36]	; (8007d34 <_Bfree+0x40>)
 8007d0e:	218f      	movs	r1, #143	; 0x8f
 8007d10:	f7ff fb28 	bl	8007364 <__assert_func>
 8007d14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d18:	6006      	str	r6, [r0, #0]
 8007d1a:	60c6      	str	r6, [r0, #12]
 8007d1c:	b13c      	cbz	r4, 8007d2e <_Bfree+0x3a>
 8007d1e:	69eb      	ldr	r3, [r5, #28]
 8007d20:	6862      	ldr	r2, [r4, #4]
 8007d22:	68db      	ldr	r3, [r3, #12]
 8007d24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d28:	6021      	str	r1, [r4, #0]
 8007d2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d2e:	bd70      	pop	{r4, r5, r6, pc}
 8007d30:	08009259 	.word	0x08009259
 8007d34:	0800937f 	.word	0x0800937f

08007d38 <__multadd>:
 8007d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d3c:	690d      	ldr	r5, [r1, #16]
 8007d3e:	4607      	mov	r7, r0
 8007d40:	460c      	mov	r4, r1
 8007d42:	461e      	mov	r6, r3
 8007d44:	f101 0c14 	add.w	ip, r1, #20
 8007d48:	2000      	movs	r0, #0
 8007d4a:	f8dc 3000 	ldr.w	r3, [ip]
 8007d4e:	b299      	uxth	r1, r3
 8007d50:	fb02 6101 	mla	r1, r2, r1, r6
 8007d54:	0c1e      	lsrs	r6, r3, #16
 8007d56:	0c0b      	lsrs	r3, r1, #16
 8007d58:	fb02 3306 	mla	r3, r2, r6, r3
 8007d5c:	b289      	uxth	r1, r1
 8007d5e:	3001      	adds	r0, #1
 8007d60:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d64:	4285      	cmp	r5, r0
 8007d66:	f84c 1b04 	str.w	r1, [ip], #4
 8007d6a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d6e:	dcec      	bgt.n	8007d4a <__multadd+0x12>
 8007d70:	b30e      	cbz	r6, 8007db6 <__multadd+0x7e>
 8007d72:	68a3      	ldr	r3, [r4, #8]
 8007d74:	42ab      	cmp	r3, r5
 8007d76:	dc19      	bgt.n	8007dac <__multadd+0x74>
 8007d78:	6861      	ldr	r1, [r4, #4]
 8007d7a:	4638      	mov	r0, r7
 8007d7c:	3101      	adds	r1, #1
 8007d7e:	f7ff ff79 	bl	8007c74 <_Balloc>
 8007d82:	4680      	mov	r8, r0
 8007d84:	b928      	cbnz	r0, 8007d92 <__multadd+0x5a>
 8007d86:	4602      	mov	r2, r0
 8007d88:	4b0c      	ldr	r3, [pc, #48]	; (8007dbc <__multadd+0x84>)
 8007d8a:	480d      	ldr	r0, [pc, #52]	; (8007dc0 <__multadd+0x88>)
 8007d8c:	21ba      	movs	r1, #186	; 0xba
 8007d8e:	f7ff fae9 	bl	8007364 <__assert_func>
 8007d92:	6922      	ldr	r2, [r4, #16]
 8007d94:	3202      	adds	r2, #2
 8007d96:	f104 010c 	add.w	r1, r4, #12
 8007d9a:	0092      	lsls	r2, r2, #2
 8007d9c:	300c      	adds	r0, #12
 8007d9e:	f7ff fac4 	bl	800732a <memcpy>
 8007da2:	4621      	mov	r1, r4
 8007da4:	4638      	mov	r0, r7
 8007da6:	f7ff ffa5 	bl	8007cf4 <_Bfree>
 8007daa:	4644      	mov	r4, r8
 8007dac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007db0:	3501      	adds	r5, #1
 8007db2:	615e      	str	r6, [r3, #20]
 8007db4:	6125      	str	r5, [r4, #16]
 8007db6:	4620      	mov	r0, r4
 8007db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dbc:	0800930e 	.word	0x0800930e
 8007dc0:	0800937f 	.word	0x0800937f

08007dc4 <__s2b>:
 8007dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dc8:	460c      	mov	r4, r1
 8007dca:	4615      	mov	r5, r2
 8007dcc:	461f      	mov	r7, r3
 8007dce:	2209      	movs	r2, #9
 8007dd0:	3308      	adds	r3, #8
 8007dd2:	4606      	mov	r6, r0
 8007dd4:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dd8:	2100      	movs	r1, #0
 8007dda:	2201      	movs	r2, #1
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	db09      	blt.n	8007df4 <__s2b+0x30>
 8007de0:	4630      	mov	r0, r6
 8007de2:	f7ff ff47 	bl	8007c74 <_Balloc>
 8007de6:	b940      	cbnz	r0, 8007dfa <__s2b+0x36>
 8007de8:	4602      	mov	r2, r0
 8007dea:	4b19      	ldr	r3, [pc, #100]	; (8007e50 <__s2b+0x8c>)
 8007dec:	4819      	ldr	r0, [pc, #100]	; (8007e54 <__s2b+0x90>)
 8007dee:	21d3      	movs	r1, #211	; 0xd3
 8007df0:	f7ff fab8 	bl	8007364 <__assert_func>
 8007df4:	0052      	lsls	r2, r2, #1
 8007df6:	3101      	adds	r1, #1
 8007df8:	e7f0      	b.n	8007ddc <__s2b+0x18>
 8007dfa:	9b08      	ldr	r3, [sp, #32]
 8007dfc:	6143      	str	r3, [r0, #20]
 8007dfe:	2d09      	cmp	r5, #9
 8007e00:	f04f 0301 	mov.w	r3, #1
 8007e04:	6103      	str	r3, [r0, #16]
 8007e06:	dd16      	ble.n	8007e36 <__s2b+0x72>
 8007e08:	f104 0909 	add.w	r9, r4, #9
 8007e0c:	46c8      	mov	r8, r9
 8007e0e:	442c      	add	r4, r5
 8007e10:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007e14:	4601      	mov	r1, r0
 8007e16:	3b30      	subs	r3, #48	; 0x30
 8007e18:	220a      	movs	r2, #10
 8007e1a:	4630      	mov	r0, r6
 8007e1c:	f7ff ff8c 	bl	8007d38 <__multadd>
 8007e20:	45a0      	cmp	r8, r4
 8007e22:	d1f5      	bne.n	8007e10 <__s2b+0x4c>
 8007e24:	f1a5 0408 	sub.w	r4, r5, #8
 8007e28:	444c      	add	r4, r9
 8007e2a:	1b2d      	subs	r5, r5, r4
 8007e2c:	1963      	adds	r3, r4, r5
 8007e2e:	42bb      	cmp	r3, r7
 8007e30:	db04      	blt.n	8007e3c <__s2b+0x78>
 8007e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e36:	340a      	adds	r4, #10
 8007e38:	2509      	movs	r5, #9
 8007e3a:	e7f6      	b.n	8007e2a <__s2b+0x66>
 8007e3c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007e40:	4601      	mov	r1, r0
 8007e42:	3b30      	subs	r3, #48	; 0x30
 8007e44:	220a      	movs	r2, #10
 8007e46:	4630      	mov	r0, r6
 8007e48:	f7ff ff76 	bl	8007d38 <__multadd>
 8007e4c:	e7ee      	b.n	8007e2c <__s2b+0x68>
 8007e4e:	bf00      	nop
 8007e50:	0800930e 	.word	0x0800930e
 8007e54:	0800937f 	.word	0x0800937f

08007e58 <__hi0bits>:
 8007e58:	0c03      	lsrs	r3, r0, #16
 8007e5a:	041b      	lsls	r3, r3, #16
 8007e5c:	b9d3      	cbnz	r3, 8007e94 <__hi0bits+0x3c>
 8007e5e:	0400      	lsls	r0, r0, #16
 8007e60:	2310      	movs	r3, #16
 8007e62:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007e66:	bf04      	itt	eq
 8007e68:	0200      	lsleq	r0, r0, #8
 8007e6a:	3308      	addeq	r3, #8
 8007e6c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007e70:	bf04      	itt	eq
 8007e72:	0100      	lsleq	r0, r0, #4
 8007e74:	3304      	addeq	r3, #4
 8007e76:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007e7a:	bf04      	itt	eq
 8007e7c:	0080      	lsleq	r0, r0, #2
 8007e7e:	3302      	addeq	r3, #2
 8007e80:	2800      	cmp	r0, #0
 8007e82:	db05      	blt.n	8007e90 <__hi0bits+0x38>
 8007e84:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007e88:	f103 0301 	add.w	r3, r3, #1
 8007e8c:	bf08      	it	eq
 8007e8e:	2320      	moveq	r3, #32
 8007e90:	4618      	mov	r0, r3
 8007e92:	4770      	bx	lr
 8007e94:	2300      	movs	r3, #0
 8007e96:	e7e4      	b.n	8007e62 <__hi0bits+0xa>

08007e98 <__lo0bits>:
 8007e98:	6803      	ldr	r3, [r0, #0]
 8007e9a:	f013 0207 	ands.w	r2, r3, #7
 8007e9e:	d00c      	beq.n	8007eba <__lo0bits+0x22>
 8007ea0:	07d9      	lsls	r1, r3, #31
 8007ea2:	d422      	bmi.n	8007eea <__lo0bits+0x52>
 8007ea4:	079a      	lsls	r2, r3, #30
 8007ea6:	bf49      	itett	mi
 8007ea8:	085b      	lsrmi	r3, r3, #1
 8007eaa:	089b      	lsrpl	r3, r3, #2
 8007eac:	6003      	strmi	r3, [r0, #0]
 8007eae:	2201      	movmi	r2, #1
 8007eb0:	bf5c      	itt	pl
 8007eb2:	6003      	strpl	r3, [r0, #0]
 8007eb4:	2202      	movpl	r2, #2
 8007eb6:	4610      	mov	r0, r2
 8007eb8:	4770      	bx	lr
 8007eba:	b299      	uxth	r1, r3
 8007ebc:	b909      	cbnz	r1, 8007ec2 <__lo0bits+0x2a>
 8007ebe:	0c1b      	lsrs	r3, r3, #16
 8007ec0:	2210      	movs	r2, #16
 8007ec2:	b2d9      	uxtb	r1, r3
 8007ec4:	b909      	cbnz	r1, 8007eca <__lo0bits+0x32>
 8007ec6:	3208      	adds	r2, #8
 8007ec8:	0a1b      	lsrs	r3, r3, #8
 8007eca:	0719      	lsls	r1, r3, #28
 8007ecc:	bf04      	itt	eq
 8007ece:	091b      	lsreq	r3, r3, #4
 8007ed0:	3204      	addeq	r2, #4
 8007ed2:	0799      	lsls	r1, r3, #30
 8007ed4:	bf04      	itt	eq
 8007ed6:	089b      	lsreq	r3, r3, #2
 8007ed8:	3202      	addeq	r2, #2
 8007eda:	07d9      	lsls	r1, r3, #31
 8007edc:	d403      	bmi.n	8007ee6 <__lo0bits+0x4e>
 8007ede:	085b      	lsrs	r3, r3, #1
 8007ee0:	f102 0201 	add.w	r2, r2, #1
 8007ee4:	d003      	beq.n	8007eee <__lo0bits+0x56>
 8007ee6:	6003      	str	r3, [r0, #0]
 8007ee8:	e7e5      	b.n	8007eb6 <__lo0bits+0x1e>
 8007eea:	2200      	movs	r2, #0
 8007eec:	e7e3      	b.n	8007eb6 <__lo0bits+0x1e>
 8007eee:	2220      	movs	r2, #32
 8007ef0:	e7e1      	b.n	8007eb6 <__lo0bits+0x1e>
	...

08007ef4 <__i2b>:
 8007ef4:	b510      	push	{r4, lr}
 8007ef6:	460c      	mov	r4, r1
 8007ef8:	2101      	movs	r1, #1
 8007efa:	f7ff febb 	bl	8007c74 <_Balloc>
 8007efe:	4602      	mov	r2, r0
 8007f00:	b928      	cbnz	r0, 8007f0e <__i2b+0x1a>
 8007f02:	4b05      	ldr	r3, [pc, #20]	; (8007f18 <__i2b+0x24>)
 8007f04:	4805      	ldr	r0, [pc, #20]	; (8007f1c <__i2b+0x28>)
 8007f06:	f240 1145 	movw	r1, #325	; 0x145
 8007f0a:	f7ff fa2b 	bl	8007364 <__assert_func>
 8007f0e:	2301      	movs	r3, #1
 8007f10:	6144      	str	r4, [r0, #20]
 8007f12:	6103      	str	r3, [r0, #16]
 8007f14:	bd10      	pop	{r4, pc}
 8007f16:	bf00      	nop
 8007f18:	0800930e 	.word	0x0800930e
 8007f1c:	0800937f 	.word	0x0800937f

08007f20 <__multiply>:
 8007f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f24:	4691      	mov	r9, r2
 8007f26:	690a      	ldr	r2, [r1, #16]
 8007f28:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	bfb8      	it	lt
 8007f30:	460b      	movlt	r3, r1
 8007f32:	460c      	mov	r4, r1
 8007f34:	bfbc      	itt	lt
 8007f36:	464c      	movlt	r4, r9
 8007f38:	4699      	movlt	r9, r3
 8007f3a:	6927      	ldr	r7, [r4, #16]
 8007f3c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007f40:	68a3      	ldr	r3, [r4, #8]
 8007f42:	6861      	ldr	r1, [r4, #4]
 8007f44:	eb07 060a 	add.w	r6, r7, sl
 8007f48:	42b3      	cmp	r3, r6
 8007f4a:	b085      	sub	sp, #20
 8007f4c:	bfb8      	it	lt
 8007f4e:	3101      	addlt	r1, #1
 8007f50:	f7ff fe90 	bl	8007c74 <_Balloc>
 8007f54:	b930      	cbnz	r0, 8007f64 <__multiply+0x44>
 8007f56:	4602      	mov	r2, r0
 8007f58:	4b44      	ldr	r3, [pc, #272]	; (800806c <__multiply+0x14c>)
 8007f5a:	4845      	ldr	r0, [pc, #276]	; (8008070 <__multiply+0x150>)
 8007f5c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007f60:	f7ff fa00 	bl	8007364 <__assert_func>
 8007f64:	f100 0514 	add.w	r5, r0, #20
 8007f68:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f6c:	462b      	mov	r3, r5
 8007f6e:	2200      	movs	r2, #0
 8007f70:	4543      	cmp	r3, r8
 8007f72:	d321      	bcc.n	8007fb8 <__multiply+0x98>
 8007f74:	f104 0314 	add.w	r3, r4, #20
 8007f78:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007f7c:	f109 0314 	add.w	r3, r9, #20
 8007f80:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007f84:	9202      	str	r2, [sp, #8]
 8007f86:	1b3a      	subs	r2, r7, r4
 8007f88:	3a15      	subs	r2, #21
 8007f8a:	f022 0203 	bic.w	r2, r2, #3
 8007f8e:	3204      	adds	r2, #4
 8007f90:	f104 0115 	add.w	r1, r4, #21
 8007f94:	428f      	cmp	r7, r1
 8007f96:	bf38      	it	cc
 8007f98:	2204      	movcc	r2, #4
 8007f9a:	9201      	str	r2, [sp, #4]
 8007f9c:	9a02      	ldr	r2, [sp, #8]
 8007f9e:	9303      	str	r3, [sp, #12]
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d80c      	bhi.n	8007fbe <__multiply+0x9e>
 8007fa4:	2e00      	cmp	r6, #0
 8007fa6:	dd03      	ble.n	8007fb0 <__multiply+0x90>
 8007fa8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d05b      	beq.n	8008068 <__multiply+0x148>
 8007fb0:	6106      	str	r6, [r0, #16]
 8007fb2:	b005      	add	sp, #20
 8007fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fb8:	f843 2b04 	str.w	r2, [r3], #4
 8007fbc:	e7d8      	b.n	8007f70 <__multiply+0x50>
 8007fbe:	f8b3 a000 	ldrh.w	sl, [r3]
 8007fc2:	f1ba 0f00 	cmp.w	sl, #0
 8007fc6:	d024      	beq.n	8008012 <__multiply+0xf2>
 8007fc8:	f104 0e14 	add.w	lr, r4, #20
 8007fcc:	46a9      	mov	r9, r5
 8007fce:	f04f 0c00 	mov.w	ip, #0
 8007fd2:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007fd6:	f8d9 1000 	ldr.w	r1, [r9]
 8007fda:	fa1f fb82 	uxth.w	fp, r2
 8007fde:	b289      	uxth	r1, r1
 8007fe0:	fb0a 110b 	mla	r1, sl, fp, r1
 8007fe4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007fe8:	f8d9 2000 	ldr.w	r2, [r9]
 8007fec:	4461      	add	r1, ip
 8007fee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007ff2:	fb0a c20b 	mla	r2, sl, fp, ip
 8007ff6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007ffa:	b289      	uxth	r1, r1
 8007ffc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008000:	4577      	cmp	r7, lr
 8008002:	f849 1b04 	str.w	r1, [r9], #4
 8008006:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800800a:	d8e2      	bhi.n	8007fd2 <__multiply+0xb2>
 800800c:	9a01      	ldr	r2, [sp, #4]
 800800e:	f845 c002 	str.w	ip, [r5, r2]
 8008012:	9a03      	ldr	r2, [sp, #12]
 8008014:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008018:	3304      	adds	r3, #4
 800801a:	f1b9 0f00 	cmp.w	r9, #0
 800801e:	d021      	beq.n	8008064 <__multiply+0x144>
 8008020:	6829      	ldr	r1, [r5, #0]
 8008022:	f104 0c14 	add.w	ip, r4, #20
 8008026:	46ae      	mov	lr, r5
 8008028:	f04f 0a00 	mov.w	sl, #0
 800802c:	f8bc b000 	ldrh.w	fp, [ip]
 8008030:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008034:	fb09 220b 	mla	r2, r9, fp, r2
 8008038:	4452      	add	r2, sl
 800803a:	b289      	uxth	r1, r1
 800803c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008040:	f84e 1b04 	str.w	r1, [lr], #4
 8008044:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008048:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800804c:	f8be 1000 	ldrh.w	r1, [lr]
 8008050:	fb09 110a 	mla	r1, r9, sl, r1
 8008054:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008058:	4567      	cmp	r7, ip
 800805a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800805e:	d8e5      	bhi.n	800802c <__multiply+0x10c>
 8008060:	9a01      	ldr	r2, [sp, #4]
 8008062:	50a9      	str	r1, [r5, r2]
 8008064:	3504      	adds	r5, #4
 8008066:	e799      	b.n	8007f9c <__multiply+0x7c>
 8008068:	3e01      	subs	r6, #1
 800806a:	e79b      	b.n	8007fa4 <__multiply+0x84>
 800806c:	0800930e 	.word	0x0800930e
 8008070:	0800937f 	.word	0x0800937f

08008074 <__pow5mult>:
 8008074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008078:	4615      	mov	r5, r2
 800807a:	f012 0203 	ands.w	r2, r2, #3
 800807e:	4606      	mov	r6, r0
 8008080:	460f      	mov	r7, r1
 8008082:	d007      	beq.n	8008094 <__pow5mult+0x20>
 8008084:	4c25      	ldr	r4, [pc, #148]	; (800811c <__pow5mult+0xa8>)
 8008086:	3a01      	subs	r2, #1
 8008088:	2300      	movs	r3, #0
 800808a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800808e:	f7ff fe53 	bl	8007d38 <__multadd>
 8008092:	4607      	mov	r7, r0
 8008094:	10ad      	asrs	r5, r5, #2
 8008096:	d03d      	beq.n	8008114 <__pow5mult+0xa0>
 8008098:	69f4      	ldr	r4, [r6, #28]
 800809a:	b97c      	cbnz	r4, 80080bc <__pow5mult+0x48>
 800809c:	2010      	movs	r0, #16
 800809e:	f7ff fd23 	bl	8007ae8 <malloc>
 80080a2:	4602      	mov	r2, r0
 80080a4:	61f0      	str	r0, [r6, #28]
 80080a6:	b928      	cbnz	r0, 80080b4 <__pow5mult+0x40>
 80080a8:	4b1d      	ldr	r3, [pc, #116]	; (8008120 <__pow5mult+0xac>)
 80080aa:	481e      	ldr	r0, [pc, #120]	; (8008124 <__pow5mult+0xb0>)
 80080ac:	f240 11b3 	movw	r1, #435	; 0x1b3
 80080b0:	f7ff f958 	bl	8007364 <__assert_func>
 80080b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80080b8:	6004      	str	r4, [r0, #0]
 80080ba:	60c4      	str	r4, [r0, #12]
 80080bc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80080c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80080c4:	b94c      	cbnz	r4, 80080da <__pow5mult+0x66>
 80080c6:	f240 2171 	movw	r1, #625	; 0x271
 80080ca:	4630      	mov	r0, r6
 80080cc:	f7ff ff12 	bl	8007ef4 <__i2b>
 80080d0:	2300      	movs	r3, #0
 80080d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80080d6:	4604      	mov	r4, r0
 80080d8:	6003      	str	r3, [r0, #0]
 80080da:	f04f 0900 	mov.w	r9, #0
 80080de:	07eb      	lsls	r3, r5, #31
 80080e0:	d50a      	bpl.n	80080f8 <__pow5mult+0x84>
 80080e2:	4639      	mov	r1, r7
 80080e4:	4622      	mov	r2, r4
 80080e6:	4630      	mov	r0, r6
 80080e8:	f7ff ff1a 	bl	8007f20 <__multiply>
 80080ec:	4639      	mov	r1, r7
 80080ee:	4680      	mov	r8, r0
 80080f0:	4630      	mov	r0, r6
 80080f2:	f7ff fdff 	bl	8007cf4 <_Bfree>
 80080f6:	4647      	mov	r7, r8
 80080f8:	106d      	asrs	r5, r5, #1
 80080fa:	d00b      	beq.n	8008114 <__pow5mult+0xa0>
 80080fc:	6820      	ldr	r0, [r4, #0]
 80080fe:	b938      	cbnz	r0, 8008110 <__pow5mult+0x9c>
 8008100:	4622      	mov	r2, r4
 8008102:	4621      	mov	r1, r4
 8008104:	4630      	mov	r0, r6
 8008106:	f7ff ff0b 	bl	8007f20 <__multiply>
 800810a:	6020      	str	r0, [r4, #0]
 800810c:	f8c0 9000 	str.w	r9, [r0]
 8008110:	4604      	mov	r4, r0
 8008112:	e7e4      	b.n	80080de <__pow5mult+0x6a>
 8008114:	4638      	mov	r0, r7
 8008116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800811a:	bf00      	nop
 800811c:	080094c8 	.word	0x080094c8
 8008120:	08009259 	.word	0x08009259
 8008124:	0800937f 	.word	0x0800937f

08008128 <__lshift>:
 8008128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800812c:	460c      	mov	r4, r1
 800812e:	6849      	ldr	r1, [r1, #4]
 8008130:	6923      	ldr	r3, [r4, #16]
 8008132:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008136:	68a3      	ldr	r3, [r4, #8]
 8008138:	4607      	mov	r7, r0
 800813a:	4691      	mov	r9, r2
 800813c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008140:	f108 0601 	add.w	r6, r8, #1
 8008144:	42b3      	cmp	r3, r6
 8008146:	db0b      	blt.n	8008160 <__lshift+0x38>
 8008148:	4638      	mov	r0, r7
 800814a:	f7ff fd93 	bl	8007c74 <_Balloc>
 800814e:	4605      	mov	r5, r0
 8008150:	b948      	cbnz	r0, 8008166 <__lshift+0x3e>
 8008152:	4602      	mov	r2, r0
 8008154:	4b28      	ldr	r3, [pc, #160]	; (80081f8 <__lshift+0xd0>)
 8008156:	4829      	ldr	r0, [pc, #164]	; (80081fc <__lshift+0xd4>)
 8008158:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800815c:	f7ff f902 	bl	8007364 <__assert_func>
 8008160:	3101      	adds	r1, #1
 8008162:	005b      	lsls	r3, r3, #1
 8008164:	e7ee      	b.n	8008144 <__lshift+0x1c>
 8008166:	2300      	movs	r3, #0
 8008168:	f100 0114 	add.w	r1, r0, #20
 800816c:	f100 0210 	add.w	r2, r0, #16
 8008170:	4618      	mov	r0, r3
 8008172:	4553      	cmp	r3, sl
 8008174:	db33      	blt.n	80081de <__lshift+0xb6>
 8008176:	6920      	ldr	r0, [r4, #16]
 8008178:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800817c:	f104 0314 	add.w	r3, r4, #20
 8008180:	f019 091f 	ands.w	r9, r9, #31
 8008184:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008188:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800818c:	d02b      	beq.n	80081e6 <__lshift+0xbe>
 800818e:	f1c9 0e20 	rsb	lr, r9, #32
 8008192:	468a      	mov	sl, r1
 8008194:	2200      	movs	r2, #0
 8008196:	6818      	ldr	r0, [r3, #0]
 8008198:	fa00 f009 	lsl.w	r0, r0, r9
 800819c:	4310      	orrs	r0, r2
 800819e:	f84a 0b04 	str.w	r0, [sl], #4
 80081a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80081a6:	459c      	cmp	ip, r3
 80081a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80081ac:	d8f3      	bhi.n	8008196 <__lshift+0x6e>
 80081ae:	ebac 0304 	sub.w	r3, ip, r4
 80081b2:	3b15      	subs	r3, #21
 80081b4:	f023 0303 	bic.w	r3, r3, #3
 80081b8:	3304      	adds	r3, #4
 80081ba:	f104 0015 	add.w	r0, r4, #21
 80081be:	4584      	cmp	ip, r0
 80081c0:	bf38      	it	cc
 80081c2:	2304      	movcc	r3, #4
 80081c4:	50ca      	str	r2, [r1, r3]
 80081c6:	b10a      	cbz	r2, 80081cc <__lshift+0xa4>
 80081c8:	f108 0602 	add.w	r6, r8, #2
 80081cc:	3e01      	subs	r6, #1
 80081ce:	4638      	mov	r0, r7
 80081d0:	612e      	str	r6, [r5, #16]
 80081d2:	4621      	mov	r1, r4
 80081d4:	f7ff fd8e 	bl	8007cf4 <_Bfree>
 80081d8:	4628      	mov	r0, r5
 80081da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081de:	f842 0f04 	str.w	r0, [r2, #4]!
 80081e2:	3301      	adds	r3, #1
 80081e4:	e7c5      	b.n	8008172 <__lshift+0x4a>
 80081e6:	3904      	subs	r1, #4
 80081e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80081ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80081f0:	459c      	cmp	ip, r3
 80081f2:	d8f9      	bhi.n	80081e8 <__lshift+0xc0>
 80081f4:	e7ea      	b.n	80081cc <__lshift+0xa4>
 80081f6:	bf00      	nop
 80081f8:	0800930e 	.word	0x0800930e
 80081fc:	0800937f 	.word	0x0800937f

08008200 <__mcmp>:
 8008200:	b530      	push	{r4, r5, lr}
 8008202:	6902      	ldr	r2, [r0, #16]
 8008204:	690c      	ldr	r4, [r1, #16]
 8008206:	1b12      	subs	r2, r2, r4
 8008208:	d10e      	bne.n	8008228 <__mcmp+0x28>
 800820a:	f100 0314 	add.w	r3, r0, #20
 800820e:	3114      	adds	r1, #20
 8008210:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008214:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008218:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800821c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008220:	42a5      	cmp	r5, r4
 8008222:	d003      	beq.n	800822c <__mcmp+0x2c>
 8008224:	d305      	bcc.n	8008232 <__mcmp+0x32>
 8008226:	2201      	movs	r2, #1
 8008228:	4610      	mov	r0, r2
 800822a:	bd30      	pop	{r4, r5, pc}
 800822c:	4283      	cmp	r3, r0
 800822e:	d3f3      	bcc.n	8008218 <__mcmp+0x18>
 8008230:	e7fa      	b.n	8008228 <__mcmp+0x28>
 8008232:	f04f 32ff 	mov.w	r2, #4294967295
 8008236:	e7f7      	b.n	8008228 <__mcmp+0x28>

08008238 <__mdiff>:
 8008238:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800823c:	460c      	mov	r4, r1
 800823e:	4606      	mov	r6, r0
 8008240:	4611      	mov	r1, r2
 8008242:	4620      	mov	r0, r4
 8008244:	4690      	mov	r8, r2
 8008246:	f7ff ffdb 	bl	8008200 <__mcmp>
 800824a:	1e05      	subs	r5, r0, #0
 800824c:	d110      	bne.n	8008270 <__mdiff+0x38>
 800824e:	4629      	mov	r1, r5
 8008250:	4630      	mov	r0, r6
 8008252:	f7ff fd0f 	bl	8007c74 <_Balloc>
 8008256:	b930      	cbnz	r0, 8008266 <__mdiff+0x2e>
 8008258:	4b3a      	ldr	r3, [pc, #232]	; (8008344 <__mdiff+0x10c>)
 800825a:	4602      	mov	r2, r0
 800825c:	f240 2137 	movw	r1, #567	; 0x237
 8008260:	4839      	ldr	r0, [pc, #228]	; (8008348 <__mdiff+0x110>)
 8008262:	f7ff f87f 	bl	8007364 <__assert_func>
 8008266:	2301      	movs	r3, #1
 8008268:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800826c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008270:	bfa4      	itt	ge
 8008272:	4643      	movge	r3, r8
 8008274:	46a0      	movge	r8, r4
 8008276:	4630      	mov	r0, r6
 8008278:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800827c:	bfa6      	itte	ge
 800827e:	461c      	movge	r4, r3
 8008280:	2500      	movge	r5, #0
 8008282:	2501      	movlt	r5, #1
 8008284:	f7ff fcf6 	bl	8007c74 <_Balloc>
 8008288:	b920      	cbnz	r0, 8008294 <__mdiff+0x5c>
 800828a:	4b2e      	ldr	r3, [pc, #184]	; (8008344 <__mdiff+0x10c>)
 800828c:	4602      	mov	r2, r0
 800828e:	f240 2145 	movw	r1, #581	; 0x245
 8008292:	e7e5      	b.n	8008260 <__mdiff+0x28>
 8008294:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008298:	6926      	ldr	r6, [r4, #16]
 800829a:	60c5      	str	r5, [r0, #12]
 800829c:	f104 0914 	add.w	r9, r4, #20
 80082a0:	f108 0514 	add.w	r5, r8, #20
 80082a4:	f100 0e14 	add.w	lr, r0, #20
 80082a8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80082ac:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80082b0:	f108 0210 	add.w	r2, r8, #16
 80082b4:	46f2      	mov	sl, lr
 80082b6:	2100      	movs	r1, #0
 80082b8:	f859 3b04 	ldr.w	r3, [r9], #4
 80082bc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80082c0:	fa11 f88b 	uxtah	r8, r1, fp
 80082c4:	b299      	uxth	r1, r3
 80082c6:	0c1b      	lsrs	r3, r3, #16
 80082c8:	eba8 0801 	sub.w	r8, r8, r1
 80082cc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80082d0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80082d4:	fa1f f888 	uxth.w	r8, r8
 80082d8:	1419      	asrs	r1, r3, #16
 80082da:	454e      	cmp	r6, r9
 80082dc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80082e0:	f84a 3b04 	str.w	r3, [sl], #4
 80082e4:	d8e8      	bhi.n	80082b8 <__mdiff+0x80>
 80082e6:	1b33      	subs	r3, r6, r4
 80082e8:	3b15      	subs	r3, #21
 80082ea:	f023 0303 	bic.w	r3, r3, #3
 80082ee:	3304      	adds	r3, #4
 80082f0:	3415      	adds	r4, #21
 80082f2:	42a6      	cmp	r6, r4
 80082f4:	bf38      	it	cc
 80082f6:	2304      	movcc	r3, #4
 80082f8:	441d      	add	r5, r3
 80082fa:	4473      	add	r3, lr
 80082fc:	469e      	mov	lr, r3
 80082fe:	462e      	mov	r6, r5
 8008300:	4566      	cmp	r6, ip
 8008302:	d30e      	bcc.n	8008322 <__mdiff+0xea>
 8008304:	f10c 0203 	add.w	r2, ip, #3
 8008308:	1b52      	subs	r2, r2, r5
 800830a:	f022 0203 	bic.w	r2, r2, #3
 800830e:	3d03      	subs	r5, #3
 8008310:	45ac      	cmp	ip, r5
 8008312:	bf38      	it	cc
 8008314:	2200      	movcc	r2, #0
 8008316:	4413      	add	r3, r2
 8008318:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800831c:	b17a      	cbz	r2, 800833e <__mdiff+0x106>
 800831e:	6107      	str	r7, [r0, #16]
 8008320:	e7a4      	b.n	800826c <__mdiff+0x34>
 8008322:	f856 8b04 	ldr.w	r8, [r6], #4
 8008326:	fa11 f288 	uxtah	r2, r1, r8
 800832a:	1414      	asrs	r4, r2, #16
 800832c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008330:	b292      	uxth	r2, r2
 8008332:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008336:	f84e 2b04 	str.w	r2, [lr], #4
 800833a:	1421      	asrs	r1, r4, #16
 800833c:	e7e0      	b.n	8008300 <__mdiff+0xc8>
 800833e:	3f01      	subs	r7, #1
 8008340:	e7ea      	b.n	8008318 <__mdiff+0xe0>
 8008342:	bf00      	nop
 8008344:	0800930e 	.word	0x0800930e
 8008348:	0800937f 	.word	0x0800937f

0800834c <__ulp>:
 800834c:	b082      	sub	sp, #8
 800834e:	ed8d 0b00 	vstr	d0, [sp]
 8008352:	9a01      	ldr	r2, [sp, #4]
 8008354:	4b0f      	ldr	r3, [pc, #60]	; (8008394 <__ulp+0x48>)
 8008356:	4013      	ands	r3, r2
 8008358:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800835c:	2b00      	cmp	r3, #0
 800835e:	dc08      	bgt.n	8008372 <__ulp+0x26>
 8008360:	425b      	negs	r3, r3
 8008362:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008366:	ea4f 5223 	mov.w	r2, r3, asr #20
 800836a:	da04      	bge.n	8008376 <__ulp+0x2a>
 800836c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008370:	4113      	asrs	r3, r2
 8008372:	2200      	movs	r2, #0
 8008374:	e008      	b.n	8008388 <__ulp+0x3c>
 8008376:	f1a2 0314 	sub.w	r3, r2, #20
 800837a:	2b1e      	cmp	r3, #30
 800837c:	bfda      	itte	le
 800837e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008382:	40da      	lsrle	r2, r3
 8008384:	2201      	movgt	r2, #1
 8008386:	2300      	movs	r3, #0
 8008388:	4619      	mov	r1, r3
 800838a:	4610      	mov	r0, r2
 800838c:	ec41 0b10 	vmov	d0, r0, r1
 8008390:	b002      	add	sp, #8
 8008392:	4770      	bx	lr
 8008394:	7ff00000 	.word	0x7ff00000

08008398 <__b2d>:
 8008398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800839c:	6906      	ldr	r6, [r0, #16]
 800839e:	f100 0814 	add.w	r8, r0, #20
 80083a2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80083a6:	1f37      	subs	r7, r6, #4
 80083a8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80083ac:	4610      	mov	r0, r2
 80083ae:	f7ff fd53 	bl	8007e58 <__hi0bits>
 80083b2:	f1c0 0320 	rsb	r3, r0, #32
 80083b6:	280a      	cmp	r0, #10
 80083b8:	600b      	str	r3, [r1, #0]
 80083ba:	491b      	ldr	r1, [pc, #108]	; (8008428 <__b2d+0x90>)
 80083bc:	dc15      	bgt.n	80083ea <__b2d+0x52>
 80083be:	f1c0 0c0b 	rsb	ip, r0, #11
 80083c2:	fa22 f30c 	lsr.w	r3, r2, ip
 80083c6:	45b8      	cmp	r8, r7
 80083c8:	ea43 0501 	orr.w	r5, r3, r1
 80083cc:	bf34      	ite	cc
 80083ce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80083d2:	2300      	movcs	r3, #0
 80083d4:	3015      	adds	r0, #21
 80083d6:	fa02 f000 	lsl.w	r0, r2, r0
 80083da:	fa23 f30c 	lsr.w	r3, r3, ip
 80083de:	4303      	orrs	r3, r0
 80083e0:	461c      	mov	r4, r3
 80083e2:	ec45 4b10 	vmov	d0, r4, r5
 80083e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083ea:	45b8      	cmp	r8, r7
 80083ec:	bf3a      	itte	cc
 80083ee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80083f2:	f1a6 0708 	subcc.w	r7, r6, #8
 80083f6:	2300      	movcs	r3, #0
 80083f8:	380b      	subs	r0, #11
 80083fa:	d012      	beq.n	8008422 <__b2d+0x8a>
 80083fc:	f1c0 0120 	rsb	r1, r0, #32
 8008400:	fa23 f401 	lsr.w	r4, r3, r1
 8008404:	4082      	lsls	r2, r0
 8008406:	4322      	orrs	r2, r4
 8008408:	4547      	cmp	r7, r8
 800840a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800840e:	bf8c      	ite	hi
 8008410:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008414:	2200      	movls	r2, #0
 8008416:	4083      	lsls	r3, r0
 8008418:	40ca      	lsrs	r2, r1
 800841a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800841e:	4313      	orrs	r3, r2
 8008420:	e7de      	b.n	80083e0 <__b2d+0x48>
 8008422:	ea42 0501 	orr.w	r5, r2, r1
 8008426:	e7db      	b.n	80083e0 <__b2d+0x48>
 8008428:	3ff00000 	.word	0x3ff00000

0800842c <__d2b>:
 800842c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008430:	460f      	mov	r7, r1
 8008432:	2101      	movs	r1, #1
 8008434:	ec59 8b10 	vmov	r8, r9, d0
 8008438:	4616      	mov	r6, r2
 800843a:	f7ff fc1b 	bl	8007c74 <_Balloc>
 800843e:	4604      	mov	r4, r0
 8008440:	b930      	cbnz	r0, 8008450 <__d2b+0x24>
 8008442:	4602      	mov	r2, r0
 8008444:	4b24      	ldr	r3, [pc, #144]	; (80084d8 <__d2b+0xac>)
 8008446:	4825      	ldr	r0, [pc, #148]	; (80084dc <__d2b+0xb0>)
 8008448:	f240 310f 	movw	r1, #783	; 0x30f
 800844c:	f7fe ff8a 	bl	8007364 <__assert_func>
 8008450:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008454:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008458:	bb2d      	cbnz	r5, 80084a6 <__d2b+0x7a>
 800845a:	9301      	str	r3, [sp, #4]
 800845c:	f1b8 0300 	subs.w	r3, r8, #0
 8008460:	d026      	beq.n	80084b0 <__d2b+0x84>
 8008462:	4668      	mov	r0, sp
 8008464:	9300      	str	r3, [sp, #0]
 8008466:	f7ff fd17 	bl	8007e98 <__lo0bits>
 800846a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800846e:	b1e8      	cbz	r0, 80084ac <__d2b+0x80>
 8008470:	f1c0 0320 	rsb	r3, r0, #32
 8008474:	fa02 f303 	lsl.w	r3, r2, r3
 8008478:	430b      	orrs	r3, r1
 800847a:	40c2      	lsrs	r2, r0
 800847c:	6163      	str	r3, [r4, #20]
 800847e:	9201      	str	r2, [sp, #4]
 8008480:	9b01      	ldr	r3, [sp, #4]
 8008482:	61a3      	str	r3, [r4, #24]
 8008484:	2b00      	cmp	r3, #0
 8008486:	bf14      	ite	ne
 8008488:	2202      	movne	r2, #2
 800848a:	2201      	moveq	r2, #1
 800848c:	6122      	str	r2, [r4, #16]
 800848e:	b1bd      	cbz	r5, 80084c0 <__d2b+0x94>
 8008490:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008494:	4405      	add	r5, r0
 8008496:	603d      	str	r5, [r7, #0]
 8008498:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800849c:	6030      	str	r0, [r6, #0]
 800849e:	4620      	mov	r0, r4
 80084a0:	b003      	add	sp, #12
 80084a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80084a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084aa:	e7d6      	b.n	800845a <__d2b+0x2e>
 80084ac:	6161      	str	r1, [r4, #20]
 80084ae:	e7e7      	b.n	8008480 <__d2b+0x54>
 80084b0:	a801      	add	r0, sp, #4
 80084b2:	f7ff fcf1 	bl	8007e98 <__lo0bits>
 80084b6:	9b01      	ldr	r3, [sp, #4]
 80084b8:	6163      	str	r3, [r4, #20]
 80084ba:	3020      	adds	r0, #32
 80084bc:	2201      	movs	r2, #1
 80084be:	e7e5      	b.n	800848c <__d2b+0x60>
 80084c0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80084c4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80084c8:	6038      	str	r0, [r7, #0]
 80084ca:	6918      	ldr	r0, [r3, #16]
 80084cc:	f7ff fcc4 	bl	8007e58 <__hi0bits>
 80084d0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80084d4:	e7e2      	b.n	800849c <__d2b+0x70>
 80084d6:	bf00      	nop
 80084d8:	0800930e 	.word	0x0800930e
 80084dc:	0800937f 	.word	0x0800937f

080084e0 <__ratio>:
 80084e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084e4:	4688      	mov	r8, r1
 80084e6:	4669      	mov	r1, sp
 80084e8:	4681      	mov	r9, r0
 80084ea:	f7ff ff55 	bl	8008398 <__b2d>
 80084ee:	a901      	add	r1, sp, #4
 80084f0:	4640      	mov	r0, r8
 80084f2:	ec55 4b10 	vmov	r4, r5, d0
 80084f6:	f7ff ff4f 	bl	8008398 <__b2d>
 80084fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80084fe:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008502:	eba3 0c02 	sub.w	ip, r3, r2
 8008506:	e9dd 3200 	ldrd	r3, r2, [sp]
 800850a:	1a9b      	subs	r3, r3, r2
 800850c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008510:	ec51 0b10 	vmov	r0, r1, d0
 8008514:	2b00      	cmp	r3, #0
 8008516:	bfd6      	itet	le
 8008518:	460a      	movle	r2, r1
 800851a:	462a      	movgt	r2, r5
 800851c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008520:	468b      	mov	fp, r1
 8008522:	462f      	mov	r7, r5
 8008524:	bfd4      	ite	le
 8008526:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800852a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800852e:	4620      	mov	r0, r4
 8008530:	ee10 2a10 	vmov	r2, s0
 8008534:	465b      	mov	r3, fp
 8008536:	4639      	mov	r1, r7
 8008538:	f7f8 f988 	bl	800084c <__aeabi_ddiv>
 800853c:	ec41 0b10 	vmov	d0, r0, r1
 8008540:	b003      	add	sp, #12
 8008542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008546 <__copybits>:
 8008546:	3901      	subs	r1, #1
 8008548:	b570      	push	{r4, r5, r6, lr}
 800854a:	1149      	asrs	r1, r1, #5
 800854c:	6914      	ldr	r4, [r2, #16]
 800854e:	3101      	adds	r1, #1
 8008550:	f102 0314 	add.w	r3, r2, #20
 8008554:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008558:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800855c:	1f05      	subs	r5, r0, #4
 800855e:	42a3      	cmp	r3, r4
 8008560:	d30c      	bcc.n	800857c <__copybits+0x36>
 8008562:	1aa3      	subs	r3, r4, r2
 8008564:	3b11      	subs	r3, #17
 8008566:	f023 0303 	bic.w	r3, r3, #3
 800856a:	3211      	adds	r2, #17
 800856c:	42a2      	cmp	r2, r4
 800856e:	bf88      	it	hi
 8008570:	2300      	movhi	r3, #0
 8008572:	4418      	add	r0, r3
 8008574:	2300      	movs	r3, #0
 8008576:	4288      	cmp	r0, r1
 8008578:	d305      	bcc.n	8008586 <__copybits+0x40>
 800857a:	bd70      	pop	{r4, r5, r6, pc}
 800857c:	f853 6b04 	ldr.w	r6, [r3], #4
 8008580:	f845 6f04 	str.w	r6, [r5, #4]!
 8008584:	e7eb      	b.n	800855e <__copybits+0x18>
 8008586:	f840 3b04 	str.w	r3, [r0], #4
 800858a:	e7f4      	b.n	8008576 <__copybits+0x30>

0800858c <__any_on>:
 800858c:	f100 0214 	add.w	r2, r0, #20
 8008590:	6900      	ldr	r0, [r0, #16]
 8008592:	114b      	asrs	r3, r1, #5
 8008594:	4298      	cmp	r0, r3
 8008596:	b510      	push	{r4, lr}
 8008598:	db11      	blt.n	80085be <__any_on+0x32>
 800859a:	dd0a      	ble.n	80085b2 <__any_on+0x26>
 800859c:	f011 011f 	ands.w	r1, r1, #31
 80085a0:	d007      	beq.n	80085b2 <__any_on+0x26>
 80085a2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80085a6:	fa24 f001 	lsr.w	r0, r4, r1
 80085aa:	fa00 f101 	lsl.w	r1, r0, r1
 80085ae:	428c      	cmp	r4, r1
 80085b0:	d10b      	bne.n	80085ca <__any_on+0x3e>
 80085b2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d803      	bhi.n	80085c2 <__any_on+0x36>
 80085ba:	2000      	movs	r0, #0
 80085bc:	bd10      	pop	{r4, pc}
 80085be:	4603      	mov	r3, r0
 80085c0:	e7f7      	b.n	80085b2 <__any_on+0x26>
 80085c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80085c6:	2900      	cmp	r1, #0
 80085c8:	d0f5      	beq.n	80085b6 <__any_on+0x2a>
 80085ca:	2001      	movs	r0, #1
 80085cc:	e7f6      	b.n	80085bc <__any_on+0x30>

080085ce <__ascii_wctomb>:
 80085ce:	b149      	cbz	r1, 80085e4 <__ascii_wctomb+0x16>
 80085d0:	2aff      	cmp	r2, #255	; 0xff
 80085d2:	bf85      	ittet	hi
 80085d4:	238a      	movhi	r3, #138	; 0x8a
 80085d6:	6003      	strhi	r3, [r0, #0]
 80085d8:	700a      	strbls	r2, [r1, #0]
 80085da:	f04f 30ff 	movhi.w	r0, #4294967295
 80085de:	bf98      	it	ls
 80085e0:	2001      	movls	r0, #1
 80085e2:	4770      	bx	lr
 80085e4:	4608      	mov	r0, r1
 80085e6:	4770      	bx	lr

080085e8 <__sflush_r>:
 80085e8:	898a      	ldrh	r2, [r1, #12]
 80085ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085ee:	4605      	mov	r5, r0
 80085f0:	0710      	lsls	r0, r2, #28
 80085f2:	460c      	mov	r4, r1
 80085f4:	d458      	bmi.n	80086a8 <__sflush_r+0xc0>
 80085f6:	684b      	ldr	r3, [r1, #4]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	dc05      	bgt.n	8008608 <__sflush_r+0x20>
 80085fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80085fe:	2b00      	cmp	r3, #0
 8008600:	dc02      	bgt.n	8008608 <__sflush_r+0x20>
 8008602:	2000      	movs	r0, #0
 8008604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008608:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800860a:	2e00      	cmp	r6, #0
 800860c:	d0f9      	beq.n	8008602 <__sflush_r+0x1a>
 800860e:	2300      	movs	r3, #0
 8008610:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008614:	682f      	ldr	r7, [r5, #0]
 8008616:	6a21      	ldr	r1, [r4, #32]
 8008618:	602b      	str	r3, [r5, #0]
 800861a:	d032      	beq.n	8008682 <__sflush_r+0x9a>
 800861c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800861e:	89a3      	ldrh	r3, [r4, #12]
 8008620:	075a      	lsls	r2, r3, #29
 8008622:	d505      	bpl.n	8008630 <__sflush_r+0x48>
 8008624:	6863      	ldr	r3, [r4, #4]
 8008626:	1ac0      	subs	r0, r0, r3
 8008628:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800862a:	b10b      	cbz	r3, 8008630 <__sflush_r+0x48>
 800862c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800862e:	1ac0      	subs	r0, r0, r3
 8008630:	2300      	movs	r3, #0
 8008632:	4602      	mov	r2, r0
 8008634:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008636:	6a21      	ldr	r1, [r4, #32]
 8008638:	4628      	mov	r0, r5
 800863a:	47b0      	blx	r6
 800863c:	1c43      	adds	r3, r0, #1
 800863e:	89a3      	ldrh	r3, [r4, #12]
 8008640:	d106      	bne.n	8008650 <__sflush_r+0x68>
 8008642:	6829      	ldr	r1, [r5, #0]
 8008644:	291d      	cmp	r1, #29
 8008646:	d82b      	bhi.n	80086a0 <__sflush_r+0xb8>
 8008648:	4a29      	ldr	r2, [pc, #164]	; (80086f0 <__sflush_r+0x108>)
 800864a:	410a      	asrs	r2, r1
 800864c:	07d6      	lsls	r6, r2, #31
 800864e:	d427      	bmi.n	80086a0 <__sflush_r+0xb8>
 8008650:	2200      	movs	r2, #0
 8008652:	6062      	str	r2, [r4, #4]
 8008654:	04d9      	lsls	r1, r3, #19
 8008656:	6922      	ldr	r2, [r4, #16]
 8008658:	6022      	str	r2, [r4, #0]
 800865a:	d504      	bpl.n	8008666 <__sflush_r+0x7e>
 800865c:	1c42      	adds	r2, r0, #1
 800865e:	d101      	bne.n	8008664 <__sflush_r+0x7c>
 8008660:	682b      	ldr	r3, [r5, #0]
 8008662:	b903      	cbnz	r3, 8008666 <__sflush_r+0x7e>
 8008664:	6560      	str	r0, [r4, #84]	; 0x54
 8008666:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008668:	602f      	str	r7, [r5, #0]
 800866a:	2900      	cmp	r1, #0
 800866c:	d0c9      	beq.n	8008602 <__sflush_r+0x1a>
 800866e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008672:	4299      	cmp	r1, r3
 8008674:	d002      	beq.n	800867c <__sflush_r+0x94>
 8008676:	4628      	mov	r0, r5
 8008678:	f7fe fe92 	bl	80073a0 <_free_r>
 800867c:	2000      	movs	r0, #0
 800867e:	6360      	str	r0, [r4, #52]	; 0x34
 8008680:	e7c0      	b.n	8008604 <__sflush_r+0x1c>
 8008682:	2301      	movs	r3, #1
 8008684:	4628      	mov	r0, r5
 8008686:	47b0      	blx	r6
 8008688:	1c41      	adds	r1, r0, #1
 800868a:	d1c8      	bne.n	800861e <__sflush_r+0x36>
 800868c:	682b      	ldr	r3, [r5, #0]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d0c5      	beq.n	800861e <__sflush_r+0x36>
 8008692:	2b1d      	cmp	r3, #29
 8008694:	d001      	beq.n	800869a <__sflush_r+0xb2>
 8008696:	2b16      	cmp	r3, #22
 8008698:	d101      	bne.n	800869e <__sflush_r+0xb6>
 800869a:	602f      	str	r7, [r5, #0]
 800869c:	e7b1      	b.n	8008602 <__sflush_r+0x1a>
 800869e:	89a3      	ldrh	r3, [r4, #12]
 80086a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086a4:	81a3      	strh	r3, [r4, #12]
 80086a6:	e7ad      	b.n	8008604 <__sflush_r+0x1c>
 80086a8:	690f      	ldr	r7, [r1, #16]
 80086aa:	2f00      	cmp	r7, #0
 80086ac:	d0a9      	beq.n	8008602 <__sflush_r+0x1a>
 80086ae:	0793      	lsls	r3, r2, #30
 80086b0:	680e      	ldr	r6, [r1, #0]
 80086b2:	bf08      	it	eq
 80086b4:	694b      	ldreq	r3, [r1, #20]
 80086b6:	600f      	str	r7, [r1, #0]
 80086b8:	bf18      	it	ne
 80086ba:	2300      	movne	r3, #0
 80086bc:	eba6 0807 	sub.w	r8, r6, r7
 80086c0:	608b      	str	r3, [r1, #8]
 80086c2:	f1b8 0f00 	cmp.w	r8, #0
 80086c6:	dd9c      	ble.n	8008602 <__sflush_r+0x1a>
 80086c8:	6a21      	ldr	r1, [r4, #32]
 80086ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80086cc:	4643      	mov	r3, r8
 80086ce:	463a      	mov	r2, r7
 80086d0:	4628      	mov	r0, r5
 80086d2:	47b0      	blx	r6
 80086d4:	2800      	cmp	r0, #0
 80086d6:	dc06      	bgt.n	80086e6 <__sflush_r+0xfe>
 80086d8:	89a3      	ldrh	r3, [r4, #12]
 80086da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086de:	81a3      	strh	r3, [r4, #12]
 80086e0:	f04f 30ff 	mov.w	r0, #4294967295
 80086e4:	e78e      	b.n	8008604 <__sflush_r+0x1c>
 80086e6:	4407      	add	r7, r0
 80086e8:	eba8 0800 	sub.w	r8, r8, r0
 80086ec:	e7e9      	b.n	80086c2 <__sflush_r+0xda>
 80086ee:	bf00      	nop
 80086f0:	dfbffffe 	.word	0xdfbffffe

080086f4 <_fflush_r>:
 80086f4:	b538      	push	{r3, r4, r5, lr}
 80086f6:	690b      	ldr	r3, [r1, #16]
 80086f8:	4605      	mov	r5, r0
 80086fa:	460c      	mov	r4, r1
 80086fc:	b913      	cbnz	r3, 8008704 <_fflush_r+0x10>
 80086fe:	2500      	movs	r5, #0
 8008700:	4628      	mov	r0, r5
 8008702:	bd38      	pop	{r3, r4, r5, pc}
 8008704:	b118      	cbz	r0, 800870e <_fflush_r+0x1a>
 8008706:	6a03      	ldr	r3, [r0, #32]
 8008708:	b90b      	cbnz	r3, 800870e <_fflush_r+0x1a>
 800870a:	f7fe fcab 	bl	8007064 <__sinit>
 800870e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d0f3      	beq.n	80086fe <_fflush_r+0xa>
 8008716:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008718:	07d0      	lsls	r0, r2, #31
 800871a:	d404      	bmi.n	8008726 <_fflush_r+0x32>
 800871c:	0599      	lsls	r1, r3, #22
 800871e:	d402      	bmi.n	8008726 <_fflush_r+0x32>
 8008720:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008722:	f7fe fe00 	bl	8007326 <__retarget_lock_acquire_recursive>
 8008726:	4628      	mov	r0, r5
 8008728:	4621      	mov	r1, r4
 800872a:	f7ff ff5d 	bl	80085e8 <__sflush_r>
 800872e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008730:	07da      	lsls	r2, r3, #31
 8008732:	4605      	mov	r5, r0
 8008734:	d4e4      	bmi.n	8008700 <_fflush_r+0xc>
 8008736:	89a3      	ldrh	r3, [r4, #12]
 8008738:	059b      	lsls	r3, r3, #22
 800873a:	d4e1      	bmi.n	8008700 <_fflush_r+0xc>
 800873c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800873e:	f7fe fdf3 	bl	8007328 <__retarget_lock_release_recursive>
 8008742:	e7dd      	b.n	8008700 <_fflush_r+0xc>

08008744 <fiprintf>:
 8008744:	b40e      	push	{r1, r2, r3}
 8008746:	b503      	push	{r0, r1, lr}
 8008748:	4601      	mov	r1, r0
 800874a:	ab03      	add	r3, sp, #12
 800874c:	4805      	ldr	r0, [pc, #20]	; (8008764 <fiprintf+0x20>)
 800874e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008752:	6800      	ldr	r0, [r0, #0]
 8008754:	9301      	str	r3, [sp, #4]
 8008756:	f000 f85d 	bl	8008814 <_vfiprintf_r>
 800875a:	b002      	add	sp, #8
 800875c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008760:	b003      	add	sp, #12
 8008762:	4770      	bx	lr
 8008764:	200001d0 	.word	0x200001d0

08008768 <_sbrk_r>:
 8008768:	b538      	push	{r3, r4, r5, lr}
 800876a:	4d06      	ldr	r5, [pc, #24]	; (8008784 <_sbrk_r+0x1c>)
 800876c:	2300      	movs	r3, #0
 800876e:	4604      	mov	r4, r0
 8008770:	4608      	mov	r0, r1
 8008772:	602b      	str	r3, [r5, #0]
 8008774:	f7f9 fd92 	bl	800229c <_sbrk>
 8008778:	1c43      	adds	r3, r0, #1
 800877a:	d102      	bne.n	8008782 <_sbrk_r+0x1a>
 800877c:	682b      	ldr	r3, [r5, #0]
 800877e:	b103      	cbz	r3, 8008782 <_sbrk_r+0x1a>
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	bd38      	pop	{r3, r4, r5, pc}
 8008784:	20000734 	.word	0x20000734

08008788 <abort>:
 8008788:	b508      	push	{r3, lr}
 800878a:	2006      	movs	r0, #6
 800878c:	f000 fbaa 	bl	8008ee4 <raise>
 8008790:	2001      	movs	r0, #1
 8008792:	f7f9 fd0b 	bl	80021ac <_exit>

08008796 <_calloc_r>:
 8008796:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008798:	fba1 2402 	umull	r2, r4, r1, r2
 800879c:	b94c      	cbnz	r4, 80087b2 <_calloc_r+0x1c>
 800879e:	4611      	mov	r1, r2
 80087a0:	9201      	str	r2, [sp, #4]
 80087a2:	f7ff f9c9 	bl	8007b38 <_malloc_r>
 80087a6:	9a01      	ldr	r2, [sp, #4]
 80087a8:	4605      	mov	r5, r0
 80087aa:	b930      	cbnz	r0, 80087ba <_calloc_r+0x24>
 80087ac:	4628      	mov	r0, r5
 80087ae:	b003      	add	sp, #12
 80087b0:	bd30      	pop	{r4, r5, pc}
 80087b2:	220c      	movs	r2, #12
 80087b4:	6002      	str	r2, [r0, #0]
 80087b6:	2500      	movs	r5, #0
 80087b8:	e7f8      	b.n	80087ac <_calloc_r+0x16>
 80087ba:	4621      	mov	r1, r4
 80087bc:	f7fe fccb 	bl	8007156 <memset>
 80087c0:	e7f4      	b.n	80087ac <_calloc_r+0x16>

080087c2 <__sfputc_r>:
 80087c2:	6893      	ldr	r3, [r2, #8]
 80087c4:	3b01      	subs	r3, #1
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	b410      	push	{r4}
 80087ca:	6093      	str	r3, [r2, #8]
 80087cc:	da08      	bge.n	80087e0 <__sfputc_r+0x1e>
 80087ce:	6994      	ldr	r4, [r2, #24]
 80087d0:	42a3      	cmp	r3, r4
 80087d2:	db01      	blt.n	80087d8 <__sfputc_r+0x16>
 80087d4:	290a      	cmp	r1, #10
 80087d6:	d103      	bne.n	80087e0 <__sfputc_r+0x1e>
 80087d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087dc:	f000 bac4 	b.w	8008d68 <__swbuf_r>
 80087e0:	6813      	ldr	r3, [r2, #0]
 80087e2:	1c58      	adds	r0, r3, #1
 80087e4:	6010      	str	r0, [r2, #0]
 80087e6:	7019      	strb	r1, [r3, #0]
 80087e8:	4608      	mov	r0, r1
 80087ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087ee:	4770      	bx	lr

080087f0 <__sfputs_r>:
 80087f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087f2:	4606      	mov	r6, r0
 80087f4:	460f      	mov	r7, r1
 80087f6:	4614      	mov	r4, r2
 80087f8:	18d5      	adds	r5, r2, r3
 80087fa:	42ac      	cmp	r4, r5
 80087fc:	d101      	bne.n	8008802 <__sfputs_r+0x12>
 80087fe:	2000      	movs	r0, #0
 8008800:	e007      	b.n	8008812 <__sfputs_r+0x22>
 8008802:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008806:	463a      	mov	r2, r7
 8008808:	4630      	mov	r0, r6
 800880a:	f7ff ffda 	bl	80087c2 <__sfputc_r>
 800880e:	1c43      	adds	r3, r0, #1
 8008810:	d1f3      	bne.n	80087fa <__sfputs_r+0xa>
 8008812:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008814 <_vfiprintf_r>:
 8008814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008818:	460d      	mov	r5, r1
 800881a:	b09d      	sub	sp, #116	; 0x74
 800881c:	4614      	mov	r4, r2
 800881e:	4698      	mov	r8, r3
 8008820:	4606      	mov	r6, r0
 8008822:	b118      	cbz	r0, 800882c <_vfiprintf_r+0x18>
 8008824:	6a03      	ldr	r3, [r0, #32]
 8008826:	b90b      	cbnz	r3, 800882c <_vfiprintf_r+0x18>
 8008828:	f7fe fc1c 	bl	8007064 <__sinit>
 800882c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800882e:	07d9      	lsls	r1, r3, #31
 8008830:	d405      	bmi.n	800883e <_vfiprintf_r+0x2a>
 8008832:	89ab      	ldrh	r3, [r5, #12]
 8008834:	059a      	lsls	r2, r3, #22
 8008836:	d402      	bmi.n	800883e <_vfiprintf_r+0x2a>
 8008838:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800883a:	f7fe fd74 	bl	8007326 <__retarget_lock_acquire_recursive>
 800883e:	89ab      	ldrh	r3, [r5, #12]
 8008840:	071b      	lsls	r3, r3, #28
 8008842:	d501      	bpl.n	8008848 <_vfiprintf_r+0x34>
 8008844:	692b      	ldr	r3, [r5, #16]
 8008846:	b99b      	cbnz	r3, 8008870 <_vfiprintf_r+0x5c>
 8008848:	4629      	mov	r1, r5
 800884a:	4630      	mov	r0, r6
 800884c:	f000 faca 	bl	8008de4 <__swsetup_r>
 8008850:	b170      	cbz	r0, 8008870 <_vfiprintf_r+0x5c>
 8008852:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008854:	07dc      	lsls	r4, r3, #31
 8008856:	d504      	bpl.n	8008862 <_vfiprintf_r+0x4e>
 8008858:	f04f 30ff 	mov.w	r0, #4294967295
 800885c:	b01d      	add	sp, #116	; 0x74
 800885e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008862:	89ab      	ldrh	r3, [r5, #12]
 8008864:	0598      	lsls	r0, r3, #22
 8008866:	d4f7      	bmi.n	8008858 <_vfiprintf_r+0x44>
 8008868:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800886a:	f7fe fd5d 	bl	8007328 <__retarget_lock_release_recursive>
 800886e:	e7f3      	b.n	8008858 <_vfiprintf_r+0x44>
 8008870:	2300      	movs	r3, #0
 8008872:	9309      	str	r3, [sp, #36]	; 0x24
 8008874:	2320      	movs	r3, #32
 8008876:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800887a:	f8cd 800c 	str.w	r8, [sp, #12]
 800887e:	2330      	movs	r3, #48	; 0x30
 8008880:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008a34 <_vfiprintf_r+0x220>
 8008884:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008888:	f04f 0901 	mov.w	r9, #1
 800888c:	4623      	mov	r3, r4
 800888e:	469a      	mov	sl, r3
 8008890:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008894:	b10a      	cbz	r2, 800889a <_vfiprintf_r+0x86>
 8008896:	2a25      	cmp	r2, #37	; 0x25
 8008898:	d1f9      	bne.n	800888e <_vfiprintf_r+0x7a>
 800889a:	ebba 0b04 	subs.w	fp, sl, r4
 800889e:	d00b      	beq.n	80088b8 <_vfiprintf_r+0xa4>
 80088a0:	465b      	mov	r3, fp
 80088a2:	4622      	mov	r2, r4
 80088a4:	4629      	mov	r1, r5
 80088a6:	4630      	mov	r0, r6
 80088a8:	f7ff ffa2 	bl	80087f0 <__sfputs_r>
 80088ac:	3001      	adds	r0, #1
 80088ae:	f000 80a9 	beq.w	8008a04 <_vfiprintf_r+0x1f0>
 80088b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088b4:	445a      	add	r2, fp
 80088b6:	9209      	str	r2, [sp, #36]	; 0x24
 80088b8:	f89a 3000 	ldrb.w	r3, [sl]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f000 80a1 	beq.w	8008a04 <_vfiprintf_r+0x1f0>
 80088c2:	2300      	movs	r3, #0
 80088c4:	f04f 32ff 	mov.w	r2, #4294967295
 80088c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088cc:	f10a 0a01 	add.w	sl, sl, #1
 80088d0:	9304      	str	r3, [sp, #16]
 80088d2:	9307      	str	r3, [sp, #28]
 80088d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088d8:	931a      	str	r3, [sp, #104]	; 0x68
 80088da:	4654      	mov	r4, sl
 80088dc:	2205      	movs	r2, #5
 80088de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088e2:	4854      	ldr	r0, [pc, #336]	; (8008a34 <_vfiprintf_r+0x220>)
 80088e4:	f7f7 fc7c 	bl	80001e0 <memchr>
 80088e8:	9a04      	ldr	r2, [sp, #16]
 80088ea:	b9d8      	cbnz	r0, 8008924 <_vfiprintf_r+0x110>
 80088ec:	06d1      	lsls	r1, r2, #27
 80088ee:	bf44      	itt	mi
 80088f0:	2320      	movmi	r3, #32
 80088f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088f6:	0713      	lsls	r3, r2, #28
 80088f8:	bf44      	itt	mi
 80088fa:	232b      	movmi	r3, #43	; 0x2b
 80088fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008900:	f89a 3000 	ldrb.w	r3, [sl]
 8008904:	2b2a      	cmp	r3, #42	; 0x2a
 8008906:	d015      	beq.n	8008934 <_vfiprintf_r+0x120>
 8008908:	9a07      	ldr	r2, [sp, #28]
 800890a:	4654      	mov	r4, sl
 800890c:	2000      	movs	r0, #0
 800890e:	f04f 0c0a 	mov.w	ip, #10
 8008912:	4621      	mov	r1, r4
 8008914:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008918:	3b30      	subs	r3, #48	; 0x30
 800891a:	2b09      	cmp	r3, #9
 800891c:	d94d      	bls.n	80089ba <_vfiprintf_r+0x1a6>
 800891e:	b1b0      	cbz	r0, 800894e <_vfiprintf_r+0x13a>
 8008920:	9207      	str	r2, [sp, #28]
 8008922:	e014      	b.n	800894e <_vfiprintf_r+0x13a>
 8008924:	eba0 0308 	sub.w	r3, r0, r8
 8008928:	fa09 f303 	lsl.w	r3, r9, r3
 800892c:	4313      	orrs	r3, r2
 800892e:	9304      	str	r3, [sp, #16]
 8008930:	46a2      	mov	sl, r4
 8008932:	e7d2      	b.n	80088da <_vfiprintf_r+0xc6>
 8008934:	9b03      	ldr	r3, [sp, #12]
 8008936:	1d19      	adds	r1, r3, #4
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	9103      	str	r1, [sp, #12]
 800893c:	2b00      	cmp	r3, #0
 800893e:	bfbb      	ittet	lt
 8008940:	425b      	neglt	r3, r3
 8008942:	f042 0202 	orrlt.w	r2, r2, #2
 8008946:	9307      	strge	r3, [sp, #28]
 8008948:	9307      	strlt	r3, [sp, #28]
 800894a:	bfb8      	it	lt
 800894c:	9204      	strlt	r2, [sp, #16]
 800894e:	7823      	ldrb	r3, [r4, #0]
 8008950:	2b2e      	cmp	r3, #46	; 0x2e
 8008952:	d10c      	bne.n	800896e <_vfiprintf_r+0x15a>
 8008954:	7863      	ldrb	r3, [r4, #1]
 8008956:	2b2a      	cmp	r3, #42	; 0x2a
 8008958:	d134      	bne.n	80089c4 <_vfiprintf_r+0x1b0>
 800895a:	9b03      	ldr	r3, [sp, #12]
 800895c:	1d1a      	adds	r2, r3, #4
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	9203      	str	r2, [sp, #12]
 8008962:	2b00      	cmp	r3, #0
 8008964:	bfb8      	it	lt
 8008966:	f04f 33ff 	movlt.w	r3, #4294967295
 800896a:	3402      	adds	r4, #2
 800896c:	9305      	str	r3, [sp, #20]
 800896e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008a44 <_vfiprintf_r+0x230>
 8008972:	7821      	ldrb	r1, [r4, #0]
 8008974:	2203      	movs	r2, #3
 8008976:	4650      	mov	r0, sl
 8008978:	f7f7 fc32 	bl	80001e0 <memchr>
 800897c:	b138      	cbz	r0, 800898e <_vfiprintf_r+0x17a>
 800897e:	9b04      	ldr	r3, [sp, #16]
 8008980:	eba0 000a 	sub.w	r0, r0, sl
 8008984:	2240      	movs	r2, #64	; 0x40
 8008986:	4082      	lsls	r2, r0
 8008988:	4313      	orrs	r3, r2
 800898a:	3401      	adds	r4, #1
 800898c:	9304      	str	r3, [sp, #16]
 800898e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008992:	4829      	ldr	r0, [pc, #164]	; (8008a38 <_vfiprintf_r+0x224>)
 8008994:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008998:	2206      	movs	r2, #6
 800899a:	f7f7 fc21 	bl	80001e0 <memchr>
 800899e:	2800      	cmp	r0, #0
 80089a0:	d03f      	beq.n	8008a22 <_vfiprintf_r+0x20e>
 80089a2:	4b26      	ldr	r3, [pc, #152]	; (8008a3c <_vfiprintf_r+0x228>)
 80089a4:	bb1b      	cbnz	r3, 80089ee <_vfiprintf_r+0x1da>
 80089a6:	9b03      	ldr	r3, [sp, #12]
 80089a8:	3307      	adds	r3, #7
 80089aa:	f023 0307 	bic.w	r3, r3, #7
 80089ae:	3308      	adds	r3, #8
 80089b0:	9303      	str	r3, [sp, #12]
 80089b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089b4:	443b      	add	r3, r7
 80089b6:	9309      	str	r3, [sp, #36]	; 0x24
 80089b8:	e768      	b.n	800888c <_vfiprintf_r+0x78>
 80089ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80089be:	460c      	mov	r4, r1
 80089c0:	2001      	movs	r0, #1
 80089c2:	e7a6      	b.n	8008912 <_vfiprintf_r+0xfe>
 80089c4:	2300      	movs	r3, #0
 80089c6:	3401      	adds	r4, #1
 80089c8:	9305      	str	r3, [sp, #20]
 80089ca:	4619      	mov	r1, r3
 80089cc:	f04f 0c0a 	mov.w	ip, #10
 80089d0:	4620      	mov	r0, r4
 80089d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089d6:	3a30      	subs	r2, #48	; 0x30
 80089d8:	2a09      	cmp	r2, #9
 80089da:	d903      	bls.n	80089e4 <_vfiprintf_r+0x1d0>
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d0c6      	beq.n	800896e <_vfiprintf_r+0x15a>
 80089e0:	9105      	str	r1, [sp, #20]
 80089e2:	e7c4      	b.n	800896e <_vfiprintf_r+0x15a>
 80089e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80089e8:	4604      	mov	r4, r0
 80089ea:	2301      	movs	r3, #1
 80089ec:	e7f0      	b.n	80089d0 <_vfiprintf_r+0x1bc>
 80089ee:	ab03      	add	r3, sp, #12
 80089f0:	9300      	str	r3, [sp, #0]
 80089f2:	462a      	mov	r2, r5
 80089f4:	4b12      	ldr	r3, [pc, #72]	; (8008a40 <_vfiprintf_r+0x22c>)
 80089f6:	a904      	add	r1, sp, #16
 80089f8:	4630      	mov	r0, r6
 80089fa:	f3af 8000 	nop.w
 80089fe:	4607      	mov	r7, r0
 8008a00:	1c78      	adds	r0, r7, #1
 8008a02:	d1d6      	bne.n	80089b2 <_vfiprintf_r+0x19e>
 8008a04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a06:	07d9      	lsls	r1, r3, #31
 8008a08:	d405      	bmi.n	8008a16 <_vfiprintf_r+0x202>
 8008a0a:	89ab      	ldrh	r3, [r5, #12]
 8008a0c:	059a      	lsls	r2, r3, #22
 8008a0e:	d402      	bmi.n	8008a16 <_vfiprintf_r+0x202>
 8008a10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a12:	f7fe fc89 	bl	8007328 <__retarget_lock_release_recursive>
 8008a16:	89ab      	ldrh	r3, [r5, #12]
 8008a18:	065b      	lsls	r3, r3, #25
 8008a1a:	f53f af1d 	bmi.w	8008858 <_vfiprintf_r+0x44>
 8008a1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a20:	e71c      	b.n	800885c <_vfiprintf_r+0x48>
 8008a22:	ab03      	add	r3, sp, #12
 8008a24:	9300      	str	r3, [sp, #0]
 8008a26:	462a      	mov	r2, r5
 8008a28:	4b05      	ldr	r3, [pc, #20]	; (8008a40 <_vfiprintf_r+0x22c>)
 8008a2a:	a904      	add	r1, sp, #16
 8008a2c:	4630      	mov	r0, r6
 8008a2e:	f000 f879 	bl	8008b24 <_printf_i>
 8008a32:	e7e4      	b.n	80089fe <_vfiprintf_r+0x1ea>
 8008a34:	080094d4 	.word	0x080094d4
 8008a38:	080094de 	.word	0x080094de
 8008a3c:	00000000 	.word	0x00000000
 8008a40:	080087f1 	.word	0x080087f1
 8008a44:	080094da 	.word	0x080094da

08008a48 <_printf_common>:
 8008a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a4c:	4616      	mov	r6, r2
 8008a4e:	4699      	mov	r9, r3
 8008a50:	688a      	ldr	r2, [r1, #8]
 8008a52:	690b      	ldr	r3, [r1, #16]
 8008a54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	bfb8      	it	lt
 8008a5c:	4613      	movlt	r3, r2
 8008a5e:	6033      	str	r3, [r6, #0]
 8008a60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a64:	4607      	mov	r7, r0
 8008a66:	460c      	mov	r4, r1
 8008a68:	b10a      	cbz	r2, 8008a6e <_printf_common+0x26>
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	6033      	str	r3, [r6, #0]
 8008a6e:	6823      	ldr	r3, [r4, #0]
 8008a70:	0699      	lsls	r1, r3, #26
 8008a72:	bf42      	ittt	mi
 8008a74:	6833      	ldrmi	r3, [r6, #0]
 8008a76:	3302      	addmi	r3, #2
 8008a78:	6033      	strmi	r3, [r6, #0]
 8008a7a:	6825      	ldr	r5, [r4, #0]
 8008a7c:	f015 0506 	ands.w	r5, r5, #6
 8008a80:	d106      	bne.n	8008a90 <_printf_common+0x48>
 8008a82:	f104 0a19 	add.w	sl, r4, #25
 8008a86:	68e3      	ldr	r3, [r4, #12]
 8008a88:	6832      	ldr	r2, [r6, #0]
 8008a8a:	1a9b      	subs	r3, r3, r2
 8008a8c:	42ab      	cmp	r3, r5
 8008a8e:	dc26      	bgt.n	8008ade <_printf_common+0x96>
 8008a90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a94:	1e13      	subs	r3, r2, #0
 8008a96:	6822      	ldr	r2, [r4, #0]
 8008a98:	bf18      	it	ne
 8008a9a:	2301      	movne	r3, #1
 8008a9c:	0692      	lsls	r2, r2, #26
 8008a9e:	d42b      	bmi.n	8008af8 <_printf_common+0xb0>
 8008aa0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008aa4:	4649      	mov	r1, r9
 8008aa6:	4638      	mov	r0, r7
 8008aa8:	47c0      	blx	r8
 8008aaa:	3001      	adds	r0, #1
 8008aac:	d01e      	beq.n	8008aec <_printf_common+0xa4>
 8008aae:	6823      	ldr	r3, [r4, #0]
 8008ab0:	6922      	ldr	r2, [r4, #16]
 8008ab2:	f003 0306 	and.w	r3, r3, #6
 8008ab6:	2b04      	cmp	r3, #4
 8008ab8:	bf02      	ittt	eq
 8008aba:	68e5      	ldreq	r5, [r4, #12]
 8008abc:	6833      	ldreq	r3, [r6, #0]
 8008abe:	1aed      	subeq	r5, r5, r3
 8008ac0:	68a3      	ldr	r3, [r4, #8]
 8008ac2:	bf0c      	ite	eq
 8008ac4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ac8:	2500      	movne	r5, #0
 8008aca:	4293      	cmp	r3, r2
 8008acc:	bfc4      	itt	gt
 8008ace:	1a9b      	subgt	r3, r3, r2
 8008ad0:	18ed      	addgt	r5, r5, r3
 8008ad2:	2600      	movs	r6, #0
 8008ad4:	341a      	adds	r4, #26
 8008ad6:	42b5      	cmp	r5, r6
 8008ad8:	d11a      	bne.n	8008b10 <_printf_common+0xc8>
 8008ada:	2000      	movs	r0, #0
 8008adc:	e008      	b.n	8008af0 <_printf_common+0xa8>
 8008ade:	2301      	movs	r3, #1
 8008ae0:	4652      	mov	r2, sl
 8008ae2:	4649      	mov	r1, r9
 8008ae4:	4638      	mov	r0, r7
 8008ae6:	47c0      	blx	r8
 8008ae8:	3001      	adds	r0, #1
 8008aea:	d103      	bne.n	8008af4 <_printf_common+0xac>
 8008aec:	f04f 30ff 	mov.w	r0, #4294967295
 8008af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008af4:	3501      	adds	r5, #1
 8008af6:	e7c6      	b.n	8008a86 <_printf_common+0x3e>
 8008af8:	18e1      	adds	r1, r4, r3
 8008afa:	1c5a      	adds	r2, r3, #1
 8008afc:	2030      	movs	r0, #48	; 0x30
 8008afe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b02:	4422      	add	r2, r4
 8008b04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b0c:	3302      	adds	r3, #2
 8008b0e:	e7c7      	b.n	8008aa0 <_printf_common+0x58>
 8008b10:	2301      	movs	r3, #1
 8008b12:	4622      	mov	r2, r4
 8008b14:	4649      	mov	r1, r9
 8008b16:	4638      	mov	r0, r7
 8008b18:	47c0      	blx	r8
 8008b1a:	3001      	adds	r0, #1
 8008b1c:	d0e6      	beq.n	8008aec <_printf_common+0xa4>
 8008b1e:	3601      	adds	r6, #1
 8008b20:	e7d9      	b.n	8008ad6 <_printf_common+0x8e>
	...

08008b24 <_printf_i>:
 8008b24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b28:	7e0f      	ldrb	r7, [r1, #24]
 8008b2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008b2c:	2f78      	cmp	r7, #120	; 0x78
 8008b2e:	4691      	mov	r9, r2
 8008b30:	4680      	mov	r8, r0
 8008b32:	460c      	mov	r4, r1
 8008b34:	469a      	mov	sl, r3
 8008b36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008b3a:	d807      	bhi.n	8008b4c <_printf_i+0x28>
 8008b3c:	2f62      	cmp	r7, #98	; 0x62
 8008b3e:	d80a      	bhi.n	8008b56 <_printf_i+0x32>
 8008b40:	2f00      	cmp	r7, #0
 8008b42:	f000 80d4 	beq.w	8008cee <_printf_i+0x1ca>
 8008b46:	2f58      	cmp	r7, #88	; 0x58
 8008b48:	f000 80c0 	beq.w	8008ccc <_printf_i+0x1a8>
 8008b4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b54:	e03a      	b.n	8008bcc <_printf_i+0xa8>
 8008b56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b5a:	2b15      	cmp	r3, #21
 8008b5c:	d8f6      	bhi.n	8008b4c <_printf_i+0x28>
 8008b5e:	a101      	add	r1, pc, #4	; (adr r1, 8008b64 <_printf_i+0x40>)
 8008b60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b64:	08008bbd 	.word	0x08008bbd
 8008b68:	08008bd1 	.word	0x08008bd1
 8008b6c:	08008b4d 	.word	0x08008b4d
 8008b70:	08008b4d 	.word	0x08008b4d
 8008b74:	08008b4d 	.word	0x08008b4d
 8008b78:	08008b4d 	.word	0x08008b4d
 8008b7c:	08008bd1 	.word	0x08008bd1
 8008b80:	08008b4d 	.word	0x08008b4d
 8008b84:	08008b4d 	.word	0x08008b4d
 8008b88:	08008b4d 	.word	0x08008b4d
 8008b8c:	08008b4d 	.word	0x08008b4d
 8008b90:	08008cd5 	.word	0x08008cd5
 8008b94:	08008bfd 	.word	0x08008bfd
 8008b98:	08008c8f 	.word	0x08008c8f
 8008b9c:	08008b4d 	.word	0x08008b4d
 8008ba0:	08008b4d 	.word	0x08008b4d
 8008ba4:	08008cf7 	.word	0x08008cf7
 8008ba8:	08008b4d 	.word	0x08008b4d
 8008bac:	08008bfd 	.word	0x08008bfd
 8008bb0:	08008b4d 	.word	0x08008b4d
 8008bb4:	08008b4d 	.word	0x08008b4d
 8008bb8:	08008c97 	.word	0x08008c97
 8008bbc:	682b      	ldr	r3, [r5, #0]
 8008bbe:	1d1a      	adds	r2, r3, #4
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	602a      	str	r2, [r5, #0]
 8008bc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e09f      	b.n	8008d10 <_printf_i+0x1ec>
 8008bd0:	6820      	ldr	r0, [r4, #0]
 8008bd2:	682b      	ldr	r3, [r5, #0]
 8008bd4:	0607      	lsls	r7, r0, #24
 8008bd6:	f103 0104 	add.w	r1, r3, #4
 8008bda:	6029      	str	r1, [r5, #0]
 8008bdc:	d501      	bpl.n	8008be2 <_printf_i+0xbe>
 8008bde:	681e      	ldr	r6, [r3, #0]
 8008be0:	e003      	b.n	8008bea <_printf_i+0xc6>
 8008be2:	0646      	lsls	r6, r0, #25
 8008be4:	d5fb      	bpl.n	8008bde <_printf_i+0xba>
 8008be6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008bea:	2e00      	cmp	r6, #0
 8008bec:	da03      	bge.n	8008bf6 <_printf_i+0xd2>
 8008bee:	232d      	movs	r3, #45	; 0x2d
 8008bf0:	4276      	negs	r6, r6
 8008bf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bf6:	485a      	ldr	r0, [pc, #360]	; (8008d60 <_printf_i+0x23c>)
 8008bf8:	230a      	movs	r3, #10
 8008bfa:	e012      	b.n	8008c22 <_printf_i+0xfe>
 8008bfc:	682b      	ldr	r3, [r5, #0]
 8008bfe:	6820      	ldr	r0, [r4, #0]
 8008c00:	1d19      	adds	r1, r3, #4
 8008c02:	6029      	str	r1, [r5, #0]
 8008c04:	0605      	lsls	r5, r0, #24
 8008c06:	d501      	bpl.n	8008c0c <_printf_i+0xe8>
 8008c08:	681e      	ldr	r6, [r3, #0]
 8008c0a:	e002      	b.n	8008c12 <_printf_i+0xee>
 8008c0c:	0641      	lsls	r1, r0, #25
 8008c0e:	d5fb      	bpl.n	8008c08 <_printf_i+0xe4>
 8008c10:	881e      	ldrh	r6, [r3, #0]
 8008c12:	4853      	ldr	r0, [pc, #332]	; (8008d60 <_printf_i+0x23c>)
 8008c14:	2f6f      	cmp	r7, #111	; 0x6f
 8008c16:	bf0c      	ite	eq
 8008c18:	2308      	moveq	r3, #8
 8008c1a:	230a      	movne	r3, #10
 8008c1c:	2100      	movs	r1, #0
 8008c1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c22:	6865      	ldr	r5, [r4, #4]
 8008c24:	60a5      	str	r5, [r4, #8]
 8008c26:	2d00      	cmp	r5, #0
 8008c28:	bfa2      	ittt	ge
 8008c2a:	6821      	ldrge	r1, [r4, #0]
 8008c2c:	f021 0104 	bicge.w	r1, r1, #4
 8008c30:	6021      	strge	r1, [r4, #0]
 8008c32:	b90e      	cbnz	r6, 8008c38 <_printf_i+0x114>
 8008c34:	2d00      	cmp	r5, #0
 8008c36:	d04b      	beq.n	8008cd0 <_printf_i+0x1ac>
 8008c38:	4615      	mov	r5, r2
 8008c3a:	fbb6 f1f3 	udiv	r1, r6, r3
 8008c3e:	fb03 6711 	mls	r7, r3, r1, r6
 8008c42:	5dc7      	ldrb	r7, [r0, r7]
 8008c44:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008c48:	4637      	mov	r7, r6
 8008c4a:	42bb      	cmp	r3, r7
 8008c4c:	460e      	mov	r6, r1
 8008c4e:	d9f4      	bls.n	8008c3a <_printf_i+0x116>
 8008c50:	2b08      	cmp	r3, #8
 8008c52:	d10b      	bne.n	8008c6c <_printf_i+0x148>
 8008c54:	6823      	ldr	r3, [r4, #0]
 8008c56:	07de      	lsls	r6, r3, #31
 8008c58:	d508      	bpl.n	8008c6c <_printf_i+0x148>
 8008c5a:	6923      	ldr	r3, [r4, #16]
 8008c5c:	6861      	ldr	r1, [r4, #4]
 8008c5e:	4299      	cmp	r1, r3
 8008c60:	bfde      	ittt	le
 8008c62:	2330      	movle	r3, #48	; 0x30
 8008c64:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008c68:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008c6c:	1b52      	subs	r2, r2, r5
 8008c6e:	6122      	str	r2, [r4, #16]
 8008c70:	f8cd a000 	str.w	sl, [sp]
 8008c74:	464b      	mov	r3, r9
 8008c76:	aa03      	add	r2, sp, #12
 8008c78:	4621      	mov	r1, r4
 8008c7a:	4640      	mov	r0, r8
 8008c7c:	f7ff fee4 	bl	8008a48 <_printf_common>
 8008c80:	3001      	adds	r0, #1
 8008c82:	d14a      	bne.n	8008d1a <_printf_i+0x1f6>
 8008c84:	f04f 30ff 	mov.w	r0, #4294967295
 8008c88:	b004      	add	sp, #16
 8008c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c8e:	6823      	ldr	r3, [r4, #0]
 8008c90:	f043 0320 	orr.w	r3, r3, #32
 8008c94:	6023      	str	r3, [r4, #0]
 8008c96:	4833      	ldr	r0, [pc, #204]	; (8008d64 <_printf_i+0x240>)
 8008c98:	2778      	movs	r7, #120	; 0x78
 8008c9a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008c9e:	6823      	ldr	r3, [r4, #0]
 8008ca0:	6829      	ldr	r1, [r5, #0]
 8008ca2:	061f      	lsls	r7, r3, #24
 8008ca4:	f851 6b04 	ldr.w	r6, [r1], #4
 8008ca8:	d402      	bmi.n	8008cb0 <_printf_i+0x18c>
 8008caa:	065f      	lsls	r7, r3, #25
 8008cac:	bf48      	it	mi
 8008cae:	b2b6      	uxthmi	r6, r6
 8008cb0:	07df      	lsls	r7, r3, #31
 8008cb2:	bf48      	it	mi
 8008cb4:	f043 0320 	orrmi.w	r3, r3, #32
 8008cb8:	6029      	str	r1, [r5, #0]
 8008cba:	bf48      	it	mi
 8008cbc:	6023      	strmi	r3, [r4, #0]
 8008cbe:	b91e      	cbnz	r6, 8008cc8 <_printf_i+0x1a4>
 8008cc0:	6823      	ldr	r3, [r4, #0]
 8008cc2:	f023 0320 	bic.w	r3, r3, #32
 8008cc6:	6023      	str	r3, [r4, #0]
 8008cc8:	2310      	movs	r3, #16
 8008cca:	e7a7      	b.n	8008c1c <_printf_i+0xf8>
 8008ccc:	4824      	ldr	r0, [pc, #144]	; (8008d60 <_printf_i+0x23c>)
 8008cce:	e7e4      	b.n	8008c9a <_printf_i+0x176>
 8008cd0:	4615      	mov	r5, r2
 8008cd2:	e7bd      	b.n	8008c50 <_printf_i+0x12c>
 8008cd4:	682b      	ldr	r3, [r5, #0]
 8008cd6:	6826      	ldr	r6, [r4, #0]
 8008cd8:	6961      	ldr	r1, [r4, #20]
 8008cda:	1d18      	adds	r0, r3, #4
 8008cdc:	6028      	str	r0, [r5, #0]
 8008cde:	0635      	lsls	r5, r6, #24
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	d501      	bpl.n	8008ce8 <_printf_i+0x1c4>
 8008ce4:	6019      	str	r1, [r3, #0]
 8008ce6:	e002      	b.n	8008cee <_printf_i+0x1ca>
 8008ce8:	0670      	lsls	r0, r6, #25
 8008cea:	d5fb      	bpl.n	8008ce4 <_printf_i+0x1c0>
 8008cec:	8019      	strh	r1, [r3, #0]
 8008cee:	2300      	movs	r3, #0
 8008cf0:	6123      	str	r3, [r4, #16]
 8008cf2:	4615      	mov	r5, r2
 8008cf4:	e7bc      	b.n	8008c70 <_printf_i+0x14c>
 8008cf6:	682b      	ldr	r3, [r5, #0]
 8008cf8:	1d1a      	adds	r2, r3, #4
 8008cfa:	602a      	str	r2, [r5, #0]
 8008cfc:	681d      	ldr	r5, [r3, #0]
 8008cfe:	6862      	ldr	r2, [r4, #4]
 8008d00:	2100      	movs	r1, #0
 8008d02:	4628      	mov	r0, r5
 8008d04:	f7f7 fa6c 	bl	80001e0 <memchr>
 8008d08:	b108      	cbz	r0, 8008d0e <_printf_i+0x1ea>
 8008d0a:	1b40      	subs	r0, r0, r5
 8008d0c:	6060      	str	r0, [r4, #4]
 8008d0e:	6863      	ldr	r3, [r4, #4]
 8008d10:	6123      	str	r3, [r4, #16]
 8008d12:	2300      	movs	r3, #0
 8008d14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d18:	e7aa      	b.n	8008c70 <_printf_i+0x14c>
 8008d1a:	6923      	ldr	r3, [r4, #16]
 8008d1c:	462a      	mov	r2, r5
 8008d1e:	4649      	mov	r1, r9
 8008d20:	4640      	mov	r0, r8
 8008d22:	47d0      	blx	sl
 8008d24:	3001      	adds	r0, #1
 8008d26:	d0ad      	beq.n	8008c84 <_printf_i+0x160>
 8008d28:	6823      	ldr	r3, [r4, #0]
 8008d2a:	079b      	lsls	r3, r3, #30
 8008d2c:	d413      	bmi.n	8008d56 <_printf_i+0x232>
 8008d2e:	68e0      	ldr	r0, [r4, #12]
 8008d30:	9b03      	ldr	r3, [sp, #12]
 8008d32:	4298      	cmp	r0, r3
 8008d34:	bfb8      	it	lt
 8008d36:	4618      	movlt	r0, r3
 8008d38:	e7a6      	b.n	8008c88 <_printf_i+0x164>
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	4632      	mov	r2, r6
 8008d3e:	4649      	mov	r1, r9
 8008d40:	4640      	mov	r0, r8
 8008d42:	47d0      	blx	sl
 8008d44:	3001      	adds	r0, #1
 8008d46:	d09d      	beq.n	8008c84 <_printf_i+0x160>
 8008d48:	3501      	adds	r5, #1
 8008d4a:	68e3      	ldr	r3, [r4, #12]
 8008d4c:	9903      	ldr	r1, [sp, #12]
 8008d4e:	1a5b      	subs	r3, r3, r1
 8008d50:	42ab      	cmp	r3, r5
 8008d52:	dcf2      	bgt.n	8008d3a <_printf_i+0x216>
 8008d54:	e7eb      	b.n	8008d2e <_printf_i+0x20a>
 8008d56:	2500      	movs	r5, #0
 8008d58:	f104 0619 	add.w	r6, r4, #25
 8008d5c:	e7f5      	b.n	8008d4a <_printf_i+0x226>
 8008d5e:	bf00      	nop
 8008d60:	080094e5 	.word	0x080094e5
 8008d64:	080094f6 	.word	0x080094f6

08008d68 <__swbuf_r>:
 8008d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d6a:	460e      	mov	r6, r1
 8008d6c:	4614      	mov	r4, r2
 8008d6e:	4605      	mov	r5, r0
 8008d70:	b118      	cbz	r0, 8008d7a <__swbuf_r+0x12>
 8008d72:	6a03      	ldr	r3, [r0, #32]
 8008d74:	b90b      	cbnz	r3, 8008d7a <__swbuf_r+0x12>
 8008d76:	f7fe f975 	bl	8007064 <__sinit>
 8008d7a:	69a3      	ldr	r3, [r4, #24]
 8008d7c:	60a3      	str	r3, [r4, #8]
 8008d7e:	89a3      	ldrh	r3, [r4, #12]
 8008d80:	071a      	lsls	r2, r3, #28
 8008d82:	d525      	bpl.n	8008dd0 <__swbuf_r+0x68>
 8008d84:	6923      	ldr	r3, [r4, #16]
 8008d86:	b31b      	cbz	r3, 8008dd0 <__swbuf_r+0x68>
 8008d88:	6823      	ldr	r3, [r4, #0]
 8008d8a:	6922      	ldr	r2, [r4, #16]
 8008d8c:	1a98      	subs	r0, r3, r2
 8008d8e:	6963      	ldr	r3, [r4, #20]
 8008d90:	b2f6      	uxtb	r6, r6
 8008d92:	4283      	cmp	r3, r0
 8008d94:	4637      	mov	r7, r6
 8008d96:	dc04      	bgt.n	8008da2 <__swbuf_r+0x3a>
 8008d98:	4621      	mov	r1, r4
 8008d9a:	4628      	mov	r0, r5
 8008d9c:	f7ff fcaa 	bl	80086f4 <_fflush_r>
 8008da0:	b9e0      	cbnz	r0, 8008ddc <__swbuf_r+0x74>
 8008da2:	68a3      	ldr	r3, [r4, #8]
 8008da4:	3b01      	subs	r3, #1
 8008da6:	60a3      	str	r3, [r4, #8]
 8008da8:	6823      	ldr	r3, [r4, #0]
 8008daa:	1c5a      	adds	r2, r3, #1
 8008dac:	6022      	str	r2, [r4, #0]
 8008dae:	701e      	strb	r6, [r3, #0]
 8008db0:	6962      	ldr	r2, [r4, #20]
 8008db2:	1c43      	adds	r3, r0, #1
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d004      	beq.n	8008dc2 <__swbuf_r+0x5a>
 8008db8:	89a3      	ldrh	r3, [r4, #12]
 8008dba:	07db      	lsls	r3, r3, #31
 8008dbc:	d506      	bpl.n	8008dcc <__swbuf_r+0x64>
 8008dbe:	2e0a      	cmp	r6, #10
 8008dc0:	d104      	bne.n	8008dcc <__swbuf_r+0x64>
 8008dc2:	4621      	mov	r1, r4
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	f7ff fc95 	bl	80086f4 <_fflush_r>
 8008dca:	b938      	cbnz	r0, 8008ddc <__swbuf_r+0x74>
 8008dcc:	4638      	mov	r0, r7
 8008dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dd0:	4621      	mov	r1, r4
 8008dd2:	4628      	mov	r0, r5
 8008dd4:	f000 f806 	bl	8008de4 <__swsetup_r>
 8008dd8:	2800      	cmp	r0, #0
 8008dda:	d0d5      	beq.n	8008d88 <__swbuf_r+0x20>
 8008ddc:	f04f 37ff 	mov.w	r7, #4294967295
 8008de0:	e7f4      	b.n	8008dcc <__swbuf_r+0x64>
	...

08008de4 <__swsetup_r>:
 8008de4:	b538      	push	{r3, r4, r5, lr}
 8008de6:	4b2a      	ldr	r3, [pc, #168]	; (8008e90 <__swsetup_r+0xac>)
 8008de8:	4605      	mov	r5, r0
 8008dea:	6818      	ldr	r0, [r3, #0]
 8008dec:	460c      	mov	r4, r1
 8008dee:	b118      	cbz	r0, 8008df8 <__swsetup_r+0x14>
 8008df0:	6a03      	ldr	r3, [r0, #32]
 8008df2:	b90b      	cbnz	r3, 8008df8 <__swsetup_r+0x14>
 8008df4:	f7fe f936 	bl	8007064 <__sinit>
 8008df8:	89a3      	ldrh	r3, [r4, #12]
 8008dfa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008dfe:	0718      	lsls	r0, r3, #28
 8008e00:	d422      	bmi.n	8008e48 <__swsetup_r+0x64>
 8008e02:	06d9      	lsls	r1, r3, #27
 8008e04:	d407      	bmi.n	8008e16 <__swsetup_r+0x32>
 8008e06:	2309      	movs	r3, #9
 8008e08:	602b      	str	r3, [r5, #0]
 8008e0a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008e0e:	81a3      	strh	r3, [r4, #12]
 8008e10:	f04f 30ff 	mov.w	r0, #4294967295
 8008e14:	e034      	b.n	8008e80 <__swsetup_r+0x9c>
 8008e16:	0758      	lsls	r0, r3, #29
 8008e18:	d512      	bpl.n	8008e40 <__swsetup_r+0x5c>
 8008e1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e1c:	b141      	cbz	r1, 8008e30 <__swsetup_r+0x4c>
 8008e1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e22:	4299      	cmp	r1, r3
 8008e24:	d002      	beq.n	8008e2c <__swsetup_r+0x48>
 8008e26:	4628      	mov	r0, r5
 8008e28:	f7fe faba 	bl	80073a0 <_free_r>
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	6363      	str	r3, [r4, #52]	; 0x34
 8008e30:	89a3      	ldrh	r3, [r4, #12]
 8008e32:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008e36:	81a3      	strh	r3, [r4, #12]
 8008e38:	2300      	movs	r3, #0
 8008e3a:	6063      	str	r3, [r4, #4]
 8008e3c:	6923      	ldr	r3, [r4, #16]
 8008e3e:	6023      	str	r3, [r4, #0]
 8008e40:	89a3      	ldrh	r3, [r4, #12]
 8008e42:	f043 0308 	orr.w	r3, r3, #8
 8008e46:	81a3      	strh	r3, [r4, #12]
 8008e48:	6923      	ldr	r3, [r4, #16]
 8008e4a:	b94b      	cbnz	r3, 8008e60 <__swsetup_r+0x7c>
 8008e4c:	89a3      	ldrh	r3, [r4, #12]
 8008e4e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008e52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e56:	d003      	beq.n	8008e60 <__swsetup_r+0x7c>
 8008e58:	4621      	mov	r1, r4
 8008e5a:	4628      	mov	r0, r5
 8008e5c:	f000 f884 	bl	8008f68 <__smakebuf_r>
 8008e60:	89a0      	ldrh	r0, [r4, #12]
 8008e62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e66:	f010 0301 	ands.w	r3, r0, #1
 8008e6a:	d00a      	beq.n	8008e82 <__swsetup_r+0x9e>
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	60a3      	str	r3, [r4, #8]
 8008e70:	6963      	ldr	r3, [r4, #20]
 8008e72:	425b      	negs	r3, r3
 8008e74:	61a3      	str	r3, [r4, #24]
 8008e76:	6923      	ldr	r3, [r4, #16]
 8008e78:	b943      	cbnz	r3, 8008e8c <__swsetup_r+0xa8>
 8008e7a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e7e:	d1c4      	bne.n	8008e0a <__swsetup_r+0x26>
 8008e80:	bd38      	pop	{r3, r4, r5, pc}
 8008e82:	0781      	lsls	r1, r0, #30
 8008e84:	bf58      	it	pl
 8008e86:	6963      	ldrpl	r3, [r4, #20]
 8008e88:	60a3      	str	r3, [r4, #8]
 8008e8a:	e7f4      	b.n	8008e76 <__swsetup_r+0x92>
 8008e8c:	2000      	movs	r0, #0
 8008e8e:	e7f7      	b.n	8008e80 <__swsetup_r+0x9c>
 8008e90:	200001d0 	.word	0x200001d0

08008e94 <_raise_r>:
 8008e94:	291f      	cmp	r1, #31
 8008e96:	b538      	push	{r3, r4, r5, lr}
 8008e98:	4604      	mov	r4, r0
 8008e9a:	460d      	mov	r5, r1
 8008e9c:	d904      	bls.n	8008ea8 <_raise_r+0x14>
 8008e9e:	2316      	movs	r3, #22
 8008ea0:	6003      	str	r3, [r0, #0]
 8008ea2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ea6:	bd38      	pop	{r3, r4, r5, pc}
 8008ea8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008eaa:	b112      	cbz	r2, 8008eb2 <_raise_r+0x1e>
 8008eac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008eb0:	b94b      	cbnz	r3, 8008ec6 <_raise_r+0x32>
 8008eb2:	4620      	mov	r0, r4
 8008eb4:	f000 f830 	bl	8008f18 <_getpid_r>
 8008eb8:	462a      	mov	r2, r5
 8008eba:	4601      	mov	r1, r0
 8008ebc:	4620      	mov	r0, r4
 8008ebe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ec2:	f000 b817 	b.w	8008ef4 <_kill_r>
 8008ec6:	2b01      	cmp	r3, #1
 8008ec8:	d00a      	beq.n	8008ee0 <_raise_r+0x4c>
 8008eca:	1c59      	adds	r1, r3, #1
 8008ecc:	d103      	bne.n	8008ed6 <_raise_r+0x42>
 8008ece:	2316      	movs	r3, #22
 8008ed0:	6003      	str	r3, [r0, #0]
 8008ed2:	2001      	movs	r0, #1
 8008ed4:	e7e7      	b.n	8008ea6 <_raise_r+0x12>
 8008ed6:	2400      	movs	r4, #0
 8008ed8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008edc:	4628      	mov	r0, r5
 8008ede:	4798      	blx	r3
 8008ee0:	2000      	movs	r0, #0
 8008ee2:	e7e0      	b.n	8008ea6 <_raise_r+0x12>

08008ee4 <raise>:
 8008ee4:	4b02      	ldr	r3, [pc, #8]	; (8008ef0 <raise+0xc>)
 8008ee6:	4601      	mov	r1, r0
 8008ee8:	6818      	ldr	r0, [r3, #0]
 8008eea:	f7ff bfd3 	b.w	8008e94 <_raise_r>
 8008eee:	bf00      	nop
 8008ef0:	200001d0 	.word	0x200001d0

08008ef4 <_kill_r>:
 8008ef4:	b538      	push	{r3, r4, r5, lr}
 8008ef6:	4d07      	ldr	r5, [pc, #28]	; (8008f14 <_kill_r+0x20>)
 8008ef8:	2300      	movs	r3, #0
 8008efa:	4604      	mov	r4, r0
 8008efc:	4608      	mov	r0, r1
 8008efe:	4611      	mov	r1, r2
 8008f00:	602b      	str	r3, [r5, #0]
 8008f02:	f7f9 f943 	bl	800218c <_kill>
 8008f06:	1c43      	adds	r3, r0, #1
 8008f08:	d102      	bne.n	8008f10 <_kill_r+0x1c>
 8008f0a:	682b      	ldr	r3, [r5, #0]
 8008f0c:	b103      	cbz	r3, 8008f10 <_kill_r+0x1c>
 8008f0e:	6023      	str	r3, [r4, #0]
 8008f10:	bd38      	pop	{r3, r4, r5, pc}
 8008f12:	bf00      	nop
 8008f14:	20000734 	.word	0x20000734

08008f18 <_getpid_r>:
 8008f18:	f7f9 b930 	b.w	800217c <_getpid>

08008f1c <__swhatbuf_r>:
 8008f1c:	b570      	push	{r4, r5, r6, lr}
 8008f1e:	460c      	mov	r4, r1
 8008f20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f24:	2900      	cmp	r1, #0
 8008f26:	b096      	sub	sp, #88	; 0x58
 8008f28:	4615      	mov	r5, r2
 8008f2a:	461e      	mov	r6, r3
 8008f2c:	da0d      	bge.n	8008f4a <__swhatbuf_r+0x2e>
 8008f2e:	89a3      	ldrh	r3, [r4, #12]
 8008f30:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008f34:	f04f 0100 	mov.w	r1, #0
 8008f38:	bf0c      	ite	eq
 8008f3a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008f3e:	2340      	movne	r3, #64	; 0x40
 8008f40:	2000      	movs	r0, #0
 8008f42:	6031      	str	r1, [r6, #0]
 8008f44:	602b      	str	r3, [r5, #0]
 8008f46:	b016      	add	sp, #88	; 0x58
 8008f48:	bd70      	pop	{r4, r5, r6, pc}
 8008f4a:	466a      	mov	r2, sp
 8008f4c:	f000 f848 	bl	8008fe0 <_fstat_r>
 8008f50:	2800      	cmp	r0, #0
 8008f52:	dbec      	blt.n	8008f2e <__swhatbuf_r+0x12>
 8008f54:	9901      	ldr	r1, [sp, #4]
 8008f56:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008f5a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008f5e:	4259      	negs	r1, r3
 8008f60:	4159      	adcs	r1, r3
 8008f62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f66:	e7eb      	b.n	8008f40 <__swhatbuf_r+0x24>

08008f68 <__smakebuf_r>:
 8008f68:	898b      	ldrh	r3, [r1, #12]
 8008f6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008f6c:	079d      	lsls	r5, r3, #30
 8008f6e:	4606      	mov	r6, r0
 8008f70:	460c      	mov	r4, r1
 8008f72:	d507      	bpl.n	8008f84 <__smakebuf_r+0x1c>
 8008f74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008f78:	6023      	str	r3, [r4, #0]
 8008f7a:	6123      	str	r3, [r4, #16]
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	6163      	str	r3, [r4, #20]
 8008f80:	b002      	add	sp, #8
 8008f82:	bd70      	pop	{r4, r5, r6, pc}
 8008f84:	ab01      	add	r3, sp, #4
 8008f86:	466a      	mov	r2, sp
 8008f88:	f7ff ffc8 	bl	8008f1c <__swhatbuf_r>
 8008f8c:	9900      	ldr	r1, [sp, #0]
 8008f8e:	4605      	mov	r5, r0
 8008f90:	4630      	mov	r0, r6
 8008f92:	f7fe fdd1 	bl	8007b38 <_malloc_r>
 8008f96:	b948      	cbnz	r0, 8008fac <__smakebuf_r+0x44>
 8008f98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f9c:	059a      	lsls	r2, r3, #22
 8008f9e:	d4ef      	bmi.n	8008f80 <__smakebuf_r+0x18>
 8008fa0:	f023 0303 	bic.w	r3, r3, #3
 8008fa4:	f043 0302 	orr.w	r3, r3, #2
 8008fa8:	81a3      	strh	r3, [r4, #12]
 8008faa:	e7e3      	b.n	8008f74 <__smakebuf_r+0xc>
 8008fac:	89a3      	ldrh	r3, [r4, #12]
 8008fae:	6020      	str	r0, [r4, #0]
 8008fb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fb4:	81a3      	strh	r3, [r4, #12]
 8008fb6:	9b00      	ldr	r3, [sp, #0]
 8008fb8:	6163      	str	r3, [r4, #20]
 8008fba:	9b01      	ldr	r3, [sp, #4]
 8008fbc:	6120      	str	r0, [r4, #16]
 8008fbe:	b15b      	cbz	r3, 8008fd8 <__smakebuf_r+0x70>
 8008fc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fc4:	4630      	mov	r0, r6
 8008fc6:	f000 f81d 	bl	8009004 <_isatty_r>
 8008fca:	b128      	cbz	r0, 8008fd8 <__smakebuf_r+0x70>
 8008fcc:	89a3      	ldrh	r3, [r4, #12]
 8008fce:	f023 0303 	bic.w	r3, r3, #3
 8008fd2:	f043 0301 	orr.w	r3, r3, #1
 8008fd6:	81a3      	strh	r3, [r4, #12]
 8008fd8:	89a3      	ldrh	r3, [r4, #12]
 8008fda:	431d      	orrs	r5, r3
 8008fdc:	81a5      	strh	r5, [r4, #12]
 8008fde:	e7cf      	b.n	8008f80 <__smakebuf_r+0x18>

08008fe0 <_fstat_r>:
 8008fe0:	b538      	push	{r3, r4, r5, lr}
 8008fe2:	4d07      	ldr	r5, [pc, #28]	; (8009000 <_fstat_r+0x20>)
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	4604      	mov	r4, r0
 8008fe8:	4608      	mov	r0, r1
 8008fea:	4611      	mov	r1, r2
 8008fec:	602b      	str	r3, [r5, #0]
 8008fee:	f7f9 f92c 	bl	800224a <_fstat>
 8008ff2:	1c43      	adds	r3, r0, #1
 8008ff4:	d102      	bne.n	8008ffc <_fstat_r+0x1c>
 8008ff6:	682b      	ldr	r3, [r5, #0]
 8008ff8:	b103      	cbz	r3, 8008ffc <_fstat_r+0x1c>
 8008ffa:	6023      	str	r3, [r4, #0]
 8008ffc:	bd38      	pop	{r3, r4, r5, pc}
 8008ffe:	bf00      	nop
 8009000:	20000734 	.word	0x20000734

08009004 <_isatty_r>:
 8009004:	b538      	push	{r3, r4, r5, lr}
 8009006:	4d06      	ldr	r5, [pc, #24]	; (8009020 <_isatty_r+0x1c>)
 8009008:	2300      	movs	r3, #0
 800900a:	4604      	mov	r4, r0
 800900c:	4608      	mov	r0, r1
 800900e:	602b      	str	r3, [r5, #0]
 8009010:	f7f9 f92b 	bl	800226a <_isatty>
 8009014:	1c43      	adds	r3, r0, #1
 8009016:	d102      	bne.n	800901e <_isatty_r+0x1a>
 8009018:	682b      	ldr	r3, [r5, #0]
 800901a:	b103      	cbz	r3, 800901e <_isatty_r+0x1a>
 800901c:	6023      	str	r3, [r4, #0]
 800901e:	bd38      	pop	{r3, r4, r5, pc}
 8009020:	20000734 	.word	0x20000734

08009024 <_init>:
 8009024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009026:	bf00      	nop
 8009028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800902a:	bc08      	pop	{r3}
 800902c:	469e      	mov	lr, r3
 800902e:	4770      	bx	lr

08009030 <_fini>:
 8009030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009032:	bf00      	nop
 8009034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009036:	bc08      	pop	{r3}
 8009038:	469e      	mov	lr, r3
 800903a:	4770      	bx	lr
