FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (C) 2001 Mike Corrigan & Dave Engebretsen, IBM Corporation
 * Rewrite, cleanup:
 * Copyright (C) 2004 Olof Johansson <olof@lixom.net>, IBM Corporation
 */

#ifndef _ASM_POWERPC_TCE_H
#define _ASM_POWERPC_TCE_H
#ifdef __KERNEL__
/* bench 13088.2.0 bdcfad63d356 */
/* bench 13088.2.1 26c506d5720a */
/* bench 13088.2.2 354a61ae15b3 */
/* bench 13088.2.3 0a9a282b661c */
/* bench 13088.2.4 1cc9d5d202c6 */
/* bench 13088.2.5 c7888188d9d7 */
/* bench 13088.2.6 9aebd9394e29 */
/* bench 13088.2.7 169473177064 */
/* bench 13088.2.8 e944446a8bb3 */

/*
 * Tces come in two formats, one for the virtual bus and a different
 * format for PCI.  PCI TCEs can have hardware or software maintianed
 * coherency.
 */
#define TCE_VB			0
#define TCE_PCI			1

/* TCE page size is 4096 bytes (1 << 12) */

#define TCE_SHIFT	12
#define TCE_PAGE_SIZE	(1 << TCE_SHIFT)

#define TCE_ENTRY_SIZE		8		/* each TCE is 64 bits */

#define TCE_RPN_MASK		0xfffffffffful  /* 40-bit RPN (4K pages) */
#define TCE_RPN_SHIFT		12
#define TCE_VALID		0x800		/* TCE valid */
/* bench 2713.1.0 e78b5d736fd0 */
/* bench 2713.1.1 7d7f9c953a89 */
/* bench 2713.1.2 ac9231c05ea7 */
/* bench 2713.1.3 622448488dca */
/* bench 2713.1.4 474ecbc20b27 */
/* bench 2713.1.5 97d327adf409 */
/* bench 2713.1.6 202df4416cfb */
#define TCE_ALLIO		0x400		/* TCE valid for all lpars */
#define TCE_PCI_WRITE		0x2		/* write from PCI allowed */
#define TCE_PCI_READ		0x1		/* read from PCI allowed */
#define TCE_VB_WRITE		0x1		/* write from VB allowed */

#endif /* __KERNEL__ */
#endif /* _ASM_POWERPC_TCE_H */
