{"vcs1":{"timestamp_begin":1739258488.890413773, "rt":0.28, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739258489.247630229, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739258489.560478986, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739258488.665597507}
{"VCS_COMP_START_TIME": 1739258488.665597507}
{"VCS_COMP_END_TIME": 1739258489.780803552}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150356}}
