<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-clps711x › include › mach › clps711x.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>clps711x.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  This file contains the hardware definitions of the Cirrus Logic</span>
<span class="cm"> *  ARM7 CLPS711X internal registers.</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2000 Deep Blue Solutions Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __MACH_CLPS711X_H</span>
<span class="cp">#define __MACH_CLPS711X_H</span>

<span class="cp">#define CLPS711X_PHYS_BASE	(0x80000000)</span>

<span class="cp">#define PADR		(0x0000)</span>
<span class="cp">#define PBDR		(0x0001)</span>
<span class="cp">#define PCDR		(0x0002)</span>
<span class="cp">#define PDDR		(0x0003)</span>
<span class="cp">#define PADDR		(0x0040)</span>
<span class="cp">#define PBDDR		(0x0041)</span>
<span class="cp">#define PCDDR		(0x0042)</span>
<span class="cp">#define PDDDR		(0x0043)</span>
<span class="cp">#define PEDR		(0x0080)</span>
<span class="cp">#define PEDDR		(0x00c0)</span>
<span class="cp">#define SYSCON1		(0x0100)</span>
<span class="cp">#define SYSFLG1		(0x0140)</span>
<span class="cp">#define MEMCFG1		(0x0180)</span>
<span class="cp">#define MEMCFG2		(0x01c0)</span>
<span class="cp">#define DRFPR		(0x0200)</span>
<span class="cp">#define INTSR1		(0x0240)</span>
<span class="cp">#define INTMR1		(0x0280)</span>
<span class="cp">#define LCDCON		(0x02c0)</span>
<span class="cp">#define TC1D		(0x0300)</span>
<span class="cp">#define TC2D		(0x0340)</span>
<span class="cp">#define RTCDR		(0x0380)</span>
<span class="cp">#define RTCMR		(0x03c0)</span>
<span class="cp">#define PMPCON		(0x0400)</span>
<span class="cp">#define CODR		(0x0440)</span>
<span class="cp">#define UARTDR1		(0x0480)</span>
<span class="cp">#define UBRLCR1		(0x04c0)</span>
<span class="cp">#define SYNCIO		(0x0500)</span>
<span class="cp">#define PALLSW		(0x0540)</span>
<span class="cp">#define PALMSW		(0x0580)</span>
<span class="cp">#define STFCLR		(0x05c0)</span>
<span class="cp">#define BLEOI		(0x0600)</span>
<span class="cp">#define MCEOI		(0x0640)</span>
<span class="cp">#define TEOI		(0x0680)</span>
<span class="cp">#define TC1EOI		(0x06c0)</span>
<span class="cp">#define TC2EOI		(0x0700)</span>
<span class="cp">#define RTCEOI		(0x0740)</span>
<span class="cp">#define UMSEOI		(0x0780)</span>
<span class="cp">#define COEOI		(0x07c0)</span>
<span class="cp">#define HALT		(0x0800)</span>
<span class="cp">#define STDBY		(0x0840)</span>

<span class="cp">#define FBADDR		(0x1000)</span>
<span class="cp">#define SYSCON2		(0x1100)</span>
<span class="cp">#define SYSFLG2		(0x1140)</span>
<span class="cp">#define INTSR2		(0x1240)</span>
<span class="cp">#define INTMR2		(0x1280)</span>
<span class="cp">#define UARTDR2		(0x1480)</span>
<span class="cp">#define UBRLCR2		(0x14c0)</span>
<span class="cp">#define SS2DR		(0x1500)</span>
<span class="cp">#define SRXEOF		(0x1600)</span>
<span class="cp">#define SS2POP		(0x16c0)</span>
<span class="cp">#define KBDEOI		(0x1700)</span>

<span class="cp">#define DAIR		(0x2000)</span>
<span class="cp">#define DAIR0		(0x2040)</span>
<span class="cp">#define DAIDR1		(0x2080)</span>
<span class="cp">#define DAIDR2		(0x20c0)</span>
<span class="cp">#define DAISR		(0x2100)</span>
<span class="cp">#define SYSCON3		(0x2200)</span>
<span class="cp">#define INTSR3		(0x2240)</span>
<span class="cp">#define INTMR3		(0x2280)</span>
<span class="cp">#define LEDFLSH		(0x22c0)</span>
<span class="cp">#define SDCONF		(0x2300)</span>
<span class="cp">#define SDRFPR		(0x2340)</span>
<span class="cp">#define UNIQID		(0x2440)</span>
<span class="cp">#define DAI64FS		(0x2600)</span>
<span class="cp">#define PLLW		(0x2610)</span>
<span class="cp">#define PLLR		(0xa5a8)</span>
<span class="cp">#define RANDID0		(0x2700)</span>
<span class="cp">#define RANDID1		(0x2704)</span>
<span class="cp">#define RANDID2		(0x2708)</span>
<span class="cp">#define RANDID3		(0x270c)</span>

<span class="cm">/* common bits: SYSCON1 / SYSCON2 */</span>
<span class="cp">#define SYSCON_UARTEN		(1 &lt;&lt; 8)</span>

<span class="cp">#define SYSCON1_KBDSCAN(x)	((x) &amp; 15)</span>
<span class="cp">#define SYSCON1_KBDSCANMASK	(15)</span>
<span class="cp">#define SYSCON1_TC1M		(1 &lt;&lt; 4)</span>
<span class="cp">#define SYSCON1_TC1S		(1 &lt;&lt; 5)</span>
<span class="cp">#define SYSCON1_TC2M		(1 &lt;&lt; 6)</span>
<span class="cp">#define SYSCON1_TC2S		(1 &lt;&lt; 7)</span>
<span class="cp">#define SYSCON1_UART1EN		SYSCON_UARTEN</span>
<span class="cp">#define SYSCON1_BZTOG		(1 &lt;&lt; 9)</span>
<span class="cp">#define SYSCON1_BZMOD		(1 &lt;&lt; 10)</span>
<span class="cp">#define SYSCON1_DBGEN		(1 &lt;&lt; 11)</span>
<span class="cp">#define SYSCON1_LCDEN		(1 &lt;&lt; 12)</span>
<span class="cp">#define SYSCON1_CDENTX		(1 &lt;&lt; 13)</span>
<span class="cp">#define SYSCON1_CDENRX		(1 &lt;&lt; 14)</span>
<span class="cp">#define SYSCON1_SIREN		(1 &lt;&lt; 15)</span>
<span class="cp">#define SYSCON1_ADCKSEL(x)	(((x) &amp; 3) &lt;&lt; 16)</span>
<span class="cp">#define SYSCON1_ADCKSEL_MASK	(3 &lt;&lt; 16)</span>
<span class="cp">#define SYSCON1_EXCKEN		(1 &lt;&lt; 18)</span>
<span class="cp">#define SYSCON1_WAKEDIS		(1 &lt;&lt; 19)</span>
<span class="cp">#define SYSCON1_IRTXM		(1 &lt;&lt; 20)</span>

<span class="cm">/* common bits: SYSFLG1 / SYSFLG2 */</span>
<span class="cp">#define SYSFLG_UBUSY		(1 &lt;&lt; 11)</span>
<span class="cp">#define SYSFLG_URXFE		(1 &lt;&lt; 22)</span>
<span class="cp">#define SYSFLG_UTXFF		(1 &lt;&lt; 23)</span>

<span class="cp">#define SYSFLG1_MCDR		(1 &lt;&lt; 0)</span>
<span class="cp">#define SYSFLG1_DCDET		(1 &lt;&lt; 1)</span>
<span class="cp">#define SYSFLG1_WUDR		(1 &lt;&lt; 2)</span>
<span class="cp">#define SYSFLG1_WUON		(1 &lt;&lt; 3)</span>
<span class="cp">#define SYSFLG1_CTS		(1 &lt;&lt; 8)</span>
<span class="cp">#define SYSFLG1_DSR		(1 &lt;&lt; 9)</span>
<span class="cp">#define SYSFLG1_DCD		(1 &lt;&lt; 10)</span>
<span class="cp">#define SYSFLG1_UBUSY		SYSFLG_UBUSY</span>
<span class="cp">#define SYSFLG1_NBFLG		(1 &lt;&lt; 12)</span>
<span class="cp">#define SYSFLG1_RSTFLG		(1 &lt;&lt; 13)</span>
<span class="cp">#define SYSFLG1_PFFLG		(1 &lt;&lt; 14)</span>
<span class="cp">#define SYSFLG1_CLDFLG		(1 &lt;&lt; 15)</span>
<span class="cp">#define SYSFLG1_URXFE		SYSFLG_URXFE</span>
<span class="cp">#define SYSFLG1_UTXFF		SYSFLG_UTXFF</span>
<span class="cp">#define SYSFLG1_CRXFE		(1 &lt;&lt; 24)</span>
<span class="cp">#define SYSFLG1_CTXFF		(1 &lt;&lt; 25)</span>
<span class="cp">#define SYSFLG1_SSIBUSY		(1 &lt;&lt; 26)</span>
<span class="cp">#define SYSFLG1_ID		(1 &lt;&lt; 29)</span>
<span class="cp">#define SYSFLG1_VERID(x)	(((x) &gt;&gt; 30) &amp; 3)</span>
<span class="cp">#define SYSFLG1_VERID_MASK	(3 &lt;&lt; 30)</span>

<span class="cp">#define SYSFLG2_SSRXOF		(1 &lt;&lt; 0)</span>
<span class="cp">#define SYSFLG2_RESVAL		(1 &lt;&lt; 1)</span>
<span class="cp">#define SYSFLG2_RESFRM		(1 &lt;&lt; 2)</span>
<span class="cp">#define SYSFLG2_SS2RXFE		(1 &lt;&lt; 3)</span>
<span class="cp">#define SYSFLG2_SS2TXFF		(1 &lt;&lt; 4)</span>
<span class="cp">#define SYSFLG2_SS2TXUF		(1 &lt;&lt; 5)</span>
<span class="cp">#define SYSFLG2_CKMODE		(1 &lt;&lt; 6)</span>
<span class="cp">#define SYSFLG2_UBUSY		SYSFLG_UBUSY</span>
<span class="cp">#define SYSFLG2_URXFE		SYSFLG_URXFE</span>
<span class="cp">#define SYSFLG2_UTXFF		SYSFLG_UTXFF</span>

<span class="cp">#define LCDCON_GSEN		(1 &lt;&lt; 30)</span>
<span class="cp">#define LCDCON_GSMD		(1 &lt;&lt; 31)</span>

<span class="cp">#define SYSCON2_SERSEL		(1 &lt;&lt; 0)</span>
<span class="cp">#define SYSCON2_KBD6		(1 &lt;&lt; 1)</span>
<span class="cp">#define SYSCON2_DRAMZ		(1 &lt;&lt; 2)</span>
<span class="cp">#define SYSCON2_KBWEN		(1 &lt;&lt; 3)</span>
<span class="cp">#define SYSCON2_SS2TXEN		(1 &lt;&lt; 4)</span>
<span class="cp">#define SYSCON2_PCCARD1		(1 &lt;&lt; 5)</span>
<span class="cp">#define SYSCON2_PCCARD2		(1 &lt;&lt; 6)</span>
<span class="cp">#define SYSCON2_SS2RXEN		(1 &lt;&lt; 7)</span>
<span class="cp">#define SYSCON2_UART2EN		SYSCON_UARTEN</span>
<span class="cp">#define SYSCON2_SS2MAEN		(1 &lt;&lt; 9)</span>
<span class="cp">#define SYSCON2_OSTB		(1 &lt;&lt; 12)</span>
<span class="cp">#define SYSCON2_CLKENSL		(1 &lt;&lt; 13)</span>
<span class="cp">#define SYSCON2_BUZFREQ		(1 &lt;&lt; 14)</span>

<span class="cm">/* common bits: UARTDR1 / UARTDR2 */</span>
<span class="cp">#define UARTDR_FRMERR		(1 &lt;&lt; 8)</span>
<span class="cp">#define UARTDR_PARERR		(1 &lt;&lt; 9)</span>
<span class="cp">#define UARTDR_OVERR		(1 &lt;&lt; 10)</span>

<span class="cm">/* common bits: UBRLCR1 / UBRLCR2 */</span>
<span class="cp">#define UBRLCR_BAUD_MASK	((1 &lt;&lt; 12) - 1)</span>
<span class="cp">#define UBRLCR_BREAK		(1 &lt;&lt; 12)</span>
<span class="cp">#define UBRLCR_PRTEN		(1 &lt;&lt; 13)</span>
<span class="cp">#define UBRLCR_EVENPRT		(1 &lt;&lt; 14)</span>
<span class="cp">#define UBRLCR_XSTOP		(1 &lt;&lt; 15)</span>
<span class="cp">#define UBRLCR_FIFOEN		(1 &lt;&lt; 16)</span>
<span class="cp">#define UBRLCR_WRDLEN5		(0 &lt;&lt; 17)</span>
<span class="cp">#define UBRLCR_WRDLEN6		(1 &lt;&lt; 17)</span>
<span class="cp">#define UBRLCR_WRDLEN7		(2 &lt;&lt; 17)</span>
<span class="cp">#define UBRLCR_WRDLEN8		(3 &lt;&lt; 17)</span>
<span class="cp">#define UBRLCR_WRDLEN_MASK	(3 &lt;&lt; 17)</span>

<span class="cp">#define SYNCIO_FRMLEN(x)	(((x) &amp; 0x3f) &lt;&lt; 7)</span>
<span class="cp">#define SYNCIO_CFGLEN(x)	((x) &amp; 0x7f)</span>
<span class="cp">#define SYNCIO_SMCKEN		(1 &lt;&lt; 13)</span>
<span class="cp">#define SYNCIO_TXFRMEN		(1 &lt;&lt; 14)</span>

<span class="cp">#define DAIR_RESERVED		(0x0404)</span>
<span class="cp">#define DAIR_DAIEN		(1 &lt;&lt; 16)</span>
<span class="cp">#define DAIR_ECS		(1 &lt;&lt; 17)</span>
<span class="cp">#define DAIR_LCTM		(1 &lt;&lt; 19)</span>
<span class="cp">#define DAIR_LCRM		(1 &lt;&lt; 20)</span>
<span class="cp">#define DAIR_RCTM		(1 &lt;&lt; 21)</span>
<span class="cp">#define DAIR_RCRM		(1 &lt;&lt; 22)</span>
<span class="cp">#define DAIR_LBM		(1 &lt;&lt; 23)</span>

<span class="cp">#define DAIDR2_FIFOEN		(1 &lt;&lt; 15)</span>
<span class="cp">#define DAIDR2_FIFOLEFT		(0x0d &lt;&lt; 16)</span>
<span class="cp">#define DAIDR2_FIFORIGHT	(0x11 &lt;&lt; 16)</span>

<span class="cp">#define DAISR_RCTS		(1 &lt;&lt; 0)</span>
<span class="cp">#define DAISR_RCRS		(1 &lt;&lt; 1)</span>
<span class="cp">#define DAISR_LCTS		(1 &lt;&lt; 2)</span>
<span class="cp">#define DAISR_LCRS		(1 &lt;&lt; 3)</span>
<span class="cp">#define DAISR_RCTU		(1 &lt;&lt; 4)</span>
<span class="cp">#define DAISR_RCRO		(1 &lt;&lt; 5)</span>
<span class="cp">#define DAISR_LCTU		(1 &lt;&lt; 6)</span>
<span class="cp">#define DAISR_LCRO		(1 &lt;&lt; 7)</span>
<span class="cp">#define DAISR_RCNF		(1 &lt;&lt; 8)</span>
<span class="cp">#define DAISR_RCNE		(1 &lt;&lt; 9)</span>
<span class="cp">#define DAISR_LCNF		(1 &lt;&lt; 10)</span>
<span class="cp">#define DAISR_LCNE		(1 &lt;&lt; 11)</span>
<span class="cp">#define DAISR_FIFO		(1 &lt;&lt; 12)</span>

<span class="cp">#define DAI64FS_I2SF64		(1 &lt;&lt; 0)</span>
<span class="cp">#define DAI64FS_AUDIOCLKEN	(1 &lt;&lt; 1)</span>
<span class="cp">#define DAI64FS_AUDIOCLKSRC	(1 &lt;&lt; 2)</span>
<span class="cp">#define DAI64FS_MCLK256EN	(1 &lt;&lt; 3)</span>
<span class="cp">#define DAI64FS_LOOPBACK	(1 &lt;&lt; 5)</span>

<span class="cp">#define SYSCON3_ADCCON		(1 &lt;&lt; 0)</span>
<span class="cp">#define SYSCON3_CLKCTL0		(1 &lt;&lt; 1)</span>
<span class="cp">#define SYSCON3_CLKCTL1		(1 &lt;&lt; 2)</span>
<span class="cp">#define SYSCON3_DAISEL		(1 &lt;&lt; 3)</span>
<span class="cp">#define SYSCON3_ADCCKNSEN	(1 &lt;&lt; 4)</span>
<span class="cp">#define SYSCON3_VERSN(x)	(((x) &gt;&gt; 5) &amp; 7)</span>
<span class="cp">#define SYSCON3_VERSN_MASK	(7 &lt;&lt; 5)</span>
<span class="cp">#define SYSCON3_FASTWAKE	(1 &lt;&lt; 8)</span>
<span class="cp">#define SYSCON3_DAIEN		(1 &lt;&lt; 9)</span>
<span class="cp">#define SYSCON3_128FS		SYSCON3_DAIEN</span>
<span class="cp">#define SYSCON3_ENPD67		(1 &lt;&lt; 10)</span>

<span class="cp">#define SDCONF_ACTIVE		(1 &lt;&lt; 10)</span>
<span class="cp">#define SDCONF_CLKCTL		(1 &lt;&lt; 9)</span>
<span class="cp">#define SDCONF_WIDTH_4		(0 &lt;&lt; 7)</span>
<span class="cp">#define SDCONF_WIDTH_8		(1 &lt;&lt; 7)</span>
<span class="cp">#define SDCONF_WIDTH_16		(2 &lt;&lt; 7)</span>
<span class="cp">#define SDCONF_WIDTH_32		(3 &lt;&lt; 7)</span>
<span class="cp">#define SDCONF_SIZE_16		(0 &lt;&lt; 5)</span>
<span class="cp">#define SDCONF_SIZE_64		(1 &lt;&lt; 5)</span>
<span class="cp">#define SDCONF_SIZE_128		(2 &lt;&lt; 5)</span>
<span class="cp">#define SDCONF_SIZE_256		(3 &lt;&lt; 5)</span>
<span class="cp">#define SDCONF_CASLAT_2		(2)</span>
<span class="cp">#define SDCONF_CASLAT_3		(3)</span>

<span class="cp">#define MEMCFG_BUS_WIDTH_32	(1)</span>
<span class="cp">#define MEMCFG_BUS_WIDTH_16	(0)</span>
<span class="cp">#define MEMCFG_BUS_WIDTH_8	(3)</span>

<span class="cp">#define MEMCFG_WAITSTATE_8_3	(0 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_7_3	(1 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_6_3	(2 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_5_3	(3 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_4_2	(4 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_3_2	(5 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_2_2	(6 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_1_2	(7 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_8_1	(8 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_7_1	(9 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_6_1	(10 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_5_1	(11 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_4_0	(12 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_3_0	(13 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_2_0	(14 &lt;&lt; 2)</span>
<span class="cp">#define MEMCFG_WAITSTATE_1_0	(15 &lt;&lt; 2)</span>

<span class="cp">#endif </span><span class="cm">/* __MACH_CLPS711X_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
