#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Mar 26 19:40:36 2019
# Process ID: 12232
# Current directory: J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.runs/synth_1
# Command line: vivado.exe -log debounce_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source debounce_top.tcl
# Log file: J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.runs/synth_1/debounce_top.vds
# Journal file: J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source debounce_top.tcl -notrace
Command: synth_design -top debounce_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 323.977 ; gain = 112.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'debounce_top' [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.srcs/sources_1/new/debounce_top.sv:15]
INFO: [Synth 8-638] synthesizing module 'debounce' [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.srcs/sources_1/new/debounce.sv:15]
INFO: [Synth 8-226] default block is never used [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.srcs/sources_1/new/debounce.sv:44]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.srcs/sources_1/new/debounce.sv:15]
INFO: [Synth 8-155] case statement is not full and has no default [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.srcs/sources_1/new/debounce_top.sv:47]
INFO: [Synth 8-155] case statement is not full and has no default [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.srcs/sources_1/new/debounce_top.sv:74]
INFO: [Synth 8-638] synthesizing module 'SevenSegmentControl' [J:/ECEN 220 Labs/Lab8_SevenSegmentController/Lab8_SevenSegmentController.srcs/sources_1/new/SevenSegmentControl.sv:15]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentControl' (2#1) [J:/ECEN 220 Labs/Lab8_SevenSegmentController/Lab8_SevenSegmentController.srcs/sources_1/new/SevenSegmentControl.sv:15]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.srcs/sources_1/new/debounce_top.sv:49]
WARNING: [Synth 8-87] always_comb on 'nsB_reg' did not result in combinational logic [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.srcs/sources_1/new/debounce_top.sv:76]
INFO: [Synth 8-256] done synthesizing module 'debounce_top' (3#1) [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.srcs/sources_1/new/debounce_top.sv:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 361.262 ; gain = 149.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 361.262 ; gain = 149.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/nexys4_220.xdc]
Finished Parsing XDC File [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/nexys4_220.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/nexys4_220.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/debounce_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/debounce_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 671.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "timerDone" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ns_reg' [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.srcs/sources_1/new/debounce_top.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'nsB_reg' [J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.srcs/sources_1/new/debounce_top.sv:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SevenSegmentControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "db1/timerDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'csB_reg[0]' (FD) to 'btn1_reg'
WARNING: [Synth 8-3332] Sequential element (ns_reg[0]) is unused and will be removed from module debounce_top.
WARNING: [Synth 8-3332] Sequential element (nsB_reg[0]) is unused and will be removed from module debounce_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |    69|
|4     |LUT2   |     2|
|5     |LUT3   |     9|
|6     |LUT4   |    13|
|7     |LUT5   |     1|
|8     |LUT6   |     8|
|9     |MUXF7  |     4|
|10    |FDRE   |    73|
|11    |IBUF   |     3|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |   217|
|2     |  db1    |debounce            |    55|
|3     |  ssc1   |SevenSegmentControl |    66|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 671.859 ; gain = 460.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 671.859 ; gain = 112.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 671.859 ; gain = 460.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 671.859 ; gain = 430.918
INFO: [Common 17-1381] The checkpoint 'J:/ECEN 220 Labs/Lab10_DebounceStateMachine/Lab10_DebounceStateMachine.runs/synth_1/debounce_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 671.859 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 19:41:18 2019...
