# MINI-CPU-DESIGN-RTL-TO-GDS-
Mini CPU Design RTL to GDS - An 8-bit Harvard architecture processor with control unit, ALU, register file, program counter, and accumulator. This project implements the complete ASIC design flow from RTL coding in Verilog to GDSII layout, including synthesis, floorplanning, placement, CTS and routing- EDA tools.
