
ubuntu-preinstalled/usbreset:     file format elf32-littlearm


Disassembly of section .init:

00000754 <.init>:
 754:	push	{r3, lr}
 758:	bl	a84 <__snprintf_chk@plt+0x1e4>
 75c:	pop	{r3, pc}

Disassembly of section .plt:

00000760 <__cxa_finalize@plt-0x14>:
 760:	push	{lr}		; (str lr, [sp, #-4]!)
 764:	ldr	lr, [pc, #4]	; 770 <__cxa_finalize@plt-0x4>
 768:	add	lr, pc, lr
 76c:	ldr	pc, [lr, #8]!
 770:	strdeq	r1, [r1], -r8

00000774 <__cxa_finalize@plt>:
 774:	add	ip, pc, #0, 12
 778:	add	ip, ip, #69632	; 0x11000
 77c:	ldr	pc, [ip, #2040]!	; 0x7f8

00000780 <read@plt>:
 780:	add	ip, pc, #0, 12
 784:	add	ip, ip, #69632	; 0x11000
 788:	ldr	pc, [ip, #2032]!	; 0x7f0

0000078c <__stack_chk_fail@plt>:
 78c:	add	ip, pc, #0, 12
 790:	add	ip, ip, #69632	; 0x11000
 794:	ldr	pc, [ip, #2024]!	; 0x7e8

00000798 <strcasecmp@plt>:
 798:	add	ip, pc, #0, 12
 79c:	add	ip, ip, #69632	; 0x11000
 7a0:	ldr	pc, [ip, #2016]!	; 0x7e0

000007a4 <fwrite@plt>:
 7a4:	add	ip, pc, #0, 12
 7a8:	add	ip, ip, #69632	; 0x11000
 7ac:	ldr	pc, [ip, #2008]!	; 0x7d8

000007b0 <ioctl@plt>:
 7b0:	add	ip, pc, #0, 12
 7b4:	add	ip, ip, #69632	; 0x11000
 7b8:	ldr	pc, [ip, #2000]!	; 0x7d0

000007bc <__strcpy_chk@plt>:
 7bc:	add	ip, pc, #0, 12
 7c0:	add	ip, ip, #69632	; 0x11000
 7c4:	ldr	pc, [ip, #1992]!	; 0x7c8

000007c8 <opendir@plt>:
 7c8:	add	ip, pc, #0, 12
 7cc:	add	ip, ip, #69632	; 0x11000
 7d0:	ldr	pc, [ip, #1984]!	; 0x7c0

000007d4 <puts@plt>:
 7d4:	add	ip, pc, #0, 12
 7d8:	add	ip, ip, #69632	; 0x11000
 7dc:	ldr	pc, [ip, #1976]!	; 0x7b8

000007e0 <__libc_start_main@plt>:
 7e0:	add	ip, pc, #0, 12
 7e4:	add	ip, ip, #69632	; 0x11000
 7e8:	ldr	pc, [ip, #1968]!	; 0x7b0

000007ec <strerror@plt>:
 7ec:	add	ip, pc, #0, 12
 7f0:	add	ip, ip, #69632	; 0x11000
 7f4:	ldr	pc, [ip, #1960]!	; 0x7a8

000007f8 <__gmon_start__@plt>:
 7f8:	add	ip, pc, #0, 12
 7fc:	add	ip, ip, #69632	; 0x11000
 800:	ldr	pc, [ip, #1952]!	; 0x7a0

00000804 <open@plt>:
 804:	add	ip, pc, #0, 12
 808:	add	ip, ip, #69632	; 0x11000
 80c:	ldr	pc, [ip, #1944]!	; 0x798

00000810 <__ctype_b_loc@plt>:
 810:	add	ip, pc, #0, 12
 814:	add	ip, ip, #69632	; 0x11000
 818:	ldr	pc, [ip, #1936]!	; 0x790

0000081c <strtoul@plt>:
 81c:	add	ip, pc, #0, 12
 820:	add	ip, ip, #69632	; 0x11000
 824:	ldr	pc, [ip, #1928]!	; 0x788

00000828 <strlen@plt>:
 828:	add	ip, pc, #0, 12
 82c:	add	ip, ip, #69632	; 0x11000
 830:	ldr	pc, [ip, #1920]!	; 0x780

00000834 <strchr@plt>:
 834:	add	ip, pc, #0, 12
 838:	add	ip, ip, #69632	; 0x11000
 83c:	ldr	pc, [ip, #1912]!	; 0x778

00000840 <__errno_location@plt>:
 840:	add	ip, pc, #0, 12
 844:	add	ip, ip, #69632	; 0x11000
 848:	ldr	pc, [ip, #1904]!	; 0x770

0000084c <__isoc99_sscanf@plt>:
 84c:	add	ip, pc, #0, 12
 850:	add	ip, ip, #69632	; 0x11000
 854:	ldr	pc, [ip, #1896]!	; 0x768

00000858 <memset@plt>:
 858:	add	ip, pc, #0, 12
 85c:	add	ip, ip, #69632	; 0x11000
 860:	ldr	pc, [ip, #1888]!	; 0x760

00000864 <__printf_chk@plt>:
 864:	add	ip, pc, #0, 12
 868:	add	ip, ip, #69632	; 0x11000
 86c:	ldr	pc, [ip, #1880]!	; 0x758

00000870 <readdir@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #69632	; 0x11000
 878:	ldr	pc, [ip, #1872]!	; 0x750

0000087c <abort@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #69632	; 0x11000
 884:	ldr	pc, [ip, #1864]!	; 0x748

00000888 <close@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #69632	; 0x11000
 890:	ldr	pc, [ip, #1856]!	; 0x740

00000894 <closedir@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1848]!	; 0x738

000008a0 <__snprintf_chk@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #69632	; 0x11000
 8a8:	ldr	pc, [ip, #1840]!	; 0x730

Disassembly of section .text:

000008ac <.text>:
 8ac:	stmdacs	r2, {r0, r2, r4, r6, r9, fp, lr}
 8b0:	ldrbtmi	r4, [sl], #-2901	; 0xfffff4ab
 8b4:	strdlt	fp, [fp], r0
 8b8:	svcmi	0x005458d3
 8bc:	movwls	r6, #38939	; 0x981b
 8c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 8c4:	eorle	r4, lr, pc, ror r4
 8c8:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
 8cc:	svc	0x0082f7ff
 8d0:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
 8d4:	svc	0x0078f7ff
 8d8:	andcs	r4, r1, r6, lsl #12
 8dc:	svcmi	0x004eb1ce
 8e0:	and	r4, ip, pc, ror r4
 8e4:	stmdavs	r3!, {r0, r2, r5, r9, sl, lr}^
 8e8:	blcs	fe43ea44 <_IO_stdin_used@@Base+0xfe43db9c>
 8ec:	andcs	r4, r1, r9, lsr r6
 8f0:	stmiavs	r5!, {r1, r8, sl, ip, pc}^
 8f4:	stmiavs	r4!, {r0, r8, sl, ip, pc}
 8f8:			; <UNDEFINED> instruction: 0xf7ff9400
 8fc:			; <UNDEFINED> instruction: 0x4630efb4
 900:	blx	33c908 <_IO_stdin_used@@Base+0x33ba60>
 904:	stmdacs	r0, {r2, r9, sl, lr}
 908:	ldrtmi	sp, [r0], -ip, ror #3
 90c:	svc	0x00c2f7ff
 910:	bmi	108891c <_IO_stdin_used@@Base+0x1087a74>
 914:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
 918:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 91c:	subsmi	r9, sl, r9, lsl #22
 920:	andlt	sp, fp, lr, ror #2
 924:			; <UNDEFINED> instruction: 0x460cbdf0
 928:	blge	212e24 <_IO_stdin_used@@Base+0x211f7c>
 92c:	stmdavs	r0!, {r0, r1, r2, r9, fp, sp, pc}^
 930:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
 934:			; <UNDEFINED> instruction: 0xf7ff2304
 938:	ldmib	sp, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
 93c:	stmdacs	r2, {r2, r8, r9, sp}
 940:	ldmdbmi	r8!, {r1, r4, r5, ip, lr, pc}
 944:	ldrbtmi	r6, [r9], #-2144	; 0xfffff7a0
 948:	svc	0x0080f7ff
 94c:	suble	r2, r1, r2, lsl #16
 950:	ldrtmi	r6, [r0], -r6, ror #16
 954:	svc	0x0068f7ff
 958:	ldmle	r5!, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
 95c:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
 960:	svc	0x0032f7ff
 964:	lsllt	r4, r5, #12
 968:			; <UNDEFINED> instruction: 0xf0004628
 96c:			; <UNDEFINED> instruction: 0x4604f9d7
 970:			; <UNDEFINED> instruction: 0xf104b130
 974:			; <UNDEFINED> instruction: 0x46310090
 978:	svc	0x000ef7ff
 97c:	mvnsle	r2, r0, lsl #16
 980:			; <UNDEFINED> instruction: 0xf7ff4628
 984:	smlawblt	r4, r8, pc, lr	; <UNPREDICTABLE>
 988:			; <UNDEFINED> instruction: 0xf0004620
 98c:	ldrdcs	pc, [r0], -pc	; <UNPREDICTABLE>
 990:	blmi	9ba894 <_IO_stdin_used@@Base+0x9b99ec>
 994:	stmdami	r6!, {r0, r2, r4, r9, sp}
 998:	ldmpl	fp!, {r0, r8, sp}^
 99c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 9a0:	svc	0x0000f7ff
 9a4:	ldr	r2, [r4, r1]!
 9a8:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
 9ac:	svc	0x000cf7ff
 9b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
 9b4:	strtmi	sp, [r8], -sp, ror #1
 9b8:			; <UNDEFINED> instruction: 0xf9b0f000
 9bc:	stmdacs	r0, {r2, r9, sl, lr}
 9c0:	stmdavs	r2!, {r1, r2, r3, r4, r6, r7, ip, lr, pc}
 9c4:	addsmi	r9, sl, #7168	; 0x1c00
 9c8:	stmdavs	r2!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
 9cc:	addsmi	r9, sl, #8, 22	; 0x2000
 9d0:			; <UNDEFINED> instruction: 0xe7d5d1f1
 9d4:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
 9d8:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
 9dc:	stmdacs	r0, {r0, r2, r9, sl, lr}
 9e0:			; <UNDEFINED> instruction: 0x4628d0d7
 9e4:			; <UNDEFINED> instruction: 0xf99af000
 9e8:	stmdacs	r0, {r2, r9, sl, lr}
 9ec:	stmiavs	r2!, {r3, r6, r7, ip, lr, pc}
 9f0:	addsmi	r9, sl, #7168	; 0x1c00
 9f4:	stmiavs	r2!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
 9f8:	addsmi	r9, sl, #8, 22	; 0x2000
 9fc:			; <UNDEFINED> instruction: 0xe7bfd1f1
 a00:	mcr	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 a04:			; <UNDEFINED> instruction: 0x000116b2
 a08:	andeq	r0, r0, r0, lsl #1
 a0c:	andeq	r1, r1, r0, lsr #13
 a10:	andeq	r0, r0, r6, asr #13
 a14:	andeq	r0, r0, lr, lsl #13
 a18:	andeq	r0, r0, ip, asr r7
 a1c:	andeq	r1, r1, lr, asr #12
 a20:	andeq	r0, r0, r8, lsr #12
 a24:	andeq	r0, r0, lr, lsl r7
 a28:	andeq	r0, r0, r2, lsl #12
 a2c:	andeq	r0, r0, r4, lsl #1
 a30:	ldrdeq	r0, [r0], -ip
 a34:			; <UNDEFINED> instruction: 0x000005b6
 a38:	andeq	r0, r0, sl, lsl #11
 a3c:	bleq	3cb80 <_IO_stdin_used@@Base+0x3bcd8>
 a40:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 a44:	strbtmi	fp, [sl], -r2, lsl #24
 a48:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 a4c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 a50:	ldrmi	sl, [sl], #776	; 0x308
 a54:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 a58:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 a5c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 a60:			; <UNDEFINED> instruction: 0xf85a4b06
 a64:	stmdami	r6, {r0, r1, ip, sp}
 a68:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 a6c:	mrc	7, 5, APSR_nzcv, cr8, cr15, {7}
 a70:	svc	0x0004f7ff
 a74:	strdeq	r1, [r1], -r4
 a78:	andeq	r0, r0, r4, ror r0
 a7c:	andeq	r0, r0, ip, lsl #1
 a80:	muleq	r0, r0, r0
 a84:	ldr	r3, [pc, #20]	; aa0 <__snprintf_chk@plt+0x200>
 a88:	ldr	r2, [pc, #20]	; aa4 <__snprintf_chk@plt+0x204>
 a8c:	add	r3, pc, r3
 a90:	ldr	r2, [r3, r2]
 a94:	cmp	r2, #0
 a98:	bxeq	lr
 a9c:	b	7f8 <__gmon_start__@plt>
 aa0:	ldrdeq	r1, [r1], -r4
 aa4:	andeq	r0, r0, r8, lsl #1
 aa8:	blmi	1d2ac8 <_IO_stdin_used@@Base+0x1d1c20>
 aac:	bmi	1d1c94 <_IO_stdin_used@@Base+0x1d0dec>
 ab0:	addmi	r4, r3, #2063597568	; 0x7b000000
 ab4:	andle	r4, r3, sl, ror r4
 ab8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 abc:	ldrmi	fp, [r8, -r3, lsl #2]
 ac0:	svclt	0x00004770
 ac4:	andeq	r1, r1, r8, asr r5
 ac8:	andeq	r1, r1, r4, asr r5
 acc:			; <UNDEFINED> instruction: 0x000114b0
 ad0:	andeq	r0, r0, ip, ror r0
 ad4:	stmdbmi	r9, {r3, fp, lr}
 ad8:	bmi	251cc0 <_IO_stdin_used@@Base+0x250e18>
 adc:	bne	251cc8 <_IO_stdin_used@@Base+0x250e20>
 ae0:	svceq	0x00cb447a
 ae4:			; <UNDEFINED> instruction: 0x01a1eb03
 ae8:	andle	r1, r3, r9, asr #32
 aec:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 af0:	ldrmi	fp, [r8, -r3, lsl #2]
 af4:	svclt	0x00004770
 af8:	andeq	r1, r1, ip, lsr #10
 afc:	andeq	r1, r1, r8, lsr #10
 b00:	andeq	r1, r1, r4, lsl #9
 b04:	muleq	r0, r4, r0
 b08:	blmi	2adf30 <_IO_stdin_used@@Base+0x2ad088>
 b0c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 b10:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 b14:	blmi	26f0c8 <_IO_stdin_used@@Base+0x26e220>
 b18:	ldrdlt	r5, [r3, -r3]!
 b1c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 b20:			; <UNDEFINED> instruction: 0xf7ff6818
 b24:			; <UNDEFINED> instruction: 0xf7ffee28
 b28:	blmi	1c0a2c <_IO_stdin_used@@Base+0x1bfb84>
 b2c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 b30:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 b34:	strdeq	r1, [r1], -r6
 b38:	andeq	r1, r1, r4, asr r4
 b3c:	andeq	r0, r0, r8, ror r0
 b40:	andeq	r1, r1, r2, ror #9
 b44:	ldrdeq	r1, [r1], -r6
 b48:	svclt	0x0000e7c4
 b4c:			; <UNDEFINED> instruction: 0x4605b570
 b50:			; <UNDEFINED> instruction: 0xf5ad4e33
 b54:	stmdavs	r2, {r7, r8, sl, fp, ip, lr}^
 b58:			; <UNDEFINED> instruction: 0xf855b086
 b5c:	ldrbtmi	r1, [lr], #-2960	; 0xfffff470
 b60:	ldrd	pc, [r0], #143	; 0x8f
 b64:	blmi	c2bb80 <_IO_stdin_used@@Base+0xc2acd8>
 b68:	cfstr32pl	mvfx15, [r0], {13}
 b6c:			; <UNDEFINED> instruction: 0xf10c9202
 b70:	tstls	r1, r4, lsl ip
 b74:	movwls	r4, #1147	; 0x47b
 b78:			; <UNDEFINED> instruction: 0xf8564620
 b7c:	vst4.8	{d30-d33}, [pc], lr
 b80:	andcs	r5, r1, #128, 6
 b84:	mvnsvc	pc, r0, asr #12
 b88:	ldrd	pc, [r0], -lr
 b8c:	and	pc, r0, ip, asr #17
 b90:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 b94:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 b98:	strtmi	r4, [sl], -r4, lsr #18
 b9c:	ldrbtmi	r2, [r9], #-1
 ba0:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 ba4:	tstcs	r1, r0, lsr #12
 ba8:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 bac:	blle	a083c4 <_IO_stdin_used@@Base+0xa0751c>
 bb0:	vhsub.s8	d18, d5, d0
 bb4:			; <UNDEFINED> instruction: 0xf7ff5114
 bb8:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
 bbc:	ldmdami	ip, {r0, r2, r4, r8, r9, fp, ip, lr, pc}
 bc0:			; <UNDEFINED> instruction: 0xf7ff4478
 bc4:	strtmi	lr, [r0], -r8, lsl #28
 bc8:	mrc	7, 2, APSR_nzcv, cr14, cr15, {7}
 bcc:			; <UNDEFINED> instruction: 0xf50d4919
 bd0:	bmi	5159d8 <_IO_stdin_used@@Base+0x514b30>
 bd4:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
 bd8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
 bdc:	subsmi	r6, r1, sl, lsl r8
 be0:			; <UNDEFINED> instruction: 0xf50dd11b
 be4:	andlt	r5, r6, r0, lsl #27
 be8:			; <UNDEFINED> instruction: 0xf7ffbd70
 bec:	stmdavs	r0, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
 bf0:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
 bf4:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
 bf8:	andcs	r4, r1, r2, lsl #12
 bfc:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
 c00:			; <UNDEFINED> instruction: 0xf7ffe7e1
 c04:	stmdavs	r0, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
 c08:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
 c0c:	ldrbtmi	r4, [r9], #-2315	; 0xfffff6f5
 c10:	andcs	r4, r1, r2, lsl #12
 c14:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 c18:			; <UNDEFINED> instruction: 0xf7ffe7d8
 c1c:	svclt	0x0000edb8
 c20:	andeq	r1, r1, r6, lsl #8
 c24:	andeq	r0, r0, r0, lsl #1
 c28:	andeq	r0, r0, r4, lsr r3
 c2c:	andeq	r0, r0, r2, lsr #6
 c30:	andeq	r0, r0, r4, lsr #6
 c34:	andeq	r1, r1, lr, lsl #7
 c38:	ldrdeq	r0, [r0], -lr
 c3c:	ldrdeq	r0, [r0], -sl
 c40:			; <UNDEFINED> instruction: 0xf5adb570
 c44:			; <UNDEFINED> instruction: 0xf8df5d80
 c48:	strhlt	lr, [r6], ip
 c4c:			; <UNDEFINED> instruction: 0xf50d4c2e
 c50:			; <UNDEFINED> instruction: 0xf8df5380
 c54:	ldrbtmi	ip, [lr], #184	; 0xb8
 c58:	tstcc	r4, #124, 8	; 0x7c000000
 c5c:	strmi	r4, [lr], -r5, lsl #12
 c60:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
 c64:	smlabbcs	r0, r1, r2, r2
 c68:			; <UNDEFINED> instruction: 0xf8dc4620
 c6c:			; <UNDEFINED> instruction: 0xf8c3c000
 c70:			; <UNDEFINED> instruction: 0xf04fc000
 c74:			; <UNDEFINED> instruction: 0xf7ff0c00
 c78:	strls	lr, [r1, #-3568]	; 0xfffff210
 c7c:	bmi	92c098 <_IO_stdin_used@@Base+0x92b1f0>
 c80:	orrpl	pc, r0, #1325400064	; 0x4f000000
 c84:			; <UNDEFINED> instruction: 0xf6404628
 c88:	ldrbtmi	r7, [sl], #-511	; 0xfffffe01
 c8c:	andls	r9, r0, #2097152	; 0x200000
 c90:			; <UNDEFINED> instruction: 0xf7ff2201
 c94:	strtmi	lr, [r8], -r6, lsl #28
 c98:			; <UNDEFINED> instruction: 0xf7ff2100
 c9c:	mcrne	13, 0, lr, cr5, cr4, {5}
 ca0:	andcs	sp, r0, pc, lsl #20
 ca4:			; <UNDEFINED> instruction: 0xf50d491b
 ca8:	bmi	615ab0 <_IO_stdin_used@@Base+0x614c08>
 cac:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
 cb0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
 cb4:	subsmi	r6, r1, sl, lsl r8
 cb8:			; <UNDEFINED> instruction: 0xf50dd122
 cbc:	andlt	r5, r6, r0, lsl #27
 cc0:	addcs	fp, r0, #112, 26	; 0x1c00
 cc4:			; <UNDEFINED> instruction: 0xf7ff4621
 cc8:			; <UNDEFINED> instruction: 0x4606ed5c
 ccc:	cdpne	6, 7, cr4, cr5, cr8, {1}
 cd0:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
 cd4:	ldcle	13, cr2, [r1, #-0]
 cd8:	ldc	7, cr15, [sl, #1020]	; 0x3fc
 cdc:	strcs	r1, [r0], #-2465	; 0xfffff65f
 ce0:	stccc	0, cr14, [r1, #-8]
 ce4:	andle	r7, r6, ip
 ce8:	stccs	8, cr15, [r1, #-68]	; 0xffffffbc
 cec:			; <UNDEFINED> instruction: 0xf8336803
 cf0:	ldreq	r3, [fp], #18
 cf4:	stmdami	r8, {r0, r2, r4, r5, r6, r7, sl, ip, lr, pc}
 cf8:			; <UNDEFINED> instruction: 0xe7d34478
 cfc:			; <UNDEFINED> instruction: 0xe7d0d0fb
 d00:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
 d04:	andeq	r1, r1, lr, lsl #6
 d08:			; <UNDEFINED> instruction: 0x000113b0
 d0c:	andeq	r0, r0, r0, lsl #1
 d10:	andeq	r0, r0, r2, ror r2
 d14:			; <UNDEFINED> instruction: 0x000112b6
 d18:	andeq	r1, r1, r0, lsl r3
 d1c:			; <UNDEFINED> instruction: 0x4606b570
 d20:			; <UNDEFINED> instruction: 0xf7ff4630
 d24:			; <UNDEFINED> instruction: 0xf100eda6
 d28:	strmi	r0, [r4], -fp, lsl #10
 d2c:	rsbsle	r2, r9, r0, lsl #16
 d30:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
 d34:	teqcs	sl, r2, ror #21
 d38:	strtmi	r6, [r8], -r3, lsl #16
 d3c:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
 d40:	strble	r0, [sp, #1307]!	; 0x51b
 d44:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
 d48:	stmdacs	r0, {r2, r9, sl, lr}
 d4c:	rndmidz	f5, #0.0
 d50:	vst1.8	{d20-d22}, [pc], r1
 d54:	ldrbtmi	r7, [lr], #-648	; 0xfffffd78
 d58:	addeq	pc, r4, r6, lsl #2
 d5c:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
 d60:			; <UNDEFINED> instruction: 0x46284932
 d64:			; <UNDEFINED> instruction: 0xf7ff4479
 d68:	msrlt	(UNDEF: 56), fp
 d6c:	andcs	r4, sl, #34603008	; 0x2100000
 d70:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
 d74:	addeq	pc, r4, r6, asr #17
 d78:	strtmi	r4, [r8], -sp, lsr #18
 d7c:			; <UNDEFINED> instruction: 0xf7ff4479
 d80:	teqlt	r8, pc, asr pc	; <UNPREDICTABLE>
 d84:	tstcs	r0, sl, lsl #4
 d88:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
 d8c:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
 d90:	addeq	pc, r8, r3, asr #17
 d94:	strtmi	r4, [r8], -r8, lsr #18
 d98:			; <UNDEFINED> instruction: 0xf7ff4479
 d9c:	teqlt	r8, r1, asr pc	; <UNPREDICTABLE>
 da0:	tstcs	r0, r0, lsl r2
 da4:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
 da8:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
 dac:	addeq	pc, ip, r3, asr #17
 db0:	strtmi	r4, [r8], -r3, lsr #18
 db4:			; <UNDEFINED> instruction: 0xf7ff4479
 db8:	teqlt	r8, r3, asr #30	; <UNPREDICTABLE>
 dbc:	tstcs	r0, r0, lsl r2
 dc0:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
 dc4:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
 dc8:	addseq	pc, r0, r3, asr #17
 dcc:			; <UNDEFINED> instruction: 0x4628491e
 dd0:			; <UNDEFINED> instruction: 0xf7ff4479
 dd4:	teqlt	r8, r5, lsr pc	; <UNPREDICTABLE>
 dd8:			; <UNDEFINED> instruction: 0x46014b1c
 ddc:	ldrbtmi	r2, [fp], #-640	; 0xfffffd80
 de0:	addseq	pc, r4, r3, lsl #2
 de4:	stcl	7, cr15, [sl], #1020	; 0x3fc
 de8:			; <UNDEFINED> instruction: 0x46284919
 dec:			; <UNDEFINED> instruction: 0xf7ff4479
 df0:	teqlt	r8, r7, lsr #30	; <UNPREDICTABLE>
 df4:			; <UNDEFINED> instruction: 0x46014b17
 df8:	ldrbtmi	r2, [fp], #-640	; 0xfffffd80
 dfc:	addvc	pc, sl, r3, lsl #10
 e00:	ldcl	7, cr15, [ip], {255}	; 0xff
 e04:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
 e08:	ldrdcc	pc, [r4], r0
 e0c:			; <UNDEFINED> instruction: 0xf8d0b153
 e10:	teqlt	fp, r8, lsl #1
 e14:	ldrdcc	pc, [ip], r0
 e18:			; <UNDEFINED> instruction: 0xf8d0b123
 e1c:	swplt	r3, r0, [fp]
 e20:	ldcllt	0, cr3, [r0, #-528]!	; 0xfffffdf0
 e24:	ldcllt	0, cr2, [r0, #-0]
 e28:			; <UNDEFINED> instruction: 0x000112b2
 e2c:			; <UNDEFINED> instruction: 0x000001b4
 e30:	andeq	r0, r0, r4, lsr #3
 e34:	andeq	r1, r1, sl, ror r2
 e38:	muleq	r0, r0, r1
 e3c:	andeq	r1, r1, lr, asr r2
 e40:	andeq	r0, r0, r0, lsl #3
 e44:	andeq	r1, r1, r2, asr #4
 e48:	andeq	r0, r0, r0, ror r1
 e4c:	andeq	r1, r1, sl, lsr #4
 e50:	andeq	r0, r0, r4, ror #2
 e54:	andeq	r1, r1, lr, lsl #4
 e58:	andeq	r1, r1, r2, lsl #4
 e5c:	mvnsmi	lr, #737280	; 0xb4000
 e60:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 e64:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 e68:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 e6c:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
 e70:	blne	1d9206c <_IO_stdin_used@@Base+0x1d911c4>
 e74:	strhle	r1, [sl], -r6
 e78:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 e7c:	svccc	0x0004f855
 e80:	strbmi	r3, [sl], -r1, lsl #8
 e84:	ldrtmi	r4, [r8], -r1, asr #12
 e88:	adcmi	r4, r6, #152, 14	; 0x2600000
 e8c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 e90:	svclt	0x000083f8
 e94:	strdeq	r0, [r1], -r6
 e98:	andeq	r0, r1, ip, ror #31
 e9c:	svclt	0x00004770

Disassembly of section .fini:

00000ea0 <.fini>:
 ea0:	push	{r3, lr}
 ea4:	pop	{r3, pc}
