INFO: [VRFC 10-163] Analyzing VHDL file "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps7_0_50M_0'
