*design* DebussyLib (btIdent Verdi_O-2018.09-SP2-2)
Command arguments:
    +define+verilog
    -sv
    -f AHB_SRAM.f
        ./../rtl/ahb_slv_itf.v
        ./../rtl/ahb_sram.v
        ./../rtl/sram_8_8192_scn4m_subm.v
        ./../rtl/bist_sram.v
        ./../rtl/AHB_SRAM.v
        ./../rtl/bist_8_8192.v
        ./../tb/AHB_SRAM_tb.v


*Warning* macro IDLE redefined from (2'b00) to (4'b0000)
"./../rtl/bist_8_8192.v", 91: 

*Warning* macro IDLE redefined from (4'b0000) to (2'b00)
"./../tb/AHB_SRAM_tb.v", 5: 
Highest level modules:
AHB_SRAM_tb

Total	0 error(s),   2 warning(s)
