{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1654730465706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1654730465706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 18:21:05 2022 " "Processing started: Wed Jun 08 18:21:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1654730465706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1654730465706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1654730465706 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1654730466145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/synthesis/PLL.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/PLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730466208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1654730466208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll_0_dffpipe_l2c " "Found entity 1: PLL_altpll_0_dffpipe_l2c" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730466230 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_altpll_0_stdsync_sv6 " "Found entity 2: PLL_altpll_0_stdsync_sv6" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730466230 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_altpll_0_altpll_hra2 " "Found entity 3: PLL_altpll_0_altpll_hra2" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730466230 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_altpll_0 " "Found entity 4: PLL_altpll_0" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730466230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1654730466230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1654730466533 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730466533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1654730466533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC2-MAIN " "Found design unit 1: SYNC2-MAIN" {  } { { "SYNC2.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/SYNC2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1654730466543 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC2 " "Found entity 1: SYNC2" {  } { { "SYNC2.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/SYNC2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730466543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1654730466543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file psg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl " "Found design unit 1: ctrl" {  } { { "PSG.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/PSG.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1654730466551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ctrl-body " "Found design unit 2: ctrl-body" {  } { { "PSG.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/PSG.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1654730466551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1654730466551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1654730466677 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Datos VGA.vhd(31) " "VHDL Signal Declaration warning at VGA.vhd(31): used implicit default value for signal \"Datos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1654730466677 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E VGA.vhd(32) " "VHDL Signal Declaration warning at VGA.vhd(32): used implicit default value for signal \"E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1654730466677 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RS VGA.vhd(32) " "VHDL Signal Declaration warning at VGA.vhd(32): used implicit default value for signal \"RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1654730466677 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET VGA.vhd(45) " "VHDL Signal Declaration warning at VGA.vhd(45): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1654730466677 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state VGA.vhd(91) " "Verilog HDL or VHDL warning at VGA.vhd(91): object \"current_state\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1654730466677 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "next_state VGA.vhd(91) " "VHDL Signal Declaration warning at VGA.vhd(91): used implicit default value for signal \"next_state\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1654730466677 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:C " "Elaborating entity \"PLL\" for hierarchy \"PLL:C\"" {  } { { "VGA.vhd" "C" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1654730466677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0 PLL:C\|PLL_altpll_0:altpll_0 " "Elaborating entity \"PLL_altpll_0\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\"" {  } { { "PLL/synthesis/PLL.v" "altpll_0" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/PLL.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1654730466677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_stdsync_sv6 PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLL_altpll_0_stdsync_sv6\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "stdsync2" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1654730466677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_dffpipe_l2c PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLL_altpll_0_dffpipe_l2c\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "dffpipe3" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1654730466677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_altpll_hra2 PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1 " "Elaborating entity \"PLL_altpll_0_altpll_hra2\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\"" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "sd1" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1654730466692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC2 SYNC2:C1 " "Elaborating entity \"SYNC2\" for hierarchy \"SYNC2:C1\"" {  } { { "VGA.vhd" "C1" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1654730466692 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SYNC2:C1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SYNC2:C1\|Mult0\"" {  } { { "SYNC2.vhd" "Mult0" { Text "F:/JSJDAJJDS/1/Practica3/SYNC2.vhd" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1654730467156 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1654730467156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC2:C1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SYNC2:C1\|lpm_mult:Mult0\"" {  } { { "SYNC2.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/SYNC2.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1654730467225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC2:C1\|lpm_mult:Mult0 " "Instantiated megafunction \"SYNC2:C1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730467225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730467225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730467225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730467225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730467225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730467225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730467225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730467225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730467225 ""}  } { { "SYNC2.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/SYNC2.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1654730467225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h4t " "Found entity 1: mult_h4t" {  } { { "db/mult_h4t.tdf" "" { Text "F:/JSJDAJJDS/1/Practica3/db/mult_h4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730467278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1654730467278 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[0\] GND " "Pin \"Datos\[0\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|Datos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[1\] GND " "Pin \"Datos\[1\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|Datos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[2\] GND " "Pin \"Datos\[2\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|Datos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[3\] GND " "Pin \"Datos\[3\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|Datos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[4\] GND " "Pin \"Datos\[4\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|Datos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[5\] GND " "Pin \"Datos\[5\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|Datos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[6\] GND " "Pin \"Datos\[6\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|Datos[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[7\] GND " "Pin \"Datos\[7\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|Datos[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E GND " "Pin \"E\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|E"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS GND " "Pin \"RS\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730467699 "|VGA|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1654730467699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1654730467777 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1654730467904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1654730468183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1654730468183 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_3\[0\] " "No output dependent on input pin \"A_3\[0\]\"" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1654730468336 "|VGA|A_3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_3\[1\] " "No output dependent on input pin \"A_3\[1\]\"" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1654730468336 "|VGA|A_3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_3\[2\] " "No output dependent on input pin \"A_3\[2\]\"" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1654730468336 "|VGA|A_3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_3\[3\] " "No output dependent on input pin \"A_3\[3\]\"" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1654730468336 "|VGA|A_3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_3\[4\] " "No output dependent on input pin \"A_3\[4\]\"" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1654730468336 "|VGA|A_3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1654730468336 "|VGA|clr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1654730468336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1654730468336 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1654730468336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1654730468336 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1654730468336 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1654730468336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1654730468336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1654730468437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 18:21:08 2022 " "Processing ended: Wed Jun 08 18:21:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1654730468437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1654730468437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1654730468437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1654730468437 ""}
