
(rules PCB pic16f84_test
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 3810)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 4.6)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.3)
    )
  )
  (rule
    (width 250.0)
    (clear 200.2)
    (clear 125.0 (type smd_to_turn_gap))
    (clear 50.0 (type smd_smd))
  )
  (padstack "Via[0-1]_800:400_um"
    (shape
      (circle F.Cu 800.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 800.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_800:400_um" "Via[0-1]_800:400_um" default
  )
  (via 
    "Via[0-1]_800:400_um-kicad_default" "Via[0-1]_800:400_um" "kicad_default"
  )
  (via 
    "Via[0-1]_800:400_um-pwr" "Via[0-1]_800:400_um" pwr
  )
  (via_rule
    default "Via[0-1]_800:400_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_800:400_um-kicad_default"
  )
  (via_rule
    pwr "Via[0-1]_800:400_um-pwr"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    "/SEG_E" "/SEG_D" "/SEG_C" "/SEG_B" "/SEG_A" "Net-(C4-Pad1)" "Net-(J1-Pad1)" "/DIG_0"
    "/DIG_1" "/DIG_2" "/SEG_DP" "/SEG_F" "/SEG_G" "/DIG_3" /~CS /CLK
    "Net-(R2-Pad2)" "Net-(R4-Pad2)" "Net-(R5-Pad2)" "Net-(R6-Pad2)" "Net-(R7-Pad2)" "Net-(R8-Pad2)" "Net-(R9-Pad2)" "Net-(R10-Pad2)"
    /SER /SRCLK /RCLK /~SRCLR /DIO "Net-(Q1-Pad1)" "/DIG1_CA" "/DIG2_CA"
    "Net-(Q2-Pad1)" "Net-(Q3-Pad1)" "/DIG3_CA" "Net-(Q4-Pad1)" "/DIG4_CA"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class pwr
    VCC GND
    (clearance_class pwr)
    (via_rule pwr)
    (rule
      (width 304.8)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)