Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Sun Dec  9 20:22:28 2018
| Host         : LAB-SCI-214-05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bouncing_box_control_sets_placed.rpt
| Design       : bouncing_box
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|     12 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             170 |           34 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |             196 |           30 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------+------------------+------------------+----------------+
|              Clock Signal              |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------------------------------+------------------+------------------+----------------+
|  n_0_34_BUFG                           |                                       |                  |                1 |              2 |
|  vga_sync_unit/clk_divider_reg_n_1_[0] |                                       | reset_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG                         |                                       | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG                         |                                       | x[9]_i_1_n_1     |                4 |             12 |
|  clk_IBUF_BUFG                         |                                       |                  |                7 |             16 |
|  clk_IBUF_BUFG                         |                                       | dir_y1           |                2 |             16 |
|  vga_sync_unit/clk_divider_reg_n_1_[0] | vga_sync_unit/v_count_reg0            | reset_IBUF       |                4 |             20 |
|  vga_sync_unit/clk_divider_reg_n_1_[0] | vga_sync_unit/h_count_reg_reg[0]_0[0] | reset_IBUF       |                3 |             20 |
|  vga_sync_unit/h_count_reg_reg[0]_0[0] |                                       |                  |                8 |             24 |
|  clk_IBUF_BUFG                         |                                       | y[31]_i_1_n_1    |                8 |             50 |
|  clk_IBUF_BUFG                         |                                       | x[31]_i_1_n_1    |                8 |             54 |
|  n_0_34_BUFG                           |                                       | clear            |                8 |             64 |
|  update_pos_BUFG                       |                                       |                  |               18 |            128 |
+----------------------------------------+---------------------------------------+------------------+------------------+----------------+


