// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "02/17/2022 13:22:38"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module IT_LAB_4_5 (
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	VGA_BLANK_N,
	VGA_B,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	ADC_CONVST,
	ADC_DIN,
	ADC_DOUT,
	ADC_SCLK,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	IRDA_RXD,
	IRDA_TXD);
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	VGA_BLANK_N;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;
input 	AUD_ADCDAT;
output 	AUD_ADCLRCK;
output 	AUD_BCLK;
output 	AUD_DACDAT;
output 	AUD_DACLRCK;
output 	AUD_XCK;
output 	PS2_CLK;
output 	PS2_CLK2;
output 	PS2_DAT;
output 	PS2_DAT2;
output 	ADC_CONVST;
output 	ADC_DIN;
input 	ADC_DOUT;
output 	ADC_SCLK;
output 	FPGA_I2C_SCLK;
output 	FPGA_I2C_SDAT;
input 	IRDA_RXD;
output 	IRDA_TXD;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TD_CLK27	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_HS	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TD_VS	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_ADCDAT	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_XCK	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_CONVST	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_DIN	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_DOUT	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_SCLK	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_I2C_SCLK	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IRDA_RXD	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IRDA_TXD	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_ADCLRCK	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_BCLK	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_DACLRCK	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK2	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT2	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_I2C_SDAT	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \ADC_DOUT~input_o ;
wire \IRDA_RXD~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \FPGA_I2C_SDAT~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \u1|u2|u0|Add1~125_sumout ;
wire \u1|u3|VGA_G[3]~0_combout ;
wire \u1|u3|VGA_G[3]~2_combout ;
wire \u1|u2|u0|Add1~106 ;
wire \u1|u2|u0|Add1~101_sumout ;
wire \u1|u3|LessThan4~0_combout ;
wire \u1|u3|VGA_G[3]~1_combout ;
wire \u1|u3|VGA_G[3]~4_combout ;
wire \u1|u2|u0|H_pos[3]~DUPLICATE_q ;
wire \u1|u2|u0|LessThan0~0_combout ;
wire \u1|u2|u0|LessThan0~1_combout ;
wire \u1|u2|u0|LessThan0~2_combout ;
wire \u1|u2|u0|H_pos[0]~DUPLICATE_q ;
wire \u1|u2|u0|Add1~126 ;
wire \u1|u2|u0|Add1~117_sumout ;
wire \u1|u2|u0|Add1~118 ;
wire \u1|u2|u0|Add1~121_sumout ;
wire \u1|u2|u0|Add1~122 ;
wire \u1|u2|u0|Add1~113_sumout ;
wire \u1|u2|u0|Add1~114 ;
wire \u1|u2|u0|Add1~109_sumout ;
wire \u1|u2|u0|Add1~110 ;
wire \u1|u2|u0|Add1~1_sumout ;
wire \u1|u2|u0|H_pos[5]~DUPLICATE_q ;
wire \u1|u2|u0|Add1~2 ;
wire \u1|u2|u0|Add1~5_sumout ;
wire \u1|u2|u0|Add1~6 ;
wire \u1|u2|u0|Add1~13_sumout ;
wire \u1|u2|u0|H_pos[7]~DUPLICATE_q ;
wire \u1|u2|u0|Add1~14 ;
wire \u1|u2|u0|Add1~9_sumout ;
wire \u1|u2|u0|Add1~10 ;
wire \u1|u2|u0|Add1~17_sumout ;
wire \u1|u2|u0|H_pos[9]~DUPLICATE_q ;
wire \u1|u2|u0|Add1~18 ;
wire \u1|u2|u0|Add1~21_sumout ;
wire \u1|u2|u0|Add1~22 ;
wire \u1|u2|u0|Add1~77_sumout ;
wire \u1|u2|u0|H_pos[11]~DUPLICATE_q ;
wire \u1|u2|u0|Add1~78 ;
wire \u1|u2|u0|Add1~73_sumout ;
wire \u1|u2|u0|H_pos[12]~DUPLICATE_q ;
wire \u1|u2|u0|Add1~74 ;
wire \u1|u2|u0|Add1~69_sumout ;
wire \u1|u2|u0|Add1~70 ;
wire \u1|u2|u0|Add1~65_sumout ;
wire \u1|u2|u0|Add1~66 ;
wire \u1|u2|u0|Add1~61_sumout ;
wire \u1|u2|u0|Add1~62 ;
wire \u1|u2|u0|Add1~57_sumout ;
wire \u1|u2|u0|Add1~58 ;
wire \u1|u2|u0|Add1~81_sumout ;
wire \u1|u2|u0|Add1~82 ;
wire \u1|u2|u0|Add1~25_sumout ;
wire \u1|u2|u0|Add1~26 ;
wire \u1|u2|u0|Add1~49_sumout ;
wire \u1|u2|u0|Add1~50 ;
wire \u1|u2|u0|Add1~45_sumout ;
wire \u1|u2|u0|Add1~46 ;
wire \u1|u2|u0|Add1~41_sumout ;
wire \u1|u2|u0|Add1~42 ;
wire \u1|u2|u0|Add1~37_sumout ;
wire \u1|u2|u0|Add1~38 ;
wire \u1|u2|u0|Add1~33_sumout ;
wire \u1|u2|u0|Add1~34 ;
wire \u1|u2|u0|Add1~29_sumout ;
wire \u1|u2|u0|Add1~30 ;
wire \u1|u2|u0|Add1~97_sumout ;
wire \u1|u2|u0|Add1~98 ;
wire \u1|u2|u0|Add1~93_sumout ;
wire \u1|u2|u0|Add1~94 ;
wire \u1|u2|u0|Add1~53_sumout ;
wire \u1|u2|u0|Add1~54 ;
wire \u1|u2|u0|Add1~89_sumout ;
wire \u1|u2|u0|Add1~90 ;
wire \u1|u2|u0|Add1~85_sumout ;
wire \u1|u2|u0|Add1~86 ;
wire \u1|u2|u0|Add1~105_sumout ;
wire \u1|u3|VGA_G[3]~3_combout ;
wire \u1|u3|LessThan5~0_combout ;
wire \u1|u3|LessThan5~1_combout ;
wire \u1|u3|LessThan4~1_combout ;
wire \u1|u3|LessThan4~2_combout ;
wire \u1|u2|u0|Add3~125_sumout ;
wire \u1|u2|u0|V_pos[0]~DUPLICATE_q ;
wire \u1|u2|u0|Add3~126 ;
wire \u1|u2|u0|Add3~121_sumout ;
wire \u1|u2|u0|V_pos[1]~DUPLICATE_q ;
wire \u1|u2|u0|Add3~122 ;
wire \u1|u2|u0|Add3~117_sumout ;
wire \u1|u2|u0|Add3~118 ;
wire \u1|u2|u0|Add3~113_sumout ;
wire \u1|u3|VGA_VS~0_combout ;
wire \u1|u2|u0|V_pos[7]~DUPLICATE_q ;
wire \u1|u2|u0|Add3~114 ;
wire \u1|u2|u0|Add3~9_sumout ;
wire \u1|u2|u0|V_pos[4]~DUPLICATE_q ;
wire \u1|u2|u0|Add3~10 ;
wire \u1|u2|u0|Add3~13_sumout ;
wire \u1|u2|u0|V_pos[5]~DUPLICATE_q ;
wire \u1|u2|u0|Add3~14 ;
wire \u1|u2|u0|Add3~21_sumout ;
wire \u1|u2|u0|V_pos[6]~DUPLICATE_q ;
wire \u1|u2|u0|Add3~22 ;
wire \u1|u2|u0|Add3~17_sumout ;
wire \u1|u2|u0|LessThan3~1_combout ;
wire \u1|u2|u0|LessThan1~0_combout ;
wire \u1|u2|u0|Add3~18 ;
wire \u1|u2|u0|Add3~5_sumout ;
wire \u1|u2|u0|Add3~6 ;
wire \u1|u2|u0|Add3~2 ;
wire \u1|u2|u0|Add3~33_sumout ;
wire \u1|u2|u0|Add3~34 ;
wire \u1|u2|u0|Add3~37_sumout ;
wire \u1|u2|u0|Add3~38 ;
wire \u1|u2|u0|Add3~65_sumout ;
wire \u1|u2|u0|Add3~66 ;
wire \u1|u2|u0|Add3~69_sumout ;
wire \u1|u2|u0|Add3~70 ;
wire \u1|u2|u0|Add3~73_sumout ;
wire \u1|u2|u0|Add3~74 ;
wire \u1|u2|u0|Add3~77_sumout ;
wire \u1|u2|u0|V_pos[15]~DUPLICATE_q ;
wire \u1|u2|u0|Add3~78 ;
wire \u1|u2|u0|Add3~81_sumout ;
wire \u1|u2|u0|Add3~82 ;
wire \u1|u2|u0|Add3~85_sumout ;
wire \u1|u2|u0|Add3~86 ;
wire \u1|u2|u0|Add3~89_sumout ;
wire \u1|u2|u0|Add3~90 ;
wire \u1|u2|u0|Add3~61_sumout ;
wire \u1|u2|u0|Add3~62 ;
wire \u1|u2|u0|Add3~93_sumout ;
wire \u1|u2|u0|Add3~94 ;
wire \u1|u2|u0|Add3~97_sumout ;
wire \u1|u2|u0|Add3~98 ;
wire \u1|u2|u0|Add3~105_sumout ;
wire \u1|u2|u0|Add3~106 ;
wire \u1|u2|u0|Add3~109_sumout ;
wire \u1|u2|u0|Add3~110 ;
wire \u1|u2|u0|Add3~41_sumout ;
wire \u1|u2|u0|Add3~42 ;
wire \u1|u2|u0|Add3~45_sumout ;
wire \u1|u2|u0|Add3~46 ;
wire \u1|u2|u0|Add3~49_sumout ;
wire \u1|u2|u0|Add3~50 ;
wire \u1|u2|u0|Add3~53_sumout ;
wire \u1|u2|u0|Add3~54 ;
wire \u1|u2|u0|Add3~57_sumout ;
wire \u1|u3|VGA_G[3]~6_combout ;
wire \u1|u2|u0|Add3~58 ;
wire \u1|u2|u0|Add3~101_sumout ;
wire \u1|u3|VGA_G[3]~8_combout ;
wire \u1|u2|u0|Add3~102 ;
wire \u1|u2|u0|Add3~25_sumout ;
wire \u1|u2|u0|Add3~26 ;
wire \u1|u2|u0|Add3~29_sumout ;
wire \u1|u2|u0|V_pos[11]~DUPLICATE_q ;
wire \u1|u3|VGA_G[3]~5_combout ;
wire \u1|u2|u0|V_pos[16]~DUPLICATE_q ;
wire \u1|u3|VGA_G[3]~7_combout ;
wire \u1|u3|VGA_G[3]~14_combout ;
wire \u1|u2|u0|LessThan1~1_combout ;
wire \u1|u2|u0|V_pos[9]~DUPLICATE_q ;
wire \u1|u2|u0|Add3~1_sumout ;
wire \u1|u2|u0|LessThan3~0_combout ;
wire \u1|u2|u0|LessThan2~0_combout ;
wire \u1|u2|u0|valid_video~0_combout ;
wire \u1|u3|VGA_R[7]~0_combout ;
wire \u1|u3|LessThan6~0_combout ;
wire \u1|u3|LessThan6~1_combout ;
wire \u1|u3|VGA_B[0]~0_combout ;
wire \u1|u3|VGA_B[0]~1_combout ;
wire \u1|u3|LessThan4~3_combout ;
wire \u1|u2|u0|valid_video~combout ;
wire \u1|u3|VGA_B[1]~2_combout ;
wire \u1|u3|VGA_G[7]~9_combout ;
wire \u1|u3|LessThan7~0_combout ;
wire \u1|u3|VGA_B[2]~3_combout ;
wire \u1|u3|LessThan8~0_combout ;
wire \u1|u3|LessThan8~1_combout ;
wire \u1|u3|VGA_RGB~1_combout ;
wire \u1|u3|VGA_RGB~0_combout ;
wire \u1|u3|VGA_B[3]~4_combout ;
wire \u1|u3|VGA_B[4]~5_combout ;
wire \u1|u3|VGA_G[3]~10_combout ;
wire \u1|u3|VGA_B[5]~6_combout ;
wire \u1|u3|VGA_B[6]~7_combout ;
wire \u1|u3|LessThan6~2_combout ;
wire \u1|u3|LessThan7~1_combout ;
wire \u1|u3|VGA_RGB~2_combout ;
wire \u1|u3|LessThan5~2_combout ;
wire \u1|u3|VGA_B[7]~8_combout ;
wire \u1|u3|LessThan9~0_combout ;
wire \u1|u3|VGA_RGB~3_combout ;
wire \u1|u3|VGA_RGB~4_combout ;
wire \u1|u3|VGA_G[0]~11_combout ;
wire \u1|u3|VGA_G[1]~12_combout ;
wire \u1|u3|VGA_R[7]~1_combout ;
wire \u1|u3|VGA_G[2]~13_combout ;
wire \u1|u3|LessThan5~3_combout ;
wire \u1|u3|VGA_G[3]~15_combout ;
wire \u1|u3|VGA_RGB~5_combout ;
wire \u1|u3|VGA_RGB~6_combout ;
wire \u1|u3|VGA_G[4]~16_combout ;
wire \u1|u3|VGA_G[5]~17_combout ;
wire \u1|u3|VGA_G[7]~18_combout ;
wire \u1|u3|VGA_HS~0_combout ;
wire \u1|u3|VGA_HS~1_combout ;
wire \u1|u3|LessThan1~0_combout ;
wire \u1|u3|LessThan1~1_combout ;
wire \u1|u3|VGA_HS~2_combout ;
wire \u1|u3|VGA_R[0]~2_combout ;
wire \u1|u3|VGA_R[1]~3_combout ;
wire \u1|u3|VGA_R[7]~4_combout ;
wire \u1|u3|VGA_R[7]~6_combout ;
wire \u1|u3|VGA_R[7]~5_combout ;
wire \u1|u3|VGA_R[7]~7_combout ;
wire \u1|u3|LessThan3~0_combout ;
wire \u1|u3|VGA_VS~1_combout ;
wire \u1|u3|VGA_VS~2_combout ;
wire [31:0] \u1|u2|u0|H_pos ;
wire [0:0] \u1|u1|u1|pll_inst|altera_pll_i|fboutclk_wire ;
wire [31:0] \u1|u2|u0|V_pos ;
wire [0:0] \u1|u1|u1|pll_inst|altera_pll_i|outclk_wire ;

wire [7:0] \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \TD_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET_N),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
defparam \TD_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(!\u1|u3|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\u1|u3|VGA_B[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\u1|u3|VGA_B[2]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(!\u1|u3|VGA_B[3]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\u1|u3|VGA_B[4]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\u1|u3|VGA_B[5]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\u1|u3|VGA_B[6]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\u1|u3|VGA_B[7]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\u1|u3|VGA_G[0]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\u1|u3|VGA_G[1]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\u1|u3|VGA_G[2]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\u1|u3|VGA_G[3]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\u1|u3|VGA_G[4]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\u1|u3|VGA_G[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\u1|u3|VGA_G[4]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\u1|u3|VGA_G[7]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(!\u1|u3|VGA_HS~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\u1|u3|VGA_R[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\u1|u3|VGA_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\u1|u3|VGA_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\u1|u3|VGA_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\u1|u3|VGA_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\u1|u3|VGA_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\u1|u3|VGA_R[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\u1|u3|VGA_R[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_VS~output (
	.i(!\u1|u3|VGA_VS~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \ADC_CONVST~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_CONVST~output .bus_hold = "false";
defparam \ADC_CONVST~output .open_drain_output = "false";
defparam \ADC_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \ADC_DIN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_DIN),
	.obar());
// synopsys translate_off
defparam \ADC_DIN~output .bus_hold = "false";
defparam \ADC_DIN~output .open_drain_output = "false";
defparam \ADC_DIN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
defparam \ADC_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \IRDA_TXD~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IRDA_TXD),
	.obar());
// synopsys translate_off
defparam \IRDA_TXD~output .bus_hold = "false";
defparam \IRDA_TXD~output .open_drain_output = "false";
defparam \IRDA_TXD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\u1|u1|u1|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\u1|u1|u1|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "816.666666 mhz";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 49;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 49;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "74.242424 mhz";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \u1|u1|u1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \u1|u2|u0|Add1~125 (
// Equation(s):
// \u1|u2|u0|Add1~125_sumout  = SUM(( \u1|u2|u0|H_pos[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \u1|u2|u0|Add1~126  = CARRY(( \u1|u2|u0|H_pos[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~125_sumout ),
	.cout(\u1|u2|u0|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~125 .extended_lut = "off";
defparam \u1|u2|u0|Add1~125 .lut_mask = 64'h0000000000000F0F;
defparam \u1|u2|u0|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N22
dffeas \u1|u2|u0|H_pos[7] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[7] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N36
cyclonev_lcell_comb \u1|u3|VGA_G[3]~0 (
// Equation(s):
// \u1|u3|VGA_G[3]~0_combout  = ( !\u1|u2|u0|H_pos [20] & ( !\u1|u2|u0|H_pos [19] & ( (!\u1|u2|u0|H_pos [22] & (!\u1|u2|u0|H_pos [24] & (!\u1|u2|u0|H_pos [21] & !\u1|u2|u0|H_pos [23]))) ) ) )

	.dataa(!\u1|u2|u0|H_pos [22]),
	.datab(!\u1|u2|u0|H_pos [24]),
	.datac(!\u1|u2|u0|H_pos [21]),
	.datad(!\u1|u2|u0|H_pos [23]),
	.datae(!\u1|u2|u0|H_pos [20]),
	.dataf(!\u1|u2|u0|H_pos [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[3]~0 .extended_lut = "off";
defparam \u1|u3|VGA_G[3]~0 .lut_mask = 64'h8000000000000000;
defparam \u1|u3|VGA_G[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N34
dffeas \u1|u2|u0|H_pos[11] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[11] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N42
cyclonev_lcell_comb \u1|u3|VGA_G[3]~2 (
// Equation(s):
// \u1|u3|VGA_G[3]~2_combout  = ( !\u1|u2|u0|H_pos [11] & ( !\u1|u2|u0|H_pos [17] & ( (!\u1|u2|u0|H_pos [29] & (!\u1|u2|u0|H_pos [25] & (!\u1|u2|u0|H_pos [26] & !\u1|u2|u0|H_pos [28]))) ) ) )

	.dataa(!\u1|u2|u0|H_pos [29]),
	.datab(!\u1|u2|u0|H_pos [25]),
	.datac(!\u1|u2|u0|H_pos [26]),
	.datad(!\u1|u2|u0|H_pos [28]),
	.datae(!\u1|u2|u0|H_pos [11]),
	.dataf(!\u1|u2|u0|H_pos [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[3]~2 .extended_lut = "off";
defparam \u1|u3|VGA_G[3]~2 .lut_mask = 64'h8000000000000000;
defparam \u1|u3|VGA_G[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N30
cyclonev_lcell_comb \u1|u2|u0|Add1~105 (
// Equation(s):
// \u1|u2|u0|Add1~105_sumout  = SUM(( \u1|u2|u0|H_pos [30] ) + ( GND ) + ( \u1|u2|u0|Add1~86  ))
// \u1|u2|u0|Add1~106  = CARRY(( \u1|u2|u0|H_pos [30] ) + ( GND ) + ( \u1|u2|u0|Add1~86  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|H_pos [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~105_sumout ),
	.cout(\u1|u2|u0|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~105 .extended_lut = "off";
defparam \u1|u2|u0|Add1~105 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N33
cyclonev_lcell_comb \u1|u2|u0|Add1~101 (
// Equation(s):
// \u1|u2|u0|Add1~101_sumout  = SUM(( \u1|u2|u0|H_pos [31] ) + ( GND ) + ( \u1|u2|u0|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~101 .extended_lut = "off";
defparam \u1|u2|u0|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N34
dffeas \u1|u2|u0|H_pos[31] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[31] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N30
cyclonev_lcell_comb \u1|u3|LessThan4~0 (
// Equation(s):
// \u1|u3|LessThan4~0_combout  = ( !\u1|u2|u0|H_pos [31] & ( !\u1|u2|u0|H_pos [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|u2|u0|H_pos [31]),
	.dataf(!\u1|u2|u0|H_pos [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan4~0 .extended_lut = "off";
defparam \u1|u3|LessThan4~0 .lut_mask = 64'hFFFF000000000000;
defparam \u1|u3|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N38
dffeas \u1|u2|u0|H_pos[12] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[12] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N0
cyclonev_lcell_comb \u1|u3|VGA_G[3]~1 (
// Equation(s):
// \u1|u3|VGA_G[3]~1_combout  = ( !\u1|u2|u0|H_pos [27] & ( !\u1|u2|u0|H_pos [14] & ( (!\u1|u2|u0|H_pos [13] & (!\u1|u2|u0|H_pos [15] & (!\u1|u2|u0|H_pos [16] & !\u1|u2|u0|H_pos [12]))) ) ) )

	.dataa(!\u1|u2|u0|H_pos [13]),
	.datab(!\u1|u2|u0|H_pos [15]),
	.datac(!\u1|u2|u0|H_pos [16]),
	.datad(!\u1|u2|u0|H_pos [12]),
	.datae(!\u1|u2|u0|H_pos [27]),
	.dataf(!\u1|u2|u0|H_pos [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[3]~1 .extended_lut = "off";
defparam \u1|u3|VGA_G[3]~1 .lut_mask = 64'h8000000000000000;
defparam \u1|u3|VGA_G[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N48
cyclonev_lcell_comb \u1|u3|VGA_G[3]~4 (
// Equation(s):
// \u1|u3|VGA_G[3]~4_combout  = ( \u1|u3|VGA_G[3]~1_combout  & ( (\u1|u3|VGA_G[3]~0_combout  & (\u1|u3|VGA_G[3]~2_combout  & (\u1|u3|LessThan4~0_combout  & !\u1|u2|u0|H_pos [18]))) ) )

	.dataa(!\u1|u3|VGA_G[3]~0_combout ),
	.datab(!\u1|u3|VGA_G[3]~2_combout ),
	.datac(!\u1|u3|LessThan4~0_combout ),
	.datad(!\u1|u2|u0|H_pos [18]),
	.datae(gnd),
	.dataf(!\u1|u3|VGA_G[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[3]~4 .extended_lut = "off";
defparam \u1|u3|VGA_G[3]~4 .lut_mask = 64'h0000000001000100;
defparam \u1|u3|VGA_G[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N28
dffeas \u1|u2|u0|H_pos[9] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[9] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N16
dffeas \u1|u2|u0|H_pos[5] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[5] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N10
dffeas \u1|u2|u0|H_pos[3]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N1
dffeas \u1|u2|u0|H_pos[0] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[0] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N24
cyclonev_lcell_comb \u1|u2|u0|LessThan0~0 (
// Equation(s):
// \u1|u2|u0|LessThan0~0_combout  = ( !\u1|u2|u0|H_pos [1] & ( (!\u1|u2|u0|H_pos[3]~DUPLICATE_q  & (!\u1|u2|u0|H_pos [2] & !\u1|u2|u0|H_pos [0])) ) )

	.dataa(gnd),
	.datab(!\u1|u2|u0|H_pos[3]~DUPLICATE_q ),
	.datac(!\u1|u2|u0|H_pos [2]),
	.datad(!\u1|u2|u0|H_pos [0]),
	.datae(gnd),
	.dataf(!\u1|u2|u0|H_pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u2|u0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|LessThan0~0 .extended_lut = "off";
defparam \u1|u2|u0|LessThan0~0 .lut_mask = 64'hC000C00000000000;
defparam \u1|u2|u0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N27
cyclonev_lcell_comb \u1|u2|u0|LessThan0~1 (
// Equation(s):
// \u1|u2|u0|LessThan0~1_combout  = ( !\u1|u2|u0|LessThan0~0_combout  & ( (\u1|u2|u0|H_pos [6] & (\u1|u2|u0|H_pos [4] & \u1|u2|u0|H_pos [5])) ) )

	.dataa(!\u1|u2|u0|H_pos [6]),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [4]),
	.datad(!\u1|u2|u0|H_pos [5]),
	.datae(gnd),
	.dataf(!\u1|u2|u0|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u2|u0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|LessThan0~1 .extended_lut = "off";
defparam \u1|u2|u0|LessThan0~1 .lut_mask = 64'h0005000500000000;
defparam \u1|u2|u0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N54
cyclonev_lcell_comb \u1|u2|u0|LessThan0~2 (
// Equation(s):
// \u1|u2|u0|LessThan0~2_combout  = ( \u1|u2|u0|H_pos [8] & ( \u1|u2|u0|LessThan0~1_combout  & ( (!\u1|u3|VGA_G[3]~4_combout ) # ((\u1|u2|u0|H_pos [10] & \u1|u2|u0|H_pos [9])) ) ) ) # ( !\u1|u2|u0|H_pos [8] & ( \u1|u2|u0|LessThan0~1_combout  & ( 
// (!\u1|u3|VGA_G[3]~4_combout ) # ((\u1|u2|u0|H_pos [10] & \u1|u2|u0|H_pos [9])) ) ) ) # ( \u1|u2|u0|H_pos [8] & ( !\u1|u2|u0|LessThan0~1_combout  & ( (!\u1|u3|VGA_G[3]~4_combout ) # ((\u1|u2|u0|H_pos [10] & \u1|u2|u0|H_pos [9])) ) ) ) # ( !\u1|u2|u0|H_pos 
// [8] & ( !\u1|u2|u0|LessThan0~1_combout  & ( (!\u1|u3|VGA_G[3]~4_combout ) # ((\u1|u2|u0|H_pos [10] & (\u1|u2|u0|H_pos [7] & \u1|u2|u0|H_pos [9]))) ) ) )

	.dataa(!\u1|u2|u0|H_pos [10]),
	.datab(!\u1|u2|u0|H_pos [7]),
	.datac(!\u1|u3|VGA_G[3]~4_combout ),
	.datad(!\u1|u2|u0|H_pos [9]),
	.datae(!\u1|u2|u0|H_pos [8]),
	.dataf(!\u1|u2|u0|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u2|u0|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|LessThan0~2 .extended_lut = "off";
defparam \u1|u2|u0|LessThan0~2 .lut_mask = 64'hF0F1F0F5F0F5F0F5;
defparam \u1|u2|u0|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N2
dffeas \u1|u2|u0|H_pos[0]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N3
cyclonev_lcell_comb \u1|u2|u0|Add1~117 (
// Equation(s):
// \u1|u2|u0|Add1~117_sumout  = SUM(( \u1|u2|u0|H_pos [1] ) + ( GND ) + ( \u1|u2|u0|Add1~126  ))
// \u1|u2|u0|Add1~118  = CARRY(( \u1|u2|u0|H_pos [1] ) + ( GND ) + ( \u1|u2|u0|Add1~126  ))

	.dataa(!\u1|u2|u0|H_pos [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~117_sumout ),
	.cout(\u1|u2|u0|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~117 .extended_lut = "off";
defparam \u1|u2|u0|Add1~117 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N5
dffeas \u1|u2|u0|H_pos[1] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[1] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \u1|u2|u0|Add1~121 (
// Equation(s):
// \u1|u2|u0|Add1~121_sumout  = SUM(( \u1|u2|u0|H_pos [2] ) + ( GND ) + ( \u1|u2|u0|Add1~118  ))
// \u1|u2|u0|Add1~122  = CARRY(( \u1|u2|u0|H_pos [2] ) + ( GND ) + ( \u1|u2|u0|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~121_sumout ),
	.cout(\u1|u2|u0|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~121 .extended_lut = "off";
defparam \u1|u2|u0|Add1~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N7
dffeas \u1|u2|u0|H_pos[2] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[2] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N9
cyclonev_lcell_comb \u1|u2|u0|Add1~113 (
// Equation(s):
// \u1|u2|u0|Add1~113_sumout  = SUM(( \u1|u2|u0|H_pos [3] ) + ( GND ) + ( \u1|u2|u0|Add1~122  ))
// \u1|u2|u0|Add1~114  = CARRY(( \u1|u2|u0|H_pos [3] ) + ( GND ) + ( \u1|u2|u0|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~113_sumout ),
	.cout(\u1|u2|u0|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~113 .extended_lut = "off";
defparam \u1|u2|u0|Add1~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N11
dffeas \u1|u2|u0|H_pos[3] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[3] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N12
cyclonev_lcell_comb \u1|u2|u0|Add1~109 (
// Equation(s):
// \u1|u2|u0|Add1~109_sumout  = SUM(( \u1|u2|u0|H_pos [4] ) + ( GND ) + ( \u1|u2|u0|Add1~114  ))
// \u1|u2|u0|Add1~110  = CARRY(( \u1|u2|u0|H_pos [4] ) + ( GND ) + ( \u1|u2|u0|Add1~114  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|H_pos [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~109_sumout ),
	.cout(\u1|u2|u0|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~109 .extended_lut = "off";
defparam \u1|u2|u0|Add1~109 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N14
dffeas \u1|u2|u0|H_pos[4] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[4] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N15
cyclonev_lcell_comb \u1|u2|u0|Add1~1 (
// Equation(s):
// \u1|u2|u0|Add1~1_sumout  = SUM(( \u1|u2|u0|H_pos[5]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add1~110  ))
// \u1|u2|u0|Add1~2  = CARRY(( \u1|u2|u0|H_pos[5]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~1_sumout ),
	.cout(\u1|u2|u0|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~1 .extended_lut = "off";
defparam \u1|u2|u0|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N17
dffeas \u1|u2|u0|H_pos[5]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N18
cyclonev_lcell_comb \u1|u2|u0|Add1~5 (
// Equation(s):
// \u1|u2|u0|Add1~5_sumout  = SUM(( \u1|u2|u0|H_pos [6] ) + ( GND ) + ( \u1|u2|u0|Add1~2  ))
// \u1|u2|u0|Add1~6  = CARRY(( \u1|u2|u0|H_pos [6] ) + ( GND ) + ( \u1|u2|u0|Add1~2  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|H_pos [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~5_sumout ),
	.cout(\u1|u2|u0|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~5 .extended_lut = "off";
defparam \u1|u2|u0|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N19
dffeas \u1|u2|u0|H_pos[6] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[6] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N21
cyclonev_lcell_comb \u1|u2|u0|Add1~13 (
// Equation(s):
// \u1|u2|u0|Add1~13_sumout  = SUM(( \u1|u2|u0|H_pos[7]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add1~6  ))
// \u1|u2|u0|Add1~14  = CARRY(( \u1|u2|u0|H_pos[7]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add1~6  ))

	.dataa(!\u1|u2|u0|H_pos[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~13_sumout ),
	.cout(\u1|u2|u0|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~13 .extended_lut = "off";
defparam \u1|u2|u0|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N23
dffeas \u1|u2|u0|H_pos[7]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N24
cyclonev_lcell_comb \u1|u2|u0|Add1~9 (
// Equation(s):
// \u1|u2|u0|Add1~9_sumout  = SUM(( \u1|u2|u0|H_pos [8] ) + ( GND ) + ( \u1|u2|u0|Add1~14  ))
// \u1|u2|u0|Add1~10  = CARRY(( \u1|u2|u0|H_pos [8] ) + ( GND ) + ( \u1|u2|u0|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~9_sumout ),
	.cout(\u1|u2|u0|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~9 .extended_lut = "off";
defparam \u1|u2|u0|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N26
dffeas \u1|u2|u0|H_pos[8] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[8] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N27
cyclonev_lcell_comb \u1|u2|u0|Add1~17 (
// Equation(s):
// \u1|u2|u0|Add1~17_sumout  = SUM(( \u1|u2|u0|H_pos[9]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add1~10  ))
// \u1|u2|u0|Add1~18  = CARRY(( \u1|u2|u0|H_pos[9]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add1~10  ))

	.dataa(!\u1|u2|u0|H_pos[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~17_sumout ),
	.cout(\u1|u2|u0|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~17 .extended_lut = "off";
defparam \u1|u2|u0|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N29
dffeas \u1|u2|u0|H_pos[9]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N30
cyclonev_lcell_comb \u1|u2|u0|Add1~21 (
// Equation(s):
// \u1|u2|u0|Add1~21_sumout  = SUM(( \u1|u2|u0|H_pos [10] ) + ( GND ) + ( \u1|u2|u0|Add1~18  ))
// \u1|u2|u0|Add1~22  = CARRY(( \u1|u2|u0|H_pos [10] ) + ( GND ) + ( \u1|u2|u0|Add1~18  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|H_pos [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~21_sumout ),
	.cout(\u1|u2|u0|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~21 .extended_lut = "off";
defparam \u1|u2|u0|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N32
dffeas \u1|u2|u0|H_pos[10] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[10] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N33
cyclonev_lcell_comb \u1|u2|u0|Add1~77 (
// Equation(s):
// \u1|u2|u0|Add1~77_sumout  = SUM(( \u1|u2|u0|H_pos[11]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add1~22  ))
// \u1|u2|u0|Add1~78  = CARRY(( \u1|u2|u0|H_pos[11]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add1~22  ))

	.dataa(!\u1|u2|u0|H_pos[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~77_sumout ),
	.cout(\u1|u2|u0|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~77 .extended_lut = "off";
defparam \u1|u2|u0|Add1~77 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N35
dffeas \u1|u2|u0|H_pos[11]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N36
cyclonev_lcell_comb \u1|u2|u0|Add1~73 (
// Equation(s):
// \u1|u2|u0|Add1~73_sumout  = SUM(( \u1|u2|u0|H_pos[12]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add1~78  ))
// \u1|u2|u0|Add1~74  = CARRY(( \u1|u2|u0|H_pos[12]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add1~78  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|H_pos[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~73_sumout ),
	.cout(\u1|u2|u0|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~73 .extended_lut = "off";
defparam \u1|u2|u0|Add1~73 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N37
dffeas \u1|u2|u0|H_pos[12]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N39
cyclonev_lcell_comb \u1|u2|u0|Add1~69 (
// Equation(s):
// \u1|u2|u0|Add1~69_sumout  = SUM(( \u1|u2|u0|H_pos [13] ) + ( GND ) + ( \u1|u2|u0|Add1~74  ))
// \u1|u2|u0|Add1~70  = CARRY(( \u1|u2|u0|H_pos [13] ) + ( GND ) + ( \u1|u2|u0|Add1~74  ))

	.dataa(!\u1|u2|u0|H_pos [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~69_sumout ),
	.cout(\u1|u2|u0|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~69 .extended_lut = "off";
defparam \u1|u2|u0|Add1~69 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N40
dffeas \u1|u2|u0|H_pos[13] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[13] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N42
cyclonev_lcell_comb \u1|u2|u0|Add1~65 (
// Equation(s):
// \u1|u2|u0|Add1~65_sumout  = SUM(( \u1|u2|u0|H_pos [14] ) + ( GND ) + ( \u1|u2|u0|Add1~70  ))
// \u1|u2|u0|Add1~66  = CARRY(( \u1|u2|u0|H_pos [14] ) + ( GND ) + ( \u1|u2|u0|Add1~70  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|H_pos [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~65_sumout ),
	.cout(\u1|u2|u0|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~65 .extended_lut = "off";
defparam \u1|u2|u0|Add1~65 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N43
dffeas \u1|u2|u0|H_pos[14] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[14] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N45
cyclonev_lcell_comb \u1|u2|u0|Add1~61 (
// Equation(s):
// \u1|u2|u0|Add1~61_sumout  = SUM(( \u1|u2|u0|H_pos [15] ) + ( GND ) + ( \u1|u2|u0|Add1~66  ))
// \u1|u2|u0|Add1~62  = CARRY(( \u1|u2|u0|H_pos [15] ) + ( GND ) + ( \u1|u2|u0|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~61_sumout ),
	.cout(\u1|u2|u0|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~61 .extended_lut = "off";
defparam \u1|u2|u0|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N46
dffeas \u1|u2|u0|H_pos[15] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[15] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \u1|u2|u0|Add1~57 (
// Equation(s):
// \u1|u2|u0|Add1~57_sumout  = SUM(( \u1|u2|u0|H_pos [16] ) + ( GND ) + ( \u1|u2|u0|Add1~62  ))
// \u1|u2|u0|Add1~58  = CARRY(( \u1|u2|u0|H_pos [16] ) + ( GND ) + ( \u1|u2|u0|Add1~62  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|H_pos [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~57_sumout ),
	.cout(\u1|u2|u0|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~57 .extended_lut = "off";
defparam \u1|u2|u0|Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N49
dffeas \u1|u2|u0|H_pos[16] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[16] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N51
cyclonev_lcell_comb \u1|u2|u0|Add1~81 (
// Equation(s):
// \u1|u2|u0|Add1~81_sumout  = SUM(( \u1|u2|u0|H_pos [17] ) + ( GND ) + ( \u1|u2|u0|Add1~58  ))
// \u1|u2|u0|Add1~82  = CARRY(( \u1|u2|u0|H_pos [17] ) + ( GND ) + ( \u1|u2|u0|Add1~58  ))

	.dataa(!\u1|u2|u0|H_pos [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~81_sumout ),
	.cout(\u1|u2|u0|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~81 .extended_lut = "off";
defparam \u1|u2|u0|Add1~81 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N53
dffeas \u1|u2|u0|H_pos[17] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[17] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N54
cyclonev_lcell_comb \u1|u2|u0|Add1~25 (
// Equation(s):
// \u1|u2|u0|Add1~25_sumout  = SUM(( \u1|u2|u0|H_pos [18] ) + ( GND ) + ( \u1|u2|u0|Add1~82  ))
// \u1|u2|u0|Add1~26  = CARRY(( \u1|u2|u0|H_pos [18] ) + ( GND ) + ( \u1|u2|u0|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~25_sumout ),
	.cout(\u1|u2|u0|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~25 .extended_lut = "off";
defparam \u1|u2|u0|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N56
dffeas \u1|u2|u0|H_pos[18] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[18] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N57
cyclonev_lcell_comb \u1|u2|u0|Add1~49 (
// Equation(s):
// \u1|u2|u0|Add1~49_sumout  = SUM(( \u1|u2|u0|H_pos [19] ) + ( GND ) + ( \u1|u2|u0|Add1~26  ))
// \u1|u2|u0|Add1~50  = CARRY(( \u1|u2|u0|H_pos [19] ) + ( GND ) + ( \u1|u2|u0|Add1~26  ))

	.dataa(!\u1|u2|u0|H_pos [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~49_sumout ),
	.cout(\u1|u2|u0|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~49 .extended_lut = "off";
defparam \u1|u2|u0|Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N58
dffeas \u1|u2|u0|H_pos[19] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[19] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N0
cyclonev_lcell_comb \u1|u2|u0|Add1~45 (
// Equation(s):
// \u1|u2|u0|Add1~45_sumout  = SUM(( \u1|u2|u0|H_pos [20] ) + ( GND ) + ( \u1|u2|u0|Add1~50  ))
// \u1|u2|u0|Add1~46  = CARRY(( \u1|u2|u0|H_pos [20] ) + ( GND ) + ( \u1|u2|u0|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~45_sumout ),
	.cout(\u1|u2|u0|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~45 .extended_lut = "off";
defparam \u1|u2|u0|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N2
dffeas \u1|u2|u0|H_pos[20] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[20] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N3
cyclonev_lcell_comb \u1|u2|u0|Add1~41 (
// Equation(s):
// \u1|u2|u0|Add1~41_sumout  = SUM(( \u1|u2|u0|H_pos [21] ) + ( GND ) + ( \u1|u2|u0|Add1~46  ))
// \u1|u2|u0|Add1~42  = CARRY(( \u1|u2|u0|H_pos [21] ) + ( GND ) + ( \u1|u2|u0|Add1~46  ))

	.dataa(!\u1|u2|u0|H_pos [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~41_sumout ),
	.cout(\u1|u2|u0|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~41 .extended_lut = "off";
defparam \u1|u2|u0|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N5
dffeas \u1|u2|u0|H_pos[21] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[21] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N6
cyclonev_lcell_comb \u1|u2|u0|Add1~37 (
// Equation(s):
// \u1|u2|u0|Add1~37_sumout  = SUM(( \u1|u2|u0|H_pos [22] ) + ( GND ) + ( \u1|u2|u0|Add1~42  ))
// \u1|u2|u0|Add1~38  = CARRY(( \u1|u2|u0|H_pos [22] ) + ( GND ) + ( \u1|u2|u0|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~37_sumout ),
	.cout(\u1|u2|u0|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~37 .extended_lut = "off";
defparam \u1|u2|u0|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N7
dffeas \u1|u2|u0|H_pos[22] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[22] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N9
cyclonev_lcell_comb \u1|u2|u0|Add1~33 (
// Equation(s):
// \u1|u2|u0|Add1~33_sumout  = SUM(( \u1|u2|u0|H_pos [23] ) + ( GND ) + ( \u1|u2|u0|Add1~38  ))
// \u1|u2|u0|Add1~34  = CARRY(( \u1|u2|u0|H_pos [23] ) + ( GND ) + ( \u1|u2|u0|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~33_sumout ),
	.cout(\u1|u2|u0|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~33 .extended_lut = "off";
defparam \u1|u2|u0|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N11
dffeas \u1|u2|u0|H_pos[23] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[23] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N12
cyclonev_lcell_comb \u1|u2|u0|Add1~29 (
// Equation(s):
// \u1|u2|u0|Add1~29_sumout  = SUM(( \u1|u2|u0|H_pos [24] ) + ( GND ) + ( \u1|u2|u0|Add1~34  ))
// \u1|u2|u0|Add1~30  = CARRY(( \u1|u2|u0|H_pos [24] ) + ( GND ) + ( \u1|u2|u0|Add1~34  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|H_pos [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~29_sumout ),
	.cout(\u1|u2|u0|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~29 .extended_lut = "off";
defparam \u1|u2|u0|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N14
dffeas \u1|u2|u0|H_pos[24] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[24] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N15
cyclonev_lcell_comb \u1|u2|u0|Add1~97 (
// Equation(s):
// \u1|u2|u0|Add1~97_sumout  = SUM(( \u1|u2|u0|H_pos [25] ) + ( GND ) + ( \u1|u2|u0|Add1~30  ))
// \u1|u2|u0|Add1~98  = CARRY(( \u1|u2|u0|H_pos [25] ) + ( GND ) + ( \u1|u2|u0|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~97_sumout ),
	.cout(\u1|u2|u0|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~97 .extended_lut = "off";
defparam \u1|u2|u0|Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N17
dffeas \u1|u2|u0|H_pos[25] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[25] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N18
cyclonev_lcell_comb \u1|u2|u0|Add1~93 (
// Equation(s):
// \u1|u2|u0|Add1~93_sumout  = SUM(( \u1|u2|u0|H_pos [26] ) + ( GND ) + ( \u1|u2|u0|Add1~98  ))
// \u1|u2|u0|Add1~94  = CARRY(( \u1|u2|u0|H_pos [26] ) + ( GND ) + ( \u1|u2|u0|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~93_sumout ),
	.cout(\u1|u2|u0|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~93 .extended_lut = "off";
defparam \u1|u2|u0|Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N20
dffeas \u1|u2|u0|H_pos[26] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[26] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N21
cyclonev_lcell_comb \u1|u2|u0|Add1~53 (
// Equation(s):
// \u1|u2|u0|Add1~53_sumout  = SUM(( \u1|u2|u0|H_pos [27] ) + ( GND ) + ( \u1|u2|u0|Add1~94  ))
// \u1|u2|u0|Add1~54  = CARRY(( \u1|u2|u0|H_pos [27] ) + ( GND ) + ( \u1|u2|u0|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~53_sumout ),
	.cout(\u1|u2|u0|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~53 .extended_lut = "off";
defparam \u1|u2|u0|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N22
dffeas \u1|u2|u0|H_pos[27] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[27] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N24
cyclonev_lcell_comb \u1|u2|u0|Add1~89 (
// Equation(s):
// \u1|u2|u0|Add1~89_sumout  = SUM(( \u1|u2|u0|H_pos [28] ) + ( GND ) + ( \u1|u2|u0|Add1~54  ))
// \u1|u2|u0|Add1~90  = CARRY(( \u1|u2|u0|H_pos [28] ) + ( GND ) + ( \u1|u2|u0|Add1~54  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|H_pos [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~89_sumout ),
	.cout(\u1|u2|u0|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~89 .extended_lut = "off";
defparam \u1|u2|u0|Add1~89 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N25
dffeas \u1|u2|u0|H_pos[28] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[28] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N27
cyclonev_lcell_comb \u1|u2|u0|Add1~85 (
// Equation(s):
// \u1|u2|u0|Add1~85_sumout  = SUM(( \u1|u2|u0|H_pos [29] ) + ( GND ) + ( \u1|u2|u0|Add1~90  ))
// \u1|u2|u0|Add1~86  = CARRY(( \u1|u2|u0|H_pos [29] ) + ( GND ) + ( \u1|u2|u0|Add1~90  ))

	.dataa(!\u1|u2|u0|H_pos [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add1~85_sumout ),
	.cout(\u1|u2|u0|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add1~85 .extended_lut = "off";
defparam \u1|u2|u0|Add1~85 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N29
dffeas \u1|u2|u0|H_pos[29] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[29] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N32
dffeas \u1|u2|u0|H_pos[30] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|H_pos [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|H_pos[30] .is_wysiwyg = "true";
defparam \u1|u2|u0|H_pos[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N51
cyclonev_lcell_comb \u1|u3|VGA_G[3]~3 (
// Equation(s):
// \u1|u3|VGA_G[3]~3_combout  = ( \u1|u3|VGA_G[3]~1_combout  & ( (\u1|u3|VGA_G[3]~0_combout  & (\u1|u3|VGA_G[3]~2_combout  & !\u1|u2|u0|H_pos [18])) ) )

	.dataa(!\u1|u3|VGA_G[3]~0_combout ),
	.datab(!\u1|u3|VGA_G[3]~2_combout ),
	.datac(!\u1|u2|u0|H_pos [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|u3|VGA_G[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[3]~3 .extended_lut = "off";
defparam \u1|u3|VGA_G[3]~3 .lut_mask = 64'h0000000010101010;
defparam \u1|u3|VGA_G[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N45
cyclonev_lcell_comb \u1|u3|LessThan5~0 (
// Equation(s):
// \u1|u3|LessThan5~0_combout  = ( \u1|u2|u0|H_pos [8] & ( (\u1|u2|u0|H_pos [7]) # (\u1|u2|u0|H_pos [6]) ) )

	.dataa(!\u1|u2|u0|H_pos [6]),
	.datab(!\u1|u2|u0|H_pos [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|u2|u0|H_pos [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan5~0 .extended_lut = "off";
defparam \u1|u3|LessThan5~0 .lut_mask = 64'h0000000077777777;
defparam \u1|u3|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N6
cyclonev_lcell_comb \u1|u3|LessThan5~1 (
// Equation(s):
// \u1|u3|LessThan5~1_combout  = ( !\u1|u3|LessThan5~0_combout  & ( !\u1|u2|u0|H_pos [10] & ( (!\u1|u2|u0|H_pos [30] & (!\u1|u2|u0|H_pos [31] & (\u1|u3|VGA_G[3]~3_combout  & !\u1|u2|u0|H_pos [9]))) ) ) )

	.dataa(!\u1|u2|u0|H_pos [30]),
	.datab(!\u1|u2|u0|H_pos [31]),
	.datac(!\u1|u3|VGA_G[3]~3_combout ),
	.datad(!\u1|u2|u0|H_pos [9]),
	.datae(!\u1|u3|LessThan5~0_combout ),
	.dataf(!\u1|u2|u0|H_pos [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan5~1 .extended_lut = "off";
defparam \u1|u3|LessThan5~1 .lut_mask = 64'h0800000000000000;
defparam \u1|u3|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N51
cyclonev_lcell_comb \u1|u3|LessThan4~1 (
// Equation(s):
// \u1|u3|LessThan4~1_combout  = ( !\u1|u2|u0|H_pos [9] & ( (!\u1|u2|u0|H_pos [8] & ((!\u1|u2|u0|H_pos [7]) # ((!\u1|u2|u0|H_pos [5] & !\u1|u2|u0|H_pos [6])))) ) )

	.dataa(!\u1|u2|u0|H_pos [8]),
	.datab(!\u1|u2|u0|H_pos [7]),
	.datac(!\u1|u2|u0|H_pos [5]),
	.datad(!\u1|u2|u0|H_pos [6]),
	.datae(!\u1|u2|u0|H_pos [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan4~1 .extended_lut = "off";
defparam \u1|u3|LessThan4~1 .lut_mask = 64'hA8880000A8880000;
defparam \u1|u3|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N36
cyclonev_lcell_comb \u1|u3|LessThan4~2 (
// Equation(s):
// \u1|u3|LessThan4~2_combout  = ( !\u1|u2|u0|H_pos [18] & ( \u1|u3|VGA_G[3]~1_combout  & ( (\u1|u3|LessThan4~1_combout  & (\u1|u3|VGA_G[3]~2_combout  & (\u1|u3|VGA_G[3]~0_combout  & !\u1|u2|u0|H_pos [10]))) ) ) )

	.dataa(!\u1|u3|LessThan4~1_combout ),
	.datab(!\u1|u3|VGA_G[3]~2_combout ),
	.datac(!\u1|u3|VGA_G[3]~0_combout ),
	.datad(!\u1|u2|u0|H_pos [10]),
	.datae(!\u1|u2|u0|H_pos [18]),
	.dataf(!\u1|u3|VGA_G[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan4~2 .extended_lut = "off";
defparam \u1|u3|LessThan4~2 .lut_mask = 64'h0000000001000000;
defparam \u1|u3|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N0
cyclonev_lcell_comb \u1|u2|u0|Add3~125 (
// Equation(s):
// \u1|u2|u0|Add3~125_sumout  = SUM(( \u1|u2|u0|V_pos[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \u1|u2|u0|Add3~126  = CARRY(( \u1|u2|u0|V_pos[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~125_sumout ),
	.cout(\u1|u2|u0|Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~125 .extended_lut = "off";
defparam \u1|u2|u0|Add3~125 .lut_mask = 64'h0000000000000F0F;
defparam \u1|u2|u0|Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N2
dffeas \u1|u2|u0|V_pos[0]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N3
cyclonev_lcell_comb \u1|u2|u0|Add3~121 (
// Equation(s):
// \u1|u2|u0|Add3~121_sumout  = SUM(( \u1|u2|u0|V_pos[1]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~126  ))
// \u1|u2|u0|Add3~122  = CARRY(( \u1|u2|u0|V_pos[1]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~126  ))

	.dataa(!\u1|u2|u0|V_pos[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~121_sumout ),
	.cout(\u1|u2|u0|Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~121 .extended_lut = "off";
defparam \u1|u2|u0|Add3~121 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N5
dffeas \u1|u2|u0|V_pos[1]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N6
cyclonev_lcell_comb \u1|u2|u0|Add3~117 (
// Equation(s):
// \u1|u2|u0|Add3~117_sumout  = SUM(( \u1|u2|u0|V_pos [2] ) + ( GND ) + ( \u1|u2|u0|Add3~122  ))
// \u1|u2|u0|Add3~118  = CARRY(( \u1|u2|u0|V_pos [2] ) + ( GND ) + ( \u1|u2|u0|Add3~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~117_sumout ),
	.cout(\u1|u2|u0|Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~117 .extended_lut = "off";
defparam \u1|u2|u0|Add3~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N7
dffeas \u1|u2|u0|V_pos[2] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[2] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N9
cyclonev_lcell_comb \u1|u2|u0|Add3~113 (
// Equation(s):
// \u1|u2|u0|Add3~113_sumout  = SUM(( \u1|u2|u0|V_pos [3] ) + ( GND ) + ( \u1|u2|u0|Add3~118  ))
// \u1|u2|u0|Add3~114  = CARRY(( \u1|u2|u0|V_pos [3] ) + ( GND ) + ( \u1|u2|u0|Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~113_sumout ),
	.cout(\u1|u2|u0|Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~113 .extended_lut = "off";
defparam \u1|u2|u0|Add3~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N11
dffeas \u1|u2|u0|V_pos[3] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[3] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N4
dffeas \u1|u2|u0|V_pos[1] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[1] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N1
dffeas \u1|u2|u0|V_pos[0] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[0] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N39
cyclonev_lcell_comb \u1|u3|VGA_VS~0 (
// Equation(s):
// \u1|u3|VGA_VS~0_combout  = ( \u1|u2|u0|V_pos [0] & ( \u1|u2|u0|V_pos [2] ) ) # ( !\u1|u2|u0|V_pos [0] & ( (\u1|u2|u0|V_pos [2] & \u1|u2|u0|V_pos [1]) ) )

	.dataa(!\u1|u2|u0|V_pos [2]),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|u2|u0|V_pos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_VS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_VS~0 .extended_lut = "off";
defparam \u1|u3|VGA_VS~0 .lut_mask = 64'h0505050555555555;
defparam \u1|u3|VGA_VS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N23
dffeas \u1|u2|u0|V_pos[7]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N12
cyclonev_lcell_comb \u1|u2|u0|Add3~9 (
// Equation(s):
// \u1|u2|u0|Add3~9_sumout  = SUM(( \u1|u2|u0|V_pos[4]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~114  ))
// \u1|u2|u0|Add3~10  = CARRY(( \u1|u2|u0|V_pos[4]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~114  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|V_pos[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~9_sumout ),
	.cout(\u1|u2|u0|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~9 .extended_lut = "off";
defparam \u1|u2|u0|Add3~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N14
dffeas \u1|u2|u0|V_pos[4]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N15
cyclonev_lcell_comb \u1|u2|u0|Add3~13 (
// Equation(s):
// \u1|u2|u0|Add3~13_sumout  = SUM(( \u1|u2|u0|V_pos[5]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~10  ))
// \u1|u2|u0|Add3~14  = CARRY(( \u1|u2|u0|V_pos[5]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~13_sumout ),
	.cout(\u1|u2|u0|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~13 .extended_lut = "off";
defparam \u1|u2|u0|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N17
dffeas \u1|u2|u0|V_pos[5]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N18
cyclonev_lcell_comb \u1|u2|u0|Add3~21 (
// Equation(s):
// \u1|u2|u0|Add3~21_sumout  = SUM(( \u1|u2|u0|V_pos[6]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~14  ))
// \u1|u2|u0|Add3~22  = CARRY(( \u1|u2|u0|V_pos[6]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~21_sumout ),
	.cout(\u1|u2|u0|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~21 .extended_lut = "off";
defparam \u1|u2|u0|Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N20
dffeas \u1|u2|u0|V_pos[6]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N21
cyclonev_lcell_comb \u1|u2|u0|Add3~17 (
// Equation(s):
// \u1|u2|u0|Add3~17_sumout  = SUM(( \u1|u2|u0|V_pos[7]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~22  ))
// \u1|u2|u0|Add3~18  = CARRY(( \u1|u2|u0|V_pos[7]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~22  ))

	.dataa(!\u1|u2|u0|V_pos[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~17_sumout ),
	.cout(\u1|u2|u0|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~17 .extended_lut = "off";
defparam \u1|u2|u0|Add3~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N22
dffeas \u1|u2|u0|V_pos[7] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[7] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N19
dffeas \u1|u2|u0|V_pos[6] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[6] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N33
cyclonev_lcell_comb \u1|u2|u0|LessThan3~1 (
// Equation(s):
// \u1|u2|u0|LessThan3~1_combout  = ( \u1|u2|u0|V_pos [7] & ( \u1|u2|u0|V_pos [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|u2|u0|V_pos [7]),
	.dataf(!\u1|u2|u0|V_pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u2|u0|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|LessThan3~1 .extended_lut = "off";
defparam \u1|u2|u0|LessThan3~1 .lut_mask = 64'h000000000000FFFF;
defparam \u1|u2|u0|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N13
dffeas \u1|u2|u0|V_pos[4] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[4] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N16
dffeas \u1|u2|u0|V_pos[5] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[5] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N42
cyclonev_lcell_comb \u1|u2|u0|LessThan1~0 (
// Equation(s):
// \u1|u2|u0|LessThan1~0_combout  = ( \u1|u2|u0|V_pos [5] & ( (\u1|u2|u0|LessThan3~1_combout  & (((\u1|u2|u0|V_pos [3] & \u1|u3|VGA_VS~0_combout )) # (\u1|u2|u0|V_pos [4]))) ) )

	.dataa(!\u1|u2|u0|V_pos [3]),
	.datab(!\u1|u3|VGA_VS~0_combout ),
	.datac(!\u1|u2|u0|LessThan3~1_combout ),
	.datad(!\u1|u2|u0|V_pos [4]),
	.datae(gnd),
	.dataf(!\u1|u2|u0|V_pos [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u2|u0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|LessThan1~0 .extended_lut = "off";
defparam \u1|u2|u0|LessThan1~0 .lut_mask = 64'h00000000010F010F;
defparam \u1|u2|u0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N24
cyclonev_lcell_comb \u1|u2|u0|Add3~5 (
// Equation(s):
// \u1|u2|u0|Add3~5_sumout  = SUM(( \u1|u2|u0|V_pos [8] ) + ( GND ) + ( \u1|u2|u0|Add3~18  ))
// \u1|u2|u0|Add3~6  = CARRY(( \u1|u2|u0|V_pos [8] ) + ( GND ) + ( \u1|u2|u0|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~5_sumout ),
	.cout(\u1|u2|u0|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~5 .extended_lut = "off";
defparam \u1|u2|u0|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N26
dffeas \u1|u2|u0|V_pos[8] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[8] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N27
cyclonev_lcell_comb \u1|u2|u0|Add3~1 (
// Equation(s):
// \u1|u2|u0|Add3~1_sumout  = SUM(( \u1|u2|u0|V_pos[9]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~6  ))
// \u1|u2|u0|Add3~2  = CARRY(( \u1|u2|u0|V_pos[9]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~6  ))

	.dataa(!\u1|u2|u0|V_pos[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~1_sumout ),
	.cout(\u1|u2|u0|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~1 .extended_lut = "off";
defparam \u1|u2|u0|Add3~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N30
cyclonev_lcell_comb \u1|u2|u0|Add3~33 (
// Equation(s):
// \u1|u2|u0|Add3~33_sumout  = SUM(( \u1|u2|u0|V_pos [10] ) + ( GND ) + ( \u1|u2|u0|Add3~2  ))
// \u1|u2|u0|Add3~34  = CARRY(( \u1|u2|u0|V_pos [10] ) + ( GND ) + ( \u1|u2|u0|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~33_sumout ),
	.cout(\u1|u2|u0|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~33 .extended_lut = "off";
defparam \u1|u2|u0|Add3~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N31
dffeas \u1|u2|u0|V_pos[10] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[10] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N33
cyclonev_lcell_comb \u1|u2|u0|Add3~37 (
// Equation(s):
// \u1|u2|u0|Add3~37_sumout  = SUM(( \u1|u2|u0|V_pos [11] ) + ( GND ) + ( \u1|u2|u0|Add3~34  ))
// \u1|u2|u0|Add3~38  = CARRY(( \u1|u2|u0|V_pos [11] ) + ( GND ) + ( \u1|u2|u0|Add3~34  ))

	.dataa(!\u1|u2|u0|V_pos [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~37_sumout ),
	.cout(\u1|u2|u0|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~37 .extended_lut = "off";
defparam \u1|u2|u0|Add3~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N35
dffeas \u1|u2|u0|V_pos[11] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[11] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N36
cyclonev_lcell_comb \u1|u2|u0|Add3~65 (
// Equation(s):
// \u1|u2|u0|Add3~65_sumout  = SUM(( \u1|u2|u0|V_pos [12] ) + ( GND ) + ( \u1|u2|u0|Add3~38  ))
// \u1|u2|u0|Add3~66  = CARRY(( \u1|u2|u0|V_pos [12] ) + ( GND ) + ( \u1|u2|u0|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~65_sumout ),
	.cout(\u1|u2|u0|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~65 .extended_lut = "off";
defparam \u1|u2|u0|Add3~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N38
dffeas \u1|u2|u0|V_pos[12] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[12] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N39
cyclonev_lcell_comb \u1|u2|u0|Add3~69 (
// Equation(s):
// \u1|u2|u0|Add3~69_sumout  = SUM(( \u1|u2|u0|V_pos [13] ) + ( GND ) + ( \u1|u2|u0|Add3~66  ))
// \u1|u2|u0|Add3~70  = CARRY(( \u1|u2|u0|V_pos [13] ) + ( GND ) + ( \u1|u2|u0|Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~69_sumout ),
	.cout(\u1|u2|u0|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~69 .extended_lut = "off";
defparam \u1|u2|u0|Add3~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N41
dffeas \u1|u2|u0|V_pos[13] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[13] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N42
cyclonev_lcell_comb \u1|u2|u0|Add3~73 (
// Equation(s):
// \u1|u2|u0|Add3~73_sumout  = SUM(( \u1|u2|u0|V_pos [14] ) + ( GND ) + ( \u1|u2|u0|Add3~70  ))
// \u1|u2|u0|Add3~74  = CARRY(( \u1|u2|u0|V_pos [14] ) + ( GND ) + ( \u1|u2|u0|Add3~70  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|V_pos [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~73_sumout ),
	.cout(\u1|u2|u0|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~73 .extended_lut = "off";
defparam \u1|u2|u0|Add3~73 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N43
dffeas \u1|u2|u0|V_pos[14] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[14] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N45
cyclonev_lcell_comb \u1|u2|u0|Add3~77 (
// Equation(s):
// \u1|u2|u0|Add3~77_sumout  = SUM(( \u1|u2|u0|V_pos[15]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~74  ))
// \u1|u2|u0|Add3~78  = CARRY(( \u1|u2|u0|V_pos[15]~DUPLICATE_q  ) + ( GND ) + ( \u1|u2|u0|Add3~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~77_sumout ),
	.cout(\u1|u2|u0|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~77 .extended_lut = "off";
defparam \u1|u2|u0|Add3~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N47
dffeas \u1|u2|u0|V_pos[15]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[15]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N48
cyclonev_lcell_comb \u1|u2|u0|Add3~81 (
// Equation(s):
// \u1|u2|u0|Add3~81_sumout  = SUM(( \u1|u2|u0|V_pos [16] ) + ( GND ) + ( \u1|u2|u0|Add3~78  ))
// \u1|u2|u0|Add3~82  = CARRY(( \u1|u2|u0|V_pos [16] ) + ( GND ) + ( \u1|u2|u0|Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~81_sumout ),
	.cout(\u1|u2|u0|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~81 .extended_lut = "off";
defparam \u1|u2|u0|Add3~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N50
dffeas \u1|u2|u0|V_pos[16] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[16] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N51
cyclonev_lcell_comb \u1|u2|u0|Add3~85 (
// Equation(s):
// \u1|u2|u0|Add3~85_sumout  = SUM(( \u1|u2|u0|V_pos [17] ) + ( GND ) + ( \u1|u2|u0|Add3~82  ))
// \u1|u2|u0|Add3~86  = CARRY(( \u1|u2|u0|V_pos [17] ) + ( GND ) + ( \u1|u2|u0|Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~85_sumout ),
	.cout(\u1|u2|u0|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~85 .extended_lut = "off";
defparam \u1|u2|u0|Add3~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N52
dffeas \u1|u2|u0|V_pos[17] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[17] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N54
cyclonev_lcell_comb \u1|u2|u0|Add3~89 (
// Equation(s):
// \u1|u2|u0|Add3~89_sumout  = SUM(( \u1|u2|u0|V_pos [18] ) + ( GND ) + ( \u1|u2|u0|Add3~86  ))
// \u1|u2|u0|Add3~90  = CARRY(( \u1|u2|u0|V_pos [18] ) + ( GND ) + ( \u1|u2|u0|Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~89_sumout ),
	.cout(\u1|u2|u0|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~89 .extended_lut = "off";
defparam \u1|u2|u0|Add3~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N56
dffeas \u1|u2|u0|V_pos[18] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[18] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N57
cyclonev_lcell_comb \u1|u2|u0|Add3~61 (
// Equation(s):
// \u1|u2|u0|Add3~61_sumout  = SUM(( \u1|u2|u0|V_pos [19] ) + ( GND ) + ( \u1|u2|u0|Add3~90  ))
// \u1|u2|u0|Add3~62  = CARRY(( \u1|u2|u0|V_pos [19] ) + ( GND ) + ( \u1|u2|u0|Add3~90  ))

	.dataa(!\u1|u2|u0|V_pos [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~61_sumout ),
	.cout(\u1|u2|u0|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~61 .extended_lut = "off";
defparam \u1|u2|u0|Add3~61 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N58
dffeas \u1|u2|u0|V_pos[19] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[19] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N0
cyclonev_lcell_comb \u1|u2|u0|Add3~93 (
// Equation(s):
// \u1|u2|u0|Add3~93_sumout  = SUM(( \u1|u2|u0|V_pos [20] ) + ( GND ) + ( \u1|u2|u0|Add3~62  ))
// \u1|u2|u0|Add3~94  = CARRY(( \u1|u2|u0|V_pos [20] ) + ( GND ) + ( \u1|u2|u0|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~93_sumout ),
	.cout(\u1|u2|u0|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~93 .extended_lut = "off";
defparam \u1|u2|u0|Add3~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N2
dffeas \u1|u2|u0|V_pos[20] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[20] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N3
cyclonev_lcell_comb \u1|u2|u0|Add3~97 (
// Equation(s):
// \u1|u2|u0|Add3~97_sumout  = SUM(( \u1|u2|u0|V_pos [21] ) + ( GND ) + ( \u1|u2|u0|Add3~94  ))
// \u1|u2|u0|Add3~98  = CARRY(( \u1|u2|u0|V_pos [21] ) + ( GND ) + ( \u1|u2|u0|Add3~94  ))

	.dataa(!\u1|u2|u0|V_pos [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~97_sumout ),
	.cout(\u1|u2|u0|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~97 .extended_lut = "off";
defparam \u1|u2|u0|Add3~97 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N5
dffeas \u1|u2|u0|V_pos[21] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[21] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N6
cyclonev_lcell_comb \u1|u2|u0|Add3~105 (
// Equation(s):
// \u1|u2|u0|Add3~105_sumout  = SUM(( \u1|u2|u0|V_pos [22] ) + ( GND ) + ( \u1|u2|u0|Add3~98  ))
// \u1|u2|u0|Add3~106  = CARRY(( \u1|u2|u0|V_pos [22] ) + ( GND ) + ( \u1|u2|u0|Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~105_sumout ),
	.cout(\u1|u2|u0|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~105 .extended_lut = "off";
defparam \u1|u2|u0|Add3~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N7
dffeas \u1|u2|u0|V_pos[22] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[22] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N9
cyclonev_lcell_comb \u1|u2|u0|Add3~109 (
// Equation(s):
// \u1|u2|u0|Add3~109_sumout  = SUM(( \u1|u2|u0|V_pos [23] ) + ( GND ) + ( \u1|u2|u0|Add3~106  ))
// \u1|u2|u0|Add3~110  = CARRY(( \u1|u2|u0|V_pos [23] ) + ( GND ) + ( \u1|u2|u0|Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~109_sumout ),
	.cout(\u1|u2|u0|Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~109 .extended_lut = "off";
defparam \u1|u2|u0|Add3~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N11
dffeas \u1|u2|u0|V_pos[23] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[23] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N12
cyclonev_lcell_comb \u1|u2|u0|Add3~41 (
// Equation(s):
// \u1|u2|u0|Add3~41_sumout  = SUM(( \u1|u2|u0|V_pos [24] ) + ( GND ) + ( \u1|u2|u0|Add3~110  ))
// \u1|u2|u0|Add3~42  = CARRY(( \u1|u2|u0|V_pos [24] ) + ( GND ) + ( \u1|u2|u0|Add3~110  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|V_pos [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~41_sumout ),
	.cout(\u1|u2|u0|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~41 .extended_lut = "off";
defparam \u1|u2|u0|Add3~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N14
dffeas \u1|u2|u0|V_pos[24] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[24] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N15
cyclonev_lcell_comb \u1|u2|u0|Add3~45 (
// Equation(s):
// \u1|u2|u0|Add3~45_sumout  = SUM(( \u1|u2|u0|V_pos [25] ) + ( GND ) + ( \u1|u2|u0|Add3~42  ))
// \u1|u2|u0|Add3~46  = CARRY(( \u1|u2|u0|V_pos [25] ) + ( GND ) + ( \u1|u2|u0|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~45_sumout ),
	.cout(\u1|u2|u0|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~45 .extended_lut = "off";
defparam \u1|u2|u0|Add3~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N17
dffeas \u1|u2|u0|V_pos[25] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[25] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N18
cyclonev_lcell_comb \u1|u2|u0|Add3~49 (
// Equation(s):
// \u1|u2|u0|Add3~49_sumout  = SUM(( \u1|u2|u0|V_pos [26] ) + ( GND ) + ( \u1|u2|u0|Add3~46  ))
// \u1|u2|u0|Add3~50  = CARRY(( \u1|u2|u0|V_pos [26] ) + ( GND ) + ( \u1|u2|u0|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~49_sumout ),
	.cout(\u1|u2|u0|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~49 .extended_lut = "off";
defparam \u1|u2|u0|Add3~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N20
dffeas \u1|u2|u0|V_pos[26] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[26] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N21
cyclonev_lcell_comb \u1|u2|u0|Add3~53 (
// Equation(s):
// \u1|u2|u0|Add3~53_sumout  = SUM(( \u1|u2|u0|V_pos [27] ) + ( GND ) + ( \u1|u2|u0|Add3~50  ))
// \u1|u2|u0|Add3~54  = CARRY(( \u1|u2|u0|V_pos [27] ) + ( GND ) + ( \u1|u2|u0|Add3~50  ))

	.dataa(!\u1|u2|u0|V_pos [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~53_sumout ),
	.cout(\u1|u2|u0|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~53 .extended_lut = "off";
defparam \u1|u2|u0|Add3~53 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N23
dffeas \u1|u2|u0|V_pos[27] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[27] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N24
cyclonev_lcell_comb \u1|u2|u0|Add3~57 (
// Equation(s):
// \u1|u2|u0|Add3~57_sumout  = SUM(( \u1|u2|u0|V_pos [28] ) + ( GND ) + ( \u1|u2|u0|Add3~54  ))
// \u1|u2|u0|Add3~58  = CARRY(( \u1|u2|u0|V_pos [28] ) + ( GND ) + ( \u1|u2|u0|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~57_sumout ),
	.cout(\u1|u2|u0|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~57 .extended_lut = "off";
defparam \u1|u2|u0|Add3~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N26
dffeas \u1|u2|u0|V_pos[28] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[28] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N42
cyclonev_lcell_comb \u1|u3|VGA_G[3]~6 (
// Equation(s):
// \u1|u3|VGA_G[3]~6_combout  = ( !\u1|u2|u0|V_pos [27] & ( !\u1|u2|u0|V_pos [19] & ( (!\u1|u2|u0|V_pos [28] & (!\u1|u2|u0|V_pos [25] & (!\u1|u2|u0|V_pos [26] & !\u1|u2|u0|V_pos [24]))) ) ) )

	.dataa(!\u1|u2|u0|V_pos [28]),
	.datab(!\u1|u2|u0|V_pos [25]),
	.datac(!\u1|u2|u0|V_pos [26]),
	.datad(!\u1|u2|u0|V_pos [24]),
	.datae(!\u1|u2|u0|V_pos [27]),
	.dataf(!\u1|u2|u0|V_pos [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[3]~6 .extended_lut = "off";
defparam \u1|u3|VGA_G[3]~6 .lut_mask = 64'h8000000000000000;
defparam \u1|u3|VGA_G[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N27
cyclonev_lcell_comb \u1|u2|u0|Add3~101 (
// Equation(s):
// \u1|u2|u0|Add3~101_sumout  = SUM(( \u1|u2|u0|V_pos [29] ) + ( GND ) + ( \u1|u2|u0|Add3~58  ))
// \u1|u2|u0|Add3~102  = CARRY(( \u1|u2|u0|V_pos [29] ) + ( GND ) + ( \u1|u2|u0|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u2|u0|V_pos [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~101_sumout ),
	.cout(\u1|u2|u0|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~101 .extended_lut = "off";
defparam \u1|u2|u0|Add3~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|u2|u0|Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N28
dffeas \u1|u2|u0|V_pos[29] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[29] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N48
cyclonev_lcell_comb \u1|u3|VGA_G[3]~8 (
// Equation(s):
// \u1|u3|VGA_G[3]~8_combout  = ( !\u1|u2|u0|V_pos [20] & ( !\u1|u2|u0|V_pos [18] & ( (!\u1|u2|u0|V_pos [22] & (!\u1|u2|u0|V_pos [23] & (!\u1|u2|u0|V_pos [21] & !\u1|u2|u0|V_pos [29]))) ) ) )

	.dataa(!\u1|u2|u0|V_pos [22]),
	.datab(!\u1|u2|u0|V_pos [23]),
	.datac(!\u1|u2|u0|V_pos [21]),
	.datad(!\u1|u2|u0|V_pos [29]),
	.datae(!\u1|u2|u0|V_pos [20]),
	.dataf(!\u1|u2|u0|V_pos [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[3]~8 .extended_lut = "off";
defparam \u1|u3|VGA_G[3]~8 .lut_mask = 64'h8000000000000000;
defparam \u1|u3|VGA_G[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N30
cyclonev_lcell_comb \u1|u2|u0|Add3~25 (
// Equation(s):
// \u1|u2|u0|Add3~25_sumout  = SUM(( \u1|u2|u0|V_pos [30] ) + ( GND ) + ( \u1|u2|u0|Add3~102  ))
// \u1|u2|u0|Add3~26  = CARRY(( \u1|u2|u0|V_pos [30] ) + ( GND ) + ( \u1|u2|u0|Add3~102  ))

	.dataa(gnd),
	.datab(!\u1|u2|u0|V_pos [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~25_sumout ),
	.cout(\u1|u2|u0|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~25 .extended_lut = "off";
defparam \u1|u2|u0|Add3~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|u2|u0|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N32
dffeas \u1|u2|u0|V_pos[30] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[30] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N33
cyclonev_lcell_comb \u1|u2|u0|Add3~29 (
// Equation(s):
// \u1|u2|u0|Add3~29_sumout  = SUM(( \u1|u2|u0|V_pos [31] ) + ( GND ) + ( \u1|u2|u0|Add3~26  ))

	.dataa(!\u1|u2|u0|V_pos [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|u2|u0|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|u2|u0|Add3~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|Add3~29 .extended_lut = "off";
defparam \u1|u2|u0|Add3~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|u2|u0|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N35
dffeas \u1|u2|u0|V_pos[31] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[31] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N34
dffeas \u1|u2|u0|V_pos[11]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N36
cyclonev_lcell_comb \u1|u3|VGA_G[3]~5 (
// Equation(s):
// \u1|u3|VGA_G[3]~5_combout  = ( !\u1|u2|u0|V_pos[11]~DUPLICATE_q  & ( (!\u1|u2|u0|V_pos [30] & (!\u1|u2|u0|V_pos [31] & !\u1|u2|u0|V_pos [10])) ) )

	.dataa(gnd),
	.datab(!\u1|u2|u0|V_pos [30]),
	.datac(!\u1|u2|u0|V_pos [31]),
	.datad(!\u1|u2|u0|V_pos [10]),
	.datae(gnd),
	.dataf(!\u1|u2|u0|V_pos[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[3]~5 .extended_lut = "off";
defparam \u1|u3|VGA_G[3]~5 .lut_mask = 64'hC000C00000000000;
defparam \u1|u3|VGA_G[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N49
dffeas \u1|u2|u0|V_pos[16]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[16]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N46
dffeas \u1|u2|u0|V_pos[15] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[15] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N12
cyclonev_lcell_comb \u1|u3|VGA_G[3]~7 (
// Equation(s):
// \u1|u3|VGA_G[3]~7_combout  = ( !\u1|u2|u0|V_pos [14] & ( !\u1|u2|u0|V_pos [15] & ( (!\u1|u2|u0|V_pos [12] & (!\u1|u2|u0|V_pos[16]~DUPLICATE_q  & (!\u1|u2|u0|V_pos [17] & !\u1|u2|u0|V_pos [13]))) ) ) )

	.dataa(!\u1|u2|u0|V_pos [12]),
	.datab(!\u1|u2|u0|V_pos[16]~DUPLICATE_q ),
	.datac(!\u1|u2|u0|V_pos [17]),
	.datad(!\u1|u2|u0|V_pos [13]),
	.datae(!\u1|u2|u0|V_pos [14]),
	.dataf(!\u1|u2|u0|V_pos [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[3]~7 .extended_lut = "off";
defparam \u1|u3|VGA_G[3]~7 .lut_mask = 64'h8000000000000000;
defparam \u1|u3|VGA_G[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N18
cyclonev_lcell_comb \u1|u3|VGA_G[3]~14 (
// Equation(s):
// \u1|u3|VGA_G[3]~14_combout  = ( \u1|u3|VGA_G[3]~5_combout  & ( \u1|u3|VGA_G[3]~7_combout  & ( (\u1|u3|VGA_G[3]~6_combout  & \u1|u3|VGA_G[3]~8_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u1|u3|VGA_G[3]~6_combout ),
	.datac(!\u1|u3|VGA_G[3]~8_combout ),
	.datad(gnd),
	.datae(!\u1|u3|VGA_G[3]~5_combout ),
	.dataf(!\u1|u3|VGA_G[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[3]~14 .extended_lut = "off";
defparam \u1|u3|VGA_G[3]~14 .lut_mask = 64'h0000000000000303;
defparam \u1|u3|VGA_G[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N27
cyclonev_lcell_comb \u1|u2|u0|LessThan1~1 (
// Equation(s):
// \u1|u2|u0|LessThan1~1_combout  = ( \u1|u2|u0|V_pos [9] & ( \u1|u3|VGA_G[3]~14_combout  & ( (\u1|u2|u0|V_pos [8]) # (\u1|u2|u0|LessThan1~0_combout ) ) ) ) # ( \u1|u2|u0|V_pos [9] & ( !\u1|u3|VGA_G[3]~14_combout  ) ) # ( !\u1|u2|u0|V_pos [9] & ( 
// !\u1|u3|VGA_G[3]~14_combout  ) )

	.dataa(gnd),
	.datab(!\u1|u2|u0|LessThan1~0_combout ),
	.datac(!\u1|u2|u0|V_pos [8]),
	.datad(gnd),
	.datae(!\u1|u2|u0|V_pos [9]),
	.dataf(!\u1|u3|VGA_G[3]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u2|u0|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|LessThan1~1 .extended_lut = "off";
defparam \u1|u2|u0|LessThan1~1 .lut_mask = 64'hFFFFFFFF00003F3F;
defparam \u1|u2|u0|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N29
dffeas \u1|u2|u0|V_pos[9]~DUPLICATE (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N28
dffeas \u1|u2|u0|V_pos[9] (
	.clk(\u1|u1|u1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|u2|u0|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|u2|u0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\u1|u2|u0|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|u0|V_pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|u0|V_pos[9] .is_wysiwyg = "true";
defparam \u1|u2|u0|V_pos[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N6
cyclonev_lcell_comb \u1|u2|u0|LessThan3~0 (
// Equation(s):
// \u1|u2|u0|LessThan3~0_combout  = ( \u1|u2|u0|V_pos [7] & ( \u1|u2|u0|V_pos [5] & ( (\u1|u2|u0|V_pos [9] & ((\u1|u2|u0|V_pos [6]) # (\u1|u2|u0|V_pos [8]))) ) ) ) # ( !\u1|u2|u0|V_pos [7] & ( \u1|u2|u0|V_pos [5] & ( (\u1|u2|u0|V_pos [9] & \u1|u2|u0|V_pos 
// [8]) ) ) ) # ( \u1|u2|u0|V_pos [7] & ( !\u1|u2|u0|V_pos [5] & ( (\u1|u2|u0|V_pos [9] & (((\u1|u2|u0|V_pos [4] & \u1|u2|u0|V_pos [6])) # (\u1|u2|u0|V_pos [8]))) ) ) ) # ( !\u1|u2|u0|V_pos [7] & ( !\u1|u2|u0|V_pos [5] & ( (\u1|u2|u0|V_pos [9] & 
// \u1|u2|u0|V_pos [8]) ) ) )

	.dataa(!\u1|u2|u0|V_pos [9]),
	.datab(!\u1|u2|u0|V_pos [8]),
	.datac(!\u1|u2|u0|V_pos [4]),
	.datad(!\u1|u2|u0|V_pos [6]),
	.datae(!\u1|u2|u0|V_pos [7]),
	.dataf(!\u1|u2|u0|V_pos [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u2|u0|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|LessThan3~0 .extended_lut = "off";
defparam \u1|u2|u0|LessThan3~0 .lut_mask = 64'h1111111511111155;
defparam \u1|u2|u0|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N12
cyclonev_lcell_comb \u1|u2|u0|LessThan2~0 (
// Equation(s):
// \u1|u2|u0|LessThan2~0_combout  = ( \u1|u2|u0|H_pos [9] & ( \u1|u2|u0|H_pos [10] ) ) # ( !\u1|u2|u0|H_pos [9] & ( (\u1|u2|u0|H_pos [10] & \u1|u2|u0|H_pos [8]) ) )

	.dataa(gnd),
	.datab(!\u1|u2|u0|H_pos [10]),
	.datac(gnd),
	.datad(!\u1|u2|u0|H_pos [8]),
	.datae(gnd),
	.dataf(!\u1|u2|u0|H_pos [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u2|u0|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|LessThan2~0 .extended_lut = "off";
defparam \u1|u2|u0|LessThan2~0 .lut_mask = 64'h0033003333333333;
defparam \u1|u2|u0|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N54
cyclonev_lcell_comb \u1|u2|u0|valid_video~0 (
// Equation(s):
// \u1|u2|u0|valid_video~0_combout  = ( \u1|u3|VGA_G[3]~5_combout  & ( \u1|u3|VGA_G[3]~7_combout  & ( (!\u1|u2|u0|LessThan3~0_combout  & (\u1|u3|VGA_G[3]~6_combout  & (\u1|u3|VGA_G[3]~8_combout  & !\u1|u2|u0|LessThan2~0_combout ))) ) ) )

	.dataa(!\u1|u2|u0|LessThan3~0_combout ),
	.datab(!\u1|u3|VGA_G[3]~6_combout ),
	.datac(!\u1|u3|VGA_G[3]~8_combout ),
	.datad(!\u1|u2|u0|LessThan2~0_combout ),
	.datae(!\u1|u3|VGA_G[3]~5_combout ),
	.dataf(!\u1|u3|VGA_G[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u2|u0|valid_video~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|valid_video~0 .extended_lut = "off";
defparam \u1|u2|u0|valid_video~0 .lut_mask = 64'h0000000000000200;
defparam \u1|u2|u0|valid_video~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N15
cyclonev_lcell_comb \u1|u3|VGA_R[7]~0 (
// Equation(s):
// \u1|u3|VGA_R[7]~0_combout  = ( \u1|u3|LessThan4~0_combout  & ( (\u1|u3|VGA_G[3]~3_combout  & (!\u1|u3|LessThan4~2_combout  & \u1|u2|u0|valid_video~0_combout )) ) )

	.dataa(!\u1|u3|VGA_G[3]~3_combout ),
	.datab(gnd),
	.datac(!\u1|u3|LessThan4~2_combout ),
	.datad(!\u1|u2|u0|valid_video~0_combout ),
	.datae(gnd),
	.dataf(!\u1|u3|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_R[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_R[7]~0 .extended_lut = "off";
defparam \u1|u3|VGA_R[7]~0 .lut_mask = 64'h0000000000500050;
defparam \u1|u3|VGA_R[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N30
cyclonev_lcell_comb \u1|u3|LessThan6~0 (
// Equation(s):
// \u1|u3|LessThan6~0_combout  = ( \u1|u2|u0|H_pos [7] & ( (\u1|u2|u0|H_pos [6] & (\u1|u2|u0|H_pos [5] & \u1|u2|u0|H_pos [8])) ) )

	.dataa(!\u1|u2|u0|H_pos [6]),
	.datab(!\u1|u2|u0|H_pos [5]),
	.datac(!\u1|u2|u0|H_pos [8]),
	.datad(gnd),
	.datae(!\u1|u2|u0|H_pos [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan6~0 .extended_lut = "off";
defparam \u1|u3|LessThan6~0 .lut_mask = 64'h0000010100000101;
defparam \u1|u3|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N3
cyclonev_lcell_comb \u1|u3|LessThan6~1 (
// Equation(s):
// \u1|u3|LessThan6~1_combout  = ( \u1|u3|LessThan4~0_combout  & ( (\u1|u3|VGA_G[3]~3_combout  & (!\u1|u2|u0|H_pos [10] & (!\u1|u2|u0|H_pos [9] & !\u1|u3|LessThan6~0_combout ))) ) )

	.dataa(!\u1|u3|VGA_G[3]~3_combout ),
	.datab(!\u1|u2|u0|H_pos [10]),
	.datac(!\u1|u2|u0|H_pos [9]),
	.datad(!\u1|u3|LessThan6~0_combout ),
	.datae(gnd),
	.dataf(!\u1|u3|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan6~1 .extended_lut = "off";
defparam \u1|u3|LessThan6~1 .lut_mask = 64'h0000000040004000;
defparam \u1|u3|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N36
cyclonev_lcell_comb \u1|u3|VGA_B[0]~0 (
// Equation(s):
// \u1|u3|VGA_B[0]~0_combout  = ( \u1|u2|u0|H_pos [6] & ( \u1|u2|u0|H_pos [10] & ( (((\u1|u2|u0|H_pos [7]) # (\u1|u2|u0|H_pos [9])) # (\u1|u2|u0|H_pos [5])) # (\u1|u2|u0|H_pos [8]) ) ) ) # ( !\u1|u2|u0|H_pos [6] & ( \u1|u2|u0|H_pos [10] & ( ((\u1|u2|u0|H_pos 
// [7]) # (\u1|u2|u0|H_pos [9])) # (\u1|u2|u0|H_pos [8]) ) ) )

	.dataa(!\u1|u2|u0|H_pos [8]),
	.datab(!\u1|u2|u0|H_pos [5]),
	.datac(!\u1|u2|u0|H_pos [9]),
	.datad(!\u1|u2|u0|H_pos [7]),
	.datae(!\u1|u2|u0|H_pos [6]),
	.dataf(!\u1|u2|u0|H_pos [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_B[0]~0 .extended_lut = "off";
defparam \u1|u3|VGA_B[0]~0 .lut_mask = 64'h000000005FFF7FFF;
defparam \u1|u3|VGA_B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N30
cyclonev_lcell_comb \u1|u3|VGA_B[0]~1 (
// Equation(s):
// \u1|u3|VGA_B[0]~1_combout  = ( \u1|u3|LessThan6~1_combout  & ( \u1|u3|VGA_B[0]~0_combout  ) ) # ( !\u1|u3|LessThan6~1_combout  & ( \u1|u3|VGA_B[0]~0_combout  ) ) # ( \u1|u3|LessThan6~1_combout  & ( !\u1|u3|VGA_B[0]~0_combout  ) ) # ( 
// !\u1|u3|LessThan6~1_combout  & ( !\u1|u3|VGA_B[0]~0_combout  & ( ((!\u1|u3|VGA_G[3]~4_combout ) # (!\u1|u3|VGA_R[7]~0_combout )) # (\u1|u3|LessThan5~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u1|u3|LessThan5~1_combout ),
	.datac(!\u1|u3|VGA_G[3]~4_combout ),
	.datad(!\u1|u3|VGA_R[7]~0_combout ),
	.datae(!\u1|u3|LessThan6~1_combout ),
	.dataf(!\u1|u3|VGA_B[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_B[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_B[0]~1 .extended_lut = "off";
defparam \u1|u3|VGA_B[0]~1 .lut_mask = 64'hFFF3FFFFFFFFFFFF;
defparam \u1|u3|VGA_B[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N48
cyclonev_lcell_comb \u1|u3|LessThan4~3 (
// Equation(s):
// \u1|u3|LessThan4~3_combout  = (\u1|u3|LessThan4~0_combout  & \u1|u3|LessThan4~2_combout )

	.dataa(!\u1|u3|LessThan4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|u3|LessThan4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan4~3 .extended_lut = "off";
defparam \u1|u3|LessThan4~3 .lut_mask = 64'h0055005500550055;
defparam \u1|u3|LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N57
cyclonev_lcell_comb \u1|u2|u0|valid_video (
// Equation(s):
// \u1|u2|u0|valid_video~combout  = (\u1|u3|VGA_G[3]~4_combout  & \u1|u2|u0|valid_video~0_combout )

	.dataa(gnd),
	.datab(!\u1|u3|VGA_G[3]~4_combout ),
	.datac(gnd),
	.datad(!\u1|u2|u0|valid_video~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u2|u0|valid_video~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u2|u0|valid_video .extended_lut = "off";
defparam \u1|u2|u0|valid_video .lut_mask = 64'h0033003300330033;
defparam \u1|u2|u0|valid_video .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N6
cyclonev_lcell_comb \u1|u3|VGA_B[1]~2 (
// Equation(s):
// \u1|u3|VGA_B[1]~2_combout  = ( \u1|u2|u0|valid_video~combout  & ( \u1|u3|VGA_B[0]~0_combout  & ( \u1|u3|LessThan4~3_combout  ) ) ) # ( \u1|u2|u0|valid_video~combout  & ( !\u1|u3|VGA_B[0]~0_combout  & ( ((\u1|u3|VGA_G[3]~4_combout  & 
// (!\u1|u3|LessThan5~1_combout  & !\u1|u3|LessThan6~1_combout ))) # (\u1|u3|LessThan4~3_combout ) ) ) )

	.dataa(!\u1|u3|VGA_G[3]~4_combout ),
	.datab(!\u1|u3|LessThan5~1_combout ),
	.datac(!\u1|u3|LessThan6~1_combout ),
	.datad(!\u1|u3|LessThan4~3_combout ),
	.datae(!\u1|u2|u0|valid_video~combout ),
	.dataf(!\u1|u3|VGA_B[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_B[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_B[1]~2 .extended_lut = "off";
defparam \u1|u3|VGA_B[1]~2 .lut_mask = 64'h000040FF000000FF;
defparam \u1|u3|VGA_B[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N9
cyclonev_lcell_comb \u1|u3|VGA_G[7]~9 (
// Equation(s):
// \u1|u3|VGA_G[7]~9_combout  = ( \u1|u2|u0|H_pos [8] & ( (!\u1|u2|u0|H_pos [9] & (!\u1|u2|u0|H_pos [7] & !\u1|u2|u0|H_pos [6])) ) ) # ( !\u1|u2|u0|H_pos [8] & ( !\u1|u2|u0|H_pos [9] ) )

	.dataa(!\u1|u2|u0|H_pos [9]),
	.datab(!\u1|u2|u0|H_pos [7]),
	.datac(gnd),
	.datad(!\u1|u2|u0|H_pos [6]),
	.datae(gnd),
	.dataf(!\u1|u2|u0|H_pos [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[7]~9 .extended_lut = "off";
defparam \u1|u3|VGA_G[7]~9 .lut_mask = 64'hAAAAAAAA88008800;
defparam \u1|u3|VGA_G[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N3
cyclonev_lcell_comb \u1|u3|LessThan7~0 (
// Equation(s):
// \u1|u3|LessThan7~0_combout  = ( \u1|u2|u0|H_pos [8] & ( \u1|u2|u0|H_pos [9] ) ) # ( !\u1|u2|u0|H_pos [8] & ( (\u1|u2|u0|H_pos [9] & \u1|u2|u0|H_pos [7]) ) )

	.dataa(!\u1|u2|u0|H_pos [9]),
	.datab(!\u1|u2|u0|H_pos [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|u2|u0|H_pos [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan7~0 .extended_lut = "off";
defparam \u1|u3|LessThan7~0 .lut_mask = 64'h1111111155555555;
defparam \u1|u3|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N42
cyclonev_lcell_comb \u1|u3|VGA_B[2]~3 (
// Equation(s):
// \u1|u3|VGA_B[2]~3_combout  = ( \u1|u3|VGA_G[7]~9_combout  & ( \u1|u3|LessThan7~0_combout  & ( (\u1|u3|VGA_G[3]~4_combout  & (\u1|u2|u0|valid_video~0_combout  & ((!\u1|u2|u0|H_pos [10]) # (!\u1|u3|VGA_B[0]~0_combout )))) ) ) ) # ( 
// !\u1|u3|VGA_G[7]~9_combout  & ( \u1|u3|LessThan7~0_combout  & ( (\u1|u3|VGA_G[3]~4_combout  & (!\u1|u3|VGA_B[0]~0_combout  & \u1|u2|u0|valid_video~0_combout )) ) ) ) # ( \u1|u3|VGA_G[7]~9_combout  & ( !\u1|u3|LessThan7~0_combout  & ( 
// (\u1|u3|VGA_G[3]~4_combout  & (\u1|u2|u0|valid_video~0_combout  & ((!\u1|u2|u0|H_pos [10]) # (!\u1|u3|VGA_B[0]~0_combout )))) ) ) ) # ( !\u1|u3|VGA_G[7]~9_combout  & ( !\u1|u3|LessThan7~0_combout  & ( (\u1|u3|VGA_G[3]~4_combout  & (\u1|u2|u0|H_pos [10] & 
// (!\u1|u3|VGA_B[0]~0_combout  & \u1|u2|u0|valid_video~0_combout ))) ) ) )

	.dataa(!\u1|u3|VGA_G[3]~4_combout ),
	.datab(!\u1|u2|u0|H_pos [10]),
	.datac(!\u1|u3|VGA_B[0]~0_combout ),
	.datad(!\u1|u2|u0|valid_video~0_combout ),
	.datae(!\u1|u3|VGA_G[7]~9_combout ),
	.dataf(!\u1|u3|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_B[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_B[2]~3 .extended_lut = "off";
defparam \u1|u3|VGA_B[2]~3 .lut_mask = 64'h0010005400500054;
defparam \u1|u3|VGA_B[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N6
cyclonev_lcell_comb \u1|u3|LessThan8~0 (
// Equation(s):
// \u1|u3|LessThan8~0_combout  = ( \u1|u2|u0|H_pos [8] & ( (\u1|u2|u0|H_pos [9] & (((\u1|u2|u0|H_pos [5]) # (\u1|u2|u0|H_pos [6])) # (\u1|u2|u0|H_pos [7]))) ) )

	.dataa(!\u1|u2|u0|H_pos [9]),
	.datab(!\u1|u2|u0|H_pos [7]),
	.datac(!\u1|u2|u0|H_pos [6]),
	.datad(!\u1|u2|u0|H_pos [5]),
	.datae(gnd),
	.dataf(!\u1|u2|u0|H_pos [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan8~0 .extended_lut = "off";
defparam \u1|u3|LessThan8~0 .lut_mask = 64'h0000000015551555;
defparam \u1|u3|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N24
cyclonev_lcell_comb \u1|u3|LessThan8~1 (
// Equation(s):
// \u1|u3|LessThan8~1_combout  = ( !\u1|u2|u0|H_pos [18] & ( \u1|u3|VGA_G[3]~1_combout  & ( (!\u1|u3|LessThan8~0_combout  & (\u1|u3|VGA_G[3]~2_combout  & (\u1|u3|VGA_G[3]~0_combout  & !\u1|u2|u0|H_pos [10]))) ) ) )

	.dataa(!\u1|u3|LessThan8~0_combout ),
	.datab(!\u1|u3|VGA_G[3]~2_combout ),
	.datac(!\u1|u3|VGA_G[3]~0_combout ),
	.datad(!\u1|u2|u0|H_pos [10]),
	.datae(!\u1|u2|u0|H_pos [18]),
	.dataf(!\u1|u3|VGA_G[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan8~1 .extended_lut = "off";
defparam \u1|u3|LessThan8~1 .lut_mask = 64'h0000000002000000;
defparam \u1|u3|LessThan8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N48
cyclonev_lcell_comb \u1|u3|VGA_RGB~1 (
// Equation(s):
// \u1|u3|VGA_RGB~1_combout  = ( \u1|u3|LessThan8~1_combout  & ( (!\u1|u2|u0|H_pos [30]) # ((!\u1|u2|u0|H_pos [10] & (!\u1|u3|LessThan7~0_combout  & \u1|u3|VGA_G[3]~4_combout ))) ) ) # ( !\u1|u3|LessThan8~1_combout  & ( (!\u1|u2|u0|H_pos [10] & 
// (!\u1|u3|LessThan7~0_combout  & \u1|u3|VGA_G[3]~4_combout )) ) )

	.dataa(!\u1|u2|u0|H_pos [30]),
	.datab(!\u1|u2|u0|H_pos [10]),
	.datac(!\u1|u3|LessThan7~0_combout ),
	.datad(!\u1|u3|VGA_G[3]~4_combout ),
	.datae(gnd),
	.dataf(!\u1|u3|LessThan8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_RGB~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_RGB~1 .extended_lut = "off";
defparam \u1|u3|VGA_RGB~1 .lut_mask = 64'h00C000C0AAEAAAEA;
defparam \u1|u3|VGA_RGB~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N15
cyclonev_lcell_comb \u1|u3|VGA_RGB~0 (
// Equation(s):
// \u1|u3|VGA_RGB~0_combout  = ( !\u1|u2|u0|H_pos [30] & ( (\u1|u3|VGA_G[3]~3_combout  & (!\u1|u2|u0|H_pos [31] & !\u1|u3|VGA_B[0]~0_combout )) ) )

	.dataa(!\u1|u3|VGA_G[3]~3_combout ),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos [31]),
	.datad(!\u1|u3|VGA_B[0]~0_combout ),
	.datae(gnd),
	.dataf(!\u1|u2|u0|H_pos [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_RGB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_RGB~0 .extended_lut = "off";
defparam \u1|u3|VGA_RGB~0 .lut_mask = 64'h5000500000000000;
defparam \u1|u3|VGA_RGB~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N48
cyclonev_lcell_comb \u1|u3|VGA_B[3]~4 (
// Equation(s):
// \u1|u3|VGA_B[3]~4_combout  = ( \u1|u3|VGA_RGB~0_combout  & ( \u1|u3|VGA_R[7]~0_combout  & ( (\u1|u3|VGA_RGB~1_combout ) # (\u1|u3|LessThan5~1_combout ) ) ) ) # ( !\u1|u3|VGA_RGB~0_combout  & ( \u1|u3|VGA_R[7]~0_combout  ) ) # ( \u1|u3|VGA_RGB~0_combout  & 
// ( !\u1|u3|VGA_R[7]~0_combout  ) ) # ( !\u1|u3|VGA_RGB~0_combout  & ( !\u1|u3|VGA_R[7]~0_combout  ) )

	.dataa(gnd),
	.datab(!\u1|u3|LessThan5~1_combout ),
	.datac(!\u1|u3|VGA_RGB~1_combout ),
	.datad(gnd),
	.datae(!\u1|u3|VGA_RGB~0_combout ),
	.dataf(!\u1|u3|VGA_R[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_B[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_B[3]~4 .extended_lut = "off";
defparam \u1|u3|VGA_B[3]~4 .lut_mask = 64'hFFFFFFFFFFFF3F3F;
defparam \u1|u3|VGA_B[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N27
cyclonev_lcell_comb \u1|u3|VGA_B[4]~5 (
// Equation(s):
// \u1|u3|VGA_B[4]~5_combout  = ( \u1|u3|VGA_RGB~0_combout  & ( \u1|u3|VGA_R[7]~0_combout  & ( (!\u1|u3|VGA_RGB~1_combout ) # (\u1|u3|LessThan5~1_combout ) ) ) ) # ( !\u1|u3|VGA_RGB~0_combout  & ( \u1|u3|VGA_R[7]~0_combout  & ( \u1|u3|LessThan5~1_combout  ) 
// ) )

	.dataa(!\u1|u3|VGA_RGB~1_combout ),
	.datab(gnd),
	.datac(!\u1|u3|LessThan5~1_combout ),
	.datad(gnd),
	.datae(!\u1|u3|VGA_RGB~0_combout ),
	.dataf(!\u1|u3|VGA_R[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_B[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_B[4]~5 .extended_lut = "off";
defparam \u1|u3|VGA_B[4]~5 .lut_mask = 64'h000000000F0FAFAF;
defparam \u1|u3|VGA_B[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N0
cyclonev_lcell_comb \u1|u3|VGA_G[3]~10 (
// Equation(s):
// \u1|u3|VGA_G[3]~10_combout  = ( !\u1|u3|LessThan7~0_combout  & ( (\u1|u3|VGA_G[3]~4_combout  & !\u1|u2|u0|H_pos [10]) ) )

	.dataa(!\u1|u3|VGA_G[3]~4_combout ),
	.datab(!\u1|u2|u0|H_pos [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|u3|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[3]~10 .extended_lut = "off";
defparam \u1|u3|VGA_G[3]~10 .lut_mask = 64'h4444444400000000;
defparam \u1|u3|VGA_G[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N39
cyclonev_lcell_comb \u1|u3|VGA_B[5]~6 (
// Equation(s):
// \u1|u3|VGA_B[5]~6_combout  = ( \u1|u3|VGA_G[3]~10_combout  & ( \u1|u3|VGA_B[0]~0_combout  & ( (\u1|u2|u0|valid_video~combout  & \u1|u3|LessThan4~3_combout ) ) ) ) # ( !\u1|u3|VGA_G[3]~10_combout  & ( \u1|u3|VGA_B[0]~0_combout  & ( 
// (\u1|u2|u0|valid_video~combout  & \u1|u3|LessThan4~3_combout ) ) ) ) # ( \u1|u3|VGA_G[3]~10_combout  & ( !\u1|u3|VGA_B[0]~0_combout  & ( (\u1|u2|u0|valid_video~combout  & \u1|u3|LessThan4~3_combout ) ) ) ) # ( !\u1|u3|VGA_G[3]~10_combout  & ( 
// !\u1|u3|VGA_B[0]~0_combout  & ( (\u1|u2|u0|valid_video~combout  & (((\u1|u3|VGA_G[3]~4_combout  & !\u1|u3|LessThan5~1_combout )) # (\u1|u3|LessThan4~3_combout ))) ) ) )

	.dataa(!\u1|u3|VGA_G[3]~4_combout ),
	.datab(!\u1|u2|u0|valid_video~combout ),
	.datac(!\u1|u3|LessThan5~1_combout ),
	.datad(!\u1|u3|LessThan4~3_combout ),
	.datae(!\u1|u3|VGA_G[3]~10_combout ),
	.dataf(!\u1|u3|VGA_B[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_B[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_B[5]~6 .extended_lut = "off";
defparam \u1|u3|VGA_B[5]~6 .lut_mask = 64'h1033003300330033;
defparam \u1|u3|VGA_B[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N12
cyclonev_lcell_comb \u1|u3|VGA_B[6]~7 (
// Equation(s):
// \u1|u3|VGA_B[6]~7_combout  = ( \u1|u2|u0|valid_video~combout  & ( \u1|u3|VGA_RGB~1_combout  & ( \u1|u3|LessThan4~3_combout  ) ) ) # ( \u1|u2|u0|valid_video~combout  & ( !\u1|u3|VGA_RGB~1_combout  & ( ((!\u1|u3|LessThan5~1_combout  & 
// \u1|u3|VGA_RGB~0_combout )) # (\u1|u3|LessThan4~3_combout ) ) ) )

	.dataa(!\u1|u3|LessThan4~3_combout ),
	.datab(!\u1|u3|LessThan5~1_combout ),
	.datac(!\u1|u3|VGA_RGB~0_combout ),
	.datad(gnd),
	.datae(!\u1|u2|u0|valid_video~combout ),
	.dataf(!\u1|u3|VGA_RGB~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_B[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_B[6]~7 .extended_lut = "off";
defparam \u1|u3|VGA_B[6]~7 .lut_mask = 64'h00005D5D00005555;
defparam \u1|u3|VGA_B[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N12
cyclonev_lcell_comb \u1|u3|LessThan6~2 (
// Equation(s):
// \u1|u3|LessThan6~2_combout  = ( !\u1|u3|LessThan6~0_combout  & ( (!\u1|u2|u0|H_pos [10] & (\u1|u3|VGA_G[3]~3_combout  & !\u1|u2|u0|H_pos [9])) ) )

	.dataa(gnd),
	.datab(!\u1|u2|u0|H_pos [10]),
	.datac(!\u1|u3|VGA_G[3]~3_combout ),
	.datad(!\u1|u2|u0|H_pos [9]),
	.datae(gnd),
	.dataf(!\u1|u3|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan6~2 .extended_lut = "off";
defparam \u1|u3|LessThan6~2 .lut_mask = 64'h0C000C0000000000;
defparam \u1|u3|LessThan6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N0
cyclonev_lcell_comb \u1|u3|LessThan7~1 (
// Equation(s):
// \u1|u3|LessThan7~1_combout  = ( \u1|u2|u0|H_pos [8] & ( (!\u1|u2|u0|H_pos [9] & !\u1|u2|u0|H_pos [10]) ) ) # ( !\u1|u2|u0|H_pos [8] & ( (!\u1|u2|u0|H_pos [10] & ((!\u1|u2|u0|H_pos [9]) # (!\u1|u2|u0|H_pos [7]))) ) )

	.dataa(!\u1|u2|u0|H_pos [9]),
	.datab(!\u1|u2|u0|H_pos [7]),
	.datac(!\u1|u2|u0|H_pos [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|u2|u0|H_pos [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan7~1 .extended_lut = "off";
defparam \u1|u3|LessThan7~1 .lut_mask = 64'hE0E0E0E0A0A0A0A0;
defparam \u1|u3|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N54
cyclonev_lcell_comb \u1|u3|VGA_RGB~2 (
// Equation(s):
// \u1|u3|VGA_RGB~2_combout  = ( \u1|u3|VGA_B[0]~0_combout  & ( \u1|u3|LessThan8~1_combout  & ( (!\u1|u2|u0|H_pos [30] & (!\u1|u2|u0|H_pos [31] & (\u1|u3|VGA_G[3]~3_combout  & \u1|u3|LessThan7~1_combout ))) ) ) ) # ( !\u1|u3|VGA_B[0]~0_combout  & ( 
// \u1|u3|LessThan8~1_combout  & ( (!\u1|u2|u0|H_pos [30] & (!\u1|u2|u0|H_pos [31] & (\u1|u3|VGA_G[3]~3_combout  & \u1|u3|LessThan7~1_combout ))) ) ) ) # ( \u1|u3|VGA_B[0]~0_combout  & ( !\u1|u3|LessThan8~1_combout  & ( (!\u1|u2|u0|H_pos [30] & 
// (!\u1|u2|u0|H_pos [31] & (\u1|u3|VGA_G[3]~3_combout  & \u1|u3|LessThan7~1_combout ))) ) ) ) # ( !\u1|u3|VGA_B[0]~0_combout  & ( !\u1|u3|LessThan8~1_combout  & ( (!\u1|u2|u0|H_pos [30] & (!\u1|u2|u0|H_pos [31] & \u1|u3|VGA_G[3]~3_combout )) ) ) )

	.dataa(!\u1|u2|u0|H_pos [30]),
	.datab(!\u1|u2|u0|H_pos [31]),
	.datac(!\u1|u3|VGA_G[3]~3_combout ),
	.datad(!\u1|u3|LessThan7~1_combout ),
	.datae(!\u1|u3|VGA_B[0]~0_combout ),
	.dataf(!\u1|u3|LessThan8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_RGB~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_RGB~2 .extended_lut = "off";
defparam \u1|u3|VGA_RGB~2 .lut_mask = 64'h0808000800080008;
defparam \u1|u3|VGA_RGB~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N0
cyclonev_lcell_comb \u1|u3|LessThan5~2 (
// Equation(s):
// \u1|u3|LessThan5~2_combout  = (\u1|u3|VGA_G[3]~3_combout  & (!\u1|u2|u0|H_pos [10] & (!\u1|u2|u0|H_pos [9] & !\u1|u3|LessThan5~0_combout )))

	.dataa(!\u1|u3|VGA_G[3]~3_combout ),
	.datab(!\u1|u2|u0|H_pos [10]),
	.datac(!\u1|u2|u0|H_pos [9]),
	.datad(!\u1|u3|LessThan5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan5~2 .extended_lut = "off";
defparam \u1|u3|LessThan5~2 .lut_mask = 64'h4000400040004000;
defparam \u1|u3|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N30
cyclonev_lcell_comb \u1|u3|VGA_B[7]~8 (
// Equation(s):
// \u1|u3|VGA_B[7]~8_combout  = ( \u1|u3|LessThan5~2_combout  & ( \u1|u2|u0|valid_video~combout  & ( !\u1|u3|LessThan4~2_combout  ) ) ) # ( !\u1|u3|LessThan5~2_combout  & ( \u1|u2|u0|valid_video~combout  & ( (!\u1|u3|LessThan6~2_combout  & 
// (\u1|u3|VGA_RGB~2_combout  & !\u1|u3|LessThan4~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\u1|u3|LessThan6~2_combout ),
	.datac(!\u1|u3|VGA_RGB~2_combout ),
	.datad(!\u1|u3|LessThan4~2_combout ),
	.datae(!\u1|u3|LessThan5~2_combout ),
	.dataf(!\u1|u2|u0|valid_video~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_B[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_B[7]~8 .extended_lut = "off";
defparam \u1|u3|VGA_B[7]~8 .lut_mask = 64'h000000000C00FF00;
defparam \u1|u3|VGA_B[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N42
cyclonev_lcell_comb \u1|u3|LessThan9~0 (
// Equation(s):
// \u1|u3|LessThan9~0_combout  = ( \u1|u2|u0|H_pos [8] & ( (!\u1|u2|u0|H_pos [10] & ((!\u1|u2|u0|H_pos [6]) # ((!\u1|u2|u0|H_pos [7]) # (!\u1|u2|u0|H_pos [9])))) ) ) # ( !\u1|u2|u0|H_pos [8] & ( !\u1|u2|u0|H_pos [10] ) )

	.dataa(!\u1|u2|u0|H_pos [6]),
	.datab(!\u1|u2|u0|H_pos [7]),
	.datac(!\u1|u2|u0|H_pos [10]),
	.datad(!\u1|u2|u0|H_pos [9]),
	.datae(gnd),
	.dataf(!\u1|u2|u0|H_pos [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan9~0 .extended_lut = "off";
defparam \u1|u3|LessThan9~0 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \u1|u3|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N0
cyclonev_lcell_comb \u1|u3|VGA_RGB~3 (
// Equation(s):
// \u1|u3|VGA_RGB~3_combout  = ( \u1|u2|u0|H_pos [31] & ( \u1|u3|LessThan9~0_combout  & ( !\u1|u3|LessThan8~1_combout  ) ) ) # ( !\u1|u2|u0|H_pos [31] & ( \u1|u3|LessThan9~0_combout  & ( !\u1|u3|LessThan8~1_combout  ) ) ) # ( \u1|u2|u0|H_pos [31] & ( 
// !\u1|u3|LessThan9~0_combout  & ( !\u1|u3|LessThan8~1_combout  ) ) ) # ( !\u1|u2|u0|H_pos [31] & ( !\u1|u3|LessThan9~0_combout  & ( (!\u1|u3|LessThan8~1_combout  & (((!\u1|u3|VGA_G[3]~3_combout ) # (\u1|u3|VGA_B[0]~0_combout )) # (\u1|u2|u0|H_pos [30]))) ) 
// ) )

	.dataa(!\u1|u2|u0|H_pos [30]),
	.datab(!\u1|u3|LessThan8~1_combout ),
	.datac(!\u1|u3|VGA_G[3]~3_combout ),
	.datad(!\u1|u3|VGA_B[0]~0_combout ),
	.datae(!\u1|u2|u0|H_pos [31]),
	.dataf(!\u1|u3|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_RGB~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_RGB~3 .extended_lut = "off";
defparam \u1|u3|VGA_RGB~3 .lut_mask = 64'hC4CCCCCCCCCCCCCC;
defparam \u1|u3|VGA_RGB~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N6
cyclonev_lcell_comb \u1|u3|VGA_RGB~4 (
// Equation(s):
// \u1|u3|VGA_RGB~4_combout  = ( \u1|u3|LessThan6~0_combout  & ( (\u1|u3|VGA_G[3]~3_combout  & (!\u1|u3|LessThan7~0_combout  & !\u1|u2|u0|H_pos [10])) ) ) # ( !\u1|u3|LessThan6~0_combout  & ( (\u1|u3|VGA_G[3]~3_combout  & (!\u1|u2|u0|H_pos [10] & 
// ((!\u1|u3|LessThan7~0_combout ) # (!\u1|u2|u0|H_pos [9])))) ) )

	.dataa(!\u1|u3|VGA_G[3]~3_combout ),
	.datab(!\u1|u3|LessThan7~0_combout ),
	.datac(!\u1|u2|u0|H_pos [9]),
	.datad(!\u1|u2|u0|H_pos [10]),
	.datae(gnd),
	.dataf(!\u1|u3|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_RGB~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_RGB~4 .extended_lut = "off";
defparam \u1|u3|VGA_RGB~4 .lut_mask = 64'h5400540044004400;
defparam \u1|u3|VGA_RGB~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N42
cyclonev_lcell_comb \u1|u3|VGA_G[0]~11 (
// Equation(s):
// \u1|u3|VGA_G[0]~11_combout  = ( \u1|u3|LessThan4~3_combout  & ( \u1|u2|u0|valid_video~combout  ) ) # ( !\u1|u3|LessThan4~3_combout  & ( \u1|u2|u0|valid_video~combout  & ( (((!\u1|u3|LessThan4~0_combout ) # (\u1|u3|VGA_RGB~4_combout )) # 
// (\u1|u3|VGA_RGB~3_combout )) # (\u1|u3|LessThan5~1_combout ) ) ) )

	.dataa(!\u1|u3|LessThan5~1_combout ),
	.datab(!\u1|u3|VGA_RGB~3_combout ),
	.datac(!\u1|u3|LessThan4~0_combout ),
	.datad(!\u1|u3|VGA_RGB~4_combout ),
	.datae(!\u1|u3|LessThan4~3_combout ),
	.dataf(!\u1|u2|u0|valid_video~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[0]~11 .extended_lut = "off";
defparam \u1|u3|VGA_G[0]~11 .lut_mask = 64'h00000000F7FFFFFF;
defparam \u1|u3|VGA_G[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N51
cyclonev_lcell_comb \u1|u3|VGA_G[1]~12 (
// Equation(s):
// \u1|u3|VGA_G[1]~12_combout  = ( \u1|u3|VGA_R[7]~0_combout  & ( (!\u1|u3|LessThan4~0_combout ) # (((\u1|u3|LessThan5~1_combout ) # (\u1|u3|VGA_RGB~4_combout )) # (\u1|u3|VGA_RGB~3_combout )) ) )

	.dataa(!\u1|u3|LessThan4~0_combout ),
	.datab(!\u1|u3|VGA_RGB~3_combout ),
	.datac(!\u1|u3|VGA_RGB~4_combout ),
	.datad(!\u1|u3|LessThan5~1_combout ),
	.datae(gnd),
	.dataf(!\u1|u3|VGA_R[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[1]~12 .extended_lut = "off";
defparam \u1|u3|VGA_G[1]~12 .lut_mask = 64'h00000000BFFFBFFF;
defparam \u1|u3|VGA_G[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N21
cyclonev_lcell_comb \u1|u3|VGA_R[7]~1 (
// Equation(s):
// \u1|u3|VGA_R[7]~1_combout  = ( \u1|u3|VGA_G[3]~4_combout  & ( (!\u1|u3|LessThan8~0_combout  & !\u1|u2|u0|H_pos [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u3|LessThan8~0_combout ),
	.datad(!\u1|u2|u0|H_pos [10]),
	.datae(gnd),
	.dataf(!\u1|u3|VGA_G[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_R[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_R[7]~1 .extended_lut = "off";
defparam \u1|u3|VGA_R[7]~1 .lut_mask = 64'h00000000F000F000;
defparam \u1|u3|VGA_R[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N18
cyclonev_lcell_comb \u1|u3|VGA_G[2]~13 (
// Equation(s):
// \u1|u3|VGA_G[2]~13_combout  = ( \u1|u3|VGA_R[7]~0_combout  & ( (!\u1|u3|LessThan5~1_combout  & ((!\u1|u3|VGA_R[7]~1_combout  & ((!\u1|u3|VGA_RGB~0_combout ))) # (\u1|u3|VGA_R[7]~1_combout  & (\u1|u3|VGA_G[3]~10_combout )))) ) )

	.dataa(!\u1|u3|VGA_R[7]~1_combout ),
	.datab(!\u1|u3|LessThan5~1_combout ),
	.datac(!\u1|u3|VGA_G[3]~10_combout ),
	.datad(!\u1|u3|VGA_RGB~0_combout ),
	.datae(gnd),
	.dataf(!\u1|u3|VGA_R[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[2]~13 .extended_lut = "off";
defparam \u1|u3|VGA_G[2]~13 .lut_mask = 64'h000000008C048C04;
defparam \u1|u3|VGA_G[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N51
cyclonev_lcell_comb \u1|u3|LessThan5~3 (
// Equation(s):
// \u1|u3|LessThan5~3_combout  = ( !\u1|u2|u0|H_pos [9] & ( (!\u1|u2|u0|H_pos [30] & (!\u1|u2|u0|H_pos [10] & (\u1|u3|VGA_G[3]~3_combout  & !\u1|u3|LessThan5~0_combout ))) ) )

	.dataa(!\u1|u2|u0|H_pos [30]),
	.datab(!\u1|u2|u0|H_pos [10]),
	.datac(!\u1|u3|VGA_G[3]~3_combout ),
	.datad(!\u1|u3|LessThan5~0_combout ),
	.datae(gnd),
	.dataf(!\u1|u2|u0|H_pos [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan5~3 .extended_lut = "off";
defparam \u1|u3|LessThan5~3 .lut_mask = 64'h0800080000000000;
defparam \u1|u3|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N54
cyclonev_lcell_comb \u1|u3|VGA_G[3]~15 (
// Equation(s):
// \u1|u3|VGA_G[3]~15_combout  = ( !\u1|u3|LessThan5~3_combout  & ( !\u1|u3|LessThan4~2_combout  & ( (\u1|u3|VGA_G[3]~14_combout  & (!\u1|u2|u0|LessThan3~0_combout  & \u1|u3|VGA_G[3]~10_combout )) ) ) )

	.dataa(!\u1|u3|VGA_G[3]~14_combout ),
	.datab(!\u1|u2|u0|LessThan3~0_combout ),
	.datac(!\u1|u3|VGA_G[3]~10_combout ),
	.datad(gnd),
	.datae(!\u1|u3|LessThan5~3_combout ),
	.dataf(!\u1|u3|LessThan4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[3]~15 .extended_lut = "off";
defparam \u1|u3|VGA_G[3]~15 .lut_mask = 64'h0404000000000000;
defparam \u1|u3|VGA_G[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N39
cyclonev_lcell_comb \u1|u3|VGA_RGB~5 (
// Equation(s):
// \u1|u3|VGA_RGB~5_combout  = ( \u1|u3|LessThan9~0_combout  & ( (\u1|u3|VGA_G[3]~3_combout  & (!\u1|u3|LessThan8~1_combout  & !\u1|u2|u0|H_pos [30])) ) )

	.dataa(!\u1|u3|VGA_G[3]~3_combout ),
	.datab(gnd),
	.datac(!\u1|u3|LessThan8~1_combout ),
	.datad(!\u1|u2|u0|H_pos [30]),
	.datae(gnd),
	.dataf(!\u1|u3|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_RGB~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_RGB~5 .extended_lut = "off";
defparam \u1|u3|VGA_RGB~5 .lut_mask = 64'h0000000050005000;
defparam \u1|u3|VGA_RGB~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N42
cyclonev_lcell_comb \u1|u3|VGA_RGB~6 (
// Equation(s):
// \u1|u3|VGA_RGB~6_combout  = ( \u1|u3|VGA_G[3]~3_combout  & ( \u1|u3|LessThan6~0_combout  & ( (!\u1|u2|u0|H_pos [30] & (!\u1|u2|u0|H_pos [10] & !\u1|u3|LessThan7~0_combout )) ) ) ) # ( \u1|u3|VGA_G[3]~3_combout  & ( !\u1|u3|LessThan6~0_combout  & ( 
// (!\u1|u2|u0|H_pos [30] & (!\u1|u2|u0|H_pos [10] & ((!\u1|u3|LessThan7~0_combout ) # (!\u1|u2|u0|H_pos [9])))) ) ) )

	.dataa(!\u1|u2|u0|H_pos [30]),
	.datab(!\u1|u2|u0|H_pos [10]),
	.datac(!\u1|u3|LessThan7~0_combout ),
	.datad(!\u1|u2|u0|H_pos [9]),
	.datae(!\u1|u3|VGA_G[3]~3_combout ),
	.dataf(!\u1|u3|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_RGB~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_RGB~6 .extended_lut = "off";
defparam \u1|u3|VGA_RGB~6 .lut_mask = 64'h0000888000008080;
defparam \u1|u3|VGA_RGB~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N18
cyclonev_lcell_comb \u1|u3|VGA_G[4]~16 (
// Equation(s):
// \u1|u3|VGA_G[4]~16_combout  = ( \u1|u2|u0|H_pos [31] & ( \u1|u2|u0|valid_video~combout  & ( \u1|u3|LessThan4~3_combout  ) ) ) # ( !\u1|u2|u0|H_pos [31] & ( \u1|u2|u0|valid_video~combout  & ( ((!\u1|u3|LessThan5~3_combout  & ((\u1|u3|VGA_RGB~6_combout ) # 
// (\u1|u3|VGA_RGB~5_combout )))) # (\u1|u3|LessThan4~3_combout ) ) ) )

	.dataa(!\u1|u3|LessThan4~3_combout ),
	.datab(!\u1|u3|VGA_RGB~5_combout ),
	.datac(!\u1|u3|LessThan5~3_combout ),
	.datad(!\u1|u3|VGA_RGB~6_combout ),
	.datae(!\u1|u2|u0|H_pos [31]),
	.dataf(!\u1|u2|u0|valid_video~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[4]~16 .extended_lut = "off";
defparam \u1|u3|VGA_G[4]~16 .lut_mask = 64'h0000000075F55555;
defparam \u1|u3|VGA_G[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N24
cyclonev_lcell_comb \u1|u3|VGA_G[5]~17 (
// Equation(s):
// \u1|u3|VGA_G[5]~17_combout  = ( \u1|u3|VGA_G[7]~9_combout  & ( \u1|u2|u0|valid_video~combout  & ( (((!\u1|u2|u0|H_pos [10] & \u1|u3|VGA_G[3]~4_combout )) # (\u1|u3|VGA_RGB~6_combout )) # (\u1|u3|VGA_RGB~5_combout ) ) ) ) # ( !\u1|u3|VGA_G[7]~9_combout  & 
// ( \u1|u2|u0|valid_video~combout  & ( (\u1|u3|VGA_RGB~6_combout ) # (\u1|u3|VGA_RGB~5_combout ) ) ) )

	.dataa(!\u1|u3|VGA_RGB~5_combout ),
	.datab(!\u1|u2|u0|H_pos [10]),
	.datac(!\u1|u3|VGA_G[3]~4_combout ),
	.datad(!\u1|u3|VGA_RGB~6_combout ),
	.datae(!\u1|u3|VGA_G[7]~9_combout ),
	.dataf(!\u1|u2|u0|valid_video~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[5]~17 .extended_lut = "off";
defparam \u1|u3|VGA_G[5]~17 .lut_mask = 64'h0000000055FF5DFF;
defparam \u1|u3|VGA_G[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N18
cyclonev_lcell_comb \u1|u3|VGA_G[7]~18 (
// Equation(s):
// \u1|u3|VGA_G[7]~18_combout  = ( \u1|u2|u0|valid_video~combout  & ( \u1|u3|VGA_RGB~3_combout  & ( (!\u1|u3|LessThan5~2_combout ) # ((!\u1|u3|LessThan4~0_combout ) # (\u1|u3|LessThan4~3_combout )) ) ) ) # ( \u1|u2|u0|valid_video~combout  & ( 
// !\u1|u3|VGA_RGB~3_combout  & ( (!\u1|u3|LessThan4~0_combout ) # (((!\u1|u3|LessThan5~2_combout  & \u1|u3|VGA_RGB~4_combout )) # (\u1|u3|LessThan4~3_combout )) ) ) )

	.dataa(!\u1|u3|LessThan5~2_combout ),
	.datab(!\u1|u3|VGA_RGB~4_combout ),
	.datac(!\u1|u3|LessThan4~0_combout ),
	.datad(!\u1|u3|LessThan4~3_combout ),
	.datae(!\u1|u2|u0|valid_video~combout ),
	.dataf(!\u1|u3|VGA_RGB~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_G[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_G[7]~18 .extended_lut = "off";
defparam \u1|u3|VGA_G[7]~18 .lut_mask = 64'h0000F2FF0000FAFF;
defparam \u1|u3|VGA_G[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N12
cyclonev_lcell_comb \u1|u3|VGA_HS~0 (
// Equation(s):
// \u1|u3|VGA_HS~0_combout  = ( \u1|u2|u0|H_pos [1] & ( (!\u1|u2|u0|H_pos [4] & ((!\u1|u2|u0|H_pos [2]) # (!\u1|u2|u0|H_pos[3]~DUPLICATE_q ))) ) ) # ( !\u1|u2|u0|H_pos [1] & ( !\u1|u2|u0|H_pos [4] ) )

	.dataa(!\u1|u2|u0|H_pos [2]),
	.datab(!\u1|u2|u0|H_pos[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u1|u2|u0|H_pos [4]),
	.datae(gnd),
	.dataf(!\u1|u2|u0|H_pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_HS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_HS~0 .extended_lut = "off";
defparam \u1|u3|VGA_HS~0 .lut_mask = 64'hFF00FF00EE00EE00;
defparam \u1|u3|VGA_HS~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N21
cyclonev_lcell_comb \u1|u3|VGA_HS~1 (
// Equation(s):
// \u1|u3|VGA_HS~1_combout  = ( \u1|u3|VGA_HS~0_combout  & ( (\u1|u2|u0|H_pos [8] & \u1|u2|u0|H_pos [7]) ) ) # ( !\u1|u3|VGA_HS~0_combout  & ( (\u1|u2|u0|H_pos [8] & (((\u1|u2|u0|H_pos [5] & \u1|u2|u0|H_pos [6])) # (\u1|u2|u0|H_pos [7]))) ) )

	.dataa(!\u1|u2|u0|H_pos [8]),
	.datab(!\u1|u2|u0|H_pos [5]),
	.datac(!\u1|u2|u0|H_pos [7]),
	.datad(!\u1|u2|u0|H_pos [6]),
	.datae(gnd),
	.dataf(!\u1|u3|VGA_HS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_HS~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_HS~1 .extended_lut = "off";
defparam \u1|u3|VGA_HS~1 .lut_mask = 64'h0515051505050505;
defparam \u1|u3|VGA_HS~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N15
cyclonev_lcell_comb \u1|u3|LessThan1~0 (
// Equation(s):
// \u1|u3|LessThan1~0_combout  = ( \u1|u2|u0|H_pos [1] & ( (\u1|u2|u0|H_pos [4] & ((\u1|u2|u0|H_pos[3]~DUPLICATE_q ) # (\u1|u2|u0|H_pos [2]))) ) ) # ( !\u1|u2|u0|H_pos [1] & ( (\u1|u2|u0|H_pos[3]~DUPLICATE_q  & \u1|u2|u0|H_pos [4]) ) )

	.dataa(!\u1|u2|u0|H_pos [2]),
	.datab(gnd),
	.datac(!\u1|u2|u0|H_pos[3]~DUPLICATE_q ),
	.datad(!\u1|u2|u0|H_pos [4]),
	.datae(gnd),
	.dataf(!\u1|u2|u0|H_pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan1~0 .extended_lut = "off";
defparam \u1|u3|LessThan1~0 .lut_mask = 64'h000F000F005F005F;
defparam \u1|u3|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N18
cyclonev_lcell_comb \u1|u3|LessThan1~1 (
// Equation(s):
// \u1|u3|LessThan1~1_combout  = ( \u1|u3|LessThan1~0_combout  & ( (\u1|u2|u0|H_pos [8] & \u1|u2|u0|H_pos [7]) ) ) # ( !\u1|u3|LessThan1~0_combout  & ( (\u1|u2|u0|H_pos [8] & (\u1|u2|u0|H_pos [7] & ((\u1|u2|u0|H_pos [6]) # (\u1|u2|u0|H_pos [5])))) ) )

	.dataa(!\u1|u2|u0|H_pos [8]),
	.datab(!\u1|u2|u0|H_pos [5]),
	.datac(!\u1|u2|u0|H_pos [6]),
	.datad(!\u1|u2|u0|H_pos [7]),
	.datae(gnd),
	.dataf(!\u1|u3|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan1~1 .extended_lut = "off";
defparam \u1|u3|LessThan1~1 .lut_mask = 64'h0015001500550055;
defparam \u1|u3|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N54
cyclonev_lcell_comb \u1|u3|VGA_HS~2 (
// Equation(s):
// \u1|u3|VGA_HS~2_combout  = ( \u1|u3|LessThan1~1_combout  ) # ( !\u1|u3|LessThan1~1_combout  & ( (!\u1|u2|u0|H_pos [10]) # ((!\u1|u3|VGA_G[3]~4_combout ) # ((!\u1|u3|VGA_HS~1_combout ) # (\u1|u2|u0|H_pos [9]))) ) )

	.dataa(!\u1|u2|u0|H_pos [10]),
	.datab(!\u1|u3|VGA_G[3]~4_combout ),
	.datac(!\u1|u3|VGA_HS~1_combout ),
	.datad(!\u1|u2|u0|H_pos [9]),
	.datae(gnd),
	.dataf(!\u1|u3|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_HS~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_HS~2 .extended_lut = "off";
defparam \u1|u3|VGA_HS~2 .lut_mask = 64'hFEFFFEFFFFFFFFFF;
defparam \u1|u3|VGA_HS~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N54
cyclonev_lcell_comb \u1|u3|VGA_R[0]~2 (
// Equation(s):
// \u1|u3|VGA_R[0]~2_combout  = ( \u1|u2|u0|H_pos [10] & ( \u1|u3|LessThan6~0_combout  & ( (\u1|u3|VGA_R[7]~0_combout  & !\u1|u3|VGA_RGB~2_combout ) ) ) ) # ( !\u1|u2|u0|H_pos [10] & ( \u1|u3|LessThan6~0_combout  & ( (\u1|u3|VGA_R[7]~0_combout  & 
// !\u1|u3|VGA_RGB~2_combout ) ) ) ) # ( \u1|u2|u0|H_pos [10] & ( !\u1|u3|LessThan6~0_combout  & ( (\u1|u3|VGA_R[7]~0_combout  & !\u1|u3|VGA_RGB~2_combout ) ) ) ) # ( !\u1|u2|u0|H_pos [10] & ( !\u1|u3|LessThan6~0_combout  & ( (\u1|u3|VGA_R[7]~0_combout  & 
// ((!\u1|u3|VGA_RGB~2_combout ) # ((\u1|u3|VGA_G[3]~4_combout  & !\u1|u2|u0|H_pos [9])))) ) ) )

	.dataa(!\u1|u3|VGA_G[3]~4_combout ),
	.datab(!\u1|u3|VGA_R[7]~0_combout ),
	.datac(!\u1|u3|VGA_RGB~2_combout ),
	.datad(!\u1|u2|u0|H_pos [9]),
	.datae(!\u1|u2|u0|H_pos [10]),
	.dataf(!\u1|u3|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_R[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_R[0]~2 .extended_lut = "off";
defparam \u1|u3|VGA_R[0]~2 .lut_mask = 64'h3130303030303030;
defparam \u1|u3|VGA_R[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N57
cyclonev_lcell_comb \u1|u3|VGA_R[1]~3 (
// Equation(s):
// \u1|u3|VGA_R[1]~3_combout  = ( \u1|u3|LessThan5~1_combout  & ( \u1|u3|VGA_R[7]~0_combout  ) ) # ( !\u1|u3|LessThan5~1_combout  & ( (\u1|u3|VGA_R[7]~0_combout  & (!\u1|u3|VGA_RGB~2_combout  & !\u1|u3|LessThan6~1_combout )) ) )

	.dataa(gnd),
	.datab(!\u1|u3|VGA_R[7]~0_combout ),
	.datac(!\u1|u3|VGA_RGB~2_combout ),
	.datad(!\u1|u3|LessThan6~1_combout ),
	.datae(gnd),
	.dataf(!\u1|u3|LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_R[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_R[1]~3 .extended_lut = "off";
defparam \u1|u3|VGA_R[1]~3 .lut_mask = 64'h3000300033333333;
defparam \u1|u3|VGA_R[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N3
cyclonev_lcell_comb \u1|u3|VGA_R[7]~4 (
// Equation(s):
// \u1|u3|VGA_R[7]~4_combout  = (\u1|u3|VGA_G[3]~4_combout  & (!\u1|u2|u0|H_pos [10] & ((!\u1|u3|LessThan8~0_combout ) # (\u1|u3|VGA_G[7]~9_combout ))))

	.dataa(!\u1|u3|VGA_G[3]~4_combout ),
	.datab(!\u1|u2|u0|H_pos [10]),
	.datac(!\u1|u3|LessThan8~0_combout ),
	.datad(!\u1|u3|VGA_G[7]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_R[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_R[7]~4 .extended_lut = "off";
defparam \u1|u3|VGA_R[7]~4 .lut_mask = 64'h4044404440444044;
defparam \u1|u3|VGA_R[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N39
cyclonev_lcell_comb \u1|u3|VGA_R[7]~6 (
// Equation(s):
// \u1|u3|VGA_R[7]~6_combout  = ( \u1|u3|LessThan9~0_combout  & ( (!\u1|u2|u0|H_pos [31] & (\u1|u3|VGA_G[3]~3_combout  & !\u1|u2|u0|H_pos [30])) ) )

	.dataa(!\u1|u2|u0|H_pos [31]),
	.datab(gnd),
	.datac(!\u1|u3|VGA_G[3]~3_combout ),
	.datad(!\u1|u2|u0|H_pos [30]),
	.datae(gnd),
	.dataf(!\u1|u3|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_R[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_R[7]~6 .extended_lut = "off";
defparam \u1|u3|VGA_R[7]~6 .lut_mask = 64'h000000000A000A00;
defparam \u1|u3|VGA_R[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N9
cyclonev_lcell_comb \u1|u3|VGA_R[7]~5 (
// Equation(s):
// \u1|u3|VGA_R[7]~5_combout  = ( \u1|u3|LessThan6~0_combout  & ( (\u1|u3|VGA_G[3]~3_combout  & (!\u1|u3|LessThan7~0_combout  & !\u1|u2|u0|H_pos [10])) ) ) # ( !\u1|u3|LessThan6~0_combout  & ( (\u1|u3|VGA_G[3]~3_combout  & (!\u1|u3|LessThan7~0_combout  & 
// (\u1|u2|u0|H_pos [9] & !\u1|u2|u0|H_pos [10]))) ) )

	.dataa(!\u1|u3|VGA_G[3]~3_combout ),
	.datab(!\u1|u3|LessThan7~0_combout ),
	.datac(!\u1|u2|u0|H_pos [9]),
	.datad(!\u1|u2|u0|H_pos [10]),
	.datae(gnd),
	.dataf(!\u1|u3|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_R[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_R[7]~5 .extended_lut = "off";
defparam \u1|u3|VGA_R[7]~5 .lut_mask = 64'h0400040044004400;
defparam \u1|u3|VGA_R[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N54
cyclonev_lcell_comb \u1|u3|VGA_R[7]~7 (
// Equation(s):
// \u1|u3|VGA_R[7]~7_combout  = ( \u1|u3|VGA_R[7]~5_combout  & ( (\u1|u3|VGA_R[7]~0_combout  & ((!\u1|u3|VGA_R[7]~4_combout  & (!\u1|u3|VGA_R[7]~6_combout )) # (\u1|u3|VGA_R[7]~4_combout  & ((\u1|u3|LessThan5~3_combout ))))) ) ) # ( 
// !\u1|u3|VGA_R[7]~5_combout  & ( (\u1|u3|VGA_R[7]~0_combout  & ((!\u1|u3|VGA_R[7]~6_combout ) # (\u1|u3|VGA_R[7]~4_combout ))) ) )

	.dataa(!\u1|u3|VGA_R[7]~4_combout ),
	.datab(!\u1|u3|VGA_R[7]~0_combout ),
	.datac(!\u1|u3|VGA_R[7]~6_combout ),
	.datad(!\u1|u3|LessThan5~3_combout ),
	.datae(gnd),
	.dataf(!\u1|u3|VGA_R[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_R[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_R[7]~7 .extended_lut = "off";
defparam \u1|u3|VGA_R[7]~7 .lut_mask = 64'h3131313120312031;
defparam \u1|u3|VGA_R[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N36
cyclonev_lcell_comb \u1|u3|LessThan3~0 (
// Equation(s):
// \u1|u3|LessThan3~0_combout  = ( !\u1|u2|u0|V_pos [5] & ( (!\u1|u2|u0|V_pos [4]) # ((!\u1|u2|u0|V_pos [3]) # ((!\u1|u2|u0|V_pos [2] & !\u1|u2|u0|V_pos [1]))) ) )

	.dataa(!\u1|u2|u0|V_pos [2]),
	.datab(!\u1|u2|u0|V_pos [1]),
	.datac(!\u1|u2|u0|V_pos [4]),
	.datad(!\u1|u2|u0|V_pos [3]),
	.datae(gnd),
	.dataf(!\u1|u2|u0|V_pos [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|LessThan3~0 .extended_lut = "off";
defparam \u1|u3|LessThan3~0 .lut_mask = 64'hFFF8FFF800000000;
defparam \u1|u3|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N45
cyclonev_lcell_comb \u1|u3|VGA_VS~1 (
// Equation(s):
// \u1|u3|VGA_VS~1_combout  = ( \u1|u2|u0|LessThan3~1_combout  & ( ((\u1|u2|u0|V_pos [4] & ((\u1|u3|VGA_VS~0_combout ) # (\u1|u2|u0|V_pos [3])))) # (\u1|u2|u0|V_pos [5]) ) )

	.dataa(!\u1|u2|u0|V_pos [3]),
	.datab(!\u1|u3|VGA_VS~0_combout ),
	.datac(!\u1|u2|u0|V_pos [5]),
	.datad(!\u1|u2|u0|V_pos [4]),
	.datae(gnd),
	.dataf(!\u1|u2|u0|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_VS~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_VS~1 .extended_lut = "off";
defparam \u1|u3|VGA_VS~1 .lut_mask = 64'h000000000F7F0F7F;
defparam \u1|u3|VGA_VS~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N48
cyclonev_lcell_comb \u1|u3|VGA_VS~2 (
// Equation(s):
// \u1|u3|VGA_VS~2_combout  = ( \u1|u2|u0|V_pos [9] & ( \u1|u2|u0|LessThan3~1_combout  & ( (!\u1|u3|LessThan3~0_combout ) # (((!\u1|u3|VGA_G[3]~14_combout ) # (!\u1|u3|VGA_VS~1_combout )) # (\u1|u2|u0|V_pos [8])) ) ) ) # ( !\u1|u2|u0|V_pos [9] & ( 
// \u1|u2|u0|LessThan3~1_combout  ) ) # ( \u1|u2|u0|V_pos [9] & ( !\u1|u2|u0|LessThan3~1_combout  & ( ((!\u1|u3|VGA_G[3]~14_combout ) # (!\u1|u3|VGA_VS~1_combout )) # (\u1|u2|u0|V_pos [8]) ) ) ) # ( !\u1|u2|u0|V_pos [9] & ( !\u1|u2|u0|LessThan3~1_combout  ) 
// )

	.dataa(!\u1|u3|LessThan3~0_combout ),
	.datab(!\u1|u2|u0|V_pos [8]),
	.datac(!\u1|u3|VGA_G[3]~14_combout ),
	.datad(!\u1|u3|VGA_VS~1_combout ),
	.datae(!\u1|u2|u0|V_pos [9]),
	.dataf(!\u1|u2|u0|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u3|VGA_VS~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u3|VGA_VS~2 .extended_lut = "off";
defparam \u1|u3|VGA_VS~2 .lut_mask = 64'hFFFFFFF3FFFFFFFB;
defparam \u1|u3|VGA_VS~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N55
cyclonev_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N78
cyclonev_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N4
cyclonev_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N38
cyclonev_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N4
cyclonev_io_ibuf \ADC_DOUT~input (
	.i(ADC_DOUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_DOUT~input_o ));
// synopsys translate_off
defparam \ADC_DOUT~input .bus_hold = "false";
defparam \ADC_DOUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N55
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N61
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
