$date
	Sun Oct 23 06:40:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#629382
b1000 &
b1000 %
1$
b1000 !
1"
#629383
0"
#629386
b100 &
b100 %
#629390
b10 &
b10 %
#629394
b1 &
b1 %
1#
#629398
b0 &
0#
b0 %
0$
#1610275
b1001 !
1"
#1610278
b1001 &
b1001 %
1$
#1610279
0"
#1610282
b11100 &
b11100 %
#1610286
b1110 &
b1110 %
#1610290
b111 &
b111 %
#1610294
b10110 &
b10110 %
#1610298
b1011 &
b1011 %
#1610302
b100010 &
b100010 %
#1610306
b10001 &
b10001 %
#1610310
b110100 &
b110100 %
#1610314
b11010 &
b11010 %
#1610318
b1101 &
b1101 %
#1610322
b101000 &
b101000 %
#1610326
b10100 &
b10100 %
#1610330
b1010 &
b1010 %
#1610334
b101 &
b101 %
#1610338
b10000 &
b10000 %
#1610342
b1000 &
b1000 %
#1610346
b100 &
b100 %
#1610350
b10 &
b10 %
#1610354
b1 &
b1 %
1#
#1610358
b0 &
0#
b0 %
0$
#2643210
b1000 &
b1000 %
1$
b1000 !
1"
#2643211
0"
#2643214
b100 &
b100 %
#2643218
b10 &
b10 %
#2643222
b1 &
1#
b1 %
#2643226
b0 &
b0 %
0#
0$
#4500012
