vhdl xil_defaultlib  \
"../../../../SIGNAL_DIVIDE_PHASE_ADJUSTMENT_NAMELESSZZ_TES1.gen/sources_1/ip/xfft_0/sim/xfft_0.vhd" \

nosort
