Package :mod:`pyfda.fixpoint_widgets`
======================================
This package contains widgets for simulating filter designs with fixpoint arithmetics and 
for converting filter designs to VHDL or Verilog using the myhdl library.

It also provides fixpoint descriptions for various filter topologies. 
The filter blocks can be simulated and converted to Verilog and VHDL netlists.


A fixpoint filter for a given filter design is selected in the widget 
:mod:`pyfda.input_widgets.input_fixpoint_specs` resp.  :ref:`dev_input_fixpoint_specs`

.. currentmodule:: pyfda.fixpoint_widgets


.. _dev_fixpoint_fir_df:

:mod:`pyfda.fixpoint_widgets.fir_df`
---------------------------------------

.. automodule:: pyfda.fixpoint_widgets.fir_df
	:members:
 

.. _dev_filter_hardware:

:class:`pyfda.fixpoint_widgets.filter_hw.FilterHardware`
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. automodule:: pyfda.fixpoint_widgets.filter_hw
    :show-inheritance:
    :members:

.. _dev_fixpoint_widgets_fir_df:

:mod:`pyfda.fixpoint_widgets.fir_df`
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. automodule:: pyfda.fixpoint_widgets.fir_df
    :show-inheritance:
    :members:

