{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712273550465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712273550465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 02:32:30 2024 " "Processing started: Fri Apr 05 02:32:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712273550465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273550465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uartt -c uartt " "Command: quartus_map --read_settings_files=on --write_settings_files=off uartt -c uartt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273550465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712273550805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712273550805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionbuffer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionbuffer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionBuffer " "Found entity 1: InstructionBuffer" {  } { { "InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/InstructionBuffer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/intermediaryram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/intermediaryram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intermediaryRAM " "Found entity 1: intermediaryRAM" {  } { { "sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/intermediaryRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/instructionram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/instructionram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionRAM " "Found entity 1: instructionRAM" {  } { { "sv files/instructionRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/instructionRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/d_ffn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/d_ffn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ffN " "Found entity 1: d_ffN" {  } { { "sv files/d_ffN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/d_ffN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/debug_address_countern.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/debug_address_countern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debug_address_counterN " "Found entity 1: debug_address_counterN" {  } { { "sv files/debug_address_counterN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/debug_address_counterN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/fine_clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/fine_clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fine_clk_divN " "Found entity 1: fine_clk_divN" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/fine_clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/pulse_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/pulse_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "sv files/pulse_gen.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/pulse_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "sv files/debouncer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/seven_seg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/seven_seg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller " "Found entity 1: seven_seg_controller" {  } { { "sv files/seven_seg_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/seven_seg_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/bsy_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/bsy_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bsy_detector " "Found entity 1: bsy_detector" {  } { { "sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/bsy_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/uart_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/uart_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_controller " "Found entity 1: uart_controller" {  } { { "sv files/uart_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/uart_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/uart_clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/uart_clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_clk_divN " "Found entity 1: uart_clk_divN" {  } { { "sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/uart_clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/UART.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712273558223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558223 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fine_clk_divN fine_clk_divN.sv(18) " "Verilog HDL Parameter Declaration warning at fine_clk_divN.sv(18): Parameter Declaration in module \"fine_clk_divN\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/fine_clk_divN.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712273558223 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_clk_divN uart_clk_divN.sv(18) " "Verilog HDL Parameter Declaration warning at uart_clk_divN.sv(18): Parameter Declaration in module \"uart_clk_divN\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/uart_clk_divN.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712273558223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 280 880 952 297 "data\[7..0\]" "" } { 424 600 672 441 "data\[7..0\]" "" } { 200 464 504 217 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 280 880 952 297 "data\[7..0\]" "" } { 424 600 672 441 "data\[7..0\]" "" } { 312 632 680 329 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data " "Converted elements in bus name \"data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 280 880 952 297 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712273558243 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 424 600 672 441 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712273558243 ""}  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 280 880 952 297 "data\[7..0\]" "" } { 424 600 672 441 "data\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst8 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst8\"" {  } { { "output_files/TopLevel.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 624 400 520 736 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 debouncer.sv(48) " "Verilog HDL assignment warning at debouncer.sv(48): truncated value with size 32 to match size of target (25)" {  } { { "sv files/debouncer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/debouncer.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 "|TopLevel|debouncer:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 debouncer.sv(75) " "Verilog HDL assignment warning at debouncer.sv(75): truncated value with size 32 to match size of target (25)" {  } { { "sv files/debouncer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/debouncer.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 "|TopLevel|debouncer:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_controller seven_seg_controller:inst3 " "Elaborating entity \"seven_seg_controller\" for hierarchy \"seven_seg_controller:inst3\"" {  } { { "output_files/TopLevel.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 1000 200 376 1080 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionBuffer InstructionBuffer:inst1 " "Elaborating entity \"InstructionBuffer\" for hierarchy \"InstructionBuffer:inst1\"" {  } { { "output_files/TopLevel.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 408 672 960 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "d_ffN inst11 " "Block or symbol \"d_ffN\" of instance \"inst11\" overlaps another block or symbol" {  } { { "InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/InstructionBuffer.bdf" { { 512 296 464 624 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "d_ffN inst14 " "Block or symbol \"d_ffN\" of instance \"inst14\" overlaps another block or symbol" {  } { { "InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/InstructionBuffer.bdf" { { 664 296 464 776 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "d_ffN inst15 " "Block or symbol \"d_ffN\" of instance \"inst15\" overlaps another block or symbol" {  } { { "InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/InstructionBuffer.bdf" { { 512 584 752 624 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "d_ffN inst16 " "Block or symbol \"d_ffN\" of instance \"inst16\" overlaps another block or symbol" {  } { { "InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/InstructionBuffer.bdf" { { 664 584 752 776 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "debug_sw " "Pin \"debug_sw\" not connected" {  } { { "InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/InstructionBuffer.bdf" { { 48 112 280 64 "debug_sw" "" } { 40 280 338 57 "debug_sw" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionRAM InstructionBuffer:inst1\|instructionRAM:inst20 " "Elaborating entity \"instructionRAM\" for hierarchy \"InstructionBuffer:inst1\|instructionRAM:inst20\"" {  } { { "InstructionBuffer.bdf" "inst20" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/InstructionBuffer.bdf" { { 184 760 976 424 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intermediaryRAM InstructionBuffer:inst1\|intermediaryRAM:inst1 " "Elaborating entity \"intermediaryRAM\" for hierarchy \"InstructionBuffer:inst1\|intermediaryRAM:inst1\"" {  } { { "InstructionBuffer.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/InstructionBuffer.bdf" { { 168 416 624 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_data_reg intermediaryRAM.sv(39) " "Verilog HDL or VHDL warning at intermediaryRAM.sv(39): object \"current_data_reg\" assigned a value but never read" {  } { { "sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/intermediaryRAM.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 "|TopLevel|intermediaryRAM:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_data_reg intermediaryRAM.sv(40) " "Verilog HDL or VHDL warning at intermediaryRAM.sv(40): object \"prev_data_reg\" assigned a value but never read" {  } { { "sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/intermediaryRAM.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 "|TopLevel|intermediaryRAM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 intermediaryRAM.sv(95) " "Verilog HDL assignment warning at intermediaryRAM.sv(95): truncated value with size 32 to match size of target (12)" {  } { { "sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/intermediaryRAM.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 "|TopLevel|intermediaryRAM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 intermediaryRAM.sv(129) " "Verilog HDL assignment warning at intermediaryRAM.sv(129): truncated value with size 32 to match size of target (12)" {  } { { "sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/intermediaryRAM.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 "|TopLevel|intermediaryRAM:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN InstructionBuffer:inst1\|fine_clk_divN:inst12 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"InstructionBuffer:inst1\|fine_clk_divN:inst12\"" {  } { { "InstructionBuffer.bdf" "inst12" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/InstructionBuffer.bdf" { { 32 432 584 112 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(19) " "Verilog HDL assignment warning at fine_clk_divN.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/fine_clk_divN.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 "|TopLevel|fine_clk_divN:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 "|TopLevel|fine_clk_divN:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ffN InstructionBuffer:inst1\|d_ffN:inst16 " "Elaborating entity \"d_ffN\" for hierarchy \"InstructionBuffer:inst1\|d_ffN:inst16\"" {  } { { "InstructionBuffer.bdf" "inst16" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/InstructionBuffer.bdf" { { 664 584 752 776 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ffN InstructionBuffer:inst1\|d_ffN:inst15 " "Elaborating entity \"d_ffN\" for hierarchy \"InstructionBuffer:inst1\|d_ffN:inst15\"" {  } { { "InstructionBuffer.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/InstructionBuffer.bdf" { { 512 584 752 624 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst " "Elaborating entity \"UART\" for hierarchy \"UART:inst\"" {  } { { "output_files/TopLevel.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 264 680 880 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } { 400 616 664 417 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } { 208 336 376 225 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } { 400 280 328 417 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data " "Converted elements in bus name \"data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712273558584 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/UART.bdf" { { 504 616 670 521 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712273558584 ""}  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1712273558584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bsy_detector UART:inst\|bsy_detector:inst2 " "Elaborating entity \"bsy_detector\" for hierarchy \"UART:inst\|bsy_detector:inst2\"" {  } { { "UART.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/UART.bdf" { { 488 664 872 600 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558584 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eot bsy_detector.sv(15) " "Inferred latch for \"eot\" at bsy_detector.sv(15)" {  } { { "sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[0\]\" at bsy_detector.sv(15)" {  } { { "sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[1\]\" at bsy_detector.sv(15)" {  } { { "sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[2\]\" at bsy_detector.sv(15)" {  } { { "sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[3\]\" at bsy_detector.sv(15)" {  } { { "sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[4\]\" at bsy_detector.sv(15)" {  } { { "sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[5\]\" at bsy_detector.sv(15)" {  } { { "sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[6\]\" at bsy_detector.sv(15)" {  } { { "sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[7\]\" at bsy_detector.sv(15)" {  } { { "sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|bsy_detector:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller UART:inst\|uart_controller:inst1 " "Elaborating entity \"uart_controller\" for hierarchy \"UART:inst\|uart_controller:inst1\"" {  } { { "UART.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/UART.bdf" { { 352 664 848 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_controller.sv(35) " "Verilog HDL assignment warning at uart_controller.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "sv files/uart_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/uart_controller.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|uart_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_divN UART:inst\|uart_clk_divN:inst " "Elaborating entity \"uart_clk_divN\" for hierarchy \"UART:inst\|uart_clk_divN:inst\"" {  } { { "UART.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/UART.bdf" { { 352 328 480 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(19) " "Verilog HDL assignment warning at uart_clk_divN.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/uart_clk_divN.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|uart_clk_divN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(29) " "Verilog HDL assignment warning at uart_clk_divN.sv(29): truncated value with size 32 to match size of target (25)" {  } { { "sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/uart_clk_divN.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|uart_clk_divN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(68) " "Verilog HDL assignment warning at uart_clk_divN.sv(68): truncated value with size 32 to match size of target (25)" {  } { { "sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/uart_clk_divN.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|uart_clk_divN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(86) " "Verilog HDL assignment warning at uart_clk_divN.sv(86): truncated value with size 32 to match size of target (25)" {  } { { "sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/uart_clk_divN.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712273558594 "|TopLevel|UART:inst|uart_clk_divN:inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712273561975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712273563066 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712273563066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5619 " "Implemented 5619 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712273563356 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712273563356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5566 " "Implemented 5566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712273563356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712273563356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712273563376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 02:32:43 2024 " "Processing ended: Fri Apr 05 02:32:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712273563376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712273563376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712273563376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712273563376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712273564509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712273564509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 02:32:44 2024 " "Processing started: Fri Apr 05 02:32:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712273564509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712273564509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uartt -c uartt " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uartt -c uartt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712273564509 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712273564589 ""}
{ "Info" "0" "" "Project  = uartt" {  } {  } 0 0 "Project  = uartt" 0 0 "Fitter" 0 0 1712273564589 ""}
{ "Info" "0" "" "Revision = uartt" {  } {  } 0 0 "Revision = uartt" 0 0 "Fitter" 0 0 1712273564589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712273564739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712273564739 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uartt 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"uartt\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712273564770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712273564810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712273564810 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712273565070 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712273565080 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712273565220 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1712273569195 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out~CLKENA0 3959 global CLKCTRL_G3 " "InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out~CLKENA0 with 3959 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1712273569375 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712273569375 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50MHz~inputCLKENA0 110 global CLKCTRL_G4 " "clk_50MHz~inputCLKENA0 with 110 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712273569375 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1712273569375 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712273569375 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712273569395 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712273569405 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712273569425 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712273569435 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712273569435 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712273569435 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1712273570135 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uartt.sdc " "Synopsys Design Constraints File file not found: 'uartt.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712273570145 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712273570145 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712273570225 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712273570225 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712273570225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712273570637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712273570644 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712273570644 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712273570777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712273572922 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1712273573736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712273590392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712273600912 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712273607822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712273607822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712273609153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 4.3% " "4e+03 ns of routing delay (approximately 4.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1712273614918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712273619330 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712273619330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712273672632 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712273672632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:02 " "Fitter routing operations ending: elapsed time is 00:01:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712273672632 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.68 " "Total time spent on timing analysis during the Fitter is 13.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712273678074 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712273678113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712273680410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712273680410 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712273682595 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712273695782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/output_files/uartt.fit.smsg " "Generated suppressed messages file C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/output_files/uartt.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712273696332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6328 " "Peak virtual memory: 6328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712273697583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 02:34:57 2024 " "Processing ended: Fri Apr 05 02:34:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712273697583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712273697583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:29 " "Total CPU time (on all processors): 00:02:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712273697583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712273697583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712273698675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712273698675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 02:34:58 2024 " "Processing started: Fri Apr 05 02:34:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712273698675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712273698675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uartt -c uartt " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uartt -c uartt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712273698675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712273699585 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712273702756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712273702985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 02:35:02 2024 " "Processing ended: Fri Apr 05 02:35:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712273702985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712273702985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712273702985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712273702985 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712273703626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712273704137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712273704137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 02:35:03 2024 " "Processing started: Fri Apr 05 02:35:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712273704137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712273704137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uartt -c uartt " "Command: quartus_sta uartt -c uartt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712273704137 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712273704257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712273705037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712273705037 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273705077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273705077 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1712273705478 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uartt.sdc " "Synopsys Design Constraints File file not found: 'uartt.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712273705598 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273705598 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " "create_clock -period 1.000 -name InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712273705608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712273705608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:inst\|uart_controller:inst1\|bsy UART:inst\|uart_controller:inst1\|bsy " "create_clock -period 1.000 -name UART:inst\|uart_controller:inst1\|bsy UART:inst\|uart_controller:inst1\|bsy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712273705608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:inst\|uart_clk_divN:inst\|clk_out UART:inst\|uart_clk_divN:inst\|clk_out " "create_clock -period 1.000 -name UART:inst\|uart_clk_divN:inst\|clk_out UART:inst\|uart_clk_divN:inst\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712273705608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW0 SW0 " "create_clock -period 1.000 -name SW0 SW0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712273705608 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712273705608 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712273705658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712273705658 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712273705658 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712273705668 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712273706029 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712273706029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.246 " "Worst-case setup slack is -8.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.246          -30136.679 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -8.246          -30136.679 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.018            -433.470 clk_50MHz  " "   -6.018            -433.470 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.703              -2.703 SW0  " "   -2.703              -2.703 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.282             -34.085 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.282             -34.085 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.278             -16.772 UART:inst\|uart_controller:inst1\|bsy  " "   -2.278             -16.772 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273706029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.018 " "Worst-case hold slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.018               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 SW0  " "    0.236               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 clk_50MHz  " "    0.428               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.603               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.816               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273706079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.039 " "Worst-case recovery slack is -6.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.039            -171.370 clk_50MHz  " "   -6.039            -171.370 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.674             -28.088 UART:inst\|uart_controller:inst1\|bsy  " "   -3.674             -28.088 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.332             -36.943 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.332             -36.943 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273706089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.278 " "Worst-case removal slack is 1.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 clk_50MHz  " "    1.278               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.327               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    1.327               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.721               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.721               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273706099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -3055.622 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -0.538           -3055.622 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -87.860 clk_50MHz  " "   -0.538             -87.860 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -12.861 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.538             -12.861 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 SW0  " "    0.294               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.377               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273706109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273706109 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712273706199 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712273706239 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712273708946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712273709188 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712273709269 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712273709269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.939 " "Worst-case setup slack is -7.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.939          -28840.873 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -7.939          -28840.873 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.989            -425.503 clk_50MHz  " "   -5.989            -425.503 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.532              -2.532 SW0  " "   -2.532              -2.532 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.274             -16.691 UART:inst\|uart_controller:inst1\|bsy  " "   -2.274             -16.691 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.202             -33.447 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.202             -33.447 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273709279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.088 " "Worst-case hold slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.088 SW0  " "   -0.088              -0.088 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.177 UART:inst\|uart_controller:inst1\|bsy  " "   -0.066              -0.177 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 clk_50MHz  " "    0.218               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.611               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.890               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273709329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.708 " "Worst-case recovery slack is -5.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.708            -158.435 clk_50MHz  " "   -5.708            -158.435 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.793             -28.893 UART:inst\|uart_controller:inst1\|bsy  " "   -3.793             -28.893 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.307             -36.251 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.307             -36.251 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273709339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.993 " "Worst-case removal slack is 0.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.993               0.000 clk_50MHz  " "    0.993               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.399               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    1.399               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.659               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273709349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -3206.620 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -0.538           -3206.620 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -88.752 clk_50MHz  " "   -0.538             -88.752 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -12.855 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.538             -12.855 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 SW0  " "    0.307               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.363               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273709359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273709359 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712273709439 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712273709589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712273712304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712273712554 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712273712594 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712273712594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.665 " "Worst-case setup slack is -4.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.665          -16577.279 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -4.665          -16577.279 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.716            -178.229 clk_50MHz  " "   -3.716            -178.229 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752              -1.752 SW0  " "   -1.752              -1.752 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.974             -11.330 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.974             -11.330 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717              -4.601 UART:inst\|uart_controller:inst1\|bsy  " "   -0.717              -4.601 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273712606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.110 " "Worst-case hold slack is -0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -0.459 UART:inst\|uart_controller:inst1\|bsy  " "   -0.110              -0.459 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clk_50MHz  " "    0.183               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.264               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 SW0  " "    0.285               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.417               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273712646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.603 " "Worst-case recovery slack is -3.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.603             -99.809 clk_50MHz  " "   -3.603             -99.809 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.416             -10.856 UART:inst\|uart_controller:inst1\|bsy  " "   -1.416             -10.856 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.865             -12.851 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.865             -12.851 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273712656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.320 " "Worst-case removal slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 clk_50MHz  " "    0.320               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.799               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.079               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.079               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273712676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.366 " "Worst-case minimum pulse width slack is -0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366             -11.323 clk_50MHz  " "   -0.366             -11.323 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.021 SW0  " "   -0.014              -0.021 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.060               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.107               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.394               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273712676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273712676 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712273712766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712273713037 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712273713097 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712273713097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.063 " "Worst-case setup slack is -4.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.063          -14477.804 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -4.063          -14477.804 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.291            -153.241 clk_50MHz  " "   -3.291            -153.241 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400              -1.400 SW0  " "   -1.400              -1.400 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797              -9.469 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.797              -9.469 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602              -3.819 UART:inst\|uart_controller:inst1\|bsy  " "   -0.602              -3.819 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273713097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.149 " "Worst-case hold slack is -0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.705 UART:inst\|uart_controller:inst1\|bsy  " "   -0.149              -0.705 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.118 clk_50MHz  " "   -0.061              -0.118 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 SW0  " "    0.056               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.252               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.408               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273713147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.115 " "Worst-case recovery slack is -3.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.115             -85.454 clk_50MHz  " "   -3.115             -85.454 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.370             -10.507 UART:inst\|uart_controller:inst1\|bsy  " "   -1.370             -10.507 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864             -12.656 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.864             -12.656 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273713167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.175 " "Worst-case removal slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clk_50MHz  " "    0.175               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.839               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.071               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.071               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273713177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.360 " "Worst-case minimum pulse width slack is -0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360             -11.502 clk_50MHz  " "   -0.360             -11.502 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 SW0  " "   -0.003              -0.003 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.059               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.091               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.408               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712273713187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712273713187 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712273714823 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712273714823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5153 " "Peak virtual memory: 5153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712273714913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 02:35:14 2024 " "Processing ended: Fri Apr 05 02:35:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712273714913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712273714913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712273714913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712273714913 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712273715624 ""}
