$date
	Wed Sep 10 19:23:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module and2_TB $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module iand2 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#100
1#
1%
#200
0#
0%
1"
1$
#300
1!
1#
1%
#400
