;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 10, 200
	SUB @-1, 0
	MOV -1, <-92
	MOV -1, <-92
	SUB @127, @106
	MOV -1, <-92
	JMZ -1, @-92
	MOV -1, <-92
	ADD #121, 106
	CMP @-1, 0
	MOV -1, <-92
	ADD #121, 106
	DAT #-12, <10
	CMP @-1, 0
	MOV -1, <-92
	SPL 201, 120
	CMP 201, 120
	SLT #121, 106
	CMP <16, @0
	SPL 201, 120
	MOV -1, <-20
	ADD 210, 60
	ADD #121, 106
	ADD #121, 106
	ADD 270, 60
	MOV -1, <-92
	SUB #121, 106
	ADD #121, 106
	JMZ -1, @-92
	SUB #121, 106
	SUB @121, 106
	DJN -1, @-92
	ADD #121, 106
	SUB @-1, 0
	MOV -1, <-92
	SUB @121, 106
	DJN -1, @-92
	JMN 20, #12
	SUB @127, 106
	DJN -1, @-20
	SPL 0, <753
	DJN -1, @-92
	DAT #210, #60
	MOV -7, <-20
	DJN -1, @-20
	SUB 10, 200
	SUB @127, @106
