onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out
add wave -noupdate -expand -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Operation_i
add wave -noupdate -expand -group ALU -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i
add wave -noupdate -expand -group ALU -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/B_i
add wave -noupdate -expand -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/Zero_o
add wave -noupdate -expand -group ALU /RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/clk
add wave -noupdate -expand -group ALU -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o
add wave -noupdate -group HAZARD_UNIT /RISC_V_Single_Cycle_TB/DUV/HAZARD_UNIT/ID_EX_MR
add wave -noupdate -group HAZARD_UNIT /RISC_V_Single_Cycle_TB/DUV/HAZARD_UNIT/ID_EX_Rd
add wave -noupdate -group HAZARD_UNIT /RISC_V_Single_Cycle_TB/DUV/HAZARD_UNIT/IF_ID_Rs1
add wave -noupdate -group HAZARD_UNIT /RISC_V_Single_Cycle_TB/DUV/HAZARD_UNIT/IF_ID_Rs2
add wave -noupdate -group HAZARD_UNIT /RISC_V_Single_Cycle_TB/DUV/HAZARD_UNIT/stall
add wave -noupdate /RISC_V_Single_Cycle_TB/DUV/HAZARD_UNIT/flush
add wave -noupdate -expand -group ID_F_F /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/IF_flush
add wave -noupdate -expand -group ID_F_F -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/instruction_in
add wave -noupdate -expand -group ID_F_F -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_in
add wave -noupdate -expand -group ID_F_F -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/instruction_out
add wave -noupdate -expand -group ID_F_F -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out
add wave -noupdate -group EX_MEM_F /RISC_V_Single_Cycle_TB/DUV/EX_MEM/EX_flush
add wave -noupdate -group EX_MEM_F /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Branch_out
add wave -noupdate -group EX_MEM_F /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Mem_Read_out
add wave -noupdate -group EX_MEM_F /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Mem_to_Reg_out
add wave -noupdate -group EX_MEM_F /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Mem_Write_out
add wave -noupdate -group EX_MEM_F /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Reg_Write_out
add wave -noupdate -group Decode_EXE_F /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/ID_flush
add wave -noupdate -group Decode_EXE_F /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Branch_out
add wave -noupdate -group Decode_EXE_F /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Mem_Read_out
add wave -noupdate -group Decode_EXE_F /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Mem_to_Reg_out
add wave -noupdate -group Decode_EXE_F /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Mem_Write_out
add wave -noupdate -group Decode_EXE_F /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Reg_Write_out
add wave -noupdate -group Decode_EXE_F /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/jal_out
add wave -noupdate -group Decode_EXE_F /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/jalr_out
add wave -noupdate -group IF/ID /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/enable
add wave -noupdate -group IF/ID /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/IF_flush
add wave -noupdate -group IF/ID -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/instruction_in
add wave -noupdate -group IF/ID -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_in
add wave -noupdate -group IF/ID -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/instruction_out
add wave -noupdate -group IF/ID -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/pc_out
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Branch_in
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Mem_Read_in
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Mem_to_Reg_in
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Mem_Write_in
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Reg_Write_in
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/jal_in
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/jalr_in
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/zero_in
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Branch_out
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Mem_Read_out
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Mem_to_Reg_out
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Mem_Write_out
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/Reg_Write_out
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/jal_out
add wave -noupdate -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/jalr_out
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/ID_flush
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/ALU_Src_in
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Branch_in
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/jal_in
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/jalr_in
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Mem_Read_in
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Mem_to_Reg_in
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Mem_Write_in
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Reg_Write_in
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/ALU_Src_out
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Branch_out
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/jal_out
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/jalr_out
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Mem_Read_out
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Mem_to_Reg_out
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Mem_Write_out
add wave -noupdate -expand -group DECODE/EXECUTE /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/Reg_Write_out
add wave -noupdate -expand -group AND_GATE /RISC_V_Single_Cycle_TB/DUV/AND_Z_y_B/A
add wave -noupdate -expand -group AND_GATE /RISC_V_Single_Cycle_TB/DUV/AND_Z_y_B/B
add wave -noupdate -expand -group AND_GATE /RISC_V_Single_Cycle_TB/DUV/AND_Z_y_B/C
add wave -noupdate -expand -group XOR_GATE /RISC_V_Single_Cycle_TB/DUV/XOR_GATE/A
add wave -noupdate -expand -group XOR_GATE /RISC_V_Single_Cycle_TB/DUV/XOR_GATE/B
add wave -noupdate -expand -group XOR_GATE /RISC_V_Single_Cycle_TB/DUV/XOR_GATE/C
add wave -noupdate -expand -group MUX_RS_IM /RISC_V_Single_Cycle_TB/DUV/MUX_RS_Immediate/Selector_i
add wave -noupdate -expand -group MUX_RS_IM -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/MUX_RS_Immediate/Mux_Data_0_i
add wave -noupdate -expand -group MUX_RS_IM -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/MUX_RS_Immediate/Mux_Data_1_i
add wave -noupdate -expand -group MUX_RS_IM -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/MUX_RS_Immediate/Mux_Output_o
add wave -noupdate -group Decode_exe -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/A_in
add wave -noupdate -group Decode_exe -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Decode_Execute_Reg/A_out
add wave -noupdate -expand -group EXE_MEM -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/EX_MEM/B_in
add wave -noupdate -expand -group EXE_MEM -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/EX_MEM/B_out
add wave -noupdate -expand -group Reg_file -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Data_1_o
add wave -noupdate -expand -group Reg_file -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Data_2_o
add wave -noupdate -expand -group MUX_PC /RISC_V_Single_Cycle_TB/DUV/MUX_PC/Selector_i
add wave -noupdate -expand -group MUX_PC -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/MUX_PC/Mux_Data_0_i
add wave -noupdate -expand -group MUX_PC -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/MUX_PC/Mux_Data_1_i
add wave -noupdate -expand -group MUX_PC -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/MUX_PC/Mux_Output_o
add wave -noupdate -group PC -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC
add wave -noupdate -group PC -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/enable
add wave -noupdate -group PC -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value
add wave -noupdate -group MUX_A_3_1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Multiplexer_A/Selector_i
add wave -noupdate -group MUX_A_3_1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Multiplexer_A/Mux_Data_0_i
add wave -noupdate -group MUX_A_3_1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Multiplexer_A/Mux_Data_1_i
add wave -noupdate -group MUX_A_3_1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Multiplexer_A/Mux_Data_2_i
add wave -noupdate -group MUX_A_3_1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Multiplexer_A/Mux_Output_o
add wave -noupdate -group FORWARD /RISC_V_Single_Cycle_TB/DUV/Forward_UNIT/Fwd_A
add wave -noupdate -group FORWARD /RISC_V_Single_Cycle_TB/DUV/Forward_UNIT/Fwd_B
add wave -noupdate -expand -group ra /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/enable
add wave -noupdate -expand -group ra -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataInput
add wave -noupdate -expand -group ra -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataOutput
add wave -noupdate -expand -group {RAM } /RISC_V_Single_Cycle_TB/DUV/Data_Memory/Mem_Write_i
add wave -noupdate -expand -group {RAM } -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Data_Memory/Write_Data_i
add wave -noupdate -expand -group {RAM } -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Data_Memory/Address_i
add wave -noupdate -expand -group {RAM } -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Data_Memory/Read_Data_o
add wave -noupdate -expand -group {RAM } -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/Data_Memory/ram[10]}
add wave -noupdate -expand -group {RAM } -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/Data_Memory/ram[9]}
add wave -noupdate -expand -group {RAM } -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/Data_Memory/ram[8]}
add wave -noupdate -expand -group {RAM } -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/Data_Memory/ram[7]}
add wave -noupdate -expand -group {RAM } -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/Data_Memory/ram[6]}
add wave -noupdate -expand -group {RAM } -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/Data_Memory/ram[5]}
add wave -noupdate -expand -group {RAM } -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/Data_Memory/ram[4]}
add wave -noupdate -expand -group {RAM } -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/Data_Memory/ram[3]}
add wave -noupdate -expand -group {RAM } -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/Data_Memory/ram[2]}
add wave -noupdate -expand -group {RAM } -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/Data_Memory/ram[1]}
add wave -noupdate -expand -group {RAM } -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/Data_Memory/ram[0]}
add wave -noupdate -expand -group {RAM } -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/EX_MEM/muxb_in
add wave -noupdate -group s0 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/enable
add wave -noupdate -group s0 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataInput
add wave -noupdate -group s0 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput
add wave -noupdate -group s1 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/enable
add wave -noupdate -group s1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/DataInput
add wave -noupdate -group s1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/DataOutput
add wave -noupdate -group S2 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/enable
add wave -noupdate -group S2 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/DataInput
add wave -noupdate -group S2 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/DataOutput
add wave -noupdate -group S3 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/enable
add wave -noupdate -group S3 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/DataInput
add wave -noupdate -group S3 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/DataOutput
add wave -noupdate -group t0 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/enable
add wave -noupdate -group t0 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/DataInput
add wave -noupdate -group t0 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/DataOutput
add wave -noupdate -group t1 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/enable
add wave -noupdate -group t1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataInput
add wave -noupdate -group t1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataOutput
add wave -noupdate -group t2 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/enable
add wave -noupdate -group t2 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/DataInput
add wave -noupdate -group t2 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/DataOutput
add wave -noupdate -group a0 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a0/enable
add wave -noupdate -group a0 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a0/DataInput
add wave -noupdate -group a0 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a0/DataOutput
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Fetch_Decode_Reg/instruction_out
add wave -noupdate -group mux_REG_IMM /RISC_V_Single_Cycle_TB/DUV/MUX_REG_IMM/Selector_i
add wave -noupdate -group mux_REG_IMM /RISC_V_Single_Cycle_TB/DUV/MUX_REG_IMM/Mux_Data_1_i
add wave -noupdate -group mux_REG_IMM /RISC_V_Single_Cycle_TB/DUV/MUX_REG_IMM/Mux_Output_o
add wave -noupdate -group mux_REG_IMM /RISC_V_Single_Cycle_TB/DUV/MUX_REG_IMM/Mux_Data_0_i
add wave -noupdate -group s5 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s5/enable
add wave -noupdate -group s5 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s5/DataInput
add wave -noupdate -group s5 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s5/DataOutput
add wave -noupdate -group MUX_B_3_1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Multiplexer_B/Selector_i
add wave -noupdate -group MUX_B_3_1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Multiplexer_B/Mux_Data_0_i
add wave -noupdate -group MUX_B_3_1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Multiplexer_B/Mux_Data_1_i
add wave -noupdate -group MUX_B_3_1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Multiplexer_B/Mux_Data_2_i
add wave -noupdate -group MUX_B_3_1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/Multiplexer_B/Mux_Output_o
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/ALU_Operation_o
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/funct7_i
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/ALU_Op_i
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/funct3_i
add wave -noupdate -group CONTROL_UNIT -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/OP_i
add wave -noupdate -group CONTROL_UNIT /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Branch_o
add wave -noupdate -group CONTROL_UNIT /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Read_o
add wave -noupdate -group CONTROL_UNIT /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_to_Reg_o
add wave -noupdate -group CONTROL_UNIT /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Write_o
add wave -noupdate -group CONTROL_UNIT /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/ALU_Src_o
add wave -noupdate -group CONTROL_UNIT /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Reg_Write_o
add wave -noupdate -group CONTROL_UNIT /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/ALU_Op_o
add wave -noupdate -group CONTROL_UNIT /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/jal_o
add wave -noupdate -group CONTROL_UNIT /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/jalr_o
add wave -noupdate -group IMMEDIATE -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i
add wave -noupdate -group IMMEDIATE -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o
add wave -noupdate -group REGISTER_FILE -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i
add wave -noupdate -group REGISTER_FILE -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i
add wave -noupdate -group REGISTER_FILE -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Data_1_o
add wave -noupdate -group REGISTER_FILE -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Data_2_o
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {234 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 133
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {219 ps} {246 ps}
