$date
	Sat Jul 27 23:42:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_module_tb $end
$var wire 8 ! Out_1 [7:0] $end
$var reg 8 " A [7:0] $end
$scope module uut $end
$var wire 8 # in_1 [7:0] $end
$var wire 8 $ out_1 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010000 $
b1010 #
b1010 "
b1010000 !
$end
#20
b11010000 !
b11010000 $
b1011 "
b1011 #
#40
b110000 !
b110000 $
b1100 "
b1100 #
#60
b10110000 !
b10110000 $
b1101 "
b1101 #
#80
b1110000 !
b1110000 $
b1110 "
b1110 #
#100
b11110000 !
b11110000 $
b1111 "
b1111 #
#120
b1000 !
b1000 $
b10000 "
b10000 #
