<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<module id="IME5" XML_version="1" HW_revision="Unknown" description="ipxact12_to_ccs_generated">
    <register id="__ALL___CTRL_MMR" description="Holds the various system control registers." width="32" offset="0x0" page="0" acronym="__ALL___CTRL_MMR">
        <bitfield id="CPU_START" rwaccess="RW" range="" description="When Set, Indicates that ME5 CPU is enabled to execute (out of reset). &#xD;&#xA;When low, indicates that ME5 CPU is in reset.&#xD;&#xA;(When low, it should remain low for atleast 4 clock period to reset cpu)" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="MMR_WR_POSTED" rwaccess="RW" range="" description="When set, Posted MMR writes from CPU will be enabled. &#xD;&#xA;When cleared, all MMR writes from CPU are performed as non-posted writes." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SL2_WR_POSTED" rwaccess="RW" range="" description="When set, Posted SL2 writes from CPU will be enabled. &#xD;&#xA;When cleared, all SL2 writes from CPU are performed as non-posted writes." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved3" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="NON_ME5_USECASE" rwaccess="RW" range="" description="Set to 1 to indicate Non ME5 usecase. In this mode, the HW engines for motion estimation will not be usable.&#xD;&#xA;&#xD;&#xA;Set to 0 for ME5 usecase. In this mode, the HW engines for motion estimation are active. The Host config master interface will not be usable. In other words, in this mode, ME5 cpu will not be able to write/read MMR/config registers that are external to ME5. SL2 data can still be accessed." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CODE_PREFETCH_DISABLE" rwaccess="RW" range="" description="Disable code prefetch from SL2 space." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="CODE_PREFETCH_FLUSH" rwaccess="RW" range="" description="Flush code prefetch from SL2 space. Auto cleared to 0." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="reserved1" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___ME5_INTR_OUTPUT" description="Generates interrupt to SCL module.&#xD;&#xA;Corresponding bitfield is to be set to generate interrupt. The bitfield is self cleared on generating interrupt." width="32" offset="0x4" page="0" acronym="__ALL___ME5_INTR_OUTPUT">
        <bitfield id="SCL_INTR" rwaccess="RW" range="" description="Generates Interrupt to Scalar." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESERVED" rwaccess="RW" range="" description="" resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___DM_SRC" description="DataMover Units Source Address register. Address should be a multiple of 4." width="32" offset="0x40" page="0" acronym="__ALL___DM_SRC">
        <bitfield id="SRC" rwaccess="RW" range="" description="Specifies the data Source." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DM_DST" description="DataMover units Destination Address register. Address should be a multiple of 4." width="32" offset="0x44" page="0" acronym="__ALL___DM_DST">
        <bitfield id="DST" rwaccess="RW" range="" description="Specifies the data Destination." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DM_ByteCnt" description="DataMover units ByteCount register. Specifies the number of bytes to be transfered from Source address to Destination address. This should be a mulyiple of 4. Write to this register triggers data transfer." width="32" offset="0x48" page="0" acronym="__ALL___DM_ByteCnt">
        <bitfield id="ByteCount" rwaccess="RW" range="" description="Specifies the size of data transfer (in Bytes)." resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="reserved" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___INT_INTR_RAW_STATUS" description="This provides the status of the interrupt sources generating interrupt to ME5-ARP32, irrespective of enable bit.&#xD;&#xA;Write 1 to set the interrupt in Software (for test/debug)." width="32" offset="0x60" page="0" acronym="__ALL___INT_INTR_RAW_STATUS">
        <bitfield id="REWIND" rwaccess="RW" range="" description="Rewind process complete." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="FORCE_FUNC_IDLE" rwaccess="RW" range="" description="Abort or channel switch after rewind condition." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="CUSTOM_DEBUG" rwaccess="RW" range="" description="Custom Debug event detected by HW." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="DATAMOVER_DONE" rwaccess="RW" range="" description="DataMover transfer completion." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="ICONT_INTR" rwaccess="RW" range="" description="Interrupt from ICONT." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="Reserved" rwaccess="RW" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SCL_INTR" rwaccess="RW" range="" description="Interrupt from SCL." resetval="0" end="9" begin="9" width="1"/>
    </register>
    <register id="__ALL___INT_INTR_ENB_STATUS" description="This provides the status of the interrupt sources generating interrupt to ICONT, enabled to interrupt.&#xD;&#xA;Write 1 to clear the interrupt in Software." width="32" offset="0x64" page="0" acronym="__ALL___INT_INTR_ENB_STATUS">
        <bitfield id="REWIND" rwaccess="RW" range="" description="Rewind process complete." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="FORCE_FUNC_IDLE" rwaccess="RW" range="" description="Abort or channel switch after rewind condition." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="CUSTOM_DEBUG" rwaccess="RW" range="" description="Custom Debug event detected by HW." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved" rwaccess="RW" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="DATAMOVER_DONE" rwaccess="RW" range="" description="DataMover transfer completion." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="ICONT_INTR" rwaccess="RW" range="" description="Interrupt from ICONT." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="SCL_INTR" rwaccess="RW" range="" description="Interrupt from SCL." resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___INT_INTR_ENB_SET" description="Enables the corresponding interrupt source to generate interrupt to ICONT.&#xD;&#xA;Write 1 to set the corresponding interrupt enable bit." width="32" offset="0x68" page="0" acronym="__ALL___INT_INTR_ENB_SET">
        <bitfield id="REWIND" rwaccess="RW" range="" description="Rewind process complete." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="FORCE_FUNC_IDLE" rwaccess="RW" range="" description="Abort or channel switch after rewind condition." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="CUSTOM_DEBUG" rwaccess="RW" range="" description="Custom Debug event detected by HW." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved" rwaccess="RW" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="DATAMOVER_DONE" rwaccess="RW" range="" description="DataMover transfer completion." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="ICONT_INTR" rwaccess="RW" range="" description="Interrupt from ICONT." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="SCL_INTR" rwaccess="RW" range="" description="Interrupt from SCL." resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___INT_INTR_ENB_CLR" description="Enables the corresponding interrupt source to generate interrupt to ICONT.&#xD;&#xA;Write 1 to Clear the corresponding interrupt enable bit." width="32" offset="0x6C" page="0" acronym="__ALL___INT_INTR_ENB_CLR">
        <bitfield id="REWIND" rwaccess="RW" range="" description="Rewind process complete." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="FORCE_FUNC_IDLE" rwaccess="RW" range="" description="Abort or channel switch after rewind condition." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="CUSTOM_DEBUG" rwaccess="RW" range="" description="Custom Debug event detected by HW." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved" rwaccess="RW" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="DATAMOVER_DONE" rwaccess="RW" range="" description="DataMover transfer completion." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="ICONT_INTR" rwaccess="RW" range="" description="Interrupt from ICONT." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="SCL_INTR" rwaccess="RW" range="" description="Interrupt from SCL." resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___NMI_RAW_STATUS" description="This provides the status of the ICONT NMI sources, irrespective of enable bit.&#xD;&#xA;Write 1 to set the interrupt in Software (for test/debug)." width="32" offset="0x70" page="0" acronym="__ALL___NMI_RAW_STATUS">
        <bitfield id="Data_Abort" rwaccess="RW" range="" description="CPU data access to Reserved space. ICONT_NMI_ABORT_ADDR logs the access address." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Code_Abort" rwaccess="RW" range="" description="CPU Code access to Reserved space. ICONT_NMI_ABORT_ADDR logs the access address." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Config_Port_Error" rwaccess="RW" range="" description="Indicates error response on Config master port." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="DataMover_Error" rwaccess="RW" range="" description="Indicates if the previous data transfer completed with an ocp error." resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___NMI_ENB_STATUS" description="This provides the status of the ICONT NMI interrupt sources enabled to interrupt.&#xD;&#xA;Write 1 to clear the interrupt in Software." width="32" offset="0x74" page="0" acronym="__ALL___NMI_ENB_STATUS">
        <bitfield id="Data_Abort" rwaccess="RW" range="" description="CPU data access to Reserved space. ICONT_NMI_ABORT_ADDR logs the access address." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Code_Abort" rwaccess="RW" range="" description="CPU code access to Reserved space. ICONT_NMI_ABORT_ADDR logs the access address." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Config_Port_Error" rwaccess="RW" range="" description="Indicates error response on Config master port." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="DataMover_Error" rwaccess="RW" range="" description="Indicates if the previous data transfer completed with an ocp error." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
    </register>
    <register id="__ALL___NMI_ENB_SET" description="Enables the corresponding interrupt source to generate interrupt.&#xD;&#xA;Write 1 to set the corresponding interrupt enable bit." width="32" offset="0x78" page="0" acronym="__ALL___NMI_ENB_SET">
        <bitfield id="Data_Abort_ENB" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Code_Abort_ENB" rwaccess="RW" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Config_Port_Error_ENB" rwaccess="RW" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="DataMover_Error_ENB" rwaccess="RW" range="" description="Indicates if the previous data transfer completed with an ocp error." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
    </register>
    <register id="__ALL___NMI_ENB_CLR" description="Enables the corresponding interrupt source to generate interrupt.&#xD;&#xA;Write 1 to Clear the corresponding interrupt enable bit." width="32" offset="0x7C" page="0" acronym="__ALL___NMI_ENB_CLR">
        <bitfield id="Data_Abort_ENB" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Code_Abort_ENB" rwaccess="RW" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Config_Port_Error_ENB" rwaccess="RW" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="DataMover_Error_ENB" rwaccess="RW" range="" description="Indicates if the previous data transfer completed with an ocp error." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
    </register>
    <register id="__ALL___NMI_ABORT_ADDR" description="Logs the Address that resulted in the T16Core Data or Code abort condition." width="32" offset="0x80" page="0" acronym="__ALL___NMI_ABORT_ADDR">
        <bitfield id="Address" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt0_0" description="This register contains motion vector for best 16x16 partition" width="32" offset="0x100" page="0" acronym="__ALL___PSE_bmt0_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt0_1" description="This register contains SAD for best 16x16 partition" width="32" offset="0x104" page="0" acronym="__ALL___PSE_bmt0_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x16" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_bmt0_2" description="This register contains Motion Vector Cost for best 16x16 partition" width="32" offset="0x108" page="0" acronym="__ALL___PSE_bmt0_2">
        <bitfield id="Sad16x16_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___PSE_bmt1_0" description="This register contains motion vector for best top 16x8 partition" width="32" offset="0x10C" page="0" acronym="__ALL___PSE_bmt1_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt1_1" description="This register contains SAD for best top 16x8 partition" width="32" offset="0x110" page="0" acronym="__ALL___PSE_bmt1_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x8_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_bmt1_2" description="" width="32" offset="0x114" page="0" acronym="__ALL___PSE_bmt1_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x8_0_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_bmt2_0" description="This register contains motion vector for best bottom 16x8 partition" width="32" offset="0x118" page="0" acronym="__ALL___PSE_bmt2_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt2_1" description="This register contains SAD for best bottom 16x8 partition" width="32" offset="0x11C" page="0" acronym="__ALL___PSE_bmt2_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x8_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_bmt2_2" description="" width="32" offset="0x120" page="0" acronym="__ALL___PSE_bmt2_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x8_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_bmt3_0" description="This register contains motion vector for best left 8x16 partition" width="32" offset="0x124" page="0" acronym="__ALL___PSE_bmt3_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt3_1" description="This register contains SAD for best left 8x16 partition" width="32" offset="0x128" page="0" acronym="__ALL___PSE_bmt3_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x16_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_bmt3_2" description="" width="32" offset="0x12C" page="0" acronym="__ALL___PSE_bmt3_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x16_0_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_bmt4_0" description="This register contains motion vector for best right  8x16 partition" width="32" offset="0x130" page="0" acronym="__ALL___PSE_bmt4_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt4_1" description="This register contains SAD for best right  8x16 partition" width="32" offset="0x134" page="0" acronym="__ALL___PSE_bmt4_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x16_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_bmt4_2" description="" width="32" offset="0x138" page="0" acronym="__ALL___PSE_bmt4_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x16_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_bmt5_0" description="This register contains motion vector for best top left 8x8 partition" width="32" offset="0x13C" page="0" acronym="__ALL___PSE_bmt5_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt5_1" description="This register contains SAD for best top left 8x8 partition" width="32" offset="0x140" page="0" acronym="__ALL___PSE_bmt5_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x8_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_bmt5_2" description="" width="32" offset="0x144" page="0" acronym="__ALL___PSE_bmt5_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x8_0_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_bmt6_0" description="This register contains motion vector for best top right  8x8 partition" width="32" offset="0x148" page="0" acronym="__ALL___PSE_bmt6_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt6_1" description="This register contains SAD for best top right  8x8 partition" width="32" offset="0x14C" page="0" acronym="__ALL___PSE_bmt6_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x8_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_bmt6_2" description="" width="32" offset="0x150" page="0" acronym="__ALL___PSE_bmt6_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x8_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_bmt7_0" description="This register contains motion vector for best bottom leftt  8x8 partition" width="32" offset="0x154" page="0" acronym="__ALL___PSE_bmt7_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt7_1" description="This register contains SAD for best bottom leftt  8x8 partition" width="32" offset="0x158" page="0" acronym="__ALL___PSE_bmt7_1">
        <bitfield id="Sad8x8_2" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PSE_bmt7_2" description="" width="32" offset="0x15C" page="0" acronym="__ALL___PSE_bmt7_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x8_2_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_bmt8_0" description="This register contains motion vector for best bottomright  8x8 partition" width="32" offset="0x160" page="0" acronym="__ALL___PSE_bmt8_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt8_1" description="This register contains SAD for best bottomright  8x8 partition" width="32" offset="0x164" page="0" acronym="__ALL___PSE_bmt8_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x8_3" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_bmt8_2" description="" width="32" offset="0x168" page="0" acronym="__ALL___PSE_bmt8_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x8_3_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_bmt9_0" description="This register contains motion vector for best next best 16x16 partition" width="32" offset="0x16C" page="0" acronym="__ALL___PSE_bmt9_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt9_1" description="This register contains SAD for best next best 16x16 partition" width="32" offset="0x170" page="0" acronym="__ALL___PSE_bmt9_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x16_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_bmt9_2" description="" width="32" offset="0x174" page="0" acronym="__ALL___PSE_bmt9_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x16_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_bmt10_0" description="This register contains motion vector for best next best 16x16 partition" width="32" offset="0x178" page="0" acronym="__ALL___PSE_bmt10_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt10_1" description="This register contains SAD for best next best 16x16 partition" width="32" offset="0x17C" page="0" acronym="__ALL___PSE_bmt10_1">
        <bitfield id="Sad16x16_2" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PSE_bmt10_2" description="" width="32" offset="0x180" page="0" acronym="__ALL___PSE_bmt10_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x16_2_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_bmt11_0" description="This register contains motion vector for best next best 16x16 partition" width="32" offset="0x184" page="0" acronym="__ALL___PSE_bmt11_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_bmt11_1" description="This register contains SAD for best next best 16x16 partition" width="32" offset="0x188" page="0" acronym="__ALL___PSE_bmt11_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x16_3" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_bmt11_2" description="" width="32" offset="0x18C" page="0" acronym="__ALL___PSE_bmt11_2">
        <bitfield id="Sad16x16_3_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt0_0" description="This register contains motion vector for best 16x16 partition" width="32" offset="0x200" page="0" acronym="__ALL___PSE_SHADOWbmt0_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt0_1" description="This register contains SAD for best 16x16 partition" width="32" offset="0x204" page="0" acronym="__ALL___PSE_SHADOWbmt0_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x16" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt0_2" description="This register contains Motion Vector Cost for best 16x16 partition" width="32" offset="0x208" page="0" acronym="__ALL___PSE_SHADOWbmt0_2">
        <bitfield id="Sad16x16_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt1_0" description="This register contains motion vector for best top 16x8 partition" width="32" offset="0x20C" page="0" acronym="__ALL___PSE_SHADOWbmt1_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt1_1" description="This register contains SAD for best top 16x8 partition" width="32" offset="0x210" page="0" acronym="__ALL___PSE_SHADOWbmt1_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x8_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt1_2" description="" width="32" offset="0x214" page="0" acronym="__ALL___PSE_SHADOWbmt1_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x8_0_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt2_0" description="This register contains motion vector for best bottom 16x8 partition" width="32" offset="0x218" page="0" acronym="__ALL___PSE_SHADOWbmt2_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt2_1" description="This register contains SAD for best bottom 16x8 partition" width="32" offset="0x21C" page="0" acronym="__ALL___PSE_SHADOWbmt2_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x8_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt2_2" description="" width="32" offset="0x220" page="0" acronym="__ALL___PSE_SHADOWbmt2_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x8_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt3_0" description="This register contains motion vector for best left 8x16 partition" width="32" offset="0x224" page="0" acronym="__ALL___PSE_SHADOWbmt3_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt3_1" description="This register contains SAD for best left 8x16 partition" width="32" offset="0x228" page="0" acronym="__ALL___PSE_SHADOWbmt3_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x16_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt3_2" description="" width="32" offset="0x22C" page="0" acronym="__ALL___PSE_SHADOWbmt3_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x16_0_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt4_0" description="This register contains motion vector for best right  8x16 partition" width="32" offset="0x230" page="0" acronym="__ALL___PSE_SHADOWbmt4_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt4_1" description="This register contains SAD for best right  8x16 partition" width="32" offset="0x234" page="0" acronym="__ALL___PSE_SHADOWbmt4_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x16_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt4_2" description="" width="32" offset="0x238" page="0" acronym="__ALL___PSE_SHADOWbmt4_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x16_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt5_0" description="This register contains motion vector for best top left 8x8 partition" width="32" offset="0x23C" page="0" acronym="__ALL___PSE_SHADOWbmt5_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt5_1" description="This register contains SAD for best top left 8x8 partition" width="32" offset="0x240" page="0" acronym="__ALL___PSE_SHADOWbmt5_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x8_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt5_2" description="" width="32" offset="0x244" page="0" acronym="__ALL___PSE_SHADOWbmt5_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x8_0_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt6_0" description="This register contains motion vector for best top right  8x8 partition" width="32" offset="0x248" page="0" acronym="__ALL___PSE_SHADOWbmt6_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt6_1" description="This register contains SAD for best top right  8x8 partition" width="32" offset="0x24C" page="0" acronym="__ALL___PSE_SHADOWbmt6_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x8_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt6_2" description="" width="32" offset="0x250" page="0" acronym="__ALL___PSE_SHADOWbmt6_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x8_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt7_0" description="This register contains motion vector for best bottom leftt  8x8 partition" width="32" offset="0x254" page="0" acronym="__ALL___PSE_SHADOWbmt7_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt7_1" description="This register contains SAD for best bottom leftt  8x8 partition" width="32" offset="0x258" page="0" acronym="__ALL___PSE_SHADOWbmt7_1">
        <bitfield id="Sad8x8_2" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt7_2" description="" width="32" offset="0x25C" page="0" acronym="__ALL___PSE_SHADOWbmt7_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x8_2_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt8_0" description="This register contains motion vector for best bottomright  8x8 partition" width="32" offset="0x260" page="0" acronym="__ALL___PSE_SHADOWbmt8_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt8_1" description="This register contains SAD for best bottomright  8x8 partition" width="32" offset="0x264" page="0" acronym="__ALL___PSE_SHADOWbmt8_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x8_3" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt8_2" description="" width="32" offset="0x268" page="0" acronym="__ALL___PSE_SHADOWbmt8_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x8_3_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt9_0" description="This register contains motion vector for best next best 16x16 partition" width="32" offset="0x26C" page="0" acronym="__ALL___PSE_SHADOWbmt9_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt9_1" description="This register contains SAD for best next best 16x16 partition" width="32" offset="0x270" page="0" acronym="__ALL___PSE_SHADOWbmt9_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x16_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt9_2" description="" width="32" offset="0x274" page="0" acronym="__ALL___PSE_SHADOWbmt9_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x16_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt10_0" description="This register contains motion vector for best next best 16x16 partition" width="32" offset="0x278" page="0" acronym="__ALL___PSE_SHADOWbmt10_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt10_1" description="This register contains SAD for best next best 16x16 partition" width="32" offset="0x27C" page="0" acronym="__ALL___PSE_SHADOWbmt10_1">
        <bitfield id="Sad16x16_2" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt10_2" description="" width="32" offset="0x280" page="0" acronym="__ALL___PSE_SHADOWbmt10_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x16_2_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt11_0" description="This register contains motion vector for best next best 16x16 partition" width="32" offset="0x284" page="0" acronym="__ALL___PSE_SHADOWbmt11_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt11_1" description="This register contains SAD for best next best 16x16 partition" width="32" offset="0x288" page="0" acronym="__ALL___PSE_SHADOWbmt11_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x16_3" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___PSE_SHADOWbmt11_2" description="" width="32" offset="0x28C" page="0" acronym="__ALL___PSE_SHADOWbmt11_2">
        <bitfield id="Sad16x16_3_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___VSE_bmt0_0" description="This register contains motion vector for best 16x16 partition" width="32" offset="0x500" page="0" acronym="__ALL___VSE_bmt0_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt0_1" description="This register contains SAD for best 16x16 partition" width="32" offset="0x504" page="0" acronym="__ALL___VSE_bmt0_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x16" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt0_2" description="This register contains Motion Vector Cost for best 16x16 partition" width="32" offset="0x508" page="0" acronym="__ALL___VSE_bmt0_2">
        <bitfield id="Sad16x16_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___VSE_bmt1_0" description="This register contains motion vector for best top 16x8 partition" width="32" offset="0x50C" page="0" acronym="__ALL___VSE_bmt1_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt1_1" description="This register contains SAD for best top 16x8 partition" width="32" offset="0x510" page="0" acronym="__ALL___VSE_bmt1_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x8_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt1_2" description="" width="32" offset="0x514" page="0" acronym="__ALL___VSE_bmt1_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x8_0_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_bmt2_0" description="This register contains motion vector for best bottom 16x8 partition" width="32" offset="0x518" page="0" acronym="__ALL___VSE_bmt2_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt2_1" description="This register contains SAD for best bottom 16x8 partition" width="32" offset="0x51C" page="0" acronym="__ALL___VSE_bmt2_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x8_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt2_2" description="" width="32" offset="0x520" page="0" acronym="__ALL___VSE_bmt2_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x8_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_bmt3_0" description="This register contains motion vector for best left 8x16 partition" width="32" offset="0x524" page="0" acronym="__ALL___VSE_bmt3_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt3_1" description="This register contains SAD for best left 8x16 partition" width="32" offset="0x528" page="0" acronym="__ALL___VSE_bmt3_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x16_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt3_2" description="" width="32" offset="0x52C" page="0" acronym="__ALL___VSE_bmt3_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x16_0_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_bmt4_0" description="This register contains motion vector for best right  8x16 partition" width="32" offset="0x530" page="0" acronym="__ALL___VSE_bmt4_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt4_1" description="This register contains SAD for best right  8x16 partition" width="32" offset="0x534" page="0" acronym="__ALL___VSE_bmt4_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x16_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt4_2" description="" width="32" offset="0x538" page="0" acronym="__ALL___VSE_bmt4_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x16_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_bmt5_0" description="This register contains motion vector for best top left 8x8 partition" width="32" offset="0x53C" page="0" acronym="__ALL___VSE_bmt5_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt5_1" description="This register contains SAD for best top left 8x8 partition" width="32" offset="0x540" page="0" acronym="__ALL___VSE_bmt5_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x8_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt5_2" description="" width="32" offset="0x544" page="0" acronym="__ALL___VSE_bmt5_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x8_0_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_bmt6_0" description="This register contains motion vector for best top right  8x8 partition" width="32" offset="0x548" page="0" acronym="__ALL___VSE_bmt6_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt6_1" description="This register contains SAD for best top right  8x8 partition" width="32" offset="0x54C" page="0" acronym="__ALL___VSE_bmt6_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x8_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt6_2" description="" width="32" offset="0x550" page="0" acronym="__ALL___VSE_bmt6_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x8_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_bmt7_0" description="This register contains motion vector for best bottom leftt  8x8 partition" width="32" offset="0x554" page="0" acronym="__ALL___VSE_bmt7_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt7_1" description="This register contains SAD for best bottom leftt  8x8 partition" width="32" offset="0x558" page="0" acronym="__ALL___VSE_bmt7_1">
        <bitfield id="Sad8x8_2" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt7_2" description="" width="32" offset="0x55C" page="0" acronym="__ALL___VSE_bmt7_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x8_2_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_bmt8_0" description="This register contains motion vector for best bottomright  8x8 partition" width="32" offset="0x560" page="0" acronym="__ALL___VSE_bmt8_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt8_1" description="This register contains SAD for best bottomright  8x8 partition" width="32" offset="0x564" page="0" acronym="__ALL___VSE_bmt8_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad8x8_3" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt8_2" description="" width="32" offset="0x568" page="0" acronym="__ALL___VSE_bmt8_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad8x8_3_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_bmt9_0" description="This register contains motion vector for best next best 16x16 partition" width="32" offset="0x56C" page="0" acronym="__ALL___VSE_bmt9_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt9_1" description="This register contains SAD for best next best 16x16 partition" width="32" offset="0x570" page="0" acronym="__ALL___VSE_bmt9_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x16_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt9_2" description="" width="32" offset="0x574" page="0" acronym="__ALL___VSE_bmt9_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x16_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_bmt10_0" description="This register contains motion vector for best next best 16x16 partition" width="32" offset="0x578" page="0" acronym="__ALL___VSE_bmt10_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt10_1" description="This register contains SAD for best next best 16x16 partition" width="32" offset="0x57C" page="0" acronym="__ALL___VSE_bmt10_1">
        <bitfield id="Sad16x16_2" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt10_2" description="" width="32" offset="0x580" page="0" acronym="__ALL___VSE_bmt10_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x16_2_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_bmt11_0" description="This register contains motion vector for best next best 16x16 partition" width="32" offset="0x584" page="0" acronym="__ALL___VSE_bmt11_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt11_1" description="This register contains SAD for best next best 16x16 partition" width="32" offset="0x588" page="0" acronym="__ALL___VSE_bmt11_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x16_3" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt11_2" description="" width="32" offset="0x58C" page="0" acronym="__ALL___VSE_bmt11_2">
        <bitfield id="Sad16x16_3_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___VSE_bmt12_0" description="This register contains motion vector for best next best 16x16 partition" width="32" offset="0x590" page="0" acronym="__ALL___VSE_bmt12_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt12_1" description="This register contains SAD for best next best 16x16 partition" width="32" offset="0x594" page="0" acronym="__ALL___VSE_bmt12_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x16_4" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt12_2" description="" width="32" offset="0x598" page="0" acronym="__ALL___VSE_bmt12_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x16_4_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_bmt13_0" description="This register contains motion vector for best next best 16x16 partition" width="32" offset="0x59C" page="0" acronym="__ALL___VSE_bmt13_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt13_1" description="This register contains SAD for best next best 16x16 partition" width="32" offset="0x5A0" page="0" acronym="__ALL___VSE_bmt13_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x16_5" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt13_2" description="" width="32" offset="0x5A4" page="0" acronym="__ALL___VSE_bmt13_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x16_5_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_bmt14_0" description="This register contains motion vector for best next best 16x16 partition" width="32" offset="0x5A8" page="0" acronym="__ALL___VSE_bmt14_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___VSE_bmt14_1" description="This register contains SAD for best next best 16x16 partition" width="32" offset="0x5AC" page="0" acronym="__ALL___VSE_bmt14_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Sad16x16_6" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VSE_bmt14_2" description="" width="32" offset="0x5B0" page="0" acronym="__ALL___VSE_bmt14_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Sad16x16_6_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___VSE_SC_Extra" description="Additional Search centre register " width="32" offset="0x5B4" page="0" acronym="__ALL___VSE_SC_Extra">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LSRB0_Base" description="LSRB0 Base address " width="32" offset="0x600" page="0" acronym="__ALL___LSRB0_Base">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LSRB1_Base" description="LSRB1 Base address " width="32" offset="0x604" page="0" acronym="__ALL___LSRB1_Base">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="1" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LSRB0_Valid_offsets" description="LSRB0 Valid offset for valid area checks" width="32" offset="0x608" page="0" acronym="__ALL___LSRB0_Valid_offsets">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Reserved" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Reserved" resetval="0" end="22" begin="23" width="2"/>
offset="0x500"
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="15" width="2"/>
offset="0x500"
offset="0x500"
offset="0x500"
    </register>
    <register id="__ALL___LSRB1_Valid_offsets" description="LSRB1 Valid offset for valid area checks" width="32" offset="0x60C" page="0" acronym="__ALL___LSRB1_Valid_offsets">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Reserved" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Reserved" resetval="0" end="22" begin="23" width="2"/>
offset="0x500"
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="15" width="2"/>
offset="0x500"
offset="0x500"
offset="0x500"
    </register>
    <register id="__ALL___LSRB_reference_mv" description="LSRB reference motion vector for load lsrb" width="32" offset="0x610" page="0" acronym="__ALL___LSRB_reference_mv">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LSRB_RFPB_index" description="LSRB_RFPB_index" width="32" offset="0x614" page="0" acronym="__ALL___LSRB_RFPB_index">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="2" begin="7" width="6"/>
        <bitfield id="LSRB0_RFPB_IDX" rwaccess="RW" range="" description="LSRB0 RFPB IDX" resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="LSRB1_RFPB_IDX" rwaccess="RW" range="" description="LSRB1 RFPB IDX" resetval="0" end="8" begin="9" width="2"/>
    </register>
    <register id="__ALL___SubpelSE_bmt0_0" description="This register contains motion vector for best 16x16 partition" width="32" offset="0x900" page="0" acronym="__ALL___SubpelSE_bmt0_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SubpelSE_bmt0_1" description="This register contains SAD for best 16x16 partition" width="32" offset="0x904" page="0" acronym="__ALL___SubpelSE_bmt0_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad16x16" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___SubpelSE_bmt0_2" description="This register contains Motion Vector Cost for best 16x16 partition" width="32" offset="0x908" page="0" acronym="__ALL___SubpelSE_bmt0_2">
        <bitfield id="Sad16x16_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Bipred_valid" rwaccess="RW" range="" description="Bipred valid bit" resetval="0" end="16" begin="16" width="1"/>
    </register>
    <register id="__ALL___SubpelSE_bmt1_0" description="This register contains motion vector for best top 16x8 partition" width="32" offset="0x90C" page="0" acronym="__ALL___SubpelSE_bmt1_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SubpelSE_bmt1_1" description="This register contains SAD for best top 16x8 partition" width="32" offset="0x910" page="0" acronym="__ALL___SubpelSE_bmt1_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad16x8_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___SubpelSE_bmt1_2" description="This register contains Motion Vector Cost for best top 16x8 partition" width="32" offset="0x914" page="0" acronym="__ALL___SubpelSE_bmt1_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="Sad16x8_0_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Bipred_valid" rwaccess="RW" range="" description="Bipred valid bit" resetval="0" end="16" begin="16" width="1"/>
    </register>
    <register id="__ALL___SubpelSE_bmt2_0" description="This register contains motion vector for best bottom 16x8 partition" width="32" offset="0x918" page="0" acronym="__ALL___SubpelSE_bmt2_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SubpelSE_bmt2_1" description="This register contains SAD for best bottom 16x8 partition" width="32" offset="0x91C" page="0" acronym="__ALL___SubpelSE_bmt2_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad16x8_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___SubpelSE_bmt2_2" description="This register contains Motion Vector Cost for best bottom 16x8 partition" width="32" offset="0x920" page="0" acronym="__ALL___SubpelSE_bmt2_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="Sad16x8_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Bipred_valid" rwaccess="RW" range="" description="Bipred valid bit" resetval="0" end="16" begin="16" width="1"/>
    </register>
    <register id="__ALL___SubpelSE_bmt3_0" description="This register contains motion vector for best left 8x16 partition" width="32" offset="0x924" page="0" acronym="__ALL___SubpelSE_bmt3_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SubpelSE_bmt3_1" description="This register contains SAD for best left 8x16 partition" width="32" offset="0x928" page="0" acronym="__ALL___SubpelSE_bmt3_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x16_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___SubpelSE_bmt3_2" description="This register contains Motion Vector Cost for best left 8x16 partition" width="32" offset="0x92C" page="0" acronym="__ALL___SubpelSE_bmt3_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="Sad8x16_0_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Bipred_valid" rwaccess="RW" range="" description="Bipred valid bit" resetval="0" end="16" begin="16" width="1"/>
    </register>
    <register id="__ALL___SubpelSE_bmt4_0" description="This register contains motion vector for best right  8x16 partition" width="32" offset="0x930" page="0" acronym="__ALL___SubpelSE_bmt4_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SubpelSE_bmt4_1" description="This register contains SAD for best right  8x16 partition" width="32" offset="0x934" page="0" acronym="__ALL___SubpelSE_bmt4_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x16_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___SubpelSE_bmt4_2" description="This register contains Motion Vector Cost for best right  8x16 partition" width="32" offset="0x938" page="0" acronym="__ALL___SubpelSE_bmt4_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x16_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
        <bitfield id="Bipred_valid" rwaccess="RW" range="" description="Bipred valid bit" resetval="0" end="16" begin="16" width="1"/>
    </register>
    <register id="__ALL___SubpelSE_bmt5_0" description="This register contains motion vector for best top left 8x8 partition" width="32" offset="0x93C" page="0" acronym="__ALL___SubpelSE_bmt5_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SubpelSE_bmt5_1" description="This register contains SAD for best top left 8x8 partition" width="32" offset="0x940" page="0" acronym="__ALL___SubpelSE_bmt5_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x8_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___SubpelSE_bmt5_2" description="This register contains Motion Vector Cost for best top left 8x8 partition" width="32" offset="0x944" page="0" acronym="__ALL___SubpelSE_bmt5_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="Sad8x8_0_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Bipred_valid" rwaccess="RW" range="" description="Bipred valid bit" resetval="0" end="16" begin="16" width="1"/>
    </register>
    <register id="__ALL___SubpelSE_bmt6_0" description="This register contains motion vector for best top right  8x8 partition" width="32" offset="0x948" page="0" acronym="__ALL___SubpelSE_bmt6_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SubpelSE_bmt6_1" description="This register contains SAD for best top right  8x8 partition" width="32" offset="0x94C" page="0" acronym="__ALL___SubpelSE_bmt6_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x8_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___SubpelSE_bmt6_2" description="This register contains Motion Vector Cost for best top right  8x8 partition" width="32" offset="0x950" page="0" acronym="__ALL___SubpelSE_bmt6_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x8_1_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
        <bitfield id="Bipred_valid" rwaccess="RW" range="" description="Bipred valid bit" resetval="0" end="16" begin="16" width="1"/>
    </register>
    <register id="__ALL___SubpelSE_bmt7_0" description="This register contains motion vector for best bottom leftt  8x8 partition" width="32" offset="0x954" page="0" acronym="__ALL___SubpelSE_bmt7_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SubpelSE_bmt7_1" description="This register contains SAD for best bottom leftt  8x8 partition" width="32" offset="0x958" page="0" acronym="__ALL___SubpelSE_bmt7_1">
        <bitfield id="Sad8x8_2" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
    </register>
    <register id="__ALL___SubpelSE_bmt7_2" description="This register contains Motion Vector Cost for best bottom leftt  8x8 partition" width="32" offset="0x95C" page="0" acronym="__ALL___SubpelSE_bmt7_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x8_2_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
        <bitfield id="Bipred_valid" rwaccess="RW" range="" description="Bipred valid bit" resetval="0" end="16" begin="16" width="1"/>
    </register>
    <register id="__ALL___SubpelSE_bmt8_0" description="This register contains motion vector for best bottomright  8x8 partition" width="32" offset="0x960" page="0" acronym="__ALL___SubpelSE_bmt8_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SubpelSE_bmt8_1" description="This register contains SAD for best bottomright  8x8 partition" width="32" offset="0x964" page="0" acronym="__ALL___SubpelSE_bmt8_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x8_3" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___SubpelSE_bmt8_2" description="This register contains Motion Vector Cost for best bottomright  8x8 partition" width="32" offset="0x968" page="0" acronym="__ALL___SubpelSE_bmt8_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="Sad8x8_3_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="16383" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Bipred_valid" rwaccess="RW" range="" description="Bipred valid bit" resetval="0" end="16" begin="16" width="1"/>
    </register>
    <register id="__ALL___SubpelSE_L0_MV" description="This register contains motion vector of winner q-pel plane" width="32" offset="0x96C" page="0" acronym="__ALL___SubpelSE_L0_MV">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SubpelSE_L0_MVC" description="This register contains motion vector of winner q-pel plane motion vector" width="32" offset="0x970" page="0" acronym="__ALL___SubpelSE_L0_MVC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="27" begin="31" width="5"/>
        <bitfield id="L0_QPEL_BR_VALID" rwaccess="RW" range="" description="L0 MV is valid" resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="L0_QPEL_TL_VALID" rwaccess="RW" range="" description="L0 MV is valid" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="refidx" rwaccess="RW" range="" description="LO referecne Idx" resetval="0" end="17" begin="22" width="6"/>
        <bitfield id="L0_QPEL_BL_VALID" rwaccess="RW" range="" description="L0 MV is valid" resetval="0" end="25" begin="25" width="1"/>
        <bitfield id="L0_QPEL_TR_VALID" rwaccess="RW" range="" description="L0 MV is valid" resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="refidx_mvc" rwaccess="RW" range="" description="Motion vector Cost" resetval="0" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___HPEL_SC_EXTRA" description="This register contains motion vector of search centre for hpel calculation" width="32" offset="0x974" page="0" acronym="__ALL___HPEL_SC_EXTRA">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___QPEL_SC_EXTRA" description="This register contains motion vector of search centre for qpel calculation" width="32" offset="0x978" page="0" acronym="__ALL___QPEL_SC_EXTRA">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___WINNER_MV_STATS" description="This register contains motion vector after Qpel  for Statistic collection" width="32" offset="0x97C" page="0" acronym="__ALL___WINNER_MV_STATS">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector for Statistic collection. Updated &#xA;after searchQpel instruction if the update_statistics flag &#xA;is set. This motion vector will be used for updating &#xA;the statistics during write output instruction. &#xA;Also note that USE_FOR_MVSTAT in RF_CTRL_REG0_RFPB1  should also be set for this register to be updated. " resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___L0_R0_STATS" description="This register contains Statistics information for winner L0 R0 motion vector" width="32" offset="0x980" page="0" acronym="__ALL___L0_R0_STATS">
        <bitfield id="MVY_QPEL_MB" rwaccess="RW" range="" description="This bit field set when  L0 R0 winner motion vector's Y component is QPEL. This bit is updated only after searchQpel instruction if the update_statistics flag is set. &#xA;Note that this bit is updated only during L0 direction and when the reference index is 0" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="MVY_INT_MB" rwaccess="RW" range="" description="This bit field set when  L0 R0 winner motion vector's Y component is integer. This bit is updated only after searchQpel instruction if the update_statistics flag is set. &#xA;Note that this bit is updated only during L0 direction and when the reference index is 0" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="Reserved" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="MVY_HPEL_MB" rwaccess="RW" range="" description="This bit field set when  L0 R0 winner motion vector's Y component is HPEL. This bit is updated only after searchQpel instruction if the update_statistics flag is set. &#xA;Note that this bit is updated only during L0 direction and when the reference index is 0" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___SSE_Cost16x16" description="This register contains cost of 16x16 partition at skip mv position" width="32" offset="0xD00" page="0" acronym="__ALL___SSE_Cost16x16">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="SSE_Cost16x16" rwaccess="RW" range="" description="16x16 SAD cost" resetval="65535" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SSE_Cost_TL8x8" description="This register contains cost of TL 8x8 partition at skip mv position" width="32" offset="0xD04" page="0" acronym="__ALL___SSE_Cost_TL8x8">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="SSE_Cost_TL8x8" rwaccess="RW" range="" description="8x8 TL SAD cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___SSE_Cost_TR8x8" description="This register contains cost of TR 8x8 partition at skip mv position" width="32" offset="0xD08" page="0" acronym="__ALL___SSE_Cost_TR8x8">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="SSE_Cost_TR8x8" rwaccess="RW" range="" description="8x8 TR SAD cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___SSE_Cost_BL8x8" description="This register contains cost of BL 8x8 partition at skip mv position" width="32" offset="0xD0C" page="0" acronym="__ALL___SSE_Cost_BL8x8">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="SSE_Cost_BL8x8" rwaccess="RW" range="" description="8x8 BL SAD cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___SSE_Cost_BR8x8" description="This register contains cost of BR 8x8 partition at skip mv position" width="32" offset="0xD10" page="0" acronym="__ALL___SSE_Cost_BR8x8">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="SSE_Cost_BR8x8" rwaccess="RW" range="" description="8x8 BR SAD cost" resetval="16383" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___SSE_COST_VALID" description="This register contains valid bits for debug" width="32" offset="0xD14" page="0" acronym="__ALL___SSE_COST_VALID">
        <bitfield id="L0_16x16_MV_VALID" rwaccess="RW" range="" description="16x16 valid" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="L1_BR_MV_VALID" rwaccess="RW" range="" description="BR Valid" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="L0_BL_MV_VALID" rwaccess="RW" range="" description="BL Valid" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="L0_BR_MV_VALID" rwaccess="RW" range="" description="BR Valid" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="L1_BL_MV_VALID" rwaccess="RW" range="" description="BL Valid" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="L1_TL_MV_VALID" rwaccess="RW" range="" description="TL valid" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="SSE_COST_BR_VALID" rwaccess="RW" range="" description="SSE cost valid" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="SSE_COST_TL_VALID" rwaccess="RW" range="" description="SSE cost valid" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="L0_TR_MV_VALID" rwaccess="RW" range="" description="TR valid" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Reserved" resetval="0" end="21" begin="31" width="11"/>
        <bitfield id="SSE_COST_TR_VALID" rwaccess="RW" range="" description="SSE cost valid" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="SSE_COST_BL_VALID" rwaccess="RW" range="" description="SSE cost valid" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="L1_TR_MV_VALID" rwaccess="RW" range="" description="TR valid" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="L1_16x16_MV_VALID" rwaccess="RW" range="" description="16x16 valid" resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="13" begin="15" width="3"/>
        <bitfield id="SSE_COST_VALID" rwaccess="RW" range="" description="SSE cost valid" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="L0_TL_MV_VALID" rwaccess="RW" range="" description="TL valid" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___Main_bmt0_0" description="This register contains motion vector for best 16x16 partition" width="32" offset="0xF00" page="0" acronym="__ALL___Main_bmt0_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Main_bmt0_1" description="This register contains Toal cost  for best 16x16 partition" width="32" offset="0xF04" page="0" acronym="__ALL___Main_bmt0_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad16x16" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___Main_bmt0_2" description="This register contains ref index, Direction and bipred valid bits for best 16x16 partition" width="32" offset="0xF08" page="0" acronym="__ALL___Main_bmt0_2">
        <bitfield id="Sad16x16_Dir" rwaccess="RW" range="" description="Direction" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="Sad16x16_refidx" rwaccess="RW" range="" description="Ref index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Sad16x16_Bipred" rwaccess="RW" range="" description="Bipred_valid" resetval="0" end="7" begin="7" width="1"/>
    </register>
    <register id="__ALL___Main_bmt1_0" description="This register contains motion vector for best top 16x8 partition" width="32" offset="0xF0C" page="0" acronym="__ALL___Main_bmt1_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Main_bmt1_1" description="This register contains Total Cost for best top 16x8 partition" width="32" offset="0xF10" page="0" acronym="__ALL___Main_bmt1_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad16x8_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___Main_bmt1_2" description="This register contains ref index, Direction and bipred valid bits for best top 16x8 partition" width="32" offset="0xF14" page="0" acronym="__ALL___Main_bmt1_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="Sad16x8_Dir" rwaccess="RW" range="" description="Direction" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Sad16x8_0_refidx" rwaccess="RW" range="" description="Motion vector Cost" resetval="63" end="0" begin="5" width="6"/>
        <bitfield id="Sad16x8_Bipred" rwaccess="RW" range="" description="Bipred_valid" resetval="0" end="7" begin="7" width="1"/>
    </register>
    <register id="__ALL___Main_bmt2_0" description="This register contains motion vector for best bottom 16x8 partition" width="32" offset="0xF18" page="0" acronym="__ALL___Main_bmt2_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Main_bmt2_1" description="This register contains Total Cost for best bottom 16x8 partition" width="32" offset="0xF1C" page="0" acronym="__ALL___Main_bmt2_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad16x8_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___Main_bmt2_2" description="This register contains ref index, Direction and bipred valid bits for best bottom 16x8 partition" width="32" offset="0xF20" page="0" acronym="__ALL___Main_bmt2_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="Sad16x8_1_refidx" rwaccess="RW" range="" description="Motion vector Cost" resetval="63" end="0" begin="5" width="6"/>
        <bitfield id="Sad16x8_Dir" rwaccess="RW" range="" description="Direction" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Sad16x8_Bipred" rwaccess="RW" range="" description="Bipred_valid" resetval="0" end="7" begin="7" width="1"/>
    </register>
    <register id="__ALL___Main_bmt3_0" description="This register contains motion vector for best left 8x16 partition" width="32" offset="0xF24" page="0" acronym="__ALL___Main_bmt3_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Main_bmt3_1" description="This register contains Total Cost for best left 8x16 partition" width="32" offset="0xF28" page="0" acronym="__ALL___Main_bmt3_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x16_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___Main_bmt3_2" description="This register contains ref index, Direction and bipred valid bits for best left 8x16 partition" width="32" offset="0xF2C" page="0" acronym="__ALL___Main_bmt3_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="Sad8x16_Dir" rwaccess="RW" range="" description="Direction" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Sad8x16_0_refidx" rwaccess="RW" range="" description="Motion vector Cost" resetval="63" end="0" begin="5" width="6"/>
        <bitfield id="Sad8x16_Bipred" rwaccess="RW" range="" description="Bipred_valid" resetval="0" end="7" begin="7" width="1"/>
    </register>
    <register id="__ALL___Main_bmt4_0" description="This register contains motion vector for best right  8x16 partition" width="32" offset="0xF30" page="0" acronym="__ALL___Main_bmt4_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Main_bmt4_1" description="This register contains Total Cost for best right  8x16 partition" width="32" offset="0xF34" page="0" acronym="__ALL___Main_bmt4_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x16_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___Main_bmt4_2" description="This register contains ref index, Direction and bipred valid bits for best right  8x16 partition" width="32" offset="0xF38" page="0" acronym="__ALL___Main_bmt4_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="Sad8x16_Dir" rwaccess="RW" range="" description="Direction" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Sad8x16_1_refidx" rwaccess="RW" range="" description="Motion vector Cost" resetval="63" end="0" begin="5" width="6"/>
        <bitfield id="Sad8x16_Bipred" rwaccess="RW" range="" description="Bipred_valid" resetval="0" end="7" begin="7" width="1"/>
    </register>
    <register id="__ALL___Main_bmt5_0" description="This register contains motion vector for best top left 8x8 partition" width="32" offset="0xF3C" page="0" acronym="__ALL___Main_bmt5_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Main_bmt5_1" description="This register contains Total Cost for best top left 8x8 partition" width="32" offset="0xF40" page="0" acronym="__ALL___Main_bmt5_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x8_0" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___Main_bmt5_2" description="This register contains ref index, Direction and bipred valid bits for best top left 8x8 partition" width="32" offset="0xF44" page="0" acronym="__ALL___Main_bmt5_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="Sad8x8_Bipred" rwaccess="RW" range="" description="Bipred_valid" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Sad8x8_0_refidx" rwaccess="RW" range="" description="Motion vector Cost" resetval="63" end="0" begin="5" width="6"/>
        <bitfield id="Sad8x8_Dir" rwaccess="RW" range="" description="Direction" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___Main_bmt6_0" description="This register contains motion vector for best top right  8x8 partition" width="32" offset="0xF48" page="0" acronym="__ALL___Main_bmt6_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Main_bmt6_1" description="This register contains Total Cost for best top right  8x8 partition" width="32" offset="0xF4C" page="0" acronym="__ALL___Main_bmt6_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x8_1" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___Main_bmt6_2" description="This register contains ref index, Direction and bipred valid bits for best top right  8x8 partition" width="32" offset="0xF50" page="0" acronym="__ALL___Main_bmt6_2">
        <bitfield id="Sad8x8_1_refidx" rwaccess="RW" range="" description="Motion vector Cost" resetval="63" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="Sad8x8_Bipred" rwaccess="RW" range="" description="Bipred_valid" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Sad8x8_Dir" rwaccess="RW" range="" description="Direction" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___Main_bmt7_0" description="This register contains motion vector for best bottom leftt  8x8 partition" width="32" offset="0xF54" page="0" acronym="__ALL___Main_bmt7_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Main_bmt7_1" description="This register contains Total Cost for best bottom leftt  8x8 partition" width="32" offset="0xF58" page="0" acronym="__ALL___Main_bmt7_1">
        <bitfield id="Sad8x8_2" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
    </register>
    <register id="__ALL___Main_bmt7_2" description="This register contains ref index, Direction and bipred valid bits for best bottom leftt  8x8 partition" width="32" offset="0xF5C" page="0" acronym="__ALL___Main_bmt7_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="Sad8x8_Bipred" rwaccess="RW" range="" description="Bipred_valid" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Sad8x8_2_refidx" rwaccess="RW" range="" description="Motion vector Cost" resetval="63" end="0" begin="5" width="6"/>
        <bitfield id="Sad8x8_Dir" rwaccess="RW" range="" description="Direction" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___Main_bmt8_0" description="This register contains motion vector for best bottomright  8x8 partition" width="32" offset="0xF60" page="0" acronym="__ALL___Main_bmt8_0">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Main_bmt8_1" description="This register contains Total Cost for best bottomright  8x8 partition" width="32" offset="0xF64" page="0" acronym="__ALL___Main_bmt8_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Sad8x8_3" rwaccess="RW" range="" description="SAD Value" resetval="65535" end="0" begin="16" width="17"/>
    </register>
    <register id="__ALL___Main_bmt8_2" description="This register contains ref index, Direction and bipred valid bits for best bottomright  8x8 partition" width="32" offset="0xF68" page="0" acronym="__ALL___Main_bmt8_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="Sad8x8_Bipred" rwaccess="RW" range="" description="Bipred_valid" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Sad8x8_3_refidx" rwaccess="RW" range="" description="Motion vector Cost" resetval="63" end="0" begin="5" width="6"/>
        <bitfield id="Sad8x8_Dir" rwaccess="RW" range="" description="Direction" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___MBinfo_Out_Part1_0" description="Ipred_mode[15] ipred_mode[14], and ipred_mode[13]" width="32" offset="0xF6C" page="0" acronym="__ALL___MBinfo_Out_Part1_0">
        <bitfield id="MVx_15_12" rwaccess="RW" range="" description="MVx" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="Ipred_mode_15_14_13" rwaccess="RW" range="" description="ipred_mode" resetval="0" end="20" begin="31" width="12"/>
        <bitfield id="Mvy" rwaccess="RW" range="" description="Mvy" resetval="0" end="4" begin="19" width="16"/>
    </register>
    <register id="__ALL___MBinfo_Out_Part1_1" description="LSBs of  MVx for TL inter mode winner" width="32" offset="0xF70" page="0" acronym="__ALL___MBinfo_Out_Part1_1">
        <bitfield id="Reserved_Frm_type_interblk_type_19_2" rwaccess="RW" range="" description="Interblk_type" resetval="0" end="0" begin="19" width="20"/>
        <bitfield id="MVx_11_0" rwaccess="RW" range="" description="MVx" resetval="0" end="20" begin="31" width="12"/>
    </register>
    <register id="__ALL___MBinfo_Out_Part1_2" description="mb_type, tr8x8, qp values from ipe and other misc fields" width="32" offset="0xF74" page="0" acronym="__ALL___MBinfo_Out_Part1_2">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="19" begin="27" width="9"/>
        <bitfield id="MQScale4" rwaccess="RW" range="" description="Modified Qscale4 by ME5" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="12" begin="17" width="6"/>
        <bitfield id="mb_field" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="end_of_pipe" rwaccess="RW" range="" description="" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="mb_type" rwaccess="RW" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="tr8x8" rwaccess="RW" range="" description="" resetval="0" end="29" begin="29" width="1"/>
    </register>
    <register id="__ALL___MBinfo_Out_Part1_3" description="Cond_mbskip and other fields from IPE" width="32" offset="0xF78" page="0" acronym="__ALL___MBinfo_Out_Part1_3">
        <bitfield id="mb_ul_avail" rwaccess="RW" range="" description="mb_ul_avail" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="end_of_slice" rwaccess="RW" range="" description="end_of_slice" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="mb_ur_avail" rwaccess="RW" range="" description="mb_ur_avail" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="ColumnIndex" rwaccess="RW" range="" description="Column Index" resetval="0" end="9" begin="17" width="9"/>
        <bitfield id="pic_bound_l" rwaccess="RW" range="" description="pic_bound_l" resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="pic_bound_b" rwaccess="RW" range="" description="pic_bound_b" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="RowIndex" rwaccess="RW" range="" description="Row Index" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="mb_ll_avail" rwaccess="RW" range="" description="mb_ll_avail" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="force_cbp_zero" rwaccess="RW" range="" description="macroblock header data. This means ECD3 outputs right data for the first 64-bit of macroblock header, but the other parts of macroblock header data may be corrupted." resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="mb_uu_avail" rwaccess="RW" range="" description="mb_uu_avail" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="c_ipred_mode" rwaccess="RW" range="" description="c_ipred_mode" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="pic_bound_u" rwaccess="RW" range="" description="pic_bound_u" resetval="0" end="25" begin="25" width="1"/>
        <bitfield id="pic_bound_r" rwaccess="RW" range="" description="pic_bound_r" resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="start_of_slice" rwaccess="RW" range="" description="start_of_slice" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="mb_is_flicker_prone" rwaccess="RW" range="" description="Valid for I-Frame in Encoder; 0 indicates Normal Function.1 indicates use MC output as Original in CALC&#xA;Consumer : CALC; Producer : iCONT and IPE/ME?&#xA;&#xA;" resetval="0" end="29" begin="29" width="1"/>
    </register>
    <register id="__ALL___MBinfo_Out_Part1_4" description="Referenece Index register1" width="32" offset="0xF7C" page="0" acronym="__ALL___MBinfo_Out_Part1_4">
        <bitfield id="refidx_l1_3" rwaccess="RW" range="" description="refidx_l1_3_" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="refidx_l1_1" rwaccess="RW" range="" description="refidx_l1_1_" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="refidx_l1_2" rwaccess="RW" range="" description="refidx_l1_2_" resetval="0" end="4" begin="9" width="6"/>
    </register>
    <register id="__ALL___MBinfo_Out_Part1_5" description="Referenece Index register2" width="32" offset="0xF80" page="0" acronym="__ALL___MBinfo_Out_Part1_5">
        <bitfield id="refidx_l1_0" rwaccess="RW" range="" description="refidx_l1[0]" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="refidx_l1_1" rwaccess="RW" range="" description="refidx_l1[1]" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="refidx_l0_3" rwaccess="RW" range="" description="refidx_l0[3]" resetval="0" end="18" begin="23" width="6"/>
        <bitfield id="refidx_l0_1" rwaccess="RW" range="" description="refidx_l0[1]" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="refidx_l0_0" rwaccess="RW" range="" description="refidx_l0[0]" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="refidx_l0_2" rwaccess="RW" range="" description="refidx_l0[2]" resetval="0" end="12" begin="17" width="6"/>
    </register>
    <register id="__ALL___MBinfo_Out_Part1_6" description="MB statistic register" width="32" offset="0xF84" page="0" acronym="__ALL___MBinfo_Out_Part1_6">
        <bitfield id="scene_change_flag" rwaccess="RW" range="" description="scene_change_flag" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="Reserved" resetval="0" end="13" begin="31" width="19"/>
        <bitfield id="best_mode_cost_MSB" rwaccess="RW" range="" description="best_mode_cost_MSB" resetval="0" end="0" begin="10" width="11"/>
        <bitfield id="static_mb" rwaccess="RW" range="" description="static_mb" resetval="0" end="12" begin="12" width="1"/>
    </register>
    <register id="__ALL___MBinfo_Out_Part1_7" description="Part2 Info register" width="32" offset="0xF88" page="0" acronym="__ALL___MBinfo_Out_Part1_7">
        <bitfield id="part2_size" rwaccess="RW" range="" description="part2_size" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="best_mode_cost_LSB" rwaccess="RW" range="" description="best_mode_cost_LSB" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="part2_offest_address" rwaccess="RW" range="" description="part2_offest_address" resetval="0" end="0" begin="17" width="18"/>
    </register>
    <register id="__ALL___Mbinfo_part2_MV1" description="This register contains first motion vector for intermode winner" width="32" offset="0xF8C" page="0" acronym="__ALL___Mbinfo_part2_MV1">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Mbinfo_part2_MV2" description="This register contains Second motion vector for intermode winner" width="32" offset="0xF90" page="0" acronym="__ALL___Mbinfo_part2_MV2">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Mbinfo_part2_MV3" description="This register contains Third motion vector for intermode winner" width="32" offset="0xF94" page="0" acronym="__ALL___Mbinfo_part2_MV3">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Mbinfo_part2_MV4" description="This register contains fourth motion vector for intermode winner" width="32" offset="0xF98" page="0" acronym="__ALL___Mbinfo_part2_MV4">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Mbinfo_part2_MV5" description="This register contains fifth  motion vector for intermode winner" width="32" offset="0xF9C" page="0" acronym="__ALL___Mbinfo_part2_MV5">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Mbinfo_part2_MV6" description="This register contains sixth motion vector for intermode winner" width="32" offset="0xFA0" page="0" acronym="__ALL___Mbinfo_part2_MV6">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Mbinfo_part2_MV7" description="This register contains seventh motion vector for intermode winner" width="32" offset="0xFA4" page="0" acronym="__ALL___Mbinfo_part2_MV7">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Mbinfo_part2_MV8" description="This register contains eighth motion vector for intermode winner" width="32" offset="0xFA8" page="0" acronym="__ALL___Mbinfo_part2_MV8">
        <bitfield id="mvy_mvx" rwaccess="RW" range="" description="Motion vector" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___HALT_EN" description="HALT Enable Control Register" width="32" offset="0x1300" page="0" acronym="__ALL___HALT_EN">
        <bitfield id="HALT_EN" rwaccess="RW" range="" description="Is X-Y HALT enabled" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="HALT_TYPE" rwaccess="RW" range="" description="0: HALT in the beginning; 1: HALT in the end" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___HALT_MB" description="HALT MB Register" width="32" offset="0x1304" page="0" acronym="__ALL___HALT_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="HALT_MB_X" rwaccess="RW" range="" description="X Position of Halt MB" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="HALT_MB_Y" rwaccess="RW" range="" description="Y Position of Halt MB" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
    </register>
    <register id="__ALL___Debug_1" description="ME5 Specific Debug Register 1??" width="32" offset="0x1320" page="0" acronym="__ALL___Debug_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved for iME5 debug" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_CONSM_MBHDRINFO_TOP" description="" width="32" offset="0x1400" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_CONSM_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_CONSM_TOP_NEIGHB_MVDATA" description="" width="32" offset="0x1404" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_CONSM_TOP_NEIGHB_MVDATA">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_PROD_MBINFO_PART1" description="" width="32" offset="0x1408" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_PROD_MBINFO_PART1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_PROD_MBINFO_PART2" description="" width="32" offset="0x140C" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_PROD_MBINFO_PART2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_PROD_REF_SKIP" description="" width="32" offset="0x1410" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_PROD_REF_SKIP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_CONSM_RL_MBINFO" description="" width="32" offset="0x1414" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_CONSM_RL_MBINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_CONSM_RL_CSRS" description="" width="32" offset="0x1418" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_CONSM_RL_CSRS">
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_CONSM_ORG_TILED_YUV_TOP" description="" width="32" offset="0x141C" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_CONSM_ORG_TILED_YUV_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Note that for CMB, there is no SL2BC inside ME5, since ME5 is not the last consumer. However, ME5 will still have the base address and read pointer registers." resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_CONSM_ORG_TILED_YUV_BOTTOM" description="" width="32" offset="0x1420" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_CONSM_ORG_TILED_YUV_BOTTOM">
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_PROD_SPARE_0" description="" width="32" offset="0x1424" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_PROD_SPARE_0">
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_PROD_SPARE_1" description="" width="32" offset="0x1428" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_PROD_SPARE_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_CONSM_SPARE_0" description="" width="32" offset="0x142C" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_CONSM_SPARE_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_CONSM_SPARE_1" description="" width="32" offset="0x1430" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_CONSM_SPARE_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ME_CONSM_SPARE_2" description="" width="32" offset="0x1434" page="0" acronym="__ALL___SL2_BUF_ADDR_ME_CONSM_SPARE_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_CONSM_MBHDRINFO_TOP" description="" width="32" offset="0x1500" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_CONSM_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="MBINFO BC related register from IPE5 to ME5" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_CONSM_MBHDRINFO_TOP" description="" width="32" offset="0x1504" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_CONSM_MBHDRINFO_TOP">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_CONSM_MBHDRINFO_TOP" description="" width="32" offset="0x1508" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_CONSM_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_CONSM_TOP_NEIGHB_MVDATA" description="" width="32" offset="0x1510" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_CONSM_TOP_NEIGHB_MVDATA">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="TOP MVP INFO BC related register from ECD5 to ME5" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_CONSM_TOP_NEIGHB_MVDATA" description="" width="32" offset="0x1514" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_CONSM_TOP_NEIGHB_MVDATA">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_CONSM_TOP_NEIGHB_MVDATA" description="" width="32" offset="0x1518" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_CONSM_TOP_NEIGHB_MVDATA">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_PROD_MBINFO" description="" width="32" offset="0x1520" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_PROD_MBINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="MBINFO OUTPUT BC&#xA;In producer sl2bcs, we don’t need start read pointer. Only start write pointer is required." resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_PROD_MBINFO" description="" width="32" offset="0x1524" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_PROD_MBINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_PROD_MBINFO" description="" width="32" offset="0x1528" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_PROD_MBINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_PROD_REF_GW" description="" width="32" offset="0x1530" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_PROD_REF_GW">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="GW BC to MC&#xA;In producer sl2bcs, we don’t need start read pointer. Only start write pointer is required." resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_PROD_REF_GW" description="" width="32" offset="0x1534" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_PROD_REF_GW">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_PROD_REF_GW" description="" width="32" offset="0x1538" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_PROD_REF_GW">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_GW_BC" description="" width="32" offset="0x1550" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_GW_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Internal BC for GW between ME5 CORE and VIM thread" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_GW_BC" description="" width="32" offset="0x1554" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_GW_BC">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_GW_BC" description="" width="32" offset="0x1558" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_GW_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_HWOD_DMA_BC" description="" width="32" offset="0x1560" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_HWOD_DMA_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Internal BC for HWOD DMA between ME5 CORE and VIM thread" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_HWOD_DMA_BC" description="" width="32" offset="0x1564" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_HWOD_DMA_BC">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_HWOD_DMA_BC" description="" width="32" offset="0x1568" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_HWOD_DMA_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_Z_RD_BC" description="" width="32" offset="0x1570" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_Z_RD_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Internal BC for ZFLAG Reads  between ME5 CORE and VIM thread" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_Z_RD_BC" description="" width="32" offset="0x1574" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_Z_RD_BC">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_Z_RD_BC" description="" width="32" offset="0x1578" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_Z_RD_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_TP_RD_BC" description="" width="32" offset="0x1580" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_TP_RD_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Internal BC for TP Reads  between ME5 CORE and VIM thread" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_TP_RD_BC" description="" width="32" offset="0x1584" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_TP_RD_BC">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_TP_RD_BC" description="" width="32" offset="0x1588" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_TP_RD_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_RD_THRESHOLD_ME_TP_RD_BC" description="" width="32" offset="0x158C" page="0" acronym="__ALL___SL2_BUF_RD_THRESHOLD_ME_TP_RD_BC">
        <bitfield id="RD_THRESHOLD" rwaccess="RW" range="" description="bc_ready for the read side is asserted only if the number of filled BUFFER_ENTRYs is more than or equal to the rd_threshold. &#xD;&#xA;rd_threshold &gt;= rd_pointer_inc" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved" resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_HWOD_BBOX_BC" description="" width="32" offset="0x1590" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_HWOD_BBOX_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Internal BC for HWOD BOX   between ME5 CORE and VIM thread" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_HWOD_BBOX_BC" description="" width="32" offset="0x1594" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_HWOD_BBOX_BC">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_HWOD_BBOX_BC" description="" width="32" offset="0x1598" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_HWOD_BBOX_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_TP_Z_WR_BC" description="" width="32" offset="0x15A0" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_TP_Z_WR_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Internal BC forZ flag writes as well as TP writes between ME5 CORE and VIM thread" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_TP_Z_WR_BC" description="" width="32" offset="0x15A4" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_TP_Z_WR_BC">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_TP_Z_WR_BC" description="" width="32" offset="0x15A8" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_TP_Z_WR_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_RD_THRESHOLD_ME_TP_Z_WR_BC" description="" width="32" offset="0x15AC" page="0" acronym="__ALL___SL2_BUF_RD_THRESHOLD_ME_TP_Z_WR_BC">
        <bitfield id="RD_THRESHOLD" rwaccess="RW" range="" description="bc_ready for the read side is asserted only if the number of filled BUFFER_ENTRYs is more than or equal to the rd_threshold. &#xD;&#xA;rd_threshold &gt;= rd_pointer_inc" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved" resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_CONSM_RL_MBINFO" description="" width="32" offset="0x15B0" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_CONSM_RL_MBINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description=" BC for SVC Reference Layer MBINFO" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_CONSM_RL_MBINFO" description="" width="32" offset="0x15B4" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_CONSM_RL_MBINFO">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_CONSM_RL_MBINFO" description="" width="32" offset="0x15B8" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_CONSM_RL_MBINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_CONSM_RL_CSRS" description="" width="32" offset="0x15C0" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_CONSM_RL_CSRS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description=" BC for SVC Reference Layer Data" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_CONSM_RL_CSRS" description="" width="32" offset="0x15C4" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_CONSM_RL_CSRS">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_CONSM_RL_CSRS" description="" width="32" offset="0x15C8" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_CONSM_RL_CSRS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_PROD_REF_SKIP" description="" width="32" offset="0x15D0" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_PROD_REF_SKIP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="BC for SKOB output from ME to MC" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_PROD_REF_SKIP" description="" width="32" offset="0x15D4" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_PROD_REF_SKIP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_PROD_REF_SKIP" description="" width="32" offset="0x15D8" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_PROD_REF_SKIP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_CONSM_ORG_TILED_YUV" description="" width="32" offset="0x15E0" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_CONSM_ORG_TILED_YUV">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="BC related registers for CMB. There is no BC exists&#xA;Size by which READ_PTR of to be incremented on the falling edge of rd_core_busy" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS2" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_CONSM_ORG_TILED_YUV" description="" width="32" offset="0x15E4" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_CONSM_ORG_TILED_YUV">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_CONSM_ORG_TILED_YUV" description="" width="32" offset="0x15E8" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_CONSM_ORG_TILED_YUV">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_MVINFO_WR_BC" description="" width="32" offset="0x15F0" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_MVINFO_WR_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Internal BC for GW between ME5 CORE and VIM thread" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_MVINFO_WR_BC" description="" width="32" offset="0x15F4" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_MVINFO_WR_BC">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_MVINFO_WR_BC" description="" width="32" offset="0x15F8" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_MVINFO_WR_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_SNR_RSCS_RD_BC" description="" width="32" offset="0x1600" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_SNR_RSCS_RD_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Internal BC for GW between ME5 CORE and VIM thread" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_SNR_RSCS_RD_BC" description="" width="32" offset="0x1604" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_SNR_RSCS_RD_BC">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_SNR_RSCS_RD_BC" description="" width="32" offset="0x1608" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_SNR_RSCS_RD_BC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_PROD_SPARE_0" description="" width="32" offset="0x1610" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_PROD_SPARE_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Spare BC for Producer" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_PROD_SPARE_0" description="" width="32" offset="0x1614" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_PROD_SPARE_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_PROD_SPARE_0" description="" width="32" offset="0x1618" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_PROD_SPARE_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_PROD_SPARE_1" description="" width="32" offset="0x1620" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_PROD_SPARE_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Spare BC for Producer" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_PROD_SPARE_1" description="" width="32" offset="0x1624" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_PROD_SPARE_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_PROD_SPARE_1" description="" width="32" offset="0x1628" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_PROD_SPARE_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_CONSM_SPARE_0" description="" width="32" offset="0x1630" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_CONSM_SPARE_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Spare BC for Consumer" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_CONSM_SPARE_0" description="" width="32" offset="0x1634" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_CONSM_SPARE_0">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_CONSM_SPARE_0" description="" width="32" offset="0x1638" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_CONSM_SPARE_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_CONSM_SPARE_1" description="" width="32" offset="0x1640" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_CONSM_SPARE_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Spare BC for Consumer" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_CONSM_SPARE_1" description="" width="32" offset="0x1644" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_CONSM_SPARE_1">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_CONSM_SPARE_1" description="" width="32" offset="0x1648" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_CONSM_SPARE_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_ME_CONSM_SPARE_2" description="" width="32" offset="0x1650" page="0" acronym="__ALL___SL2_BUF_DEPTH_ME_CONSM_SPARE_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Spare BC for Consumer" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_ME_CONSM_SPARE_2" description="" width="32" offset="0x1654" page="0" acronym="__ALL___SL2_BUF_START_PTR_ME_CONSM_SPARE_2">
        <bitfield id="READ_PTR" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_PTR" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_ME_CONSM_SPARE_2" description="" width="32" offset="0x1658" page="0" acronym="__ALL___SL2_BUF_PTR_INC_ME_CONSM_SPARE_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___ME_CONSM_ORG_TILED_YUV_BC_STATUS" description="" width="32" offset="0x1700" page="0" acronym="__ALL___ME_CONSM_ORG_TILED_YUV_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_CONSM_MBHDRINFO_TOP_BC_STATUS" description="" width="32" offset="0x1704" page="0" acronym="__ALL___ME_CONSM_MBHDRINFO_TOP_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_PROD_MBINFO_BC_STATUS" description="" width="32" offset="0x1708" page="0" acronym="__ALL___ME_PROD_MBINFO_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_PROD_REF_SKIP_BC_STATUS" description="" width="32" offset="0x170C" page="0" acronym="__ALL___ME_PROD_REF_SKIP_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_PROD_REF_GW_BC_STATUS" description="" width="32" offset="0x1710" page="0" acronym="__ALL___ME_PROD_REF_GW_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_CONSM_TOP_NEIGHB_MVDATA_BC_STATUS" description="" width="32" offset="0x1718" page="0" acronym="__ALL___ME_CONSM_TOP_NEIGHB_MVDATA_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_CONSM_RL_MBINFO_BC_STATUS" description="" width="32" offset="0x171C" page="0" acronym="__ALL___ME_CONSM_RL_MBINFO_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_CONSM_RL_CSRS_BC_STATUS" description="" width="32" offset="0x1720" page="0" acronym="__ALL___ME_CONSM_RL_CSRS_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_Z_RD_BC_STATUS" description="" width="32" offset="0x1724" page="0" acronym="__ALL___ME_Z_RD_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_TP_RD_BC_STATUS" description="" width="32" offset="0x1728" page="0" acronym="__ALL___ME_TP_RD_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_GW_BC_STATUS" description="" width="32" offset="0x172C" page="0" acronym="__ALL___ME_GW_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_HWOD_BBOX_BC_STATUS" description="" width="32" offset="0x1730" page="0" acronym="__ALL___ME_HWOD_BBOX_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_HWOD_DMA_BC_STATUS" description="" width="32" offset="0x1734" page="0" acronym="__ALL___ME_HWOD_DMA_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_Z_WR_BC_STATUS" description="" width="32" offset="0x1738" page="0" acronym="__ALL___ME_Z_WR_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_SNR_RSCS_RD_BC_STATUS" description="" width="32" offset="0x173C" page="0" acronym="__ALL___ME_SNR_RSCS_RD_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_MVINFO_WR_BC_STATUS" description="" width="32" offset="0x1740" page="0" acronym="__ALL___ME_MVINFO_WR_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_PROD_SPARE_0_BC_STATUS" description="" width="32" offset="0x1744" page="0" acronym="__ALL___ME_PROD_SPARE_0_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_PROD_SPARE_1_BC_STATUS" description="" width="32" offset="0x1748" page="0" acronym="__ALL___ME_PROD_SPARE_1_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_CONSM_SPARE_0_BC_STATUS" description="" width="32" offset="0x174C" page="0" acronym="__ALL___ME_CONSM_SPARE_0_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_CONSM_SPARE_1_BC_STATUS" description="" width="32" offset="0x1750" page="0" acronym="__ALL___ME_CONSM_SPARE_1_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___ME_CONSM_SPARE_2_BC_STATUS" description="" width="32" offset="0x1754" page="0" acronym="__ALL___ME_CONSM_SPARE_2_BC_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WRITE_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WRITE_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="READ_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
    </register>
    <register id="__ALL___PID" description="ME5 PID" width="32" offset="0x1800" page="0" acronym="__ALL___PID">
        <bitfield id="PID" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SYSCONFIG" description="" width="32" offset="0x1804" page="0" acronym="__ALL___SYSCONFIG">
        <bitfield id="FREE_EMU" rwaccess="RW" range="" description="sensitivity to emulation suspend (suspend is same as halt?)" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
        <bitfield id="SOFT_RESET" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="IDLE_MODE" rwaccess="RW" range="" description="" resetval="0" end="2" begin="3" width="2"/>
        <bitfield id="STANDBYMODE" rwaccess="RW" range="" description="" resetval="0" end="4" begin="5" width="2"/>
    </register>
    <register id="__ALL___IRQ_EOI" description="" width="32" offset="0x1808" page="0" acronym="__ALL___IRQ_EOI">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="IRQ_EOI" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS_RAW" description="" width="32" offset="0x180C" page="0" acronym="__ALL___IRQ_STATUS_RAW">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="GPI9_16" rwaccess="RW" range="" description="" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="END_OF_ROW" rwaccess="RW" range="" description="" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="DM_DONE" rwaccess="RW" range="" description="" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="GW_nMB_Done" rwaccess="RW" range="" description="" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="MB_COUNT_INT_1" rwaccess="RW" range="" description="" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="END_OF_MB" rwaccess="RW" range="" description="" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="END_OF_SLICE" rwaccess="RW" range="" description="" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="GPI2_8" rwaccess="RW" range="" description="" resetval="0" end="1" begin="7" width="7"/>
        <bitfield id="END_OF_PIPE" rwaccess="RW" range="" description="" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="GPI1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="MB_COUNT_INT_2" rwaccess="RW" range="" description="" resetval="0" end="22" begin="22" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS" description="" width="32" offset="0x1810" page="0" acronym="__ALL___IRQ_STATUS">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="GPI9_16" rwaccess="RW" range="" description="" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="END_OF_ROW" rwaccess="RW" range="" description="" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="DM_DONE" rwaccess="RW" range="" description="" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="GW_nMB_Done" rwaccess="RW" range="" description="" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="MB_COUNT_INT_1" rwaccess="RW" range="" description="" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="END_OF_MB" rwaccess="RW" range="" description="" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="END_OF_SLICE" rwaccess="RW" range="" description="" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="GPI2_8" rwaccess="RW" range="" description="" resetval="0" end="1" begin="7" width="7"/>
        <bitfield id="END_OF_PIPE" rwaccess="RW" range="" description="" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="GPI1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="MB_COUNT_INT_2" rwaccess="RW" range="" description="" resetval="0" end="22" begin="22" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_SET" description="" width="32" offset="0x1814" page="0" acronym="__ALL___IRQ_ENABLE_SET">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="GPI9_16" rwaccess="RW" range="" description="" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="END_OF_ROW" rwaccess="RW" range="" description="" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="DM_DONE" rwaccess="RW" range="" description="" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="GW_nMB_Done" rwaccess="RW" range="" description="" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="MB_COUNT_INT_1" rwaccess="RW" range="" description="" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="END_OF_MB" rwaccess="RW" range="" description="" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="END_OF_SLICE" rwaccess="RW" range="" description="" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="GPI2_8" rwaccess="RW" range="" description="" resetval="0" end="1" begin="7" width="7"/>
        <bitfield id="END_OF_PIPE" rwaccess="RW" range="" description="" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="GPI1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="MB_COUNT_INT_2" rwaccess="RW" range="" description="" resetval="0" end="22" begin="22" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_CLR" description="" width="32" offset="0x1818" page="0" acronym="__ALL___IRQ_ENABLE_CLR">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="GPI9_16" rwaccess="RW" range="" description="" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="END_OF_ROW" rwaccess="RW" range="" description="" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="DM_DONE" rwaccess="RW" range="" description="" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="GW_nMB_Done" rwaccess="RW" range="" description="" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="MB_COUNT_INT_1" rwaccess="RW" range="" description="" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="END_OF_MB" rwaccess="RW" range="" description="" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="END_OF_SLICE" rwaccess="RW" range="" description="" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="GPI2_8" rwaccess="RW" range="" description="" resetval="0" end="1" begin="7" width="7"/>
        <bitfield id="END_OF_PIPE" rwaccess="RW" range="" description="" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="GPI1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="MB_COUNT_INT_2" rwaccess="RW" range="" description="" resetval="0" end="22" begin="22" width="1"/>
    </register>
    <register id="__ALL___IRQ_BLOCKING_CFG" description="" width="32" offset="0x181C" page="0" acronym="__ALL___IRQ_BLOCKING_CFG">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="GPI9_16" rwaccess="RW" range="" description="" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="END_OF_ROW" rwaccess="RW" range="" description="" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="DM_DONE" rwaccess="RW" range="" description="" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="GW_nMB_Done" rwaccess="RW" range="" description="" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="MB_COUNT_INT_1" rwaccess="RW" range="" description="" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="END_OF_MB" rwaccess="RW" range="" description="" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="END_OF_SLICE" rwaccess="RW" range="" description="" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="GPI2_8" rwaccess="RW" range="" description="" resetval="0" end="1" begin="7" width="7"/>
        <bitfield id="END_OF_PIPE" rwaccess="RW" range="" description="" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="GPI1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="MB_COUNT_INT_2" rwaccess="RW" range="" description="" resetval="0" end="22" begin="22" width="1"/>
    </register>
    <register id="__ALL___CFPB_START" description="CFPB Start Address" width="32" offset="0x1820" page="0" acronym="__ALL___CFPB_START">
        <bitfield id="FPB_start" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
    </register>
    <register id="__ALL___SCHEDULER_STATUS" description="Shedulaer Status" width="32" offset="0x1824" page="0" acronym="__ALL___SCHEDULER_STATUS">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="21" begin="31" width="11"/>
        <bitfield id="INIT_ACK" rwaccess="R" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="THREAD_EXE" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="CPU_HALTING" rwaccess="R" range="" description="" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="RESUME" rwaccess="R" range="" description="" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="RESUME_ACK" rwaccess="R" range="" description="" resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="REWIND" rwaccess="R" range="" description="" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="EOP" rwaccess="R" range="" description="" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="HWA_INIT" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="WAIT_4_FUNC_IDLE" rwaccess="R" range="" description="" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="FUNC_IDLE" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="THRD_HALTING" rwaccess="R" range="" description="" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="HALTED" rwaccess="R" range="" description="" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="RESUMING" rwaccess="R" range="" description="" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="4" begin="7" width="4"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="13" begin="15" width="3"/>
        <bitfield id="STEPPING" rwaccess="R" range="" description="" resetval="0" end="20" begin="20" width="1"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_CORE" description="Thread Status for core thread" width="32" offset="0x1828" page="0" acronym="__ALL___HWA_THREAD_STATUS_CORE">
        <bitfield id="IDLE" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="HALT_ABORT" rwaccess="R" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_PREFETCH" description="Thread Status for prefetch thread" width="32" offset="0x182C" page="0" acronym="__ALL___HWA_THREAD_STATUS_PREFETCH">
        <bitfield id="IDLE" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="HALT_ABORT" rwaccess="R" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_Z_RD" description="Thread Status for Z_RD thread" width="32" offset="0x1830" page="0" acronym="__ALL___HWA_THREAD_STATUS_Z_RD">
        <bitfield id="IDLE" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="HALT_ABORT" rwaccess="R" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_TP_RD" description="Thread Status for TP_RD thread" width="32" offset="0x1834" page="0" acronym="__ALL___HWA_THREAD_STATUS_TP_RD">
        <bitfield id="IDLE" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="HALT_ABORT" rwaccess="R" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_TP_Z_WR" description="Thread Status for TP Z WR thread" width="32" offset="0x1838" page="0" acronym="__ALL___HWA_THREAD_STATUS_TP_Z_WR">
        <bitfield id="IDLE" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="HALT_ABORT" rwaccess="R" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_HWOD_BBOX" description="Thread Status for HWOD_BBOX thread" width="32" offset="0x183C" page="0" acronym="__ALL___HWA_THREAD_STATUS_HWOD_BBOX">
        <bitfield id="IDLE" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="HALT_ABORT" rwaccess="R" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_GW" description="Thread Status for GW thread" width="32" offset="0x1840" page="0" acronym="__ALL___HWA_THREAD_STATUS_GW">
        <bitfield id="IDLE" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="HALT_ABORT" rwaccess="R" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_HWOD_DMA" description="Thread Status for HWOD DMA thread" width="32" offset="0x1844" page="0" acronym="__ALL___HWA_THREAD_STATUS_HWOD_DMA">
        <bitfield id="IDLE" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="HALT_ABORT" rwaccess="R" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_MVINFO" description="Thread Status for RL MVINFO thread" width="32" offset="0x1848" page="0" acronym="__ALL___HWA_THREAD_STATUS_MVINFO">
        <bitfield id="IDLE" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="HALT_ABORT" rwaccess="R" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_SNR_RSCS" description="Thread Status for SNR RS CS thread" width="32" offset="0x184C" page="0" acronym="__ALL___HWA_THREAD_STATUS_SNR_RSCS">
        <bitfield id="IDLE" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="HALT_ABORT" rwaccess="R" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___ME5_ARP32_RESET" description="ME5 T16 reset control" width="32" offset="0x1880" page="0" acronym="__ALL___ME5_ARP32_RESET">
        <bitfield id="ME5_ARP32_reset" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___BC_CLEAR" description="BC clear register for SL2BC" width="32" offset="0x1884" page="0" acronym="__ALL___BC_CLEAR">
        <bitfield id="ME_CONSM_RL_CSRS_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="20" begin="31" width="12"/>
        <bitfield id="ME_CONSM_SPARE_0_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="ME_CONSM_RL_MBINFO_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="ME_PROD_REF_GW_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="ME_Z_RD_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="ME_HWOD_BBOX_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ME_PROD_SPARE_0_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="ME_TP_RD_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="ME_CONSM_MBHDRINFO_TOP_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="14" begin="14" width="1"/>
        <bitfield id="ME_PROD_MBINFO_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="ME_PROD_REF_SKIP_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="ME_GW_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="ME_CONSM_SPARE_2_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="ME_HWOD_DMA_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="ME_Z_WR_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="ME_CONSM_TOP_NEIGHB_MVDATA_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="13" begin="13" width="1"/>
        <bitfield id="ME_CONSM_ORG_TILED_YUV_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="ME_CONSM_SPARE_1_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="ME_PROD_SPARE_1_BC_CLEAR" rwaccess="W" range="" description="" resetval="0" end="8" begin="8" width="1"/>
    </register>
    <register id="__ALL___BC_ENABLE" description="BC ENABLE register for SL2BC" width="32" offset="0x1888" page="0" acronym="__ALL___BC_ENABLE">
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="14" begin="14" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="20" begin="31" width="12"/>
        <bitfield id="ME_PROD_MBINFO_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="ME_PROD_REF_SKIP_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="ME_CONSM_TOP_NEIGHB_MVDATA_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="13" begin="13" width="1"/>
        <bitfield id="ME_PROD_SPARE_1_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="ME_HWOD_DMA_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="ME_HWOD_BBOX_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ME_CONSM_MBHDRINFO_TOP_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="ME_CONSM_SPARE_2_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="ME_Z_RD_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="ME_PROD_REF_GW_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="ME_Z_WR_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="ME_CONSM_SPARE_0_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="ME_TP_RD_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="ME_CONSM_ORG_TILED_YUV_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="ME_CONSM_SPARE_1_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="ME_CONSM_RL_CSRS_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="ME_PROD_SPARE_0_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="ME_GW_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="ME_CONSM_RL_MBINFO_BC_ENABLE" rwaccess="RW" range="" description="" resetval="0" end="7" begin="7" width="1"/>
    </register>
    <register id="__ALL___BC_IDLE" description="BC IDLEregister for SL2BC" width="32" offset="0x188C" page="0" acronym="__ALL___BC_IDLE">
        <bitfield id="ME_CONSM_SPARE_1_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="ME_CONSM_SPARE_0_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="20" begin="31" width="12"/>
        <bitfield id="ME_GW_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="ME_CONSM_RL_CSRS_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="ME_PROD_SPARE_1_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="ME_CONSM_SPARE_2_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="ME_CONSM_TOP_NEIGHB_MVDATA_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="13" begin="13" width="1"/>
        <bitfield id="ME_PROD_MBINFO_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="ME_CONSM_ORG_TILED_YUV_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="ME_PROD_REF_SKIP_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="ME_PROD_REF_GW_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="ME_PROD_SPARE_0_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="ME_HWOD_BBOX_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ME_PROD_REF_HWOD_BC_IDLE" rwaccess="R" range="" description="" resetval="0" end="14" begin="14" width="1"/>
        <bitfield id="ME_Z_WR_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="ME_CONSM_MBHDRINFO_TOP_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="ME_HWOD_DMA_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="ME_TP_RD_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="ME_CONSM_RL_MBINFO_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="ME_Z_RD_BC_IDLE" rwaccess="RW" range="" description="" resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___MBINDEX" description="Internal MBIndex registers" width="32" offset="0x1890" page="0" acronym="__ALL___MBINDEX">
        <bitfield id="RowIndex" rwaccess="RW" range="" description="Internal Rowindex" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="ColIndex" rwaccess="RW" range="" description="Internal Column Index" resetval="0" end="9" begin="17" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="18" begin="31" width="14"/>
    </register>
    <register id="__ALL___MB_COUNT_CTRL1" description="Control register to generate interrupt after N MB" width="32" offset="0x1894" page="0" acronym="__ALL___MB_COUNT_CTRL1">
        <bitfield id="MAX_COUNT" rwaccess="RW" range="" description="Number of MBs, after which interrupt needs to be generated. ( if  1,  interrupt generated every MB ); MAX_COUNT of 0 is illegal; EN bit should be 0 if MAX_COUNT = 0." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved" resetval="0" end="18" begin="30" width="13"/>
        <bitfield id="EN" rwaccess="RW" range="" description="To enable or disable the counter to generate interrupt after N MB" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___MB_COUNT_CTRL2" description="Control register to generate interrupt after N MB" width="32" offset="0x1898" page="0" acronym="__ALL___MB_COUNT_CTRL2">
        <bitfield id="MAX_COUNT" rwaccess="RW" range="" description="Number of MBs, after which interrupt needs to be generated. ( if  1,  interrupt generated every MB ); MAX_COUNT of 0 is illegal; EN bit should be 0 if MAX_COUNT = 0." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved" resetval="0" end="18" begin="30" width="13"/>
        <bitfield id="EN" rwaccess="RW" range="" description="To enable or disable the counter to generate interrupt after N MB" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___EXT_EVENT" description="iCONT can write to this register to allow ME5 resume execution after ME5 has executed ‘WFE ext_event1’ instruction. &#xD;&#xA;Can be used as a debug mechanism.&#xD;&#xA;The register always reads a zero. &#xD;&#xA;A single cycle pulse event is generated upon writing ‘1’ by iCONT." width="32" offset="0x189C" page="0" acronym="__ALL___EXT_EVENT">
        <bitfield id="Ext_Event1" rwaccess="RW" range="" description="External Event fro iCont" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved" resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___CORE_STATUS" description="" width="32" offset="0x18A0" page="0" acronym="__ALL___CORE_STATUS">
        <bitfield id="RESERVED" rwaccess="R" range="" description="Core status register" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="Core_in_WaitForGrant" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Core_in_WaitForInit" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___RFPB_START" description="RFPB Start Address" width="32" offset="0x18A4" page="0" acronym="__ALL___RFPB_START">
        <bitfield id="FPB_start" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
    </register>
    <register id="__ALL___ME5_SEM_COUNT0" description="General purpose counter for SW use. SEM_COUNT1_NZ event will be set whenever the counter value is non-zero.&#xD;&#xA;Typically used for semaphore between CPUs, HWA via interrupt and/or events or polling." width="32" offset="0x18A8" page="0" acronym="__ALL___ME5_SEM_COUNT0">
        <bitfield id="me5_sem_count_value" rwaccess="R" range="" description="Provides the current value of the counter.&#xD;&#xA;Counter value if updated based on the following SW writes &#xD;&#xA;1) Decrements by 1 till it reaches 0 when DEC_COUNT bitfield is set to 1.&#xD;&#xA;2) Increments by 1 till it reaches all-ones count when INC_COUNT bitfield is set to 1." resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="inc_me5_sem_count" rwaccess="RW" range="" description="This bit when set will increment the contents of the counter. The counter will not overflow to 0. This bit is autocleared.&#xD;&#xA;Note that SW write to this register should have only one of the 2 control bit set." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="dec_me5_sem_count" rwaccess="RW" range="" description="This bit when set will clear the contents of the counter. The counter will not overflow from 0. This bit is autocleared.&#xD;&#xA;Note that SW write to this register should have only one of the 2 control bit set." resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___ME5_SEM_COUNT1" description="General purpose counter for SW use. SEM_COUNT0_NZ event will be set whenever the counter value is non-zero.&#xD;&#xA;Typically used for semaphore between CPUs, HWA via interrupt and/or events or polling." width="32" offset="0x18AC" page="0" acronym="__ALL___ME5_SEM_COUNT1">
        <bitfield id="me5_sem_count_value" rwaccess="R" range="" description="Provides the current value of the counter.&#xD;&#xA;Counter value if updated based on the following SW writes &#xD;&#xA;1) Decrements by 1 till it reaches 0 when DEC_COUNT bitfield is set to 1.&#xD;&#xA;2) Increments by 1 till it reaches all-ones count when INC_COUNT bitfield is set to 1." resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="inc_me5_sem_count" rwaccess="RW" range="" description="This bit when set will increment the contents of the counter. The counter will not overflow to 0. This bit is autocleared.&#xD;&#xA;Note that SW write to this register should have only one of the 2 control bit set." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="dec_me5_sem_count" rwaccess="RW" range="" description="This bit when set will clear the contents of the counter. The counter will not overflow from 0. This bit is autocleared.&#xD;&#xA;Note that SW write to this register should have only one of the 2 control bit set." resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___MBINFO_IN_PART1_0" description="IPRED_MODE[15} to IPRED_MODE[8]" width="32" offset="0x1900" page="0" acronym="__ALL___MBINFO_IN_PART1_0">
        <bitfield id="IPRED_MODE15_8" rwaccess="RW" range="" description="part1 of MBinfo only" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MBINFO_IN_PART1_1" description="IPRED_MODE[7} to IPRED_MODE[0]" width="32" offset="0x1904" page="0" acronym="__ALL___MBINFO_IN_PART1_1">
        <bitfield id="IPRED_MODE_7_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MBINFO_IN_PART1_2" description="mb_type, tr8x8, qp values from ipe and other misc fields" width="32" offset="0x1908" page="0" acronym="__ALL___MBINFO_IN_PART1_2">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="22" begin="27" width="6"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="12" begin="20" width="9"/>
        <bitfield id="mb_field" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="end_of_pipe" rwaccess="RW" range="" description="" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="mb_type" rwaccess="RW" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="MQScale" rwaccess="RW" range="" description="Modified Qscale" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="tr8x8" rwaccess="RW" range="" description="" resetval="0" end="29" begin="29" width="1"/>
    </register>
    <register id="__ALL___MBINFO_IN_PART1_3" description="Cond_mbskip and other fields from IPE" width="32" offset="0x190C" page="0" acronym="__ALL___MBINFO_IN_PART1_3">
        <bitfield id="mb_ul_avail" rwaccess="RW" range="" description="mb_ul_avail" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="Reserved" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="end_of_slice" rwaccess="RW" range="" description="end_of_slice" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="mb_ur_avail" rwaccess="RW" range="" description="mb_ur_avail" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="ColumnIndex" rwaccess="RW" range="" description="Column Index" resetval="0" end="9" begin="17" width="9"/>
        <bitfield id="pic_bound_l" rwaccess="RW" range="" description="pic_bound_l" resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="pic_bound_b" rwaccess="RW" range="" description="pic_bound_b" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="RowIndex" rwaccess="RW" range="" description="Row Index" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="mb_ll_avail" rwaccess="RW" range="" description="mb_ll_avail" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="force_cbp_zero" rwaccess="RW" range="" description="Indicates zero residual to CALC and skip to IME" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="mb_uu_avail" rwaccess="RW" range="" description="mb_uu_avail" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="c_ipred_mode" rwaccess="RW" range="" description="c_ipred_mode" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="pic_bound_u" rwaccess="RW" range="" description="pic_bound_u" resetval="0" end="25" begin="25" width="1"/>
        <bitfield id="pic_bound_r" rwaccess="RW" range="" description="pic_bound_r" resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="start_of_slice" rwaccess="RW" range="" description="start_of_slice" resetval="0" end="19" begin="19" width="1"/>
    </register>
    <register id="__ALL___MBINFO_IN_PART2_0" description="Reserved Regsiter" width="32" offset="0x1910" page="0" acronym="__ALL___MBINFO_IN_PART2_0">
        <bitfield id="RESERVED" rwaccess="RW" range="" description="Reserved for Future Use" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MBINFO_IN_ROI" description="" width="32" offset="0x1914" page="0" acronym="__ALL___MBINFO_IN_ROI">
        <bitfield id="RegionIdx" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="RESERVED" rwaccess="RW" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="Use_alternate_weights_for_mb" rwaccess="RW" range="" description="" resetval="0" end="4" begin="4" width="1"/>
    </register>
    <register id="__ALL___MBINFO_IN_QSCALEQ4" description="" width="32" offset="0x1918" page="0" acronym="__ALL___MBINFO_IN_QSCALEQ4">
        <bitfield id="BASE_QSCALEQ4" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="RESERVED" rwaccess="RW" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="IPE_QSCALE_Q4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___MBINFO_IN_INTRCOST" description="" width="32" offset="0x191C" page="0" acronym="__ALL___MBINFO_IN_INTRCOST">
        <bitfield id="RESERVED" rwaccess="RW" range="" description="n= bits per pixel" resetval="0" end="18" begin="31" width="14"/>
        <bitfield id="COST" rwaccess="RW" range="" description="" resetval="0" end="0" begin="17" width="18"/>
    </register>
    <register id="__ALL___MBINFO_P2_PART1_0" description="IPRED_MODE[15} to IPRED_MODE[8]" width="32" offset="0x1920" page="0" acronym="__ALL___MBINFO_P2_PART1_0">
        <bitfield id="IPRED_MODE15_8" rwaccess="RW" range="" description="part1 of MBinfo only" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MBINFO_P2_PART1_1" description="IPRED_MODE[7} to IPRED_MODE[0]" width="32" offset="0x1924" page="0" acronym="__ALL___MBINFO_P2_PART1_1">
        <bitfield id="IPRED_MODE_7_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MBINFO_P2_PART1_2" description="mb_type, tr8x8, qp values from ipe and other misc fields" width="32" offset="0x1928" page="0" acronym="__ALL___MBINFO_P2_PART1_2">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="22" begin="27" width="6"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="12" begin="20" width="9"/>
        <bitfield id="mb_field" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="end_of_pipe" rwaccess="RW" range="" description="" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="mb_type" rwaccess="RW" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="MQScale" rwaccess="RW" range="" description="Modified Qscale" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="tr8x8" rwaccess="RW" range="" description="" resetval="0" end="29" begin="29" width="1"/>
    </register>
    <register id="__ALL___MBINFO_P2_PART1_3" description="Cond_mbskip and other fields from IPE" width="32" offset="0x192C" page="0" acronym="__ALL___MBINFO_P2_PART1_3">
        <bitfield id="mb_ul_avail" rwaccess="RW" range="" description="mb_ul_avail" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="Reserved" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="end_of_slice" rwaccess="RW" range="" description="end_of_slice" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="mb_ur_avail" rwaccess="RW" range="" description="mb_ur_avail" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="ColumnIndex" rwaccess="RW" range="" description="Column Index" resetval="0" end="9" begin="17" width="9"/>
        <bitfield id="pic_bound_l" rwaccess="RW" range="" description="pic_bound_l" resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="pic_bound_b" rwaccess="RW" range="" description="pic_bound_b" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="error_flag" rwaccess="RW" range="" description="error_flag" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="RowIndex" rwaccess="RW" range="" description="Row Index" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="mb_ll_avail" rwaccess="RW" range="" description="mb_ll_avail" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="mb_uu_avail" rwaccess="RW" range="" description="mb_uu_avail" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="c_ipred_mode" rwaccess="RW" range="" description="c_ipred_mode" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="pic_bound_u" rwaccess="RW" range="" description="pic_bound_u" resetval="0" end="25" begin="25" width="1"/>
        <bitfield id="pic_bound_r" rwaccess="RW" range="" description="pic_bound_r" resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="start_of_slice" rwaccess="RW" range="" description="start_of_slice" resetval="0" end="19" begin="19" width="1"/>
    </register>
    <register id="__ALL___MBINFO_P2_PART2_0" description="Reserved Regsiter" width="32" offset="0x1930" page="0" acronym="__ALL___MBINFO_P2_PART2_0">
        <bitfield id="RESERVED" rwaccess="RW" range="" description="Reserved for Future Use" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MBINFO_P2_ROI" description="" width="32" offset="0x1934" page="0" acronym="__ALL___MBINFO_P2_ROI">
        <bitfield id="RegionIdx" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="RESERVED" rwaccess="RW" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="Use_alternate_weights_for_mb" rwaccess="RW" range="" description="" resetval="0" end="4" begin="4" width="1"/>
    </register>
    <register id="__ALL___MBINFO_P2_QSCALEQ4" description="" width="32" offset="0x1938" page="0" acronym="__ALL___MBINFO_P2_QSCALEQ4">
        <bitfield id="BASE_QSCALEQ4" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="RESERVED" rwaccess="RW" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="IPE_QSCALE_Q4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___MBINFO_P2_INTRCOST" description="" width="32" offset="0x193C" page="0" acronym="__ALL___MBINFO_P2_INTRCOST">
        <bitfield id="RESERVED" rwaccess="RW" range="" description="n= bits per pixel" resetval="0" end="18" begin="31" width="14"/>
        <bitfield id="COST" rwaccess="RW" range="" description="" resetval="0" end="0" begin="17" width="18"/>
    </register>
    <register id="__ALL___CORE_INIT" description="" width="32" offset="0x1940" page="0" acronym="__ALL___CORE_INIT">
        <bitfield id="core_init_doe" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESERVED" rwaccess="RW" range="" description="Core init done register to be programmed by ME5 ARP32 to indicate HTS that initilization is done" resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___CORE_TEND" description="" width="32" offset="0x1944" page="0" acronym="__ALL___CORE_TEND">
        <bitfield id="RESERVED" rwaccess="RW" range="" description="Core Tend register to be programmed by ME5 ARP32 to indicate HTS that T end" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="core_Tend" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___CORE_STATUS" description="" width="32" offset="0x1948" page="0" acronym="__ALL___CORE_STATUS">
        <bitfield id="RESERVED" rwaccess="RW" range="" description="Core status register" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="Core_in_WaitForGrant" rwaccess="RW" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Core_in_WaitForInit" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___LOOP_EXIT" description="" width="32" offset="0x194C" page="0" acronym="__ALL___LOOP_EXIT">
        <bitfield id="RESERVED" rwaccess="RW" range="" description="&#xA;Loop exit condition register to be set by ME5 C-model. &#xA;OR of following (some of them are qualified) :&#xA;EOR, EOS, EOP, rewind, GW_nMB_done&#xA;" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="loop_exit" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___RESUME" description="resume event from HTS registered. Set to ‘1’ by HTS on resume event.&#xD;&#xA;ME5 cpu clears it by writing ‘1’.&#xD;&#xA;&#xD;&#xA;When ME5 writes ‘1’ to this register, resume_done pulse is also sent to HTS." width="32" offset="0x1950" page="0" acronym="__ALL___RESUME">
        <bitfield id="Resume" rwaccess="RW" range="" description="Rewind event registered" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESERVED" rwaccess="RW" range="" description="Reserved" resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___FUNC_IDLE_EVENT" description="" width="32" offset="0x1954" page="0" acronym="__ALL___FUNC_IDLE_EVENT">
        <bitfield id="Force_func_idle" rwaccess="RW" range="" description="Registered force_func_idle event" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESERVED" rwaccess="RW" range="" description="Reserved" resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___REWIND_MB_START" description="" width="32" offset="0x1958" page="0" acronym="__ALL___REWIND_MB_START">
        <bitfield id="RESERVED" rwaccess="RW" range="" description="Reserved" resetval="0" end="18" begin="31" width="14"/>
        <bitfield id="MBIndex_rewind_start" rwaccess="RW" range="" description="Last valid macro-block processed before rewind. Default value is -1. This register is updated by software during rewind processing. Statistics collection is disabled by ME5 hardware when MBIndex of current MB  MBIndex_rewind_start.&#xA;MBIndex of current MB is the index of pipe2 MB in 2 MB pipeline mode. Otherwise it is the index in input MBInfo.&#xA;" resetval="0" end="0" begin="17" width="18"/>
    </register>
    <register id="__ALL___NEXT_MBLOOP_TYPE" description="Used for selection of BC glue for Tstart_req generation.&#xD;&#xA;Written by ME5 ARP32" width="32" offset="0x195C" page="0" acronym="__ALL___NEXT_MBLOOP_TYPE">
        <bitfield id="Next_MB_LoopType" rwaccess="RW" range="" description="Next MB loop type. Valid only in 2 MB pipe line mode" resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved" resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___PREFECTH_THD_ENABLE" description="Enable register  for prefetch thread" width="32" offset="0x1968" page="0" acronym="__ALL___PREFECTH_THD_ENABLE">
        <bitfield id="PFT_THD_EN" rwaccess="RW" range="" description="When write to one BC glue generates Tstart request for prefecth thread. When zero bc glue masks prefecth thread" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="Points to either A(=0) or B(=1). iCONT needs to read this to find out MBinfo corresponding to current MB." resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___NUM_STATIC_MBS" description="" width="32" offset="0x1980" page="0" acronym="__ALL___NUM_STATIC_MBS">
        <bitfield id="RESERVED" rwaccess="R" range="" description="Count of static MBs in the frame. A static MB has a small motion vector in both x and y direction. (Separate thresholds to be used for x and y).&#xA;This statistic is accumulation of IsStatic flag in the MB level statistic.&#xA;&#xA;motion vector used for calculating the stats is defined as follows:&#xA;1. For P frame, if skip mode is winner, skip motion vector is used&#xA;2. For P frame, if winner is other than skip, then, best inter 16x16 partition mv is used&#xA;    Note that this is irrespective of actual winner mode - intra or any of the 4 inter modes&#xA;3. For B frame, if winner is Bskip/Bdirect, then both the Bskip motion vectors are used (L0 and L1)&#xA;4. For B frame, if winner is other than Bskip/Bdirect, following applies :&#xA;    a. if best 16x16 partition is L0, then use that mv&#xA;    b. if best 16x16 partition is L1, then use that mv&#xA;    c. if best 16x16 partition is bi, then use both L0 and L1 mvs of the 16x16 partition.&#xA;    d. note that for all these cases, the actual winner mode is irrelevant. actual winner mode could be either intra or any of the 4 inter winner modes.&#xA;&#xA;8kx8k has 2^18 MBs. So, 19 bits are at the most required.&#xA;&#xA;This is used for PicAFF and adaptive reference field decisions" resetval="0" end="19" begin="31" width="13"/>
        <bitfield id="NUM_STAT_MBS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="18" width="19"/>
    </register>
    <register id="__ALL___NUM_STATIC_Y_MBS" description="" width="32" offset="0x1984" page="0" acronym="__ALL___NUM_STATIC_Y_MBS">
        <bitfield id="NUM_STAT_Y_MBS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="Same as num_stat_MBs except that this register accumulates MBs on which static check needs to be met only for Y motion vector." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___NUM_MVY_INT_MBS" description="" width="32" offset="0x1988" page="0" acronym="__ALL___NUM_MVY_INT_MBS">
        <bitfield id="NUM_MVY_INT_MBS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="Required for adaptive reference field selection&#xA;&#xA;Uses L0 refindex 0 frame mv" resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___NUM_MVY_HPEL_MBS" description="" width="32" offset="0x198C" page="0" acronym="__ALL___NUM_MVY_HPEL_MBS">
        <bitfield id="RESERVED" rwaccess="R" range="" description="Required for adaptive reference field selection&#xA;&#xA;Uses L0 refindex 0 frame mv" resetval="0" end="19" begin="31" width="13"/>
        <bitfield id="NUM_MVY_HPEL_MBS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="18" width="19"/>
    </register>
    <register id="__ALL___NUM_MVY_QPEL_MBS" description="" width="32" offset="0x1990" page="0" acronym="__ALL___NUM_MVY_QPEL_MBS">
        <bitfield id="RESERVED" rwaccess="R" range="" description="Required for adaptive reference field selection&#xA;&#xA;Uses L0 refindex 0 frame mv" resetval="0" end="19" begin="31" width="13"/>
        <bitfield id="NUM_MVY_QPEL_MBS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="18" width="19"/>
    </register>
    <register id="__ALL___ACCUM_WINNER_COST_MSW" description="" width="32" offset="0x1994" page="0" acronym="__ALL___ACCUM_WINNER_COST_MSW">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="ACCUM_WINNER_COST_MSW" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___ACCUM_WINNER_COST_LSW" description="" width="32" offset="0x1998" page="0" acronym="__ALL___ACCUM_WINNER_COST_LSW">
        <bitfield id="ACCUM_WINNER_COST_LSW" rwaccess="RW" range="" description="Used for rate control.&#xA;&#xA;24 bit cost for a single macro-block assuming 14bit pixel. 2^18 macro-blocks in 8kx8k frame. This means 42 bits are needed to accumulate total cost. For 8 bit pixel, only 36 bits are needed." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SUM_MVY_HIGH" description="" width="32" offset="0x199C" page="0" acronym="__ALL___SUM_MVY_HIGH">
        <bitfield id="SUM_MVY_HIGH" rwaccess="RW" range="" description="" resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="Used for gmv calculation. iME5 accumulates the sum, while iCONT will calculate the average to get the gmv.&#xA;&#xA;sum is calculated based on the winner 16x16 sub-pel motion vector for every macro-block in the selected reference frame. Same gmv will be scaled appropriately by iCONT to be used for different reference frames for the future frame.&#xA;&#xA;If the 'UseForMVStat' flag is '1' in the RFPB, then winner motion vector in the corresponding reference frame is used for statistic collection.&#xA;&#xA;Assuming 8k x 8k resolution, we need to support mvs from -8k to +(8k-0.25). This takes 13+1 + 2(for subpel) = 16 bits each for x and y.&#xA;&#xA;2^18 MBs in each frame means we need 16+18 = 34 bits for each component of the motion vector (x and y). total 68 bits." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___SUM_MVY_LOW" description="" width="32" offset="0x19A0" page="0" acronym="__ALL___SUM_MVY_LOW">
        <bitfield id="SUM_MVY_LOW" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SUM_MVX_HIGH" description="" width="32" offset="0x19A4" page="0" acronym="__ALL___SUM_MVX_HIGH">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="SUM_MVX_HIGH" rwaccess="RW" range="" description="" resetval="0" end="0" begin="1" width="2"/>
    </register>
    <register id="__ALL___SUM_MVX_LOW" description="" width="32" offset="0x19A8" page="0" acronym="__ALL___SUM_MVX_LOW">
        <bitfield id="SUM_MVX_LOW" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SUM_MVY2_HIGH" description="" width="32" offset="0x19AC" page="0" acronym="__ALL___SUM_MVY2_HIGH">
        <bitfield id="RESERVED" rwaccess="R" range="" description="ME is not going to calculate square root. 32 bits are needed to store square for each component.&#xA;&#xA;Same motion vector as sum_mv*_* is used.&#xA;&#xA;2^18 MBs in a frame means we need 18 + 16*2 = 50 bits for x and y component each." resetval="0" end="18" begin="31" width="14"/>
        <bitfield id="SUM_MVY2_HIGH" rwaccess="RW" range="" description="" resetval="0" end="0" begin="17" width="18"/>
    </register>
    <register id="__ALL___SUM_MVY2_LOW" description="" width="32" offset="0x19B0" page="0" acronym="__ALL___SUM_MVY2_LOW">
        <bitfield id="SUM_MVY2_LOW" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SUM_MVX2_HIGH" description="" width="32" offset="0x19B4" page="0" acronym="__ALL___SUM_MVX2_HIGH">
        <bitfield id="RESERVED" rwaccess="R" range="" description="ME is not going to calculate square root. 32 bits are needed to store square for each component.&#xA;&#xA;Same motion vector as sum_mv*_* is used.&#xA;&#xA;2^18 MBs in a frame means we need 18 + 16*2 = 50 bits for x and y component each." resetval="0" end="18" begin="31" width="14"/>
        <bitfield id="SUM_MVX2_HIGH" rwaccess="RW" range="" description="" resetval="0" end="0" begin="17" width="18"/>
    </register>
    <register id="__ALL___SUM_MVX2_LOW" description="" width="32" offset="0x19B8" page="0" acronym="__ALL___SUM_MVX2_LOW">
        <bitfield id="SUM_MVX2_LOW" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SUM_ABS_MVY_HIGH" description="" width="32" offset="0x19BC" page="0" acronym="__ALL___SUM_ABS_MVY_HIGH">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="SUM_ABS_MVY_HIGH" rwaccess="RW" range="" description="" resetval="0" end="0" begin="1" width="2"/>
    </register>
    <register id="__ALL___SUM_ABS_MVY_LOW" description="" width="32" offset="0x19C0" page="0" acronym="__ALL___SUM_ABS_MVY_LOW">
        <bitfield id="SUM_ABS_MVY_LOW" rwaccess="RW" range="" description="sum of absolute motion vectors. This is used to figure out whether to use weighted prediction or not. If the motion is very large then the weights calculated do not reliably indicate the change in the luminence. Hence, weighted prediction is disabled.&#xA;&#xA;same motion vector as sum_mv*_* is used." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SUM_ABS_MVX_HIGH" description="" width="32" offset="0x19C4" page="0" acronym="__ALL___SUM_ABS_MVX_HIGH">
        <bitfield id="SUM_ABS_MVX_HIGH" rwaccess="RW" range="" description="" resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___SUM_ABS_MVX_LOW" description="" width="32" offset="0x19C8" page="0" acronym="__ALL___SUM_ABS_MVX_LOW">
        <bitfield id="SUM_ABS_MVX_LOW" rwaccess="RW" range="" description="sum of absolute motion vectors. This is used to figure out whether to use weighted prediction or not. If the motion is very large then the weights calculated do not reliably indicate the change in the luminence. Hence, weighted prediction is disabled.&#xA;&#xA;same motion vector as sum_mv*_* is used." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_HI_0" description="" width="32" offset="0x19CC" page="0" acronym="__ALL___ROI_SUM_SAD_HI_0">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="ROI_SUM_SAD_HI_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_LO_0" description="" width="32" offset="0x19D0" page="0" acronym="__ALL___ROI_SUM_SAD_LO_0">
        <bitfield id="ROI_SUM_SAD_LO_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVY_LO_0" description="" width="32" offset="0x19D8" page="0" acronym="__ALL___ROI_SUM_MVY_LO_0">
        <bitfield id="ROI_SUM_MVY_LO_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVX_LO_0" description="" width="32" offset="0x19E0" page="0" acronym="__ALL___ROI_SUM_MVX_LO_0">
        <bitfield id="ROI_SUM_MVX_LO_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_HI_1" description="" width="32" offset="0x19E4" page="0" acronym="__ALL___ROI_SUM_SAD_HI_1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="ROI_SUM_SAD_HI_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_LO_1" description="" width="32" offset="0x19E8" page="0" acronym="__ALL___ROI_SUM_SAD_LO_1">
        <bitfield id="ROI_SUM_SAD_LO_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVY_LO_1" description="" width="32" offset="0x19F0" page="0" acronym="__ALL___ROI_SUM_MVY_LO_1">
        <bitfield id="ROI_SUM_MVY_LO_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVX_LO_1" description="" width="32" offset="0x19F8" page="0" acronym="__ALL___ROI_SUM_MVX_LO_1">
        <bitfield id="ROI_SUM_MVX_LO_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_HI_2" description="" width="32" offset="0x19FC" page="0" acronym="__ALL___ROI_SUM_SAD_HI_2">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="ROI_SUM_SAD_HI_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_LO_2" description="" width="32" offset="0x1A00" page="0" acronym="__ALL___ROI_SUM_SAD_LO_2">
        <bitfield id="ROI_SUM_SAD_LO_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVY_LO_2" description="" width="32" offset="0x1A08" page="0" acronym="__ALL___ROI_SUM_MVY_LO_2">
        <bitfield id="ROI_SUM_MVY_LO_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVX_LO_2" description="" width="32" offset="0x1A10" page="0" acronym="__ALL___ROI_SUM_MVX_LO_2">
        <bitfield id="ROI_SUM_MVX_LO_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_HI_3" description="" width="32" offset="0x1A14" page="0" acronym="__ALL___ROI_SUM_SAD_HI_3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="ROI_SUM_SAD_HI_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_LO_3" description="" width="32" offset="0x1A18" page="0" acronym="__ALL___ROI_SUM_SAD_LO_3">
        <bitfield id="ROI_SUM_SAD_LO_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVY_LO_3" description="" width="32" offset="0x1A20" page="0" acronym="__ALL___ROI_SUM_MVY_LO_3">
        <bitfield id="ROI_SUM_MVY_LO_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVX_LO_3" description="" width="32" offset="0x1A28" page="0" acronym="__ALL___ROI_SUM_MVX_LO_3">
        <bitfield id="ROI_SUM_MVX_LO_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_HI_4" description="" width="32" offset="0x1A2C" page="0" acronym="__ALL___ROI_SUM_SAD_HI_4">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="ROI_SUM_SAD_HI_4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_LO_4" description="" width="32" offset="0x1A30" page="0" acronym="__ALL___ROI_SUM_SAD_LO_4">
        <bitfield id="ROI_SUM_SAD_LO_4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVY_LO_4" description="" width="32" offset="0x1A38" page="0" acronym="__ALL___ROI_SUM_MVY_LO_4">
        <bitfield id="ROI_SUM_MVY_LO_4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVX_LO_4" description="" width="32" offset="0x1A40" page="0" acronym="__ALL___ROI_SUM_MVX_LO_4">
        <bitfield id="ROI_SUM_MVX_LO_4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_HI_5" description="" width="32" offset="0x1A44" page="0" acronym="__ALL___ROI_SUM_SAD_HI_5">
        <bitfield id="ROI_SUM_SAD_HI_5" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_LO_5" description="" width="32" offset="0x1A48" page="0" acronym="__ALL___ROI_SUM_SAD_LO_5">
        <bitfield id="ROI_SUM_SAD_LO_5" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVY_LO_5" description="" width="32" offset="0x1A50" page="0" acronym="__ALL___ROI_SUM_MVY_LO_5">
        <bitfield id="ROI_SUM_MVY_LO_5" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVX_LO_5" description="" width="32" offset="0x1A58" page="0" acronym="__ALL___ROI_SUM_MVX_LO_5">
        <bitfield id="ROI_SUM_MVX_LO_5" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_HI_6" description="" width="32" offset="0x1A5C" page="0" acronym="__ALL___ROI_SUM_SAD_HI_6">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="ROI_SUM_SAD_HI_6" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_LO_6" description="" width="32" offset="0x1A60" page="0" acronym="__ALL___ROI_SUM_SAD_LO_6">
        <bitfield id="ROI_SUM_SAD_LO_6" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVY_LO_6" description="" width="32" offset="0x1A68" page="0" acronym="__ALL___ROI_SUM_MVY_LO_6">
        <bitfield id="ROI_SUM_MVY_LO_6" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVX_LO_6" description="" width="32" offset="0x1A70" page="0" acronym="__ALL___ROI_SUM_MVX_LO_6">
        <bitfield id="ROI_SUM_MVX_LO_6" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_HI_7" description="" width="32" offset="0x1A74" page="0" acronym="__ALL___ROI_SUM_SAD_HI_7">
        <bitfield id="ROI_SUM_SAD_HI_7" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_LO_7" description="" width="32" offset="0x1A78" page="0" acronym="__ALL___ROI_SUM_SAD_LO_7">
        <bitfield id="ROI_SUM_SAD_LO_7" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVY_LO_7" description="" width="32" offset="0x1A80" page="0" acronym="__ALL___ROI_SUM_MVY_LO_7">
        <bitfield id="ROI_SUM_MVY_LO_7" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVX_LO_7" description="" width="32" offset="0x1A88" page="0" acronym="__ALL___ROI_SUM_MVX_LO_7">
        <bitfield id="ROI_SUM_MVX_LO_7" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_HI_8" description="" width="32" offset="0x1A8C" page="0" acronym="__ALL___ROI_SUM_SAD_HI_8">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="ROI_SUM_SAD_HI_8" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_LO_8" description="" width="32" offset="0x1A90" page="0" acronym="__ALL___ROI_SUM_SAD_LO_8">
        <bitfield id="ROI_SUM_SAD_LO_8" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVY_LO_8" description="" width="32" offset="0x1A98" page="0" acronym="__ALL___ROI_SUM_MVY_LO_8">
        <bitfield id="ROI_SUM_MVY_LO_8" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVX_LO_8" description="" width="32" offset="0x1AA0" page="0" acronym="__ALL___ROI_SUM_MVX_LO_8">
        <bitfield id="ROI_SUM_MVX_LO_8" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_HI_9" description="" width="32" offset="0x1AA4" page="0" acronym="__ALL___ROI_SUM_SAD_HI_9">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="ROI_SUM_SAD_HI_9" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___ROI_SUM_SAD_LO_9" description="" width="32" offset="0x1AA8" page="0" acronym="__ALL___ROI_SUM_SAD_LO_9">
        <bitfield id="ROI_SUM_SAD_LO_9" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVY_LO_9" description="" width="32" offset="0x1AB0" page="0" acronym="__ALL___ROI_SUM_MVY_LO_9">
        <bitfield id="ROI_SUM_MVY_LO_9" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ROI_SUM_MVX_LO_9" description="" width="32" offset="0x1AB8" page="0" acronym="__ALL___ROI_SUM_MVX_LO_9">
        <bitfield id="ROI_SUM_MVX_LO_9" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NUMOFMBSINTER" description="" width="32" offset="0x1ABC" page="0" acronym="__ALL___NUMOFMBSINTER">
        <bitfield id="INTERMBS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NUMOFMBSINTRA" description="" width="32" offset="0x1AC0" page="0" acronym="__ALL___NUMOFMBSINTRA">
        <bitfield id="INTRAMBS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MB_COUTNER1" description="counter to generate interrupt after N MB" width="32" offset="0x1AC4" page="0" acronym="__ALL___MB_COUTNER1">
        <bitfield id="MB_COUTNER" rwaccess="RW" range="" description="If MB_COUNT_CTRL.EN == 1, incremented first, and then compared against MB_COUNT_CTRL.MAX_COUNT for each MB executed.&#xD;&#xA;&#xD;&#xA;If compare matches ( &amp;&amp; MB_COUNT_CTRL.EN == 1 ), interrupt is signaled to HTS; HTS generates interrupt provided interrupt source enabled after Tend. MB_COUNTER is reset to 0." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved" resetval="0" end="18" begin="31" width="14"/>
    </register>
    <register id="__ALL___MB_COUTNER2" description="counter to generate interrupt after N MB" width="32" offset="0x1AC8" page="0" acronym="__ALL___MB_COUTNER2">
        <bitfield id="MB_COUTNER" rwaccess="RW" range="" description="If MB_COUNT_CTRL.EN == 1, incremented first, and then compared against MB_COUNT_CTRL.MAX_COUNT for each MB executed.&#xD;&#xA;&#xD;&#xA;If compare matches ( &amp;&amp; MB_COUNT_CTRL.EN == 1 ), interrupt is signaled to HTS; HTS generates interrupt provided interrupt source enabled after Tend. MB_COUNTER is reset to 0." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved" resetval="0" end="18" begin="31" width="14"/>
    </register>
    <register id="__ALL___TOP_REFIDX_1" description="" width="32" offset="0x1B00" page="0" acronym="__ALL___TOP_REFIDX_1">
        <bitfield id="TOP_BR_L1_REFIDX" rwaccess="RW" range="" description="winner bottom-right L1 refindex" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="There are four buffers for top 4 macro-blocks. They are named _1, _2, _3 and _4. At reset, these correspond to D, B, C and E (E is a new name) where D, B and C are notations from H264 standard.&#xA;&#xA;Since these are circular buffers, circular buffer pointer is also provided to determine current status." resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="TOP_BR_L0_REFIDX" rwaccess="RW" range="" description="winner bottom-right L0 refindex" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="TOP_BL_L0_REFIDX" rwaccess="RW" range="" description="[5:2] : refpicture index&#xA;[1:0] : picture format&#xA;winner bottom-left L0 refindex&#xA;0 : frame picture&#xA;1 : top-field picture&#xA;2 : bottom-field picture&#xA;3 : reserved" resetval="0" end="18" begin="23" width="6"/>
        <bitfield id="TOP_BL_L1_REFIDX" rwaccess="RW" range="" description="winner bottom-left L1 refindex" resetval="0" end="12" begin="17" width="6"/>
    </register>
    <register id="__ALL___TOP_BL_L0_MV_1" description="" width="32" offset="0x1B04" page="0" acronym="__ALL___TOP_BL_L0_MV_1">
        <bitfield id="TOP_BL_L0_MVX_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="TOP_BL_L0_MVY_1" rwaccess="RW" range="" description="winner bottom-left L0 motion vector" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___TOP_BL_L1_MV_1" description="" width="32" offset="0x1B08" page="0" acronym="__ALL___TOP_BL_L1_MV_1">
        <bitfield id="TOP_BL_L1_MVY_1" rwaccess="RW" range="" description="winner bottom-left L1 motion vector" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TOP_BL_L1_MVX_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___TOP_BR_L0_MV_1" description="" width="32" offset="0x1B0C" page="0" acronym="__ALL___TOP_BR_L0_MV_1">
        <bitfield id="TOP_BR_L0_MVY_1" rwaccess="RW" range="" description="winner bottom-right L0 motion vector" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TOP_BR_L0_MVX_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___TOP_BR_L1_MV_1" description="" width="32" offset="0x1B10" page="0" acronym="__ALL___TOP_BR_L1_MV_1">
        <bitfield id="TOP_BR_L1_MVY_1" rwaccess="RW" range="" description="winner bottom-right L1 motion vector" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TOP_BR_L1_MVX_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___TOP_REFIDX_2" description="" width="32" offset="0x1B14" page="0" acronym="__ALL___TOP_REFIDX_2">
        <bitfield id="TOP_BR_L1_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="There are four buffers for top 4 macro-blocks. They are named _1, _2, _3 and _4. At reset, these correspond to D, B, C and E (E is a new name) where D, B and C are notations from H264 standard.&#xA;&#xA;Since these are circular buffers, circular buffer pointer is also provided to determine current status." resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="TOP_BR_L0_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="TOP_BL_L0_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="18" begin="23" width="6"/>
        <bitfield id="TOP_BL_L1_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="12" begin="17" width="6"/>
    </register>
    <register id="__ALL___TOP_BL_L0_MV_2" description="" width="32" offset="0x1B18" page="0" acronym="__ALL___TOP_BL_L0_MV_2">
        <bitfield id="TOP_BL_L0_MVY_2" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TOP_BL_L0_MVX_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___TOP_BL_L1_MV_2" description="" width="32" offset="0x1B1C" page="0" acronym="__ALL___TOP_BL_L1_MV_2">
        <bitfield id="TOP_BL_L1_MVY_2" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TOP_BL_L1_MVX_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___TOP_BR_L0_MV_2" description="" width="32" offset="0x1B20" page="0" acronym="__ALL___TOP_BR_L0_MV_2">
        <bitfield id="TOP_BR_L0_MVX_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="TOP_BR_L0_MVY_2" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___TOP_BR_L1_MV_2" description="" width="32" offset="0x1B24" page="0" acronym="__ALL___TOP_BR_L1_MV_2">
        <bitfield id="TOP_BR_L1_MVY_2" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TOP_BR_L1_MVX_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___TOP_REFIDX_3" description="" width="32" offset="0x1B28" page="0" acronym="__ALL___TOP_REFIDX_3">
        <bitfield id="TOP_BR_L1_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="There are four buffers for top 4 macro-blocks. They are named _1, _2, _3 and _4. At reset, these correspond to D, B, C and E (E is a new name) where D, B and C are notations from H264 standard.&#xA;&#xA;Since these are circular buffers, circular buffer pointer is also provided to determine current status." resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="TOP_BR_L0_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="TOP_BL_L0_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="18" begin="23" width="6"/>
        <bitfield id="TOP_BL_L1_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="12" begin="17" width="6"/>
    </register>
    <register id="__ALL___TOP_BL_L0_MV_3" description="" width="32" offset="0x1B2C" page="0" acronym="__ALL___TOP_BL_L0_MV_3">
        <bitfield id="TOP_BL_L0_MVY_3" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TOP_BL_L0_MVX_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___TOP_BL_L1_MV_3" description="" width="32" offset="0x1B30" page="0" acronym="__ALL___TOP_BL_L1_MV_3">
        <bitfield id="TOP_BL_L1_MVX_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="TOP_BL_L1_MVY_3" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___TOP_BR_L0_MV_3" description="" width="32" offset="0x1B34" page="0" acronym="__ALL___TOP_BR_L0_MV_3">
        <bitfield id="TOP_BR_L0_MVX_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="TOP_BR_L0_MVY_3" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___TOP_BR_L1_MV_3" description="" width="32" offset="0x1B38" page="0" acronym="__ALL___TOP_BR_L1_MV_3">
        <bitfield id="TOP_BR_L1_MVY_3" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TOP_BR_L1_MVX_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___TOP_REFIDX_4" description="" width="32" offset="0x1B3C" page="0" acronym="__ALL___TOP_REFIDX_4">
        <bitfield id="TOP_BR_L1_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="There are four buffers for top 4 macro-blocks. They are named _1, _2, _3 and _4. At reset, these correspond to D, B, C and E (E is a new name) where D, B and C are notations from H264 standard.&#xA;&#xA;Since these are circular buffers, circular buffer pointer is also provided to determine current status." resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="TOP_BR_L0_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="TOP_BL_L0_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="18" begin="23" width="6"/>
        <bitfield id="TOP_BL_L1_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="12" begin="17" width="6"/>
    </register>
    <register id="__ALL___TOP_BL_L0_MV_4" description="" width="32" offset="0x1B40" page="0" acronym="__ALL___TOP_BL_L0_MV_4">
        <bitfield id="TOP_BL_L0_MVX_4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="TOP_BL_L0_MVY_4" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___TOP_BL_L1_MV_4" description="" width="32" offset="0x1B44" page="0" acronym="__ALL___TOP_BL_L1_MV_4">
        <bitfield id="TOP_BL_L1_MVX_4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="TOP_BL_L1_MVY_4" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___TOP_BR_L0_MV_4" description="" width="32" offset="0x1B48" page="0" acronym="__ALL___TOP_BR_L0_MV_4">
        <bitfield id="TOP_BR_L0_MVX_4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="TOP_BR_L0_MVY_4" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___TOP_BR_L1_MV_4" description="" width="32" offset="0x1B4C" page="0" acronym="__ALL___TOP_BR_L1_MV_4">
        <bitfield id="TOP_BR_L1_MVX_4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="TOP_BR_L1_MVY_4" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___TOP_MVP_INFO_POINTER" description="pointer into the circular buffer" width="32" offset="0x1B50" page="0" acronym="__ALL___TOP_MVP_INFO_POINTER">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="TOP_MVP_INFO_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="1" width="2"/>
    </register>
    <register id="__ALL___A_LEFT_REFIDX" description="" width="32" offset="0x1B54" page="0" acronym="__ALL___A_LEFT_REFIDX">
        <bitfield id="A_LEFT_BR_L0_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="A - Left MVP-Info" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="A_LEFT_TR_L0_REFIDX" rwaccess="RW" range="" description="A and B left mvp-info register act as ping pong. If A buffer stores the left macro-blocks' mvp info, then the B register stores the current macro-blocks' mvp info that will be used for the next macro-block to the right. And vice-versa." resetval="0" end="18" begin="23" width="6"/>
        <bitfield id="A_LEFT_BR_L1_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="A_LEFT_TR_L1_REFIDX" rwaccess="RW" range="" description="Having a separate A and B buffer could be potentially avoided. Since " resetval="0" end="12" begin="17" width="6"/>
    </register>
    <register id="__ALL___A_LEFT_TR_L0_MV" description="" width="32" offset="0x1B58" page="0" acronym="__ALL___A_LEFT_TR_L0_MV">
        <bitfield id="A_LEFT_TR_L0_MVY" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="A_LEFT_TR_L0_MVX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___A_LEFT_TR_L1_MV" description="" width="32" offset="0x1B5C" page="0" acronym="__ALL___A_LEFT_TR_L1_MV">
        <bitfield id="A_LEFT_TR_L1_MVY" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="A_LEFT_TR_L1_MVX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___A_LEFT_BR_L0_MV" description="" width="32" offset="0x1B60" page="0" acronym="__ALL___A_LEFT_BR_L0_MV">
        <bitfield id="A_LEFT_BR_L0_MVY" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="A_LEFT_BR_L0_MVX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___A_LEFT_BR_L1_MV" description="" width="32" offset="0x1B64" page="0" acronym="__ALL___A_LEFT_BR_L1_MV">
        <bitfield id="A_LEFT_BR_L1_MVY" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="A_LEFT_BR_L1_MVX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___B_LEFT_REFIDX" description="" width="32" offset="0x1B68" page="0" acronym="__ALL___B_LEFT_REFIDX">
        <bitfield id="B_LEFT_BR_L1_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="B - Left MVP-info output" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="B_LEFT_TR_L1_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="12" begin="17" width="6"/>
        <bitfield id="B_LEFT_BR_L0_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="B_LEFT_TR_L0_REFIDX" rwaccess="RW" range="" description="" resetval="0" end="18" begin="23" width="6"/>
    </register>
    <register id="__ALL___B_LEFT_TR_L0_MV" description="" width="32" offset="0x1B6C" page="0" acronym="__ALL___B_LEFT_TR_L0_MV">
        <bitfield id="B_LEFT_TR_L0_MVX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="B_LEFT_TR_L0_MVY" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___B_LEFT_TR_L1_MV" description="" width="32" offset="0x1B70" page="0" acronym="__ALL___B_LEFT_TR_L1_MV">
        <bitfield id="B_LEFT_TR_L1_MVY" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="B_LEFT_TR_L1_MVX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___B_LEFT_BR_L0_MV" description="" width="32" offset="0x1B74" page="0" acronym="__ALL___B_LEFT_BR_L0_MV">
        <bitfield id="B_LEFT_BR_L0_MVX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="B_LEFT_BR_L0_MVY" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___B_LEFT_BR_L1_MV" description="" width="32" offset="0x1B78" page="0" acronym="__ALL___B_LEFT_BR_L1_MV">
        <bitfield id="B_LEFT_BR_L1_MVY" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="B_LEFT_BR_L1_MVX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___LEFT_MVP_INFO_POINTER" description="" width="32" offset="0x1B7C" page="0" acronym="__ALL___LEFT_MVP_INFO_POINTER">
        <bitfield id="LEFT_MVP_INFO_POINTER" rwaccess="RW" range="" description="pointer in to the ping pong buffer pointing to the current position (ping or pong)." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___MVP_0" description="" width="32" offset="0x1B80" page="0" acronym="__ALL___MVP_0">
        <bitfield id="MVP_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MVP_1" description="" width="32" offset="0x1B84" page="0" acronym="__ALL___MVP_1">
        <bitfield id="MVP_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MVP_2" description="" width="32" offset="0x1B88" page="0" acronym="__ALL___MVP_2">
        <bitfield id="MVP_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MVP_3" description="" width="32" offset="0x1B8C" page="0" acronym="__ALL___MVP_3">
        <bitfield id="MVP_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MVP_0_P1" description="" width="32" offset="0x1B90" page="0" acronym="__ALL___MVP_0_P1">
        <bitfield id="MVP_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MVP_1_p1" description="" width="32" offset="0x1B94" page="0" acronym="__ALL___MVP_1_p1">
        <bitfield id="MVP_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MVP_2_P1" description="" width="32" offset="0x1B98" page="0" acronym="__ALL___MVP_2_P1">
        <bitfield id="MVP_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MVP_3_P1" description="" width="32" offset="0x1B9C" page="0" acronym="__ALL___MVP_3_P1">
        <bitfield id="MVP_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SKIP_MV_L0" description="" width="32" offset="0x1BA8" page="0" acronym="__ALL___SKIP_MV_L0">
        <bitfield id="SKIP_MV_L0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SKIP_MV_L1" description="" width="32" offset="0x1BAC" page="0" acronym="__ALL___SKIP_MV_L1">
        <bitfield id="SKIP_MV_L1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SKIP_REFERENCE" description="" width="32" offset="0x1BB0" page="0" acronym="__ALL___SKIP_REFERENCE">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="SKIP_REFERENCE_L0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="SKIP_REFERENCE_L1" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_LEFT_RIGHT_0" description="" width="32" offset="0x1C00" page="0" acronym="__ALL___SEARCH_RANGE_LEFT_RIGHT_0">
        <bitfield id="SEARCH_RANGE_LEFT_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SEARCH_RANGE_RIGHT_0" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_TOP_BOTTOM_0" description="" width="32" offset="0x1C04" page="0" acronym="__ALL___SEARCH_RANGE_TOP_BOTTOM_0">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_TOP_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SEARCH_RANGE_BOTTOM_0" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_LEFT_RIGHT_1" description="" width="32" offset="0x1C08" page="0" acronym="__ALL___SEARCH_RANGE_LEFT_RIGHT_1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_LEFT_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SEARCH_RANGE_RIGHT_1" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_TOP_BOTTOM_1" description="" width="32" offset="0x1C0C" page="0" acronym="__ALL___SEARCH_RANGE_TOP_BOTTOM_1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_BOTTOM_1" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="SEARCH_RANGE_TOP_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_LEFT_RIGHT_2" description="" width="32" offset="0x1C10" page="0" acronym="__ALL___SEARCH_RANGE_LEFT_RIGHT_2">
        <bitfield id="SEARCH_RANGE_RIGHT_2" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_LEFT_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_TOP_BOTTOM_2" description="" width="32" offset="0x1C14" page="0" acronym="__ALL___SEARCH_RANGE_TOP_BOTTOM_2">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_TOP_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SEARCH_RANGE_BOTTOM_2" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_LEFT_RIGHT_3" description="" width="32" offset="0x1C18" page="0" acronym="__ALL___SEARCH_RANGE_LEFT_RIGHT_3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_LEFT_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SEARCH_RANGE_RIGHT_3" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_TOP_BOTTOM_3" description="" width="32" offset="0x1C1C" page="0" acronym="__ALL___SEARCH_RANGE_TOP_BOTTOM_3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_BOTTOM_3" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="SEARCH_RANGE_TOP_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_LEFT_RIGHT_P2_0" description="" width="32" offset="0x1C20" page="0" acronym="__ALL___SEARCH_RANGE_LEFT_RIGHT_P2_0">
        <bitfield id="SEARCH_RANGE_LEFT_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SEARCH_RANGE_RIGHT_0" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_TOP_BOTTOM_P2_0" description="" width="32" offset="0x1C24" page="0" acronym="__ALL___SEARCH_RANGE_TOP_BOTTOM_P2_0">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_TOP_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SEARCH_RANGE_BOTTOM_0" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_LEFT_RIGHT_P2_1" description="" width="32" offset="0x1C28" page="0" acronym="__ALL___SEARCH_RANGE_LEFT_RIGHT_P2_1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_LEFT_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SEARCH_RANGE_RIGHT_1" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_TOP_BOTTOM_P2_1" description="" width="32" offset="0x1C2C" page="0" acronym="__ALL___SEARCH_RANGE_TOP_BOTTOM_P2_1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_BOTTOM_1" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="SEARCH_RANGE_TOP_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_LEFT_RIGHT_P2_2" description="" width="32" offset="0x1C30" page="0" acronym="__ALL___SEARCH_RANGE_LEFT_RIGHT_P2_2">
        <bitfield id="SEARCH_RANGE_RIGHT_2" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_LEFT_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_TOP_BOTTOM_P2_2" description="" width="32" offset="0x1C34" page="0" acronym="__ALL___SEARCH_RANGE_TOP_BOTTOM_P2_2">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_TOP_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SEARCH_RANGE_BOTTOM_2" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_LEFT_RIGHT_P2_3" description="" width="32" offset="0x1C38" page="0" acronym="__ALL___SEARCH_RANGE_LEFT_RIGHT_P2_3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_LEFT_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SEARCH_RANGE_RIGHT_3" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_TOP_BOTTOM_P2_3" description="" width="32" offset="0x1C3C" page="0" acronym="__ALL___SEARCH_RANGE_TOP_BOTTOM_P2_3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SEARCH_RANGE_BOTTOM_3" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="SEARCH_RANGE_TOP_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___FORCEINTRA0" description="" width="32" offset="0x1C80" page="0" acronym="__ALL___FORCEINTRA0">
        <bitfield id="FORCEINTRA0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___FORCEINTRA1" description="" width="32" offset="0x1C84" page="0" acronym="__ALL___FORCEINTRA1">
        <bitfield id="FORCEINTRA1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___FORCEINTRA2" description="" width="32" offset="0x1C88" page="0" acronym="__ALL___FORCEINTRA2">
        <bitfield id="FORCEINTRA2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___FORCEINTRA3" description="" width="32" offset="0x1C8C" page="0" acronym="__ALL___FORCEINTRA3">
        <bitfield id="FORCEINTRA3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___FORCEINTRA_CURRENT_IN" description="" width="32" offset="0x1C90" page="0" acronym="__ALL___FORCEINTRA_CURRENT_IN">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="FORCEINTRA_CURRENT_VALUE" rwaccess="RW" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="FORCEINTRA_CURRENT_POINTER" rwaccess="RW" range="" description="" resetval="0" end="0" begin="6" width="7"/>
    </register>
    <register id="__ALL___FORCEINTRA_CURRENT_P2" description="" width="32" offset="0x1C94" page="0" acronym="__ALL___FORCEINTRA_CURRENT_P2">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="FORCEINTRA_CURRENT_VALUE" rwaccess="RW" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="FORCEINTRA_CURRENT_POINTER" rwaccess="RW" range="" description="" resetval="0" end="0" begin="6" width="7"/>
    </register>
    <register id="__ALL___ZFLAG_OUT_0" description="" width="32" offset="0x1C98" page="0" acronym="__ALL___ZFLAG_OUT_0">
        <bitfield id="ZFLAG_OUT_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ZFLAG_OUT_1" description="" width="32" offset="0x1C9C" page="0" acronym="__ALL___ZFLAG_OUT_1">
        <bitfield id="ZFLAG_OUT_1" rwaccess="RW" range="" description="" resetval="1" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ZFLAG_OUT_2" description="" width="32" offset="0x1CA0" page="0" acronym="__ALL___ZFLAG_OUT_2">
        <bitfield id="ZFLAG_OUT_2" rwaccess="RW" range="" description="" resetval="2" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ZFLAG_OUT_3" description="" width="32" offset="0x1CA4" page="0" acronym="__ALL___ZFLAG_OUT_3">
        <bitfield id="ZFLAG_OUT_3" rwaccess="RW" range="" description="" resetval="3" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ZFLAG_IN_0" description="" width="32" offset="0x1CA8" page="0" acronym="__ALL___ZFLAG_IN_0">
        <bitfield id="ZFLAG_IN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ZFLAG_IN_1" description="" width="32" offset="0x1CAC" page="0" acronym="__ALL___ZFLAG_IN_1">
        <bitfield id="ZFLAG_IN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ZFLAG_IN_2" description="" width="32" offset="0x1CB0" page="0" acronym="__ALL___ZFLAG_IN_2">
        <bitfield id="ZFLAG_IN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ZFLAG_IN_3" description="" width="32" offset="0x1CB4" page="0" acronym="__ALL___ZFLAG_IN_3">
        <bitfield id="ZFLAG_IN_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___ZFLAG_CURRENT_IN" description="" width="32" offset="0x1CB8" page="0" acronym="__ALL___ZFLAG_CURRENT_IN">
        <bitfield id="ZFLAG_CURRENT_IN_POINTER" rwaccess="RW" range="" description="" resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="9" begin="31" width="23"/>
        <bitfield id="ZFLAG_CURRENT_IN_VALUE" rwaccess="RW" range="" description="zero flags for the 4 8x8 sub-blocks in the macro-block indicating whether the motion vector is small (1) or large (0) for the corresponding 8x8 block. This is used in BSKIP motion vector calculation for future frames, to choose between non zero skip motion vector and zero motion vector as the bskip mv.&#xA;&#xA;For future frames, macro-block, this information is written to SL2 and then to DDR based on the motion vectors of the current macro-block. For BSKIP mv calculation of the current macro-block, this information is loaded from DDR to sl2 and is then loaded from sl2 to iME5" resetval="0" end="5" begin="8" width="4"/>
    </register>
    <register id="__ALL___ZFLAG_CURRENT_P2" description="" width="32" offset="0x1CBC" page="0" acronym="__ALL___ZFLAG_CURRENT_P2">
        <bitfield id="ZFLAG_CURRENT_P2_VALUE" rwaccess="RW" range="" description="zero flags for the 4 8x8 sub-blocks in the macro-block indicating whether the motion vector is small (1) or large (0) for the corresponding 8x8 block. This is used in BSKIP motion vector calculation for future frames, to choose between non zero skip motion vector and zero motion vector as the bskip mv.&#xA;&#xA;For future frames, macro-block, this information is written to SL2 and then to DDR based on the motion vectors of the current macro-block. For BSKIP mv calculation of the current macro-block, this information is loaded from DDR to sl2 and is then loaded from sl2 to iME5" resetval="0" end="5" begin="8" width="4"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="9" begin="31" width="23"/>
        <bitfield id="ZFLAG_CURRENT_P2_POINTER" rwaccess="RW" range="" description="" resetval="0" end="0" begin="4" width="5"/>
    </register>
    <register id="__ALL___PRED_BUF_0_0" description="" width="32" offset="0x1D00" page="0" acronym="__ALL___PRED_BUF_0_0">
        <bitfield id="PRED_BUF_0_0_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="PRED_BUF_0_0_Y" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PRED_BUF_0_1" description="" width="32" offset="0x1D04" page="0" acronym="__ALL___PRED_BUF_0_1">
        <bitfield id="PRED_BUF_0_1_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="PRED_BUF_0_1_Y" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PRED_BUF_0_2" description="" width="32" offset="0x1D08" page="0" acronym="__ALL___PRED_BUF_0_2">
        <bitfield id="PRED_BUF_0_2_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="PRED_BUF_0_2_Y" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PRED_BUF_0_3" description="" width="32" offset="0x1D0C" page="0" acronym="__ALL___PRED_BUF_0_3">
        <bitfield id="PRED_BUF_0_3_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="PRED_BUF_0_3_Y" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PRED_BUF_0_4" description="" width="32" offset="0x1D10" page="0" acronym="__ALL___PRED_BUF_0_4">
        <bitfield id="PRED_BUF_0_4_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="PRED_BUF_0_4_Y" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PRED_BUF_0_5" description="" width="32" offset="0x1D14" page="0" acronym="__ALL___PRED_BUF_0_5">
        <bitfield id="PRED_BUF_0_5_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="PRED_BUF_0_5_Y" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PRED_BUF_0_6" description="" width="32" offset="0x1D18" page="0" acronym="__ALL___PRED_BUF_0_6">
        <bitfield id="PRED_BUF_0_6_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="PRED_BUF_0_6_Y" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PRED_BUF_0_7" description="" width="32" offset="0x1D1C" page="0" acronym="__ALL___PRED_BUF_0_7">
        <bitfield id="PRED_BUF_0_7_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="PRED_BUF_0_7_Y" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PRED_BUF_1_0" description="" width="32" offset="0x1D20" page="0" acronym="__ALL___PRED_BUF_1_0">
        <bitfield id="PRED_BUF_1_0" rwaccess="RW" range="" description="x is lower 16, y is upper 16. Do we really have to break it into fields?" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_1_1" description="" width="32" offset="0x1D24" page="0" acronym="__ALL___PRED_BUF_1_1">
        <bitfield id="PRED_BUF_1_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_1_2" description="" width="32" offset="0x1D28" page="0" acronym="__ALL___PRED_BUF_1_2">
        <bitfield id="PRED_BUF_1_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_1_3" description="" width="32" offset="0x1D2C" page="0" acronym="__ALL___PRED_BUF_1_3">
        <bitfield id="PRED_BUF_1_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_1_4" description="" width="32" offset="0x1D30" page="0" acronym="__ALL___PRED_BUF_1_4">
        <bitfield id="PRED_BUF_1_4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_1_5" description="" width="32" offset="0x1D34" page="0" acronym="__ALL___PRED_BUF_1_5">
        <bitfield id="PRED_BUF_1_5" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_1_6" description="" width="32" offset="0x1D38" page="0" acronym="__ALL___PRED_BUF_1_6">
        <bitfield id="PRED_BUF_1_6" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_1_7" description="" width="32" offset="0x1D3C" page="0" acronym="__ALL___PRED_BUF_1_7">
        <bitfield id="PRED_BUF_1_7" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_2_0" description="" width="32" offset="0x1D40" page="0" acronym="__ALL___PRED_BUF_2_0">
        <bitfield id="PRED_BUF_2_0" rwaccess="RW" range="" description="x is lower 16, y is upper 16" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_2_1" description="" width="32" offset="0x1D44" page="0" acronym="__ALL___PRED_BUF_2_1">
        <bitfield id="PRED_BUF_2_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_2_2" description="" width="32" offset="0x1D48" page="0" acronym="__ALL___PRED_BUF_2_2">
        <bitfield id="PRED_BUF_2_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_2_3" description="" width="32" offset="0x1D4C" page="0" acronym="__ALL___PRED_BUF_2_3">
        <bitfield id="PRED_BUF_2_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_2_4" description="" width="32" offset="0x1D50" page="0" acronym="__ALL___PRED_BUF_2_4">
        <bitfield id="PRED_BUF_2_4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_2_5" description="" width="32" offset="0x1D54" page="0" acronym="__ALL___PRED_BUF_2_5">
        <bitfield id="PRED_BUF_2_5" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_2_6" description="" width="32" offset="0x1D58" page="0" acronym="__ALL___PRED_BUF_2_6">
        <bitfield id="PRED_BUF_2_6" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_2_7" description="" width="32" offset="0x1D5C" page="0" acronym="__ALL___PRED_BUF_2_7">
        <bitfield id="PRED_BUF_2_7" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_3_0" description="" width="32" offset="0x1D60" page="0" acronym="__ALL___PRED_BUF_3_0">
        <bitfield id="PRED_BUF_3_0" rwaccess="RW" range="" description="x is lower 16, y is upper 16" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_3_1" description="" width="32" offset="0x1D64" page="0" acronym="__ALL___PRED_BUF_3_1">
        <bitfield id="PRED_BUF_3_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_3_2" description="" width="32" offset="0x1D68" page="0" acronym="__ALL___PRED_BUF_3_2">
        <bitfield id="PRED_BUF_3_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_3_3" description="" width="32" offset="0x1D6C" page="0" acronym="__ALL___PRED_BUF_3_3">
        <bitfield id="PRED_BUF_3_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_3_4" description="" width="32" offset="0x1D70" page="0" acronym="__ALL___PRED_BUF_3_4">
        <bitfield id="PRED_BUF_3_4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_3_5" description="" width="32" offset="0x1D74" page="0" acronym="__ALL___PRED_BUF_3_5">
        <bitfield id="PRED_BUF_3_5" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_3_6" description="" width="32" offset="0x1D78" page="0" acronym="__ALL___PRED_BUF_3_6">
        <bitfield id="PRED_BUF_3_6" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_BUF_3_7" description="" width="32" offset="0x1D7C" page="0" acronym="__ALL___PRED_BUF_3_7">
        <bitfield id="PRED_BUF_3_7" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PREDICTOR_VALID_FLAG" description="" width="32" offset="0x1D80" page="0" acronym="__ALL___PREDICTOR_VALID_FLAG">
        <bitfield id="PRED_BUF_0_VALID" rwaccess="RW" range="" description="Defaults to invalid state" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="PRED_BUF_3_VALID" rwaccess="RW" range="" description="Defaults to invalid state" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="PRED_BUF_2_VALID" rwaccess="RW" range="" description="Defaults to invalid state" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="PRED_BUF_1_VALID" rwaccess="RW" range="" description="Defaults to invalid state" resetval="0" end="8" begin="15" width="8"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_0_SHADOW" description="" width="32" offset="0x1D84" page="0" acronym="__ALL___PRED_OUT_FIFO_0_SHADOW">
        <bitfield id="PRED_OUT_FIFO_0_SHADOW" rwaccess="RW" range="" description="again, x is lower 16, y is upper 16." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_0_0" description="" width="32" offset="0x1D88" page="0" acronym="__ALL___PRED_OUT_FIFO_0_0">
        <bitfield id="PRED_OUT_FIFO_0_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_0_1" description="" width="32" offset="0x1D8C" page="0" acronym="__ALL___PRED_OUT_FIFO_0_1">
        <bitfield id="PRED_OUT_FIFO_0_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_0_2" description="" width="32" offset="0x1D90" page="0" acronym="__ALL___PRED_OUT_FIFO_0_2">
        <bitfield id="PRED_OUT_FIFO_0_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_0_3" description="" width="32" offset="0x1D94" page="0" acronym="__ALL___PRED_OUT_FIFO_0_3">
        <bitfield id="PRED_OUT_FIFO_0_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_1_SHADOW" description="" width="32" offset="0x1D98" page="0" acronym="__ALL___PRED_OUT_FIFO_1_SHADOW">
        <bitfield id="PRED_OUT_FIFO_1_SHADOW" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_1_0" description="" width="32" offset="0x1D9C" page="0" acronym="__ALL___PRED_OUT_FIFO_1_0">
        <bitfield id="PRED_OUT_FIFO_1_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_1_1" description="" width="32" offset="0x1DA0" page="0" acronym="__ALL___PRED_OUT_FIFO_1_1">
        <bitfield id="PRED_OUT_FIFO_1_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_1_2" description="" width="32" offset="0x1DA4" page="0" acronym="__ALL___PRED_OUT_FIFO_1_2">
        <bitfield id="PRED_OUT_FIFO_1_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_1_3" description="" width="32" offset="0x1DA8" page="0" acronym="__ALL___PRED_OUT_FIFO_1_3">
        <bitfield id="PRED_OUT_FIFO_1_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_2_SHADOW" description="" width="32" offset="0x1DAC" page="0" acronym="__ALL___PRED_OUT_FIFO_2_SHADOW">
        <bitfield id="PRED_OUT_FIFO_2_SHADOW" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_2_0" description="" width="32" offset="0x1DB0" page="0" acronym="__ALL___PRED_OUT_FIFO_2_0">
        <bitfield id="PRED_OUT_FIFO_2_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_2_1" description="" width="32" offset="0x1DB4" page="0" acronym="__ALL___PRED_OUT_FIFO_2_1">
        <bitfield id="PRED_OUT_FIFO_2_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_2_2" description="" width="32" offset="0x1DB8" page="0" acronym="__ALL___PRED_OUT_FIFO_2_2">
        <bitfield id="PRED_OUT_FIFO_2_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_2_3" description="" width="32" offset="0x1DBC" page="0" acronym="__ALL___PRED_OUT_FIFO_2_3">
        <bitfield id="PRED_OUT_FIFO_2_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_3_SHADOW" description="" width="32" offset="0x1DC0" page="0" acronym="__ALL___PRED_OUT_FIFO_3_SHADOW">
        <bitfield id="PRED_OUT_FIFO_3_SHADOW" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_3_0" description="" width="32" offset="0x1DC4" page="0" acronym="__ALL___PRED_OUT_FIFO_3_0">
        <bitfield id="PRED_OUT_FIFO_3_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_3_1" description="" width="32" offset="0x1DC8" page="0" acronym="__ALL___PRED_OUT_FIFO_3_1">
        <bitfield id="PRED_OUT_FIFO_3_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_3_2" description="" width="32" offset="0x1DCC" page="0" acronym="__ALL___PRED_OUT_FIFO_3_2">
        <bitfield id="PRED_OUT_FIFO_3_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PRED_OUT_FIFO_3_3" description="" width="32" offset="0x1DD0" page="0" acronym="__ALL___PRED_OUT_FIFO_3_3">
        <bitfield id="PRED_OUT_FIFO_3_3" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MBIndex_BBox" description="" width="32" offset="0x1E80" page="0" acronym="__ALL___MBIndex_BBox">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="19" begin="31" width="13"/>
        <bitfield id="MBXIndex_BBox" rwaccess="RW" range="" description="" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="MBYIndex_BBox" rwaccess="RW" range="" description="(x index is 9 bit, y index is 10 bit)&#xA;&#xA;" resetval="0" end="9" begin="18" width="10"/>
    </register>
    <register id="__ALL___BBOX0_TL" description="" width="32" offset="0x1E88" page="0" acronym="__ALL___BBOX0_TL">
        <bitfield id="BBOX0_TL_MV_X" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="BBOX0_TL_MV_Y" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___BBOX0_BR" description="" width="32" offset="0x1E8C" page="0" acronym="__ALL___BBOX0_BR">
        <bitfield id="BBOX0_BR_MV_Y" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="BBOX0_BR_MV_X" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BBOX2_TL" description="" width="32" offset="0x1E90" page="0" acronym="__ALL___BBOX2_TL">
        <bitfield id="BBOX2_TL_MV_Y" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="BBOX2_TL_MV_X" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BBOX2_BR" description="" width="32" offset="0x1E94" page="0" acronym="__ALL___BBOX2_BR">
        <bitfield id="BBOX2_BR_MV_X" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="BBOX2_BR_MV_Y" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___BBOX_VALID" description="" width="32" offset="0x1E98" page="0" acronym="__ALL___BBOX_VALID">
        <bitfield id="BBOX0_VALID" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="BBOX2_VALID" rwaccess="RW" range="" description="(in 4 pixel units)&#xA;&#xA;" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_TL_0" description="" width="32" offset="0x1E9C" page="0" acronym="__ALL___BBOX_FIFO_0_TL_0">
        <bitfield id="BBOX_FIFO_0_TL_0_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_0_TL_0_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_0_TL_0_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_BR_0" description="" width="32" offset="0x1EA0" page="0" acronym="__ALL___BBOX_FIFO_0_BR_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_0_BR_0_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_0_BR_0_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_TL_1" description="" width="32" offset="0x1EA4" page="0" acronym="__ALL___BBOX_FIFO_0_TL_1">
        <bitfield id="BBOX_FIFO_0_TL_1_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_0_TL_1_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_0_TL_1_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_BR_1" description="" width="32" offset="0x1EA8" page="0" acronym="__ALL___BBOX_FIFO_0_BR_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_0_BR_1_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_0_BR_1_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_TL_2" description="" width="32" offset="0x1EAC" page="0" acronym="__ALL___BBOX_FIFO_0_TL_2">
        <bitfield id="BBOX_FIFO_0_TL_2_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_0_TL_2_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="BBOX_FIFO_0_TL_2_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_BR_2" description="" width="32" offset="0x1EB0" page="0" acronym="__ALL___BBOX_FIFO_0_BR_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_0_BR_2_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_0_BR_2_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_TL_3" description="" width="32" offset="0x1EB4" page="0" acronym="__ALL___BBOX_FIFO_0_TL_3">
        <bitfield id="BBOX_FIFO_0_TL_3_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_0_TL_3_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="BBOX_FIFO_0_TL_3_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_BR_3" description="" width="32" offset="0x1EB8" page="0" acronym="__ALL___BBOX_FIFO_0_BR_3">
        <bitfield id="BBOX_FIFO_0_BR_3_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_0_BR_3_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_TL_4" description="" width="32" offset="0x1EBC" page="0" acronym="__ALL___BBOX_FIFO_0_TL_4">
        <bitfield id="BBOX_FIFO_0_TL_4_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_0_TL_4_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_0_TL_4_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_BR_4" description="" width="32" offset="0x1EC0" page="0" acronym="__ALL___BBOX_FIFO_0_BR_4">
        <bitfield id="BBOX_FIFO_0_BR_4_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_0_BR_4_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_TL_5" description="" width="32" offset="0x1EC4" page="0" acronym="__ALL___BBOX_FIFO_0_TL_5">
        <bitfield id="BBOX_FIFO_0_TL_5_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_0_TL_5_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="BBOX_FIFO_0_TL_5_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_BR_5" description="" width="32" offset="0x1EC8" page="0" acronym="__ALL___BBOX_FIFO_0_BR_5">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_0_BR_5_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_0_BR_5_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_TL_6" description="" width="32" offset="0x1ECC" page="0" acronym="__ALL___BBOX_FIFO_0_TL_6">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_0_TL_6_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_0_TL_6_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="BBOX_FIFO_0_TL_6_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_BR_6" description="" width="32" offset="0x1ED0" page="0" acronym="__ALL___BBOX_FIFO_0_BR_6">
        <bitfield id="BBOX_FIFO_0_BR_6_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_0_BR_6_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_TL_7" description="" width="32" offset="0x1ED4" page="0" acronym="__ALL___BBOX_FIFO_0_TL_7">
        <bitfield id="BBOX_FIFO_0_TL_7_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_0_TL_7_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_0_TL_7_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_BR_7" description="" width="32" offset="0x1ED8" page="0" acronym="__ALL___BBOX_FIFO_0_BR_7">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_0_BR_7_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_0_BR_7_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_TL_8" description="" width="32" offset="0x1EDC" page="0" acronym="__ALL___BBOX_FIFO_0_TL_8">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_0_TL_8_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_0_TL_8_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="BBOX_FIFO_0_TL_8_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_BR_8" description="" width="32" offset="0x1EE0" page="0" acronym="__ALL___BBOX_FIFO_0_BR_8">
        <bitfield id="BBOX_FIFO_0_BR_8_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_0_BR_8_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_TL_9" description="" width="32" offset="0x1EE4" page="0" acronym="__ALL___BBOX_FIFO_0_TL_9">
        <bitfield id="BBOX_FIFO_0_TL_9_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_0_TL_9_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_0_TL_9_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_0_BR_9" description="" width="32" offset="0x1EE8" page="0" acronym="__ALL___BBOX_FIFO_0_BR_9">
        <bitfield id="BBOX_FIFO_0_BR_9_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_0_BR_9_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_TL_0" description="" width="32" offset="0x1EEC" page="0" acronym="__ALL___BBOX_FIFO_2_TL_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_2_TL_0_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="BBOX_FIFO_2_TL_0_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_2_TL_0_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_BR_0" description="" width="32" offset="0x1EF0" page="0" acronym="__ALL___BBOX_FIFO_2_BR_0">
        <bitfield id="BBOX_FIFO_2_BR_0_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_2_BR_0_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_TL_1" description="" width="32" offset="0x1EF4" page="0" acronym="__ALL___BBOX_FIFO_2_TL_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_2_TL_1_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_2_TL_1_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_2_TL_1_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_BR_1" description="" width="32" offset="0x1EF8" page="0" acronym="__ALL___BBOX_FIFO_2_BR_1">
        <bitfield id="BBOX_FIFO_2_BR_1_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_2_BR_1_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_TL_2" description="" width="32" offset="0x1EFC" page="0" acronym="__ALL___BBOX_FIFO_2_TL_2">
        <bitfield id="BBOX_FIFO_2_TL_2_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_2_TL_2_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_2_TL_2_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_BR_2" description="" width="32" offset="0x1F00" page="0" acronym="__ALL___BBOX_FIFO_2_BR_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_2_BR_2_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_2_BR_2_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_TL_3" description="" width="32" offset="0x1F04" page="0" acronym="__ALL___BBOX_FIFO_2_TL_3">
        <bitfield id="BBOX_FIFO_2_TL_3_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_2_TL_3_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_2_TL_3_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_BR_3" description="" width="32" offset="0x1F08" page="0" acronym="__ALL___BBOX_FIFO_2_BR_3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_2_BR_3_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_2_BR_3_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_TL_4" description="" width="32" offset="0x1F0C" page="0" acronym="__ALL___BBOX_FIFO_2_TL_4">
        <bitfield id="BBOX_FIFO_2_TL_4_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_2_TL_4_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_2_TL_4_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_BR_4" description="" width="32" offset="0x1F10" page="0" acronym="__ALL___BBOX_FIFO_2_BR_4">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_2_BR_4_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_2_BR_4_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_TL_5" description="" width="32" offset="0x1F14" page="0" acronym="__ALL___BBOX_FIFO_2_TL_5">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_2_TL_5_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_2_TL_5_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="BBOX_FIFO_2_TL_5_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_BR_5" description="" width="32" offset="0x1F18" page="0" acronym="__ALL___BBOX_FIFO_2_BR_5">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_2_BR_5_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_2_BR_5_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_TL_6" description="" width="32" offset="0x1F1C" page="0" acronym="__ALL___BBOX_FIFO_2_TL_6">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_2_TL_6_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_2_TL_6_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="BBOX_FIFO_2_TL_6_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_BR_6" description="" width="32" offset="0x1F20" page="0" acronym="__ALL___BBOX_FIFO_2_BR_6">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_2_BR_6_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="BBOX_FIFO_2_BR_6_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_TL_7" description="" width="32" offset="0x1F24" page="0" acronym="__ALL___BBOX_FIFO_2_TL_7">
        <bitfield id="BBOX_FIFO_2_TL_7_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="BBOX_FIFO_2_TL_7_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_2_TL_7_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_BR_7" description="" width="32" offset="0x1F28" page="0" acronym="__ALL___BBOX_FIFO_2_BR_7">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_2_BR_7_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_2_BR_7_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_TL_8" description="" width="32" offset="0x1F2C" page="0" acronym="__ALL___BBOX_FIFO_2_TL_8">
        <bitfield id="BBOX_FIFO_2_TL_8_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_2_TL_8_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="BBOX_FIFO_2_TL_8_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_BR_8" description="" width="32" offset="0x1F30" page="0" acronym="__ALL___BBOX_FIFO_2_BR_8">
        <bitfield id="BBOX_FIFO_2_BR_8_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_2_BR_8_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_TL_9" description="" width="32" offset="0x1F34" page="0" acronym="__ALL___BBOX_FIFO_2_TL_9">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="BBOX_FIFO_2_TL_9_BBOX_VALID" rwaccess="RW" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="BBOX_FIFO_2_TL_9_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="BBOX_FIFO_2_TL_9_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___BBOX_FIFO_2_BR_9" description="" width="32" offset="0x1F38" page="0" acronym="__ALL___BBOX_FIFO_2_BR_9">
        <bitfield id="BBOX_FIFO_2_BR_9_MV_Y" rwaccess="RW" range="" description="" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="BBOX_FIFO_2_BR_9_MV_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___CF_CTRL_REG0" description="" width="32" offset="0x2100" page="0" acronym="__ALL___CF_CTRL_REG0">
        <bitfield id="ENABLE_WEIGHTED_PREDICTION" rwaccess="RW" range="" description="0 : disable&#xA;1 : enable" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="PAD_WIDTH" rwaccess="RW" range="" description="In multiples of 4 pixels.&#xA;&#xA;Number of horizontal padded pixels (left as well as right, each) = 4 * pad_width" resetval="0" end="11" begin="15" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="TWO_MB_PIPE" rwaccess="RW" range="" description="if '1', ME5 operates in two MB pipelined mode. If '0' ME5 operates in single MB pipelined mode." resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="MB_STATIC_X_THRESHOLD" rwaccess="RW" range="" description="from 0 to 1.75 in steps of 0.25" resetval="0" end="3" begin="5" width="3"/>
        <bitfield id="ROI_ENABLE" rwaccess="RW" range="" description="1' : Region statistics accumulation is enabled&#xA;'0' : Region statistsics accumulation is disabled" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="SELECT_TRANSFORM_SIZE" rwaccess="RW" range="" description="00 : force 8x8 transform size&#xA;01 : force 4x4 transform size&#xA;10 : enable dynamic tr8x8 update by ME&#xA;11 : no change" resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="ENABLE_TEMPORAL_SCALING_OF_TPMV" rwaccess="RW" range="" description="We may decide to scale the temporal predictor motion vectors based on temporal distance so that they represent motion per unit time. Sometimes we may want to disable temporal distance based scaling though, as the motion does not linearly change with time. for example if this reference is a long term reference... in this case, we may want to disable scaling.&#xA;&#xA;0 : do not scale the temporal predictors for current frame based on temporal distance (true for all reference frames).&#xA;&#xA;1 : apply scaling." resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="MB_STATIC_Y_THRESHOLD" rwaccess="RW" range="" description="from 0 to 1.75 in steps of 0.25" resetval="0" end="0" begin="2" width="3"/>
        <bitfield id="BIT_DEPTH_LUMA_CHROMA_MINUS_8" rwaccess="RW" range="" description="" resetval="0" end="28" begin="29" width="2"/>
        <bitfield id="WP_LWD" rwaccess="RW" range="" description="slice level weighted prediction rounding parameter. &#xA;&#xA;0 --&gt; 6&#xA;1 --&gt; 7&#xA;standard allows more possibilities, but we are ok with only two possibilities." resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="LOAD_TEMPORAL_PREDICTORS" rwaccess="RW" range="" description="" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="TPP_REFERENCE_TYPE" rwaccess="RW" range="" description="Temporal Predictor Picture's Reference Type.&#xA;Used for selecting Spatial Scaling-1 type of the temporal predictor.&#xA;&quot;Type of TPP 2 Type of TPP's reference&quot;&#xA;&#xA;00 : Frame2Frame&#xA;01 : Top2Bottom&#xA;10 : Bottom2Top&#xA;11 :  SameParityField" resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="PAD_HEIGHT" rwaccess="RW" range="" description="In multiples of 4 pixels.&#xA;&#xA;Number of vertical padded pixels (top as well as bottom, each) = 4 * pad_height" resetval="0" end="6" begin="10" width="5"/>
        <bitfield id="PROFILE" rwaccess="RW" range="" description="00 : base&#xA;01 : simple&#xA;10 : high" resetval="0" end="18" begin="19" width="2"/>
    </register>
    <register id="__ALL___CF_CTRL_REG1" description="" width="32" offset="0x2104" page="0" acronym="__ALL___CF_CTRL_REG1">
        <bitfield id="LAMBDA_SATD" rwaccess="RW" range="" description="separate lambda values for sad and satd are provided. icont may do following calcualtions to calculate these : &#xA;&#xA;lambdaSearchQ2 = qScaleQ4 * LAMBDA_SEARCH_MULT &gt;&gt; (LAMBDA_SEARCH_SHIFT+2);&#xA;LAMBDA_SEARCH_SHIFT is a constant = 6&#xA;&#xA;qScaleQ4 is a 12 bit input from IPE. Hence, lambdaSearchQ2 is a 12 bit number, which is clipped to 8 bits and used." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="SUBTILE_TYPE" rwaccess="RW" range="" description="0 : sub tile width is 4&#xA;1 : sub tile width is 8&#xA;&#xA;" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="Resered2" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="LAMBDA_SAD" rwaccess="RW" range="" description="" resetval="0" end="0" begin="7" width="8"/>
    </register>
    <register id="__ALL___CF_CTRL_REG2" description="" width="32" offset="0x2108" page="0" acronym="__ALL___CF_CTRL_REG2">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="20" begin="31" width="12"/>
        <bitfield id="SKIP_THRESHOLD_SAD" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="SKIP_THRESHOLD_SATD" rwaccess="RW" range="" description="iCONT may do following calculations to calculate these : &#xA;&#xA;lambdaSkip = qScaleQ4 * LAMBDA_SKIP_MULT &gt;&gt; (LAMBDA_SEARCH_SHIFT+4);&#xA;LAMBDA_SKIP_SHIFT is a constant = 6&#xA;&#xA;SKIP_THRESHOLD_MIN was set to 32 in IVAHD1.0 software on iCONT&#xA;&#xA;SkipThreshold = max(LambdaSkip, SKIP_THRESHOLD_MIN)&#xA;" resetval="0" end="10" begin="19" width="10"/>
    </register>
    <register id="__ALL___CF_CTRL_REG3" description="" width="32" offset="0x210C" page="0" acronym="__ALL___CF_CTRL_REG3">
        <bitfield id="FRAME_WIDTH" rwaccess="RW" range="" description="width of the current frame as well as each reference frame in pixel units" resetval="0" end="14" begin="27" width="14"/>
        <bitfield id="FRAME_HEIGHT" rwaccess="RW" range="" description="height of the current frame as well as each reference frame in pixel units" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
    </register>
    <register id="__ALL___CF_CTRL_REG4" description="" width="32" offset="0x2110" page="0" acronym="__ALL___CF_CTRL_REG4">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
        <bitfield id="L10_REFERENCE_TYPE" rwaccess="RW" range="" description="0 : Field&#xA;1 : Frame&#xA;Used to access necessary zflags." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="FRAME_CODING_TYPE" rwaccess="RW" range="" description="0 : P frame&#xA;1 : B frame" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ADD_EXTRA_ROWS_FOR_REWIND" rwaccess="RW" range="" description="0 : don’t add extra rows rewind (this is done when there is no rewind in the use case)&#xA;1 : when rewind is required, add extra  rows in follwing data structures in SL2 :&#xA;     1. temporal predictor and top spatial predictor growing windows &#xA;     2. zflag input and output&#xA;     3. temporal predictor output&#xA;Note that this parameter does not affect the reference growing window. In this case, the extra region to take care of rewind is explicitly defined through different parameters. eg. when growing_window_method = 0, the GW_TOTAL_HEIGHT parameter can be adjusted to add 16 additional rows of pixels in the growing window. when growing_window_method = 1, GW_METH1_NUM_FETCHES_PER_ROW parameter can be adjusted to take care of rewind." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="FRAME_TYPE" rwaccess="RW" range="" description="00 : frame (progressive)&#xA;01 : pure interlaced&#xA;10 : PICAFF frame&#xA;11 : PICAFF field" resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="L10_REFERENCE_IS_SHORT_TERM" rwaccess="RW" range="" description="" resetval="0" end="4" begin="4" width="1"/>
    </register>
    <register id="__ALL___GW_PARAMS" description="" width="32" offset="0x2114" page="0" acronym="__ALL___GW_PARAMS">
        <bitfield id="gw_max_bytes_per_transfer" rwaccess="RW" range="" description="" resetval="0" end="9" begin="18" width="10"/>
        <bitfield id="gw_max_bytes_per_transfer_row1" rwaccess="RW" range="" description="2) 3) and 4) added due to gw RTL implementation, where we split the growing window transfers into smalled sizes based on gw_max_bytes_* params.&#xA;1) is because I wanted to avoid one division operation. This can be calculated and programmed by iCONT instead of we doing it in hardware.&#xA;&#xA;" resetval="0" end="19" begin="28" width="10"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="normal_chunk_size" rwaccess="RW" range="" description="" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="enable_size_wise_gw_split" rwaccess="RW" range="" description="" resetval="0" end="8" begin="8" width="1"/>
    </register>
    <register id="__ALL___SRCH_WINDOW_FILL_PARAMS" description="" width="32" offset="0x2118" page="0" acronym="__ALL___SRCH_WINDOW_FILL_PARAMS">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="7" begin="31" width="25"/>
        <bitfield id="GROWING_WINDOW_METHOD" rwaccess="RW" range="" description="0 : growing window has extra rows of reference pixels to store data fetched by dma for future macro-block row.&#xA;1 : growing window does not have extra rows. Instead, current row fetch is broken into multiple fetches." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="GW_METH1_NUM_FETCHES_PER_ROW" rwaccess="RW" range="" description="Indicates, how many sets a gw row fetch is broken into, if the growing window method is of type1.&#xA;If the ME rewind needs to be supported, this should be 4. Otherwise, this should be 3.&#xA;&#xA;0 : 3&#xA;1 : 4" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="CEIL_1ST_GW_FETCH_BOTTOM_TO_16N" rwaccess="RW" range="" description="This is an optional parameter to improve DDR efficiency by reducing number of page faults. To use this feature, the growing window height should be increased to include appropriate number of extra rows." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="SW_SLIDE_RIGHT" rwaccess="RW" range="" description="Indicates the width of incremental sliding window fetches from DDR, in number of macro-blocks." resetval="0" end="3" begin="6" width="4"/>
    </register>
    <register id="__ALL___DDR_STRIDE" description="" width="32" offset="0x211C" page="0" acronym="__ALL___DDR_STRIDE">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="DDRSTRIDE" rwaccess="RW" range="" description="Width of the container in the TILER space. &#xA;This parameter is used to calculate physical DDR address.&#xA;Physical DDR address = x + DDR_stride * y.&#xA;&#xA;The logical view of the container has multiple frames mapped in 2D fashion. The container width is combined width of all the frames mapped horizontal to each other (+ may be some empty space at the end in x direction).&#xA;&#xA;I guess this parameter will be useful only for the frame/field data in DDR. The linear data will be mapped in non-tiled fashion and will not use this parameter." resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DDR_ADR_COLOCZFLAG_OUT" description="" width="32" offset="0x2120" page="0" acronym="__ALL___DDR_ADR_COLOCZFLAG_OUT">
        <bitfield id="DDR_ADR_COLOCZFLAG_OUT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SL2_ADR_COLOCZFLAG_OUT" description="" width="32" offset="0x2124" page="0" acronym="__ALL___SL2_ADR_COLOCZFLAG_OUT">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_COLOCZFLAG_OUT" rwaccess="RW" range="" description="address where colocated zero flags are written to sl2 before writing to ddr.&#xA;The size of the buffer is fixed as a ping pong buffer. The width of the ping and pong buffers is equal to the number of MBs per row * 4 bits per MB  -- ceiled to 128 bit boundary." resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___DDR_ADR_COLOCZFLAG_IN" description="" width="32" offset="0x2128" page="0" acronym="__ALL___DDR_ADR_COLOCZFLAG_IN">
        <bitfield id="DDR_ADR_COLOCZFLAG_IN" rwaccess="RW" range="" description="A frame can be both generator and consumer of co-located zero flags in case of hierarchical B frame sequence" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SL2_PARAMS_COLOCZFLAG_IN" description="" width="32" offset="0x212C" page="0" acronym="__ALL___SL2_PARAMS_COLOCZFLAG_IN">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="SL2_CBSZ_COLOCZFLAG_IN" rwaccess="RW" range="" description="size of circular buffer for zflag input in terms of number of MB-rows.&#xA;Note that the size of one MB row depends upon number of MBs in a row, with 4 bits per MB.&#xA;The size of one MB row is ceiled to 128 bit boundary.&#xA;Usually, a ping pong buffer is sufficient, so the size of the circular buffer is 2. However, in case of PicAFF when current field has a frame as L1[0] reference, the size of 4 is required.&#xA;&#xA;However, we dont support this case since its applicable in direct_8x8_inference flag = 0 case, which is not supported." resetval="0" end="23" begin="25" width="3"/>
        <bitfield id="SL2_ADR_COLOCZFLAG_IN" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___DDR_ADR_TP_OUT" description="" width="32" offset="0x2130" page="0" acronym="__ALL___DDR_ADR_TP_OUT">
        <bitfield id="DDR_ADR_TP_OUT" rwaccess="RW" range="" description="These mvs may be used as temporal predictors by future frames. (Typically L0[0] or L1[0] best subpel 16x16 mvs are used for this purpose.)" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DDR_ADR_TP_IN" description="" width="32" offset="0x2134" page="0" acronym="__ALL___DDR_ADR_TP_IN">
        <bitfield id="DDR_ADR_TP_IN" rwaccess="RW" range="" description="temporal predictors are nothing but motion vectors (typically L0[0] or L1[0] best 16x16 mvs (may not be final mvs)) of one of the previously encoded frames. This may or may not be one of the reference frames of the current frame." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SL2_PARAMS_TP_GW" description="" width="32" offset="0x2138" page="0" acronym="__ALL___SL2_PARAMS_TP_GW">
        <bitfield id="SL2_ADR_TP_GW" rwaccess="RW" range="" description="SL2 address of temporal predictor growing window. Only one co-located predictor mv growing window is constructed even if there are multiple reference frames for current frame and multiple reference frames for the chosen temporal neighbor reference frame…&#xA;&#xA;The temporal predictor growing window maintains one extra row in SL2 to fill temporal predictors needed for the next MB row. So total number of rows = Num_Top_Rows_TP_GW + Num_Bottom_Rows_TP_GW +1" resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
        <bitfield id="NUM_BOTTOM_ROWS_TP_GW" rwaccess="RW" range="" description="0 : no rows immediately below co-located row&#xA;1 : row immediately below co-located row&#xA;2 : two rows immediately below co-located row" resetval="0" end="23" begin="24" width="2"/>
        <bitfield id="NUM_TOP_ROWS_TP_GW" rwaccess="RW" range="" description="0 : only co-located row&#xA;1 : co-located and just one above row&#xA;2 : co-located and 2 above rows" resetval="0" end="25" begin="26" width="2"/>
    </register>
    <register id="__ALL___SL2_ADR_TOP_MVP_INFO" description="" width="32" offset="0x2140" page="0" acronym="__ALL___SL2_ADR_TOP_MVP_INFO">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_TOP_MVP_INFO" rwaccess="RW" range="" description="" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___MVCOST_TABLE_REG0" description="" width="32" offset="0x2144" page="0" acronym="__ALL___MVCOST_TABLE_REG0">
        <bitfield id="RESERVED" rwaccess="R" range="" description="The data as described above is packed into 4 32 bit registers." resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="MVCOST_TABLE_ROW0" rwaccess="RW" range="" description="First 5 entries (0 to 4); 6 bit each" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="MVCOST_TABLE_ROW3" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="MVCOST_TABLE_ROW4" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="MVCOST_TABLE_ROW1" rwaccess="RW" range="" description="" resetval="0" end="18" begin="23" width="6"/>
        <bitfield id="MVCOST_TABLE_ROW2" rwaccess="RW" range="" description="" resetval="0" end="12" begin="17" width="6"/>
    </register>
    <register id="__ALL___MVCOST_TABLE_REG1" description="" width="32" offset="0x2148" page="0" acronym="__ALL___MVCOST_TABLE_REG1">
        <bitfield id="MVCOST_TABLE_ROW9" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="MVCOST_TABLE_ROW7" rwaccess="RW" range="" description="" resetval="0" end="12" begin="17" width="6"/>
        <bitfield id="MVCOST_TABLE_ROW8" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="MVCOST_TABLE_ROW6" rwaccess="RW" range="" description="" resetval="0" end="18" begin="23" width="6"/>
        <bitfield id="MVCOST_TABLE_ROW5" rwaccess="RW" range="" description="entries 5 to 9; 6 bit each" resetval="0" end="24" begin="29" width="6"/>
    </register>
    <register id="__ALL___MVCOST_TABLE_REG2" description="" width="32" offset="0x214C" page="0" acronym="__ALL___MVCOST_TABLE_REG2">
        <bitfield id="MVCOST_TABLE_ROW12" rwaccess="RW" range="" description="" resetval="0" end="12" begin="17" width="6"/>
        <bitfield id="MVCOST_TABLE_ROW10" rwaccess="RW" range="" description="entries 10 to 14; 6 bit each" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="MVCOST_TABLE_ROW14" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="MVCOST_TABLE_ROW13" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="MVCOST_TABLE_ROW11" rwaccess="RW" range="" description="" resetval="0" end="18" begin="23" width="6"/>
    </register>
    <register id="__ALL___MVCOST_TABLE_REG3" description="" width="32" offset="0x2150" page="0" acronym="__ALL___MVCOST_TABLE_REG3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="MVCOST_TABLE_ROW15" rwaccess="RW" range="" description="entries 15 and 16" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="MVCOST_TABLE_ROW16" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
    </register>
    <register id="__ALL___REFIDXCOST_TABLE" description="" width="32" offset="0x2154" page="0" acronym="__ALL___REFIDXCOST_TABLE">
        <bitfield id="REFIDXCOST_TABLE_ROW5" rwaccess="RW" range="" description="" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="REFIDXCOST_TABLE_ROW2" rwaccess="RW" range="" description="" resetval="0" end="12" begin="15" width="4"/>
        <bitfield id="REFIDXCOST_TABLE_ROW1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="19" width="4"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="REFIDXCOST_TABLE_ROW3" rwaccess="RW" range="" description="" resetval="0" end="8" begin="11" width="4"/>
        <bitfield id="REFIDXCOST_TABLE_ROW0" rwaccess="RW" range="" description="" resetval="0" end="20" begin="23" width="4"/>
        <bitfield id="REFIDXCOST_TABLE_ROW4" rwaccess="RW" range="" description="" resetval="0" end="4" begin="7" width="4"/>
    </register>
    <register id="__ALL___MVTYPE_REG0" description="" width="32" offset="0x2158" page="0" acronym="__ALL___MVTYPE_REG0">
        <bitfield id="MVTYPTE_REG0" rwaccess="RW" range="" description="16 4 bit entries that define the types of motion vectors being searched. Spread across two registers." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MVTYPE_REG1" description="" width="32" offset="0x215C" page="0" acronym="__ALL___MVTYPE_REG1">
        <bitfield id="MVTYPTE_REG1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SL2_ADR_FORCEINTRA" description="" width="32" offset="0x2160" page="0" acronym="__ALL___SL2_ADR_FORCEINTRA">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_FORCEINTRA" rwaccess="RW" range="" description="Address of the forceintra plane" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___RC_PARAMS_0" description="" width="32" offset="0x2164" page="0" acronym="__ALL___RC_PARAMS_0">
        <bitfield id="RC_QSMAXIPIC" rwaccess="RW" range="" description="same as above" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="Reserved" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="RC_QSMINIPIC" rwaccess="RW" range="" description="used for rate control capQsMinMax function. This function caps the Qs between min and max Qs values. Max and min Qs values are selected either from I frame or P/B frame based on scene change detection output" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___RC_PARAMS_1" description="" width="32" offset="0x2168" page="0" acronym="__ALL___RC_PARAMS_1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="RC_QSMAXCURPIC" rwaccess="RW" range="" description="same as above" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="RC_QSMINCURPIC" rwaccess="RW" range="" description="same as above" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___RC_PARAMS_2" description="" width="32" offset="0x216C" page="0" acronym="__ALL___RC_PARAMS_2">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="RC_NUMINTRAMBSSCALER" rwaccess="RW" range="" description="two bit number used to scale number of intra MBs. This is to adjust percentage of intra vs inter MBs for scene change detection." resetval="0" end="23" begin="24" width="2"/>
        <bitfield id="EN_INTRAMB_QSIMPROVEMENT" rwaccess="RW" range="" description="if '1', improvement is enabled. This improvement is applied only for intra MBs. So, done after mode decision." resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="RC_NUMINTERMBSSCALER" rwaccess="RW" range="" description="two bit number used to scale number of inter MBs. This is to adjust percentage of intra vs inter MBs for scene change detection." resetval="0" end="25" begin="26" width="2"/>
        <bitfield id="RC_INTRA_COST_THRESHOLD" rwaccess="RW" range="" description="threshold used in deciding whether to update Qp for intra macro-blocks using addDelta2Quant function" resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="EN_CAPQSMINMAX" rwaccess="RW" range="" description="If '1', improvement is enabled. This improvement is always applied irrespective of mode, when enabled." resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="MINUSRCIQPBOOST" rwaccess="RW" range="" description="Qp delta used by MB level rate control by iME for intra MBs. 5 bit signed number." resetval="0" end="18" begin="22" width="5"/>
        <bitfield id="EN_STATICMB_QSIMPROVEMENT" rwaccess="RW" range="" description="used for enabling Qp improvement based on staticMB decision. This is applied to both intra and inter macro-blocks. The idea is to reduce Qp for static macro-blocks. If '1', improvement is enabled." resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="EN_SCENECHANGEDETECTION" rwaccess="RW" range="" description="if '1', scene change detection logic is enabled for this frame." resetval="0" end="27" begin="27" width="1"/>
    </register>
    <register id="__ALL___ROI_MV_SUM_NOT_SOA" description="" width="32" offset="0x2170" page="0" acronym="__ALL___ROI_MV_SUM_NOT_SOA">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="ROI_MV_SUM_NOT_SOA" rwaccess="RW" range="" description="if ROI_MV_SUM_NOT_SOA[i] == '1' &#xA;    sum of motion vector components is accumulated&#xA;else&#xA;   sum of absolute of motion vector components is accumulated" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MAX_ME2MC_PIPE_DELAY" description="" width="32" offset="0x2174" page="0" acronym="__ALL___MAX_ME2MC_PIPE_DELAY">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
        <bitfield id="max_ME2MC_pipe_delay" rwaccess="RW" range="" description="Required for Growing Window VIM logic" resetval="0" end="0" begin="5" width="6"/>
    </register>
    <register id="__ALL___LOOP_EXIT_ENABLE" description="" width="32" offset="0x2178" page="0" acronym="__ALL___LOOP_EXIT_ENABLE">
        <bitfield id="Enable_EOS_processing" rwaccess="RW" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="Enable_EOR_processing" rwaccess="RW" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Enable_GW_nMB_processing" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___GID1" description="" width="32" offset="0x217C" page="0" acronym="__ALL___GID1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="GW_GID" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="HWOD_PART7_GID" rwaccess="RW" range="" description="" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="HWOD_BASE_GID" rwaccess="RW" range="" description="" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="RESERVED1" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="RESERVED2" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="HWOD_PART7_GID_BOT" rwaccess="RW" range="" description="" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="RESERVED3" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___GID2" description="" width="32" offset="0x2180" page="0" acronym="__ALL___GID2">
        <bitfield id="TP_Z_WR_GID" rwaccess="RW" range="" description="" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="TPRD_GID" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="ZRD_GID" rwaccess="RW" range="" description="" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="RESERVED1" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="RESERVED2" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___GID3" description="" width="32" offset="0x2184" page="0" acronym="__ALL___GID3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="SVC_MVINFO_GID" rwaccess="RW" range="" description="" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="SVC_RSCS_GID" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="RESERVED1" rwaccess="R" range="" description="" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___BBOX_MARGIN" description="" width="32" offset="0x2188" page="0" acronym="__ALL___BBOX_MARGIN">
        <bitfield id="BBOX_MARGIN_Y" rwaccess="RW" range="" description="(in 4 pixel units)&#xA;&#xA;" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="BBOX_MARGIN_X" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___BBOX_PRED_THRESHOLD" description="" width="32" offset="0x218C" page="0" acronym="__ALL___BBOX_PRED_THRESHOLD">
        <bitfield id="BBOX_PRED_THRESHOLD" rwaccess="RW" range="" description="Threshold against the area metric calculated for checking erratic predictors is compared. If the area is larger than the threshold, the predictor is considered as erratic and is eliminated from the BBox." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___BBOX_PRED_MARGIN" description="" width="32" offset="0x2190" page="0" acronym="__ALL___BBOX_PRED_MARGIN">
        <bitfield id="BBOX_PRED_MARGIN_X" rwaccess="RW" range="" description="X margin used in area metric calculation for erratic predictors" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="BBOX_PRED_MARGIN_Y" rwaccess="RW" range="" description="Y margin used in area metric calculation for erratic predictors" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___NUM_HWOD_LOOK_AHEAD" description="" width="32" offset="0x2194" page="0" acronym="__ALL___NUM_HWOD_LOOK_AHEAD">
        <bitfield id="Num_hwod_look_ahead" rwaccess="RW" range="" description="Valid values : 1 to 16" resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
    </register>
    <register id="__ALL___RF_CTRL_REG0_RFPB0" description="" width="32" offset="0x2200" page="0" acronym="__ALL___RF_CTRL_REG0_RFPB0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="store top spatial predictors from this reference frame to DDR to be used as temporal predictors by future frames. (Typically this reference frame would be L0[0] or L1[0] reference.)&#xA;&#xA;0 : do not store the mvs of this reference frame to DDR&#xA;1 : store top spatial predictors from this reference to DDR. DDR address is given in the CFPB.&#xA;&#xA;Note that user can decide which reference frame mv is stored to DDR. However, since the iCONT populates the temporal distance parameters, iCONT and T16 programs need to be in sync.&#xA;&#xA;Only one of the reference frames can be chosen for storing temporal predictors. So, this flag should be '1' only in one of the RFPBs at the most." resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="LUMA_SEARCH_WINDOW_TYPE" rwaccess="RW" range="" description="search window type of the luma (chroma search window when used - MC may use it - , is always a growing window)&#xA;&#xA;0 : growing window&#xA;1 : hybrid window" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="TSPGW_HEIGHT" rwaccess="RW" range="" description="0 : one single top-row is maintained&#xA;1 : two top rows are maintained" resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="RFPB_VALID" rwaccess="RW" range="" description="0 : RFPB is not valid&#xA;1 : RFPB is valid" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="REFERENCE_TYPE" rwaccess="RW" range="" description="Indicates the current frame type and reference frame type combination. This is required for appropriate temporal predictor spatial scaling-2.&#xA;&quot;Type of Current Frame 2 Type of Reference Frame&quot;&#xA;&#xA;00 : Frame2Frame&#xA;01 : Top2Bottom&#xA;10 : Bottom2Top&#xA;11 : SameParityField" resetval="0" end="25" begin="26" width="2"/>
        <bitfield id="USE_FOR_MVSTAT" rwaccess="RW" range="" description="Use this reference frame for mv stat collection required for gmv related and absolute mv sum statistics.&#xA;It is software responsibility that this flag is enabled for only one of the reference frames.&#xA;&#xA;Only one of the reference frames can be chosen for statistics collection." resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="REFINDEX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFINDEX_MBLevel_WP" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="TD_CF2RF" rwaccess="RW" range="" description="&#xA;This distance is used for motion vector scaling.&#xA;&#xA;In case of long term reference, the distance can be really long.  How do we support this? May be we shouldnt be scaling mvs in this case as long term reference is useful for static regions... may be adding a flag to disable scaling of mvs will help??" resetval="0" end="12" begin="19" width="8"/>
        <bitfield id="DIRECTION" rwaccess="RW" range="" description="" resetval="0" end="21" begin="21" width="1"/>
    </register>
    <register id="__ALL___WP_PARAMS_RFPB0" description="" width="32" offset="0x2204" page="0" acronym="__ALL___WP_PARAMS_RFPB0">
        <bitfield id="WP_OFFSET" rwaccess="RW" range="" description="8 bit signed constant" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="WP_WGT" rwaccess="RW" range="" description="9 bit signed constant" resetval="0" end="8" begin="16" width="9"/>
    </register>
    <register id="__ALL___WP_PARAMS_MBLevel_WP_RFPB0" description="" width="32" offset="0x2208" page="0" acronym="__ALL___WP_PARAMS_MBLevel_WP_RFPB0">
        <bitfield id="WP_OFFSET" rwaccess="RW" range="" description="8 bit signed constant" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="WP_WGT" rwaccess="RW" range="" description="9 bit signed constant" resetval="0" end="8" begin="16" width="9"/>
    </register>
    <register id="__ALL___SL2_ADR_TSP_GW_RFPB0" description="" width="32" offset="0x220C" page="0" acronym="__ALL___SL2_ADR_TSP_GW_RFPB0">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_TSP_GW" rwaccess="RW" range="" description="sl2 address for top MB-row predictor gw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SW_DIMENSION_RFPB0" description="" width="32" offset="0x2210" page="0" acronym="__ALL___SW_DIMENSION_RFPB0">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SW_HEIGHT" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SW_TOTAL_WIDTH" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___GW_DIMENSION_RFPB0" description="" width="32" offset="0x2214" page="0" acronym="__ALL___GW_DIMENSION_RFPB0">
        <bitfield id="GW_WIDTH" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="GW_TOTAL_HEIGHT" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_RFPB0" description="" width="32" offset="0x2218" page="0" acronym="__ALL___SEARCH_RANGE_RFPB0">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="HSR" rwaccess="RW" range="" description="Horizontal Search Range.&#xA;note that horizontal search range cannot be only derived from the sliding window width, as the sliding window width also contains extra space to take care of the pipeline delay from ME to the last user of the reference data (usually MC). Also for rewind.&#xA;&#xA;For 8k resolution, 11 bits are required to represent frame width/height in multiples of 4. (search range has to be multiple of 4). probably this is an overkill though, since +/-8k search range will never be valid. Also, there will be system limitations with having such a large search range." resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="VSR" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___GMV_RFPB0" description="" width="32" offset="0x221C" page="0" acronym="__ALL___GMV_RFPB0">
        <bitfield id="GMV" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DDR_ADR_LUMA_RFPB0" description="" width="32" offset="0x2220" page="0" acronym="__ALL___DDR_ADR_LUMA_RFPB0">
        <bitfield id="DDR_ADR_LUMA" rwaccess="RW" range="" description="DDR address of the frame (luma)" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SL2_ADR_LUMA_GW_RFPB0" description="" width="32" offset="0x2224" page="0" acronym="__ALL___SL2_ADR_LUMA_GW_RFPB0">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_LUMA_GW" rwaccess="RW" range="" description="sl2 address for luma gw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_ADR_TSW_RFPB0" description="" width="32" offset="0x2228" page="0" acronym="__ALL___SL2_ADR_TSW_RFPB0">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_TSW" rwaccess="RW" range="" description="sl2 address for upper sw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_ADR_BSW_RFPB0" description="" width="32" offset="0x222C" page="0" acronym="__ALL___SL2_ADR_BSW_RFPB0">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_BSW" rwaccess="RW" range="" description="sl2 address for lower sw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___GMV_INT_RFPB0" description="" width="32" offset="0x2230" page="0" acronym="__ALL___GMV_INT_RFPB0">
        <bitfield id="GMV" rwaccess="RW" range="" description="Original GMV" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___HWOD_ROW_OFFSET_RFPB0" description="Programmed by software at start of frame to :&#xD;&#xA;&#xD;&#xA;frame_width_to_fetch % sw_total_width&#xD;&#xA;See spec for details about frame_width_to_fetch." width="32" offset="0x2234" page="0" acronym="__ALL___HWOD_ROW_OFFSET_RFPB0">
offset="0x2100"
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___SW_FRM_OFFSET_X_RFPB0" description="Signed number.&#xD;&#xA;&#xD;&#xA;At start of frame, it is programmed by software to :&#xD;&#xA;&#xD;&#xA;-max_val((gmv_x -hsr),0)" width="32" offset="0x2238" page="0" acronym="__ALL___SW_FRM_OFFSET_X_RFPB0">
offset="0x2100"
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___TP_TSCALE_RFPB0" description="" width="32" offset="0x223C" page="0" acronym="__ALL___TP_TSCALE_RFPB0">
        <bitfield id="TP_TSCALE" rwaccess="RW" range="" description="This scale factor is used for temporal scaling of temporal predictor motion vectors." resetval="0" end="0" begin="23" width="24"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___RF_CTRL_REG0_RFPB1" description="" width="32" offset="0x2280" page="0" acronym="__ALL___RF_CTRL_REG0_RFPB1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="store top spatial predictors from this reference frame to DDR to be used as temporal predictors by future frames. (Typically this reference frame would be L0[0] or L1[0] reference.)&#xA;&#xA;0 : do not store the mvs of this reference frame to DDR&#xA;1 : store top spatial predictors from this reference to DDR. DDR address is given in the CFPB.&#xA;&#xA;Note that user can decide which reference frame mv is stored to DDR. However, since the iCONT populates the temporal distance parameters, iCONT and T16 programs need to be in sync.&#xA;&#xA;Only one of the reference frames can be chosen for storing temporal predictors. So, this flag should be '1' only in one of the RFPBs at the most." resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="LUMA_SEARCH_WINDOW_TYPE" rwaccess="RW" range="" description="search window type of the luma (chroma search window when used - MC may use it - , is always a growing window)&#xA;&#xA;0 : growing window&#xA;1 : hybrid window" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="TSPGW_HEIGHT" rwaccess="RW" range="" description="0 : one single top-row is maintained&#xA;1 : two top rows are maintained" resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="RFPB_VALID" rwaccess="RW" range="" description="0 : RFPB is not valid&#xA;1 : RFPB is valid" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="REFERENCE_TYPE" rwaccess="RW" range="" description="Indicates the current frame type and reference frame type combination. This is required for appropriate temporal predictor spatial scaling-2.&#xA;&quot;Type of Current Frame 2 Type of Reference Frame&quot;&#xA;&#xA;00 : Frame2Frame&#xA;01 : Top2Bottom&#xA;10 : Bottom2Top&#xA;11 : SameParityField" resetval="0" end="25" begin="26" width="2"/>
        <bitfield id="USE_FOR_MVSTAT" rwaccess="RW" range="" description="Use this reference frame for mv stat collection required for gmv related and absolute mv sum statistics.&#xA;It is software responsibility that this flag is enabled for only one of the reference frames.&#xA;&#xA;Only one of the reference frames can be chosen for statistics collection." resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="REFINDEX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFINDEX_MBLevel_WP" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="TD_CF2RF" rwaccess="RW" range="" description="&#xA;This distance is used for motion vector scaling.&#xA;&#xA;In case of long term reference, the distance can be really long.  How do we support this? May be we shouldnt be scaling mvs in this case as long term reference is useful for static regions... may be adding a flag to disable scaling of mvs will help??" resetval="0" end="12" begin="19" width="8"/>
        <bitfield id="DIRECTION" rwaccess="RW" range="" description="" resetval="0" end="21" begin="21" width="1"/>
    </register>
    <register id="__ALL___WP_PARAMS_RFPB1" description="" width="32" offset="0x2284" page="0" acronym="__ALL___WP_PARAMS_RFPB1">
        <bitfield id="WP_OFFSET" rwaccess="RW" range="" description="8 bit signed constant" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="WP_WGT" rwaccess="RW" range="" description="9 bit signed constant" resetval="0" end="8" begin="16" width="9"/>
    </register>
    <register id="__ALL___WP_PARAMS_MBLevel_WP_RFPB1" description="" width="32" offset="0x2288" page="0" acronym="__ALL___WP_PARAMS_MBLevel_WP_RFPB1">
        <bitfield id="WP_OFFSET" rwaccess="RW" range="" description="8 bit signed constant" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="WP_WGT" rwaccess="RW" range="" description="9 bit signed constant" resetval="0" end="8" begin="16" width="9"/>
    </register>
    <register id="__ALL___SL2_ADR_TSP_GW_RFPB1" description="" width="32" offset="0x228C" page="0" acronym="__ALL___SL2_ADR_TSP_GW_RFPB1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_TSP_GW" rwaccess="RW" range="" description="sl2 address for top MB-row predictor gw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SW_DIMENSION_RFPB1" description="" width="32" offset="0x2290" page="0" acronym="__ALL___SW_DIMENSION_RFPB1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SW_HEIGHT" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SW_TOTAL_WIDTH" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___GW_DIMENSION_RFPB1" description="" width="32" offset="0x2294" page="0" acronym="__ALL___GW_DIMENSION_RFPB1">
        <bitfield id="GW_WIDTH" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="GW_TOTAL_HEIGHT" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_RFPB1" description="" width="32" offset="0x2298" page="0" acronym="__ALL___SEARCH_RANGE_RFPB1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="HSR" rwaccess="RW" range="" description="Horizontal Search Range.&#xA;note that horizontal search range cannot be only derived from the sliding window width, as the sliding window width also contains extra space to take care of the pipeline delay from ME to the last user of the reference data (usually MC). Also for rewind.&#xA;&#xA;For 8k resolution, 11 bits are required to represent frame width/height in multiples of 4. (search range has to be multiple of 4). probably this is an overkill though, since +/-8k search range will never be valid. Also, there will be system limitations with having such a large search range." resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="VSR" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___GMV_RFPB1" description="" width="32" offset="0x229C" page="0" acronym="__ALL___GMV_RFPB1">
        <bitfield id="GMV" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DDR_ADR_LUMA_RFPB1" description="" width="32" offset="0x22A0" page="0" acronym="__ALL___DDR_ADR_LUMA_RFPB1">
        <bitfield id="DDR_ADR_LUMA" rwaccess="RW" range="" description="DDR address of the frame (luma)" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SL2_ADR_LUMA_GW_RFPB1" description="" width="32" offset="0x22A4" page="0" acronym="__ALL___SL2_ADR_LUMA_GW_RFPB1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_LUMA_GW" rwaccess="RW" range="" description="sl2 address for luma gw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_ADR_TSW_RFPB1" description="" width="32" offset="0x22A8" page="0" acronym="__ALL___SL2_ADR_TSW_RFPB1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_TSW" rwaccess="RW" range="" description="sl2 address for upper sw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_ADR_BSW_RFPB1" description="" width="32" offset="0x22AC" page="0" acronym="__ALL___SL2_ADR_BSW_RFPB1">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_BSW" rwaccess="RW" range="" description="sl2 address for lower sw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___GMV_INT_RFPB1" description="" width="32" offset="0x22B0" page="0" acronym="__ALL___GMV_INT_RFPB1">
        <bitfield id="GMV" rwaccess="RW" range="" description="Original GMV" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___TP_TSCALE_RFPB1" description="" width="32" offset="0x22BC" page="0" acronym="__ALL___TP_TSCALE_RFPB1">
        <bitfield id="TP_TSCALE" rwaccess="RW" range="" description="This scale factor is used for temporal scaling of temporal predictor motion vectors." resetval="0" end="0" begin="23" width="24"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___RF_CTRL_REG0_RFPB2" description="" width="32" offset="0x2300" page="0" acronym="__ALL___RF_CTRL_REG0_RFPB2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="store top spatial predictors from this reference frame to DDR to be used as temporal predictors by future frames. (Typically this reference frame would be L0[0] or L1[0] reference.)&#xA;&#xA;0 : do not store the mvs of this reference frame to DDR&#xA;1 : store top spatial predictors from this reference to DDR. DDR address is given in the CFPB.&#xA;&#xA;Note that user can decide which reference frame mv is stored to DDR. However, since the iCONT populates the temporal distance parameters, iCONT and T16 programs need to be in sync.&#xA;&#xA;Only one of the reference frames can be chosen for storing temporal predictors. So, this flag should be '1' only in one of the RFPBs at the most." resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="LUMA_SEARCH_WINDOW_TYPE" rwaccess="RW" range="" description="search window type of the luma (chroma search window when used - MC may use it - , is always a growing window)&#xA;&#xA;0 : growing window&#xA;1 : hybrid window" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="TSPGW_HEIGHT" rwaccess="RW" range="" description="0 : one single top-row is maintained&#xA;1 : two top rows are maintained" resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="RFPB_VALID" rwaccess="RW" range="" description="0 : RFPB is not valid&#xA;1 : RFPB is valid" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="REFERENCE_TYPE" rwaccess="RW" range="" description="Indicates the current frame type and reference frame type combination. This is required for appropriate temporal predictor spatial scaling-2.&#xA;&quot;Type of Current Frame 2 Type of Reference Frame&quot;&#xA;&#xA;00 : Frame2Frame&#xA;01 : Top2Bottom&#xA;10 : Bottom2Top&#xA;11 : SameParityField" resetval="0" end="25" begin="26" width="2"/>
        <bitfield id="USE_FOR_MVSTAT" rwaccess="RW" range="" description="Use this reference frame for mv stat collection required for gmv related and absolute mv sum statistics.&#xA;It is software responsibility that this flag is enabled for only one of the reference frames.&#xA;&#xA;Only one of the reference frames can be chosen for statistics collection." resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="REFINDEX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFINDEX_MBLevel_WP" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="TD_CF2RF" rwaccess="RW" range="" description="&#xA;This distance is used for motion vector scaling.&#xA;&#xA;In case of long term reference, the distance can be really long.  How do we support this? May be we shouldnt be scaling mvs in this case as long term reference is useful for static regions... may be adding a flag to disable scaling of mvs will help??" resetval="0" end="12" begin="19" width="8"/>
        <bitfield id="DIRECTION" rwaccess="RW" range="" description="" resetval="0" end="21" begin="21" width="1"/>
    </register>
    <register id="__ALL___WP_PARAMS_RFPB2" description="" width="32" offset="0x2304" page="0" acronym="__ALL___WP_PARAMS_RFPB2">
        <bitfield id="WP_OFFSET" rwaccess="RW" range="" description="8 bit signed constant" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="WP_WGT" rwaccess="RW" range="" description="9 bit signed constant" resetval="0" end="8" begin="16" width="9"/>
    </register>
    <register id="__ALL___WP_PARAMS_MBLevel_WP_RFPB2" description="" width="32" offset="0x2308" page="0" acronym="__ALL___WP_PARAMS_MBLevel_WP_RFPB2">
        <bitfield id="WP_OFFSET" rwaccess="RW" range="" description="8 bit signed constant" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="WP_WGT" rwaccess="RW" range="" description="9 bit signed constant" resetval="0" end="8" begin="16" width="9"/>
    </register>
    <register id="__ALL___SL2_ADR_TSP_GW_RFPB2" description="" width="32" offset="0x230C" page="0" acronym="__ALL___SL2_ADR_TSP_GW_RFPB2">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_TSP_GW" rwaccess="RW" range="" description="sl2 address for top MB-row predictor gw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SW_DIMENSION_RFPB2" description="" width="32" offset="0x2310" page="0" acronym="__ALL___SW_DIMENSION_RFPB2">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SW_HEIGHT" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SW_TOTAL_WIDTH" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___GW_DIMENSION_RFPB2" description="" width="32" offset="0x2314" page="0" acronym="__ALL___GW_DIMENSION_RFPB2">
        <bitfield id="GW_WIDTH" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="GW_TOTAL_HEIGHT" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_RFPB2" description="" width="32" offset="0x2318" page="0" acronym="__ALL___SEARCH_RANGE_RFPB2">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="HSR" rwaccess="RW" range="" description="Horizontal Search Range.&#xA;note that horizontal search range cannot be only derived from the sliding window width, as the sliding window width also contains extra space to take care of the pipeline delay from ME to the last user of the reference data (usually MC). Also for rewind.&#xA;&#xA;For 8k resolution, 11 bits are required to represent frame width/height in multiples of 4. (search range has to be multiple of 4). probably this is an overkill though, since +/-8k search range will never be valid. Also, there will be system limitations with having such a large search range." resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="VSR" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___GMV_RFPB2" description="" width="32" offset="0x231C" page="0" acronym="__ALL___GMV_RFPB2">
        <bitfield id="GMV" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DDR_ADR_LUMA_RFPB2" description="" width="32" offset="0x2320" page="0" acronym="__ALL___DDR_ADR_LUMA_RFPB2">
        <bitfield id="DDR_ADR_LUMA" rwaccess="RW" range="" description="DDR address of the frame (luma)" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SL2_ADR_LUMA_GW_RFPB2" description="" width="32" offset="0x2324" page="0" acronym="__ALL___SL2_ADR_LUMA_GW_RFPB2">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_LUMA_GW" rwaccess="RW" range="" description="sl2 address for luma gw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_ADR_TSW_RFPB2" description="" width="32" offset="0x2328" page="0" acronym="__ALL___SL2_ADR_TSW_RFPB2">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_TSW" rwaccess="RW" range="" description="sl2 address for upper sw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_ADR_BSW_RFPB2" description="" width="32" offset="0x232C" page="0" acronym="__ALL___SL2_ADR_BSW_RFPB2">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_BSW" rwaccess="RW" range="" description="sl2 address for lower sw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___GMV_INT_RFPB2" description="" width="32" offset="0x2330" page="0" acronym="__ALL___GMV_INT_RFPB2">
        <bitfield id="GMV" rwaccess="RW" range="" description="Original GMV" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___HWOD_ROW_OFFSET_RFPB2" description="Programmed by software at start of frame to :&#xD;&#xA;&#xD;&#xA;frame_width_to_fetch % sw_total_width&#xD;&#xA;See spec for details about frame_width_to_fetch." width="32" offset="0x2334" page="0" acronym="__ALL___HWOD_ROW_OFFSET_RFPB2">
offset="0x2100"
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___SW_FRM_OFFSET_X_RFPB2" description="Signed number.&#xD;&#xA;&#xD;&#xA;At start of frame, it is programmed by software to :&#xD;&#xA;&#xD;&#xA;-max_val((gmv_x -hsr),0)" width="32" offset="0x2338" page="0" acronym="__ALL___SW_FRM_OFFSET_X_RFPB2">
offset="0x2100"
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___TP_TSCALE_RFPB2" description="" width="32" offset="0x233C" page="0" acronym="__ALL___TP_TSCALE_RFPB2">
        <bitfield id="TP_TSCALE" rwaccess="RW" range="" description="This scale factor is used for temporal scaling of temporal predictor motion vectors." resetval="0" end="0" begin="23" width="24"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___RF_CTRL_REG0_RFPB3" description="" width="32" offset="0x2380" page="0" acronym="__ALL___RF_CTRL_REG0_RFPB3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="store top spatial predictors from this reference frame to DDR to be used as temporal predictors by future frames. (Typically this reference frame would be L0[0] or L1[0] reference.)&#xA;&#xA;0 : do not store the mvs of this reference frame to DDR&#xA;1 : store top spatial predictors from this reference to DDR. DDR address is given in the CFPB.&#xA;&#xA;Note that user can decide which reference frame mv is stored to DDR. However, since the iCONT populates the temporal distance parameters, iCONT and T16 programs need to be in sync.&#xA;&#xA;Only one of the reference frames can be chosen for storing temporal predictors. So, this flag should be '1' only in one of the RFPBs at the most." resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="LUMA_SEARCH_WINDOW_TYPE" rwaccess="RW" range="" description="search window type of the luma (chroma search window when used - MC may use it - , is always a growing window)&#xA;&#xA;0 : growing window&#xA;1 : hybrid window" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="TSPGW_HEIGHT" rwaccess="RW" range="" description="0 : one single top-row is maintained&#xA;1 : two top rows are maintained" resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="RFPB_VALID" rwaccess="RW" range="" description="0 : RFPB is not valid&#xA;1 : RFPB is valid" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="REFERENCE_TYPE" rwaccess="RW" range="" description="Indicates the current frame type and reference frame type combination. This is required for appropriate temporal predictor spatial scaling-2.&#xA;&quot;Type of Current Frame 2 Type of Reference Frame&quot;&#xA;&#xA;00 : Frame2Frame&#xA;01 : Top2Bottom&#xA;10 : Bottom2Top&#xA;11 : SameParityField" resetval="0" end="25" begin="26" width="2"/>
        <bitfield id="USE_FOR_MVSTAT" rwaccess="RW" range="" description="Use this reference frame for mv stat collection required for gmv related and absolute mv sum statistics.&#xA;It is software responsibility that this flag is enabled for only one of the reference frames.&#xA;&#xA;Only one of the reference frames can be chosen for statistics collection." resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="REFINDEX" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFINDEX_MBLevel_WP" rwaccess="RW" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="TD_CF2RF" rwaccess="RW" range="" description="&#xA;This distance is used for motion vector scaling.&#xA;&#xA;In case of long term reference, the distance can be really long.  How do we support this? May be we shouldnt be scaling mvs in this case as long term reference is useful for static regions... may be adding a flag to disable scaling of mvs will help??" resetval="0" end="12" begin="19" width="8"/>
        <bitfield id="DIRECTION" rwaccess="RW" range="" description="" resetval="0" end="21" begin="21" width="1"/>
    </register>
    <register id="__ALL___WP_PARAMS_RFPB3" description="" width="32" offset="0x2384" page="0" acronym="__ALL___WP_PARAMS_RFPB3">
        <bitfield id="WP_OFFSET" rwaccess="RW" range="" description="8 bit signed constant" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="WP_WGT" rwaccess="RW" range="" description="9 bit signed constant" resetval="0" end="8" begin="16" width="9"/>
    </register>
    <register id="__ALL___WP_PARAMS_MBLevel_WP_RFPB3" description="" width="32" offset="0x2388" page="0" acronym="__ALL___WP_PARAMS_MBLevel_WP_RFPB3">
        <bitfield id="WP_OFFSET" rwaccess="RW" range="" description="8 bit signed constant" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="WP_WGT" rwaccess="RW" range="" description="9 bit signed constant" resetval="0" end="8" begin="16" width="9"/>
    </register>
    <register id="__ALL___SL2_ADR_TSP_GW_RFPB3" description="" width="32" offset="0x238C" page="0" acronym="__ALL___SL2_ADR_TSP_GW_RFPB3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_TSP_GW" rwaccess="RW" range="" description="sl2 address for top MB-row predictor gw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SW_DIMENSION_RFPB3" description="" width="32" offset="0x2390" page="0" acronym="__ALL___SW_DIMENSION_RFPB3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="SW_HEIGHT" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="SW_TOTAL_WIDTH" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___GW_DIMENSION_RFPB3" description="" width="32" offset="0x2394" page="0" acronym="__ALL___GW_DIMENSION_RFPB3">
        <bitfield id="GW_WIDTH" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="12" begin="23" width="12"/>
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="GW_TOTAL_HEIGHT" rwaccess="RW" range="" description="in multiples of 4 pixels" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SEARCH_RANGE_RFPB3" description="" width="32" offset="0x2398" page="0" acronym="__ALL___SEARCH_RANGE_RFPB3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="HSR" rwaccess="RW" range="" description="Horizontal Search Range.&#xA;note that horizontal search range cannot be only derived from the sliding window width, as the sliding window width also contains extra space to take care of the pipeline delay from ME to the last user of the reference data (usually MC). Also for rewind.&#xA;&#xA;For 8k resolution, 11 bits are required to represent frame width/height in multiples of 4. (search range has to be multiple of 4). probably this is an overkill though, since +/-8k search range will never be valid. Also, there will be system limitations with having such a large search range." resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="VSR" rwaccess="RW" range="" description="" resetval="0" end="12" begin="23" width="12"/>
    </register>
    <register id="__ALL___GMV_RFPB3" description="" width="32" offset="0x239C" page="0" acronym="__ALL___GMV_RFPB3">
        <bitfield id="GMV" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DDR_ADR_LUMA_RFPB3" description="" width="32" offset="0x23A0" page="0" acronym="__ALL___DDR_ADR_LUMA_RFPB3">
        <bitfield id="DDR_ADR_LUMA" rwaccess="RW" range="" description="DDR address of the frame (luma)" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SL2_ADR_LUMA_GW_RFPB3" description="" width="32" offset="0x23A4" page="0" acronym="__ALL___SL2_ADR_LUMA_GW_RFPB3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_LUMA_GW" rwaccess="RW" range="" description="sl2 address for luma gw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_ADR_TSW_RFPB3" description="" width="32" offset="0x23A8" page="0" acronym="__ALL___SL2_ADR_TSW_RFPB3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_TSW" rwaccess="RW" range="" description="sl2 address for upper sw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___SL2_ADR_BSW_RFPB3" description="" width="32" offset="0x23AC" page="0" acronym="__ALL___SL2_ADR_BSW_RFPB3">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="SL2_ADR_BSW" rwaccess="RW" range="" description="sl2 address for lower sw" resetval="0" end="0" begin="22" width="23"/>
    </register>
    <register id="__ALL___GMV_INT_RFPB3" description="" width="32" offset="0x23B0" page="0" acronym="__ALL___GMV_INT_RFPB3">
        <bitfield id="GMV" rwaccess="RW" range="" description="Original GMV" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___TP_TSCALE_RFPB3" description="" width="32" offset="0x23BC" page="0" acronym="__ALL___TP_TSCALE_RFPB3">
        <bitfield id="TP_TSCALE" rwaccess="RW" range="" description="This scale factor is used for temporal scaling of temporal predictor motion vectors." resetval="0" end="0" begin="23" width="24"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___MBIndex_Bbox_OD" description="" width="32" offset="0x2500" page="0" acronym="__ALL___MBIndex_Bbox_OD">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="19" begin="31" width="13"/>
        <bitfield id="MBXIndex_Bbox_OD" rwaccess="RW" range="" description="" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="MBYIndex_Bbox_OD" rwaccess="RW" range="" description="(x index is 9 bit, y index is 10 bit)&#xA;&#xA;" resetval="0" end="9" begin="18" width="10"/>
    </register>
    <register id="__ALL___TOP_BBOX0_TL_LAST" description="" width="32" offset="0x2504" page="0" acronym="__ALL___TOP_BBOX0_TL_LAST">
        <bitfield id="TOP_BBOX0_TL_LAST_MV_Y" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TOP_BBOX0_TL_LAST_MV_X" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___TOP_BBOX0_BR_LAST" description="" width="32" offset="0x2508" page="0" acronym="__ALL___TOP_BBOX0_BR_LAST">
        <bitfield id="TOP_BBOX0_BR_LAST_MV_X" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="TOP_BBOX0_BR_LAST_MV_Y" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___BOTTOM_BBOX0_TL_LAST" description="" width="32" offset="0x250C" page="0" acronym="__ALL___BOTTOM_BBOX0_TL_LAST">
        <bitfield id="BOTTOM_BBOX0_TL_LAST_MV_X" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="BOTTOM_BBOX0_TL_LAST_MV_Y" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___BOTTOM_BBOX0_BR_LAST" description="" width="32" offset="0x2510" page="0" acronym="__ALL___BOTTOM_BBOX0_BR_LAST">
        <bitfield id="BOTTOM_BBOX0_BR_LAST_MV_Y" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="BOTTOM_BBOX0_BR_LAST_MV_X" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___TOP_BBOX2_TL_LAST" description="" width="32" offset="0x2514" page="0" acronym="__ALL___TOP_BBOX2_TL_LAST">
        <bitfield id="TOP_BBOX2_TL_LAST_MV_Y" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TOP_BBOX2_TL_LAST_MV_X" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___TOP_BBOX2_BR_LAST" description="" width="32" offset="0x2518" page="0" acronym="__ALL___TOP_BBOX2_BR_LAST">
        <bitfield id="TOP_BBOX2_BR_LAST_MV_Y" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TOP_BBOX2_BR_LAST_MV_X" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BOTTOM_BBOX2_TL_LAST" description="" width="32" offset="0x251C" page="0" acronym="__ALL___BOTTOM_BBOX2_TL_LAST">
        <bitfield id="BOTTOM_BBOX2_TL_LAST_MV_Y" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="BOTTOM_BBOX2_TL_LAST_MV_X" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BOTTOM_BBOX2_BR_LAST" description="" width="32" offset="0x2520" page="0" acronym="__ALL___BOTTOM_BBOX2_BR_LAST">
        <bitfield id="BOTTOM_BBOX2_BR_LAST_MV_X" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="BOTTOM_BBOX2_BR_LAST_MV_Y" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___BBOX_NEEDED_LAST" description="" width="32" offset="0x2524" page="0" acronym="__ALL___BBOX_NEEDED_LAST">
        <bitfield id="RESERVED" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="TOP_BBOX2_NEEDED_LAST" rwaccess="RW" range="" description="" resetval="1" end="2" begin="2" width="1"/>
        <bitfield id="BOTTOM_BBOX2_NEEDED_LAST" rwaccess="RW" range="" description="0 TOP_BBOX0_NEEDED_LAST 1  BOTTOM_BBOX0_NEEDED_LAST" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="BOTTOM_BBOX0_NEEDED_LAST" rwaccess="RW" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="TOP_BBOX0_NEEDED_LAST" rwaccess="RW" range="" description=" 2 TOP_BBOX2_NEEDED_LAST 3  BOTTOM_BBOX2_NEEDED_LAST" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___GW_BOX0_BR_LAST" description="" width="32" offset="0x2528" page="0" acronym="__ALL___GW_BOX0_BR_LAST">
        <bitfield id="GW_BOX0_BR_Y_LAST" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="GW_BOX0_BR_X_LAST" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___GW_BOX2_BR_LAST" description="" width="32" offset="0x252C" page="0" acronym="__ALL___GW_BOX2_BR_LAST">
        <bitfield id="GW_BOX2_BR_X_LAST" rwaccess="RW" range="" description="15:0 is mv_x" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="GW_BOX2_BR_Y_LAST" rwaccess="RW" range="" description="31:16 is mv_y" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___ROW_OFFSET_ACCUMULATOR_0" description="Used when RFPB0 is configured as HWOD&#xD;&#xA;Reset to 0 at start of frame. &#xD;&#xA;Reset value is also 0." width="32" offset="0x2530" page="0" acronym="__ALL___ROW_OFFSET_ACCUMULATOR_0">
offset="0x2500"
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
offset="0x2500"
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
    </register>
    <register id="__ALL___ROW_OFFSET_ACCUMULATOR_1" description="Used when RFPB2 is configured as HWOD&#xD;&#xA;Reset to 0 at start of frame. &#xD;&#xA;Reset value is also 0." width="32" offset="0x2534" page="0" acronym="__ALL___ROW_OFFSET_ACCUMULATOR_1">
offset="0x2500"
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
offset="0x2500"
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
    </register>
    <register id="__ALL___GW_OFFSET_Y_0" description="Used when RFPB0 is configured as HWOD&#xD;&#xA;Signed number.&#xD;&#xA;At start of frame, it is programmed by software to :&#xD;&#xA;gw_offset_y = -max_val((gmv_y - vsr + sw_height), 0); (essentially same as gw_frm_offset_y&#xD;&#xA;Note that both the fields are programmed to the same value." width="32" offset="0x2538" page="0" acronym="__ALL___GW_OFFSET_Y_0">
offset="0x2500"
offset="0x2500"
    </register>
    <register id="__ALL___GW_OFFSET_Y_1" description="Used when RFPB2 is configured as HWOD&#xD;&#xA;Signed number.&#xD;&#xA;At start of frame, it is programmed by software to :&#xD;&#xA;gw_offset_y = -max_val((gmv_y - vsr + sw_height), 0); (essentially same as gw_frm_offset_y&#xD;&#xA;Note that both the fields are programmed to the same value." width="32" offset="0x253C" page="0" acronym="__ALL___GW_OFFSET_Y_1">
offset="0x2500"
offset="0x2500"
    </register>
    <register id="__ALL___SW_OFFSET_X_0" description="Used when RFPB0 is configured as HWOD&#xD;&#xA;Signed number.&#xD;&#xA;At start of frame, sw_offset_x_reg field is programmed by software to :&#xD;&#xA;-max_val((gmv_x -hsr),0)&#xD;&#xA;The sw_next_offset_x_Reg field need not be programmed by software. For 1st MB row in frame, there is no gw2tsw transfer. So, this field is not used. From 2nd row onwards, hardware takes care of updating this field." width="32" offset="0x2540" page="0" acronym="__ALL___SW_OFFSET_X_0">
offset="0x2500"
offset="0x2500"
    </register>
    <register id="__ALL___SW_OFFSET_X_1" description="Used when RFPB2 is configured as HWOD&#xD;&#xA;Signed number.&#xD;&#xA;At start of frame, sw_offset_x_reg field is programmed by software to :&#xD;&#xA;-max_val((gmv_x -hsr),0)&#xD;&#xA;The sw_next_offset_x_Reg field need not be programmed by software. For 1st MB row in frame, there is no gw2tsw transfer. So, this field is not used. From 2nd row onwards, hardware takes care of updating this field." width="32" offset="0x2544" page="0" acronym="__ALL___SW_OFFSET_X_1">
offset="0x2500"
offset="0x2500"
    </register>
    <register id="__ALL___GROUP_ID_D2S_CURRENT" description="Initialized at start of frame by sw to hwod_base_gid.&#xD;&#xA;Is incremented after every MB processing by BBox_VIM. &#xD;&#xA;The valid values go from hwod_base_gid to hwod_base_gid + num_hwod_look_ahead – 1. &#xD;&#xA;After the max value, the current id returns to hwod_base_gid." width="32" offset="0x2548" page="0" acronym="__ALL___GROUP_ID_D2S_CURRENT">
        <bitfield id="Group_id_d2s_current" rwaccess="RW" range="" description="" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DMA_IN_FLIGHT" description="" width="32" offset="0x254C" page="0" acronym="__ALL___DMA_IN_FLIGHT">
        <bitfield id="DMA_IN_FLIGHT" rwaccess="RW" range="" description="Indicates status of the in-flight hybrid window dma commands. If no inflight commands are pending to complete, &#xD;&#xA;the bit will read ‘0’. Otherewise ‘1’." resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___VIM_GW_POSITION1" description="" width="32" offset="0x2600" page="0" acronym="__ALL___VIM_GW_POSITION1">
        <bitfield id="GW_EXTRA_STORAGE" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="MB_ROW_NUM" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
    </register>
    <register id="__ALL___VIM_GW_POSITION2_RFPB0" description="" width="32" offset="0x2604" page="0" acronym="__ALL___VIM_GW_POSITION2_RFPB0">
        <bitfield id="GW_FETCH_BOTTOM" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="GW_FETCH_RIGHT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VIM_GW_POSITION3_RFPB0" description="" width="32" offset="0x2608" page="0" acronym="__ALL___VIM_GW_POSITION3_RFPB0">
        <bitfield id="Y_DIST_SL2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___VIM_GW_POSITION2_RFPB1" description="" width="32" offset="0x260C" page="0" acronym="__ALL___VIM_GW_POSITION2_RFPB1">
        <bitfield id="GW_FETCH_BOTTOM" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="GW_FETCH_RIGHT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VIM_GW_POSITION3_RFPB1" description="" width="32" offset="0x2610" page="0" acronym="__ALL___VIM_GW_POSITION3_RFPB1">
        <bitfield id="Y_DIST_SL2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___VIM_GW_POSITION2_RFPB2" description="" width="32" offset="0x2614" page="0" acronym="__ALL___VIM_GW_POSITION2_RFPB2">
        <bitfield id="GW_FETCH_BOTTOM" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Y_DIST_SL2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VIM_GW_POSITION3_RFPB2" description="" width="32" offset="0x2618" page="0" acronym="__ALL___VIM_GW_POSITION3_RFPB2">
        <bitfield id="GW_FETCH_RIGHT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___VIM_GW_POSITION2_RFPB3" description="" width="32" offset="0x261C" page="0" acronym="__ALL___VIM_GW_POSITION2_RFPB3">
        <bitfield id="GW_FETCH_BOTTOM" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Y_DIST_SL2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___VIM_GW_POSITION3_RFPB3" description="" width="32" offset="0x2620" page="0" acronym="__ALL___VIM_GW_POSITION3_RFPB3">
        <bitfield id="GW_FETCH_RIGHT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="14" begin="31" width="18"/>
    </register>
    <register id="__ALL___Z_RD_POSITION" description="" width="32" offset="0x2680" page="0" acronym="__ALL___Z_RD_POSITION">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="NUM_ROWS_TRANSFERRED" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___TP_RD_POSITION" description="" width="32" offset="0x2684" page="0" acronym="__ALL___TP_RD_POSITION">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="NUM_ROWS_TRANSFERRED" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___HWOD_DMA_POSITION" description="On rewind, MBXIndex_hdma and MBYIndex_hdma should be initialized to rewind target MB location.&#xD;&#xA;&#xD;&#xA;Group id Offset should be initialized as below :&#xD;&#xA;&#xD;&#xA;MB_num = (num_MBs_per_row*MBYIndex_hdma) + MBXIndex_hdma;&#xD;&#xA;&#xD;&#xA;Group_id_offset = MB_num%num_hwod_look_ahead" width="32" offset="0x2700" page="0" acronym="__ALL___HWOD_DMA_POSITION">
        <bitfield id="MBXIndex_hdma" rwaccess="RW" range="" description="MBXIndex_hdma" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="MBYIndex_hdma" rwaccess="RW" range="" description="" resetval="0" end="8" begin="15" width="8"/>
offset="0x2500"
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
    </register>
</module>