<stg><name>softmax<10>_Pipeline_1</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_it1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_it1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %store_ln142 = store i64 0, i64 %p_it1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 0, i4 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.cond.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.cond.i.i:0 %idx_load = load i4 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond.i.i:1 %p_it1_1 = load i64 %p_it1

]]></Node>
<StgValue><ssdm name="p_it1_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond.i.i:2 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %p_it1_1, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
while.cond.i.i:3 %zext_ln83 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond.i.i:4 %softmax_input_addr = getelementptr i64 %softmax_input, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="softmax_input_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
while.cond.i.i:5 %softmax_input_load = load i4 %softmax_input_addr

]]></Node>
<StgValue><ssdm name="softmax_input_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.cond.i.i:6 %icmp_ln5658 = icmp_eq  i4 %idx_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln5658"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.cond.i.i:8 %add_ln5658 = add i4 %idx_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln5658"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i.i:9 %br_ln5658 = br i1 %icmp_ln5658, void %while.body.i.i, void %for.inc.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln5658"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
while.body.i.i:1 %zext_ln5658 = zext i4 %add_ln5658

]]></Node>
<StgValue><ssdm name="zext_ln5658"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i:5 %softmax_input_addr_1 = getelementptr i64 %softmax_input, i64 0, i64 %zext_ln5658

]]></Node>
<StgValue><ssdm name="softmax_input_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
while.body.i.i:6 %softmax_input_load_1 = load i4 %softmax_input_addr_1

]]></Node>
<StgValue><ssdm name="softmax_input_load_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i.i:23 %store_ln5658 = store i4 %add_ln5658, i4 %idx

]]></Node>
<StgValue><ssdm name="store_ln5658"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
while.cond.i.i:5 %softmax_input_load = load i4 %softmax_input_addr

]]></Node>
<StgValue><ssdm name="softmax_input_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.cond.i.i:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
while.body.i.i:0 %maxLogit = bitcast i64 %softmax_input_load

]]></Node>
<StgValue><ssdm name="maxLogit"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
while.body.i.i:6 %softmax_input_load_1 = load i4 %softmax_input_addr_1

]]></Node>
<StgValue><ssdm name="softmax_input_load_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
while.body.i.i:7 %bitcast_ln85 = bitcast i64 %softmax_input_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln85"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i.i:10 %tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %softmax_input_load_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="52" op_0_bw="64">
<![CDATA[
while.body.i.i:11 %trunc_ln85_1 = trunc i64 %softmax_input_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln85_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
while.body.i.i:15 %icmp_ln85_2 = icmp_ne  i11 %tmp_2, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln85_2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
while.body.i.i:16 %icmp_ln85_3 = icmp_eq  i52 %trunc_ln85_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln85_3"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.i.i:18 %tmp_3 = fcmp_olt  i64 %maxLogit, i64 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.preheader.exitStub:0 %write_ln83 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %softmax_input_load_out, i64 %softmax_input_load

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
for.inc.preheader.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
while.body.i.i:2 %p_it2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln5658, i3 0

]]></Node>
<StgValue><ssdm name="p_it2"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="7">
<![CDATA[
while.body.i.i:3 %zext_ln5653 = zext i7 %p_it2

]]></Node>
<StgValue><ssdm name="zext_ln5653"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i.i:4 %specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln142"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i.i:8 %tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %softmax_input_load, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="52" op_0_bw="64">
<![CDATA[
while.body.i.i:9 %trunc_ln85 = trunc i64 %softmax_input_load

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
while.body.i.i:12 %icmp_ln85 = icmp_ne  i11 %tmp_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
while.body.i.i:13 %icmp_ln85_1 = icmp_eq  i52 %trunc_ln85, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln85_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body.i.i:14 %or_ln85 = or i1 %icmp_ln85_1, i1 %icmp_ln85

]]></Node>
<StgValue><ssdm name="or_ln85"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body.i.i:17 %or_ln85_1 = or i1 %icmp_ln85_3, i1 %icmp_ln85_2

]]></Node>
<StgValue><ssdm name="or_ln85_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.i.i:18 %tmp_3 = fcmp_olt  i64 %maxLogit, i64 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body.i.i:19 %and_ln85 = and i1 %or_ln85_1, i1 %or_ln85

]]></Node>
<StgValue><ssdm name="and_ln85"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body.i.i:20 %and_ln85_1 = and i1 %and_ln85, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln85_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i:21 %p_result = select i1 %and_ln85_1, i64 %zext_ln5653, i64 %p_it1_1

]]></Node>
<StgValue><ssdm name="p_result"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i.i:22 %store_ln142 = store i64 %p_result, i64 %p_it1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
while.body.i.i:24 %br_ln5658 = br void %while.cond.i.i

]]></Node>
<StgValue><ssdm name="br_ln5658"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
