build/./src/simavr/cores/sim_mega16m1.c.o: \
 src/simavr/cores/sim_mega16m1.c src/simavr/sim/sim_avr.h \
 src/simavr/sim/sim_irq.h src/simavr/sim/sim_interrupts.h \
 src/simavr/sim/sim_avr_types.h src/simavr/sim/fifo_declare.h \
 src/simavr/sim/sim_cmds.h src/simavr/sim/sim_cycle_timers.h \
 src/simavr/sim/sim_io.h src/simavr/sim/sim_avr.h \
 src/simavr/sim/sim_regbit.h src/simavr/cores/avr/iom16m1.h \
 src/simavr/cores/sim_megaxm1.h src/simavr/cores/sim_core_declare.h \
 src/simavr/sim/avr_eeprom.h src/simavr/sim/avr_flash.h \
 src/simavr/sim/avr_watchdog.h src/simavr/sim/avr_extint.h \
 src/simavr/sim/avr_ioport.h src/simavr/sim/avr_lin.h \
 src/simavr/sim/avr_uart.h src/simavr/sim/avr_adc.h \
 src/simavr/sim/avr_timer.h src/simavr/sim/avr_spi.h

src/simavr/sim/sim_avr.h:

src/simavr/sim/sim_irq.h:

src/simavr/sim/sim_interrupts.h:

src/simavr/sim/sim_avr_types.h:

src/simavr/sim/fifo_declare.h:

src/simavr/sim/sim_cmds.h:

src/simavr/sim/sim_cycle_timers.h:

src/simavr/sim/sim_io.h:

src/simavr/sim/sim_avr.h:

src/simavr/sim/sim_regbit.h:

src/simavr/cores/avr/iom16m1.h:

src/simavr/cores/sim_megaxm1.h:

src/simavr/cores/sim_core_declare.h:

src/simavr/sim/avr_eeprom.h:

src/simavr/sim/avr_flash.h:

src/simavr/sim/avr_watchdog.h:

src/simavr/sim/avr_extint.h:

src/simavr/sim/avr_ioport.h:

src/simavr/sim/avr_lin.h:

src/simavr/sim/avr_uart.h:

src/simavr/sim/avr_adc.h:

src/simavr/sim/avr_timer.h:

src/simavr/sim/avr_spi.h:
