\hypertarget{group___r_c_c___p_l_l1___v_c_i___range}{}\doxysection{RCC PLL1 VCI Range}
\label{group___r_c_c___p_l_l1___v_c_i___range}\index{RCC PLL1 VCI Range@{RCC PLL1 VCI Range}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga649e07af1f144bdba350bf66eae3f632}{RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc71fddb32b3b613c0c57fba30ab2413}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga057ea6f97d147b8e3addb99a38787fc9}{RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb4447b4d3d4630081c8db37e2737112}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga4ca1adbbfac5598d3225a53b9fbebad7}{RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66558f91af4a6b59d67b7e811a80517}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga60ae9f766f7d9b9b24edf031d02e3927}{RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf20b768cb4546fb55ad658730a5e0a8}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l1___v_c_i___range_ga649e07af1f144bdba350bf66eae3f632}\label{group___r_c_c___p_l_l1___v_c_i___range_ga649e07af1f144bdba350bf66eae3f632}} 
\index{RCC PLL1 VCI Range@{RCC PLL1 VCI Range}!RCC\_PLL1VCIRANGE\_0@{RCC\_PLL1VCIRANGE\_0}}
\index{RCC\_PLL1VCIRANGE\_0@{RCC\_PLL1VCIRANGE\_0}!RCC PLL1 VCI Range@{RCC PLL1 VCI Range}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL1VCIRANGE\_0}{RCC\_PLL1VCIRANGE\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+0~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc71fddb32b3b613c0c57fba30ab2413}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+0}}}

Clock range frequency between 1 and 2 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00289}{289}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l1___v_c_i___range_ga057ea6f97d147b8e3addb99a38787fc9}\label{group___r_c_c___p_l_l1___v_c_i___range_ga057ea6f97d147b8e3addb99a38787fc9}} 
\index{RCC PLL1 VCI Range@{RCC PLL1 VCI Range}!RCC\_PLL1VCIRANGE\_1@{RCC\_PLL1VCIRANGE\_1}}
\index{RCC\_PLL1VCIRANGE\_1@{RCC\_PLL1VCIRANGE\_1}!RCC PLL1 VCI Range@{RCC PLL1 VCI Range}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL1VCIRANGE\_1}{RCC\_PLL1VCIRANGE\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb4447b4d3d4630081c8db37e2737112}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+1}}}

Clock range frequency between 2 and 4 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00290}{290}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l1___v_c_i___range_ga4ca1adbbfac5598d3225a53b9fbebad7}\label{group___r_c_c___p_l_l1___v_c_i___range_ga4ca1adbbfac5598d3225a53b9fbebad7}} 
\index{RCC PLL1 VCI Range@{RCC PLL1 VCI Range}!RCC\_PLL1VCIRANGE\_2@{RCC\_PLL1VCIRANGE\_2}}
\index{RCC\_PLL1VCIRANGE\_2@{RCC\_PLL1VCIRANGE\_2}!RCC PLL1 VCI Range@{RCC PLL1 VCI Range}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL1VCIRANGE\_2}{RCC\_PLL1VCIRANGE\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66558f91af4a6b59d67b7e811a80517}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+2}}}

Clock range frequency between 4 and 8 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00291}{291}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l1___v_c_i___range_ga60ae9f766f7d9b9b24edf031d02e3927}\label{group___r_c_c___p_l_l1___v_c_i___range_ga60ae9f766f7d9b9b24edf031d02e3927}} 
\index{RCC PLL1 VCI Range@{RCC PLL1 VCI Range}!RCC\_PLL1VCIRANGE\_3@{RCC\_PLL1VCIRANGE\_3}}
\index{RCC\_PLL1VCIRANGE\_3@{RCC\_PLL1VCIRANGE\_3}!RCC PLL1 VCI Range@{RCC PLL1 VCI Range}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL1VCIRANGE\_3}{RCC\_PLL1VCIRANGE\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+3~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf20b768cb4546fb55ad658730a5e0a8}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+3}}}

Clock range frequency between 8 and 16 MHz 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00292}{292}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

