/*
 * Copyright 2025 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

#ifndef _CLOCK_CONFIG_H_
#define _CLOCK_CONFIG_H_

#include "fsl_common.h"

typedef enum
{
    kClockModule_SOSC,
    kClockModule_FIRC,
    kClockModule_SIRC,
    kClockModule_PowerMode,
    kClockModule_SPLL,
    kClockModule_SystemClkSrc,
    kClockModule_SCG_CLKOUTSEL,
    kClockModule_SIM_CLKOUTSEL,
    kClockModule_LPOClkOut,
    kClockModule_RTCClkOut,
    kClockModule_TRACEClkOut,
    kClockModule_RMIIClkOut,
    kClockModule_PCC_FTM3,
    kClockModule_PCC_ADC1,
    kClockModule_PCC_LPSPI0,
    kClockModule_PCC_LPSPI1,
    kClockModule_PCC_LPSPI2,
    kClockModule_PCC_LPIT,
    kClockModule_PCC_FTM0,
    kClockModule_PCC_FTM1,
    kClockModule_PCC_FTM2,
    kClockModule_PCC_ADC0,
    kClockModule_PCC_LPTMR0,
    kClockModule_PCC_FlexIO,
    kClockModule_PCC_LPI2C0,
    kClockModule_PCC_LPI2C1,
    kClockModule_PCC_LPUART0,
    kClockModule_PCC_LPUART1,
    kClockModule_PCC_LPUART2,
    kClockModule_PCC_FTM4,
    kClockModule_PCC_FTM5,
    kClockModule_PCC_FTM6,
    kClockModule_PCC_FTM7,
    kClockModule_PCC_ENET,
    kClockModule_LPO,
    kClockModule_QSPIClkSrc,
} clock_module_t;

/*******************************************************************************
 * Definitions
 ******************************************************************************/
#define BOARD_XTAL0_CLK_HZ 8000000U /*!< Board xtal0 frequency in Hz */

/*******************************************************************************
 ************************ BOARD_InitBootClocks function ************************
 ******************************************************************************/

#if defined(__cplusplus)
extern "C" {
#endif /* __cplusplus*/

/*!
 * @brief This function executes default configuration of clocks.
 *
 */
void BOARD_InitBootClocks(void);

#if defined(__cplusplus)
}
#endif /* __cplusplus*/

/*******************************************************************************
 ********************** Configuration BOARD_BootClockRUN ***********************
 ******************************************************************************/
/*******************************************************************************
 * Definitions for BOARD_BootClockRUN configuration
 ******************************************************************************/

/* Clock outputs (values are in Hz): */
#define BOARD_BOOTCLOCKRUN_BUS_CLOCK           48000000UL /* Clock consumers of Bus_clock output : ADC0, ADC1, CMP0, CRC, ENET, EWM, FLEXIO, I2S0, I2S1, LPI2C0, LPI2C1, LPIT0, LPSPI0, LPSPI1, LPSPI2, LPTMR0, LPUART0, LPUART1, LPUART2, PORTA, PORTB, PORTC, PORTD, PORTE, QuadSPI, RCM, RTC, WDOG */
#define BOARD_BOOTCLOCKRUN_CLKOUT              0UL        /* Clock consumers of CLKOUT output : N/A */
#define BOARD_BOOTCLOCKRUN_CORE_CLOCK          48000000UL /* Clock consumers of Core_clock output : N/A */
#define BOARD_BOOTCLOCKRUN_FIRCDIV1_CLK        48000000UL /* Clock consumers of FIRCDIV1_CLK output : QuadSPI */
#define BOARD_BOOTCLOCKRUN_FIRCDIV2_CLK        48000000UL /* Clock consumers of FIRCDIV2_CLK output : N/A */
#define BOARD_BOOTCLOCKRUN_FLASH_CLOCK         24000000UL /* Clock consumers of Flash_clock output : FTFC */
#define BOARD_BOOTCLOCKRUN_LPO1K_CLK           1000UL     /* Clock consumers of LPO1K_CLK output : LPTMR0, RTC */
#define BOARD_BOOTCLOCKRUN_LPO_CLK             128000UL   /* Clock consumers of LPO_CLK output : WDOG */
#define BOARD_BOOTCLOCKRUN_LPO_CLOCK           128000UL   /* Clock consumers of LPO_clock output : EWM, PORTA, PORTB, PORTC, PORTD, PORTE, RCM */
#define BOARD_BOOTCLOCKRUN_PCC_ADC0_CLK        0UL        /* Clock consumers of PCC.PCC_ADC0_CLK output : ADC0 */
#define BOARD_BOOTCLOCKRUN_PCC_ADC1_CLK        0UL        /* Clock consumers of PCC.PCC_ADC1_CLK output : ADC1 */
#define BOARD_BOOTCLOCKRUN_PCC_ENET_CLK        0UL        /* Clock consumers of PCC.PCC_ENET_CLK output : ENET */
#define BOARD_BOOTCLOCKRUN_PCC_FTM0_CLK        0UL        /* Clock consumers of PCC.PCC_FTM0_CLK output : FTM0 */
#define BOARD_BOOTCLOCKRUN_PCC_FTM1_CLK        0UL        /* Clock consumers of PCC.PCC_FTM1_CLK output : FTM1 */
#define BOARD_BOOTCLOCKRUN_PCC_FTM2_CLK        0UL        /* Clock consumers of PCC.PCC_FTM2_CLK output : FTM2 */
#define BOARD_BOOTCLOCKRUN_PCC_FTM3_CLK        0UL        /* Clock consumers of PCC.PCC_FTM3_CLK output : FTM3 */
#define BOARD_BOOTCLOCKRUN_PCC_FTM4_CLK        0UL        /* Clock consumers of PCC.PCC_FTM4_CLK output : FTM4 */
#define BOARD_BOOTCLOCKRUN_PCC_FTM5_CLK        0UL        /* Clock consumers of PCC.PCC_FTM5_CLK output : FTM5 */
#define BOARD_BOOTCLOCKRUN_PCC_FTM6_CLK        0UL        /* Clock consumers of PCC.PCC_FTM6_CLK output : FTM6 */
#define BOARD_BOOTCLOCKRUN_PCC_FTM7_CLK        0UL        /* Clock consumers of PCC.PCC_FTM7_CLK output : FTM7 */
#define BOARD_BOOTCLOCKRUN_PCC_FLEXIO_CLK      0UL        /* Clock consumers of PCC.PCC_FlexIO_CLK output : FLEXIO */
#define BOARD_BOOTCLOCKRUN_PCC_LPI2C0_CLK      0UL        /* Clock consumers of PCC.PCC_LPI2C0_CLK output : LPI2C0 */
#define BOARD_BOOTCLOCKRUN_PCC_LPI2C1_CLK      0UL        /* Clock consumers of PCC.PCC_LPI2C1_CLK output : LPI2C1 */
#define BOARD_BOOTCLOCKRUN_PCC_LPIT_CLK        0UL        /* Clock consumers of PCC.PCC_LPIT_CLK output : LPIT0 */
#define BOARD_BOOTCLOCKRUN_PCC_LPSPI0_CLK      0UL        /* Clock consumers of PCC.PCC_LPSPI0_CLK output : LPSPI0 */
#define BOARD_BOOTCLOCKRUN_PCC_LPSPI1_CLK      0UL        /* Clock consumers of PCC.PCC_LPSPI1_CLK output : LPSPI1 */
#define BOARD_BOOTCLOCKRUN_PCC_LPSPI2_CLK      0UL        /* Clock consumers of PCC.PCC_LPSPI2_CLK output : LPSPI2 */
#define BOARD_BOOTCLOCKRUN_PCC_LPTMR0_CLK      0UL        /* Clock consumers of PCC.PCC_LPTMR0_CLK output : LPTMR0 */
#define BOARD_BOOTCLOCKRUN_PCC_LPUART0_CLK     0UL        /* Clock consumers of PCC.PCC_LPUART0_CLK output : LPUART0 */
#define BOARD_BOOTCLOCKRUN_PCC_LPUART1_CLK     0UL        /* Clock consumers of PCC.PCC_LPUART1_CLK output : LPUART1 */
#define BOARD_BOOTCLOCKRUN_PCC_LPUART2_CLK     0UL        /* Clock consumers of PCC.PCC_LPUART2_CLK output : LPUART2 */
#define BOARD_BOOTCLOCKRUN_PLLDIV1_CLK         0UL        /* Clock consumers of PLLDIV1_CLK output : QuadSPI */
#define BOARD_BOOTCLOCKRUN_PLLDIV2_CLK         0UL        /* Clock consumers of PLLDIV2_CLK output : N/A */
#define BOARD_BOOTCLOCKRUN_PREDIV_SYSTEM_CLOCK 48000000UL /* Clock consumers of Prediv_system_clock output : QuadSPI */
#define BOARD_BOOTCLOCKRUN_RMIICLK             0UL        /* Clock consumers of RMIICLK output : ENET */
#define BOARD_BOOTCLOCKRUN_RTC_CLK             32000UL    /* Clock consumers of RTC_CLK output : FTM0, FTM1, FTM2, FTM3, FTM4, FTM5, FTM6, FTM7, LPTMR0, RTC */
#define BOARD_BOOTCLOCKRUN_SIRCDIV1_CLK        8000000UL  /* Clock consumers of SIRCDIV1_CLK output : N/A */
#define BOARD_BOOTCLOCKRUN_SIRCDIV2_CLK        4000000UL  /* Clock consumers of SIRCDIV2_CLK output : LPTMR0 */
#define BOARD_BOOTCLOCKRUN_SIRC_CLK            8000000UL  /* Clock consumers of SIRC_CLK output : WDOG */
#define BOARD_BOOTCLOCKRUN_SOSCDIV1_CLK        8000000UL  /* Clock consumers of SOSCDIV1_CLK output : I2S0, I2S1 */
#define BOARD_BOOTCLOCKRUN_SOSCDIV2_CLK        8000000UL  /* Clock consumers of SOSCDIV2_CLK output : CAN0, CAN1, CAN2 */
#define BOARD_BOOTCLOCKRUN_SOSC_CLK            8000000UL  /* Clock consumers of SOSC_CLK output : WDOG */
#define BOARD_BOOTCLOCKRUN_SYSTEM_CLOCK        48000000UL /* Clock consumers of System_clock output : CAN0, CAN1, CAN2, DMA0, ENET, FTM0, FTM1, FTM2, FTM3, FTM4, FTM5, FTM6, FTM7, PDB0, PDB1, QuadSPI */
#define BOARD_BOOTCLOCKRUN_TRACECLKIN          0UL        /* Clock consumers of TRACECLKIN output : N/A */

/*! @brief SCG set for BOARD_BootClockRUN configuration.
 */
extern const scg_sys_clk_config_t g_sysClkConfig_BOARD_BootClockRUN;
/*! @brief System OSC set for BOARD_BootClockRUN configuration.
 */
extern const scg_sosc_config_t g_scgSysOscConfig_BOARD_BootClockRUN;
/*! @brief SIRC set for BOARD_BootClockRUN configuration.
 */
extern const scg_sirc_config_t g_scgSircConfig_BOARD_BootClockRUN;
/*! @brief FIRC set for BOARD_BootClockRUN configuration.
 */
extern const scg_firc_config_t g_scgFircConfigBOARD_BootClockRUN;

/*******************************************************************************
 * API for BOARD_BootClockRUN configuration
 ******************************************************************************/
#if defined(__cplusplus)
extern "C" {
#endif /* __cplusplus*/

/*!
 * @brief This function executes configuration of clocks.
 *
 */
void BOARD_BootClockRUN(void);

#if defined(__cplusplus)
}
#endif /* __cplusplus*/

/*******************************************************************************
 ********************* Configuration BOARD_BootClockVLPR ***********************
 ******************************************************************************/
/*******************************************************************************
 * Definitions for BOARD_BootClockVLPR configuration
 ******************************************************************************/

/* Clock outputs (values are in Hz): */
#define BOARD_BOOTCLOCKVLPR_BUS_CLOCK           4000000UL /* Clock consumers of Bus_clock output : ADC0, ADC1, CMP0, CRC, ENET, EWM, FLEXIO, I2S0, I2S1, LPI2C0, LPI2C1, LPIT0, LPSPI0, LPSPI1, LPSPI2, LPTMR0, LPUART0, LPUART1, LPUART2, PORTA, PORTB, PORTC, PORTD, PORTE, QuadSPI, RCM, RTC, WDOG */
#define BOARD_BOOTCLOCKVLPR_CLKOUT              0UL       /* Clock consumers of CLKOUT output : N/A */
#define BOARD_BOOTCLOCKVLPR_CORE_CLOCK          4000000UL /* Clock consumers of Core_clock output : N/A */
#define BOARD_BOOTCLOCKVLPR_FIRCDIV1_CLK        0UL       /* Clock consumers of FIRCDIV1_CLK output : QuadSPI */
#define BOARD_BOOTCLOCKVLPR_FIRCDIV2_CLK        0UL       /* Clock consumers of FIRCDIV2_CLK output : N/A */
#define BOARD_BOOTCLOCKVLPR_FLASH_CLOCK         1000000UL /* Clock consumers of Flash_clock output : FTFC */
#define BOARD_BOOTCLOCKVLPR_LPO1K_CLK           1000UL    /* Clock consumers of LPO1K_CLK output : LPTMR0, RTC */
#define BOARD_BOOTCLOCKVLPR_LPO_CLK             128000UL  /* Clock consumers of LPO_CLK output : WDOG */
#define BOARD_BOOTCLOCKVLPR_LPO_CLOCK           128000UL  /* Clock consumers of LPO_clock output : EWM, PORTA, PORTB, PORTC, PORTD, PORTE, RCM */
#define BOARD_BOOTCLOCKVLPR_PCC_ADC0_CLK        0UL       /* Clock consumers of PCC.PCC_ADC0_CLK output : ADC0 */
#define BOARD_BOOTCLOCKVLPR_PCC_ADC1_CLK        0UL       /* Clock consumers of PCC.PCC_ADC1_CLK output : ADC1 */
#define BOARD_BOOTCLOCKVLPR_PCC_ENET_CLK        0UL       /* Clock consumers of PCC.PCC_ENET_CLK output : ENET */
#define BOARD_BOOTCLOCKVLPR_PCC_FTM0_CLK        0UL       /* Clock consumers of PCC.PCC_FTM0_CLK output : FTM0 */
#define BOARD_BOOTCLOCKVLPR_PCC_FTM1_CLK        0UL       /* Clock consumers of PCC.PCC_FTM1_CLK output : FTM1 */
#define BOARD_BOOTCLOCKVLPR_PCC_FTM2_CLK        0UL       /* Clock consumers of PCC.PCC_FTM2_CLK output : FTM2 */
#define BOARD_BOOTCLOCKVLPR_PCC_FTM3_CLK        0UL       /* Clock consumers of PCC.PCC_FTM3_CLK output : FTM3 */
#define BOARD_BOOTCLOCKVLPR_PCC_FTM4_CLK        0UL       /* Clock consumers of PCC.PCC_FTM4_CLK output : FTM4 */
#define BOARD_BOOTCLOCKVLPR_PCC_FTM5_CLK        0UL       /* Clock consumers of PCC.PCC_FTM5_CLK output : FTM5 */
#define BOARD_BOOTCLOCKVLPR_PCC_FTM6_CLK        0UL       /* Clock consumers of PCC.PCC_FTM6_CLK output : FTM6 */
#define BOARD_BOOTCLOCKVLPR_PCC_FTM7_CLK        0UL       /* Clock consumers of PCC.PCC_FTM7_CLK output : FTM7 */
#define BOARD_BOOTCLOCKVLPR_PCC_FLEXIO_CLK      0UL       /* Clock consumers of PCC.PCC_FlexIO_CLK output : FLEXIO */
#define BOARD_BOOTCLOCKVLPR_PCC_LPI2C0_CLK      0UL       /* Clock consumers of PCC.PCC_LPI2C0_CLK output : LPI2C0 */
#define BOARD_BOOTCLOCKVLPR_PCC_LPI2C1_CLK      0UL       /* Clock consumers of PCC.PCC_LPI2C1_CLK output : LPI2C1 */
#define BOARD_BOOTCLOCKVLPR_PCC_LPIT_CLK        0UL       /* Clock consumers of PCC.PCC_LPIT_CLK output : LPIT0 */
#define BOARD_BOOTCLOCKVLPR_PCC_LPSPI0_CLK      0UL       /* Clock consumers of PCC.PCC_LPSPI0_CLK output : LPSPI0 */
#define BOARD_BOOTCLOCKVLPR_PCC_LPSPI1_CLK      0UL       /* Clock consumers of PCC.PCC_LPSPI1_CLK output : LPSPI1 */
#define BOARD_BOOTCLOCKVLPR_PCC_LPSPI2_CLK      0UL       /* Clock consumers of PCC.PCC_LPSPI2_CLK output : LPSPI2 */
#define BOARD_BOOTCLOCKVLPR_PCC_LPTMR0_CLK      0UL       /* Clock consumers of PCC.PCC_LPTMR0_CLK output : LPTMR0 */
#define BOARD_BOOTCLOCKVLPR_PCC_LPUART0_CLK     0UL       /* Clock consumers of PCC.PCC_LPUART0_CLK output : LPUART0 */
#define BOARD_BOOTCLOCKVLPR_PCC_LPUART1_CLK     0UL       /* Clock consumers of PCC.PCC_LPUART1_CLK output : LPUART1 */
#define BOARD_BOOTCLOCKVLPR_PCC_LPUART2_CLK     0UL       /* Clock consumers of PCC.PCC_LPUART2_CLK output : LPUART2 */
#define BOARD_BOOTCLOCKVLPR_PLLDIV1_CLK         0UL       /* Clock consumers of PLLDIV1_CLK output : QuadSPI */
#define BOARD_BOOTCLOCKVLPR_PLLDIV2_CLK         0UL       /* Clock consumers of PLLDIV2_CLK output : N/A */
#define BOARD_BOOTCLOCKVLPR_PREDIV_SYSTEM_CLOCK 8000000UL /* Clock consumers of Prediv_system_clock output : QuadSPI */
#define BOARD_BOOTCLOCKVLPR_RMIICLK             0UL       /* Clock consumers of RMIICLK output : ENET */
#define BOARD_BOOTCLOCKVLPR_RTC_CLK             32000UL   /* Clock consumers of RTC_CLK output : FTM0, FTM1, FTM2, FTM3, FTM4, FTM5, FTM6, FTM7, LPTMR0, RTC */
#define BOARD_BOOTCLOCKVLPR_SIRCDIV1_CLK        4000000UL /* Clock consumers of SIRCDIV1_CLK output : N/A */
#define BOARD_BOOTCLOCKVLPR_SIRCDIV2_CLK        4000000UL /* Clock consumers of SIRCDIV2_CLK output : LPTMR0 */
#define BOARD_BOOTCLOCKVLPR_SIRC_CLK            8000000UL /* Clock consumers of SIRC_CLK output : WDOG */
#define BOARD_BOOTCLOCKVLPR_SOSCDIV1_CLK        0UL       /* Clock consumers of SOSCDIV1_CLK output : I2S0, I2S1 */
#define BOARD_BOOTCLOCKVLPR_SOSCDIV2_CLK        0UL       /* Clock consumers of SOSCDIV2_CLK output : CAN0, CAN1, CAN2 */
#define BOARD_BOOTCLOCKVLPR_SOSC_CLK            0UL       /* Clock consumers of SOSC_CLK output : WDOG */
#define BOARD_BOOTCLOCKVLPR_SYSTEM_CLOCK        4000000UL /* Clock consumers of System_clock output : CAN0, CAN1, CAN2, DMA0, ENET, FTM0, FTM1, FTM2, FTM3, FTM4, FTM5, FTM6, FTM7, PDB0, PDB1, QuadSPI */
#define BOARD_BOOTCLOCKVLPR_TRACECLKIN          0UL       /* Clock consumers of TRACECLKIN output : N/A */

/*! @brief SCG set for BOARD_BootClockVLPR configuration.
 */
extern const scg_sys_clk_config_t g_sysClkConfig_BOARD_BootClockVLPR;
/*! @brief SIRC set for BOARD_BootClockVLPR configuration.
 */
extern const scg_sirc_config_t g_scgSircConfig_BOARD_BootClockVLPR;

/*******************************************************************************
 * API for BOARD_BootClockVLPR configuration
 ******************************************************************************/
#if defined(__cplusplus)
extern "C" {
#endif /* __cplusplus*/

/*!
 * @brief This function executes configuration of clocks.
 *
 */
void BOARD_BootClockVLPR(void);

#if defined(__cplusplus)
}
#endif /* __cplusplus*/

/*******************************************************************************
 ********************* Configuration BOARD_BootClockHSRUN **********************
 ******************************************************************************/
/*******************************************************************************
 * Definitions for BOARD_BootClockHSRUN configuration
 ******************************************************************************/

/* Clock outputs (values are in Hz): */
#define BOARD_BOOTCLOCKHSRUN_BUS_CLOCK           56000000UL  /* Clock consumers of Bus_clock output : ADC0, ADC1, CMP0, CRC, ENET, EWM, FLEXIO, I2S0, I2S1, LPI2C0, LPI2C1, LPIT0, LPSPI0, LPSPI1, LPSPI2, LPTMR0, LPUART0, LPUART1, LPUART2, PORTA, PORTB, PORTC, PORTD, PORTE, QuadSPI, RCM, RTC, WDOG */
#define BOARD_BOOTCLOCKHSRUN_CLKOUT              0UL         /* Clock consumers of CLKOUT output : N/A */
#define BOARD_BOOTCLOCKHSRUN_CORE_CLOCK          112000000UL /* Clock consumers of Core_clock output : N/A */
#define BOARD_BOOTCLOCKHSRUN_FIRCDIV1_CLK        48000000UL  /* Clock consumers of FIRCDIV1_CLK output : QuadSPI */
#define BOARD_BOOTCLOCKHSRUN_FIRCDIV2_CLK        48000000UL  /* Clock consumers of FIRCDIV2_CLK output : N/A */
#define BOARD_BOOTCLOCKHSRUN_FLASH_CLOCK         28000000UL  /* Clock consumers of Flash_clock output : FTFC */
#define BOARD_BOOTCLOCKHSRUN_LPO1K_CLK           1000UL      /* Clock consumers of LPO1K_CLK output : LPTMR0, RTC */
#define BOARD_BOOTCLOCKHSRUN_LPO_CLK             128000UL    /* Clock consumers of LPO_CLK output : WDOG */
#define BOARD_BOOTCLOCKHSRUN_LPO_CLOCK           128000UL    /* Clock consumers of LPO_clock output : EWM, PORTA, PORTB, PORTC, PORTD, PORTE, RCM */
#define BOARD_BOOTCLOCKHSRUN_PCC_ADC0_CLK        0UL         /* Clock consumers of PCC.PCC_ADC0_CLK output : ADC0 */
#define BOARD_BOOTCLOCKHSRUN_PCC_ADC1_CLK        0UL         /* Clock consumers of PCC.PCC_ADC1_CLK output : ADC1 */
#define BOARD_BOOTCLOCKHSRUN_PCC_ENET_CLK        0UL         /* Clock consumers of PCC.PCC_ENET_CLK output : ENET */
#define BOARD_BOOTCLOCKHSRUN_PCC_FTM0_CLK        0UL         /* Clock consumers of PCC.PCC_FTM0_CLK output : FTM0 */
#define BOARD_BOOTCLOCKHSRUN_PCC_FTM1_CLK        0UL         /* Clock consumers of PCC.PCC_FTM1_CLK output : FTM1 */
#define BOARD_BOOTCLOCKHSRUN_PCC_FTM2_CLK        0UL         /* Clock consumers of PCC.PCC_FTM2_CLK output : FTM2 */
#define BOARD_BOOTCLOCKHSRUN_PCC_FTM3_CLK        0UL         /* Clock consumers of PCC.PCC_FTM3_CLK output : FTM3 */
#define BOARD_BOOTCLOCKHSRUN_PCC_FTM4_CLK        0UL         /* Clock consumers of PCC.PCC_FTM4_CLK output : FTM4 */
#define BOARD_BOOTCLOCKHSRUN_PCC_FTM5_CLK        0UL         /* Clock consumers of PCC.PCC_FTM5_CLK output : FTM5 */
#define BOARD_BOOTCLOCKHSRUN_PCC_FTM6_CLK        0UL         /* Clock consumers of PCC.PCC_FTM6_CLK output : FTM6 */
#define BOARD_BOOTCLOCKHSRUN_PCC_FTM7_CLK        0UL         /* Clock consumers of PCC.PCC_FTM7_CLK output : FTM7 */
#define BOARD_BOOTCLOCKHSRUN_PCC_FLEXIO_CLK      0UL         /* Clock consumers of PCC.PCC_FlexIO_CLK output : FLEXIO */
#define BOARD_BOOTCLOCKHSRUN_PCC_LPI2C0_CLK      0UL         /* Clock consumers of PCC.PCC_LPI2C0_CLK output : LPI2C0 */
#define BOARD_BOOTCLOCKHSRUN_PCC_LPI2C1_CLK      0UL         /* Clock consumers of PCC.PCC_LPI2C1_CLK output : LPI2C1 */
#define BOARD_BOOTCLOCKHSRUN_PCC_LPIT_CLK        0UL         /* Clock consumers of PCC.PCC_LPIT_CLK output : LPIT0 */
#define BOARD_BOOTCLOCKHSRUN_PCC_LPSPI0_CLK      0UL         /* Clock consumers of PCC.PCC_LPSPI0_CLK output : LPSPI0 */
#define BOARD_BOOTCLOCKHSRUN_PCC_LPSPI1_CLK      0UL         /* Clock consumers of PCC.PCC_LPSPI1_CLK output : LPSPI1 */
#define BOARD_BOOTCLOCKHSRUN_PCC_LPSPI2_CLK      0UL         /* Clock consumers of PCC.PCC_LPSPI2_CLK output : LPSPI2 */
#define BOARD_BOOTCLOCKHSRUN_PCC_LPTMR0_CLK      0UL         /* Clock consumers of PCC.PCC_LPTMR0_CLK output : LPTMR0 */
#define BOARD_BOOTCLOCKHSRUN_PCC_LPUART0_CLK     0UL         /* Clock consumers of PCC.PCC_LPUART0_CLK output : LPUART0 */
#define BOARD_BOOTCLOCKHSRUN_PCC_LPUART1_CLK     0UL         /* Clock consumers of PCC.PCC_LPUART1_CLK output : LPUART1 */
#define BOARD_BOOTCLOCKHSRUN_PCC_LPUART2_CLK     0UL         /* Clock consumers of PCC.PCC_LPUART2_CLK output : LPUART2 */
#define BOARD_BOOTCLOCKHSRUN_PLLDIV1_CLK         112000000UL /* Clock consumers of PLLDIV1_CLK output : QuadSPI */
#define BOARD_BOOTCLOCKHSRUN_PLLDIV2_CLK         56000000UL  /* Clock consumers of PLLDIV2_CLK output : N/A */
#define BOARD_BOOTCLOCKHSRUN_PREDIV_SYSTEM_CLOCK 112000000UL /* Clock consumers of Prediv_system_clock output : QuadSPI */
#define BOARD_BOOTCLOCKHSRUN_RMIICLK             0UL         /* Clock consumers of RMIICLK output : ENET */
#define BOARD_BOOTCLOCKHSRUN_RTC_CLK             32000UL     /* Clock consumers of RTC_CLK output : FTM0, FTM1, FTM2, FTM3, FTM4, FTM5, FTM6, FTM7, LPTMR0, RTC */
#define BOARD_BOOTCLOCKHSRUN_SIRCDIV1_CLK        8000000UL   /* Clock consumers of SIRCDIV1_CLK output : N/A */
#define BOARD_BOOTCLOCKHSRUN_SIRCDIV2_CLK        8000000UL   /* Clock consumers of SIRCDIV2_CLK output : LPTMR0 */
#define BOARD_BOOTCLOCKHSRUN_SIRC_CLK            8000000UL   /* Clock consumers of SIRC_CLK output : WDOG */
#define BOARD_BOOTCLOCKHSRUN_SOSCDIV1_CLK        8000000UL   /* Clock consumers of SOSCDIV1_CLK output : I2S0, I2S1 */
#define BOARD_BOOTCLOCKHSRUN_SOSCDIV2_CLK        8000000UL   /* Clock consumers of SOSCDIV2_CLK output : CAN0, CAN1, CAN2 */
#define BOARD_BOOTCLOCKHSRUN_SOSC_CLK            8000000UL   /* Clock consumers of SOSC_CLK output : WDOG */
#define BOARD_BOOTCLOCKHSRUN_SYSTEM_CLOCK        112000000UL /* Clock consumers of System_clock output : CAN0, CAN1, CAN2, DMA0, ENET, FTM0, FTM1, FTM2, FTM3, FTM4, FTM5, FTM6, FTM7, PDB0, PDB1, QuadSPI */
#define BOARD_BOOTCLOCKHSRUN_TRACECLKIN          0UL         /* Clock consumers of TRACECLKIN output : N/A */

/*! @brief SCG set for BOARD_BootClockHSRUN configuration.
 */
extern const scg_sys_clk_config_t g_sysClkConfig_BOARD_BootClockHSRUN;
/*! @brief System OSC set for BOARD_BootClockHSRUN configuration.
 */
extern const scg_sosc_config_t g_scgSysOscConfig_BOARD_BootClockHSRUN;
/*! @brief SIRC set for BOARD_BootClockHSRUN configuration.
 */
extern const scg_sirc_config_t g_scgSircConfig_BOARD_BootClockHSRUN;
/*! @brief FIRC set for BOARD_BootClockHSRUN configuration.
 */
extern const scg_firc_config_t g_scgFircConfigBOARD_BootClockHSRUN;
/*! @brief Low Power FLL set for BOARD_BootClockHSRUN configuration.
 */
extern const scg_spll_config_t g_scgSysPllConfigBOARD_BootClockHSRUN;

/*******************************************************************************
 * API for BOARD_BootClockHSRUN configuration
 ******************************************************************************/
#if defined(__cplusplus)
extern "C" {
#endif /* __cplusplus*/

/*!
 * @brief This function executes configuration of clocks.
 *
 */
void BOARD_BootClockHSRUN(void);

#if defined(__cplusplus)
}
#endif /* __cplusplus*/

#endif /* _CLOCK_CONFIG_H_ */
