

================================================================
== Vivado HLS Report for 'apply_rotary_pos_emb'
================================================================
* Date:           Thu Dec  5 02:39:24 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.501 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23173|    23173| 0.232 ms | 0.232 ms |  23173|  23173|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 1.1    |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 2       |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 2.1    |       96|       96|         1|          -|          -|    96|    no    |
        |- l_S_h_0_h2   |    18464|    18464|      1154|          -|          -|    16|    no    |
        | + l_S_d_0_d2  |     1152|     1152|        12|          -|          -|    96|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 6 5 
5 --> 5 4 
6 --> 7 
7 --> 8 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rotated_q_0 = alloca [1536 x float], align 4" [kernel.cpp:268]   --->   Operation 20 'alloca' 'rotated_q_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rotated_k_0 = alloca [1536 x float], align 4" [kernel.cpp:276]   --->   Operation 21 'alloca' 'rotated_k_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader4.1" [kernel.cpp:269]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%v168_0 = phi i5 [ 0, %0 ], [ %v168, %.preheader4.1.loopexit ]"   --->   Operation 23 'phi' 'v168_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.36ns)   --->   "%icmp_ln269 = icmp eq i5 %v168_0, -16" [kernel.cpp:269]   --->   Operation 24 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%v168 = add i5 %v168_0, 1" [kernel.cpp:269]   --->   Operation 26 'add' 'v168' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln269, label %.preheader2.preheader, label %.preheader4.preheader" [kernel.cpp:269]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v168_0, i7 0)" [kernel.cpp:272]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_48 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v168_0, i5 0)" [kernel.cpp:272]   --->   Operation 29 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i10 %tmp_48 to i12" [kernel.cpp:272]   --->   Operation 30 'zext' 'zext_ln272' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.54ns)   --->   "%sub_ln272 = sub i12 %tmp_s, %zext_ln272" [kernel.cpp:272]   --->   Operation 31 'sub' 'sub_ln272' <Predicate = (!icmp_ln269)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader3.0" [kernel.cpp:271]   --->   Operation 32 'br' <Predicate = (!icmp_ln269)> <Delay = 1.76>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:277]   --->   Operation 33 'br' <Predicate = (icmp_ln269)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%v170_0_0 = phi i7 [ %add_ln271, %1 ], [ 0, %.preheader4.preheader ]" [kernel.cpp:271]   --->   Operation 34 'phi' 'v170_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.48ns)   --->   "%icmp_ln271 = icmp eq i7 %v170_0_0, -32" [kernel.cpp:271]   --->   Operation 35 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 36 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln271 = add i7 %v170_0_0, 1" [kernel.cpp:271]   --->   Operation 37 'add' 'add_ln271' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln271, label %.preheader4.1.loopexit, label %1" [kernel.cpp:271]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln272_1 = zext i7 %v170_0_0 to i12" [kernel.cpp:272]   --->   Operation 39 'zext' 'zext_ln272_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.54ns)   --->   "%add_ln272 = add i12 %sub_ln272, %zext_ln272_1" [kernel.cpp:272]   --->   Operation 40 'add' 'add_ln272' <Predicate = (!icmp_ln271)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln272 = sext i12 %add_ln272 to i64" [kernel.cpp:272]   --->   Operation 41 'sext' 'sext_ln272' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%rotated_q_0_addr = getelementptr [1536 x float]* %rotated_q_0, i64 0, i64 %sext_ln272" [kernel.cpp:272]   --->   Operation 42 'getelementptr' 'rotated_q_0_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %rotated_q_0_addr, align 4" [kernel.cpp:272]   --->   Operation 43 'store' <Predicate = (!icmp_ln271)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader3.0" [kernel.cpp:271]   --->   Operation 44 'br' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader4.1"   --->   Operation 45 'br' <Predicate = (icmp_ln271)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.78>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%v172_0 = phi i5 [ %v172, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]"   --->   Operation 46 'phi' 'v172_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.36ns)   --->   "%icmp_ln277 = icmp eq i5 %v172_0, -16" [kernel.cpp:277]   --->   Operation 47 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 48 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.78ns)   --->   "%v172 = add i5 %v172_0, 1" [kernel.cpp:277]   --->   Operation 49 'add' 'v172' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln277, label %3, label %.preheader1.preheader" [kernel.cpp:277]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_49 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v172_0, i7 0)" [kernel.cpp:280]   --->   Operation 51 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_50 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v172_0, i5 0)" [kernel.cpp:280]   --->   Operation 52 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i10 %tmp_50 to i12" [kernel.cpp:280]   --->   Operation 53 'zext' 'zext_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.54ns)   --->   "%sub_ln280 = sub i12 %tmp_49, %zext_ln280" [kernel.cpp:280]   --->   Operation 54 'sub' 'sub_ln280' <Predicate = (!icmp_ln277)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader.0" [kernel.cpp:279]   --->   Operation 55 'br' <Predicate = (!icmp_ln277)> <Delay = 1.76>
ST_4 : Operation 56 [2/2] (1.76ns)   --->   "call fastcc void @rotate_half([1536 x float]* @q_proj_0, [1536 x float]* %rotated_q_0)" [kernel.cpp:284]   --->   Operation 56 'call' <Predicate = (icmp_ln277)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 57 [2/2] (1.76ns)   --->   "call fastcc void @rotate_half([1536 x float]* @k_proj_0, [1536 x float]* %rotated_k_0)" [kernel.cpp:285]   --->   Operation 57 'call' <Predicate = (icmp_ln277)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 4.80>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%v174_0_0 = phi i7 [ %add_ln279, %2 ], [ 0, %.preheader1.preheader ]" [kernel.cpp:279]   --->   Operation 58 'phi' 'v174_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.48ns)   --->   "%icmp_ln279 = icmp eq i7 %v174_0_0, -32" [kernel.cpp:279]   --->   Operation 59 'icmp' 'icmp_ln279' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 60 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.87ns)   --->   "%add_ln279 = add i7 %v174_0_0, 1" [kernel.cpp:279]   --->   Operation 61 'add' 'add_ln279' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln279, label %.preheader2.loopexit, label %2" [kernel.cpp:279]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i7 %v174_0_0 to i12" [kernel.cpp:280]   --->   Operation 63 'zext' 'zext_ln280_1' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln280 = add i12 %sub_ln280, %zext_ln280_1" [kernel.cpp:280]   --->   Operation 64 'add' 'add_ln280' <Predicate = (!icmp_ln279)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln280 = sext i12 %add_ln280 to i64" [kernel.cpp:280]   --->   Operation 65 'sext' 'sext_ln280' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%rotated_k_0_addr = getelementptr [1536 x float]* %rotated_k_0, i64 0, i64 %sext_ln280" [kernel.cpp:280]   --->   Operation 66 'getelementptr' 'rotated_k_0_addr' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %rotated_k_0_addr, align 4" [kernel.cpp:280]   --->   Operation 67 'store' <Predicate = (!icmp_ln279)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader.0" [kernel.cpp:279]   --->   Operation 68 'br' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 69 'br' <Predicate = (icmp_ln279)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @rotate_half([1536 x float]* @q_proj_0, [1536 x float]* %rotated_q_0)" [kernel.cpp:284]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 71 [1/2] (0.00ns)   --->   "call fastcc void @rotate_half([1536 x float]* @k_proj_0, [1536 x float]* %rotated_k_0)" [kernel.cpp:285]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 72 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:286]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 1.78>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%h2_0 = phi i5 [ 0, %3 ], [ %h2, %l_S_s_0_s2_end ]"   --->   Operation 73 'phi' 'h2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.36ns)   --->   "%icmp_ln286 = icmp eq i5 %h2_0, -16" [kernel.cpp:286]   --->   Operation 74 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 75 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.78ns)   --->   "%h2 = add i5 %h2_0, 1" [kernel.cpp:286]   --->   Operation 76 'add' 'h2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln286, label %7, label %l_S_s_0_s2_begin" [kernel.cpp:286]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str20) nounwind" [kernel.cpp:286]   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_51 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h2_0, i7 0)" [kernel.cpp:297]   --->   Operation 79 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_52 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h2_0, i5 0)" [kernel.cpp:297]   --->   Operation 80 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i10 %tmp_52 to i12" [kernel.cpp:297]   --->   Operation 81 'zext' 'zext_ln297' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.54ns)   --->   "%sub_ln297 = sub i12 %tmp_51, %zext_ln297" [kernel.cpp:297]   --->   Operation 82 'sub' 'sub_ln297' <Predicate = (!icmp_ln286)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str21)" [kernel.cpp:287]   --->   Operation 83 'specregionbegin' 'tmp' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:288]   --->   Operation 84 'br' <Predicate = (!icmp_ln286)> <Delay = 1.76>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:308]   --->   Operation 85 'ret' <Predicate = (icmp_ln286)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.98>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%d2_0_0 = phi i7 [ 0, %l_S_s_0_s2_begin ], [ %add_ln288, %6 ]" [kernel.cpp:288]   --->   Operation 86 'phi' 'd2_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.48ns)   --->   "%icmp_ln288 = icmp eq i7 %d2_0_0, -32" [kernel.cpp:288]   --->   Operation 87 'icmp' 'icmp_ln288' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 88 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.87ns)   --->   "%add_ln288 = add i7 %d2_0_0, 1" [kernel.cpp:288]   --->   Operation 89 'add' 'add_ln288' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln288, label %l_S_s_0_s2_end, label %6" [kernel.cpp:288]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln297_1 = zext i7 %d2_0_0 to i10" [kernel.cpp:297]   --->   Operation 91 'zext' 'zext_ln297_1' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln297_2 = zext i7 %d2_0_0 to i12" [kernel.cpp:297]   --->   Operation 92 'zext' 'zext_ln297_2' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.54ns)   --->   "%add_ln297 = add i12 %sub_ln297, %zext_ln297_2" [kernel.cpp:297]   --->   Operation 93 'add' 'add_ln297' <Predicate = (!icmp_ln288)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln297 = sext i12 %add_ln297 to i64" [kernel.cpp:297]   --->   Operation 94 'sext' 'sext_ln297' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%k_proj_0_addr = getelementptr [1536 x float]* @k_proj_0, i64 0, i64 %sext_ln297" [kernel.cpp:297]   --->   Operation 95 'getelementptr' 'k_proj_0_addr' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%q_proj_0_addr = getelementptr [1536 x float]* @q_proj_0, i64 0, i64 %sext_ln297" [kernel.cpp:289]   --->   Operation 96 'getelementptr' 'q_proj_0_addr' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.73ns)   --->   "%add_ln290 = add i10 %zext_ln297_1, 480" [kernel.cpp:290]   --->   Operation 97 'add' 'add_ln290' <Predicate = (!icmp_ln288)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i10 %add_ln290 to i64" [kernel.cpp:290]   --->   Operation 98 'zext' 'zext_ln290' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%v162_addr = getelementptr [960 x float]* %v162, i64 0, i64 %zext_ln290" [kernel.cpp:290]   --->   Operation 99 'getelementptr' 'v162_addr' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%v163_addr = getelementptr [960 x float]* %v163, i64 0, i64 %zext_ln290" [kernel.cpp:293]   --->   Operation 100 'getelementptr' 'v163_addr' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%rotated_q_0_addr_1 = getelementptr [1536 x float]* %rotated_q_0, i64 0, i64 %sext_ln297" [kernel.cpp:292]   --->   Operation 101 'getelementptr' 'rotated_q_0_addr_1' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%rotated_k_0_addr_1 = getelementptr [1536 x float]* %rotated_k_0, i64 0, i64 %sext_ln297" [kernel.cpp:300]   --->   Operation 102 'getelementptr' 'rotated_k_0_addr_1' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_8 : Operation 103 [2/2] (3.25ns)   --->   "%q_proj_0_load = load float* %q_proj_0_addr, align 4" [kernel.cpp:289]   --->   Operation 103 'load' 'q_proj_0_load' <Predicate = (!icmp_ln288)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 104 [2/2] (3.25ns)   --->   "%v162_load = load float* %v162_addr, align 4" [kernel.cpp:290]   --->   Operation 104 'load' 'v162_load' <Predicate = (!icmp_ln288)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 105 [2/2] (3.25ns)   --->   "%rotated_q_0_load = load float* %rotated_q_0_addr_1, align 4" [kernel.cpp:292]   --->   Operation 105 'load' 'rotated_q_0_load' <Predicate = (!icmp_ln288)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 106 [2/2] (3.25ns)   --->   "%v163_load = load float* %v163_addr, align 4" [kernel.cpp:293]   --->   Operation 106 'load' 'v163_load' <Predicate = (!icmp_ln288)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 107 [2/2] (3.25ns)   --->   "%k_proj_0_load = load float* %k_proj_0_addr, align 4" [kernel.cpp:297]   --->   Operation 107 'load' 'k_proj_0_load' <Predicate = (!icmp_ln288)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 108 [2/2] (3.25ns)   --->   "%rotated_k_0_load = load float* %rotated_k_0_addr_1, align 4" [kernel.cpp:300]   --->   Operation 108 'load' 'rotated_k_0_load' <Predicate = (!icmp_ln288)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str21, i32 %tmp)" [kernel.cpp:306]   --->   Operation 109 'specregionend' 'empty_103' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:286]   --->   Operation 110 'br' <Predicate = (icmp_ln288)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 111 [1/2] (3.25ns)   --->   "%q_proj_0_load = load float* %q_proj_0_addr, align 4" [kernel.cpp:289]   --->   Operation 111 'load' 'q_proj_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 112 [1/2] (3.25ns)   --->   "%v162_load = load float* %v162_addr, align 4" [kernel.cpp:290]   --->   Operation 112 'load' 'v162_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 113 [1/2] (3.25ns)   --->   "%rotated_q_0_load = load float* %rotated_q_0_addr_1, align 4" [kernel.cpp:292]   --->   Operation 113 'load' 'rotated_q_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 114 [1/2] (3.25ns)   --->   "%v163_load = load float* %v163_addr, align 4" [kernel.cpp:293]   --->   Operation 114 'load' 'v163_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 115 [1/2] (3.25ns)   --->   "%k_proj_0_load = load float* %k_proj_0_addr, align 4" [kernel.cpp:297]   --->   Operation 115 'load' 'k_proj_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 116 [1/2] (3.25ns)   --->   "%rotated_k_0_load = load float* %rotated_k_0_addr_1, align 4" [kernel.cpp:300]   --->   Operation 116 'load' 'rotated_k_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 10 <SV = 7> <Delay = 5.70>
ST_10 : Operation 117 [4/4] (5.70ns)   --->   "%v = fmul float %q_proj_0_load, %v162_load" [kernel.cpp:291]   --->   Operation 117 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [4/4] (5.70ns)   --->   "%v3 = fmul float %rotated_q_0_load, %v163_load" [kernel.cpp:294]   --->   Operation 118 'fmul' 'v3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [4/4] (5.70ns)   --->   "%v5 = fmul float %k_proj_0_load, %v162_load" [kernel.cpp:299]   --->   Operation 119 'fmul' 'v5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [4/4] (5.70ns)   --->   "%v6 = fmul float %rotated_k_0_load, %v163_load" [kernel.cpp:302]   --->   Operation 120 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 5.70>
ST_11 : Operation 121 [3/4] (5.70ns)   --->   "%v = fmul float %q_proj_0_load, %v162_load" [kernel.cpp:291]   --->   Operation 121 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [3/4] (5.70ns)   --->   "%v3 = fmul float %rotated_q_0_load, %v163_load" [kernel.cpp:294]   --->   Operation 122 'fmul' 'v3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [3/4] (5.70ns)   --->   "%v5 = fmul float %k_proj_0_load, %v162_load" [kernel.cpp:299]   --->   Operation 123 'fmul' 'v5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [3/4] (5.70ns)   --->   "%v6 = fmul float %rotated_k_0_load, %v163_load" [kernel.cpp:302]   --->   Operation 124 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 5.70>
ST_12 : Operation 125 [2/4] (5.70ns)   --->   "%v = fmul float %q_proj_0_load, %v162_load" [kernel.cpp:291]   --->   Operation 125 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [2/4] (5.70ns)   --->   "%v3 = fmul float %rotated_q_0_load, %v163_load" [kernel.cpp:294]   --->   Operation 126 'fmul' 'v3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [2/4] (5.70ns)   --->   "%v5 = fmul float %k_proj_0_load, %v162_load" [kernel.cpp:299]   --->   Operation 127 'fmul' 'v5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [2/4] (5.70ns)   --->   "%v6 = fmul float %rotated_k_0_load, %v163_load" [kernel.cpp:302]   --->   Operation 128 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 5.70>
ST_13 : Operation 129 [1/4] (5.70ns)   --->   "%v = fmul float %q_proj_0_load, %v162_load" [kernel.cpp:291]   --->   Operation 129 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/4] (5.70ns)   --->   "%v3 = fmul float %rotated_q_0_load, %v163_load" [kernel.cpp:294]   --->   Operation 130 'fmul' 'v3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/4] (5.70ns)   --->   "%v5 = fmul float %k_proj_0_load, %v162_load" [kernel.cpp:299]   --->   Operation 131 'fmul' 'v5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/4] (5.70ns)   --->   "%v6 = fmul float %rotated_k_0_load, %v163_load" [kernel.cpp:302]   --->   Operation 132 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.25>
ST_14 : Operation 133 [5/5] (7.25ns)   --->   "%v4 = fadd float %v, %v3" [kernel.cpp:295]   --->   Operation 133 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [5/5] (7.25ns)   --->   "%v7 = fadd float %v5, %v6" [kernel.cpp:303]   --->   Operation 134 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 7.25>
ST_15 : Operation 135 [4/5] (7.25ns)   --->   "%v4 = fadd float %v, %v3" [kernel.cpp:295]   --->   Operation 135 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [4/5] (7.25ns)   --->   "%v7 = fadd float %v5, %v6" [kernel.cpp:303]   --->   Operation 136 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 7.25>
ST_16 : Operation 137 [3/5] (7.25ns)   --->   "%v4 = fadd float %v, %v3" [kernel.cpp:295]   --->   Operation 137 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [3/5] (7.25ns)   --->   "%v7 = fadd float %v5, %v6" [kernel.cpp:303]   --->   Operation 138 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.25>
ST_17 : Operation 139 [2/5] (7.25ns)   --->   "%v4 = fadd float %v, %v3" [kernel.cpp:295]   --->   Operation 139 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [2/5] (7.25ns)   --->   "%v7 = fadd float %v5, %v6" [kernel.cpp:303]   --->   Operation 140 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 7.25>
ST_18 : Operation 141 [1/5] (7.25ns)   --->   "%v4 = fadd float %v, %v3" [kernel.cpp:295]   --->   Operation 141 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [1/5] (7.25ns)   --->   "%v7 = fadd float %v5, %v6" [kernel.cpp:303]   --->   Operation 142 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 3.25>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str22) nounwind" [kernel.cpp:288]   --->   Operation 143 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%v164_0_addr = getelementptr [1536 x float]* %v164_0, i64 0, i64 %sext_ln297" [kernel.cpp:296]   --->   Operation 144 'getelementptr' 'v164_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%v165_0_addr = getelementptr [1536 x float]* %v165_0, i64 0, i64 %sext_ln297" [kernel.cpp:304]   --->   Operation 145 'getelementptr' 'v165_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (3.25ns)   --->   "store float %v4, float* %v164_0_addr, align 4" [kernel.cpp:296]   --->   Operation 146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_19 : Operation 147 [1/1] (3.25ns)   --->   "store float %v7, float* %v165_0_addr, align 4" [kernel.cpp:304]   --->   Operation 147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:288]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v168') with incoming values : ('v168', kernel.cpp:269) [12]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v168') with incoming values : ('v168', kernel.cpp:269) [12]  (0 ns)
	'add' operation ('v168', kernel.cpp:269) [15]  (1.78 ns)

 <State 3>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v170_0_0', kernel.cpp:271) with incoming values : ('add_ln271', kernel.cpp:271) [24]  (0 ns)
	'add' operation ('add_ln272', kernel.cpp:272) [31]  (1.55 ns)
	'getelementptr' operation ('rotated_q_0_addr', kernel.cpp:272) [33]  (0 ns)
	'store' operation ('store_ln272', kernel.cpp:272) of constant 0 on array 'rotated_q[0]', kernel.cpp:268 [34]  (3.25 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v172') with incoming values : ('v172', kernel.cpp:277) [41]  (0 ns)
	'add' operation ('v172', kernel.cpp:277) [44]  (1.78 ns)

 <State 5>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v174_0_0', kernel.cpp:279) with incoming values : ('add_ln279', kernel.cpp:279) [53]  (0 ns)
	'add' operation ('add_ln280', kernel.cpp:280) [60]  (1.55 ns)
	'getelementptr' operation ('rotated_k_0_addr', kernel.cpp:280) [62]  (0 ns)
	'store' operation ('store_ln280', kernel.cpp:280) of constant 0 on array 'rotated_k[0]', kernel.cpp:276 [63]  (3.25 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h2') with incoming values : ('h2', kernel.cpp:286) [72]  (1.77 ns)

 <State 7>: 1.78ns
The critical path consists of the following:
	'phi' operation ('h2') with incoming values : ('h2', kernel.cpp:286) [72]  (0 ns)
	'add' operation ('h2', kernel.cpp:286) [75]  (1.78 ns)

 <State 8>: 4.98ns
The critical path consists of the following:
	'phi' operation ('d2_0_0', kernel.cpp:288) with incoming values : ('add_ln288', kernel.cpp:288) [86]  (0 ns)
	'add' operation ('add_ln290', kernel.cpp:290) [99]  (1.73 ns)
	'getelementptr' operation ('v162_addr', kernel.cpp:290) [101]  (0 ns)
	'load' operation ('v162_load', kernel.cpp:290) on array 'v162' [108]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('q_proj_0_load', kernel.cpp:289) on array 'q_proj_0' [107]  (3.25 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:291) [109]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:291) [109]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:291) [109]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:291) [109]  (5.7 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:295) [113]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:295) [113]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:295) [113]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:295) [113]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:295) [113]  (7.26 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v164_0_addr', kernel.cpp:296) [103]  (0 ns)
	'store' operation ('store_ln296', kernel.cpp:296) of variable 'v4', kernel.cpp:295 on array 'v164_0' [114]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
