{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652339656367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652339656367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 12:44:16 2022 " "Processing started: Thu May 12 12:44:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652339656367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339656367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339656367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652339656666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652339656666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_eight_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_eight_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_eight_v2-behav " "Found design unit 1: mux_eight_v2-behav" {  } { { "mux_eight_v2.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/mux_eight_v2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662854 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_eight_v2 " "Found entity 1: mux_eight_v2" {  } { { "mux_eight_v2.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/mux_eight_v2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_four_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_four_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_four_v2-behav " "Found design unit 1: mux_four_v2-behav" {  } { { "mux_four_v2.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/mux_four_v2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662856 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_four_v2 " "Found entity 1: mux_four_v2" {  } { { "mux_four_v2.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/mux_four_v2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_two_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_two_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_two_v2-behav " "Found design unit 1: mux_two_v2-behav" {  } { { "mux_two_v2.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/mux_two_v2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662857 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_two_v2 " "Found entity 1: mux_two_v2" {  } { { "mux_two_v2.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/mux_two_v2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_four.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_four.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_four-behav " "Found design unit 1: mux_four-behav" {  } { { "mux_four.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/mux_four.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662859 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_four " "Found entity 1: mux_four" {  } { { "mux_four.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/mux_four.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-struct " "Found design unit 1: full_adder-struct" {  } { { "full_adder.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662860 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_adder-struct " "Found design unit 1: sixteen_bit_adder-struct" {  } { { "sixteen_bit_adder.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/sixteen_bit_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662862 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_adder " "Found entity 1: sixteen_bit_adder" {  } { { "sixteen_bit_adder.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/sixteen_bit_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_reg-behav " "Found design unit 1: one_bit_reg-behav" {  } { { "one_bit_reg.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/one_bit_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662863 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_reg " "Found entity 1: one_bit_reg" {  } { { "one_bit_reg.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/one_bit_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_reg-behav " "Found design unit 1: sixteen_bit_reg-behav" {  } { { "sixteen_bit_reg.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/sixteen_bit_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662865 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_reg " "Found entity 1: sixteen_bit_reg" {  } { { "sixteen_bit_reg.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/sixteen_bit_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-struct " "Found design unit 1: alu-struct" {  } { { "alu.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662867 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_six-behav " "Found design unit 1: sign_extend_six-behav" {  } { { "sign_extend.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/sign_extend.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662868 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_six " "Found entity 1: sign_extend_six" {  } { { "sign_extend.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-behav " "Found design unit 1: register_bank-behav" {  } { { "register_bank.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/register_bank.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662870 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-behav " "Found design unit 1: ram-behav" {  } { { "ram.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662872 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_eight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_eight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_eight-behav " "Found design unit 1: mux_eight-behav" {  } { { "mux_eight.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/mux_eight.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662873 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_eight " "Found entity 1: mux_eight" {  } { { "mux_eight.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/mux_eight.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_two.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_two-behav " "Found design unit 1: mux_two-behav" {  } { { "mux_two.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/mux_two.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662875 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_two " "Found entity 1: mux_two" {  } { { "mux_two.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/mux_two.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq_check-struct " "Found design unit 1: eq_check-struct" {  } { { "eq_check.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/eq_check.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662876 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq_check " "Found entity 1: eq_check" {  } { { "eq_check.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/eq_check.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_shift-struct " "Found design unit 1: bit_shift-struct" {  } { { "bit_shift.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/bit_shift.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662878 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_shift " "Found entity 1: bit_shift" {  } { { "bit_shift.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/bit_shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-struct " "Found design unit 1: data_path-struct" {  } { { "data_path.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662880 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-behav " "Found design unit 1: control_path-behav" {  } { { "control_path.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/control_path.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662882 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/control_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitb_risc-struct " "Found design unit 1: iitb_risc-struct" {  } { { "iitb_risc.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662883 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitb_risc " "Found entity 1: iitb_risc" {  } { { "iitb_risc.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652339662883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339662883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iitb_risc " "Elaborating entity \"iitb_risc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652339662918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:dp " "Elaborating entity \"data_path\" for hierarchy \"data_path:dp\"" {  } { { "iitb_risc.vhd" "dp" { Text "C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank data_path:dp\|register_bank:rb " "Elaborating entity \"register_bank\" for hierarchy \"data_path:dp\|register_bank:rb\"" {  } { { "data_path.vhd" "rb" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_reg data_path:dp\|register_bank:rb\|sixteen_bit_reg:r0 " "Elaborating entity \"sixteen_bit_reg\" for hierarchy \"data_path:dp\|register_bank:rb\|sixteen_bit_reg:r0\"" {  } { { "register_bank.vhd" "r0" { Text "C:/Users/admin/Desktop/Acads/trial/register_bank.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_four_v2 data_path:dp\|mux_four_v2:rb_mux_a1 " "Elaborating entity \"mux_four_v2\" for hierarchy \"data_path:dp\|mux_four_v2:rb_mux_a1\"" {  } { { "data_path.vhd" "rb_mux_a1" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_two_v2 data_path:dp\|mux_two_v2:rb_mux_a2 " "Elaborating entity \"mux_two_v2\" for hierarchy \"data_path:dp\|mux_two_v2:rb_mux_a2\"" {  } { { "data_path.vhd" "rb_mux_a2" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_eight data_path:dp\|mux_eight:rb_mux_din " "Elaborating entity \"mux_eight\" for hierarchy \"data_path:dp\|mux_eight:rb_mux_din\"" {  } { { "data_path.vhd" "rb_mux_din" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram data_path:dp\|ram:mem " "Elaborating entity \"ram\" for hierarchy \"data_path:dp\|ram:mem\"" {  } { { "data_path.vhd" "mem" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_two data_path:dp\|mux_two:mem_mux_a " "Elaborating entity \"mux_two\" for hierarchy \"data_path:dp\|mux_two:mem_mux_a\"" {  } { { "data_path.vhd" "mem_mux_a" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_six data_path:dp\|sign_extend_six:se6 " "Elaborating entity \"sign_extend_six\" for hierarchy \"data_path:dp\|sign_extend_six:se6\"" {  } { { "data_path.vhd" "se6" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_shift data_path:dp\|bit_shift:bs " "Elaborating entity \"bit_shift\" for hierarchy \"data_path:dp\|bit_shift:bs\"" {  } { { "data_path.vhd" "bs" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_four data_path:dp\|mux_four:t2_mux_din " "Elaborating entity \"mux_four\" for hierarchy \"data_path:dp\|mux_four:t2_mux_din\"" {  } { { "data_path.vhd" "t2_mux_din" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:dp\|alu:alu_block " "Elaborating entity \"alu\" for hierarchy \"data_path:dp\|alu:alu_block\"" {  } { { "data_path.vhd" "alu_block" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_adder data_path:dp\|alu:alu_block\|sixteen_bit_adder:add_unit " "Elaborating entity \"sixteen_bit_adder\" for hierarchy \"data_path:dp\|alu:alu_block\|sixteen_bit_adder:add_unit\"" {  } { { "alu.vhd" "add_unit" { Text "C:/Users/admin/Desktop/Acads/trial/alu.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder data_path:dp\|alu:alu_block\|sixteen_bit_adder:add_unit\|full_adder:f0 " "Elaborating entity \"full_adder\" for hierarchy \"data_path:dp\|alu:alu_block\|sixteen_bit_adder:add_unit\|full_adder:f0\"" {  } { { "sixteen_bit_adder.vhd" "f0" { Text "C:/Users/admin/Desktop/Acads/trial/sixteen_bit_adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_reg data_path:dp\|one_bit_reg:carry_ccr " "Elaborating entity \"one_bit_reg\" for hierarchy \"data_path:dp\|one_bit_reg:carry_ccr\"" {  } { { "data_path.vhd" "carry_ccr" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_check data_path:dp\|eq_check:ec " "Elaborating entity \"eq_check\" for hierarchy \"data_path:dp\|eq_check:ec\"" {  } { { "data_path.vhd" "ec" { Text "C:/Users/admin/Desktop/Acads/trial/data_path.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path control_path:cp " "Elaborating entity \"control_path\" for hierarchy \"control_path:cp\"" {  } { { "iitb_risc.vhd" "cp" { Text "C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339662953 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_path:dp\|ram:mem\|ram_block " "RAM logic \"data_path:dp\|ram:mem\|ram_block\" is uninferred due to asynchronous read logic" {  } { { "ram.vhd" "ram_block" { Text "C:/Users/admin/Desktop/Acads/trial/ram.vhd" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652339663242 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652339663242 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "211 " "211 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652339663465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652339663614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652339663614 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "iitb_risc.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652339663669 "|iitb_risc|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "iitb_risc.vhd" "" { Text "C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652339663669 "|iitb_risc|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652339663669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652339663669 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652339663669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652339663669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652339663680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 12 12:44:23 2022 " "Processing ended: Thu May 12 12:44:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652339663680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652339663680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652339663680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652339663680 ""}
