# Выходы декодера

Таблица содержит значение активных выходов декодера для каждой инструкции, на каждом такте.

Отдельно выводятся выходы, когда номер текущего такта не имеет значения (ни один из входов Tx декодера не активен, `TX`).

Из таблицы исключены выходы декодера 121 (`/IR6`) и 126 (`/IR7`), которые используются только в логике условных переходов и сильно спамят в таблице.

|IR|T0|T1|T2|T3|T4|T5|TX|
|---|---|---|---|---|---|---|---|
|0x00: BRK|34: T0 ANY, 87: BRK RTI (T0), 94: BRK RTI (TX)|94: BRK RTI (TX)|28: T2, 33: LEFT_ALL (T2), 35: STK2, 57: BRK JSR RTI RTS Push/pull (T2), 77: BRK (T2), 94: BRK RTI (TX)|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 86: T3 ANY, 94: BRK RTI (TX)|37: BRK JSR (T4), 85: T4 ANY, 94: BRK RTI (TX), 98: BRK (T4)|22: BRK5, 94: BRK RTI (TX)|94: BRK RTI (TX)|
|0x01: ORA X,ind|32: ORA (T0), 34: T0 ANY, 65: ALL ODD (T0)|59: UPPER ODD (T1)|8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 82: ALU indirect (T2)|39: OP X, ind (T3), 86: T3 ANY|45: OP X, ind (T4), 85: T4 ANY|89: OP X, ind (T5), 124: Memory indirect (T5)||
|0x02: ??? ---|34: T0 ANY, 55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|28: T2, 33: LEFT_ALL (T2), 55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x03: ??? ---|32: ORA (T0), 34: T0 ANY, 55: ASL ROL (TX), 65: ALL ODD (T0), 107: ASL ROL (TX)|55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX)|8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 55: ASL ROL (TX), 82: ALU indirect (T2), 107: ASL ROL (TX)|39: OP X, ind (T3), 55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX)|45: OP X, ind (T4), 55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 89: OP X, ind (T5), 107: ASL ROL (TX), 124: Memory indirect (T5)|55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x04: ??? ---|34: T0 ANY||28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 86: T3 ANY|85: T4 ANY|||
|0x05: ORA zpg  |32: ORA (T0), 34: T0 ANY, 65: ALL ODD (T0)|59: UPPER ODD (T1)|28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|86: T3 ANY|85: T4 ANY|||
|0x06: ASL zpg  |34: T0 ANY, 55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|28: T2, 33: LEFT_ALL (T2), 55: ASL ROL (TX), 81: zero page (T2), 107: ASL ROL (TX), 123: Memory zero page (T2)|55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x07: ??? ---|32: ORA (T0), 34: T0 ANY, 55: ASL ROL (TX), 65: ALL ODD (T0), 107: ASL ROL (TX)|55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX)|28: T2, 33: LEFT_ALL (T2), 55: ASL ROL (TX), 81: zero page (T2), 107: ASL ROL (TX), 123: Memory zero page (T2)|55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x08: PHP|23: Push (T0), 34: T0 ANY, 128: IMPL, 129: pp|128: IMPL, 129: pp|28: T2, 35: STK2, 57: BRK JSR RTI RTS Push/pull (T2), 83: ABS/2, 99: PHP (T2), 100: Push (T2), 128: IMPL, 129: pp|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL, 129: pp|85: T4 ANY, 128: IMPL, 129: pp|128: IMPL, 129: pp|128: IMPL, 129: pp|
|0x09: ORA #    |32: ORA (T0), 34: T0 ANY, 65: ALL ODD (T0), 128: IMPL|59: UPPER ODD (T1), 128: IMPL|28: T2, 83: ABS/2, 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL|85: T4 ANY, 128: IMPL|128: IMPL|128: IMPL|
|0x0A: ASL A  |34: T0 ANY, 55: ASL ROL (TX), 67: ASL ROL LSR ROR (T0), 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 61: ASL ROL LSR ROR (T1), 107: ASL ROL (TX), 118: ASL ROL (T1), 128: IMPL|28: T2, 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|
|0x0B: ??? ---|32: ORA (T0), 34: T0 ANY, 55: ASL ROL (TX), 65: ALL ODD (T0), 67: ASL ROL LSR ROR (T0), 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 59: UPPER ODD (T1), 61: ASL ROL LSR ROR (T1), 107: ASL ROL (TX), 118: ASL ROL (T1), 128: IMPL|28: T2, 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|
|0x0C: ??? ---|34: T0 ANY||28: T2, 31: ALU absolute (T2), 83: ABS/2|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|85: T4 ANY|||
|0x0D: ORA abs  |32: ORA (T0), 34: T0 ANY, 65: ALL ODD (T0)|59: UPPER ODD (T1)|28: T2, 31: ALU absolute (T2), 83: ABS/2|86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|85: T4 ANY|||
|0x0E: ASL abs  |34: T0 ANY, 55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|28: T2, 31: ALU absolute (T2), 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX)|55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 107: ASL ROL (TX), 122: Memory absolute (T3)|55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x0F: ??? ---|32: ORA (T0), 34: T0 ANY, 55: ASL ROL (TX), 65: ALL ODD (T0), 107: ASL ROL (TX)|55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX)|28: T2, 31: ALU absolute (T2), 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX)|55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 107: ASL ROL (TX), 122: Memory absolute (T3)|55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x10: BPL rel|34: T0 ANY, 73: BR0||28: T2, 33: LEFT_ALL (T2), 80: BR2|86: T3 ANY, 93: BR3|85: T4 ANY|||
|0x11: ORA ind,Y|32: ORA (T0), 34: T0 ANY, 65: ALL ODD (T0)|59: UPPER ODD (T1)|28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 82: ALU indirect (T2)|1: OP ind, Y (T3), 46: OP ind, Y (T3), 86: T3 ANY|40: OP ind, Y (T4), 85: T4 ANY, 91: OP ind, Y (T4)|72: OP ind,Y (T5), 124: Memory indirect (T5)||
|0x12: ??? ---|34: T0 ANY, 55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|28: T2, 33: LEFT_ALL (T2), 55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x13: ??? ---|32: ORA (T0), 34: T0 ANY, 55: ASL ROL (TX), 65: ALL ODD (T0), 107: ASL ROL (TX)|55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX)|28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 55: ASL ROL (TX), 82: ALU indirect (T2), 107: ASL ROL (TX)|1: OP ind, Y (T3), 46: OP ind, Y (T3), 55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX)|40: OP ind, Y (T4), 55: ASL ROL (TX), 85: T4 ANY, 91: OP ind, Y (T4), 107: ASL ROL (TX)|55: ASL ROL (TX), 72: OP ind,Y (T5), 107: ASL ROL (TX), 124: Memory indirect (T5)|55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x14: ??? ---|34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0x15: ORA zpg,X|32: ORA (T0), 34: T0 ANY, 65: ALL ODD (T0)|59: UPPER ODD (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0x16: ASL zpg,X|34: T0 ANY, 55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 55: ASL ROL (TX), 81: zero page (T2), 107: ASL ROL (TX)|55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX), 111: Memory zero page X/Y (T3)|55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x17: ??? ---|32: ORA (T0), 34: T0 ANY, 55: ASL ROL (TX), 65: ALL ODD (T0), 107: ASL ROL (TX)|55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 55: ASL ROL (TX), 81: zero page (T2), 107: ASL ROL (TX)|55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX), 111: Memory zero page X/Y (T3)|55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x18: CLC|34: T0 ANY, 110: CLC SEC (T0), 128: IMPL|128: IMPL|28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0x19: ORA abs,Y|32: ORA (T0), 34: T0 ANY, 65: ALL ODD (T0), 128: IMPL|59: UPPER ODD (T1), 128: IMPL|2: OP abs, Y (T2), 28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0x1A: ??? ---|34: T0 ANY, 55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|28: T2, 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX), 128: IMPL|42: RIGHT ODD (T3), 55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 71: OP abs,XY (T4), 85: T4 ANY, 107: ASL ROL (TX), 125: Memory absolute X/Y (T4), 128: IMPL|55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|
|0x1B: ??? ---|32: ORA (T0), 34: T0 ANY, 55: ASL ROL (TX), 65: ALL ODD (T0), 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX), 128: IMPL|2: OP abs, Y (T2), 28: T2, 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX), 128: IMPL|42: RIGHT ODD (T3), 55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 71: OP abs,XY (T4), 85: T4 ANY, 107: ASL ROL (TX), 125: Memory absolute X/Y (T4), 128: IMPL|55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|
|0x1C: ??? ---|34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0x1D: ORA abs,X|32: ORA (T0), 34: T0 ANY, 65: ALL ODD (T0)|59: UPPER ODD (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0x1E: ASL abs,X|34: T0 ANY, 55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX)|42: RIGHT ODD (T3), 55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 107: ASL ROL (TX)|55: ASL ROL (TX), 71: OP abs,XY (T4), 85: T4 ANY, 107: ASL ROL (TX), 125: Memory absolute X/Y (T4)|55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x1F: ??? ---|32: ORA (T0), 34: T0 ANY, 55: ASL ROL (TX), 65: ALL ODD (T0), 107: ASL ROL (TX)|55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX)|42: RIGHT ODD (T3), 55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 107: ASL ROL (TX)|55: ASL ROL (TX), 71: OP abs,XY (T4), 85: T4 ANY, 107: ASL ROL (TX), 125: Memory absolute X/Y (T4)|55: ASL ROL (TX), 107: ASL ROL (TX)|55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x20: JSR abs|21: JSR (T0), 34: T0 ANY, 95: JSR (TX)|95: JSR (TX)|28: T2, 33: LEFT_ALL (T2), 35: STK2, 48: JSR2, 57: BRK JSR RTI RTS Push/pull (T2), 95: JSR (TX)|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 78: JSR (T3), 86: T3 ANY, 95: JSR (TX)|37: BRK JSR (T4), 85: T4 ANY, 95: JSR (TX)|56: JSR/5, 95: JSR (TX), 103: JSR (T5)|95: JSR (TX)|
|0x21: AND X,ind|34: T0 ANY, 65: ALL ODD (T0), 70: AND0|59: UPPER ODD (T1)|8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 82: ALU indirect (T2)|39: OP X, ind (T3), 86: T3 ANY|45: OP X, ind (T4), 85: T4 ANY|89: OP X, ind (T5), 124: Memory indirect (T5)||
|0x22: ??? ---|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|28: T2, 33: LEFT_ALL (T2), 53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x23: ??? ---|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 65: ALL ODD (T0), 70: AND0, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX)|8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 53: ROL (TX), 55: ASL ROL (TX), 82: ALU indirect (T2), 107: ASL ROL (TX)|39: OP X, ind (T3), 53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX)|45: OP X, ind (T4), 53: ROL (TX), 55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 89: OP X, ind (T5), 107: ASL ROL (TX), 124: Memory indirect (T5)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x24: BIT zpg|34: T0 ANY, 69: BIT0, 113: BIT (T0)|109: BIT (T1)|28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 86: T3 ANY|85: T4 ANY|||
|0x25: AND zpg  |34: T0 ANY, 65: ALL ODD (T0), 70: AND0|59: UPPER ODD (T1)|28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|86: T3 ANY|85: T4 ANY|||
|0x26: ROL zpg  |34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|28: T2, 33: LEFT_ALL (T2), 53: ROL (TX), 55: ASL ROL (TX), 81: zero page (T2), 107: ASL ROL (TX), 123: Memory zero page (T2)|53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x27: ??? ---|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 65: ALL ODD (T0), 70: AND0, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX)|28: T2, 33: LEFT_ALL (T2), 53: ROL (TX), 55: ASL ROL (TX), 81: zero page (T2), 107: ASL ROL (TX), 123: Memory zero page (T2)|53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x28: PLP|34: T0 ANY, 43: Pull (TX), 114: PLP (T0), 128: IMPL, 129: pp|43: Pull (TX), 128: IMPL, 129: pp|28: T2, 35: STK2, 43: Pull (TX), 57: BRK JSR RTI RTS Push/pull (T2), 83: ABS/2, 128: IMPL, 129: pp|25: Pull (T3), 36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 43: Pull (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 105: Pull (T3), 128: IMPL, 129: pp|43: Pull (TX), 85: T4 ANY, 128: IMPL, 129: pp|43: Pull (TX), 128: IMPL, 129: pp|43: Pull (TX), 128: IMPL, 129: pp|
|0x29: AND #    |34: T0 ANY, 65: ALL ODD (T0), 70: AND0, 128: IMPL|59: UPPER ODD (T1), 128: IMPL|28: T2, 83: ABS/2, 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL|85: T4 ANY, 128: IMPL|128: IMPL|128: IMPL|
|0x2A: ROL A  |34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 67: ASL ROL LSR ROR (T0), 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 61: ASL ROL LSR ROR (T1), 107: ASL ROL (TX), 118: ASL ROL (T1), 128: IMPL|28: T2, 53: ROL (TX), 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|
|0x2B: ??? ---|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 65: ALL ODD (T0), 67: ASL ROL LSR ROR (T0), 70: AND0, 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 59: UPPER ODD (T1), 61: ASL ROL LSR ROR (T1), 107: ASL ROL (TX), 118: ASL ROL (T1), 128: IMPL|28: T2, 53: ROL (TX), 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|
|0x2C: BIT abs|34: T0 ANY, 69: BIT0, 113: BIT (T0)|109: BIT (T1)|28: T2, 31: ALU absolute (T2), 83: ABS/2|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|85: T4 ANY|||
|0x2D: AND abs  |34: T0 ANY, 65: ALL ODD (T0), 70: AND0|59: UPPER ODD (T1)|28: T2, 31: ALU absolute (T2), 83: ABS/2|86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|85: T4 ANY|||
|0x2E: ROL abs  |34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|28: T2, 31: ALU absolute (T2), 53: ROL (TX), 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 107: ASL ROL (TX), 122: Memory absolute (T3)|53: ROL (TX), 55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x2F: ??? ---|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 65: ALL ODD (T0), 70: AND0, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX)|28: T2, 31: ALU absolute (T2), 53: ROL (TX), 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 107: ASL ROL (TX), 122: Memory absolute (T3)|53: ROL (TX), 55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x30: BMI rel|34: T0 ANY, 73: BR0||28: T2, 33: LEFT_ALL (T2), 80: BR2|86: T3 ANY, 93: BR3|85: T4 ANY|||
|0x31: AND ind,Y|34: T0 ANY, 65: ALL ODD (T0), 70: AND0|59: UPPER ODD (T1)|28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 82: ALU indirect (T2)|1: OP ind, Y (T3), 46: OP ind, Y (T3), 86: T3 ANY|40: OP ind, Y (T4), 85: T4 ANY, 91: OP ind, Y (T4)|72: OP ind,Y (T5), 124: Memory indirect (T5)||
|0x32: ??? ---|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|28: T2, 33: LEFT_ALL (T2), 53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x33: ??? ---|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 65: ALL ODD (T0), 70: AND0, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX)|28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 53: ROL (TX), 55: ASL ROL (TX), 82: ALU indirect (T2), 107: ASL ROL (TX)|1: OP ind, Y (T3), 46: OP ind, Y (T3), 53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX)|40: OP ind, Y (T4), 53: ROL (TX), 55: ASL ROL (TX), 85: T4 ANY, 91: OP ind, Y (T4), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 72: OP ind,Y (T5), 107: ASL ROL (TX), 124: Memory indirect (T5)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x34: ??? ---|34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0x35: AND zpg,X|34: T0 ANY, 65: ALL ODD (T0), 70: AND0|59: UPPER ODD (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0x36: ROL zpg,X|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 53: ROL (TX), 55: ASL ROL (TX), 81: zero page (T2), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX), 111: Memory zero page X/Y (T3)|53: ROL (TX), 55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x37: ??? ---|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 65: ALL ODD (T0), 70: AND0, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 53: ROL (TX), 55: ASL ROL (TX), 81: zero page (T2), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 107: ASL ROL (TX), 111: Memory zero page X/Y (T3)|53: ROL (TX), 55: ASL ROL (TX), 85: T4 ANY, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x38: SEC|34: T0 ANY, 110: CLC SEC (T0), 128: IMPL|128: IMPL|28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0x39: AND abs,Y|34: T0 ANY, 65: ALL ODD (T0), 70: AND0, 128: IMPL|59: UPPER ODD (T1), 128: IMPL|2: OP abs, Y (T2), 28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0x3A: ??? ---|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|28: T2, 53: ROL (TX), 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX), 128: IMPL|42: RIGHT ODD (T3), 53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 71: OP abs,XY (T4), 85: T4 ANY, 107: ASL ROL (TX), 125: Memory absolute X/Y (T4), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|
|0x3B: ??? ---|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 65: ALL ODD (T0), 70: AND0, 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX), 128: IMPL|2: OP abs, Y (T2), 28: T2, 53: ROL (TX), 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX), 128: IMPL|42: RIGHT ODD (T3), 53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 71: OP abs,XY (T4), 85: T4 ANY, 107: ASL ROL (TX), 125: Memory absolute X/Y (T4), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX), 128: IMPL|
|0x3C: ??? ---|34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0x3D: AND abs,X|34: T0 ANY, 65: ALL ODD (T0), 70: AND0|59: UPPER ODD (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0x3E: ROL abs,X|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 53: ROL (TX), 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX)|42: RIGHT ODD (T3), 53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 71: OP abs,XY (T4), 85: T4 ANY, 107: ASL ROL (TX), 125: Memory absolute X/Y (T4)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x3F: ??? ---|34: T0 ANY, 53: ROL (TX), 55: ASL ROL (TX), 65: ALL ODD (T0), 70: AND0, 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 59: UPPER ODD (T1), 107: ASL ROL (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 53: ROL (TX), 55: ASL ROL (TX), 83: ABS/2, 107: ASL ROL (TX)|42: RIGHT ODD (T3), 53: ROL (TX), 55: ASL ROL (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 71: OP abs,XY (T4), 85: T4 ANY, 107: ASL ROL (TX), 125: Memory absolute X/Y (T4)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|53: ROL (TX), 55: ASL ROL (TX), 107: ASL ROL (TX)|
|0x40: RTI|34: T0 ANY, 47: RET (TX), 87: BRK RTI (T0), 94: BRK RTI (TX)|47: RET (TX), 94: BRK RTI (TX)|28: T2, 33: LEFT_ALL (T2), 35: STK2, 47: RET (TX), 57: BRK JSR RTI RTS Push/pull (T2), 94: BRK RTI (TX)|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 47: RET (TX), 86: T3 ANY, 94: BRK RTI (TX)|38: RTI (T4), 47: RET (TX), 85: T4 ANY, 94: BRK RTI (TX), 115: RTI (T4)|26: RTI/5, 47: RET (TX), 94: BRK RTI (TX), 102: RTI RTS (T5)|47: RET (TX), 94: BRK RTI (TX)|
|0x41: EOR X,ind|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0)|59: UPPER ODD (T1)|8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 82: ALU indirect (T2)|39: OP X, ind (T3), 86: T3 ANY|45: OP X, ind (T4), 85: T4 ANY|89: OP X, ind (T5), 124: Memory indirect (T5)||
|0x42: ??? ---|34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x43: ??? ---|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|59: UPPER ODD (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 82: ALU indirect (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|39: OP X, ind (T3), 76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|45: OP X, ind (T4), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 89: OP X, ind (T5), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 124: Memory indirect (T5)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x44: ??? ---|34: T0 ANY||28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 86: T3 ANY|85: T4 ANY|||
|0x45: EOR zpg  |29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0)|59: UPPER ODD (T1)|28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|86: T3 ANY|85: T4 ANY|||
|0x46: LSR zpg  |34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 123: Memory zero page (T2)|76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x47: ??? ---|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|59: UPPER ODD (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 123: Memory zero page (T2)|76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x48: PHA|23: Push (T0), 34: T0 ANY, 128: IMPL, 129: pp|128: IMPL, 129: pp|28: T2, 35: STK2, 57: BRK JSR RTI RTS Push/pull (T2), 74: PHA (T2), 83: ABS/2, 100: Push (T2), 128: IMPL, 129: pp|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL, 129: pp|85: T4 ANY, 128: IMPL, 129: pp|128: IMPL, 129: pp|128: IMPL, 129: pp|
|0x49: EOR #    |29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0), 128: IMPL|59: UPPER ODD (T1), 128: IMPL|28: T2, 83: ABS/2, 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL|85: T4 ANY, 128: IMPL|128: IMPL|128: IMPL|
|0x4A: LSR A  |34: T0 ANY, 67: ASL ROL LSR ROR (T0), 75: LSR ROR (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|61: ASL ROL LSR ROR (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|28: T2, 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0x4B: ??? ---|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0), 67: ASL ROL LSR ROR (T0), 75: LSR ROR (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|59: UPPER ODD (T1), 61: ASL ROL LSR ROR (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|28: T2, 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0x4C: JMP abs|30: JMP (excluder for D31) (TX), 34: T0 ANY, 88: JMP (T0), 96: JMP (TX)|30: JMP (excluder for D31) (TX), 96: JMP (TX)|28: T2, 30: JMP (excluder for D31) (TX), 31: ALU absolute (T2), 83: ABS/2, 96: JMP (TX), 104: JMP abs (T2)|30: JMP (excluder for D31) (TX), 36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 54: JMP ind (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 96: JMP (TX), 122: Memory absolute (T3)|30: JMP (excluder for D31) (TX), 85: T4 ANY, 96: JMP (TX), 101: JMP/4|30: JMP (excluder for D31) (TX), 96: JMP (TX)|30: JMP (excluder for D31) (TX), 96: JMP (TX)|
|0x4D: EOR abs  |29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0)|59: UPPER ODD (T1)|28: T2, 31: ALU absolute (T2), 83: ABS/2|86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|85: T4 ANY|||
|0x4E: LSR abs  |34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 31: ALU absolute (T2), 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 122: Memory absolute (T3)|76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x4F: ??? ---|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|59: UPPER ODD (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 31: ALU absolute (T2), 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 122: Memory absolute (T3)|76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x50: BVC rel|34: T0 ANY, 73: BR0||28: T2, 33: LEFT_ALL (T2), 80: BR2|86: T3 ANY, 93: BR3|85: T4 ANY|||
|0x51: EOR ind,Y|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0)|59: UPPER ODD (T1)|28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 82: ALU indirect (T2)|1: OP ind, Y (T3), 46: OP ind, Y (T3), 86: T3 ANY|40: OP ind, Y (T4), 85: T4 ANY, 91: OP ind, Y (T4)|72: OP ind,Y (T5), 124: Memory indirect (T5)||
|0x52: ??? ---|34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x53: ??? ---|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|59: UPPER ODD (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 76: LSR ROR (TX), 82: ALU indirect (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|1: OP ind, Y (T3), 46: OP ind, Y (T3), 76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|40: OP ind, Y (T4), 76: LSR ROR (TX), 85: T4 ANY, 91: OP ind, Y (T4), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|72: OP ind,Y (T5), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 124: Memory indirect (T5)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x54: ??? ---|34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0x55: EOR zpg,X|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0)|59: UPPER ODD (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0x56: LSR zpg,X|34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 111: Memory zero page X/Y (T3)|76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x57: ??? ---|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|59: UPPER ODD (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 111: Memory zero page X/Y (T3)|76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x58: CLI|34: T0 ANY, 108: CLI SEI (T0), 128: IMPL|128: IMPL|28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0x59: EOR abs,Y|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0), 128: IMPL|59: UPPER ODD (T1), 128: IMPL|2: OP abs, Y (T2), 28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0x5A: ??? ---|34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|28: T2, 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|42: RIGHT ODD (T3), 76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|71: OP abs,XY (T4), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4), 128: IMPL|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0x5B: ??? ---|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|59: UPPER ODD (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|2: OP abs, Y (T2), 28: T2, 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|42: RIGHT ODD (T3), 76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|71: OP abs,XY (T4), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4), 128: IMPL|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0x5C: ??? ---|34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0x5D: EOR abs,X|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0)|59: UPPER ODD (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0x5E: LSR abs,X|34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|42: RIGHT ODD (T3), 76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|71: OP abs,XY (T4), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x5F: ??? ---|29: EOR (T0), 34: T0 ANY, 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|59: UPPER ODD (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|42: RIGHT ODD (T3), 76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|71: OP abs,XY (T4), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x60: RTS|34: T0 ANY, 47: RET (TX)|47: RET (TX)|28: T2, 33: LEFT_ALL (T2), 35: STK2, 47: RET (TX), 57: BRK JSR RTI RTS Push/pull (T2)|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 47: RET (TX), 86: T3 ANY|24: RTS (T4), 47: RET (TX), 85: T4 ANY|47: RET (TX), 84: RTS/5, 102: RTI RTS (T5)|47: RET (TX)|
|0x61: ADC X,ind|34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0)|59: UPPER ODD (T1), 60: ADC SBC (T1), 112: ADC SBC (T1)|8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 82: ALU indirect (T2)|39: OP X, ind (T3), 86: T3 ANY|45: OP X, ind (T4), 85: T4 ANY|89: OP X, ind (T5), 124: Memory indirect (T5)||
|0x62: ??? ---|27: ROR (TX), 34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x63: ??? ---|27: ROR (TX), 34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 59: UPPER ODD (T1), 60: ADC SBC (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1)|8: OP ind, X (T2), 27: ROR (TX), 28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 82: ALU indirect (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 39: OP X, ind (T3), 76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 45: OP X, ind (T4), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 89: OP X, ind (T5), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 124: Memory indirect (T5)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x64: ??? ---|34: T0 ANY||28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 86: T3 ANY|85: T4 ANY|||
|0x65: ADC zpg  |34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0)|59: UPPER ODD (T1), 60: ADC SBC (T1), 112: ADC SBC (T1)|28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|86: T3 ANY|85: T4 ANY|||
|0x66: ROR zpg  |27: ROR (TX), 34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 123: Memory zero page (T2)|27: ROR (TX), 76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x67: ??? ---|27: ROR (TX), 34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 59: UPPER ODD (T1), 60: ADC SBC (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1)|27: ROR (TX), 28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 123: Memory zero page (T2)|27: ROR (TX), 76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x68: PLA|34: T0 ANY, 43: Pull (TX), 63: PLA (T0), 128: IMPL, 129: pp|43: Pull (TX), 128: IMPL, 129: pp|28: T2, 35: STK2, 43: Pull (TX), 57: BRK JSR RTI RTS Push/pull (T2), 83: ABS/2, 128: IMPL, 129: pp|25: Pull (T3), 36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 43: Pull (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 105: Pull (T3), 128: IMPL, 129: pp|43: Pull (TX), 85: T4 ANY, 128: IMPL, 129: pp|43: Pull (TX), 128: IMPL, 129: pp|43: Pull (TX), 128: IMPL, 129: pp|
|0x69: ADC #    |34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0), 128: IMPL|59: UPPER ODD (T1), 60: ADC SBC (T1), 112: ADC SBC (T1), 128: IMPL|28: T2, 83: ABS/2, 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL|85: T4 ANY, 128: IMPL|128: IMPL|128: IMPL|
|0x6A: ROR A  |27: ROR (TX), 34: T0 ANY, 67: ASL ROL LSR ROR (T0), 75: LSR ROR (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 61: ASL ROL LSR ROR (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 28: T2, 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0x6B: ??? ---|27: ROR (TX), 34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0), 67: ASL ROL LSR ROR (T0), 75: LSR ROR (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 59: UPPER ODD (T1), 60: ADC SBC (T1), 61: ASL ROL LSR ROR (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1), 128: IMPL|27: ROR (TX), 28: T2, 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0x6C: JMP ind|30: JMP (excluder for D31) (TX), 34: T0 ANY, 88: JMP (T0), 96: JMP (TX)|30: JMP (excluder for D31) (TX), 96: JMP (TX)|28: T2, 30: JMP (excluder for D31) (TX), 31: ALU absolute (T2), 83: ABS/2, 96: JMP (TX)|30: JMP (excluder for D31) (TX), 36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 54: JMP ind (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 96: JMP (TX), 122: Memory absolute (T3)|30: JMP (excluder for D31) (TX), 85: T4 ANY, 96: JMP (TX), 101: JMP/4|30: JMP (excluder for D31) (TX), 96: JMP (TX)|30: JMP (excluder for D31) (TX), 96: JMP (TX)|
|0x6D: ADC abs  |34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0)|59: UPPER ODD (T1), 60: ADC SBC (T1), 112: ADC SBC (T1)|28: T2, 31: ALU absolute (T2), 83: ABS/2|86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|85: T4 ANY|||
|0x6E: ROR abs  |27: ROR (TX), 34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 28: T2, 31: ALU absolute (T2), 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 122: Memory absolute (T3)|27: ROR (TX), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x6F: ??? ---|27: ROR (TX), 34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 59: UPPER ODD (T1), 60: ADC SBC (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1)|27: ROR (TX), 28: T2, 31: ALU absolute (T2), 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 122: Memory absolute (T3)|27: ROR (TX), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x70: BVS rel|34: T0 ANY, 73: BR0||28: T2, 33: LEFT_ALL (T2), 80: BR2|86: T3 ANY, 93: BR3|85: T4 ANY|||
|0x71: ADC ind,Y|34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0)|59: UPPER ODD (T1), 60: ADC SBC (T1), 112: ADC SBC (T1)|28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 82: ALU indirect (T2)|1: OP ind, Y (T3), 46: OP ind, Y (T3), 86: T3 ANY|40: OP ind, Y (T4), 85: T4 ANY, 91: OP ind, Y (T4)|72: OP ind,Y (T5), 124: Memory indirect (T5)||
|0x72: ??? ---|27: ROR (TX), 34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x73: ??? ---|27: ROR (TX), 34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 59: UPPER ODD (T1), 60: ADC SBC (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1)|27: ROR (TX), 28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 76: LSR ROR (TX), 82: ALU indirect (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|1: OP ind, Y (T3), 27: ROR (TX), 46: OP ind, Y (T3), 76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 40: OP ind, Y (T4), 76: LSR ROR (TX), 85: T4 ANY, 91: OP ind, Y (T4), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 72: OP ind,Y (T5), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 124: Memory indirect (T5)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x74: ??? ---|34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0x75: ADC zpg,X|34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0)|59: UPPER ODD (T1), 60: ADC SBC (T1), 112: ADC SBC (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0x76: ROR zpg,X|27: ROR (TX), 34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 27: ROR (TX), 28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 111: Memory zero page X/Y (T3)|27: ROR (TX), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x77: ??? ---|27: ROR (TX), 34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 59: UPPER ODD (T1), 60: ADC SBC (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 27: ROR (TX), 28: T2, 33: LEFT_ALL (T2), 76: LSR ROR (TX), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 111: Memory zero page X/Y (T3)|27: ROR (TX), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x78: SEI|34: T0 ANY, 108: CLI SEI (T0), 128: IMPL|128: IMPL|28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0x79: ADC abs,Y|34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0), 128: IMPL|59: UPPER ODD (T1), 60: ADC SBC (T1), 112: ADC SBC (T1), 128: IMPL|2: OP abs, Y (T2), 28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0x7A: ??? ---|27: ROR (TX), 34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 28: T2, 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 42: RIGHT ODD (T3), 76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 71: OP abs,XY (T4), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0x7B: ??? ---|27: ROR (TX), 34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 59: UPPER ODD (T1), 60: ADC SBC (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1), 128: IMPL|2: OP abs, Y (T2), 27: ROR (TX), 28: T2, 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 42: RIGHT ODD (T3), 76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 71: OP abs,XY (T4), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0x7C: ??? ---|34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0x7D: ADC abs,X|34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0)|59: UPPER ODD (T1), 60: ADC SBC (T1), 112: ADC SBC (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0x7E: ROR abs,X|27: ROR (TX), 34: T0 ANY, 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 27: ROR (TX), 28: T2, 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 42: RIGHT ODD (T3), 76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 71: OP abs,XY (T4), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x7F: ??? ---|27: ROR (TX), 34: T0 ANY, 52: ADC SBC (T0), 65: ALL ODD (T0), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 59: UPPER ODD (T1), 60: ADC SBC (T1), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 27: ROR (TX), 28: T2, 76: LSR ROR (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 42: RIGHT ODD (T3), 76: LSR ROR (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 71: OP abs,XY (T4), 76: LSR ROR (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|27: ROR (TX), 76: LSR ROR (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0x80: ??? ---|34: T0 ANY, 97: STORE (TX)|97: STORE (TX)|28: T2, 33: LEFT_ALL (T2), 97: STORE (TX)|86: T3 ANY, 97: STORE (TX)|85: T4 ANY, 97: STORE (TX)|97: STORE (TX)|97: STORE (TX)|
|0x81: STA X,ind|34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 79: STA (TX), 82: ALU indirect (T2), 97: STORE (TX)|39: OP X, ind (T3), 79: STA (TX), 86: T3 ANY, 97: STORE (TX)|45: OP X, ind (T4), 79: STA (TX), 85: T4 ANY, 97: STORE (TX)|79: STA (TX), 89: OP X, ind (T5), 97: STORE (TX), 124: Memory indirect (T5)|79: STA (TX), 97: STORE (TX)|
|0x82: ??? ---|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 34: T0 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 33: LEFT_ALL (T2), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 86: T3 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 85: T4 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|
|0x83: ??? ---|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 8: OP ind, X (T2), 12: STX TXA TXS (TX), 28: T2, 33: LEFT_ALL (T2), 79: STA (TX), 82: ALU indirect (T2), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 39: OP X, ind (T3), 79: STA (TX), 86: T3 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 45: OP X, ind (T4), 79: STA (TX), 85: T4 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 89: OP X, ind (T5), 97: STORE (TX), 124: Memory indirect (T5)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|
|0x84: STY zpg|0: STY (TX), 34: T0 ANY, 97: STORE (TX)|0: STY (TX), 97: STORE (TX)|0: STY (TX), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 97: STORE (TX), 123: Memory zero page (T2)|0: STY (TX), 86: T3 ANY, 97: STORE (TX)|0: STY (TX), 85: T4 ANY, 97: STORE (TX)|0: STY (TX), 97: STORE (TX)|0: STY (TX), 97: STORE (TX)|
|0x85: STA zpg  |34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|28: T2, 33: LEFT_ALL (T2), 79: STA (TX), 81: zero page (T2), 97: STORE (TX), 123: Memory zero page (T2)|79: STA (TX), 86: T3 ANY, 97: STORE (TX)|79: STA (TX), 85: T4 ANY, 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|
|0x86: STX zpg  |7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 34: T0 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 97: STORE (TX), 123: Memory zero page (T2)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 86: T3 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 85: T4 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|
|0x87: ??? ---|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 33: LEFT_ALL (T2), 79: STA (TX), 81: zero page (T2), 97: STORE (TX), 123: Memory zero page (T2)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 86: T3 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 85: T4 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|
|0x88: DEY|3: DEY INY (T0), 34: T0 ANY, 97: STORE (TX), 128: IMPL|18: DEY INY (T1), 97: STORE (TX), 128: IMPL|28: T2, 83: ABS/2, 97: STORE (TX), 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 97: STORE (TX), 128: IMPL|85: T4 ANY, 97: STORE (TX), 128: IMPL|97: STORE (TX), 128: IMPL|97: STORE (TX), 128: IMPL|
|0x89: ??? ---  |34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX), 128: IMPL|79: STA (TX), 97: STORE (TX), 128: IMPL|28: T2, 79: STA (TX), 83: ABS/2, 97: STORE (TX), 128: IMPL|79: STA (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 97: STORE (TX), 128: IMPL|79: STA (TX), 85: T4 ANY, 97: STORE (TX), 128: IMPL|79: STA (TX), 97: STORE (TX), 128: IMPL|79: STA (TX), 97: STORE (TX), 128: IMPL|
|0x8A: TXA    |7: LDX STX A<->X S<->X (TX), 9: TXA (T0), 12: STX TXA TXS (TX), 34: T0 ANY, 62: TXA (T0), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 83: ABS/2, 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 85: T4 ANY, 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX), 128: IMPL|
|0x8B: ??? ---|7: LDX STX A<->X S<->X (TX), 9: TXA (T0), 12: STX TXA TXS (TX), 34: T0 ANY, 62: TXA (T0), 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 79: STA (TX), 83: ABS/2, 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 85: T4 ANY, 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX), 128: IMPL|
|0x8C: STY abs|0: STY (TX), 34: T0 ANY, 97: STORE (TX)|0: STY (TX), 97: STORE (TX)|0: STY (TX), 28: T2, 31: ALU absolute (T2), 83: ABS/2, 97: STORE (TX)|0: STY (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 97: STORE (TX), 122: Memory absolute (T3)|0: STY (TX), 85: T4 ANY, 97: STORE (TX)|0: STY (TX), 97: STORE (TX)|0: STY (TX), 97: STORE (TX)|
|0x8D: STA abs  |34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|28: T2, 31: ALU absolute (T2), 79: STA (TX), 83: ABS/2, 97: STORE (TX)|79: STA (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 97: STORE (TX), 122: Memory absolute (T3)|79: STA (TX), 85: T4 ANY, 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|
|0x8E: STX abs  |7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 34: T0 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 31: ALU absolute (T2), 83: ABS/2, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 97: STORE (TX), 122: Memory absolute (T3)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 85: T4 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|
|0x8F: ??? ---|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 31: ALU absolute (T2), 79: STA (TX), 83: ABS/2, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 97: STORE (TX), 122: Memory absolute (T3)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 85: T4 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|
|0x90: BCC rel|34: T0 ANY, 73: BR0, 97: STORE (TX)|97: STORE (TX)|28: T2, 33: LEFT_ALL (T2), 80: BR2, 97: STORE (TX)|86: T3 ANY, 93: BR3, 97: STORE (TX)|85: T4 ANY, 97: STORE (TX)|97: STORE (TX)|97: STORE (TX)|
|0x91: STA ind,Y|34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 79: STA (TX), 82: ALU indirect (T2), 97: STORE (TX)|1: OP ind, Y (T3), 46: OP ind, Y (T3), 79: STA (TX), 86: T3 ANY, 97: STORE (TX)|40: OP ind, Y (T4), 79: STA (TX), 85: T4 ANY, 91: OP ind, Y (T4), 97: STORE (TX)|72: OP ind,Y (T5), 79: STA (TX), 97: STORE (TX), 124: Memory indirect (T5)|79: STA (TX), 97: STORE (TX)|
|0x92: ??? ---|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 34: T0 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 33: LEFT_ALL (T2), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 86: T3 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 85: T4 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|
|0x93: ??? ---|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 79: STA (TX), 82: ALU indirect (T2), 97: STORE (TX)|1: OP ind, Y (T3), 7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 46: OP ind, Y (T3), 79: STA (TX), 86: T3 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 40: OP ind, Y (T4), 79: STA (TX), 85: T4 ANY, 91: OP ind, Y (T4), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 72: OP ind,Y (T5), 79: STA (TX), 97: STORE (TX), 124: Memory indirect (T5)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|
|0x94: STY zpg,X|0: STY (TX), 34: T0 ANY, 97: STORE (TX)|0: STY (TX), 97: STORE (TX)|0: STY (TX), 6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 97: STORE (TX)|0: STY (TX), 86: T3 ANY, 97: STORE (TX), 111: Memory zero page X/Y (T3)|0: STY (TX), 85: T4 ANY, 97: STORE (TX)|0: STY (TX), 97: STORE (TX)|0: STY (TX), 97: STORE (TX)|
|0x95: STA zpg,X|34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 79: STA (TX), 81: zero page (T2), 97: STORE (TX)|79: STA (TX), 86: T3 ANY, 97: STORE (TX), 111: Memory zero page X/Y (T3)|79: STA (TX), 85: T4 ANY, 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|
|0x96: STX zpg,Y|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 34: T0 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 86: T3 ANY, 97: STORE (TX), 111: Memory zero page X/Y (T3)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 85: T4 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|
|0x97: ??? ---|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 33: LEFT_ALL (T2), 79: STA (TX), 81: zero page (T2), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 86: T3 ANY, 97: STORE (TX), 111: Memory zero page X/Y (T3)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 85: T4 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|
|0x98: TYA|4: TYA (T0), 34: T0 ANY, 58: TYA (T0), 97: STORE (TX), 128: IMPL|97: STORE (TX), 128: IMPL|28: T2, 83: ABS/2, 97: STORE (TX), 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 97: STORE (TX), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 97: STORE (TX), 125: Memory absolute X/Y (T4), 128: IMPL|97: STORE (TX), 128: IMPL|97: STORE (TX), 128: IMPL|
|0x99: STA abs,Y|34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX), 128: IMPL|79: STA (TX), 97: STORE (TX), 128: IMPL|2: OP abs, Y (T2), 28: T2, 79: STA (TX), 83: ABS/2, 97: STORE (TX), 128: IMPL|42: RIGHT ODD (T3), 79: STA (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 97: STORE (TX), 128: IMPL|71: OP abs,XY (T4), 79: STA (TX), 85: T4 ANY, 97: STORE (TX), 125: Memory absolute X/Y (T4), 128: IMPL|79: STA (TX), 97: STORE (TX), 128: IMPL|79: STA (TX), 97: STORE (TX), 128: IMPL|
|0x9A: TXS    |7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 13: TXS (T0), 34: T0 ANY, 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 83: ABS/2, 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 71: OP abs,XY (T4), 85: T4 ANY, 97: STORE (TX), 125: Memory absolute X/Y (T4), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX), 128: IMPL|
|0x9B: ??? ---|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 13: TXS (T0), 34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX), 128: IMPL|2: OP abs, Y (T2), 7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 79: STA (TX), 83: ABS/2, 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 42: RIGHT ODD (T3), 79: STA (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 71: OP abs,XY (T4), 79: STA (TX), 85: T4 ANY, 97: STORE (TX), 125: Memory absolute X/Y (T4), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX), 128: IMPL|
|0x9C: ??? ---|0: STY (TX), 34: T0 ANY, 97: STORE (TX)|0: STY (TX), 97: STORE (TX)|0: STY (TX), 6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2, 97: STORE (TX)|0: STY (TX), 42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 97: STORE (TX)|0: STY (TX), 71: OP abs,XY (T4), 85: T4 ANY, 97: STORE (TX), 125: Memory absolute X/Y (T4)|0: STY (TX), 97: STORE (TX)|0: STY (TX), 97: STORE (TX)|
|0x9D: STA abs,X|34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 79: STA (TX), 83: ABS/2, 97: STORE (TX)|42: RIGHT ODD (T3), 79: STA (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 97: STORE (TX)|71: OP abs,XY (T4), 79: STA (TX), 85: T4 ANY, 97: STORE (TX), 125: Memory absolute X/Y (T4)|79: STA (TX), 97: STORE (TX)|79: STA (TX), 97: STORE (TX)|
|0x9E: ??? ---  |7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 34: T0 ANY, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 83: ABS/2, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 71: OP abs,XY (T4), 85: T4 ANY, 97: STORE (TX), 125: Memory absolute X/Y (T4)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 97: STORE (TX)|
|0x9F: ??? ---|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 34: T0 ANY, 65: ALL ODD (T0), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 28: T2, 79: STA (TX), 83: ABS/2, 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 42: RIGHT ODD (T3), 79: STA (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 71: OP abs,XY (T4), 79: STA (TX), 85: T4 ANY, 97: STORE (TX), 125: Memory absolute X/Y (T4)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|7: LDX STX A<->X S<->X (TX), 12: STX TXA TXS (TX), 79: STA (TX), 97: STORE (TX)|
|0xA0: LDY #|20: LDY TAY (T0), 34: T0 ANY||28: T2, 33: LEFT_ALL (T2)|86: T3 ANY|85: T4 ANY|||
|0xA1: LDA X,ind|34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0)||8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 82: ALU indirect (T2)|39: OP X, ind (T3), 86: T3 ANY|45: OP X, ind (T4), 85: T4 ANY|89: OP X, ind (T5), 124: Memory indirect (T5)||
|0xA2: LDX #|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX), 28: T2, 33: LEFT_ALL (T2)|7: LDX STX A<->X S<->X (TX), 86: T3 ANY|7: LDX STX A<->X S<->X (TX), 85: T4 ANY|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX)|
|0xA3: ??? ---|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0)|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX), 8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 82: ALU indirect (T2)|7: LDX STX A<->X S<->X (TX), 39: OP X, ind (T3), 86: T3 ANY|7: LDX STX A<->X S<->X (TX), 45: OP X, ind (T4), 85: T4 ANY|7: LDX STX A<->X S<->X (TX), 89: OP X, ind (T5), 124: Memory indirect (T5)|7: LDX STX A<->X S<->X (TX)|
|0xA4: LDY zpg|19: LDY (T0), 20: LDY TAY (T0), 34: T0 ANY||28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|86: T3 ANY|85: T4 ANY|||
|0xA5: LDA zpg  |34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0)||28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|86: T3 ANY|85: T4 ANY|||
|0xA6: LDX zpg  |7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|7: LDX STX A<->X S<->X (TX), 86: T3 ANY|7: LDX STX A<->X S<->X (TX), 85: T4 ANY|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX)|
|0xA7: ??? ---|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0)|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|7: LDX STX A<->X S<->X (TX), 86: T3 ANY|7: LDX STX A<->X S<->X (TX), 85: T4 ANY|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX)|
|0xA8: TAY|20: LDY TAY (T0), 34: T0 ANY, 66: TAY (T0), 128: IMPL|128: IMPL|28: T2, 83: ABS/2, 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL|85: T4 ANY, 128: IMPL|128: IMPL|128: IMPL|
|0xA9: LDA #    |34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0), 128: IMPL|128: IMPL|28: T2, 83: ABS/2, 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL|85: T4 ANY, 128: IMPL|128: IMPL|128: IMPL|
|0xAA: TAX    |7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY, 68: TAX (T0), 128: IMPL|7: LDX STX A<->X S<->X (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 28: T2, 83: ABS/2, 128: IMPL|7: LDX STX A<->X S<->X (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL|7: LDX STX A<->X S<->X (TX), 85: T4 ANY, 128: IMPL|7: LDX STX A<->X S<->X (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 128: IMPL|
|0xAB: ??? ---|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0), 68: TAX (T0), 128: IMPL|7: LDX STX A<->X S<->X (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 28: T2, 83: ABS/2, 128: IMPL|7: LDX STX A<->X S<->X (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL|7: LDX STX A<->X S<->X (TX), 85: T4 ANY, 128: IMPL|7: LDX STX A<->X S<->X (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 128: IMPL|
|0xAC: LDY abs|19: LDY (T0), 20: LDY TAY (T0), 34: T0 ANY||28: T2, 31: ALU absolute (T2), 83: ABS/2|86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|85: T4 ANY|||
|0xAD: LDA abs  |34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0)||28: T2, 31: ALU absolute (T2), 83: ABS/2|86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|85: T4 ANY|||
|0xAE: LDX abs  |7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX), 28: T2, 31: ALU absolute (T2), 83: ABS/2|7: LDX STX A<->X S<->X (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|7: LDX STX A<->X S<->X (TX), 85: T4 ANY|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX)|
|0xAF: ??? ---|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0)|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX), 28: T2, 31: ALU absolute (T2), 83: ABS/2|7: LDX STX A<->X S<->X (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|7: LDX STX A<->X S<->X (TX), 85: T4 ANY|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX)|
|0xB0: BCS rel|34: T0 ANY, 73: BR0||28: T2, 33: LEFT_ALL (T2), 80: BR2|86: T3 ANY, 93: BR3|85: T4 ANY|||
|0xB1: LDA ind,Y|34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0)||28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 82: ALU indirect (T2)|1: OP ind, Y (T3), 46: OP ind, Y (T3), 86: T3 ANY|40: OP ind, Y (T4), 85: T4 ANY, 91: OP ind, Y (T4)|72: OP ind,Y (T5), 124: Memory indirect (T5)||
|0xB2: ??? ---|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX), 28: T2, 33: LEFT_ALL (T2)|7: LDX STX A<->X S<->X (TX), 86: T3 ANY|7: LDX STX A<->X S<->X (TX), 85: T4 ANY|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX)|
|0xB3: ??? ---|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0)|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX), 28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 82: ALU indirect (T2)|1: OP ind, Y (T3), 7: LDX STX A<->X S<->X (TX), 46: OP ind, Y (T3), 86: T3 ANY|7: LDX STX A<->X S<->X (TX), 40: OP ind, Y (T4), 85: T4 ANY, 91: OP ind, Y (T4)|7: LDX STX A<->X S<->X (TX), 72: OP ind,Y (T5), 124: Memory indirect (T5)|7: LDX STX A<->X S<->X (TX)|
|0xB4: LDY zpg,X|19: LDY (T0), 34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0xB5: LDA zpg,X|34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0)||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0xB6: LDX zpg,Y|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY|7: LDX STX A<->X S<->X (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 7: LDX STX A<->X S<->X (TX), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|7: LDX STX A<->X S<->X (TX), 86: T3 ANY, 111: Memory zero page X/Y (T3)|7: LDX STX A<->X S<->X (TX), 85: T4 ANY|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX)|
|0xB7: ??? ---|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0)|7: LDX STX A<->X S<->X (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 7: LDX STX A<->X S<->X (TX), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|7: LDX STX A<->X S<->X (TX), 86: T3 ANY, 111: Memory zero page X/Y (T3)|7: LDX STX A<->X S<->X (TX), 85: T4 ANY|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX)|
|0xB8: CLV|34: T0 ANY, 127: CLV, 128: IMPL|127: CLV, 128: IMPL|28: T2, 83: ABS/2, 127: CLV, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 127: CLV, 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 127: CLV, 128: IMPL|127: CLV, 128: IMPL|127: CLV, 128: IMPL|
|0xB9: LDA abs,Y|34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0), 128: IMPL|128: IMPL|2: OP abs, Y (T2), 28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0xBA: TSX    |7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 17: TSX (T0), 34: T0 ANY, 128: IMPL|7: LDX STX A<->X S<->X (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 28: T2, 83: ABS/2, 128: IMPL|7: LDX STX A<->X S<->X (TX), 42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|7: LDX STX A<->X S<->X (TX), 71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|7: LDX STX A<->X S<->X (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 128: IMPL|
|0xBB: ??? ---|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 17: TSX (T0), 34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0), 128: IMPL|7: LDX STX A<->X S<->X (TX), 128: IMPL|2: OP abs, Y (T2), 7: LDX STX A<->X S<->X (TX), 28: T2, 83: ABS/2, 128: IMPL|7: LDX STX A<->X S<->X (TX), 42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|7: LDX STX A<->X S<->X (TX), 71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|7: LDX STX A<->X S<->X (TX), 128: IMPL|7: LDX STX A<->X S<->X (TX), 128: IMPL|
|0xBC: LDY abs,X|19: LDY (T0), 34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0xBD: LDA abs,X|34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0)||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0xBE: LDX abs,Y|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY|7: LDX STX A<->X S<->X (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 7: LDX STX A<->X S<->X (TX), 28: T2, 83: ABS/2|7: LDX STX A<->X S<->X (TX), 42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|7: LDX STX A<->X S<->X (TX), 71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX)|
|0xBF: ??? ---|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0)|7: LDX STX A<->X S<->X (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 7: LDX STX A<->X S<->X (TX), 28: T2, 83: ABS/2|7: LDX STX A<->X S<->X (TX), 42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|7: LDX STX A<->X S<->X (TX), 71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|7: LDX STX A<->X S<->X (TX)|7: LDX STX A<->X S<->X (TX)|
|0xC0: CPY #|5: CPY INY (T0), 34: T0 ANY, 49: CPY CPX INY INX (T0)|119: CPY CPX zpg/immed (T1)|28: T2, 33: LEFT_ALL (T2)|86: T3 ANY|85: T4 ANY|||
|0xC1: CMP X,ind|34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0)|116: CMP (T1)|8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 82: ALU indirect (T2)|39: OP X, ind (T3), 86: T3 ANY|45: OP X, ind (T4), 85: T4 ANY|89: OP X, ind (T5), 124: Memory indirect (T5)||
|0xC2: ??? ---|34: T0 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 33: LEFT_ALL (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xC3: ??? ---|34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 116: CMP (T1)|8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 82: ALU indirect (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|39: OP X, ind (T3), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|45: OP X, ind (T4), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|89: OP X, ind (T5), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 124: Memory indirect (T5)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xC4: CPY zpg|5: CPY INY (T0), 34: T0 ANY, 49: CPY CPX INY INX (T0)|119: CPY CPX zpg/immed (T1)|28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|86: T3 ANY|85: T4 ANY|||
|0xC5: CMP zpg  |34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0)|116: CMP (T1)|28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|86: T3 ANY|85: T4 ANY|||
|0xC6: DEC zpg  |34: T0 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 123: Memory zero page (T2)|86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xC7: ??? ---|34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 116: CMP (T1)|28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 123: Memory zero page (T2)|86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xC8: INY|3: DEY INY (T0), 5: CPY INY (T0), 34: T0 ANY, 49: CPY CPX INY INX (T0), 128: IMPL|18: DEY INY (T1), 128: IMPL|28: T2, 83: ABS/2, 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL|85: T4 ANY, 128: IMPL|128: IMPL|128: IMPL|
|0xC9: CMP #    |34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0), 128: IMPL|116: CMP (T1), 128: IMPL|28: T2, 83: ABS/2, 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL|85: T4 ANY, 128: IMPL|128: IMPL|128: IMPL|
|0xCA: DEX    |10: DEX (T0), 34: T0 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|15: DEX (T1), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|28: T2, 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0xCB: ??? ---|10: DEX (T0), 34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|15: DEX (T1), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 116: CMP (T1), 128: IMPL|28: T2, 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0xCC: CPY abs|5: CPY INY (T0), 34: T0 ANY, 49: CPY CPX INY INX (T0)|117: CPY CPX abs (T1)|28: T2, 31: ALU absolute (T2), 83: ABS/2|86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|85: T4 ANY|||
|0xCD: CMP abs  |34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0)|116: CMP (T1)|28: T2, 31: ALU absolute (T2), 83: ABS/2|86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|85: T4 ANY|||
|0xCE: DEC abs  |34: T0 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 31: ALU absolute (T2), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 122: Memory absolute (T3)|85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xCF: ??? ---|34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 116: CMP (T1)|28: T2, 31: ALU absolute (T2), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 122: Memory absolute (T3)|85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xD0: BNE rel|34: T0 ANY, 73: BR0||28: T2, 33: LEFT_ALL (T2), 80: BR2|86: T3 ANY, 93: BR3|85: T4 ANY|||
|0xD1: CMP ind,Y|34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0)|116: CMP (T1)|28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 82: ALU indirect (T2)|1: OP ind, Y (T3), 46: OP ind, Y (T3), 86: T3 ANY|40: OP ind, Y (T4), 85: T4 ANY, 91: OP ind, Y (T4)|72: OP ind,Y (T5), 124: Memory indirect (T5)||
|0xD2: ??? ---|34: T0 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 33: LEFT_ALL (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xD3: ??? ---|34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 116: CMP (T1)|28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 82: ALU indirect (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|1: OP ind, Y (T3), 46: OP ind, Y (T3), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|40: OP ind, Y (T4), 85: T4 ANY, 91: OP ind, Y (T4), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|72: OP ind,Y (T5), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 124: Memory indirect (T5)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xD4: ??? ---|34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0xD5: CMP zpg,X|34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0)|116: CMP (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0xD6: DEC zpg,X|34: T0 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 111: Memory zero page X/Y (T3)|85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xD7: ??? ---|34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 116: CMP (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 111: Memory zero page X/Y (T3)|85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xD8: CLD|34: T0 ANY, 120: CLD SED (T0), 128: IMPL|128: IMPL|28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0xD9: CMP abs,Y|34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0), 128: IMPL|116: CMP (T1), 128: IMPL|2: OP abs, Y (T2), 28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0xDA: ??? ---|34: T0 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|28: T2, 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4), 128: IMPL|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0xDB: ??? ---|34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 116: CMP (T1), 128: IMPL|2: OP abs, Y (T2), 28: T2, 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4), 128: IMPL|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0xDC: ??? ---|34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0xDD: CMP abs,X|34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0)|116: CMP (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0xDE: DEC abs,X|34: T0 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|71: OP abs,XY (T4), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xDF: ??? ---|34: T0 ANY, 50: CMP (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 116: CMP (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|71: OP abs,XY (T4), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xE0: CPX #|11: CPX INX (T0), 34: T0 ANY, 49: CPY CPX INY INX (T0)|119: CPY CPX zpg/immed (T1)|28: T2, 33: LEFT_ALL (T2)|86: T3 ANY|85: T4 ANY|||
|0xE1: SBC X,ind|34: T0 ANY, 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0)|60: ADC SBC (T1), 112: ADC SBC (T1)|8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 82: ALU indirect (T2)|39: OP X, ind (T3), 86: T3 ANY|45: OP X, ind (T4), 85: T4 ANY|89: OP X, ind (T5), 124: Memory indirect (T5)||
|0xE2: ??? ---|34: T0 ANY, 44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 33: LEFT_ALL (T2), 44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xE3: ??? ---|34: T0 ANY, 44: INC NOP (TX), 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 60: ADC SBC (T1), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1)|8: OP ind, X (T2), 28: T2, 33: LEFT_ALL (T2), 44: INC NOP (TX), 82: ALU indirect (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|39: OP X, ind (T3), 44: INC NOP (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 45: OP X, ind (T4), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 89: OP X, ind (T5), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 124: Memory indirect (T5)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xE4: CPX zpg|11: CPX INX (T0), 34: T0 ANY, 49: CPY CPX INY INX (T0)|119: CPY CPX zpg/immed (T1)|28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|86: T3 ANY|85: T4 ANY|||
|0xE5: SBC zpg  |34: T0 ANY, 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0)|60: ADC SBC (T1), 112: ADC SBC (T1)|28: T2, 33: LEFT_ALL (T2), 81: zero page (T2), 123: Memory zero page (T2)|86: T3 ANY|85: T4 ANY|||
|0xE6: INC zpg  |34: T0 ANY, 44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 33: LEFT_ALL (T2), 44: INC NOP (TX), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 123: Memory zero page (T2)|44: INC NOP (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xE7: ??? ---|34: T0 ANY, 44: INC NOP (TX), 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 60: ADC SBC (T1), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1)|28: T2, 33: LEFT_ALL (T2), 44: INC NOP (TX), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 123: Memory zero page (T2)|44: INC NOP (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xE8: INX|11: CPX INX (T0), 34: T0 ANY, 49: CPY CPX INY INX (T0), 128: IMPL|16: INX (T1), 128: IMPL|28: T2, 83: ABS/2, 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL|85: T4 ANY, 128: IMPL|128: IMPL|128: IMPL|
|0xE9: SBC #    |34: T0 ANY, 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0), 128: IMPL|60: ADC SBC (T1), 112: ADC SBC (T1), 128: IMPL|28: T2, 83: ABS/2, 128: IMPL|86: T3 ANY, 90: RIGHT_ALL (T3), 128: IMPL|85: T4 ANY, 128: IMPL|128: IMPL|128: IMPL|
|0xEA: NOP    |34: T0 ANY, 44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|28: T2, 44: INC NOP (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0xEB: ??? ---|34: T0 ANY, 44: INC NOP (TX), 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 60: ADC SBC (T1), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1), 128: IMPL|28: T2, 44: INC NOP (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0xEC: CPX abs|11: CPX INX (T0), 34: T0 ANY, 49: CPY CPX INY INX (T0)|117: CPY CPX abs (T1)|28: T2, 31: ALU absolute (T2), 83: ABS/2|86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|85: T4 ANY|||
|0xED: SBC abs  |34: T0 ANY, 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0)|60: ADC SBC (T1), 112: ADC SBC (T1)|28: T2, 31: ALU absolute (T2), 83: ABS/2|86: T3 ANY, 90: RIGHT_ALL (T3), 122: Memory absolute (T3)|85: T4 ANY|||
|0xEE: INC abs  |34: T0 ANY, 44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 31: ALU absolute (T2), 44: INC NOP (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 122: Memory absolute (T3)|44: INC NOP (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xEF: ??? ---|34: T0 ANY, 44: INC NOP (TX), 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 60: ADC SBC (T1), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1)|28: T2, 31: ALU absolute (T2), 44: INC NOP (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 122: Memory absolute (T3)|44: INC NOP (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xF0: BEQ rel|34: T0 ANY, 73: BR0||28: T2, 33: LEFT_ALL (T2), 80: BR2|86: T3 ANY, 93: BR3|85: T4 ANY|||
|0xF1: SBC ind,Y|34: T0 ANY, 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0)|60: ADC SBC (T1), 112: ADC SBC (T1)|28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 82: ALU indirect (T2)|1: OP ind, Y (T3), 46: OP ind, Y (T3), 86: T3 ANY|40: OP ind, Y (T4), 85: T4 ANY, 91: OP ind, Y (T4)|72: OP ind,Y (T5), 124: Memory indirect (T5)||
|0xF2: ??? ---|34: T0 ANY, 44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|28: T2, 33: LEFT_ALL (T2), 44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xF3: ??? ---|34: T0 ANY, 44: INC NOP (TX), 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 60: ADC SBC (T1), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1)|28: T2, 33: LEFT_ALL (T2), 41: OP ind, Y (T2), 44: INC NOP (TX), 82: ALU indirect (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|1: OP ind, Y (T3), 44: INC NOP (TX), 46: OP ind, Y (T3), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|40: OP ind, Y (T4), 44: INC NOP (TX), 85: T4 ANY, 91: OP ind, Y (T4), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 72: OP ind,Y (T5), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 124: Memory indirect (T5)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xF4: ??? ---|34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0xF5: SBC zpg,X|34: T0 ANY, 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0)|60: ADC SBC (T1), 112: ADC SBC (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 81: zero page (T2)|86: T3 ANY, 111: Memory zero page X/Y (T3)|85: T4 ANY|||
|0xF6: INC zpg,X|34: T0 ANY, 44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 44: INC NOP (TX), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 111: Memory zero page X/Y (T3)|44: INC NOP (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xF7: ??? ---|34: T0 ANY, 44: INC NOP (TX), 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 60: ADC SBC (T1), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 33: LEFT_ALL (T2), 44: INC NOP (TX), 81: zero page (T2), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 86: T3 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 111: Memory zero page X/Y (T3)|44: INC NOP (TX), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xF8: SED|34: T0 ANY, 120: CLD SED (T0), 128: IMPL|128: IMPL|28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0xF9: SBC abs,Y|34: T0 ANY, 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0), 128: IMPL|60: ADC SBC (T1), 112: ADC SBC (T1), 128: IMPL|2: OP abs, Y (T2), 28: T2, 83: ABS/2, 128: IMPL|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 128: IMPL|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4), 128: IMPL|128: IMPL|128: IMPL|
|0xFA: ??? ---|34: T0 ANY, 44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|28: T2, 44: INC NOP (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|42: RIGHT ODD (T3), 44: INC NOP (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 71: OP abs,XY (T4), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4), 128: IMPL|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0xFB: ??? ---|34: T0 ANY, 44: INC NOP (TX), 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 60: ADC SBC (T1), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1), 128: IMPL|2: OP abs, Y (T2), 28: T2, 44: INC NOP (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|42: RIGHT ODD (T3), 44: INC NOP (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 71: OP abs,XY (T4), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4), 128: IMPL|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|0xFC: ??? ---|34: T0 ANY||6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0xFD: SBC abs,X|34: T0 ANY, 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0)|60: ADC SBC (T1), 112: ADC SBC (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 83: ABS/2|42: RIGHT ODD (T3), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3)|71: OP abs,XY (T4), 85: T4 ANY, 125: Memory absolute X/Y (T4)|||
|0xFE: INC abs,X|34: T0 ANY, 44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 44: INC NOP (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|42: RIGHT ODD (T3), 44: INC NOP (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 71: OP abs,XY (T4), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
|0xFF: ??? ---|34: T0 ANY, 44: INC NOP (TX), 51: SBC0 (T0), 52: ADC SBC (T0), 65: ALL ODD (T0), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 60: ADC SBC (T1), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 112: ADC SBC (T1)|6: OP zpg, X/Y & OP abs, X/Y (T2), 28: T2, 44: INC NOP (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|42: RIGHT ODD (T3), 44: INC NOP (TX), 86: T3 ANY, 90: RIGHT_ALL (T3), 92: RIGHT ODD (T3), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 71: OP abs,XY (T4), 85: T4 ANY, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 125: Memory absolute X/Y (T4)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|44: INC NOP (TX), 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX)|
