{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 0 1717077382613 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 0 1717077382613 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1717077383241 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[0\] mux_ans:b2v_inst17\|c\[0\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[0\]\" to the node \"mux_ans:b2v_inst17\|c\[0\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[1\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[1\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[1\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[2\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[2\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[2\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[3\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[3\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[3\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[4\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[4\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[4\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[5\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[5\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[5\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[6\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[6\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[6\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[7\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[7\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[7\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[8\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[8\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[8\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[9\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[9\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[9\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[10\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[10\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[10\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[11\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[11\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[11\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[12\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[12\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[12\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[13\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[13\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[13\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[14\] mux_ans:b2v_inst17\|c\[29\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[14\]\" to the node \"mux_ans:b2v_inst17\|c\[29\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[15\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[15\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[15\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1717077383241 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 0 1717077383241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[0\] " "Latch mux_ans:b2v_inst17\|c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux4t1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux4t1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[8\] " "Latch mux_ans:b2v_inst17\|c\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|muxsel\[3\] " "Latch Contrlblock:b2v_inst\|muxsel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[4\] " "Latch mux_ans:b2v_inst17\|c\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[12\] " "Latch mux_ans:b2v_inst17\|c\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|muxsel\[2\] " "Latch Contrlblock:b2v_inst\|muxsel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[2\] " "Latch mux_ans:b2v_inst17\|c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[1\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[1\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[10\] " "Latch mux_ans:b2v_inst17\|c\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[6\] " "Latch mux_ans:b2v_inst17\|c\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[14\] " "Latch mux_ans:b2v_inst17\|c\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|muxsel\[1\] " "Latch Contrlblock:b2v_inst\|muxsel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[1\] " "Latch mux_ans:b2v_inst17\|c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[1\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[1\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[9\] " "Latch mux_ans:b2v_inst17\|c\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[5\] " "Latch mux_ans:b2v_inst17\|c\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[13\] " "Latch mux_ans:b2v_inst17\|c\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[3\] " "Latch mux_ans:b2v_inst17\|c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[11\] " "Latch mux_ans:b2v_inst17\|c\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[7\] " "Latch mux_ans:b2v_inst17\|c\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[15\] " "Latch mux_ans:b2v_inst17\|c\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|muxsel\[0\] " "Latch Contrlblock:b2v_inst\|muxsel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[16\] " "Latch mux_ans:b2v_inst17\|c\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[17\] " "Latch mux_ans:b2v_inst17\|c\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[18\] " "Latch mux_ans:b2v_inst17\|c\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[19\] " "Latch mux_ans:b2v_inst17\|c\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[20\] " "Latch mux_ans:b2v_inst17\|c\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[21\] " "Latch mux_ans:b2v_inst17\|c\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[22\] " "Latch mux_ans:b2v_inst17\|c\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[23\] " "Latch mux_ans:b2v_inst17\|c\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[24\] " "Latch mux_ans:b2v_inst17\|c\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[25\] " "Latch mux_ans:b2v_inst17\|c\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[26\] " "Latch mux_ans:b2v_inst17\|c\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[27\] " "Latch mux_ans:b2v_inst17\|c\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[1\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[1\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[28\] " "Latch mux_ans:b2v_inst17\|c\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[1\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[1\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[29\] " "Latch mux_ans:b2v_inst17\|c\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux4t1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux4t1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|mdsel " "Latch Contrlblock:b2v_inst\|mdsel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux2 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux2" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|regSel\[1\] " "Latch Contrlblock:b2v_inst\|regSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|regSel\[0\] " "Latch Contrlblock:b2v_inst\|regSel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|regSel\[2\] " "Latch Contrlblock:b2v_inst\|regSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|aluSel\[3\] " "Latch Contrlblock:b2v_inst\|aluSel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.incPC1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.incPC1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|aluSel\[1\] " "Latch Contrlblock:b2v_inst\|aluSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.incPC1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.incPC1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|aluSel\[0\] " "Latch Contrlblock:b2v_inst\|aluSel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux6 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux6" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|aluSel\[2\] " "Latch Contrlblock:b2v_inst\|aluSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.incPC1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.incPC1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|shiftSel\[1\] " "Latch Contrlblock:b2v_inst\|shiftSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux6 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux6" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1717077383251 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1717077383251 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DS_DP GND " "Pin \"DS_DP\" is stuck at GND" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1717077383585 "|CPU16bit|DS_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "BP1 GND " "Pin \"BP1\" is stuck at GND" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1717077383585 "|CPU16bit|BP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxans\[15\] GND " "Pin \"muxans\[15\]\" is stuck at GND" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1717077383585 "|CPU16bit|muxans[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1717077383585 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1717077383696 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1717077384708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1228 " "Implemented 1228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1717077384708 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1717077384708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1123 " "Implemented 1123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1717077384708 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1717077384708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1717077384708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top " "Ignored assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1717077384728 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1717077384728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1717077384762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 21:56:24 2024 " "Processing ended: Thu May 30 21:56:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1717077384762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1717077384762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1717077384762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1717077384762 ""}
