# NYCU ICLAB 2023 Fall ä¿®èª²æŒ‡å— - TA å¿ƒå¾—ç´€éŒ„

## ğŸ§­ Overview

æ­¡è¿ä¾†åˆ° ICLAB 2023 Fall çš„éå®˜æ–¹ TA ä¿®èª²æŒ‡å—ï¼

é€™ä»½ç­†è¨˜ç”±æˆ‘æ•´ç†ï¼Œèº«ç‚ºå¤šå±† ICLAB å¤§åŠ©æ•™ï¼Œé€™æ˜¯æ ¹æ“šå¯¦éš›å¸¶èª²ç¶“é©—èˆ‡è§€å¯Ÿåˆ°çš„å­¸ç”Ÿå¸¸è¦‹ç—›é»æ‰€æ’°å¯«ã€‚æˆ‘å¸Œæœ›é€™ä¸åªæ˜¯èª²ç¨‹ç­†è¨˜ï¼Œè€Œæ˜¯ä¸€ä»½çœŸæ­£èƒ½å¹«åŠ©ä½ ç†è§£è¨­è¨ˆæ€è·¯ã€å­¸æœƒé«˜æ•ˆå¯¦ä½œã€å°‘èµ°å†¤æ‰è·¯çš„å­¸ç¿’è³‡æºã€‚

é€™å ‚èª²ä¸åªè€ƒé©—æŠ€è¡“ï¼Œä¹ŸæŒ‘æˆ°å¿ƒç†ç´ è³ªã€‚å¦‚æœä½ æ­£åŠªåŠ›é€šéé€™å ´ä¿®èª²æ´—ç¦®ï¼Œé€™ä»½æŒ‡å—å°±æ˜¯ç‚ºä½ æº–å‚™çš„ã€‚

> **TA ç¶“æ­·ï¼š**  
> ICLAB å¤§åŠ©æ•™ï¼š2023 Fall, 2021 Fall  
> ICLAB å°åŠ©æ•™ï¼š2021 Spring  
> VLSI Lab å¤§åŠ©æ•™ï¼š2022 Fall  
> Intro. to VLSIï¼š2022 Fall

æˆ‘ä¹Ÿæ›¾ç¶“æ˜¯é€™é–€èª²çš„å­¸ç”Ÿï¼Œèµ°éä¸€æ¨£çš„è¿·æƒ˜ã€é€šå®µã€ç„¦æ…®èˆ‡æˆå°±æ„Ÿã€‚é€™äº›ç¶“é©—è®“æˆ‘å¸Œæœ› ICLAB ä¸åªæ˜¯ã€Œäº¤ä½œæ¥­ã€çš„åœ°æ–¹ï¼Œè€Œæ˜¯ä¸€å€‹è®“ä½ çœŸæ­£å­¸æœƒå¦‚ä½•è¨­è¨ˆå‡ºé«˜æ•ˆã€ç©©å®šã€èƒ½åœ¨è·å ´ä¸­ç™¼æ®åƒ¹å€¼çš„é›»è·¯ã€‚

å¦‚æœå¤šå¹´å¾Œä½ èƒ½å›é ­æ„Ÿè¬é€™å ‚èª²ï¼Œé‚£å°±å€¼å¾—äº†ã€‚

è¦ºå¾—é€™ä»½ç­†è¨˜å°ä½ æœ‰å¹«åŠ©å—ï¼Ÿæ­¡è¿åœ¨ GitHub ä¸Šé»å€‹ Star â­ï¸ï¼Œè®“æ›´å¤šäººçœ‹åˆ°é€™ä»½è³‡æºï¼

[![GitHub Stars](https://img.shields.io/github/stars/lhlaib/NYCU-ICLAB-2023-Fall.svg?style=social)](https://github.com/lhlaib/NYCU-ICLAB-2023-Fall) [![GitHub Follow](https://img.shields.io/github/followers/lhlaib?label=Follow&style=social)](https://github.com/lhlaib)


## ğŸ“š ç›®éŒ„

#### 1ï¸âƒ£ èªè­˜é€™é–€èª²
- [ğŸ§­ Overview](#-overview)
- [ğŸ“˜ èª²ç¨‹ä»‹ç´¹](#-èª²ç¨‹ä»‹ç´¹)
- [âœï¸ å‰è¨€ï¼šTA çš„è§€å¯Ÿèˆ‡å»ºè­°](#-å‰è¨€-ta-çš„è§€å¯Ÿèˆ‡å»ºè­°)
- [ğŸ”  èª²ç¨‹å…§å®¹ï¼ˆLecture ä¸€è¦½ï¼‰](#-èª²ç¨‹å…§å®¹lecture-ä¸€è¦½)
- [ğŸ§ª å¯¦é©—ç¸½è¦½ï¼ˆLab ä¸€è¦½èˆ‡é›£åº¦ï¼‰](#-å¯¦é©—ç¸½è¦½lab-ä¸€è¦½èˆ‡é›£åº¦)

#### 2ï¸âƒ£ ä¿®èª²å‰çš„æº–å‚™
- [ğŸ¯ èƒŒæ™¯èˆ‡ä¿®èª²å»ºè­°](#-èƒŒæ™¯èˆ‡ä¿®èª²å»ºè­°)
- [ğŸ”§ ä¿®èª²å‰æŠ€èƒ½æ¨¹ Checklist](#-ä¿®èª²å‰æŠ€èƒ½æ¨¹-checklist)

#### 3ï¸âƒ£ ä¿®èª²é€²è¡Œæ™‚
- [ğŸ“‚ å„ Lab è¨­è¨ˆæ€è·¯èˆ‡é©—è­‰æŠ€å·§ï¼ˆå¾…è£œï¼‰](#-å„-lab-è¨­è¨ˆæ€è·¯èˆ‡é©—è­‰æŠ€å·§å¾…è£œ)
- [ğŸ§° æ¨è–¦å·¥å…·ï¼šé©—è­‰è‡ªå‹•åŒ– / Debug æŠ€å·§ / Pattern Generator](#-æ¨è–¦å·¥å…·é©—è­‰è‡ªå‹•åŒ–--debug-æŠ€å·§--pattern-generator)

#### 4ï¸âƒ£ å¿ƒæ…‹ç¶“ç‡Ÿèˆ‡ç”Ÿå­˜æ³•å‰‡
- [ğŸ§  TA çš„ä¿®èª²å¿ƒæ³•èˆ‡æé†’](#-ta-çš„ä¿®èª²å¿ƒæ³•èˆ‡æé†’)
- [â“ å¸¸è¦‹å•é¡Œ FAQ](#-å¸¸è¦‹å•é¡Œ-faq)
- [ğŸ“¦ è£œå……è³‡æºèˆ‡å¤–éƒ¨é€£çµ](#-è£œå……è³‡æºèˆ‡å¤–éƒ¨é€£çµ)

---



## ğŸ“˜ èª²ç¨‹ä»‹ç´¹

æœ¬èª²ç¨‹æ—¨åœ¨æ•™å°é«˜å¹´ç´šåŠç¢©å£«ç­ä¹‹é›»å­å·¥ç¨‹å­¸ç”Ÿä½¿ç”¨æœ€å…ˆé€² CAD å·¥å…·è¨­è¨ˆ VLSI æ™¶ç‰‡çš„æŠ€è¡“ã€‚å¾ RTL æ¶æ§‹è¨­è¨ˆã€Verilog HDL é–‹ç™¼ã€æ¸¬è©¦é©—è­‰ã€Synthesisã€APR åˆ°æœ€çµ‚çš„ GDSIIï¼Œéƒ½æœƒåœ¨é€™ 18 é€±ä¸­å®Œæ•´é«”é©—ã€‚èª²ç¨‹æ ¸å¿ƒåŒ…å«ï¼š

- Top-down IC è¨­è¨ˆæµç¨‹
- Verilog/SystemVerilog é–‹ç™¼èˆ‡æ¨¡æ“¬
- éœæ…‹æ™‚åºåˆ†æï¼ˆSTAï¼‰èˆ‡ Formal Verification
- Power/Performance/Area (PPA) å„ªåŒ–å¯¦ä½œ

å¯¦é©—èˆ‡å°ˆé¡Œå‰‡ä»¥è¨­è¨ˆæŒ‘æˆ°ç‚ºå°å‘ï¼Œè€ƒé©—åŒå­¸å¾è¦æ ¼è§£è®€ã€æ¨¡çµ„åŠƒåˆ†ã€é©—è­‰åˆ°æ•ˆèƒ½åˆ†æçš„æ•´åˆèƒ½åŠ›ã€‚

èª²ç¨‹è©•åˆ†å¤šä»¥ RANK è©•æ¯”ã€é©—è­‰æ­£ç¢ºæ€§èˆ‡ PPA ç‚ºä¸»ï¼Œç«¶çˆ­æ¿€çƒˆã€‚

---

## âœï¸ å‰è¨€

ä½œç‚ºé€™é–€èª²çš„åŠ©æ•™èˆ‡å­¸é•·ï¼Œæˆ‘å¸¸å¸¸è¦‹è­‰å­¸ç”Ÿå¾ä¿¡å¿ƒæ»¿æ»¿åˆ°è¿·æƒ˜ã€æ‡Šæƒ±ã€å†åˆ°æˆé•·è›»è®Šçš„æ•´å€‹éç¨‹ã€‚é€™é–€èª²ä¸æ˜¯å‚³çµ±çš„ä½œæ¥­æ‰“å¡èª²ï¼Œè€Œæ˜¯ä½ èƒ½å¦ã€Œå¿«é€Ÿå­¸æœƒåšå°äº‹ã€èˆ‡ã€Œåœ¨æœ‰é™æ™‚é–“å…§äº¤ä»˜å“è³ªã€çš„çœŸå¯¦æ¼”ç·´å ´ã€‚

ä¿®å®Œé€™é–€èª²çš„ä½ ï¼Œä¸ä¸€å®šæœƒç«‹åˆ»è®Šæˆ RTL å°ˆå®¶ï¼Œä½†ä¸€å®šæœƒå° IC è¨­è¨ˆçš„è¤‡é›œæ€§ã€æ¶æ§‹æ€ç¶­èˆ‡é©—è­‰æµç¨‹æœ‰æ·±åˆ»é«”æœƒã€‚

é€™ä»½å­¸ç¿’æŒ‡å¼•ï¼Œé™¤äº†æŠ€å·§èˆ‡è¨­è¨ˆï¼Œä¹Ÿå¸Œæœ›èƒ½ç‚ºä½ çš„å¿ƒæ…‹èˆ‡ç¯€å¥æä¾›ä¸€ä»½å¯¦ç”¨çš„åƒè€ƒã€‚

---

## ğŸ”  èª²ç¨‹å…§å®¹

| Lecture | Topic |
|:--|:--:|
|Lecture01|Cell Based Design Methodology + Verilog Combinational Circuit Programming|
|Lecture02|Finite State Machine + Verilog Sequential Circuit Programming |
|Lecture03|Verification & Simulation + Verilog Test Bench Programming |
|Lecture04|Sequential Circuit Design II (STA + Pipeline) |
|Lecture05|Memory & Coding Style (Memory Compiler + SuperLint)|
|Lecture06|Synthesis Methodology (Design Compiler + IP Design)|
|Lecture07|Timing: Cross Clock Domain + Synthesis Static Time Analysis|
|Lecture08|System Verilog - RTL Design|
|Lecture09|System Verilog - Verification|
|Lecture10|System Verilog - Formal Verification|
|Lecture11|Power Analysis & Low Power Design|
|Lecture12|APR I : From RTL to GDSII|
|Lecture13|APR II: IR-Drop Analysis|

---

## ğŸ§ª å¯¦é©—ç¸½è¦½

| Lab | Topic | RANK | Pass Rate |
|:--|:--:|:--:|:--:|
|[Lab01](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab01_iclab065>)|Code Calculator|21|89.76%|
|[Lab02](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab02_iclab065>)|Enigma Machine|16|85.83%|
|[Lab03](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab03_iclab065>)|AXI-SPI DataBridge|NA|75.59%|
|[Lab04](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab04_iclab065>)|Convolution Neural Network|22|74.80%|
|[Lab05](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab05_iclab065>)|Matrix convolution, max pooling and transposed convolution|15|59.06%|
|[Lab06](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab06_iclab065>)|Huffman Code Operation|60|77.95%|
|[Lab07](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab07_iclab065>)|Matrix Multiplication with Clock Domain Crossing|58|74.80%|
|[Lab08](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab08_iclab065>)|Design: Tea House|NA|66.14%|
|[Lab09](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab09_iclab065>)|Verification: Tea House|1|66.14%|
|[Lab10](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab10_iclab065>)|Formal Verification|NA|76.38%|
|[Lab11](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab11_iclab065>)|Low power design: Siamese Neural Network|4|67.72%|
|[Lab12](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab12_iclab065>)|APR: Matrix convolution, max pooling and transposed convolution|3|68.50%|
|[Lab13](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Lab13_iclab065>)|Train Tour APRII|NA|68.50%|
|[Online Test](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/OT_iclab065>)|Infix to prefix convertor and prefix evaluation|NA|2.36%|
|[Midtern Project](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Midterm_Project_iclab065>)|Maze Router Accelerator|53|68.50%|
|[Final Project](<https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Final_Project>)|single core CPU|3|67.72%|

---

## ğŸ¯ èƒŒæ™¯

### ä¿®èª²å‰æŠ€èƒ½æ¨¹

- âœ… ç†Ÿæ‚‰ Verilog RTL æ’°å¯«
- âœ… ç•¥æ‡‚ SystemVerilogï¼ˆSV åƒ…ä½” 1-2 å€‹ Labï¼‰
- âœ… ç†Ÿæ‚‰ Pythonï¼Œèƒ½æ’°å¯« pattern generator
- âœ… åŸºç¤ shell scriptï¼šåŠ é€Ÿé©—è­‰æµç¨‹æ¥µä½³åˆ©å™¨
- âœ… åŸºç¤ Linux æ“ä½œï¼šServer ä¸Šå‚³ä¸‹è¼‰ã€æ’ç¨‹åŸ·è¡Œç­‰
- âœ… ä½¿ç”¨ tmux / nohup / screen é€²è¡Œå¾Œå°ä½œæ¥­ç®¡ç†
- âœ… è‹¥èƒ½è£œå®Œ HDLBitsã€çœ‹éå¼µæ·»çƒœæ•™æˆæ•¸ä½ç³»çµ±è¨­è¨ˆå½±ç‰‡ï¼Œæ›´ä½³

é€™äº›èƒ½åŠ›ä¸éœ€è¦åœ¨é–‹å­¸å‰å°±å…¨æœƒï¼Œä½†èƒ½ææ—©æº–å‚™å°±èƒ½æ›´å¿«é€²å…¥ç‹€æ³ï¼Œä¹Ÿæœƒè®“ä½ åœ¨ Lab5ï½Lab6 çš„é«˜å³°æœŸå–˜å¾—æ²’é‚£éº¼è¾›è‹¦ã€‚




