<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1688202055898" as="style"/><link rel="stylesheet" href="styles.css?v=1688202055898"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://semiwiki.com/semiconductor-manufacturers/samsung-foundry/331141-samsung-foundry-on-track-for-2nm-in-2025/">Samsung Foundry Tracking 2nm In 2025</a> <span class="domain">(<a href="https://semiwiki.com">semiwiki.com</a>)</span></div><div class="subtext"><span>11thEarlOfMar</span> | <span>29 comments</span></div><br/><div><div id="36544403" class="c"><input type="checkbox" id="c-36544403" checked=""/><div class="controls bullet"><span class="by">tester756</span><span>|</span><a href="#36545714">next</a><span>|</span><label class="collapse" for="c-36544403">[-]</label><label class="expand" for="c-36544403">[24 more]</label></div><br/><div class="children"><div class="content">&gt;TSMC overwhelming won the 3nm node with the N3X process family, however, the 2nm node is undecided. TSMC N2, Intel 18A, and Samsung 2nm are very competitive on paper and should be ready for external customers in the same time frame. It will all depend on how the PDKs proceed. According to the ecosystem, customers are looking at all three processes so it is a three horse race which is great for the foundry business. No one enjoys a one horse race except for that one horse.<p>Seems like there&#x27;s huge fight for 2nm, there are billions of dollars on the stake after all</div><br/><div id="36545795" class="c"><input type="checkbox" id="c-36545795" checked=""/><div class="controls bullet"><span class="by">jiggawatts</span><span>|</span><a href="#36544403">parent</a><span>|</span><a href="#36544443">next</a><span>|</span><label class="collapse" for="c-36545795">[-]</label><label class="expand" for="c-36545795">[6 more]</label></div><br/><div class="children"><div class="content">My understanding is that it&#x27;s anything but a winner-takes-all race. If anything, the lack of capacity at the top means that all of the major fabs are likely to be booked solid ahead of time by the big silicon design corps like Apple, NVIDIA, and AMD.<p>Think about how insane the demand is about to be for whatever NVIDIA calls their 2nm generation AI accelerators!</div><br/><div id="36546565" class="c"><input type="checkbox" id="c-36546565" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36545795">parent</a><span>|</span><a href="#36544443">next</a><span>|</span><label class="collapse" for="c-36546565">[-]</label><label class="expand" for="c-36546565">[5 more]</label></div><br/><div class="children"><div class="content">What&#x27;s fabbed by Samsung? Almost nothing these days. Companies won&#x27;t use Samsung even when there&#x27;s a TSMC shortage.</div><br/><div id="36547263" class="c"><input type="checkbox" id="c-36547263" checked=""/><div class="controls bullet"><span class="by">manuelabeledo</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36546565">parent</a><span>|</span><a href="#36547040">next</a><span>|</span><label class="collapse" for="c-36547263">[-]</label><label class="expand" for="c-36547263">[1 more]</label></div><br/><div class="children"><div class="content">Samsung foundries cannot compete with TSMC on capacity. Regardless, they do have Nvidia and Qualcomm as customers.</div><br/></div></div><div id="36547040" class="c"><input type="checkbox" id="c-36547040" checked=""/><div class="controls bullet"><span class="by">epolanski</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36546565">parent</a><span>|</span><a href="#36547263">prev</a><span>|</span><a href="#36544443">next</a><span>|</span><label class="collapse" for="c-36547040">[-]</label><label class="expand" for="c-36547040">[3 more]</label></div><br/><div class="children"><div class="content">Previous Nvidia gen was on Samsung silicon iirc.</div><br/><div id="36547461" class="c"><input type="checkbox" id="c-36547461" checked=""/><div class="controls bullet"><span class="by">metaphor</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36547040">parent</a><span>|</span><a href="#36544443">next</a><span>|</span><label class="collapse" for="c-36547461">[-]</label><label class="expand" for="c-36547461">[2 more]</label></div><br/><div class="children"><div class="content">A100 was TSMC N7[1]; only consumer Ampere was Samsung 8N.<p>[1] <a href="https:&#x2F;&#x2F;developer.nvidia.com&#x2F;blog&#x2F;nvidia-ampere-architecture-in-depth&#x2F;" rel="nofollow noreferrer">https:&#x2F;&#x2F;developer.nvidia.com&#x2F;blog&#x2F;nvidia-ampere-architecture...</a></div><br/><div id="36547666" class="c"><input type="checkbox" id="c-36547666" checked=""/><div class="controls bullet"><span class="by">lnenad</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36547461">parent</a><span>|</span><a href="#36544443">next</a><span>|</span><label class="collapse" for="c-36547666">[-]</label><label class="expand" for="c-36547666">[1 more]</label></div><br/><div class="children"><div class="content">&quot;only&quot; for one of their best selling series.</div><br/></div></div></div></div></div></div></div></div></div></div><div id="36544443" class="c"><input type="checkbox" id="c-36544443" checked=""/><div class="controls bullet"><span class="by">transcriptase</span><span>|</span><a href="#36544403">parent</a><span>|</span><a href="#36545795">prev</a><span>|</span><a href="#36544423">next</a><span>|</span><label class="collapse" for="c-36544443">[-]</label><label class="expand" for="c-36544443">[16 more]</label></div><br/><div class="children"><div class="content">Correct me if I’m wrong, but 2nm etc haven’t actually meant anything except “generation” for some time (except going down by 1 instead of up for marketing purposes).<p>So do they have a plan for 2 generations from now with respect to naming or are they really going to start marketing 0 or negative “nm” nodes?</div><br/><div id="36544721" class="c"><input type="checkbox" id="c-36544721" checked=""/><div class="controls bullet"><span class="by">mappu</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36544443">parent</a><span>|</span><a href="#36545162">next</a><span>|</span><label class="collapse" for="c-36544721">[-]</label><label class="expand" for="c-36544721">[1 more]</label></div><br/><div class="children"><div class="content">It&#x27;s only the press clinging onto this - TSMC themselves refer to it as N3B, N3E, N6&#x2F;N7 etc, Intel&#x27;s process is 10ESF or Intel 7, all without putting the &quot;nm&quot; there.<p>It&#x27;s still useful to roughly group different foundry processes, but nobody who is actually paying the $100mm++ to use these processes is relying solely on rough grouping.</div><br/></div></div><div id="36545162" class="c"><input type="checkbox" id="c-36545162" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36544443">parent</a><span>|</span><a href="#36544721">prev</a><span>|</span><a href="#36544535">next</a><span>|</span><label class="collapse" for="c-36545162">[-]</label><label class="expand" for="c-36545162">[5 more]</label></div><br/><div class="children"><div class="content">Intel calls it 20A&#x2F;18A (Angstroms) instead of 2nm and maybe the next node will be something like 13A.</div><br/><div id="36545831" class="c"><input type="checkbox" id="c-36545831" checked=""/><div class="controls bullet"><span class="by">fbdab103</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36545162">parent</a><span>|</span><a href="#36544535">next</a><span>|</span><label class="collapse" for="c-36545831">[-]</label><label class="expand" for="c-36545831">[4 more]</label></div><br/><div class="children"><div class="content">Does that have physical correspondence to anything? Smallest gap between units is 1.8-2nm?</div><br/><div id="36547290" class="c"><input type="checkbox" id="c-36547290" checked=""/><div class="controls bullet"><span class="by">s3p</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36545831">parent</a><span>|</span><a href="#36546510">next</a><span>|</span><label class="collapse" for="c-36547290">[-]</label><label class="expand" for="c-36547290">[1 more]</label></div><br/><div class="children"><div class="content">Not at all. It used to back when transistors were planar and their distance could be measured in nm, but now transistor gates are 3D and we&#x27;re just lowering the number to what the equivalent performance might be if a theoretical transistor gate were that small.</div><br/></div></div><div id="36546510" class="c"><input type="checkbox" id="c-36546510" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36545831">parent</a><span>|</span><a href="#36547290">prev</a><span>|</span><a href="#36545870">next</a><span>|</span><label class="collapse" for="c-36546510">[-]</label><label class="expand" for="c-36546510">[1 more]</label></div><br/><div class="children"><div class="content">It doesn&#x27;t correspond to any physical size and hasn&#x27;t for a while. The idea is that a sqrt(2) reduction in the marketing number is supposed to correspond to a significant increase in density and transistor performance.</div><br/></div></div><div id="36545870" class="c"><input type="checkbox" id="c-36545870" checked=""/><div class="controls bullet"><span class="by">lbourdages</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36545831">parent</a><span>|</span><a href="#36546510">prev</a><span>|</span><a href="#36544535">next</a><span>|</span><label class="collapse" for="c-36545870">[-]</label><label class="expand" for="c-36545870">[1 more]</label></div><br/><div class="children"><div class="content">It used to refer to the smallest feature they were able to print, not gate length. I don&#x27;t even think it has a physical meaning anymore, hence why the fabs mostly dropped the nm suffix from their naming schemes.</div><br/></div></div></div></div></div></div><div id="36544535" class="c"><input type="checkbox" id="c-36544535" checked=""/><div class="controls bullet"><span class="by">cyberbanjo</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36544443">parent</a><span>|</span><a href="#36545162">prev</a><span>|</span><a href="#36544818">next</a><span>|</span><label class="collapse" for="c-36544535">[-]</label><label class="expand" for="c-36544535">[1 more]</label></div><br/><div class="children"><div class="content">Perhaps they&#x27;ll change the acronym</div><br/></div></div><div id="36544818" class="c"><input type="checkbox" id="c-36544818" checked=""/><div class="controls bullet"><span class="by">asadotzler</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36544443">parent</a><span>|</span><a href="#36544535">prev</a><span>|</span><a href="#36544423">next</a><span>|</span><label class="collapse" for="c-36544818">[-]</label><label class="expand" for="c-36544818">[8 more]</label></div><br/><div class="children"><div class="content">non-integral real numbers exist</div><br/><div id="36545574" class="c"><input type="checkbox" id="c-36545574" checked=""/><div class="controls bullet"><span class="by">variaga</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36544818">parent</a><span>|</span><a href="#36544423">next</a><span>|</span><label class="collapse" for="c-36545574">[-]</label><label class="expand" for="c-36545574">[7 more]</label></div><br/><div class="children"><div class="content">And there was a time when we used them in the not-too-distant past! In the &#x27;80s, processes were all in microns, not nanometers.  In the &#x27;90s nodes were described as &#x27;sub-micron&#x27; and &#x27;deep sub-micron&#x27; processes. It wasn&#x27;t really until around 0.13u&#x2F;130nm (early 2000s) when it became common to say &quot;one-thirty nanometer&quot; instead of &quot;point one three micron&quot;.<p>I doubt anyone will actually have a problem saying &quot;one point five nanometers&quot;  (or whatever) for the next node.</div><br/><div id="36545675" class="c"><input type="checkbox" id="c-36545675" checked=""/><div class="controls bullet"><span class="by">jevogel</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36545574">parent</a><span>|</span><a href="#36544423">next</a><span>|</span><label class="collapse" for="c-36545675">[-]</label><label class="expand" for="c-36545675">[6 more]</label></div><br/><div class="children"><div class="content">Intel is already using 18A (Angstrom).</div><br/><div id="36545986" class="c"><input type="checkbox" id="c-36545986" checked=""/><div class="controls bullet"><span class="by">teddyh</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36545675">parent</a><span>|</span><a href="#36544423">next</a><span>|</span><label class="collapse" for="c-36545986">[-]</label><label class="expand" for="c-36545986">[5 more]</label></div><br/><div class="children"><div class="content">It’s “18 Å”, not “18A” (which would be 18 Amperes).  I would think that Intel would be keen to not be confused with either Ampere Computing or Nvidia’s Ampere GPU architecture.</div><br/><div id="36546576" class="c"><input type="checkbox" id="c-36546576" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36545986">parent</a><span>|</span><a href="#36544423">next</a><span>|</span><label class="collapse" for="c-36546576">[-]</label><label class="expand" for="c-36546576">[4 more]</label></div><br/><div class="children"><div class="content">People don&#x27;t know how to type accents though.</div><br/><div id="36546854" class="c"><input type="checkbox" id="c-36546854" checked=""/><div class="controls bullet"><span class="by">pineconewarrior</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36546576">parent</a><span>|</span><a href="#36544423">next</a><span>|</span><label class="collapse" for="c-36546854">[-]</label><label class="expand" for="c-36546854">[3 more]</label></div><br/><div class="children"><div class="content">It&#x27;s dang easy on Mac. You just hit alt + the key it looks similar to.<p>Å = opt (AKA alt) + shift + a</div><br/><div id="36548018" class="c"><input type="checkbox" id="c-36548018" checked=""/><div class="controls bullet"><span class="by">diffeomorphism</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36546854">parent</a><span>|</span><a href="#36547614">next</a><span>|</span><label class="collapse" for="c-36548018">[-]</label><label class="expand" for="c-36548018">[1 more]</label></div><br/><div class="children"><div class="content">How would I know in advance that this gives Å and not Æ or Ã or Ā or Â or À or Á or Ä? And how would I type the other ones? Don&#x27;t have a Mac, so I actually don&#x27;t know how it is supposed to be done.</div><br/></div></div><div id="36547614" class="c"><input type="checkbox" id="c-36547614" checked=""/><div class="controls bullet"><span class="by">tromp</span><span>|</span><a href="#36544403">root</a><span>|</span><a href="#36546854">parent</a><span>|</span><a href="#36548018">prev</a><span>|</span><a href="#36544423">next</a><span>|</span><label class="collapse" for="c-36547614">[-]</label><label class="expand" for="c-36547614">[1 more]</label></div><br/><div class="children"><div class="content">Doing that for all of a..z and A..Z gives<p>å∫ç∂´ƒ©˙ˆ∆˚¬µ˜øπœ®ß†¨√∑≈\Ω<p>ÅıÇÎ´Ï©ÓˆÔ˚ÒÂ˜Ø∏Œ®Í†¨√∑≈ÁΩ</div><br/></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div><div id="36544423" class="c"><input type="checkbox" id="c-36544423" checked=""/><div class="controls bullet"><span class="by">11thEarlOfMar</span><span>|</span><a href="#36544403">parent</a><span>|</span><a href="#36544443">prev</a><span>|</span><a href="#36545714">next</a><span>|</span><label class="collapse" for="c-36544423">[-]</label><label class="expand" for="c-36544423">[1 more]</label></div><br/><div class="children"><div class="content">And it will be a relief to have an option at the leading edge.</div><br/></div></div></div></div><div id="36545714" class="c"><input type="checkbox" id="c-36545714" checked=""/><div class="controls bullet"><span class="by">TradingPlaces</span><span>|</span><a href="#36544403">prev</a><span>|</span><a href="#36546071">next</a><span>|</span><label class="collapse" for="c-36545714">[-]</label><label class="expand" for="c-36545714">[1 more]</label></div><br/><div class="children"><div class="content">These time lines are aspirational and are rarely met.</div><br/></div></div><div id="36546071" class="c"><input type="checkbox" id="c-36546071" checked=""/><div class="controls bullet"><span class="by">blackoil</span><span>|</span><a href="#36545714">prev</a><span>|</span><label class="collapse" for="c-36546071">[-]</label><label class="expand" for="c-36546071">[3 more]</label></div><br/><div class="children"><div class="content">What&#x27;s the situation of Intel 4? If they miss year end deadline, 20A should also be late.</div><br/><div id="36546594" class="c"><input type="checkbox" id="c-36546594" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#36546071">parent</a><span>|</span><label class="collapse" for="c-36546594">[-]</label><label class="expand" for="c-36546594">[2 more]</label></div><br/><div class="children"><div class="content">Intel 4&#x2F;3&#x2F;20A&#x2F;18A are Schrodinger&#x27;s processes; there&#x27;s no evidence they&#x27;re on time (remember Intel has lied before) and there&#x27;s no evidence they&#x27;re delayed. If Meteor Lake ships in volume this year it will prove that 4 works.</div><br/><div id="36547055" class="c"><input type="checkbox" id="c-36547055" checked=""/><div class="controls bullet"><span class="by">epolanski</span><span>|</span><a href="#36546071">root</a><span>|</span><a href="#36546594">parent</a><span>|</span><label class="collapse" for="c-36547055">[-]</label><label class="expand" for="c-36547055">[1 more]</label></div><br/><div class="children"><div class="content">Like the 10nm node, it was always coming for roughly 7 years till it wasn&#x27;t.<p>But Intel jumped on the 7 node so even if 4 fails doesn&#x27;t mean 2 will do as well.</div><br/></div></div></div></div></div></div></div></div></div></div></div></body></html>