--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml IFSTAGE.twx IFSTAGE.ncd -o IFSTAGE.twr IFSTAGE.pcf

Design file:              IFSTAGE.ncd
Physical constraint file: IFSTAGE.pcf
Device,package,speed:     xc3s1600e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PC_LdEn     |    2.669(R)|    0.382(R)|Clk_BUFGP         |   0.000|
PC_immed<0> |    3.918(R)|   -1.003(R)|Clk_BUFGP         |   0.000|
PC_immed<1> |    3.465(R)|   -0.706(R)|Clk_BUFGP         |   0.000|
PC_immed<2> |    3.032(R)|   -0.625(R)|Clk_BUFGP         |   0.000|
PC_immed<3> |    2.744(R)|   -0.394(R)|Clk_BUFGP         |   0.000|
PC_immed<4> |    2.516(R)|   -0.049(R)|Clk_BUFGP         |   0.000|
PC_immed<5> |    2.415(R)|   -0.132(R)|Clk_BUFGP         |   0.000|
PC_immed<6> |    1.895(R)|    0.595(R)|Clk_BUFGP         |   0.000|
PC_immed<7> |    2.183(R)|    0.068(R)|Clk_BUFGP         |   0.000|
PC_immed<8> |    2.198(R)|    0.040(R)|Clk_BUFGP         |   0.000|
PC_immed<9> |    2.549(R)|   -0.275(R)|Clk_BUFGP         |   0.000|
PC_immed<10>|    2.088(R)|   -0.091(R)|Clk_BUFGP         |   0.000|
PC_immed<11>|    1.770(R)|   -0.227(R)|Clk_BUFGP         |   0.000|
PC_sel      |    2.486(R)|    0.533(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Instr<0>    |   10.408(R)|Clk_BUFGP         |   0.000|
Instr<1>    |   10.540(R)|Clk_BUFGP         |   0.000|
Instr<2>    |   10.101(R)|Clk_BUFGP         |   0.000|
Instr<3>    |   10.405(R)|Clk_BUFGP         |   0.000|
Instr<4>    |   10.504(R)|Clk_BUFGP         |   0.000|
Instr<5>    |    8.896(R)|Clk_BUFGP         |   0.000|
Instr<6>    |   10.388(R)|Clk_BUFGP         |   0.000|
Instr<7>    |    9.770(R)|Clk_BUFGP         |   0.000|
Instr<8>    |    9.914(R)|Clk_BUFGP         |   0.000|
Instr<9>    |    9.690(R)|Clk_BUFGP         |   0.000|
Instr<10>   |    9.425(R)|Clk_BUFGP         |   0.000|
Instr<11>   |    9.560(R)|Clk_BUFGP         |   0.000|
Instr<12>   |    9.871(R)|Clk_BUFGP         |   0.000|
Instr<13>   |    9.449(R)|Clk_BUFGP         |   0.000|
Instr<14>   |    9.575(R)|Clk_BUFGP         |   0.000|
Instr<15>   |    9.462(R)|Clk_BUFGP         |   0.000|
Instr<16>   |    9.895(R)|Clk_BUFGP         |   0.000|
Instr<17>   |   10.576(R)|Clk_BUFGP         |   0.000|
Instr<18>   |    9.185(R)|Clk_BUFGP         |   0.000|
Instr<19>   |    9.184(R)|Clk_BUFGP         |   0.000|
Instr<20>   |    9.204(R)|Clk_BUFGP         |   0.000|
Instr<21>   |    9.202(R)|Clk_BUFGP         |   0.000|
Instr<22>   |    9.351(R)|Clk_BUFGP         |   0.000|
Instr<23>   |    9.584(R)|Clk_BUFGP         |   0.000|
Instr<24>   |    9.173(R)|Clk_BUFGP         |   0.000|
Instr<25>   |    9.046(R)|Clk_BUFGP         |   0.000|
Instr<26>   |    9.133(R)|Clk_BUFGP         |   0.000|
Instr<27>   |    8.905(R)|Clk_BUFGP         |   0.000|
Instr<28>   |    9.132(R)|Clk_BUFGP         |   0.000|
Instr<29>   |    9.132(R)|Clk_BUFGP         |   0.000|
Instr<30>   |    9.637(R)|Clk_BUFGP         |   0.000|
Instr<31>   |    9.685(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.893|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 20 19:23:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 158 MB



