---
content_type: page
description: The lab section contains table listing topics along with files.
learning_resource_types:
- Labs
ocw_type: CourseSection
title: Labs
uid: 60d7ef1f-e2ac-7a31-acca-64948b8b2321
---

See the {{% resource_link 66d6db4a-d9de-0386-3063-e4d902c6ff71 "calendar" %}} for due dates and the {{% resource_link 5d987861-bff6-5ec8-34c2-5c61e722505b "syllabus" %}} for class policies on turning in labs and collaboration. The SMIPS Processor Specification contains details on the SMIPS ISA which is used in several of the labs.

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
LabÂ #
{{< thclose >}}
{{< thopen >}}
Topics
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
1
{{< tdclose >}}
{{< tdopen >}}
RTL Model of a Two-Stage MIPS Processor ({{% resource_link aef8b6e4-00e1-108a-87c1-b3bb131d86dc "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
2
{{< tdclose >}}
{{< tdopen >}}
ASIC Implementation of a Two-Stage MIPS Processor ({{% resource_link 0edb36d0-521b-1fe9-982e-a26ec11fb395 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
3
{{< tdclose >}}
{{< tdopen >}}
Bluespec Model of a Network Linecard ({{% resource_link 471f4476-3de6-932e-7f2d-e76feedf5ae1 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}