{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545581046116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545581046151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 24 00:04:05 2018 " "Processing started: Mon Dec 24 00:04:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545581046151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581046151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_lab -c final_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_lab -c final_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581046151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545581047649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545581047649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr final_lab.v(16) " "Verilog HDL Declaration information at final_lab.v(16): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545581064613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_lab.v 1 1 " "Found 1 design units, including 1 entities, in source file final_lab.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_lab " "Found entity 1: final_lab" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_audio_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_audio_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Audio_Config " "Found entity 1: I2C_Audio_Config" {  } { { "I2C_Audio_Config.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064630 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "I2C_Controller I2C_Controller.v(15) " "Verilog Module Declaration warning at I2C_Controller.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"I2C_Controller\"" {  } { { "I2C_Controller.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Controller.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581064645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sin_Generator " "Found entity 1: Sin_Generator" {  } { { "Sin_Generator.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/Sin_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Audio " "Found entity 1: I2S_Audio" {  } { { "I2S_Audio.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2S_Audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xclk.v 1 1 " "Found 1 design units, including 1 entities, in source file xclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 xclk " "Found entity 1: xclk" {  } { { "xclk.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xclk/xclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file xclk/xclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 xclk_0002 " "Found entity 1: xclk_0002" {  } { { "xclk/xclk_0002.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk/xclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064710 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "get_music.v(70) " "Verilog HDL information at get_music.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545581064713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_music.v 1 1 " "Found 1 design units, including 1 entities, in source file get_music.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_music " "Found entity 1: get_music" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_to_assic.v 1 1 " "Found 1 design units, including 1 entities, in source file button_to_assic.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_to_assic " "Found entity 1: button_to_assic" {  } { { "button_to_assic.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/button_to_assic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfunc.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfunc.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboardFunc " "Found entity 1: keyboardFunc" {  } { { "keyboardFunc.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/keyboardFunc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064762 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "cover cover.v(1) " "Verilog HDL Declaration warning at cover.v(1): \"cover\" is SystemVerilog-2005 keyword" {  } { { "cover.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/cover.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1545581064778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cover.v 1 1 " "Found 1 design units, including 1 entities, in source file cover.v" { { "Info" "ISGN_ENTITY_NAME" "1 cover " "Found entity 1: cover" {  } { { "cover.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/cover.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064779 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit screen.v(38) " "Verilog HDL Declaration warning at screen.v(38): \"bit\" is SystemVerilog-2005 keyword" {  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1545581064790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "screen.v(90) " "Verilog HDL Module Instantiation warning at screen.v(90): ignored dangling comma in List of Port Connections" {  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 90 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1545581064791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen.v 1 1 " "Found 1 design units, including 1 entities, in source file screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen " "Found entity 1: screen" {  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file screen_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen_ram " "Found entity 1: screen_ram" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064812 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit vga_font_rom.v(5) " "Verilog HDL Declaration warning at vga_font_rom.v(5): \"bit\" is SystemVerilog-2005 keyword" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_font_rom.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1545581064828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_font_rom " "Found entity 1: vga_font_rom" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_font_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581064830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581064830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "assic screen.v(76) " "Verilog HDL Implicit Net warning at screen.v(76): created implicit net for \"assic\"" {  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581064830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_lab " "Elaborating entity \"final_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545581065315 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] final_lab.v(16) " "Output port \"LEDR\[9..2\]\" at final_lab.v(16) has no driver" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545581065315 "|final_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 final_lab.v(19) " "Output port \"HEX0\" at final_lab.v(19) has no driver" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545581065315 "|final_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 final_lab.v(20) " "Output port \"HEX1\" at final_lab.v(20) has no driver" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545581065315 "|final_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 final_lab.v(21) " "Output port \"HEX2\" at final_lab.v(21) has no driver" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545581065319 "|final_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 final_lab.v(22) " "Output port \"HEX3\" at final_lab.v(22) has no driver" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545581065319 "|final_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 final_lab.v(23) " "Output port \"HEX4\" at final_lab.v(23) has no driver" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545581065319 "|final_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 final_lab.v(24) " "Output port \"HEX5\" at final_lab.v(24) has no driver" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545581065319 "|final_lab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xclk xclk:u1 " "Elaborating entity \"xclk\" for hierarchy \"xclk:u1\"" {  } { { "final_lab.v" "u1" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xclk_0002 xclk:u1\|xclk_0002:xclk_inst " "Elaborating entity \"xclk_0002\" for hierarchy \"xclk:u1\|xclk_0002:xclk_inst\"" {  } { { "xclk.v" "xclk_inst" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll xclk:u1\|xclk_0002:xclk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"xclk:u1\|xclk_0002:xclk_inst\|altera_pll:altera_pll_i\"" {  } { { "xclk/xclk_0002.v" "altera_pll_i" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk/xclk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065410 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1545581065413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xclk:u1\|xclk_0002:xclk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"xclk:u1\|xclk_0002:xclk_inst\|altera_pll:altera_pll_i\"" {  } { { "xclk/xclk_0002.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk/xclk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xclk:u1\|xclk_0002:xclk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"xclk:u1\|xclk_0002:xclk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432000 MHz " "Parameter \"output_clock_frequency0\" = \"18.432000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581065415 ""}  } { { "xclk/xclk_0002.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk/xclk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545581065415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:my_i2c_clk " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:my_i2c_clk\"" {  } { { "final_lab.v" "my_i2c_clk" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:BT " "Elaborating entity \"button\" for hierarchy \"button:BT\"" {  } { { "final_lab.v" "BT" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Audio_Config I2C_Audio_Config:myconfig " "Elaborating entity \"I2C_Audio_Config\" for hierarchy \"I2C_Audio_Config:myconfig\"" {  } { { "final_lab.v" "myconfig" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065418 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.data_a 0 I2C_Audio_Config.v(24) " "Net \"audio_reg.data_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065435 "|final_lab|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.waddr_a 0 I2C_Audio_Config.v(24) " "Net \"audio_reg.waddr_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065435 "|final_lab|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.data_a 0 I2C_Audio_Config.v(25) " "Net \"audio_cmd.data_a\" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065435 "|final_lab|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.waddr_a 0 I2C_Audio_Config.v(25) " "Net \"audio_cmd.waddr_a\" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065436 "|final_lab|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.we_a 0 I2C_Audio_Config.v(24) " "Net \"audio_reg.we_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065436 "|final_lab|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.we_a 0 I2C_Audio_Config.v(25) " "Net \"audio_cmd.we_a\" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065436 "|final_lab|I2C_Audio_Config:myconfig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_Audio_Config:myconfig\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_Audio_Config:myconfig\|I2C_Controller:u0\"" {  } { { "I2C_Audio_Config.v" "u0" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(38) " "Verilog HDL assignment warning at I2C_Controller.v(38): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Controller.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065439 "|final_lab|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(37) " "Verilog HDL assignment warning at I2C_Controller.v(37): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065439 "|final_lab|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(49) " "Verilog HDL assignment warning at I2C_Controller.v(49): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Controller.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065439 "|final_lab|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Audio I2S_Audio:myaudio " "Elaborating entity \"I2S_Audio\" for hierarchy \"I2S_Audio:myaudio\"" {  } { { "final_lab.v" "myaudio" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sin_Generator Sin_Generator:sin_wave " "Elaborating entity \"Sin_Generator\" for hierarchy \"Sin_Generator:sin_wave\"" {  } { { "final_lab.v" "sin_wave" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065443 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sintable Sin_Generator.v(10) " "Verilog HDL warning at Sin_Generator.v(10): object sintable used but never assigned" {  } { { "Sin_Generator.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/Sin_Generator.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1545581065443 "|final_lab|Sin_Generator:sin_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_music get_music:get_m " "Elaborating entity \"get_music\" for hierarchy \"get_music:get_m\"" {  } { { "final_lab.v" "get_m" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065451 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "music0 get_music.v(64) " "Verilog HDL warning at get_music.v(64): object music0 used but never assigned" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 64 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1545581065456 "|final_lab|get_music:get_m"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "music1 get_music.v(65) " "Verilog HDL warning at get_music.v(65): object music1 used but never assigned" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 65 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1545581065456 "|final_lab|get_music:get_m"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "music2 get_music.v(66) " "Verilog HDL warning at get_music.v(66): object music2 used but never assigned" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1545581065456 "|final_lab|get_music:get_m"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "get_music.v(137) " "Verilog HDL Case Statement information at get_music.v(137): all case item expressions in this case statement are onehot" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 137 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1545581065456 "|final_lab|get_music:get_m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 get_music.v(195) " "Verilog HDL assignment warning at get_music.v(195): truncated value with size 32 to match size of target (26)" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065456 "|final_lab|get_music:get_m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 get_music.v(205) " "Verilog HDL assignment warning at get_music.v(205): truncated value with size 32 to match size of target (26)" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065456 "|final_lab|get_music:get_m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 get_music.v(224) " "Verilog HDL assignment warning at get_music.v(224): truncated value with size 32 to match size of target (2)" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065456 "|final_lab|get_music:get_m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 get_music.v(236) " "Verilog HDL assignment warning at get_music.v(236): truncated value with size 32 to match size of target (2)" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065457 "|final_lab|get_music:get_m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 get_music.v(244) " "Verilog HDL assignment warning at get_music.v(244): truncated value with size 32 to match size of target (11)" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065457 "|final_lab|get_music:get_m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 get_music.v(249) " "Verilog HDL assignment warning at get_music.v(249): truncated value with size 32 to match size of target (11)" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065457 "|final_lab|get_music:get_m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 get_music.v(253) " "Verilog HDL assignment warning at get_music.v(253): truncated value with size 32 to match size of target (11)" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065457 "|final_lab|get_music:get_m"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "get_music.v(268) " "Verilog HDL Case Statement information at get_music.v(268): all case item expressions in this case statement are onehot" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1545581065457 "|final_lab|get_music:get_m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 get_music.v(303) " "Verilog HDL assignment warning at get_music.v(303): truncated value with size 32 to match size of target (11)" {  } { { "get_music.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065457 "|final_lab|get_music:get_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:mykb " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:mykb\"" {  } { { "final_lab.v" "mykb" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_to_assic keyboard:mykb\|button_to_assic:b_to_a " "Elaborating entity \"button_to_assic\" for hierarchy \"keyboard:mykb\|button_to_assic:b_to_a\"" {  } { { "keyboard.v" "b_to_a" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/keyboard.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard keyboard:mykb\|ps2_keyboard:ps2keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"keyboard:mykb\|ps2_keyboard:ps2keyboard\"" {  } { { "keyboard.v" "ps2keyboard" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/keyboard.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboardFunc keyboardFunc:kf " "Elaborating entity \"keyboardFunc\" for hierarchy \"keyboardFunc:kf\"" {  } { { "final_lab.v" "kf" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cover cover:cvr " "Elaborating entity \"cover\" for hierarchy \"cover:cvr\"" {  } { { "final_lab.v" "cvr" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen cover:cvr\|screen:myscreen " "Elaborating entity \"screen\" for hierarchy \"cover:cvr\|screen:myscreen\"" {  } { { "cover.v" "myscreen" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/cover.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 screen.v(19) " "Verilog HDL assignment warning at screen.v(19): truncated value with size 32 to match size of target (10)" {  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065479 "|final_lab|cover:cvr|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screen.v(25) " "Verilog HDL assignment warning at screen.v(25): truncated value with size 32 to match size of target (8)" {  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065479 "|final_lab|cover:cvr|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screen.v(26) " "Verilog HDL assignment warning at screen.v(26): truncated value with size 32 to match size of target (8)" {  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065479 "|final_lab|cover:cvr|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screen.v(27) " "Verilog HDL assignment warning at screen.v(27): truncated value with size 32 to match size of target (4)" {  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065489 "|final_lab|cover:cvr|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screen.v(28) " "Verilog HDL assignment warning at screen.v(28): truncated value with size 32 to match size of target (4)" {  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065489 "|final_lab|cover:cvr|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 screen.v(51) " "Verilog HDL assignment warning at screen.v(51): truncated value with size 32 to match size of target (12)" {  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065489 "|final_lab|cover:cvr|screen:myscreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen cover:cvr\|screen:myscreen\|clkgen:my_vgaclk " "Elaborating entity \"clkgen\" for hierarchy \"cover:cvr\|screen:myscreen\|clkgen:my_vgaclk\"" {  } { { "screen.v" "my_vgaclk" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl cover:cvr\|screen:myscreen\|vga_ctrl:VGA_CTRL " "Elaborating entity \"vga_ctrl\" for hierarchy \"cover:cvr\|screen:myscreen\|vga_ctrl:VGA_CTRL\"" {  } { { "screen.v" "VGA_CTRL" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(50) " "Verilog HDL assignment warning at vga_ctrl.v(50): truncated value with size 32 to match size of target (10)" {  } { { "vga_ctrl.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065493 "|final_lab|cover:cvr|screen:myscreen|vga_ctrl:VGA_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_ram cover:cvr\|screen:myscreen\|screen_ram:my_sr " "Elaborating entity \"screen_ram\" for hierarchy \"cover:cvr\|screen:myscreen\|screen_ram:my_sr\"" {  } { { "screen.v" "my_sr" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 screen_ram.v(32) " "Verilog HDL assignment warning at screen_ram.v(32): truncated value with size 32 to match size of target (6)" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065516 "|final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screen_ram.v(33) " "Verilog HDL assignment warning at screen_ram.v(33): truncated value with size 32 to match size of target (4)" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065516 "|final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screen_ram.v(34) " "Verilog HDL assignment warning at screen_ram.v(34): truncated value with size 32 to match size of target (4)" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545581065516 "|final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram screen_ram.v(40) " "Verilog HDL warning at screen_ram.v(40): initial value for variable ram should be constant" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 40 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1545581065516 "|final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[2099..1960\] 0 screen_ram.v(29) " "Net \"ram\[2099..1960\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065526 "|final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1931..1411\] 0 screen_ram.v(29) " "Net \"ram\[1931..1411\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065526 "|final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1401..1338\] 0 screen_ram.v(29) " "Net \"ram\[1401..1338\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065526 "|final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1331..1266\] 0 screen_ram.v(29) " "Net \"ram\[1331..1266\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065526 "|final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1261..1064\] 0 screen_ram.v(29) " "Net \"ram\[1261..1064\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065526 "|final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1051..0\] 0 screen_ram.v(29) " "Net \"ram\[1051..0\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065526 "|final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font_rom cover:cvr\|screen:myscreen\|vga_font_rom:my_vfr " "Elaborating entity \"vga_font_rom\" for hierarchy \"cover:cvr\|screen:myscreen\|vga_font_rom:my_vfr\"" {  } { { "screen.v" "my_vfr" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581065527 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 vga_font_rom.v(8) " "Net \"rom.data_a\" at vga_font_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_font_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065527 "|final_lab|cover:cvr|screen:myscreen|vga_font_rom:my_vfr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 vga_font_rom.v(8) " "Net \"rom.waddr_a\" at vga_font_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_font_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065527 "|final_lab|cover:cvr|screen:myscreen|vga_font_rom:my_vfr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 vga_font_rom.v(8) " "Net \"rom.we_a\" at vga_font_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_font_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545581065527 "|final_lab|cover:cvr|screen:myscreen|vga_font_rom:my_vfr"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "keyboard:mykb\|ps2_keyboard:ps2keyboard\|fifo_rtl_0 " "Inferred RAM node \"keyboard:mykb\|ps2_keyboard:ps2keyboard\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1545581066493 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "get_music:get_m\|music3_rtl_0 " "Inferred dual-clock RAM node \"get_music:get_m\|music3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1545581066493 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "I2C_Audio_Config:myconfig\|audio_reg " "RAM logic \"I2C_Audio_Config:myconfig\|audio_reg\" is uninferred due to inappropriate RAM size" {  } { { "I2C_Audio_Config.v" "audio_reg" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1545581066500 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "I2C_Audio_Config:myconfig\|audio_cmd " "RAM logic \"I2C_Audio_Config:myconfig\|audio_cmd\" is uninferred due to inappropriate RAM size" {  } { { "I2C_Audio_Config.v" "audio_cmd" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1545581066500 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1545581066500 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "632 1024 0 1 1 " "632 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "392 1023 " "Addresses ranging from 392 to 1023 are not initialized" {  } { { "D:/NJU/3rd semester/digital logical circuit experiments/lab12/littleStars.mif" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/littleStars.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1545581066501 ""}  } { { "D:/NJU/3rd semester/digital logical circuit experiments/lab12/littleStars.mif" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/littleStars.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1545581066501 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "512 1024 D:/NJU/3rd semester/digital logical circuit experiments/lab12/littleStars.mif " "Memory depth (512) in the design file differs from memory depth (1024) in the Memory Initialization File \"D:/NJU/3rd semester/digital logical circuit experiments/lab12/littleStars.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1545581066501 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 512 D:/NJU/3rd semester/digital logical circuit experiments/lab12/river.mif " "Memory depth (1024) in the design file differs from memory depth (512) in the Memory Initialization File \"D:/NJU/3rd semester/digital logical circuit experiments/lab12/river.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1545581066507 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 256 D:/NJU/3rd semester/digital logical circuit experiments/lab12/Edelweiss.mif " "Memory depth (512) in the design file differs from memory depth (256) in the Memory Initialization File \"D:/NJU/3rd semester/digital logical circuit experiments/lab12/Edelweiss.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1545581066507 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/final_lab.ram0_I2C_Audio_Config_f19a1d43.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/final_lab.ram0_I2C_Audio_Config_f19a1d43.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1545581066507 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/final_lab.ram1_I2C_Audio_Config_f19a1d43.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/final_lab.ram1_I2C_Audio_Config_f19a1d43.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1545581066516 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cover:cvr\|screen:myscreen\|vga_font_rom:my_vfr\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cover:cvr\|screen:myscreen\|vga_font_rom:my_vfr\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_lab.ram0_vga_font_rom_8a44ceea.hdl.mif " "Parameter INIT_FILE set to db/final_lab.ram0_vga_font_rom_8a44ceea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "keyboard:mykb\|ps2_keyboard:ps2keyboard\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"keyboard:mykb\|ps2_keyboard:ps2keyboard\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "get_music:get_m\|music3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"get_music:get_m\|music3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 472 " "Parameter NUMWORDS_A set to 472" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 472 " "Parameter NUMWORDS_B set to 472" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Sin_Generator:sin_wave\|sintable_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Sin_Generator:sin_wave\|sintable_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE sintable.mif " "Parameter INIT_FILE set to sintable.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545581071422 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545581071422 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545581071422 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cover:cvr\|screen:myscreen\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cover:cvr\|screen:myscreen\|Mod0\"" {  } { { "screen.v" "Mod0" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581071433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cover:cvr\|screen:myscreen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cover:cvr\|screen:myscreen\|Div0\"" {  } { { "screen.v" "Div0" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581071433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cover:cvr\|screen:myscreen\|screen_ram:my_sr\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cover:cvr\|screen:myscreen\|screen_ram:my_sr\|Div0\"" {  } { { "screen_ram.v" "Div0" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581071433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cover:cvr\|screen:myscreen\|screen_ram:my_sr\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cover:cvr\|screen:myscreen\|screen_ram:my_sr\|Mod0\"" {  } { { "screen_ram.v" "Mod0" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581071433 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545581071433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cover:cvr\|screen:myscreen\|vga_font_rom:my_vfr\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"cover:cvr\|screen:myscreen\|vga_font_rom:my_vfr\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581071638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cover:cvr\|screen:myscreen\|vga_font_rom:my_vfr\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"cover:cvr\|screen:myscreen\|vga_font_rom:my_vfr\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_lab.ram0_vga_font_rom_8a44ceea.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_lab.ram0_vga_font_rom_8a44ceea.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071638 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545581071638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2e1 " "Found entity 1: altsyncram_a2e1" {  } { { "db/altsyncram_a2e1.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_a2e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581071739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581071739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:mykb\|ps2_keyboard:ps2keyboard\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"keyboard:mykb\|ps2_keyboard:ps2keyboard\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581071770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:mykb\|ps2_keyboard:ps2keyboard\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"keyboard:mykb\|ps2_keyboard:ps2keyboard\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071770 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545581071770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edi1 " "Found entity 1: altsyncram_edi1" {  } { { "db/altsyncram_edi1.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_edi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581071870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581071870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "get_music:get_m\|altsyncram:music3_rtl_0 " "Elaborated megafunction instantiation \"get_music:get_m\|altsyncram:music3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581071887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "get_music:get_m\|altsyncram:music3_rtl_0 " "Instantiated megafunction \"get_music:get_m\|altsyncram:music3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 472 " "Parameter \"NUMWORDS_A\" = \"472\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 472 " "Parameter \"NUMWORDS_B\" = \"472\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581071887 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545581071887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6j1 " "Found entity 1: altsyncram_q6j1" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_q6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581071990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581071990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0 " "Elaborated megafunction instantiation \"Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581072005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0 " "Instantiated megafunction \"Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE sintable.mif " "Parameter \"INIT_FILE\" = \"sintable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072005 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545581072005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jta1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jta1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jta1 " "Found entity 1: altsyncram_jta1" {  } { { "db/altsyncram_jta1.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_jta1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581072103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581072103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cover:cvr\|screen:myscreen\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"cover:cvr\|screen:myscreen\|lpm_divide:Mod0\"" {  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581072220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cover:cvr\|screen:myscreen\|lpm_divide:Mod0 " "Instantiated megafunction \"cover:cvr\|screen:myscreen\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072220 ""}  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545581072220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581072320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581072320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581072387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581072387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581072438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581072438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cover:cvr\|screen:myscreen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"cover:cvr\|screen:myscreen\|lpm_divide:Div0\"" {  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581072488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cover:cvr\|screen:myscreen\|lpm_divide:Div0 " "Instantiated megafunction \"cover:cvr\|screen:myscreen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072488 ""}  } { { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545581072488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581072571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581072571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cover:cvr\|screen:myscreen\|screen_ram:my_sr\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"cover:cvr\|screen:myscreen\|screen_ram:my_sr\|lpm_divide:Div0\"" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581072619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cover:cvr\|screen:myscreen\|screen_ram:my_sr\|lpm_divide:Div0 " "Instantiated megafunction \"cover:cvr\|screen:myscreen\|screen_ram:my_sr\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072619 ""}  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545581072619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581072718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581072718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581072773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581072773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581072819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581072819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cover:cvr\|screen:myscreen\|screen_ram:my_sr\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"cover:cvr\|screen:myscreen\|screen_ram:my_sr\|lpm_divide:Mod0\"" {  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581072852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cover:cvr\|screen:myscreen\|screen_ram:my_sr\|lpm_divide:Mod0 " "Instantiated megafunction \"cover:cvr\|screen:myscreen\|screen_ram:my_sr\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545581072852 ""}  } { { "screen_ram.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545581072852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545581072951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581072951 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1545581073268 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1545581073295 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1545581073295 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1545581073295 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545581073295 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1545581073295 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 31 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1545581073299 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1545581073299 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581074269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581074269 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1545581074269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545581074277 "|final_lab|sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545581074277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545581074425 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545581075571 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "cover:cvr\|screen:myscreen\|vga_font_rom:my_vfr\|altsyncram:rom_rtl_0\|altsyncram_a2e1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"cover:cvr\|screen:myscreen\|vga_font_rom:my_vfr\|altsyncram:rom_rtl_0\|altsyncram_a2e1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_a2e1.tdf" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_a2e1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "screen.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v" 90 0 0 } } { "cover.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/cover.v" 50 0 0 } } { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 130 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581075571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/NJU/3rd semester/digital logical circuit experiments/lab12/output_files/final_lab.map.smsg " "Generated suppressed messages file D:/NJU/3rd semester/digital logical circuit experiments/lab12/output_files/final_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581075679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545581076039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545581076039 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK2 " "No output dependent on input pin \"PS2_CLK2\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|PS2_CLK2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT2 " "No output dependent on input pin \"PS2_DAT2\"" {  } { { "final_lab.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545581076343 "|final_lab|PS2_DAT2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545581076343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1319 " "Implemented 1319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545581076350 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545581076350 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1545581076350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1166 " "Implemented 1166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545581076350 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1545581076350 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1545581076350 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1545581076350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545581076350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545581076389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 24 00:04:36 2018 " "Processing ended: Mon Dec 24 00:04:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545581076389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545581076389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545581076389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545581076389 ""}
