

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Aug 14 11:42:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.212 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max |   Type   |
    +---------+---------+----------+----------+------+------+----------+
    |     1274|     1275|  6.370 us|  6.375 us|  1272|  1272|  dataflow|
    +---------+---------+----------+----------+------+------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------+
        |                                                                        |                                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  |                 Pipeline                 |
        |                                Instance                                |                                 Module                                |   min   |   max   |    min    |    max    |  min |  max |                   Type                   |
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------+
        |dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_U0       |dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s       |     1274|     1275|   6.370 us|   6.375 us|  1272|  1272|  loop rewind stp(delay=0 clock cycles(s))|
        |normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_U0   |normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s   |       23|       23|   0.115 us|   0.115 us|    23|    23|                                        no|
        |relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_U0  |relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_s  |        0|        0|       0 ns|       0 ns|     0|     0|                                        no|
        |dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_U0      |dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s      |      290|      291|   1.450 us|   1.455 us|   288|   288|  loop rewind stp(delay=0 clock cycles(s))|
        |normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_U0   |normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s   |       11|       11|  55.000 ns|  55.000 ns|    11|    11|                                        no|
        |relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_U0  |relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_s  |        0|        0|       0 ns|       0 ns|     0|     0|                                        no|
        |dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_U0      |dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s      |       14|       15|  70.000 ns|  75.000 ns|    12|    12|  loop rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|     4632|     2349|     -|
|Instance             |        4|      5|     5199|    10037|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      5|     9831|    12388|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|        1|        2|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                                |                                 Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_U0       |dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s       |        3|   1|  2543|  3319|    0|
    |dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_U0      |dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s      |        0|   1|   668|   624|    0|
    |dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_U0      |dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s      |        1|   1|   854|  1805|    0|
    |normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_U0   |normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s   |        0|   1|   366|   633|    0|
    |normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_U0   |normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s   |        0|   1|   762|  1204|    0|
    |relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_U0  |relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_s  |        0|   0|     3|   830|    0|
    |relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_U0  |relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_s  |        0|   0|     3|  1622|    0|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                   |                                                                       |        4|   5|  5199| 10037|    0|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+------+----+-----+------+-----+---------+
    |     Name     | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+------+----+-----+------+-----+---------+
    |layer2_out_U  |        0|  1028|   0|    -|     1|  384|      384|
    |layer4_out_U  |        0|  1028|   0|    -|     1|  384|      384|
    |layer5_out_U  |        0|  1028|   0|    -|     1|  360|      360|
    |layer6_out_U  |        0|   516|   0|    -|     1|  192|      192|
    |layer8_out_U  |        0|   516|   0|    -|     1|  192|      192|
    |layer9_out_U  |        0|   516|   0|    -|     1|  180|      180|
    +--------------+---------+------+----+-----+------+-----+---------+
    |Total         |        0|  4632|   0|    0|     6| 1692|     1692|
    +--------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|y_timed_input_TDATA   |   in|  848|        axis|  y_timed_input|       pointer|
|y_timed_input_TVALID  |   in|    1|        axis|  y_timed_input|       pointer|
|y_timed_input_TREADY  |  out|    1|        axis|  y_timed_input|       pointer|
|layer10_out_TDATA     |  out|   16|        axis|    layer10_out|       pointer|
|layer10_out_TVALID    |  out|    1|        axis|    layer10_out|       pointer|
|layer10_out_TREADY    |   in|    1|        axis|    layer10_out|       pointer|
|ap_clk                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
+----------------------+-----+-----+------------+---------------+--------------+

