$date
	Sun Dec 21 12:22:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module hdl_decoder_2to4_tb $end
$var wire 1 ! Y3 $end
$var wire 1 " Y2 $end
$var wire 1 # Y1 $end
$var wire 1 $ Y0 $end
$var reg 1 % D0 $end
$var reg 1 & D1 $end
$scope module op $end
$var wire 1 % D0 $end
$var wire 1 & D1 $end
$var reg 1 $ Y0 $end
$var reg 1 # Y1 $end
$var reg 1 " Y2 $end
$var reg 1 ! Y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
1$
0#
0"
0!
$end
#10
1#
0$
1&
#20
1"
0#
0&
1%
#30
1!
0"
1&
#40
