

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_41_16'
================================================================
* Date:           Thu May 22 16:58:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.702 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      135|      135|  1.350 us|  1.350 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1  |      133|      133|         7|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     188|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     188|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_82_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln41_fu_76_p2  |      icmp|   0|  0|  14|           8|           9|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  31|          17|          12|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    8|         16|
    |i_fu_30                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |gate_i_load_reg_121               |  32|   0|   32|          0|
    |i_fu_30                           |   8|   0|    8|          0|
    |mul_i1_reg_131                    |  32|   0|   32|          0|
    |vec_tmp_addr_reg_115              |   7|   0|    7|          0|
    |vec_tmp_load_reg_126              |  32|   0|   32|          0|
    |vec_tmp_addr_reg_115              |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 188|  32|  131|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_41_16|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_41_16|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_41_16|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_41_16|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_41_16|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_41_16|  return value|
|grp_fu_374_p_din0   |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_41_16|  return value|
|grp_fu_374_p_din1   |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_41_16|  return value|
|grp_fu_374_p_dout0  |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_41_16|  return value|
|grp_fu_374_p_ce     |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_41_16|  return value|
|gate_i_address0     |  out|    7|   ap_memory|                           gate_i|         array|
|gate_i_ce0          |  out|    1|   ap_memory|                           gate_i|         array|
|gate_i_q0           |   in|   32|   ap_memory|                           gate_i|         array|
|vec_tmp_address0    |  out|    7|   ap_memory|                          vec_tmp|         array|
|vec_tmp_ce0         |  out|    1|   ap_memory|                          vec_tmp|         array|
|vec_tmp_we0         |  out|    1|   ap_memory|                          vec_tmp|         array|
|vec_tmp_d0          |  out|   32|   ap_memory|                          vec_tmp|         array|
|vec_tmp_address1    |  out|    7|   ap_memory|                          vec_tmp|         array|
|vec_tmp_ce1         |  out|    1|   ap_memory|                          vec_tmp|         array|
|vec_tmp_q1          |   in|   32|   ap_memory|                          vec_tmp|         array|
+--------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [lstm_hls/rnn.cpp:41->lstm_hls/rnn.cpp:125]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln41 = store i8 0, i8 %i" [lstm_hls/rnn.cpp:41->lstm_hls/rnn.cpp:125]   --->   Operation 11 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i171"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [lstm_hls/rnn.cpp:41->lstm_hls/rnn.cpp:125]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%icmp_ln41 = icmp_eq  i8 %i_2, i8 128" [lstm_hls/rnn.cpp:41->lstm_hls/rnn.cpp:125]   --->   Operation 14 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln41 = add i8 %i_2, i8 1" [lstm_hls/rnn.cpp:41->lstm_hls/rnn.cpp:125]   --->   Operation 15 'add' 'add_ln41' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc.i171.split, void %for.inc.i179.preheader.exitStub" [lstm_hls/rnn.cpp:41->lstm_hls/rnn.cpp:125]   --->   Operation 16 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %i_2" [lstm_hls/rnn.cpp:41->lstm_hls/rnn.cpp:125]   --->   Operation 17 'zext' 'zext_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gate_i_addr = getelementptr i32 %gate_i, i64 0, i64 %zext_ln41" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:125]   --->   Operation 18 'getelementptr' 'gate_i_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%gate_i_load = load i7 %gate_i_addr" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:125]   --->   Operation 19 'load' 'gate_i_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vec_tmp_addr = getelementptr i32 %vec_tmp, i64 0, i64 %zext_ln41" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:125]   --->   Operation 20 'getelementptr' 'vec_tmp_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%vec_tmp_load = load i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:125]   --->   Operation 21 'load' 'vec_tmp_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln41 = store i8 %add_ln41, i8 %i" [lstm_hls/rnn.cpp:41->lstm_hls/rnn.cpp:125]   --->   Operation 22 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 23 [1/2] ( I:3.25ns O:3.25ns )   --->   "%gate_i_load = load i7 %gate_i_addr" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:125]   --->   Operation 23 'load' 'gate_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 24 [1/2] ( I:3.25ns O:3.25ns )   --->   "%vec_tmp_load = load i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:125]   --->   Operation 24 'load' 'vec_tmp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 25 [4/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %gate_i_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:125]   --->   Operation 25 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 26 [3/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %gate_i_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:125]   --->   Operation 26 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 27 [2/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %gate_i_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:125]   --->   Operation 27 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 28 [1/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %gate_i_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:125]   --->   Operation 28 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lstm_hls/rnn.cpp:41->lstm_hls/rnn.cpp:125]   --->   Operation 29 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [lstm_hls/rnn.cpp:41->lstm_hls/rnn.cpp:125]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [lstm_hls/rnn.cpp:41->lstm_hls/rnn.cpp:125]   --->   Operation 31 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln42 = store i32 %mul_i1, i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:125]   --->   Operation 32 'store' 'store_ln42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc.i171" [lstm_hls/rnn.cpp:41->lstm_hls/rnn.cpp:125]   --->   Operation 33 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gate_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vec_tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01000000]
store_ln41             (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
i_2                    (load             ) [ 00000000]
icmp_ln41              (icmp             ) [ 01111110]
add_ln41               (add              ) [ 00000000]
br_ln41                (br               ) [ 00000000]
zext_ln41              (zext             ) [ 00000000]
gate_i_addr            (getelementptr    ) [ 01100000]
vec_tmp_addr           (getelementptr    ) [ 01111111]
store_ln41             (store            ) [ 00000000]
gate_i_load            (load             ) [ 01011110]
vec_tmp_load           (load             ) [ 01011110]
mul_i1                 (fmul             ) [ 01000001]
specpipeline_ln41      (specpipeline     ) [ 00000000]
speclooptripcount_ln41 (speclooptripcount) [ 00000000]
specloopname_ln41      (specloopname     ) [ 00000000]
store_ln42             (store            ) [ 00000000]
br_ln41                (br               ) [ 00000000]
ret_ln0                (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gate_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gate_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vec_tmp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_tmp"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="i_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="gate_i_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="8" slack="0"/>
<pin id="38" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gate_i_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="7" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gate_i_load/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="vec_tmp_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="8" slack="0"/>
<pin id="51" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_tmp_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="7" slack="6"/>
<pin id="56" dir="0" index="1" bw="32" slack="1"/>
<pin id="57" dir="0" index="2" bw="0" slack="0"/>
<pin id="59" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="60" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="61" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="62" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="vec_tmp_load/1 store_ln42/7 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="1"/>
<pin id="66" dir="0" index="1" bw="32" slack="1"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln41_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_2_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln41_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln41_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln41_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln41_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="106" class="1005" name="icmp_ln41_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="5"/>
<pin id="108" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="110" class="1005" name="gate_i_addr_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="1"/>
<pin id="112" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="gate_i_addr "/>
</bind>
</comp>

<comp id="115" class="1005" name="vec_tmp_addr_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="1"/>
<pin id="117" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vec_tmp_addr "/>
</bind>
</comp>

<comp id="121" class="1005" name="gate_i_load_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gate_i_load "/>
</bind>
</comp>

<comp id="126" class="1005" name="vec_tmp_load_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vec_tmp_load "/>
</bind>
</comp>

<comp id="131" class="1005" name="mul_i1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="12" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="63"><net_src comp="47" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="73" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="93"><net_src comp="88" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="98"><net_src comp="82" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="30" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="104"><net_src comp="99" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="105"><net_src comp="99" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="109"><net_src comp="76" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="34" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="118"><net_src comp="47" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="124"><net_src comp="41" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="129"><net_src comp="54" pin="7"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="134"><net_src comp="64" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="54" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gate_i | {}
	Port: vec_tmp | {7 }
 - Input state : 
	Port: infer_Pipeline_VITIS_LOOP_41_16 : gate_i | {1 2 }
	Port: infer_Pipeline_VITIS_LOOP_41_16 : vec_tmp | {1 2 }
  - Chain level:
	State 1
		store_ln41 : 1
		i_2 : 1
		icmp_ln41 : 2
		add_ln41 : 2
		br_ln41 : 3
		zext_ln41 : 2
		gate_i_addr : 3
		gate_i_load : 4
		vec_tmp_addr : 3
		vec_tmp_load : 4
		store_ln41 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |   DSP   |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   fmul   |    grp_fu_64    |    3    |   143   |   321   |
|----------|-----------------|---------|---------|---------|
|   icmp   | icmp_ln41_fu_76 |    0    |    0    |    15   |
|----------|-----------------|---------|---------|---------|
|    add   |  add_ln41_fu_82 |    0    |    0    |    15   |
|----------|-----------------|---------|---------|---------|
|   zext   | zext_ln41_fu_88 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    3    |   143   |   351   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| gate_i_addr_reg_110|    7   |
| gate_i_load_reg_121|   32   |
|      i_reg_99      |    8   |
|  icmp_ln41_reg_106 |    1   |
|   mul_i1_reg_131   |   32   |
|vec_tmp_addr_reg_115|    7   |
|vec_tmp_load_reg_126|   32   |
+--------------------+--------+
|        Total       |   119  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_41 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_54 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   14   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |   351  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   119  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   262  |   369  |
+-----------+--------+--------+--------+--------+
