
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 306.699 ; gain = 100.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_change' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/clk_change.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_change' (1#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/clk_change.v:23]
INFO: [Synth 8-638] synthesizing module 'sccomp_dataflow' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/sccomp_dataflow.v:23]
INFO: [Synth 8-638] synthesizing module 'IMEM' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/IMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.runs/synth_1/.Xil/Vivado-32492-DESKTOP-25PF8VM/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (2#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.runs/synth_1/.Xil/Vivado-32492-DESKTOP-25PF8VM/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IMEM' (3#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/IMEM.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (11) of module 'IMEM' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/sccomp_dataflow.v:47]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/cpu.v:23]
	Parameter ADD bound to: 6'b000000 
	Parameter ADDU bound to: 6'b000001 
	Parameter SUB bound to: 6'b000010 
	Parameter SUBU bound to: 6'b000011 
	Parameter AND bound to: 6'b000100 
	Parameter OR bound to: 6'b000101 
	Parameter XOR bound to: 6'b000110 
	Parameter NOR bound to: 6'b000111 
	Parameter SLT bound to: 6'b001000 
	Parameter SLTU bound to: 6'b001001 
	Parameter SLL bound to: 6'b001010 
	Parameter SRL bound to: 6'b001011 
	Parameter SRA bound to: 6'b001100 
	Parameter SLLV bound to: 6'b001101 
	Parameter SRLV bound to: 6'b001110 
	Parameter SRAV bound to: 6'b001111 
	Parameter JR bound to: 6'b010000 
	Parameter ADDI bound to: 6'b010001 
	Parameter ADDIU bound to: 6'b010010 
	Parameter ANDI bound to: 6'b010011 
	Parameter ORI bound to: 6'b010100 
	Parameter XORI bound to: 6'b010101 
	Parameter LW bound to: 6'b010110 
	Parameter SW bound to: 6'b010111 
	Parameter BEQ bound to: 6'b011000 
	Parameter BNE bound to: 6'b011001 
	Parameter SLTI bound to: 6'b011010 
	Parameter SLTIU bound to: 6'b011011 
	Parameter LUI bound to: 6'b011100 
	Parameter J bound to: 6'b011101 
	Parameter JAI bound to: 6'b011110 
	Parameter ACCIDENT bound to: 4194424 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (4#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[31] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[30] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[29] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[28] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[27] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[26] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[25] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[24] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[23] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[22] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[21] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[20] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[19] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[18] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[17] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[16] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[15] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[14] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[13] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[12] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[11] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[10] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[9] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[8] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[7] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[6] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[5] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[4] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[3] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[2] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[1] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[0] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
INFO: [Synth 8-256] done synthesizing module 'regfile' (5#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:23]
	Parameter ADD bound to: 6'b000000 
	Parameter ADDU bound to: 6'b000001 
	Parameter SUB bound to: 6'b000010 
	Parameter SUBU bound to: 6'b000011 
	Parameter AND bound to: 6'b000100 
	Parameter OR bound to: 6'b000101 
	Parameter XOR bound to: 6'b000110 
	Parameter NOR bound to: 6'b000111 
	Parameter SLT bound to: 6'b001000 
	Parameter SLTU bound to: 6'b001001 
	Parameter SLL bound to: 6'b001010 
	Parameter SRL bound to: 6'b001011 
	Parameter SRA bound to: 6'b001100 
	Parameter SLLV bound to: 6'b001101 
	Parameter SRLV bound to: 6'b001110 
	Parameter SRAV bound to: 6'b001111 
	Parameter JR bound to: 6'b010000 
	Parameter ADDI bound to: 6'b010001 
	Parameter ADDIU bound to: 6'b010010 
	Parameter ANDI bound to: 6'b010011 
	Parameter ORI bound to: 6'b010100 
	Parameter XORI bound to: 6'b010101 
	Parameter LW bound to: 6'b010110 
	Parameter SW bound to: 6'b010111 
	Parameter BEQ bound to: 6'b011000 
	Parameter BNE bound to: 6'b011001 
	Parameter SLTI bound to: 6'b011010 
	Parameter SLTIU bound to: 6'b011011 
	Parameter LUI bound to: 6'b011100 
	Parameter J bound to: 6'b011101 
	Parameter JAI bound to: 6'b011110 
	Parameter CLZ bound to: 6'b011111 
	Parameter JALR bound to: 6'b100000 
	Parameter MTHI bound to: 6'b100001 
	Parameter MFHI bound to: 6'b100010 
	Parameter MTLO bound to: 6'b100011 
	Parameter MFLO bound to: 6'b100100 
	Parameter SB bound to: 6'b100101 
	Parameter SH bound to: 6'b100110 
	Parameter LB bound to: 6'b100111 
	Parameter LH bound to: 6'b101000 
	Parameter LBU bound to: 6'b101001 
	Parameter LHU bound to: 6'b101010 
	Parameter ERET bound to: 6'b101011 
	Parameter BREAK bound to: 6'b101100 
	Parameter SYSCALL bound to: 6'b101101 
	Parameter TEQ bound to: 6'b101110 
	Parameter MFC0 bound to: 6'b101111 
	Parameter MTC0 bound to: 6'b110000 
	Parameter MUL bound to: 6'b110001 
	Parameter MULTU bound to: 6'b110010 
	Parameter DIV bound to: 6'b110011 
	Parameter DIVU bound to: 6'b110100 
	Parameter BGEZ bound to: 6'b110101 
WARNING: [Synth 8-151] case item 6'b010000 is unreachable [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:133]
WARNING: [Synth 8-151] case item 6'b010010 is unreachable [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:826]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:926]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:947]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:975]
INFO: [Synth 8-256] done synthesizing module 'Controller' (6#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter MSB bound to: 31 - type: integer 
	Parameter ADD bound to: 6'b000000 
	Parameter ADDU bound to: 6'b000001 
	Parameter SUB bound to: 6'b000010 
	Parameter SUBU bound to: 6'b000011 
	Parameter AND bound to: 6'b000100 
	Parameter OR bound to: 6'b000101 
	Parameter XOR bound to: 6'b000110 
	Parameter NOR bound to: 6'b000111 
	Parameter SLT bound to: 6'b001000 
	Parameter SLTU bound to: 6'b001001 
	Parameter SLL bound to: 6'b001010 
	Parameter SRL bound to: 6'b001011 
	Parameter SRA bound to: 6'b001100 
	Parameter SLLV bound to: 6'b001101 
	Parameter SRLV bound to: 6'b001110 
	Parameter SRAV bound to: 6'b001111 
	Parameter JR bound to: 6'b010000 
	Parameter ADDI bound to: 6'b010001 
	Parameter ADDIU bound to: 6'b010010 
	Parameter ANDI bound to: 6'b010011 
	Parameter ORI bound to: 6'b010100 
	Parameter XORI bound to: 6'b010101 
	Parameter LW bound to: 6'b010110 
	Parameter SW bound to: 6'b010111 
	Parameter BEQ bound to: 6'b011000 
	Parameter BNE bound to: 6'b011001 
	Parameter SLTI bound to: 6'b011010 
	Parameter SLTIU bound to: 6'b011011 
	Parameter LUI bound to: 6'b011100 
	Parameter J bound to: 6'b011101 
	Parameter JAI bound to: 6'b011110 
	Parameter CLZ bound to: 6'b011111 
	Parameter JALR bound to: 6'b100000 
	Parameter MTHI bound to: 6'b100001 
	Parameter MFHI bound to: 6'b100010 
	Parameter MTLO bound to: 6'b100011 
	Parameter MFLO bound to: 6'b100100 
	Parameter SB bound to: 6'b100101 
	Parameter SH bound to: 6'b100110 
	Parameter LB bound to: 6'b100111 
	Parameter LH bound to: 6'b101000 
	Parameter LBU bound to: 6'b101001 
	Parameter LHU bound to: 6'b101010 
	Parameter ERET bound to: 6'b101011 
	Parameter BREAK bound to: 6'b101100 
	Parameter SYSCALL bound to: 6'b101101 
	Parameter TEQ bound to: 6'b101110 
	Parameter MFC0 bound to: 6'b101111 
	Parameter MTC0 bound to: 6'b110000 
	Parameter MUL bound to: 6'b110001 
	Parameter MULTU bound to: 6'b110010 
	Parameter DIV bound to: 6'b110011 
	Parameter DIVU bound to: 6'b110100 
	Parameter BGEZ bound to: 6'b110101 
WARNING: [Synth 8-151] case item 6'b001001 is unreachable [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:101]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'EXT' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/EXT.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/EXT.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/EXT.v:94]
INFO: [Synth 8-256] done synthesizing module 'EXT' (8#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/EXT.v:23]
INFO: [Synth 8-638] synthesizing module 'Connect' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Connect.v:23]
INFO: [Synth 8-256] done synthesizing module 'Connect' (9#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Connect.v:23]
INFO: [Synth 8-638] synthesizing module 'ADD1' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ADD1.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADD1' (10#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ADD1.v:23]
INFO: [Synth 8-638] synthesizing module 'ADD2' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ADD2.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADD2' (11#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ADD2.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX1' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX1.v:39]
INFO: [Synth 8-256] done synthesizing module 'MUX1' (12#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX1.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX2.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX2.v:34]
INFO: [Synth 8-256] done synthesizing module 'MUX2' (13#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX2.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX3' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX3.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX3.v:35]
INFO: [Synth 8-256] done synthesizing module 'MUX3' (14#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX3.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX4' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX4' (15#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-638] synthesizing module 'CP0' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/CP0.v:23]
	Parameter ERET bound to: 6'b101011 
	Parameter MFC0 bound to: 6'b101111 
	Parameter MTC0 bound to: 6'b110000 
	Parameter STATUS bound to: 5'b01100 
	Parameter CAUSE bound to: 5'b01101 
	Parameter EPC bound to: 5'b01110 
	Parameter ST_IE bound to: 5'b00000 
	Parameter ST_SYSCALL bound to: 5'b00001 
	Parameter ST_BREAK bound to: 5'b00010 
	Parameter ST_TEQ bound to: 5'b00011 
	Parameter C_SYSCALL bound to: 4'b1000 
	Parameter C_BREAK bound to: 4'b1001 
	Parameter C_TEQ bound to: 4'b1101 
	Parameter C_ERET bound to: 4'b0000 
WARNING: [Synth 8-3848] Net timer_int in module/entity CP0 does not have driver. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/CP0.v:36]
INFO: [Synth 8-256] done synthesizing module 'CP0' (16#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/CP0.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'status' does not match port width (32) of module 'CP0' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/cpu.v:345]
INFO: [Synth 8-638] synthesizing module 'HI_or_LO' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/HI_or_LO.v:23]
INFO: [Synth 8-256] done synthesizing module 'HI_or_LO' (17#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/HI_or_LO.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX5' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX5.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX5.v:35]
INFO: [Synth 8-256] done synthesizing module 'MUX5' (18#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX5.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX6' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX6.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX6.v:35]
INFO: [Synth 8-256] done synthesizing module 'MUX6' (19#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX6.v:23]
INFO: [Synth 8-638] synthesizing module 'MUL' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUL.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUL' (20#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUL.v:23]
INFO: [Synth 8-638] synthesizing module 'DIV' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/DIV.v:23]
INFO: [Synth 8-256] done synthesizing module 'DIV' (21#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/DIV.v:23]
WARNING: [Synth 8-3848] Net intr in module/entity CPU does not have driver. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/cpu.v:137]
INFO: [Synth 8-256] done synthesizing module 'CPU' (22#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-638] synthesizing module 'DMEM' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/DMEM.v:23]
	Parameter SB bound to: 6'b100101 
	Parameter SH bound to: 6'b100110 
	Parameter SW bound to: 6'b010111 
INFO: [Synth 8-256] done synthesizing module 'DMEM' (23#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/DMEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'sccomp_dataflow' (24#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/sccomp_dataflow.v:23]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/seg7x16.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/seg7x16.v:65]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (25#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/seg7x16.v:3]
INFO: [Synth 8-256] done synthesizing module 'top' (26#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design MUX6 has unconnected port clk
WARNING: [Synth 8-3331] design MUX5 has unconnected port clk
WARNING: [Synth 8-3331] design CP0 has unconnected port timer_int
WARNING: [Synth 8-3331] design CP0 has unconnected port intr
WARNING: [Synth 8-3331] design MUX4 has unconnected port clk
WARNING: [Synth 8-3331] design MUX3 has unconnected port clk
WARNING: [Synth 8-3331] design MUX2 has unconnected port clk
WARNING: [Synth 8-3331] design MUX1__1 has unconnected port clk
WARNING: [Synth 8-3331] design Connect has unconnected port clk
WARNING: [Synth 8-3331] design Connect has unconnected port ena
WARNING: [Synth 8-3331] design Connect has unconnected port pc[27]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[26]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[25]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[24]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[23]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[22]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[21]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[20]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[19]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[18]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[17]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[16]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[15]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[14]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[13]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[12]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[11]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[10]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[9]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[8]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[7]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[6]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[5]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[4]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[3]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[2]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[1]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[0]
WARNING: [Synth 8-3331] design Connect has unconnected port ins[31]
WARNING: [Synth 8-3331] design Connect has unconnected port ins[30]
WARNING: [Synth 8-3331] design Connect has unconnected port ins[29]
WARNING: [Synth 8-3331] design Connect has unconnected port ins[28]
WARNING: [Synth 8-3331] design Connect has unconnected port ins[27]
WARNING: [Synth 8-3331] design Connect has unconnected port ins[26]
WARNING: [Synth 8-3331] design EXT has unconnected port clk
WARNING: [Synth 8-3331] design EXT has unconnected port op[5]
WARNING: [Synth 8-3331] design EXT has unconnected port op[4]
WARNING: [Synth 8-3331] design EXT has unconnected port op[3]
WARNING: [Synth 8-3331] design EXT has unconnected port op[2]
WARNING: [Synth 8-3331] design EXT has unconnected port op[1]
WARNING: [Synth 8-3331] design EXT has unconnected port op[0]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[25]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[24]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[23]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[22]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[21]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[20]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[19]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[18]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[17]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[16]
WARNING: [Synth 8-3331] design Controller has unconnected port clk
WARNING: [Synth 8-3331] design Controller has unconnected port rst
WARNING: [Synth 8-3331] design Controller has unconnected port ins[10]
WARNING: [Synth 8-3331] design Controller has unconnected port ins[9]
WARNING: [Synth 8-3331] design Controller has unconnected port ins[8]
WARNING: [Synth 8-3331] design Controller has unconnected port ins[7]
WARNING: [Synth 8-3331] design Controller has unconnected port ins[6]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[30]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[29]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[28]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[27]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[26]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[25]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[24]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[23]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[22]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[21]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[20]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[19]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[18]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[17]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[16]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[15]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[14]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[13]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[12]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[11]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[10]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[9]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[8]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[7]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[6]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[5]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[4]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[3]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[2]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[1]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[0]
WARNING: [Synth 8-3331] design Controller has unconnected port CP0_rdata[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 354.660 ; gain = 147.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 354.660 ; gain = 147.996
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'sc/IMEM_inst/IMEM_IP_inst' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/IMEM.v:28]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.runs/synth_1/.Xil/Vivado-32492-DESKTOP-25PF8VM/dcp/dist_mem_gen_0_in_context.xdc] for cell 'sc/IMEM_inst/IMEM_IP_inst'
Finished Parsing XDC File [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.runs/synth_1/.Xil/Vivado-32492-DESKTOP-25PF8VM/dcp/dist_mem_gen_0_in_context.xdc] for cell 'sc/IMEM_inst/IMEM_IP_inst'
Parsing XDC File [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/constrs_1/new/cpu_xdc.xdc]
Finished Parsing XDC File [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/constrs_1/new/cpu_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/constrs_1/new/cpu_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 662.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 662.379 ; gain = 455.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 662.379 ; gain = 455.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 662.379 ; gain = 455.715
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "array_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ena_MUX1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ena_MUX1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ena_MUX1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "choice_MUX1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_wena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "Rdc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "Rsc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Rsc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "Rtc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Rtc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ena_MUX2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "choice_MUX2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "choice_MUX2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ena_MUX4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ena_MUX5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ena_MUX5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ena_MUX6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_sign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUL_sign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUL_sign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_exception" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "extra" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "carry" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cp0_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUL.v:45]
INFO: [Synth 8-5545] ROM "signed_q" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "unsigned_q" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "signed_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "unsigned_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'op_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:135]
WARNING: [Synth 8-327] inferring latch for variable 'ena_MUX1_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'choice_MUX1_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'ena_MUX2_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'choice_MUX2_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:148]
WARNING: [Synth 8-327] inferring latch for variable 'ena_MUX3_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'choice_MUX3_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'ena_MUX4_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:152]
WARNING: [Synth 8-327] inferring latch for variable 'choice_MUX4_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'ena_MUX5_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:582]
WARNING: [Synth 8-327] inferring latch for variable 'choice_MUX5_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:583]
WARNING: [Synth 8-327] inferring latch for variable 'ena_MUX6_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:584]
WARNING: [Synth 8-327] inferring latch for variable 'choice_MUX6_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:585]
WARNING: [Synth 8-327] inferring latch for variable 'Rd_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'RF_wena_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'Rdc_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:141]
WARNING: [Synth 8-327] inferring latch for variable 'Rsc_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'Rtc_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'DM_ena_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:155]
WARNING: [Synth 8-327] inferring latch for variable 'DM_wdata_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:1149]
WARNING: [Synth 8-327] inferring latch for variable 'DM_worr_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:1124]
WARNING: [Synth 8-327] inferring latch for variable 'MUL_sign_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:639]
WARNING: [Synth 8-327] inferring latch for variable 'DIV_sign_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:591]
WARNING: [Synth 8-327] inferring latch for variable 'HI_wena_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:157]
WARNING: [Synth 8-327] inferring latch for variable 'LO_wena_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:158]
WARNING: [Synth 8-327] inferring latch for variable 'CP0_rd_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:892]
WARNING: [Synth 8-327] inferring latch for variable 'CP0_wdata_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:916]
WARNING: [Synth 8-327] inferring latch for variable 'CP0_exception_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:787]
WARNING: [Synth 8-327] inferring latch for variable 'CP0_cause_extc_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:788]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'carry_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:107]
WARNING: [Synth 8-327] inferring latch for variable 'negative_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:108]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'extra_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'ext_out_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/EXT.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/EXT.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX1.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX2.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX3.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX4.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX5.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX6.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 662.379 ; gain = 455.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 7     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 36    
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 15    
	  24 Input     32 Bit        Muxes := 1     
	  21 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  29 Input      6 Bit        Muxes := 2     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	  25 Input      6 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 17    
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	  25 Input      3 Bit        Muxes := 3     
	  29 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	  23 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 144   
	  29 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
	  25 Input      1 Bit        Muxes := 4     
	  22 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_change 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	  21 Input     32 Bit        Muxes := 1     
	  29 Input      6 Bit        Muxes := 2     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	  25 Input      6 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 3     
	  29 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 42    
	   5 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	  25 Input      1 Bit        Muxes := 4     
	  22 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 7     
	   3 Input     33 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 5     
Module EXT 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
Module ADD1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ADD2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module MUX1__mod 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module MUX2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module MUX3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module CP0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 32    
Module HI_or_LO 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module MUX5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module MUX6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module MUL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module DIV 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module DMEM 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module sccomp_dataflow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 662.379 ; gain = 455.715
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
INFO: [Synth 8-5545] ROM "unsigned_q" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "signed_q" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "unsigned_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "signed_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sc/DMEM_inst/" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_wiz_0_inst/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_wiz_0_inst/clk_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 662.379 ; gain = 455.715
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 662.379 ; gain = 455.715

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives      | 
+------------+----------------------+-----------+----------------------+-----------------+
|top         | sc/DMEM_inst/mem_reg | Implied   | 32 x 32              | RAM32X1S x 32   | 
+------------+----------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MUL         | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MUL         | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MUL         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MUL         | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu /Controller_inst/\choice_MUX5_reg[2] )
INFO: [Synth 8-3886] merging instance 'sc/sccpu/Controller_inst/CP0_cause_extc_reg[1]' (LD) to 'sc/sccpu/Controller_inst/CP0_cause_extc_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu /Controller_inst/\CP0_cause_extc_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sc/sccpu /Controller_inst/ena_MUX6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu /Controller_inst/\choice_MUX6_reg[2] )
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[18]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[19]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[20]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[21]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[22]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[23]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[24]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[25]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[26]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[27]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[28]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[29]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/ext_out_reg[30]' (LD) to 'sc/sccpu/EXT_inst/ext_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu /Controller_inst/\choice_MUX3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu /Controller_inst/\choice_MUX2_reg[2] )
INFO: [Synth 8-3886] merging instance 'sc/sccpu/EXT_inst/tmp_reg[0]' (LD) to 'sc/sccpu/EXT_inst/tmp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu /\EXT_inst/tmp_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sc/sccpu /Controller_inst/ena_MUX1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg7x16_inst/o_seg_r_reg[7] )
WARNING: [Synth 8-3332] Sequential element (ena_MUX1_reg) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (choice_MUX2_reg[2]) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (choice_MUX3_reg[2]) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (choice_MUX5_reg[2]) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (ena_MUX6_reg) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (choice_MUX6_reg[2]) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (CP0_cause_extc_reg[4]) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (CP0_cause_extc_reg[1]) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (carry_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (overflow_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (extra_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/ext_out_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/tmp_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXT_inst/tmp_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/o_seg_r_reg[7]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'sc/sccpu/Controller_inst/CP0_cause_extc_reg[3]' (LD) to 'sc/sccpu/Controller_inst/CP0_exception_reg'
WARNING: [Synth 8-3332] Sequential element (CP0_cause_extc_reg[3]) is unused and will be removed from module Controller.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 662.379 ; gain = 455.715
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 662.379 ; gain = 455.715

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 724.453 ; gain = 517.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 731.230 ; gain = 524.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sc/sccpu/cpu_ref/array_reg_reg[0][12] )
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sc/sccpu/cpu_ref/array_reg_reg[0][0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 802.219 ; gain = 595.555
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 802.219 ; gain = 595.555

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 802.219 ; gain = 595.555
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 802.219 ; gain = 595.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 802.219 ; gain = 595.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 802.219 ; gain = 595.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 802.219 ; gain = 595.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 802.219 ; gain = 595.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 802.219 ; gain = 595.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |    12|
|3     |CARRY4         |  1295|
|4     |DSP48E1        |     4|
|5     |LUT1           |   515|
|6     |LUT2           |   465|
|7     |LUT3           |  4174|
|8     |LUT4           |   272|
|9     |LUT5           |   498|
|10    |LUT6           |  1778|
|11    |MUXF7          |   458|
|12    |RAM32X1S       |    32|
|13    |FDCE           |  1153|
|14    |FDPE           |    24|
|15    |FDRE           |  1025|
|16    |LD             |   405|
|17    |LDC            |     3|
|18    |LDP            |     6|
|19    |IBUF           |     2|
|20    |OBUF           |    16|
+------+---------------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                | 12169|
|2     |  clk_wiz_0_inst      |clk_change      |    83|
|3     |  sc                  |sccomp_dataflow | 11905|
|4     |    DMEM_inst         |DMEM            |    66|
|5     |    IMEM_inst         |IMEM            |   244|
|6     |    sccpu             |CPU             | 11595|
|7     |      CP0_inst        |CP0             |  1441|
|8     |      MUX6_inst       |MUX6            |    32|
|9     |      ADD1_inst       |ADD1            |    40|
|10    |      ADD2_inst       |ADD2            |     9|
|11    |      ALU_inst        |ALU             |    44|
|12    |      Controller_inst |Controller      |   800|
|13    |      DIV_inst        |DIV             |  5705|
|14    |      EXT_inst        |EXT             |    67|
|15    |      HI_inst         |HI_or_LO        |    32|
|16    |      LO_inst         |HI_or_LO_0      |    32|
|17    |      MUL_inst        |MUL             |    64|
|18    |      MUX1_inst       |MUX1__mod       |    32|
|19    |      MUX2_inst       |MUX2            |   433|
|20    |      MUX3_inst       |MUX3            |   476|
|21    |      MUX4_inst       |MUX4            |   128|
|22    |      MUX5_inst       |MUX5            |    32|
|23    |      PC_inst         |PC              |    63|
|24    |      cpu_ref         |regfile         |  2165|
|25    |  seg7x16_inst        |seg7x16         |   150|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 802.219 ; gain = 595.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 802.219 ; gain = 258.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 802.219 ; gain = 595.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1747 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 1024 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 446 instances were transformed.
  LD => LDCE: 405 instances
  LDC => LDCE: 3 instances
  LDP => LDPE: 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
252 Infos, 211 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 802.219 ; gain = 571.082
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 802.219 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul 02 16:26:03 2023...
