{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609703323986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609703323986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 20:48:43 2021 " "Processing started: Sun Jan 03 20:48:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609703323986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1609703323986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spin_sensor -c spin_sensor_top " "Command: quartus_sta spin_sensor -c spin_sensor_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1609703323986 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1609703324279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1609703325577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1609703325577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703325640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703325640 ""}
{ "Info" "ISTA_SDC_FOUND" "../../library/intel/common/up_xfer_status_constr.sdc " "Reading SDC File: '../../library/intel/common/up_xfer_status_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1609703326338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_xfer_status_constr.sdc 2 *up_xfer_status:i_xfer_status\|up_xfer_toggle* register " "Ignored filter at up_xfer_status_constr.sdc(2): *up_xfer_status:i_xfer_status\|up_xfer_toggle* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_xfer_status_constr.sdc 2 *up_xfer_status:i_xfer_status\|d_xfer_state_m1* register " "Ignored filter at up_xfer_status_constr.sdc(2): *up_xfer_status:i_xfer_status\|d_xfer_state_m1* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_xfer_status_constr.sdc 2 Argument <from> is an empty collection " "Ignored set_false_path at up_xfer_status_constr.sdc(2): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle*\]   -to \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_state_m1*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle*\]   -to \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_state_m1*\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326376 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_xfer_status_constr.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at up_xfer_status_constr.sdc(2): Argument <to> is an empty collection" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326376 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_xfer_status_constr.sdc 3 *up_xfer_status:i_xfer_status\|d_xfer_toggle* register " "Ignored filter at up_xfer_status_constr.sdc(3): *up_xfer_status:i_xfer_status\|d_xfer_toggle* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_xfer_status_constr.sdc 3 *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1* register " "Ignored filter at up_xfer_status_constr.sdc(3): *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_xfer_status_constr.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at up_xfer_status_constr.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_toggle*\]    -to \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_toggle*\]    -to \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1*\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326378 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_xfer_status_constr.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at up_xfer_status_constr.sdc(3): Argument <to> is an empty collection" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_xfer_status_constr.sdc 4 *up_xfer_status:i_xfer_status\|d_xfer_data* register " "Ignored filter at up_xfer_status_constr.sdc(4): *up_xfer_status:i_xfer_status\|d_xfer_data* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_xfer_status_constr.sdc 4 *up_xfer_status:i_xfer_status\|up_data_status* register " "Ignored filter at up_xfer_status_constr.sdc(4): *up_xfer_status:i_xfer_status\|up_data_status* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_xfer_status_constr.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at up_xfer_status_constr.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_data*\]      -to \[get_registers *up_xfer_status:i_xfer_status\|up_data_status*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_data*\]      -to \[get_registers *up_xfer_status:i_xfer_status\|up_data_status*\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326379 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_xfer_status_constr.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at up_xfer_status_constr.sdc(4): Argument <to> is an empty collection" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326379 ""}
{ "Info" "ISTA_SDC_FOUND" "../../library/intel/common/up_xfer_cntrl_constr.sdc " "Reading SDC File: '../../library/intel/common/up_xfer_cntrl_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1609703326390 ""}
{ "Info" "ISTA_SDC_FOUND" "../../library/intel/common/up_rst_constr.sdc " "Reading SDC File: '../../library/intel/common/up_rst_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1609703326412 ""}
{ "Info" "ISTA_SDC_FOUND" "../../library/intel/common/up_clock_mon_constr.sdc " "Reading SDC File: '../../library/intel/common/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1609703326447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_clock_mon_constr.sdc 2 *up_clock_mon:i_clock_mon\|d_count_run_m3* register " "Ignored filter at up_clock_mon_constr.sdc(2): *up_clock_mon:i_clock_mon\|d_count_run_m3* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_clock_mon_constr.sdc 2 *up_clock_mon:i_clock_mon\|up_count_running_m1* register " "Ignored filter at up_clock_mon_constr.sdc(2): *up_clock_mon:i_clock_mon\|up_count_running_m1* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_clock_mon_constr.sdc 2 Argument <from> is an empty collection " "Ignored set_false_path at up_clock_mon_constr.sdc(2): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_run_m3*\] -to \[get_registers *up_clock_mon:i_clock_mon\|up_count_running_m1*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_run_m3*\] -to \[get_registers *up_clock_mon:i_clock_mon\|up_count_running_m1*\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326449 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_clock_mon_constr.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at up_clock_mon_constr.sdc(2): Argument <to> is an empty collection" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_clock_mon_constr.sdc 3 *up_clock_mon:i_clock_mon\|up_count_run* register " "Ignored filter at up_clock_mon_constr.sdc(3): *up_clock_mon:i_clock_mon\|up_count_run* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326450 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_clock_mon_constr.sdc 3 *up_clock_mon:i_clock_mon\|d_count_run_m1* register " "Ignored filter at up_clock_mon_constr.sdc(3): *up_clock_mon:i_clock_mon\|d_count_run_m1* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_clock_mon_constr.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at up_clock_mon_constr.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|up_count_run*\]   -to \[get_registers *up_clock_mon:i_clock_mon\|d_count_run_m1*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|up_count_run*\]   -to \[get_registers *up_clock_mon:i_clock_mon\|d_count_run_m1*\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326450 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_clock_mon_constr.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at up_clock_mon_constr.sdc(3): Argument <to> is an empty collection" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326450 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_clock_mon_constr.sdc 4 *up_clock_mon:i_clock_mon\|d_count* register " "Ignored filter at up_clock_mon_constr.sdc(4): *up_clock_mon:i_clock_mon\|d_count* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326450 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_clock_mon_constr.sdc 4 *up_clock_mon:i_clock_mon\|up_d_count* register " "Ignored filter at up_clock_mon_constr.sdc(4): *up_clock_mon:i_clock_mon\|up_d_count* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_clock_mon_constr.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at up_clock_mon_constr.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count*\]           -to \[get_registers *up_clock_mon:i_clock_mon\|up_d_count*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count*\]           -to \[get_registers *up_clock_mon:i_clock_mon\|up_d_count*\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326451 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_clock_mon_constr.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at up_clock_mon_constr.sdc(4): Argument <to> is an empty collection" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326451 ""}
{ "Info" "ISTA_SDC_FOUND" "../arradio/c5soc/system_constr.sdc " "Reading SDC File: '../arradio/c5soc/system_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1609703326465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 2 sys_clk port " "Ignored filter at system_constr.sdc(2): sys_clk could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock system_constr.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at system_constr.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"20.000 ns\" -name sys_clk  \[get_ports \{sys_clk\}\] " "create_clock -period \"20.000 ns\" -name sys_clk  \[get_ports \{sys_clk\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326467 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 3 rx_clk_in port " "Ignored filter at system_constr.sdc(3): rx_clk_in could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock system_constr.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at system_constr.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 4.0 -name rx_clk \[get_ports \{rx_clk_in\}\] " "create_clock -period 4.0 -name rx_clk \[get_ports \{rx_clk_in\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326467 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326467 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 4 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 4 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 315.00 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 315.00 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd13\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd13\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd5\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd5\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd11\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd11\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd1\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd1\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd9\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd9\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd3\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd3\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd7\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd7\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609703326475 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703326475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1609703326476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 9 tx_clk_out port " "Ignored filter at system_constr.sdc(9): tx_clk_out could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326476 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock system_constr.sdc 9 Argument <targets> is an empty collection " "Ignored create_generated_clock at system_constr.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name v_tx_clk -source \[get_ports \{rx_clk_in\}\] \[get_ports \{tx_clk_out\}\] " "create_generated_clock -name v_tx_clk -source \[get_ports \{rx_clk_in\}\] \[get_ports \{tx_clk_out\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326477 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 9 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock system_constr.sdc 9 Argument -source is an empty collection " "Ignored create_generated_clock at system_constr.sdc(9): Argument -source is an empty collection" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 11 rx_frame_in port " "Ignored filter at system_constr.sdc(11): rx_frame_in could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 11 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326477 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 12 rx_data_in\[0\] port " "Ignored filter at system_constr.sdc(12): rx_data_in\[0\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 12 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326477 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 13 rx_data_in\[1\] port " "Ignored filter at system_constr.sdc(13): rx_data_in\[1\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 13 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326477 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 14 rx_data_in\[2\] port " "Ignored filter at system_constr.sdc(14): rx_data_in\[2\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 14 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326478 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 15 rx_data_in\[3\] port " "Ignored filter at system_constr.sdc(15): rx_data_in\[3\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326478 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 16 rx_data_in\[4\] port " "Ignored filter at system_constr.sdc(16): rx_data_in\[4\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326478 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 17 rx_data_in\[5\] port " "Ignored filter at system_constr.sdc(17): rx_data_in\[5\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326478 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 18 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326479 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 19 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326479 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 20 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326479 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 21 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326479 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 22 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326479 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 23 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326479 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 24 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326479 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 25 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(25): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326480 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326480 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 27 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326480 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 28 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326480 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326480 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326480 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 31 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326481 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 32 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326481 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 33 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(33): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326481 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 34 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(34): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326481 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 35 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(35): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326481 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 36 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(36): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326481 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 37 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326481 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 38 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326482 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 40 tx_frame_out port " "Ignored filter at system_constr.sdc(40): tx_frame_out could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 40 v_tx_clk clock " "Ignored filter at system_constr.sdc(40): v_tx_clk could not be matched with a clock" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 40 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326482 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 40 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(40): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 41 tx_data_out\[0\] port " "Ignored filter at system_constr.sdc(41): tx_data_out\[0\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 41 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326482 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 41 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(41): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 42 tx_data_out\[1\] port " "Ignored filter at system_constr.sdc(42): tx_data_out\[1\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 42 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326483 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 42 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(42): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 43 tx_data_out\[2\] port " "Ignored filter at system_constr.sdc(43): tx_data_out\[2\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 43 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326483 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 43 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(43): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 44 tx_data_out\[3\] port " "Ignored filter at system_constr.sdc(44): tx_data_out\[3\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 44 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326483 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 44 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(44): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 45 tx_data_out\[4\] port " "Ignored filter at system_constr.sdc(45): tx_data_out\[4\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 45 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326483 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 45 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(45): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 46 tx_data_out\[5\] port " "Ignored filter at system_constr.sdc(46): tx_data_out\[5\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 46 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326484 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 46 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(46): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 47 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326484 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 47 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(47): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 48 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(48): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326484 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 48 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(48): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 49 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326484 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 49 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(49): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 50 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326484 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 50 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(50): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 51 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326485 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 51 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(51): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 52 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326485 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 52 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(52): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 53 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326485 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 53 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(53): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 54 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326485 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 54 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(54): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 55 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326485 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 55 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(55): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 56 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326486 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 56 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(56): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 57 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326486 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 57 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(57): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 58 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326486 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 58 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(58): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 59 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326486 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 59 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(59): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 60 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326486 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 60 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(60): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 61 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326486 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 61 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(61): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 62 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326487 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 62 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(62): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 63 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326487 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 63 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(63): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 64 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326487 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(64): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326487 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(65): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326487 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(66): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326488 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(67): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 71 *axi_ad9361_lvds_if:i_dev_if\|up_drp_locked_m1* register " "Ignored filter at system_constr.sdc(71): *axi_ad9361_lvds_if:i_dev_if\|up_drp_locked_m1* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -to \[get_registers *axi_ad9361_lvds_if:i_dev_if\|up_drp_locked_m1*\] " "set_false_path  -to \[get_registers *axi_ad9361_lvds_if:i_dev_if\|up_drp_locked_m1*\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326488 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 75 *altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out* register " "Ignored filter at system_constr.sdc(75): *altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out*\] " "set_false_path -from \[get_registers *altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out*\]" {  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609703326488 ""}  } { { "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609703326488 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/spin_sensor_constraints_in.sdc " "Reading SDC File: 'constraints/spin_sensor_constraints_in.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1609703326504 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1609703326546 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1609703326546 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703326547 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703326547 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703326547 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1609703326547 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1609703326547 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703326547 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_clk_p_in " "Node: rx_clk_p_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated\|ddio_outa\[0\]~DFFHI0 rx_clk_p_in " "Register axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated\|ddio_outa\[0\]~DFFHI0 is being clocked by rx_clk_p_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609703326549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609703326549 "|spin_sensor_top|rx_clk_p_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_axi_aclk " "Node: s_axi_aclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi\|up_axi_awready_int s_axi_aclk " "Register axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi\|up_axi_awready_int is being clocked by s_axi_aclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609703326550 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609703326550 "|spin_sensor_top|s_axi_aclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703326577 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000 " "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609703326581 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000 " "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609703326581 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703326581 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "v_rx_clk " "Virtual clock v_rx_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1609703326581 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1609703326582 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609703326643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.903 " "Worst-case setup slack is 18.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.903               0.000 c5_clock  " "   18.903               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703326760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 c5_clock  " "    0.295               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703326784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 20.551 " "Worst-case recovery slack is 20.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.551               0.000 c5_clock  " "   20.551               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703326798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.779 " "Worst-case removal slack is 0.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 c5_clock  " "    0.779               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703326812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 11.431 " "Worst-case minimum pulse width slack is 11.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.431               0.000 c5_clock  " "   11.431               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703326823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703326823 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 395 synchronizer chains. " "Report Metastability: Found 395 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703326876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 395 " "Number of Synchronizer Chains Found: 395" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703326876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703326876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703326876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 44.758 ns " "Worst Case Available Settling Time: 44.758 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703326876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703326876 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703326876 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609703326899 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609703326941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609703331744 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1609703332134 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1609703332134 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703332134 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703332134 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703332134 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1609703332134 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1609703332134 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703332134 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_clk_p_in " "Node: rx_clk_p_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated\|ddio_outa\[0\]~DFFHI0 rx_clk_p_in " "Register axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated\|ddio_outa\[0\]~DFFHI0 is being clocked by rx_clk_p_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609703332135 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609703332135 "|spin_sensor_top|rx_clk_p_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_axi_aclk " "Node: s_axi_aclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi\|up_axi_awready_int s_axi_aclk " "Register axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi\|up_axi_awready_int is being clocked by s_axi_aclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609703332135 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609703332135 "|spin_sensor_top|s_axi_aclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703332143 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000 " "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609703332146 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000 " "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609703332146 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703332146 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "v_rx_clk " "Virtual clock v_rx_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1609703332146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.127 " "Worst-case setup slack is 19.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.127               0.000 c5_clock  " "   19.127               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703332234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 c5_clock  " "    0.094               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703332260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 20.901 " "Worst-case recovery slack is 20.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.901               0.000 c5_clock  " "   20.901               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703332273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.755 " "Worst-case removal slack is 0.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 c5_clock  " "    0.755               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703332288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 11.368 " "Worst-case minimum pulse width slack is 11.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.368               0.000 c5_clock  " "   11.368               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703332302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703332302 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 395 synchronizer chains. " "Report Metastability: Found 395 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703332348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 395 " "Number of Synchronizer Chains Found: 395" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703332348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703332348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703332348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 44.698 ns " "Worst Case Available Settling Time: 44.698 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703332348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703332348 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703332348 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609703332366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609703332769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609703335249 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1609703335546 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1609703335546 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703335546 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703335546 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703335546 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1609703335546 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1609703335546 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703335546 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_clk_p_in " "Node: rx_clk_p_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated\|ddio_outa\[0\]~DFFHI0 rx_clk_p_in " "Register axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated\|ddio_outa\[0\]~DFFHI0 is being clocked by rx_clk_p_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609703335548 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609703335548 "|spin_sensor_top|rx_clk_p_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_axi_aclk " "Node: s_axi_aclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi\|up_axi_awready_int s_axi_aclk " "Register axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi\|up_axi_awready_int is being clocked by s_axi_aclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609703335548 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609703335548 "|spin_sensor_top|s_axi_aclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703335555 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000 " "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609703335559 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000 " "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609703335559 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703335559 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "v_rx_clk " "Virtual clock v_rx_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1609703335559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.217 " "Worst-case setup slack is 22.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.217               0.000 c5_clock  " "   22.217               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703335594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 c5_clock  " "    0.131               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703335627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 22.820 " "Worst-case recovery slack is 22.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.820               0.000 c5_clock  " "   22.820               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703335647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.293 " "Worst-case removal slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 c5_clock  " "    0.293               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703335665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 11.820 " "Worst-case minimum pulse width slack is 11.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.820               0.000 c5_clock  " "   11.820               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703335677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703335677 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 395 synchronizer chains. " "Report Metastability: Found 395 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703335723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 395 " "Number of Synchronizer Chains Found: 395" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703335723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703335723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703335723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 48.577 ns " "Worst Case Available Settling Time: 48.577 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703335723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703335723 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703335723 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609703335743 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1609703336111 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1609703336111 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703336111 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703336111 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703336111 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1609703336111 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1609703336111 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1609703336111 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_clk_p_in " "Node: rx_clk_p_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated\|ddio_outa\[0\]~DFFHI0 rx_clk_p_in " "Register axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated\|ddio_outa\[0\]~DFFHI0 is being clocked by rx_clk_p_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609703336113 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609703336113 "|spin_sensor_top|rx_clk_p_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_axi_aclk " "Node: s_axi_aclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi\|up_axi_awready_int s_axi_aclk " "Register axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi\|up_axi_awready_int is being clocked by s_axi_aclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609703336113 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609703336113 "|spin_sensor_top|s_axi_aclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703336120 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000 " "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609703336123 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000 " "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609703336123 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703336123 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "v_rx_clk " "Virtual clock v_rx_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1609703336123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.708 " "Worst-case setup slack is 22.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.708               0.000 c5_clock  " "   22.708               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703336157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.063 " "Worst-case hold slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 c5_clock  " "    0.063               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703336187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 23.191 " "Worst-case recovery slack is 23.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.191               0.000 c5_clock  " "   23.191               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703336208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.269 " "Worst-case removal slack is 0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 c5_clock  " "    0.269               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703336228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 11.808 " "Worst-case minimum pulse width slack is 11.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.808               0.000 c5_clock  " "   11.808               0.000 c5_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609703336245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609703336245 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 395 synchronizer chains. " "Report Metastability: Found 395 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703336290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 395 " "Number of Synchronizer Chains Found: 395" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703336290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703336290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703336290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 48.870 ns " "Worst Case Available Settling Time: 48.870 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703336290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609703336290 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703336290 ""}
{ "Info" "ISTA_REPORT_RSKM_INFO" "Report RSKM: " "Report RSKM:" { { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: frame_p_in " "Data Port: frame_p_in" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd13~BIT_SLIP_IN_DFF " "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd13~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period could not be computed because LVDS channel register is not clocked. " "LVDS Period could not be computed because LVDS channel register is not clocked." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM could not be computed. " "RSKM could not be computed." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: data_p_in\[2\] " "Data Port: data_p_in\[2\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd5~BIT_SLIP_IN_DFF " "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd5~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period could not be computed because LVDS channel register is not clocked. " "LVDS Period could not be computed because LVDS channel register is not clocked." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM could not be computed. " "RSKM could not be computed." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: data_p_in\[5\] " "Data Port: data_p_in\[5\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd11~BIT_SLIP_IN_DFF " "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd11~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period could not be computed because LVDS channel register is not clocked. " "LVDS Period could not be computed because LVDS channel register is not clocked." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM could not be computed. " "RSKM could not be computed." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: data_p_in\[0\] " "Data Port: data_p_in\[0\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd1~BIT_SLIP_IN_DFF " "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd1~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period could not be computed because LVDS channel register is not clocked. " "LVDS Period could not be computed because LVDS channel register is not clocked." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM could not be computed. " "RSKM could not be computed." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: data_p_in\[4\] " "Data Port: data_p_in\[4\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd9~BIT_SLIP_IN_DFF " "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd9~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period could not be computed because LVDS channel register is not clocked. " "LVDS Period could not be computed because LVDS channel register is not clocked." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM could not be computed. " "RSKM could not be computed." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: data_p_in\[1\] " "Data Port: data_p_in\[1\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd3~BIT_SLIP_IN_DFF " "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd3~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period could not be computed because LVDS channel register is not clocked. " "LVDS Period could not be computed because LVDS channel register is not clocked." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM could not be computed. " "RSKM could not be computed." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: data_p_in\[3\] " "Data Port: data_p_in\[3\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd7~BIT_SLIP_IN_DFF " "LVDS Channel Register: axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd7~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period could not be computed because LVDS channel register is not clocked. " "LVDS Period could not be computed because LVDS channel register is not clocked." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM could not be computed. " "RSKM could not be computed." {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1609703338189 ""}  } {  } 0 332108 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609703338189 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609703338202 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609703338211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 191 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 191 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5553 " "Peak virtual memory: 5553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609703338558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 20:48:58 2021 " "Processing ended: Sun Jan 03 20:48:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609703338558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609703338558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609703338558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609703338558 ""}
