-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.2
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity demosaicing is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_mat_rows_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    src_mat_rows_empty_n : IN STD_LOGIC;
    src_mat_rows_read : OUT STD_LOGIC;
    src_mat_cols_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    src_mat_cols_empty_n : IN STD_LOGIC;
    src_mat_cols_read : OUT STD_LOGIC;
    src_mat_data_V_V_dout : IN STD_LOGIC_VECTOR (39 downto 0);
    src_mat_data_V_V_empty_n : IN STD_LOGIC;
    src_mat_data_V_V_read : OUT STD_LOGIC;
    dst_mat_data_V_V_din : OUT STD_LOGIC_VECTOR (119 downto 0);
    dst_mat_data_V_V_full_n : IN STD_LOGIC;
    dst_mat_data_V_V_write : OUT STD_LOGIC );
end;


architecture behav of demosaicing is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv17_1FFFE : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111110";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal src_mat_rows_blk_n : STD_LOGIC;
    signal src_mat_cols_blk_n : STD_LOGIC;
    signal src_mat_data_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln257_reg_2860 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal icmp_ln335_reg_3117 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln343_reg_3029 : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_mat_data_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp2_iter8 : STD_LOGIC := '0';
    signal icmp_ln335_reg_3117_pp2_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_393 : STD_LOGIC_VECTOR (14 downto 0);
    signal i_0_i_reg_404 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_0_i_reg_415 : STD_LOGIC_VECTOR (13 downto 0);
    signal j10_0_i_reg_655 : STD_LOGIC_VECTOR (13 downto 0);
    signal j10_0_i_reg_655_pp2_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state9_pp2_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op207_read_state10 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter3 : BOOLEAN;
    signal ap_block_state13_pp2_stage0_iter4 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter5 : BOOLEAN;
    signal ap_block_state15_pp2_stage0_iter6 : BOOLEAN;
    signal ap_block_state16_pp2_stage0_iter7 : BOOLEAN;
    signal ap_block_state17_pp2_stage0_iter8 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal bram_read_count_0_i_reg_667 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_s_reg_678 : STD_LOGIC_VECTOR (39 downto 0);
    signal imgblock_3_5_V_reg_695 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_4_V_reg_705 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_3_V_reg_715 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_2_V_reg_725 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_1_V_reg_735 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_0_V_reg_748 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_5_V_reg_761 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_4_V_reg_771 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_3_V_reg_781 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_2_V_reg_791 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_1_V_reg_801 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_0_V_reg_814 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_5_V_reg_827 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_4_V_reg_837 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_3_V_reg_847 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_2_V_reg_857 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_1_V_reg_867 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_0_V_reg_880 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_5_V_reg_893 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_4_V_reg_903 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_3_V_reg_913 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_2_V_reg_923 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_1_V_reg_933 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_0_V_reg_946 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_9_V_1242_reg_1007 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_8_V_1241_reg_1020 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_7_V_1240_reg_1033 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_6_V_1239_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_9_V_1236_reg_1059 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_8_V_1235_reg_1072 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_7_V_1234_reg_1085 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_6_V_1233_reg_1098 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_9_V_1230_reg_1111 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_8_V_1229_reg_1124 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_7_V_1228_reg_1137 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_6_V_1227_reg_1150 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_9_V_1224_reg_1163 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_8_V_1223_reg_1176 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_7_V_1222_reg_1189 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_6_V_1221_reg_1202 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_mat_rows_read_reg_2834 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal zext_ln257_fu_1799_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln257_reg_2839 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_fu_1803_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_34_reg_2844 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln261_fu_1813_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln261_reg_2849 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_37_fu_1817_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_37_reg_2855 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln257_fu_1825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln257_fu_1830_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln261_1_fu_1855_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln261_1_reg_2869 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln261_fu_1863_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln261_reg_2874 : STD_LOGIC_VECTOR (0 downto 0);
    signal linebuffer_2_V_addr_reg_2878 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_3_V_addr_reg_2883 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_fu_1875_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln277_fu_1881_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln277_reg_2905 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln343_fu_1886_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln343_reg_2910 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln363_fu_1891_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln363_reg_2915 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln277_fu_1896_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln277_reg_2940 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln277_fu_1900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_1905_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_1_reg_2949 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln283_fu_1927_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln283_reg_2954 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln879_1_fu_2013_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_1_reg_2960 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_3_fu_2029_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_3_reg_2966 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_5_fu_2057_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_5_reg_2971 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_6_fu_2069_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_6_reg_2976 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_fu_2083_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal imgblock_0_4_V_2_fu_2089_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln310_fu_2077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal imgblock_0_5_V_s_fu_2111_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_4_V_2_fu_2133_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_5_V_s_fu_2155_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_4_V_2_fu_2177_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_5_V_s_fu_2199_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_4_V_2_fu_2221_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_5_V_s_fu_2243_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln343_fu_2265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal imgblock_0_6_V_fu_2269_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal imgblock_1_6_V_fu_2273_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_6_V_fu_2277_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_6_V_fu_2281_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln321_fu_2285_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln321_reg_3113 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln335_fu_2292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_reg_3117_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_reg_3117_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_reg_3117_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_reg_3117_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_reg_3117_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_reg_3117_pp2_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_2297_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal j_1_reg_3121 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal icmp_ln363_fu_2303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln363_reg_3126 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln363_reg_3126_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bram_read_count_fu_2316_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal imgblock_4_2_V_fu_2322_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_2_V_reg_3155 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_3_V_reg_3164 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_4_V_reg_3173 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_9_V_reg_3183 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_6_V_2_fu_2356_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_6_V_2_fu_2360_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_6_V_2_fu_2364_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_6_V_2_fu_2368_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_2402_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_144_reg_3309 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_fu_2462_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_reg_3314 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_145_reg_3319 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_1_fu_2476_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_1_reg_3324 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_146_reg_3329 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_2_fu_2490_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_2_reg_3334 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_147_reg_3339 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_3_fu_2516_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_3_reg_3344 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_148_reg_3349 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_4_fu_2530_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_4_reg_3354 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_149_reg_3359 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_5_fu_2544_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_5_reg_3364 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_150_reg_3369 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_6_fu_2570_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_6_reg_3374 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_151_reg_3379 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_7_fu_2584_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_7_reg_3384 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_152_reg_3389 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_8_fu_2598_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_8_reg_3394 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_153_reg_3399 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_9_fu_2624_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_9_reg_3404 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_154_reg_3409 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_10_fu_2638_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_10_reg_3414 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_155_reg_3419 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_11_fu_2652_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_11_reg_3424 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln277_2_fu_2829_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter3 : STD_LOGIC := '0';
    signal ap_condition_pp2_exit_iter2_state11 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter7 : STD_LOGIC := '0';
    signal linebuffer_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_0_V_ce0 : STD_LOGIC;
    signal linebuffer_0_V_we0 : STD_LOGIC;
    signal linebuffer_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal linebuffer_0_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_0_V_ce1 : STD_LOGIC;
    signal linebuffer_0_V_we1 : STD_LOGIC;
    signal linebuffer_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_1_V_ce0 : STD_LOGIC;
    signal linebuffer_1_V_we0 : STD_LOGIC;
    signal linebuffer_1_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal linebuffer_1_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_1_V_ce1 : STD_LOGIC;
    signal linebuffer_1_V_we1 : STD_LOGIC;
    signal linebuffer_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_2_V_ce0 : STD_LOGIC;
    signal linebuffer_2_V_we0 : STD_LOGIC;
    signal linebuffer_2_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal linebuffer_2_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_2_V_ce1 : STD_LOGIC;
    signal linebuffer_2_V_we1 : STD_LOGIC;
    signal linebuffer_3_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_3_V_ce0 : STD_LOGIC;
    signal linebuffer_3_V_we0 : STD_LOGIC;
    signal linebuffer_3_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal linebuffer_3_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_3_V_ce1 : STD_LOGIC;
    signal linebuffer_3_V_we1 : STD_LOGIC;
    signal grp_Core_Process_fu_1215_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1215_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1215_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1215_ap_ce : STD_LOGIC;
    signal ap_block_state9_pp2_stage0_iter0_ignore_call24 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter1_ignore_call24 : BOOLEAN;
    signal ap_block_state11_pp2_stage0_iter2_ignore_call24 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter3_ignore_call24 : BOOLEAN;
    signal ap_block_state13_pp2_stage0_iter4_ignore_call24 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter5_ignore_call24 : BOOLEAN;
    signal ap_block_state15_pp2_stage0_iter6_ignore_call24 : BOOLEAN;
    signal ap_block_state16_pp2_stage0_iter7_ignore_call24 : BOOLEAN;
    signal ap_block_state17_pp2_stage0_iter8_ignore_call24 : BOOLEAN;
    signal ap_block_pp2_stage0_11001_ignoreCallOp313 : BOOLEAN;
    signal grp_Core_Process_fu_1318_col : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Core_Process_fu_1318_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1318_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1318_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1318_ap_ce : STD_LOGIC;
    signal ap_block_state9_pp2_stage0_iter0_ignore_call41 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter1_ignore_call41 : BOOLEAN;
    signal ap_block_state11_pp2_stage0_iter2_ignore_call41 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter3_ignore_call41 : BOOLEAN;
    signal ap_block_state13_pp2_stage0_iter4_ignore_call41 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter5_ignore_call41 : BOOLEAN;
    signal ap_block_state15_pp2_stage0_iter6_ignore_call41 : BOOLEAN;
    signal ap_block_state16_pp2_stage0_iter7_ignore_call41 : BOOLEAN;
    signal ap_block_state17_pp2_stage0_iter8_ignore_call41 : BOOLEAN;
    signal ap_block_pp2_stage0_11001_ignoreCallOp315 : BOOLEAN;
    signal grp_Core_Process_fu_1421_col : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Core_Process_fu_1421_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1421_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1421_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1421_ap_ce : STD_LOGIC;
    signal ap_block_state9_pp2_stage0_iter0_ignore_call58 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter1_ignore_call58 : BOOLEAN;
    signal ap_block_state11_pp2_stage0_iter2_ignore_call58 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter3_ignore_call58 : BOOLEAN;
    signal ap_block_state13_pp2_stage0_iter4_ignore_call58 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter5_ignore_call58 : BOOLEAN;
    signal ap_block_state15_pp2_stage0_iter6_ignore_call58 : BOOLEAN;
    signal ap_block_state16_pp2_stage0_iter7_ignore_call58 : BOOLEAN;
    signal ap_block_state17_pp2_stage0_iter8_ignore_call58 : BOOLEAN;
    signal ap_block_pp2_stage0_11001_ignoreCallOp317 : BOOLEAN;
    signal grp_Core_Process_fu_1524_col : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Core_Process_fu_1524_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1524_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1524_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1524_ap_ce : STD_LOGIC;
    signal ap_block_state9_pp2_stage0_iter0_ignore_call75 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter1_ignore_call75 : BOOLEAN;
    signal ap_block_state11_pp2_stage0_iter2_ignore_call75 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter3_ignore_call75 : BOOLEAN;
    signal ap_block_state13_pp2_stage0_iter4_ignore_call75 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter5_ignore_call75 : BOOLEAN;
    signal ap_block_state15_pp2_stage0_iter6_ignore_call75 : BOOLEAN;
    signal ap_block_state16_pp2_stage0_iter7_ignore_call75 : BOOLEAN;
    signal ap_block_state17_pp2_stage0_iter8_ignore_call75 : BOOLEAN;
    signal ap_block_pp2_stage0_11001_ignoreCallOp319 : BOOLEAN;
    signal ap_phi_mux_i_0_i_phi_fu_408_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal imgblock_3_5_V_0_reg_426 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_4_V_0_reg_438 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_5_V_0_reg_450 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_4_V_0_reg_462 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_5_V_0_reg_474 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_4_V_0_reg_486 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_5_V_0_reg_498 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_4_V_0_reg_510 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0491_0_i_reg_522 : STD_LOGIC_VECTOR (1 downto 0);
    signal lineStore_reg_533 : STD_LOGIC_VECTOR (31 downto 0);
    signal i9_0_i_reg_544 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_3_5_V_1_reg_556 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_4_V_1237_reg_567 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_5_V_1_reg_578 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_4_V_1231_reg_589 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_5_V_1_reg_600 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_4_V_1225_reg_611 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_5_V_1_reg_622 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_4_V_1219_reg_633 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_i_reg_644 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_j10_0_i_phi_fu_659_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_s_phi_fu_686_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_phi_reg_pp2_iter1_p_Val2_s_reg_678 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_phi_reg_pp2_iter0_p_Val2_s_reg_678 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_4_6_V_0_reg_959 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_4_6_V_0_reg_959 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_4_7_V_0_reg_971 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_4_7_V_0_reg_971 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_4_8_V_0_reg_983 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_4_8_V_0_reg_983 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_4_9_V_0_reg_995 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_4_9_V_0_reg_995 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_3_9_V_1242_reg_1007 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_3_9_V_1242_reg_1007 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_3_8_V_1241_reg_1020 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_3_8_V_1241_reg_1020 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_3_7_V_1240_reg_1033 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_3_7_V_1240_reg_1033 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_3_6_V_1239_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_3_6_V_1239_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_2_9_V_1236_reg_1059 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_2_9_V_1236_reg_1059 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_2_8_V_1235_reg_1072 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_2_8_V_1235_reg_1072 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_2_7_V_1234_reg_1085 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_2_7_V_1234_reg_1085 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_2_6_V_1233_reg_1098 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_2_6_V_1233_reg_1098 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_1_9_V_1230_reg_1111 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_1_9_V_1230_reg_1111 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_1_8_V_1229_reg_1124 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_1_8_V_1229_reg_1124 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_1_7_V_1228_reg_1137 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_1_7_V_1228_reg_1137 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_1_6_V_1227_reg_1150 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_1_6_V_1227_reg_1150 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_0_9_V_1224_reg_1163 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_0_9_V_1224_reg_1163 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_0_8_V_1223_reg_1176 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_0_8_V_1223_reg_1176 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_0_7_V_1222_reg_1189 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_0_7_V_1222_reg_1189 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_0_6_V_1221_reg_1202 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_0_6_V_1221_reg_1202 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln267_fu_1867_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln366_fu_2308_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln386_fu_2372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln379_fu_2380_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal imgblock_4_0_V_fu_182 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_1_V_fu_186 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal grp_fu_1627_p6 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_1640_p6 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_1653_p6 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_1666_p6 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln261_fu_1842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_1836_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln261_fu_1847_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_143_fu_1911_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln283_fu_1921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_1947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln296_fu_1961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_1941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_fu_1987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_fu_1993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln879_fu_2007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln879_fu_1999_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln296_2_fu_1953_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_2_fu_2021_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln296_fu_1967_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln879_1_fu_2037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln879_1_fu_2043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln879_4_fu_2049_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln296_fu_1971_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln879_fu_2065_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln296_1_fu_1979_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln335_fu_2288_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln41_fu_2656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_1_fu_2668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_fu_2680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_3_fu_2692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_4_fu_2704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_5_fu_2716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_6_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_7_fu_2740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_8_fu_2752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_9_fu_2764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_10_fu_2776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_11_fu_2788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_11_fu_2793_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_10_fu_2781_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_9_fu_2769_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_8_fu_2757_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_7_fu_2745_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_6_fu_2733_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_5_fu_2721_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_4_fu_2709_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_3_fu_2697_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_fu_2685_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_1_fu_2673_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_fu_2661_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_block_pp2 : BOOLEAN;
    signal ap_predicate_op198_load_state9 : BOOLEAN;
    signal ap_enable_operation_198 : BOOLEAN;
    signal ap_enable_state9_pp2_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op214_load_state10 : BOOLEAN;
    signal ap_enable_operation_214 : BOOLEAN;
    signal ap_enable_state10_pp2_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op273_store_state11 : BOOLEAN;
    signal ap_enable_operation_273 : BOOLEAN;
    signal ap_enable_state11_pp2_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op286_store_state11 : BOOLEAN;
    signal ap_enable_operation_286 : BOOLEAN;
    signal ap_predicate_op200_load_state9 : BOOLEAN;
    signal ap_enable_operation_200 : BOOLEAN;
    signal ap_predicate_op215_load_state10 : BOOLEAN;
    signal ap_enable_operation_215 : BOOLEAN;
    signal ap_predicate_op271_store_state11 : BOOLEAN;
    signal ap_enable_operation_271 : BOOLEAN;
    signal ap_predicate_op284_store_state11 : BOOLEAN;
    signal ap_enable_operation_284 : BOOLEAN;
    signal ap_predicate_op202_load_state9 : BOOLEAN;
    signal ap_enable_operation_202 : BOOLEAN;
    signal ap_predicate_op216_load_state10 : BOOLEAN;
    signal ap_enable_operation_216 : BOOLEAN;
    signal ap_predicate_op269_store_state11 : BOOLEAN;
    signal ap_enable_operation_269 : BOOLEAN;
    signal ap_predicate_op282_store_state11 : BOOLEAN;
    signal ap_enable_operation_282 : BOOLEAN;
    signal ap_predicate_op204_load_state9 : BOOLEAN;
    signal ap_enable_operation_204 : BOOLEAN;
    signal ap_predicate_op217_load_state10 : BOOLEAN;
    signal ap_enable_operation_217 : BOOLEAN;
    signal ap_predicate_op275_store_state11 : BOOLEAN;
    signal ap_enable_operation_275 : BOOLEAN;
    signal ap_predicate_op288_store_state11 : BOOLEAN;
    signal ap_enable_operation_288 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_condition_568 : BOOLEAN;
    signal ap_condition_640 : BOOLEAN;
    signal ap_condition_2223 : BOOLEAN;
    signal ap_condition_2226 : BOOLEAN;
    signal ap_condition_2229 : BOOLEAN;
    signal ap_condition_2232 : BOOLEAN;

    component Core_Process IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        imgblock_0_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        row : IN STD_LOGIC_VECTOR (15 downto 0);
        col : IN STD_LOGIC_VECTOR (15 downto 0);
        loop_r : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ISPPipeline_accelpcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (39 downto 0);
        din2 : IN STD_LOGIC_VECTOR (39 downto 0);
        din3 : IN STD_LOGIC_VECTOR (39 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component ISPPipeline_accelqcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (9 downto 0);
        din4 : IN STD_LOGIC_VECTOR (9 downto 0);
        din5 : IN STD_LOGIC_VECTOR (9 downto 0);
        din6 : IN STD_LOGIC_VECTOR (9 downto 0);
        din7 : IN STD_LOGIC_VECTOR (9 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component demosaicing_lineblbW IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (39 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (39 downto 0) );
    end component;



begin
    linebuffer_0_V_U : component demosaicing_lineblbW
    generic map (
        DataWidth => 40,
        AddressRange => 960,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_0_V_address0,
        ce0 => linebuffer_0_V_ce0,
        we0 => linebuffer_0_V_we0,
        d0 => ap_const_lv40_0,
        q0 => linebuffer_0_V_q0,
        address1 => linebuffer_0_V_address1,
        ce1 => linebuffer_0_V_ce1,
        we1 => linebuffer_0_V_we1,
        d1 => p_Val2_s_reg_678);

    linebuffer_1_V_U : component demosaicing_lineblbW
    generic map (
        DataWidth => 40,
        AddressRange => 960,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_1_V_address0,
        ce0 => linebuffer_1_V_ce0,
        we0 => linebuffer_1_V_we0,
        d0 => ap_const_lv40_0,
        q0 => linebuffer_1_V_q0,
        address1 => linebuffer_1_V_address1,
        ce1 => linebuffer_1_V_ce1,
        we1 => linebuffer_1_V_we1,
        d1 => p_Val2_s_reg_678);

    linebuffer_2_V_U : component demosaicing_lineblbW
    generic map (
        DataWidth => 40,
        AddressRange => 960,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_2_V_address0,
        ce0 => linebuffer_2_V_ce0,
        we0 => linebuffer_2_V_we0,
        d0 => src_mat_data_V_V_dout,
        q0 => linebuffer_2_V_q0,
        address1 => linebuffer_2_V_address1,
        ce1 => linebuffer_2_V_ce1,
        we1 => linebuffer_2_V_we1,
        d1 => p_Val2_s_reg_678);

    linebuffer_3_V_U : component demosaicing_lineblbW
    generic map (
        DataWidth => 40,
        AddressRange => 960,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_3_V_address0,
        ce0 => linebuffer_3_V_ce0,
        we0 => linebuffer_3_V_we0,
        d0 => src_mat_data_V_V_dout,
        q0 => linebuffer_3_V_q0,
        address1 => linebuffer_3_V_address1,
        ce1 => linebuffer_3_V_ce1,
        we1 => linebuffer_3_V_we1,
        d1 => p_Val2_s_reg_678);

    grp_Core_Process_fu_1215 : component Core_Process
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        imgblock_0_0_V_read => ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4,
        imgblock_0_1_V_read => ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4,
        imgblock_0_2_V_read => ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4,
        imgblock_0_3_V_read => ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4,
        imgblock_0_4_V_read => ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4,
        imgblock_0_5_V_read => ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4,
        imgblock_0_6_V_read => ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202,
        imgblock_0_7_V_read => ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189,
        imgblock_0_8_V_read => ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176,
        imgblock_0_9_V_read => ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163,
        imgblock_1_0_V_read => ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4,
        imgblock_1_1_V_read => ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4,
        imgblock_1_2_V_read => ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4,
        imgblock_1_3_V_read => ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4,
        imgblock_1_4_V_read => ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4,
        imgblock_1_5_V_read => ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4,
        imgblock_1_6_V_read => ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150,
        imgblock_1_7_V_read => ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137,
        imgblock_1_8_V_read => ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124,
        imgblock_1_9_V_read => ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111,
        imgblock_2_0_V_read => ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4,
        imgblock_2_1_V_read => ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4,
        imgblock_2_2_V_read => ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4,
        imgblock_2_3_V_read => ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4,
        imgblock_2_4_V_read => ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4,
        imgblock_2_5_V_read => ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4,
        imgblock_2_6_V_read => ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098,
        imgblock_2_7_V_read => ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085,
        imgblock_2_8_V_read => ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072,
        imgblock_2_9_V_read => ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059,
        imgblock_3_0_V_read => ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4,
        imgblock_3_1_V_read => ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4,
        imgblock_3_2_V_read => ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4,
        imgblock_3_3_V_read => ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4,
        imgblock_3_4_V_read => ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4,
        imgblock_3_5_V_read => ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4,
        imgblock_3_6_V_read => ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046,
        imgblock_3_7_V_read => ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033,
        imgblock_3_8_V_read => ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020,
        imgblock_3_9_V_read => ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007,
        imgblock_4_0_V_read => imgblock_4_0_V_fu_182,
        imgblock_4_1_V_read => imgblock_4_1_V_fu_186,
        imgblock_4_2_V_read => imgblock_4_2_V_reg_3155,
        imgblock_4_3_V_read => imgblock_4_3_V_reg_3164,
        imgblock_4_4_V_read => imgblock_4_4_V_reg_3173,
        imgblock_4_5_V_read => imgblock_4_9_V_reg_3183,
        imgblock_4_6_V_read => ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959,
        imgblock_4_7_V_read => ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971,
        imgblock_4_8_V_read => ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983,
        imgblock_4_9_V_read => ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995,
        row => i9_0_i_reg_544,
        col => shl_ln_fu_2402_p3,
        loop_r => ap_const_lv4_0,
        ap_return_0 => grp_Core_Process_fu_1215_ap_return_0,
        ap_return_1 => grp_Core_Process_fu_1215_ap_return_1,
        ap_return_2 => grp_Core_Process_fu_1215_ap_return_2,
        ap_ce => grp_Core_Process_fu_1215_ap_ce);

    grp_Core_Process_fu_1318 : component Core_Process
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        imgblock_0_0_V_read => ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4,
        imgblock_0_1_V_read => ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4,
        imgblock_0_2_V_read => ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4,
        imgblock_0_3_V_read => ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4,
        imgblock_0_4_V_read => ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4,
        imgblock_0_5_V_read => ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4,
        imgblock_0_6_V_read => ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202,
        imgblock_0_7_V_read => ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189,
        imgblock_0_8_V_read => ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176,
        imgblock_0_9_V_read => ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163,
        imgblock_1_0_V_read => ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4,
        imgblock_1_1_V_read => ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4,
        imgblock_1_2_V_read => ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4,
        imgblock_1_3_V_read => ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4,
        imgblock_1_4_V_read => ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4,
        imgblock_1_5_V_read => ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4,
        imgblock_1_6_V_read => ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150,
        imgblock_1_7_V_read => ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137,
        imgblock_1_8_V_read => ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124,
        imgblock_1_9_V_read => ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111,
        imgblock_2_0_V_read => ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4,
        imgblock_2_1_V_read => ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4,
        imgblock_2_2_V_read => ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4,
        imgblock_2_3_V_read => ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4,
        imgblock_2_4_V_read => ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4,
        imgblock_2_5_V_read => ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4,
        imgblock_2_6_V_read => ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098,
        imgblock_2_7_V_read => ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085,
        imgblock_2_8_V_read => ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072,
        imgblock_2_9_V_read => ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059,
        imgblock_3_0_V_read => ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4,
        imgblock_3_1_V_read => ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4,
        imgblock_3_2_V_read => ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4,
        imgblock_3_3_V_read => ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4,
        imgblock_3_4_V_read => ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4,
        imgblock_3_5_V_read => ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4,
        imgblock_3_6_V_read => ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046,
        imgblock_3_7_V_read => ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033,
        imgblock_3_8_V_read => ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020,
        imgblock_3_9_V_read => ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007,
        imgblock_4_0_V_read => imgblock_4_0_V_fu_182,
        imgblock_4_1_V_read => imgblock_4_1_V_fu_186,
        imgblock_4_2_V_read => imgblock_4_2_V_reg_3155,
        imgblock_4_3_V_read => imgblock_4_3_V_reg_3164,
        imgblock_4_4_V_read => imgblock_4_4_V_reg_3173,
        imgblock_4_5_V_read => imgblock_4_9_V_reg_3183,
        imgblock_4_6_V_read => ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959,
        imgblock_4_7_V_read => ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971,
        imgblock_4_8_V_read => ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983,
        imgblock_4_9_V_read => ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995,
        row => i9_0_i_reg_544,
        col => grp_Core_Process_fu_1318_col,
        loop_r => ap_const_lv4_1,
        ap_return_0 => grp_Core_Process_fu_1318_ap_return_0,
        ap_return_1 => grp_Core_Process_fu_1318_ap_return_1,
        ap_return_2 => grp_Core_Process_fu_1318_ap_return_2,
        ap_ce => grp_Core_Process_fu_1318_ap_ce);

    grp_Core_Process_fu_1421 : component Core_Process
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        imgblock_0_0_V_read => ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4,
        imgblock_0_1_V_read => ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4,
        imgblock_0_2_V_read => ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4,
        imgblock_0_3_V_read => ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4,
        imgblock_0_4_V_read => ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4,
        imgblock_0_5_V_read => ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4,
        imgblock_0_6_V_read => ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202,
        imgblock_0_7_V_read => ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189,
        imgblock_0_8_V_read => ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176,
        imgblock_0_9_V_read => ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163,
        imgblock_1_0_V_read => ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4,
        imgblock_1_1_V_read => ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4,
        imgblock_1_2_V_read => ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4,
        imgblock_1_3_V_read => ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4,
        imgblock_1_4_V_read => ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4,
        imgblock_1_5_V_read => ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4,
        imgblock_1_6_V_read => ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150,
        imgblock_1_7_V_read => ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137,
        imgblock_1_8_V_read => ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124,
        imgblock_1_9_V_read => ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111,
        imgblock_2_0_V_read => ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4,
        imgblock_2_1_V_read => ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4,
        imgblock_2_2_V_read => ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4,
        imgblock_2_3_V_read => ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4,
        imgblock_2_4_V_read => ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4,
        imgblock_2_5_V_read => ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4,
        imgblock_2_6_V_read => ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098,
        imgblock_2_7_V_read => ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085,
        imgblock_2_8_V_read => ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072,
        imgblock_2_9_V_read => ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059,
        imgblock_3_0_V_read => ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4,
        imgblock_3_1_V_read => ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4,
        imgblock_3_2_V_read => ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4,
        imgblock_3_3_V_read => ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4,
        imgblock_3_4_V_read => ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4,
        imgblock_3_5_V_read => ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4,
        imgblock_3_6_V_read => ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046,
        imgblock_3_7_V_read => ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033,
        imgblock_3_8_V_read => ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020,
        imgblock_3_9_V_read => ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007,
        imgblock_4_0_V_read => imgblock_4_0_V_fu_182,
        imgblock_4_1_V_read => imgblock_4_1_V_fu_186,
        imgblock_4_2_V_read => imgblock_4_2_V_reg_3155,
        imgblock_4_3_V_read => imgblock_4_3_V_reg_3164,
        imgblock_4_4_V_read => imgblock_4_4_V_reg_3173,
        imgblock_4_5_V_read => imgblock_4_9_V_reg_3183,
        imgblock_4_6_V_read => ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959,
        imgblock_4_7_V_read => ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971,
        imgblock_4_8_V_read => ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983,
        imgblock_4_9_V_read => ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995,
        row => i9_0_i_reg_544,
        col => grp_Core_Process_fu_1421_col,
        loop_r => ap_const_lv4_2,
        ap_return_0 => grp_Core_Process_fu_1421_ap_return_0,
        ap_return_1 => grp_Core_Process_fu_1421_ap_return_1,
        ap_return_2 => grp_Core_Process_fu_1421_ap_return_2,
        ap_ce => grp_Core_Process_fu_1421_ap_ce);

    grp_Core_Process_fu_1524 : component Core_Process
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        imgblock_0_0_V_read => ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4,
        imgblock_0_1_V_read => ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4,
        imgblock_0_2_V_read => ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4,
        imgblock_0_3_V_read => ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4,
        imgblock_0_4_V_read => ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4,
        imgblock_0_5_V_read => ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4,
        imgblock_0_6_V_read => ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202,
        imgblock_0_7_V_read => ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189,
        imgblock_0_8_V_read => ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176,
        imgblock_0_9_V_read => ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163,
        imgblock_1_0_V_read => ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4,
        imgblock_1_1_V_read => ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4,
        imgblock_1_2_V_read => ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4,
        imgblock_1_3_V_read => ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4,
        imgblock_1_4_V_read => ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4,
        imgblock_1_5_V_read => ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4,
        imgblock_1_6_V_read => ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150,
        imgblock_1_7_V_read => ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137,
        imgblock_1_8_V_read => ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124,
        imgblock_1_9_V_read => ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111,
        imgblock_2_0_V_read => ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4,
        imgblock_2_1_V_read => ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4,
        imgblock_2_2_V_read => ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4,
        imgblock_2_3_V_read => ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4,
        imgblock_2_4_V_read => ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4,
        imgblock_2_5_V_read => ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4,
        imgblock_2_6_V_read => ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098,
        imgblock_2_7_V_read => ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085,
        imgblock_2_8_V_read => ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072,
        imgblock_2_9_V_read => ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059,
        imgblock_3_0_V_read => ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4,
        imgblock_3_1_V_read => ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4,
        imgblock_3_2_V_read => ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4,
        imgblock_3_3_V_read => ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4,
        imgblock_3_4_V_read => ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4,
        imgblock_3_5_V_read => ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4,
        imgblock_3_6_V_read => ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046,
        imgblock_3_7_V_read => ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033,
        imgblock_3_8_V_read => ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020,
        imgblock_3_9_V_read => ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007,
        imgblock_4_0_V_read => imgblock_4_0_V_fu_182,
        imgblock_4_1_V_read => imgblock_4_1_V_fu_186,
        imgblock_4_2_V_read => imgblock_4_2_V_reg_3155,
        imgblock_4_3_V_read => imgblock_4_3_V_reg_3164,
        imgblock_4_4_V_read => imgblock_4_4_V_reg_3173,
        imgblock_4_5_V_read => imgblock_4_9_V_reg_3183,
        imgblock_4_6_V_read => ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959,
        imgblock_4_7_V_read => ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971,
        imgblock_4_8_V_read => ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983,
        imgblock_4_9_V_read => ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995,
        row => i9_0_i_reg_544,
        col => grp_Core_Process_fu_1524_col,
        loop_r => ap_const_lv4_3,
        ap_return_0 => grp_Core_Process_fu_1524_ap_return_0,
        ap_return_1 => grp_Core_Process_fu_1524_ap_return_1,
        ap_return_2 => grp_Core_Process_fu_1524_ap_return_2,
        ap_ce => grp_Core_Process_fu_1524_ap_ce);

    ISPPipeline_accelpcA_U404 : component ISPPipeline_accelpcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 2,
        dout_WIDTH => 40)
    port map (
        din0 => linebuffer_0_V_q0,
        din1 => linebuffer_1_V_q0,
        din2 => linebuffer_2_V_q0,
        din3 => linebuffer_3_V_q0,
        din4 => select_ln879_1_reg_2960,
        dout => grp_fu_1627_p6);

    ISPPipeline_accelpcA_U405 : component ISPPipeline_accelpcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 2,
        dout_WIDTH => 40)
    port map (
        din0 => linebuffer_0_V_q0,
        din1 => linebuffer_1_V_q0,
        din2 => linebuffer_2_V_q0,
        din3 => linebuffer_3_V_q0,
        din4 => select_ln879_3_reg_2966,
        dout => grp_fu_1640_p6);

    ISPPipeline_accelpcA_U406 : component ISPPipeline_accelpcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 2,
        dout_WIDTH => 40)
    port map (
        din0 => linebuffer_0_V_q0,
        din1 => linebuffer_1_V_q0,
        din2 => linebuffer_2_V_q0,
        din3 => linebuffer_3_V_q0,
        din4 => select_ln879_5_reg_2971,
        dout => grp_fu_1653_p6);

    ISPPipeline_accelpcA_U407 : component ISPPipeline_accelpcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 2,
        dout_WIDTH => 40)
    port map (
        din0 => linebuffer_0_V_q0,
        din1 => linebuffer_1_V_q0,
        din2 => linebuffer_2_V_q0,
        din3 => linebuffer_3_V_q0,
        din4 => select_ln879_6_reg_2976,
        dout => grp_fu_1666_p6);

    ISPPipeline_accelqcK_U408 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_0,
        din1 => imgblock_0_4_V_1219_reg_633,
        din2 => imgblock_0_4_V_1219_reg_633,
        din3 => imgblock_0_4_V_1219_reg_633,
        din4 => imgblock_0_4_V_1219_reg_633,
        din5 => imgblock_0_4_V_1219_reg_633,
        din6 => imgblock_0_4_V_1219_reg_633,
        din7 => imgblock_0_4_V_1219_reg_633,
        din8 => p_0_i_reg_644,
        dout => imgblock_0_4_V_2_fu_2089_p10);

    ISPPipeline_accelqcK_U409 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_0,
        din1 => imgblock_0_5_V_1_reg_622,
        din2 => imgblock_0_5_V_1_reg_622,
        din3 => imgblock_0_5_V_1_reg_622,
        din4 => imgblock_0_5_V_1_reg_622,
        din5 => imgblock_0_5_V_1_reg_622,
        din6 => imgblock_0_5_V_1_reg_622,
        din7 => imgblock_0_5_V_1_reg_622,
        din8 => p_0_i_reg_644,
        dout => imgblock_0_5_V_s_fu_2111_p10);

    ISPPipeline_accelqcK_U410 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_1_4_V_1225_reg_611,
        din1 => ap_const_lv10_0,
        din2 => imgblock_1_4_V_1225_reg_611,
        din3 => imgblock_1_4_V_1225_reg_611,
        din4 => imgblock_1_4_V_1225_reg_611,
        din5 => imgblock_1_4_V_1225_reg_611,
        din6 => imgblock_1_4_V_1225_reg_611,
        din7 => imgblock_1_4_V_1225_reg_611,
        din8 => p_0_i_reg_644,
        dout => imgblock_1_4_V_2_fu_2133_p10);

    ISPPipeline_accelqcK_U411 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_1_5_V_1_reg_600,
        din1 => ap_const_lv10_0,
        din2 => imgblock_1_5_V_1_reg_600,
        din3 => imgblock_1_5_V_1_reg_600,
        din4 => imgblock_1_5_V_1_reg_600,
        din5 => imgblock_1_5_V_1_reg_600,
        din6 => imgblock_1_5_V_1_reg_600,
        din7 => imgblock_1_5_V_1_reg_600,
        din8 => p_0_i_reg_644,
        dout => imgblock_1_5_V_s_fu_2155_p10);

    ISPPipeline_accelqcK_U412 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_2_4_V_1231_reg_589,
        din1 => imgblock_2_4_V_1231_reg_589,
        din2 => ap_const_lv10_0,
        din3 => imgblock_2_4_V_1231_reg_589,
        din4 => imgblock_2_4_V_1231_reg_589,
        din5 => imgblock_2_4_V_1231_reg_589,
        din6 => imgblock_2_4_V_1231_reg_589,
        din7 => imgblock_2_4_V_1231_reg_589,
        din8 => p_0_i_reg_644,
        dout => imgblock_2_4_V_2_fu_2177_p10);

    ISPPipeline_accelqcK_U413 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_2_5_V_1_reg_578,
        din1 => imgblock_2_5_V_1_reg_578,
        din2 => ap_const_lv10_0,
        din3 => imgblock_2_5_V_1_reg_578,
        din4 => imgblock_2_5_V_1_reg_578,
        din5 => imgblock_2_5_V_1_reg_578,
        din6 => imgblock_2_5_V_1_reg_578,
        din7 => imgblock_2_5_V_1_reg_578,
        din8 => p_0_i_reg_644,
        dout => imgblock_2_5_V_s_fu_2199_p10);

    ISPPipeline_accelqcK_U414 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_3_4_V_1237_reg_567,
        din1 => imgblock_3_4_V_1237_reg_567,
        din2 => imgblock_3_4_V_1237_reg_567,
        din3 => ap_const_lv10_0,
        din4 => ap_const_lv10_0,
        din5 => ap_const_lv10_0,
        din6 => ap_const_lv10_0,
        din7 => ap_const_lv10_0,
        din8 => p_0_i_reg_644,
        dout => imgblock_3_4_V_2_fu_2221_p10);

    ISPPipeline_accelqcK_U415 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_3_5_V_1_reg_556,
        din1 => imgblock_3_5_V_1_reg_556,
        din2 => imgblock_3_5_V_1_reg_556,
        din3 => ap_const_lv10_0,
        din4 => ap_const_lv10_0,
        din5 => ap_const_lv10_0,
        din6 => ap_const_lv10_0,
        din7 => ap_const_lv10_0,
        din8 => p_0_i_reg_644,
        dout => imgblock_3_5_V_s_fu_2243_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln277_fu_1900_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((icmp_ln335_fu_2292_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter2_state11)) then 
                        ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp2_iter8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp2_iter1_imgblock_0_6_V_1221_reg_1202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_0_6_V_1221_reg_1202 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_0_6_V_1221_reg_1202 <= ap_phi_reg_pp2_iter0_imgblock_0_6_V_1221_reg_1202;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_0_7_V_1222_reg_1189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_0_7_V_1222_reg_1189 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_0_7_V_1222_reg_1189 <= ap_phi_reg_pp2_iter0_imgblock_0_7_V_1222_reg_1189;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_0_8_V_1223_reg_1176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_0_8_V_1223_reg_1176 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_0_8_V_1223_reg_1176 <= ap_phi_reg_pp2_iter0_imgblock_0_8_V_1223_reg_1176;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_0_9_V_1224_reg_1163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_0_9_V_1224_reg_1163 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_0_9_V_1224_reg_1163 <= ap_phi_reg_pp2_iter0_imgblock_0_9_V_1224_reg_1163;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_1_6_V_1227_reg_1150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_1_6_V_1227_reg_1150 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_1_6_V_1227_reg_1150 <= ap_phi_reg_pp2_iter0_imgblock_1_6_V_1227_reg_1150;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_1_7_V_1228_reg_1137_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_1_7_V_1228_reg_1137 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_1_7_V_1228_reg_1137 <= ap_phi_reg_pp2_iter0_imgblock_1_7_V_1228_reg_1137;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_1_8_V_1229_reg_1124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_1_8_V_1229_reg_1124 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_1_8_V_1229_reg_1124 <= ap_phi_reg_pp2_iter0_imgblock_1_8_V_1229_reg_1124;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_1_9_V_1230_reg_1111_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_1_9_V_1230_reg_1111 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_1_9_V_1230_reg_1111 <= ap_phi_reg_pp2_iter0_imgblock_1_9_V_1230_reg_1111;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_2_6_V_1233_reg_1098_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_2_6_V_1233_reg_1098 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_2_6_V_1233_reg_1098 <= ap_phi_reg_pp2_iter0_imgblock_2_6_V_1233_reg_1098;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_2_7_V_1234_reg_1085_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_2_7_V_1234_reg_1085 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_2_7_V_1234_reg_1085 <= ap_phi_reg_pp2_iter0_imgblock_2_7_V_1234_reg_1085;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_2_8_V_1235_reg_1072_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_2_8_V_1235_reg_1072 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_2_8_V_1235_reg_1072 <= ap_phi_reg_pp2_iter0_imgblock_2_8_V_1235_reg_1072;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_2_9_V_1236_reg_1059_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_2_9_V_1236_reg_1059 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_2_9_V_1236_reg_1059 <= ap_phi_reg_pp2_iter0_imgblock_2_9_V_1236_reg_1059;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_3_6_V_1239_reg_1046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_3_6_V_1239_reg_1046 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_3_6_V_1239_reg_1046 <= ap_phi_reg_pp2_iter0_imgblock_3_6_V_1239_reg_1046;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_3_7_V_1240_reg_1033_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_3_7_V_1240_reg_1033 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_3_7_V_1240_reg_1033 <= ap_phi_reg_pp2_iter0_imgblock_3_7_V_1240_reg_1033;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_3_8_V_1241_reg_1020_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_3_8_V_1241_reg_1020 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_3_8_V_1241_reg_1020 <= ap_phi_reg_pp2_iter0_imgblock_3_8_V_1241_reg_1020;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_3_9_V_1242_reg_1007_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_3_9_V_1242_reg_1007 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_3_9_V_1242_reg_1007 <= ap_phi_reg_pp2_iter0_imgblock_3_9_V_1242_reg_1007;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_4_6_V_0_reg_959_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_4_6_V_0_reg_959 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_4_6_V_0_reg_959 <= ap_phi_reg_pp2_iter0_imgblock_4_6_V_0_reg_959;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_4_7_V_0_reg_971_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_4_7_V_0_reg_971 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_4_7_V_0_reg_971 <= ap_phi_reg_pp2_iter0_imgblock_4_7_V_0_reg_971;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_4_8_V_0_reg_983_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_4_8_V_0_reg_983 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_4_8_V_0_reg_983 <= ap_phi_reg_pp2_iter0_imgblock_4_8_V_0_reg_983;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_4_9_V_0_reg_995_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln363_fu_2303_p2 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_4_9_V_0_reg_995 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_4_9_V_0_reg_995 <= ap_phi_reg_pp2_iter0_imgblock_4_9_V_0_reg_995;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_p_Val2_s_reg_678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_568)) then
                if (((icmp_ln343_reg_3029 = ap_const_lv1_0) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_p_Val2_s_reg_678 <= ap_const_lv40_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_p_Val2_s_reg_678 <= ap_phi_reg_pp2_iter0_p_Val2_s_reg_678;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202 <= imgblock_0_6_V_2_fu_2356_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202 <= ap_phi_reg_pp2_iter1_imgblock_0_6_V_1221_reg_1202;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189 <= grp_fu_1627_p6(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189 <= ap_phi_reg_pp2_iter1_imgblock_0_7_V_1222_reg_1189;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176 <= grp_fu_1627_p6(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176 <= ap_phi_reg_pp2_iter1_imgblock_0_8_V_1223_reg_1176;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163 <= grp_fu_1627_p6(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163 <= ap_phi_reg_pp2_iter1_imgblock_0_9_V_1224_reg_1163;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150 <= imgblock_1_6_V_2_fu_2360_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150 <= ap_phi_reg_pp2_iter1_imgblock_1_6_V_1227_reg_1150;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137 <= grp_fu_1640_p6(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137 <= ap_phi_reg_pp2_iter1_imgblock_1_7_V_1228_reg_1137;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124 <= grp_fu_1640_p6(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124 <= ap_phi_reg_pp2_iter1_imgblock_1_8_V_1229_reg_1124;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111 <= grp_fu_1640_p6(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111 <= ap_phi_reg_pp2_iter1_imgblock_1_9_V_1230_reg_1111;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098 <= imgblock_2_6_V_2_fu_2364_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098 <= ap_phi_reg_pp2_iter1_imgblock_2_6_V_1233_reg_1098;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085 <= grp_fu_1653_p6(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085 <= ap_phi_reg_pp2_iter1_imgblock_2_7_V_1234_reg_1085;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072 <= grp_fu_1653_p6(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072 <= ap_phi_reg_pp2_iter1_imgblock_2_8_V_1235_reg_1072;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059 <= grp_fu_1653_p6(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059 <= ap_phi_reg_pp2_iter1_imgblock_2_9_V_1236_reg_1059;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046 <= imgblock_3_6_V_2_fu_2368_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046 <= ap_phi_reg_pp2_iter1_imgblock_3_6_V_1239_reg_1046;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033 <= grp_fu_1666_p6(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033 <= ap_phi_reg_pp2_iter1_imgblock_3_7_V_1240_reg_1033;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020 <= grp_fu_1666_p6(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020 <= ap_phi_reg_pp2_iter1_imgblock_3_8_V_1241_reg_1020;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007 <= grp_fu_1666_p6(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007 <= ap_phi_reg_pp2_iter1_imgblock_3_9_V_1242_reg_1007;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959 <= imgblock_4_2_V_fu_2322_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_4_6_V_0_reg_959 <= ap_phi_reg_pp2_iter1_imgblock_4_6_V_0_reg_959;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971 <= ap_phi_mux_p_Val2_s_phi_fu_686_p4(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_4_7_V_0_reg_971 <= ap_phi_reg_pp2_iter1_imgblock_4_7_V_0_reg_971;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983 <= ap_phi_mux_p_Val2_s_phi_fu_686_p4(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_4_8_V_0_reg_983 <= ap_phi_reg_pp2_iter1_imgblock_4_8_V_0_reg_983;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995 <= ap_phi_mux_p_Val2_s_phi_fu_686_p4(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_4_9_V_0_reg_995 <= ap_phi_reg_pp2_iter1_imgblock_4_9_V_0_reg_995;
                end if;
            end if; 
        end if;
    end process;

    bram_read_count_0_i_reg_667_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_fu_2292_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                bram_read_count_0_i_reg_667 <= bram_read_count_fu_2316_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                bram_read_count_0_i_reg_667 <= ap_const_lv15_1;
            end if; 
        end if;
    end process;

    i9_0_i_reg_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                i9_0_i_reg_544 <= i_1_reg_2949;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i9_0_i_reg_544 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    i_0_i_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln257_reg_2860 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_0_i_reg_404 <= select_ln261_1_reg_2869;
            elsif ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_i_reg_404 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    imgblock_0_0_V_reg_946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_0_0_V_reg_946 <= imgblock_0_4_V_reg_903;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_0_0_V_reg_946 <= imgblock_0_4_V_1219_reg_633;
            end if; 
        end if;
    end process;

    imgblock_0_1_V_reg_933_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_0_1_V_reg_933 <= imgblock_0_5_V_reg_893;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_0_1_V_reg_933 <= imgblock_0_5_V_1_reg_622;
            end if; 
        end if;
    end process;

    imgblock_0_2_V_reg_923_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_0_2_V_reg_923 <= imgblock_0_6_V_1221_reg_1202;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_0_2_V_reg_923 <= imgblock_0_6_V_fu_2269_p1;
            end if; 
        end if;
    end process;

    imgblock_0_3_V_reg_913_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_0_3_V_reg_913 <= imgblock_0_7_V_1222_reg_1189;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_0_3_V_reg_913 <= grp_fu_1627_p6(19 downto 10);
            end if; 
        end if;
    end process;

    imgblock_0_4_V_1219_reg_633_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_2077_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_0_4_V_1219_reg_633 <= imgblock_0_4_V_2_fu_2089_p10;
            elsif (((icmp_ln277_fu_1900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_0_4_V_1219_reg_633 <= imgblock_0_4_V_0_reg_510;
            end if; 
        end if;
    end process;

    imgblock_0_4_V_reg_903_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_0_4_V_reg_903 <= imgblock_0_8_V_1223_reg_1176;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_0_4_V_reg_903 <= grp_fu_1627_p6(29 downto 20);
            end if; 
        end if;
    end process;

    imgblock_0_5_V_1_reg_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_2077_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_0_5_V_1_reg_622 <= imgblock_0_5_V_s_fu_2111_p10;
            elsif (((icmp_ln277_fu_1900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_0_5_V_1_reg_622 <= imgblock_0_5_V_0_reg_498;
            end if; 
        end if;
    end process;

    imgblock_0_5_V_reg_893_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_0_5_V_reg_893 <= imgblock_0_9_V_1224_reg_1163;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_0_5_V_reg_893 <= grp_fu_1627_p6(39 downto 30);
            end if; 
        end if;
    end process;

    imgblock_1_0_V_reg_880_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_1_0_V_reg_880 <= imgblock_1_4_V_reg_837;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_1_0_V_reg_880 <= imgblock_1_4_V_1225_reg_611;
            end if; 
        end if;
    end process;

    imgblock_1_1_V_reg_867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_1_1_V_reg_867 <= imgblock_1_5_V_reg_827;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_1_1_V_reg_867 <= imgblock_1_5_V_1_reg_600;
            end if; 
        end if;
    end process;

    imgblock_1_2_V_reg_857_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_1_2_V_reg_857 <= imgblock_1_6_V_1227_reg_1150;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_1_2_V_reg_857 <= imgblock_1_6_V_fu_2273_p1;
            end if; 
        end if;
    end process;

    imgblock_1_3_V_reg_847_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_1_3_V_reg_847 <= imgblock_1_7_V_1228_reg_1137;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_1_3_V_reg_847 <= grp_fu_1640_p6(19 downto 10);
            end if; 
        end if;
    end process;

    imgblock_1_4_V_1225_reg_611_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_2077_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_1_4_V_1225_reg_611 <= imgblock_1_4_V_2_fu_2133_p10;
            elsif (((icmp_ln277_fu_1900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_1_4_V_1225_reg_611 <= imgblock_1_4_V_0_reg_486;
            end if; 
        end if;
    end process;

    imgblock_1_4_V_reg_837_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_1_4_V_reg_837 <= imgblock_1_8_V_1229_reg_1124;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_1_4_V_reg_837 <= grp_fu_1640_p6(29 downto 20);
            end if; 
        end if;
    end process;

    imgblock_1_5_V_1_reg_600_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_2077_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_1_5_V_1_reg_600 <= imgblock_1_5_V_s_fu_2155_p10;
            elsif (((icmp_ln277_fu_1900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_1_5_V_1_reg_600 <= imgblock_1_5_V_0_reg_474;
            end if; 
        end if;
    end process;

    imgblock_1_5_V_reg_827_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_1_5_V_reg_827 <= imgblock_1_9_V_1230_reg_1111;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_1_5_V_reg_827 <= grp_fu_1640_p6(39 downto 30);
            end if; 
        end if;
    end process;

    imgblock_2_0_V_reg_814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_2_0_V_reg_814 <= imgblock_2_4_V_reg_771;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_2_0_V_reg_814 <= imgblock_2_4_V_1231_reg_589;
            end if; 
        end if;
    end process;

    imgblock_2_1_V_reg_801_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_2_1_V_reg_801 <= imgblock_2_5_V_reg_761;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_2_1_V_reg_801 <= imgblock_2_5_V_1_reg_578;
            end if; 
        end if;
    end process;

    imgblock_2_2_V_reg_791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_2_2_V_reg_791 <= imgblock_2_6_V_1233_reg_1098;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_2_2_V_reg_791 <= imgblock_2_6_V_fu_2277_p1;
            end if; 
        end if;
    end process;

    imgblock_2_3_V_reg_781_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_2_3_V_reg_781 <= imgblock_2_7_V_1234_reg_1085;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_2_3_V_reg_781 <= grp_fu_1653_p6(19 downto 10);
            end if; 
        end if;
    end process;

    imgblock_2_4_V_1231_reg_589_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_2077_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_2_4_V_1231_reg_589 <= imgblock_2_4_V_2_fu_2177_p10;
            elsif (((icmp_ln277_fu_1900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_2_4_V_1231_reg_589 <= imgblock_2_4_V_0_reg_462;
            end if; 
        end if;
    end process;

    imgblock_2_4_V_reg_771_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_2_4_V_reg_771 <= imgblock_2_8_V_1235_reg_1072;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_2_4_V_reg_771 <= grp_fu_1653_p6(29 downto 20);
            end if; 
        end if;
    end process;

    imgblock_2_5_V_1_reg_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_2077_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_2_5_V_1_reg_578 <= imgblock_2_5_V_s_fu_2199_p10;
            elsif (((icmp_ln277_fu_1900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_2_5_V_1_reg_578 <= imgblock_2_5_V_0_reg_450;
            end if; 
        end if;
    end process;

    imgblock_2_5_V_reg_761_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_2_5_V_reg_761 <= imgblock_2_9_V_1236_reg_1059;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_2_5_V_reg_761 <= grp_fu_1653_p6(39 downto 30);
            end if; 
        end if;
    end process;

    imgblock_3_0_V_reg_748_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_3_0_V_reg_748 <= imgblock_3_4_V_reg_705;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_3_0_V_reg_748 <= imgblock_3_4_V_1237_reg_567;
            end if; 
        end if;
    end process;

    imgblock_3_1_V_reg_735_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_3_1_V_reg_735 <= imgblock_3_5_V_reg_695;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_3_1_V_reg_735 <= imgblock_3_5_V_1_reg_556;
            end if; 
        end if;
    end process;

    imgblock_3_2_V_reg_725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_3_2_V_reg_725 <= imgblock_3_6_V_1239_reg_1046;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_3_2_V_reg_725 <= imgblock_3_6_V_fu_2281_p1;
            end if; 
        end if;
    end process;

    imgblock_3_3_V_reg_715_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_3_3_V_reg_715 <= imgblock_3_7_V_1240_reg_1033;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_3_3_V_reg_715 <= grp_fu_1666_p6(19 downto 10);
            end if; 
        end if;
    end process;

    imgblock_3_4_V_1237_reg_567_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_2077_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_3_4_V_1237_reg_567 <= imgblock_3_4_V_2_fu_2221_p10;
            elsif (((icmp_ln277_fu_1900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_3_4_V_1237_reg_567 <= imgblock_3_4_V_0_reg_438;
            end if; 
        end if;
    end process;

    imgblock_3_4_V_reg_705_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_3_4_V_reg_705 <= imgblock_3_8_V_1241_reg_1020;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_3_4_V_reg_705 <= grp_fu_1666_p6(29 downto 20);
            end if; 
        end if;
    end process;

    imgblock_3_5_V_1_reg_556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_2077_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_3_5_V_1_reg_556 <= imgblock_3_5_V_s_fu_2243_p10;
            elsif (((icmp_ln277_fu_1900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_3_5_V_1_reg_556 <= imgblock_3_5_V_0_reg_426;
            end if; 
        end if;
    end process;

    imgblock_3_5_V_reg_695_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_3_5_V_reg_695 <= imgblock_3_9_V_1242_reg_1007;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_3_5_V_reg_695 <= grp_fu_1666_p6(39 downto 30);
            end if; 
        end if;
    end process;

    indvar_flatten_reg_393_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln257_fu_1825_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                indvar_flatten_reg_393 <= add_ln257_fu_1830_p2;
            elsif ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_393 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    j10_0_i_reg_655_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                j10_0_i_reg_655 <= j_1_reg_3121;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                j10_0_i_reg_655 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    j_0_i_reg_415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln257_fu_1825_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                j_0_i_reg_415 <= j_fu_1875_p2;
            elsif ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_0_i_reg_415 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    lineStore_reg_533_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                lineStore_reg_533 <= add_ln277_2_fu_2829_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                lineStore_reg_533 <= ap_const_lv32_4;
            end if; 
        end if;
    end process;

    p_0491_0_i_reg_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                p_0491_0_i_reg_522 <= select_ln879_1_reg_2960;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                p_0491_0_i_reg_522 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    p_0_i_reg_644_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_2077_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0_i_reg_644 <= p_fu_2083_p2;
            elsif (((icmp_ln277_fu_1900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                p_0_i_reg_644 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if (((icmp_ln343_reg_3029 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
                    p_Val2_s_reg_678 <= src_mat_data_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_Val2_s_reg_678 <= ap_phi_reg_pp2_iter1_p_Val2_s_reg_678;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln277_reg_2905 <= add_ln277_fu_1881_p2;
                add_ln343_reg_2910 <= add_ln343_fu_1886_p2;
                add_ln363_reg_2915 <= add_ln363_fu_1891_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_1_reg_2949 <= i_1_fu_1905_p2;
                    zext_ln277_reg_2940(15 downto 0) <= zext_ln277_fu_1896_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln257_reg_2860 <= icmp_ln257_fu_1825_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                icmp_ln335_reg_3117 <= icmp_ln335_fu_2292_p2;
                icmp_ln335_reg_3117_pp2_iter1_reg <= icmp_ln335_reg_3117;
                icmp_ln363_reg_3126_pp2_iter1_reg <= icmp_ln363_reg_3126;
                j10_0_i_reg_655_pp2_iter1_reg <= j10_0_i_reg_655;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp2_stage0_11001)) then
                icmp_ln335_reg_3117_pp2_iter2_reg <= icmp_ln335_reg_3117_pp2_iter1_reg;
                icmp_ln335_reg_3117_pp2_iter3_reg <= icmp_ln335_reg_3117_pp2_iter2_reg;
                icmp_ln335_reg_3117_pp2_iter4_reg <= icmp_ln335_reg_3117_pp2_iter3_reg;
                icmp_ln335_reg_3117_pp2_iter5_reg <= icmp_ln335_reg_3117_pp2_iter4_reg;
                icmp_ln335_reg_3117_pp2_iter6_reg <= icmp_ln335_reg_3117_pp2_iter5_reg;
                icmp_ln335_reg_3117_pp2_iter7_reg <= icmp_ln335_reg_3117_pp2_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln343_reg_3029 <= icmp_ln343_fu_2265_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_fu_2292_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                icmp_ln363_reg_3126 <= icmp_ln363_fu_2303_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                imgblock_0_4_V_0_reg_510 <= imgblock_0_0_V_reg_946;
                imgblock_0_5_V_0_reg_498 <= imgblock_0_1_V_reg_933;
                imgblock_1_4_V_0_reg_486 <= imgblock_1_0_V_reg_880;
                imgblock_1_5_V_0_reg_474 <= imgblock_1_1_V_reg_867;
                imgblock_2_4_V_0_reg_462 <= imgblock_2_0_V_reg_814;
                imgblock_2_5_V_0_reg_450 <= imgblock_2_1_V_reg_801;
                imgblock_3_4_V_0_reg_438 <= imgblock_3_0_V_reg_748;
                imgblock_3_5_V_0_reg_426 <= imgblock_3_1_V_reg_735;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                imgblock_0_6_V_1221_reg_1202 <= ap_phi_reg_pp2_iter2_imgblock_0_6_V_1221_reg_1202;
                imgblock_0_7_V_1222_reg_1189 <= ap_phi_reg_pp2_iter2_imgblock_0_7_V_1222_reg_1189;
                imgblock_0_8_V_1223_reg_1176 <= ap_phi_reg_pp2_iter2_imgblock_0_8_V_1223_reg_1176;
                imgblock_0_9_V_1224_reg_1163 <= ap_phi_reg_pp2_iter2_imgblock_0_9_V_1224_reg_1163;
                imgblock_1_6_V_1227_reg_1150 <= ap_phi_reg_pp2_iter2_imgblock_1_6_V_1227_reg_1150;
                imgblock_1_7_V_1228_reg_1137 <= ap_phi_reg_pp2_iter2_imgblock_1_7_V_1228_reg_1137;
                imgblock_1_8_V_1229_reg_1124 <= ap_phi_reg_pp2_iter2_imgblock_1_8_V_1229_reg_1124;
                imgblock_1_9_V_1230_reg_1111 <= ap_phi_reg_pp2_iter2_imgblock_1_9_V_1230_reg_1111;
                imgblock_2_6_V_1233_reg_1098 <= ap_phi_reg_pp2_iter2_imgblock_2_6_V_1233_reg_1098;
                imgblock_2_7_V_1234_reg_1085 <= ap_phi_reg_pp2_iter2_imgblock_2_7_V_1234_reg_1085;
                imgblock_2_8_V_1235_reg_1072 <= ap_phi_reg_pp2_iter2_imgblock_2_8_V_1235_reg_1072;
                imgblock_2_9_V_1236_reg_1059 <= ap_phi_reg_pp2_iter2_imgblock_2_9_V_1236_reg_1059;
                imgblock_3_6_V_1239_reg_1046 <= ap_phi_reg_pp2_iter2_imgblock_3_6_V_1239_reg_1046;
                imgblock_3_7_V_1240_reg_1033 <= ap_phi_reg_pp2_iter2_imgblock_3_7_V_1240_reg_1033;
                imgblock_3_8_V_1241_reg_1020 <= ap_phi_reg_pp2_iter2_imgblock_3_8_V_1241_reg_1020;
                imgblock_3_9_V_1242_reg_1007 <= ap_phi_reg_pp2_iter2_imgblock_3_9_V_1242_reg_1007;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                imgblock_4_0_V_fu_182 <= imgblock_4_4_V_reg_3173;
                imgblock_4_1_V_fu_186 <= imgblock_4_9_V_reg_3183;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                imgblock_4_2_V_reg_3155 <= imgblock_4_2_V_fu_2322_p1;
                imgblock_4_3_V_reg_3164 <= ap_phi_mux_p_Val2_s_phi_fu_686_p4(19 downto 10);
                imgblock_4_4_V_reg_3173 <= ap_phi_mux_p_Val2_s_phi_fu_686_p4(29 downto 20);
                imgblock_4_9_V_reg_3183 <= ap_phi_mux_p_Val2_s_phi_fu_686_p4(39 downto 30);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                j_1_reg_3121 <= j_1_fu_2297_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln257_fu_1825_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                linebuffer_2_V_addr_reg_2878 <= zext_ln267_fu_1867_p1(10 - 1 downto 0);
                linebuffer_3_V_addr_reg_2883 <= zext_ln267_fu_1867_p1(10 - 1 downto 0);
                trunc_ln261_reg_2874 <= trunc_ln261_fu_1863_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln257_fu_1825_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                select_ln261_1_reg_2869 <= select_ln261_1_fu_1855_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln277_fu_1900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                select_ln283_reg_2954 <= select_ln283_fu_1927_p3;
                select_ln879_1_reg_2960 <= select_ln879_1_fu_2013_p3;
                select_ln879_3_reg_2966 <= select_ln879_3_fu_2029_p3;
                select_ln879_5_reg_2971 <= select_ln879_5_fu_2057_p3;
                select_ln879_6_reg_2976 <= select_ln879_6_fu_2069_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                src_mat_rows_read_reg_2834 <= src_mat_rows_dout;
                tmp_34_reg_2844 <= src_mat_cols_dout(15 downto 2);
                    tmp_37_reg_2855(14 downto 1) <= tmp_37_fu_1817_p3(14 downto 1);
                    zext_ln257_reg_2839(15 downto 0) <= zext_ln257_fu_1799_p1(15 downto 0);
                    zext_ln261_reg_2849(13 downto 0) <= zext_ln261_fu_1813_p1(13 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_3117_pp2_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                tmp_144_reg_3309 <= grp_Core_Process_fu_1215_ap_return_0(31 downto 10);
                tmp_145_reg_3319 <= grp_Core_Process_fu_1215_ap_return_1(31 downto 10);
                tmp_146_reg_3329 <= grp_Core_Process_fu_1215_ap_return_2(31 downto 10);
                tmp_147_reg_3339 <= grp_Core_Process_fu_1318_ap_return_0(31 downto 10);
                tmp_148_reg_3349 <= grp_Core_Process_fu_1318_ap_return_1(31 downto 10);
                tmp_149_reg_3359 <= grp_Core_Process_fu_1318_ap_return_2(31 downto 10);
                tmp_150_reg_3369 <= grp_Core_Process_fu_1421_ap_return_0(31 downto 10);
                tmp_151_reg_3379 <= grp_Core_Process_fu_1421_ap_return_1(31 downto 10);
                tmp_152_reg_3389 <= grp_Core_Process_fu_1421_ap_return_2(31 downto 10);
                tmp_153_reg_3399 <= grp_Core_Process_fu_1524_ap_return_0(31 downto 10);
                tmp_154_reg_3409 <= grp_Core_Process_fu_1524_ap_return_1(31 downto 10);
                tmp_155_reg_3419 <= grp_Core_Process_fu_1524_ap_return_2(31 downto 10);
                trunc_ln41_10_reg_3414 <= trunc_ln41_10_fu_2638_p1;
                trunc_ln41_11_reg_3424 <= trunc_ln41_11_fu_2652_p1;
                trunc_ln41_1_reg_3324 <= trunc_ln41_1_fu_2476_p1;
                trunc_ln41_2_reg_3334 <= trunc_ln41_2_fu_2490_p1;
                trunc_ln41_3_reg_3344 <= trunc_ln41_3_fu_2516_p1;
                trunc_ln41_4_reg_3354 <= trunc_ln41_4_fu_2530_p1;
                trunc_ln41_5_reg_3364 <= trunc_ln41_5_fu_2544_p1;
                trunc_ln41_6_reg_3374 <= trunc_ln41_6_fu_2570_p1;
                trunc_ln41_7_reg_3384 <= trunc_ln41_7_fu_2584_p1;
                trunc_ln41_8_reg_3394 <= trunc_ln41_8_fu_2598_p1;
                trunc_ln41_9_reg_3404 <= trunc_ln41_9_fu_2624_p1;
                trunc_ln41_reg_3314 <= trunc_ln41_fu_2462_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                trunc_ln321_reg_3113 <= trunc_ln321_fu_2285_p1;
            end if;
        end if;
    end process;
    zext_ln257_reg_2839(16) <= '0';
    zext_ln261_reg_2849(14) <= '0';
    tmp_37_reg_2855(0) <= '0';
    zext_ln277_reg_2940(16) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, src_mat_rows_empty_n, src_mat_cols_empty_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter8, icmp_ln257_fu_1825_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state5, icmp_ln277_fu_1900_p2, ap_CS_fsm_state6, icmp_ln310_fu_2077_p2, ap_block_pp0_stage0_subdone, ap_block_pp2_stage0_subdone, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln257_fu_1825_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln257_fu_1825_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln277_fu_1900_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln310_fu_2077_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp2_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter8 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_enable_reg_pp2_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter8 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln257_fu_1830_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_393) + unsigned(ap_const_lv15_1));
    add_ln277_2_fu_2829_p2 <= std_logic_vector(unsigned(select_ln283_reg_2954) + unsigned(ap_const_lv32_1));
    add_ln277_fu_1881_p2 <= std_logic_vector(unsigned(zext_ln261_reg_2849) + unsigned(ap_const_lv15_1));
    add_ln343_fu_1886_p2 <= std_logic_vector(unsigned(zext_ln257_reg_2839) + unsigned(ap_const_lv17_1FFFE));
    add_ln363_fu_1891_p2 <= std_logic_vector(unsigned(zext_ln261_reg_2849) + unsigned(ap_const_lv15_7FFF));
    and_ln879_fu_1993_p2 <= (xor_ln879_fu_1987_p2 and icmp_ln879_1_fu_1941_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state18 <= ap_CS_fsm(8);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(6);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(src_mat_data_V_V_empty_n, ap_enable_reg_pp0_iter1, icmp_ln257_reg_2860)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln257_reg_2860 = ap_const_lv1_0) and (src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(src_mat_data_V_V_empty_n, ap_enable_reg_pp0_iter1, icmp_ln257_reg_2860)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln257_reg_2860 = ap_const_lv1_0) and (src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp2_assign_proc : process(ap_CS_fsm, ap_block_pp2_stage0_subdone)
    begin
                ap_block_pp2 <= ((ap_const_boolean_1 = ap_block_pp2_stage0_subdone) and (ap_ST_fsm_pp2_stage0 = ap_CS_fsm));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_01001_assign_proc : process(src_mat_data_V_V_empty_n, dst_mat_data_V_V_full_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter8, icmp_ln335_reg_3117_pp2_iter7_reg, ap_predicate_op207_read_state10)
    begin
                ap_block_pp2_stage0_01001 <= (((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter8 = ap_const_logic_1)) or ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op207_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage0_11001_assign_proc : process(src_mat_data_V_V_empty_n, dst_mat_data_V_V_full_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter8, icmp_ln335_reg_3117_pp2_iter7_reg, ap_predicate_op207_read_state10)
    begin
                ap_block_pp2_stage0_11001 <= (((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter8 = ap_const_logic_1)) or ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op207_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage0_11001_ignoreCallOp313_assign_proc : process(src_mat_data_V_V_empty_n, dst_mat_data_V_V_full_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter8, icmp_ln335_reg_3117_pp2_iter7_reg, ap_predicate_op207_read_state10)
    begin
                ap_block_pp2_stage0_11001_ignoreCallOp313 <= (((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter8 = ap_const_logic_1)) or ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op207_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage0_11001_ignoreCallOp315_assign_proc : process(src_mat_data_V_V_empty_n, dst_mat_data_V_V_full_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter8, icmp_ln335_reg_3117_pp2_iter7_reg, ap_predicate_op207_read_state10)
    begin
                ap_block_pp2_stage0_11001_ignoreCallOp315 <= (((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter8 = ap_const_logic_1)) or ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op207_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage0_11001_ignoreCallOp317_assign_proc : process(src_mat_data_V_V_empty_n, dst_mat_data_V_V_full_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter8, icmp_ln335_reg_3117_pp2_iter7_reg, ap_predicate_op207_read_state10)
    begin
                ap_block_pp2_stage0_11001_ignoreCallOp317 <= (((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter8 = ap_const_logic_1)) or ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op207_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage0_11001_ignoreCallOp319_assign_proc : process(src_mat_data_V_V_empty_n, dst_mat_data_V_V_full_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter8, icmp_ln335_reg_3117_pp2_iter7_reg, ap_predicate_op207_read_state10)
    begin
                ap_block_pp2_stage0_11001_ignoreCallOp319 <= (((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter8 = ap_const_logic_1)) or ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op207_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(src_mat_data_V_V_empty_n, dst_mat_data_V_V_full_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter8, icmp_ln335_reg_3117_pp2_iter7_reg, ap_predicate_op207_read_state10)
    begin
                ap_block_pp2_stage0_subdone <= (((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter8 = ap_const_logic_1)) or ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op207_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, src_mat_rows_empty_n, src_mat_cols_empty_n)
    begin
                ap_block_state1 <= ((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state10_pp2_stage0_iter1_assign_proc : process(src_mat_data_V_V_empty_n, ap_predicate_op207_read_state10)
    begin
                ap_block_state10_pp2_stage0_iter1 <= ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op207_read_state10 = ap_const_boolean_1));
    end process;


    ap_block_state10_pp2_stage0_iter1_ignore_call24_assign_proc : process(src_mat_data_V_V_empty_n, ap_predicate_op207_read_state10)
    begin
                ap_block_state10_pp2_stage0_iter1_ignore_call24 <= ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op207_read_state10 = ap_const_boolean_1));
    end process;


    ap_block_state10_pp2_stage0_iter1_ignore_call41_assign_proc : process(src_mat_data_V_V_empty_n, ap_predicate_op207_read_state10)
    begin
                ap_block_state10_pp2_stage0_iter1_ignore_call41 <= ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op207_read_state10 = ap_const_boolean_1));
    end process;


    ap_block_state10_pp2_stage0_iter1_ignore_call58_assign_proc : process(src_mat_data_V_V_empty_n, ap_predicate_op207_read_state10)
    begin
                ap_block_state10_pp2_stage0_iter1_ignore_call58 <= ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op207_read_state10 = ap_const_boolean_1));
    end process;


    ap_block_state10_pp2_stage0_iter1_ignore_call75_assign_proc : process(src_mat_data_V_V_empty_n, ap_predicate_op207_read_state10)
    begin
                ap_block_state10_pp2_stage0_iter1_ignore_call75 <= ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op207_read_state10 = ap_const_boolean_1));
    end process;

        ap_block_state11_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp2_stage0_iter2_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp2_stage0_iter2_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp2_stage0_iter2_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp2_stage0_iter2_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter3_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter3_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter3_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter3_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp2_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp2_stage0_iter4_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp2_stage0_iter4_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp2_stage0_iter4_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp2_stage0_iter4_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp2_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp2_stage0_iter5_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp2_stage0_iter5_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp2_stage0_iter5_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp2_stage0_iter5_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp2_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp2_stage0_iter6_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp2_stage0_iter6_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp2_stage0_iter6_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp2_stage0_iter6_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp2_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp2_stage0_iter7_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp2_stage0_iter7_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp2_stage0_iter7_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp2_stage0_iter7_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state17_pp2_stage0_iter8_assign_proc : process(dst_mat_data_V_V_full_n, icmp_ln335_reg_3117_pp2_iter7_reg)
    begin
                ap_block_state17_pp2_stage0_iter8 <= ((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state17_pp2_stage0_iter8_ignore_call24_assign_proc : process(dst_mat_data_V_V_full_n, icmp_ln335_reg_3117_pp2_iter7_reg)
    begin
                ap_block_state17_pp2_stage0_iter8_ignore_call24 <= ((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state17_pp2_stage0_iter8_ignore_call41_assign_proc : process(dst_mat_data_V_V_full_n, icmp_ln335_reg_3117_pp2_iter7_reg)
    begin
                ap_block_state17_pp2_stage0_iter8_ignore_call41 <= ((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state17_pp2_stage0_iter8_ignore_call58_assign_proc : process(dst_mat_data_V_V_full_n, icmp_ln335_reg_3117_pp2_iter7_reg)
    begin
                ap_block_state17_pp2_stage0_iter8_ignore_call58 <= ((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state17_pp2_stage0_iter8_ignore_call75_assign_proc : process(dst_mat_data_V_V_full_n, icmp_ln335_reg_3117_pp2_iter7_reg)
    begin
                ap_block_state17_pp2_stage0_iter8_ignore_call75 <= ((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(src_mat_data_V_V_empty_n, icmp_ln257_reg_2860)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((icmp_ln257_reg_2860 = ap_const_lv1_0) and (src_mat_data_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state9_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp2_stage0_iter0_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp2_stage0_iter0_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp2_stage0_iter0_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp2_stage0_iter0_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2223_assign_proc : process(ap_block_pp2_stage0, trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
                ap_condition_2223 <= ((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2226_assign_proc : process(ap_block_pp2_stage0, trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
                ap_condition_2226 <= ((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2229_assign_proc : process(ap_block_pp2_stage0, trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
                ap_condition_2229 <= ((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2232_assign_proc : process(ap_block_pp2_stage0, trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
                ap_condition_2232 <= ((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_3) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1));
    end process;


    ap_condition_568_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
                ap_condition_568 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001));
    end process;


    ap_condition_640_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0_11001)
    begin
                ap_condition_640 <= ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln257_fu_1825_p2)
    begin
        if ((icmp_ln257_fu_1825_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter2_state11_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0))) then 
            ap_condition_pp2_exit_iter2_state11 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter2_state11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, icmp_ln277_fu_1900_p2)
    begin
        if (((icmp_ln277_fu_1900_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_198_assign_proc : process(ap_predicate_op198_load_state9)
    begin
                ap_enable_operation_198 <= (ap_predicate_op198_load_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_200_assign_proc : process(ap_predicate_op200_load_state9)
    begin
                ap_enable_operation_200 <= (ap_predicate_op200_load_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_202_assign_proc : process(ap_predicate_op202_load_state9)
    begin
                ap_enable_operation_202 <= (ap_predicate_op202_load_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_204_assign_proc : process(ap_predicate_op204_load_state9)
    begin
                ap_enable_operation_204 <= (ap_predicate_op204_load_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_214_assign_proc : process(ap_predicate_op214_load_state10)
    begin
                ap_enable_operation_214 <= (ap_predicate_op214_load_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_215_assign_proc : process(ap_predicate_op215_load_state10)
    begin
                ap_enable_operation_215 <= (ap_predicate_op215_load_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_216_assign_proc : process(ap_predicate_op216_load_state10)
    begin
                ap_enable_operation_216 <= (ap_predicate_op216_load_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_217_assign_proc : process(ap_predicate_op217_load_state10)
    begin
                ap_enable_operation_217 <= (ap_predicate_op217_load_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_269_assign_proc : process(ap_predicate_op269_store_state11)
    begin
                ap_enable_operation_269 <= (ap_predicate_op269_store_state11 = ap_const_boolean_1);
    end process;


    ap_enable_operation_271_assign_proc : process(ap_predicate_op271_store_state11)
    begin
                ap_enable_operation_271 <= (ap_predicate_op271_store_state11 = ap_const_boolean_1);
    end process;


    ap_enable_operation_273_assign_proc : process(ap_predicate_op273_store_state11)
    begin
                ap_enable_operation_273 <= (ap_predicate_op273_store_state11 = ap_const_boolean_1);
    end process;


    ap_enable_operation_275_assign_proc : process(ap_predicate_op275_store_state11)
    begin
                ap_enable_operation_275 <= (ap_predicate_op275_store_state11 = ap_const_boolean_1);
    end process;


    ap_enable_operation_282_assign_proc : process(ap_predicate_op282_store_state11)
    begin
                ap_enable_operation_282 <= (ap_predicate_op282_store_state11 = ap_const_boolean_1);
    end process;


    ap_enable_operation_284_assign_proc : process(ap_predicate_op284_store_state11)
    begin
                ap_enable_operation_284 <= (ap_predicate_op284_store_state11 = ap_const_boolean_1);
    end process;


    ap_enable_operation_286_assign_proc : process(ap_predicate_op286_store_state11)
    begin
                ap_enable_operation_286 <= (ap_predicate_op286_store_state11 = ap_const_boolean_1);
    end process;


    ap_enable_operation_288_assign_proc : process(ap_predicate_op288_store_state11)
    begin
                ap_enable_operation_288 <= (ap_predicate_op288_store_state11 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_enable_state10_pp2_iter1_stage0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1)
    begin
                ap_enable_state10_pp2_iter1_stage0 <= ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_enable_state11_pp2_iter2_stage0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter2)
    begin
                ap_enable_state11_pp2_iter2_stage0 <= ((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_enable_state9_pp2_iter0_stage0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0)
    begin
                ap_enable_state9_pp2_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter8, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter4, ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter6, ap_enable_reg_pp2_iter7)
    begin
        if (((ap_enable_reg_pp2_iter8 = ap_const_logic_0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_0_i_phi_fu_408_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln257_reg_2860, i_0_i_reg_404, select_ln261_1_reg_2869)
    begin
        if (((icmp_ln257_reg_2860 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_0_i_phi_fu_408_p4 <= select_ln261_1_reg_2869;
        else 
            ap_phi_mux_i_0_i_phi_fu_408_p4 <= i_0_i_reg_404;
        end if; 
    end process;


    ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_0_4_V_reg_903, imgblock_0_0_V_reg_946, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4 <= imgblock_0_4_V_reg_903;
        else 
            ap_phi_mux_imgblock_0_0_V_phi_fu_950_p4 <= imgblock_0_0_V_reg_946;
        end if; 
    end process;


    ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_0_5_V_reg_893, imgblock_0_1_V_reg_933, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4 <= imgblock_0_5_V_reg_893;
        else 
            ap_phi_mux_imgblock_0_1_V_phi_fu_937_p4 <= imgblock_0_1_V_reg_933;
        end if; 
    end process;


    ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_0_2_V_reg_923, imgblock_0_6_V_1221_reg_1202, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4 <= imgblock_0_6_V_1221_reg_1202;
        else 
            ap_phi_mux_imgblock_0_2_V_phi_fu_926_p4 <= imgblock_0_2_V_reg_923;
        end if; 
    end process;


    ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_0_3_V_reg_913, imgblock_0_7_V_1222_reg_1189, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4 <= imgblock_0_7_V_1222_reg_1189;
        else 
            ap_phi_mux_imgblock_0_3_V_phi_fu_916_p4 <= imgblock_0_3_V_reg_913;
        end if; 
    end process;


    ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_0_4_V_reg_903, imgblock_0_8_V_1223_reg_1176, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4 <= imgblock_0_8_V_1223_reg_1176;
        else 
            ap_phi_mux_imgblock_0_4_V_phi_fu_906_p4 <= imgblock_0_4_V_reg_903;
        end if; 
    end process;


    ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_0_5_V_reg_893, imgblock_0_9_V_1224_reg_1163, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4 <= imgblock_0_9_V_1224_reg_1163;
        else 
            ap_phi_mux_imgblock_0_5_V_phi_fu_896_p4 <= imgblock_0_5_V_reg_893;
        end if; 
    end process;


    ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_1_4_V_reg_837, imgblock_1_0_V_reg_880, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4 <= imgblock_1_4_V_reg_837;
        else 
            ap_phi_mux_imgblock_1_0_V_phi_fu_884_p4 <= imgblock_1_0_V_reg_880;
        end if; 
    end process;


    ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_1_5_V_reg_827, imgblock_1_1_V_reg_867, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4 <= imgblock_1_5_V_reg_827;
        else 
            ap_phi_mux_imgblock_1_1_V_phi_fu_871_p4 <= imgblock_1_1_V_reg_867;
        end if; 
    end process;


    ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_1_2_V_reg_857, imgblock_1_6_V_1227_reg_1150, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4 <= imgblock_1_6_V_1227_reg_1150;
        else 
            ap_phi_mux_imgblock_1_2_V_phi_fu_860_p4 <= imgblock_1_2_V_reg_857;
        end if; 
    end process;


    ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_1_3_V_reg_847, imgblock_1_7_V_1228_reg_1137, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4 <= imgblock_1_7_V_1228_reg_1137;
        else 
            ap_phi_mux_imgblock_1_3_V_phi_fu_850_p4 <= imgblock_1_3_V_reg_847;
        end if; 
    end process;


    ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_1_4_V_reg_837, imgblock_1_8_V_1229_reg_1124, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4 <= imgblock_1_8_V_1229_reg_1124;
        else 
            ap_phi_mux_imgblock_1_4_V_phi_fu_840_p4 <= imgblock_1_4_V_reg_837;
        end if; 
    end process;


    ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_1_5_V_reg_827, imgblock_1_9_V_1230_reg_1111, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4 <= imgblock_1_9_V_1230_reg_1111;
        else 
            ap_phi_mux_imgblock_1_5_V_phi_fu_830_p4 <= imgblock_1_5_V_reg_827;
        end if; 
    end process;


    ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_2_4_V_reg_771, imgblock_2_0_V_reg_814, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4 <= imgblock_2_4_V_reg_771;
        else 
            ap_phi_mux_imgblock_2_0_V_phi_fu_818_p4 <= imgblock_2_0_V_reg_814;
        end if; 
    end process;


    ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_2_5_V_reg_761, imgblock_2_1_V_reg_801, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4 <= imgblock_2_5_V_reg_761;
        else 
            ap_phi_mux_imgblock_2_1_V_phi_fu_805_p4 <= imgblock_2_1_V_reg_801;
        end if; 
    end process;


    ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_2_2_V_reg_791, imgblock_2_6_V_1233_reg_1098, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4 <= imgblock_2_6_V_1233_reg_1098;
        else 
            ap_phi_mux_imgblock_2_2_V_phi_fu_794_p4 <= imgblock_2_2_V_reg_791;
        end if; 
    end process;


    ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_2_3_V_reg_781, imgblock_2_7_V_1234_reg_1085, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4 <= imgblock_2_7_V_1234_reg_1085;
        else 
            ap_phi_mux_imgblock_2_3_V_phi_fu_784_p4 <= imgblock_2_3_V_reg_781;
        end if; 
    end process;


    ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_2_4_V_reg_771, imgblock_2_8_V_1235_reg_1072, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4 <= imgblock_2_8_V_1235_reg_1072;
        else 
            ap_phi_mux_imgblock_2_4_V_phi_fu_774_p4 <= imgblock_2_4_V_reg_771;
        end if; 
    end process;


    ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_2_5_V_reg_761, imgblock_2_9_V_1236_reg_1059, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4 <= imgblock_2_9_V_1236_reg_1059;
        else 
            ap_phi_mux_imgblock_2_5_V_phi_fu_764_p4 <= imgblock_2_5_V_reg_761;
        end if; 
    end process;


    ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_3_4_V_reg_705, imgblock_3_0_V_reg_748, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4 <= imgblock_3_4_V_reg_705;
        else 
            ap_phi_mux_imgblock_3_0_V_phi_fu_752_p4 <= imgblock_3_0_V_reg_748;
        end if; 
    end process;


    ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_3_5_V_reg_695, imgblock_3_1_V_reg_735, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4 <= imgblock_3_5_V_reg_695;
        else 
            ap_phi_mux_imgblock_3_1_V_phi_fu_739_p4 <= imgblock_3_1_V_reg_735;
        end if; 
    end process;


    ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_3_2_V_reg_725, imgblock_3_6_V_1239_reg_1046, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4 <= imgblock_3_6_V_1239_reg_1046;
        else 
            ap_phi_mux_imgblock_3_2_V_phi_fu_728_p4 <= imgblock_3_2_V_reg_725;
        end if; 
    end process;


    ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_3_3_V_reg_715, imgblock_3_7_V_1240_reg_1033, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4 <= imgblock_3_7_V_1240_reg_1033;
        else 
            ap_phi_mux_imgblock_3_3_V_phi_fu_718_p4 <= imgblock_3_3_V_reg_715;
        end if; 
    end process;


    ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_3_4_V_reg_705, imgblock_3_8_V_1241_reg_1020, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4 <= imgblock_3_8_V_1241_reg_1020;
        else 
            ap_phi_mux_imgblock_3_4_V_phi_fu_708_p4 <= imgblock_3_4_V_reg_705;
        end if; 
    end process;


    ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_3_5_V_reg_695, imgblock_3_9_V_1242_reg_1007, icmp_ln335_reg_3117_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4 <= imgblock_3_9_V_1242_reg_1007;
        else 
            ap_phi_mux_imgblock_3_5_V_phi_fu_698_p4 <= imgblock_3_5_V_reg_695;
        end if; 
    end process;


    ap_phi_mux_j10_0_i_phi_fu_659_p4_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln335_reg_3117, j10_0_i_reg_655, j_1_reg_3121)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_j10_0_i_phi_fu_659_p4 <= j_1_reg_3121;
        else 
            ap_phi_mux_j10_0_i_phi_fu_659_p4 <= j10_0_i_reg_655;
        end if; 
    end process;


    ap_phi_mux_p_Val2_s_phi_fu_686_p4_assign_proc : process(src_mat_data_V_V_dout, icmp_ln335_reg_3117, icmp_ln343_reg_3029, ap_phi_reg_pp2_iter1_p_Val2_s_reg_678)
    begin
        if (((icmp_ln343_reg_3029 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0))) then 
            ap_phi_mux_p_Val2_s_phi_fu_686_p4 <= src_mat_data_V_V_dout;
        else 
            ap_phi_mux_p_Val2_s_phi_fu_686_p4 <= ap_phi_reg_pp2_iter1_p_Val2_s_reg_678;
        end if; 
    end process;

    ap_phi_reg_pp2_iter0_imgblock_0_6_V_1221_reg_1202 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_0_7_V_1222_reg_1189 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_0_8_V_1223_reg_1176 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_0_9_V_1224_reg_1163 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_1_6_V_1227_reg_1150 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_1_7_V_1228_reg_1137 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_1_8_V_1229_reg_1124 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_1_9_V_1230_reg_1111 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_2_6_V_1233_reg_1098 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_2_7_V_1234_reg_1085 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_2_8_V_1235_reg_1072 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_2_9_V_1236_reg_1059 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_3_6_V_1239_reg_1046 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_3_7_V_1240_reg_1033 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_3_8_V_1241_reg_1020 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_3_9_V_1242_reg_1007 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_4_6_V_0_reg_959 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_4_7_V_0_reg_971 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_4_8_V_0_reg_983 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_4_9_V_0_reg_995 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_p_Val2_s_reg_678 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op198_load_state9_assign_proc : process(icmp_ln335_fu_2292_p2, icmp_ln363_fu_2303_p2)
    begin
                ap_predicate_op198_load_state9 <= ((icmp_ln363_fu_2303_p2 = ap_const_lv1_1) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op200_load_state9_assign_proc : process(icmp_ln335_fu_2292_p2, icmp_ln363_fu_2303_p2)
    begin
                ap_predicate_op200_load_state9 <= ((icmp_ln363_fu_2303_p2 = ap_const_lv1_1) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op202_load_state9_assign_proc : process(icmp_ln335_fu_2292_p2, icmp_ln363_fu_2303_p2)
    begin
                ap_predicate_op202_load_state9 <= ((icmp_ln363_fu_2303_p2 = ap_const_lv1_1) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op204_load_state9_assign_proc : process(icmp_ln335_fu_2292_p2, icmp_ln363_fu_2303_p2)
    begin
                ap_predicate_op204_load_state9 <= ((icmp_ln363_fu_2303_p2 = ap_const_lv1_1) and (icmp_ln335_fu_2292_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op207_read_state10_assign_proc : process(icmp_ln335_reg_3117, icmp_ln343_reg_3029)
    begin
                ap_predicate_op207_read_state10 <= ((icmp_ln343_reg_3029 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0));
    end process;


    ap_predicate_op214_load_state10_assign_proc : process(icmp_ln335_reg_3117, icmp_ln363_reg_3126)
    begin
                ap_predicate_op214_load_state10 <= ((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0));
    end process;


    ap_predicate_op215_load_state10_assign_proc : process(icmp_ln335_reg_3117, icmp_ln363_reg_3126)
    begin
                ap_predicate_op215_load_state10 <= ((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0));
    end process;


    ap_predicate_op216_load_state10_assign_proc : process(icmp_ln335_reg_3117, icmp_ln363_reg_3126)
    begin
                ap_predicate_op216_load_state10 <= ((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0));
    end process;


    ap_predicate_op217_load_state10_assign_proc : process(icmp_ln335_reg_3117, icmp_ln363_reg_3126)
    begin
                ap_predicate_op217_load_state10 <= ((icmp_ln363_reg_3126 = ap_const_lv1_1) and (icmp_ln335_reg_3117 = ap_const_lv1_0));
    end process;


    ap_predicate_op269_store_state11_assign_proc : process(trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg)
    begin
                ap_predicate_op269_store_state11 <= ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_2));
    end process;


    ap_predicate_op271_store_state11_assign_proc : process(trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg)
    begin
                ap_predicate_op271_store_state11 <= ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_1));
    end process;


    ap_predicate_op273_store_state11_assign_proc : process(trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg)
    begin
                ap_predicate_op273_store_state11 <= ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_0));
    end process;


    ap_predicate_op275_store_state11_assign_proc : process(trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg)
    begin
                ap_predicate_op275_store_state11 <= ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_3));
    end process;


    ap_predicate_op282_store_state11_assign_proc : process(trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg)
    begin
                ap_predicate_op282_store_state11 <= ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_2));
    end process;


    ap_predicate_op284_store_state11_assign_proc : process(trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg)
    begin
                ap_predicate_op284_store_state11 <= ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_1));
    end process;


    ap_predicate_op286_store_state11_assign_proc : process(trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg)
    begin
                ap_predicate_op286_store_state11 <= ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_0));
    end process;


    ap_predicate_op288_store_state11_assign_proc : process(trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg)
    begin
                ap_predicate_op288_store_state11 <= ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_3));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln277_fu_1900_p2)
    begin
        if (((icmp_ln277_fu_1900_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bram_read_count_fu_2316_p2 <= std_logic_vector(unsigned(ap_const_lv15_1) + unsigned(bram_read_count_0_i_reg_667));

    dst_mat_data_V_V_blk_n_assign_proc : process(dst_mat_data_V_V_full_n, ap_block_pp2_stage0, ap_enable_reg_pp2_iter8, icmp_ln335_reg_3117_pp2_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter8 = ap_const_logic_1))) then 
            dst_mat_data_V_V_blk_n <= dst_mat_data_V_V_full_n;
        else 
            dst_mat_data_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_mat_data_V_V_din <= (((((((((((select_ln41_11_fu_2793_p3 & select_ln41_10_fu_2781_p3) & select_ln41_9_fu_2769_p3) & select_ln41_8_fu_2757_p3) & select_ln41_7_fu_2745_p3) & select_ln41_6_fu_2733_p3) & select_ln41_5_fu_2721_p3) & select_ln41_4_fu_2709_p3) & select_ln41_3_fu_2697_p3) & select_ln41_2_fu_2685_p3) & select_ln41_1_fu_2673_p3) & select_ln41_fu_2661_p3);

    dst_mat_data_V_V_write_assign_proc : process(ap_enable_reg_pp2_iter8, icmp_ln335_reg_3117_pp2_iter7_reg, ap_block_pp2_stage0_11001)
    begin
        if (((icmp_ln335_reg_3117_pp2_iter7_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
            dst_mat_data_V_V_write <= ap_const_logic_1;
        else 
            dst_mat_data_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_Core_Process_fu_1215_ap_ce_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001_ignoreCallOp313)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001_ignoreCallOp313) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_Core_Process_fu_1215_ap_ce <= ap_const_logic_1;
        else 
            grp_Core_Process_fu_1215_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Core_Process_fu_1318_ap_ce_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001_ignoreCallOp315)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001_ignoreCallOp315) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_Core_Process_fu_1318_ap_ce <= ap_const_logic_1;
        else 
            grp_Core_Process_fu_1318_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_Core_Process_fu_1318_col <= (shl_ln_fu_2402_p3 or ap_const_lv16_1);

    grp_Core_Process_fu_1421_ap_ce_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001_ignoreCallOp317)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001_ignoreCallOp317))) then 
            grp_Core_Process_fu_1421_ap_ce <= ap_const_logic_1;
        else 
            grp_Core_Process_fu_1421_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_Core_Process_fu_1421_col <= (shl_ln_fu_2402_p3 or ap_const_lv16_2);

    grp_Core_Process_fu_1524_ap_ce_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001_ignoreCallOp319)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001_ignoreCallOp319))) then 
            grp_Core_Process_fu_1524_ap_ce <= ap_const_logic_1;
        else 
            grp_Core_Process_fu_1524_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_Core_Process_fu_1524_col <= (shl_ln_fu_2402_p3 or ap_const_lv16_3);
    i_1_fu_1905_p2 <= std_logic_vector(unsigned(i9_0_i_reg_544) + unsigned(ap_const_lv16_1));
    i_fu_1836_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(ap_phi_mux_i_0_i_phi_fu_408_p4));
    icmp_ln257_fu_1825_p2 <= "1" when (indvar_flatten_reg_393 = tmp_37_reg_2855) else "0";
    icmp_ln261_fu_1842_p2 <= "0" when (j_0_i_reg_415 = tmp_34_reg_2844) else "1";
    icmp_ln277_fu_1900_p2 <= "1" when (i9_0_i_reg_544 = src_mat_rows_read_reg_2834) else "0";
    icmp_ln283_fu_1921_p2 <= "1" when (signed(tmp_143_fu_1911_p4) > signed(ap_const_lv30_0)) else "0";
    icmp_ln310_fu_2077_p2 <= "1" when (p_0_i_reg_644 = ap_const_lv3_4) else "0";
    icmp_ln335_fu_2292_p2 <= "1" when (bram_read_count_0_i_reg_667 = add_ln277_reg_2905) else "0";
    icmp_ln343_fu_2265_p2 <= "1" when (signed(zext_ln277_reg_2940) < signed(add_ln343_reg_2910)) else "0";
    icmp_ln363_fu_2303_p2 <= "1" when (signed(zext_ln335_fu_2288_p1) < signed(add_ln363_reg_2915)) else "0";
    icmp_ln41_10_fu_2776_p2 <= "1" when (signed(tmp_154_reg_3409) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_11_fu_2788_p2 <= "1" when (signed(tmp_155_reg_3419) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_1_fu_2668_p2 <= "1" when (signed(tmp_145_reg_3319) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_2_fu_2680_p2 <= "1" when (signed(tmp_146_reg_3329) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_3_fu_2692_p2 <= "1" when (signed(tmp_147_reg_3339) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_4_fu_2704_p2 <= "1" when (signed(tmp_148_reg_3349) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_5_fu_2716_p2 <= "1" when (signed(tmp_149_reg_3359) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_6_fu_2728_p2 <= "1" when (signed(tmp_150_reg_3369) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_7_fu_2740_p2 <= "1" when (signed(tmp_151_reg_3379) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_8_fu_2752_p2 <= "1" when (signed(tmp_152_reg_3389) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_9_fu_2764_p2 <= "1" when (signed(tmp_153_reg_3399) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_fu_2656_p2 <= "1" when (signed(tmp_144_reg_3309) > signed(ap_const_lv22_0)) else "0";
    icmp_ln879_1_fu_1941_p2 <= "1" when (p_0491_0_i_reg_522 = ap_const_lv2_1) else "0";
    icmp_ln879_2_fu_1947_p2 <= "1" when (p_0491_0_i_reg_522 = ap_const_lv2_2) else "0";
    icmp_ln879_fu_1935_p2 <= "1" when (p_0491_0_i_reg_522 = ap_const_lv2_0) else "0";
    imgblock_0_6_V_2_fu_2356_p1 <= grp_fu_1627_p6(10 - 1 downto 0);
    imgblock_0_6_V_fu_2269_p1 <= grp_fu_1627_p6(10 - 1 downto 0);
    imgblock_1_6_V_2_fu_2360_p1 <= grp_fu_1640_p6(10 - 1 downto 0);
    imgblock_1_6_V_fu_2273_p1 <= grp_fu_1640_p6(10 - 1 downto 0);
    imgblock_2_6_V_2_fu_2364_p1 <= grp_fu_1653_p6(10 - 1 downto 0);
    imgblock_2_6_V_fu_2277_p1 <= grp_fu_1653_p6(10 - 1 downto 0);
    imgblock_3_6_V_2_fu_2368_p1 <= grp_fu_1666_p6(10 - 1 downto 0);
    imgblock_3_6_V_fu_2281_p1 <= grp_fu_1666_p6(10 - 1 downto 0);
    imgblock_4_2_V_fu_2322_p1 <= ap_phi_mux_p_Val2_s_phi_fu_686_p4(10 - 1 downto 0);
    j_1_fu_2297_p2 <= std_logic_vector(unsigned(ap_phi_mux_j10_0_i_phi_fu_659_p4) + unsigned(ap_const_lv14_1));
    j_fu_1875_p2 <= std_logic_vector(unsigned(select_ln261_fu_1847_p3) + unsigned(ap_const_lv14_1));

    linebuffer_0_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0, zext_ln267_fu_1867_p1, zext_ln366_fu_2308_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            linebuffer_0_V_address0 <= zext_ln366_fu_2308_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            linebuffer_0_V_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            linebuffer_0_V_address0 <= zext_ln267_fu_1867_p1(10 - 1 downto 0);
        else 
            linebuffer_0_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_0_V_address1_assign_proc : process(icmp_ln363_reg_3126_pp2_iter1_reg, zext_ln386_fu_2372_p1, zext_ln379_fu_2380_p1, ap_condition_2223)
    begin
        if ((ap_const_boolean_1 = ap_condition_2223)) then
            if ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1)) then 
                linebuffer_0_V_address1 <= zext_ln379_fu_2380_p1(10 - 1 downto 0);
            elsif ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0)) then 
                linebuffer_0_V_address1 <= zext_ln386_fu_2372_p1(10 - 1 downto 0);
            else 
                linebuffer_0_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            linebuffer_0_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            linebuffer_0_V_ce0 <= ap_const_logic_1;
        else 
            linebuffer_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_0_V_ce1_assign_proc : process(ap_block_pp2_stage0_11001, trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if ((((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_0_V_ce1 <= ap_const_logic_1;
        else 
            linebuffer_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_0_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln257_fu_1825_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, trunc_ln261_fu_1863_p1)
    begin
        if (((trunc_ln261_fu_1863_p1 = ap_const_lv1_0) and (icmp_ln257_fu_1825_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            linebuffer_0_V_we0 <= ap_const_logic_1;
        else 
            linebuffer_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_0_V_we1_assign_proc : process(ap_block_pp2_stage0_11001, trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if ((((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_0_V_we1 <= ap_const_logic_1;
        else 
            linebuffer_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_1_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0, zext_ln267_fu_1867_p1, zext_ln366_fu_2308_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            linebuffer_1_V_address0 <= zext_ln366_fu_2308_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            linebuffer_1_V_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            linebuffer_1_V_address0 <= zext_ln267_fu_1867_p1(10 - 1 downto 0);
        else 
            linebuffer_1_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_1_V_address1_assign_proc : process(icmp_ln363_reg_3126_pp2_iter1_reg, zext_ln386_fu_2372_p1, zext_ln379_fu_2380_p1, ap_condition_2226)
    begin
        if ((ap_const_boolean_1 = ap_condition_2226)) then
            if ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1)) then 
                linebuffer_1_V_address1 <= zext_ln379_fu_2380_p1(10 - 1 downto 0);
            elsif ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0)) then 
                linebuffer_1_V_address1 <= zext_ln386_fu_2372_p1(10 - 1 downto 0);
            else 
                linebuffer_1_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            linebuffer_1_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            linebuffer_1_V_ce0 <= ap_const_logic_1;
        else 
            linebuffer_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_1_V_ce1_assign_proc : process(ap_block_pp2_stage0_11001, trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if ((((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_1_V_ce1 <= ap_const_logic_1;
        else 
            linebuffer_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_1_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln257_fu_1825_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, trunc_ln261_fu_1863_p1)
    begin
        if (((trunc_ln261_fu_1863_p1 = ap_const_lv1_1) and (icmp_ln257_fu_1825_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            linebuffer_1_V_we0 <= ap_const_logic_1;
        else 
            linebuffer_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_1_V_we1_assign_proc : process(ap_block_pp2_stage0_11001, trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if ((((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_1_V_we1 <= ap_const_logic_1;
        else 
            linebuffer_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_2_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, linebuffer_2_V_addr_reg_2878, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0, zext_ln366_fu_2308_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            linebuffer_2_V_address0 <= zext_ln366_fu_2308_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            linebuffer_2_V_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_2_V_address0 <= linebuffer_2_V_addr_reg_2878;
        else 
            linebuffer_2_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_2_V_address1_assign_proc : process(icmp_ln363_reg_3126_pp2_iter1_reg, zext_ln386_fu_2372_p1, zext_ln379_fu_2380_p1, ap_condition_2229)
    begin
        if ((ap_const_boolean_1 = ap_condition_2229)) then
            if ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1)) then 
                linebuffer_2_V_address1 <= zext_ln379_fu_2380_p1(10 - 1 downto 0);
            elsif ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0)) then 
                linebuffer_2_V_address1 <= zext_ln386_fu_2372_p1(10 - 1 downto 0);
            else 
                linebuffer_2_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            linebuffer_2_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            linebuffer_2_V_ce0 <= ap_const_logic_1;
        else 
            linebuffer_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_2_V_ce1_assign_proc : process(ap_block_pp2_stage0_11001, trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if ((((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_2_V_ce1 <= ap_const_logic_1;
        else 
            linebuffer_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_2_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln261_reg_2874)
    begin
        if (((trunc_ln261_reg_2874 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_2_V_we0 <= ap_const_logic_1;
        else 
            linebuffer_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_2_V_we1_assign_proc : process(ap_block_pp2_stage0_11001, trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if ((((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_2_V_we1 <= ap_const_logic_1;
        else 
            linebuffer_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_3_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, linebuffer_3_V_addr_reg_2883, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0, zext_ln366_fu_2308_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            linebuffer_3_V_address0 <= zext_ln366_fu_2308_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            linebuffer_3_V_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_3_V_address0 <= linebuffer_3_V_addr_reg_2883;
        else 
            linebuffer_3_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_3_V_address1_assign_proc : process(icmp_ln363_reg_3126_pp2_iter1_reg, zext_ln386_fu_2372_p1, zext_ln379_fu_2380_p1, ap_condition_2232)
    begin
        if ((ap_const_boolean_1 = ap_condition_2232)) then
            if ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1)) then 
                linebuffer_3_V_address1 <= zext_ln379_fu_2380_p1(10 - 1 downto 0);
            elsif ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0)) then 
                linebuffer_3_V_address1 <= zext_ln386_fu_2372_p1(10 - 1 downto 0);
            else 
                linebuffer_3_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            linebuffer_3_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            linebuffer_3_V_ce0 <= ap_const_logic_1;
        else 
            linebuffer_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_3_V_ce1_assign_proc : process(ap_block_pp2_stage0_11001, trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if ((((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_3) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_3) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_3_V_ce1 <= ap_const_logic_1;
        else 
            linebuffer_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_3_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln261_reg_2874)
    begin
        if (((trunc_ln261_reg_2874 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_3_V_we0 <= ap_const_logic_1;
        else 
            linebuffer_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_3_V_we1_assign_proc : process(ap_block_pp2_stage0_11001, trunc_ln321_reg_3113, icmp_ln335_reg_3117_pp2_iter1_reg, icmp_ln363_reg_3126_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if ((((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_1) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_3) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_3126_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln335_reg_3117_pp2_iter1_reg = ap_const_lv1_0) and (trunc_ln321_reg_3113 = ap_const_lv2_3) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_3_V_we1 <= ap_const_logic_1;
        else 
            linebuffer_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln879_1_fu_2043_p2 <= (xor_ln879_1_fu_2037_p2 or icmp_ln879_fu_1935_p2);
    or_ln879_fu_2007_p2 <= (icmp_ln879_fu_1935_p2 or and_ln879_fu_1993_p2);
    p_fu_2083_p2 <= std_logic_vector(unsigned(p_0_i_reg_644) + unsigned(ap_const_lv3_1));
    select_ln261_1_fu_1855_p3 <= 
        ap_phi_mux_i_0_i_phi_fu_408_p4 when (icmp_ln261_fu_1842_p2(0) = '1') else 
        i_fu_1836_p2;
    select_ln261_fu_1847_p3 <= 
        j_0_i_reg_415 when (icmp_ln261_fu_1842_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln283_fu_1927_p3 <= 
        ap_const_lv32_0 when (icmp_ln283_fu_1921_p2(0) = '1') else 
        lineStore_reg_533;
    select_ln296_1_fu_1979_p3 <= 
        ap_const_lv2_2 when (icmp_ln879_2_fu_1947_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln296_2_fu_1953_p3 <= 
        ap_const_lv2_3 when (icmp_ln879_2_fu_1947_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln296_fu_1971_p3 <= 
        ap_const_lv2_1 when (icmp_ln879_2_fu_1947_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln41_10_fu_2781_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_10_fu_2776_p2(0) = '1') else 
        trunc_ln41_10_reg_3414;
    select_ln41_11_fu_2793_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_11_fu_2788_p2(0) = '1') else 
        trunc_ln41_11_reg_3424;
    select_ln41_1_fu_2673_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_1_fu_2668_p2(0) = '1') else 
        trunc_ln41_1_reg_3324;
    select_ln41_2_fu_2685_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_2_fu_2680_p2(0) = '1') else 
        trunc_ln41_2_reg_3334;
    select_ln41_3_fu_2697_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_3_fu_2692_p2(0) = '1') else 
        trunc_ln41_3_reg_3344;
    select_ln41_4_fu_2709_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_4_fu_2704_p2(0) = '1') else 
        trunc_ln41_4_reg_3354;
    select_ln41_5_fu_2721_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_5_fu_2716_p2(0) = '1') else 
        trunc_ln41_5_reg_3364;
    select_ln41_6_fu_2733_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_6_fu_2728_p2(0) = '1') else 
        trunc_ln41_6_reg_3374;
    select_ln41_7_fu_2745_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_7_fu_2740_p2(0) = '1') else 
        trunc_ln41_7_reg_3384;
    select_ln41_8_fu_2757_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_8_fu_2752_p2(0) = '1') else 
        trunc_ln41_8_reg_3394;
    select_ln41_9_fu_2769_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_9_fu_2764_p2(0) = '1') else 
        trunc_ln41_9_reg_3404;
    select_ln41_fu_2661_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_fu_2656_p2(0) = '1') else 
        trunc_ln41_reg_3314;
    select_ln879_1_fu_2013_p3 <= 
        select_ln879_fu_1999_p3 when (or_ln879_fu_2007_p2(0) = '1') else 
        select_ln296_2_fu_1953_p3;
    select_ln879_2_fu_2021_p3 <= 
        ap_const_lv2_3 when (and_ln879_fu_1993_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln879_3_fu_2029_p3 <= 
        select_ln879_2_fu_2021_p3 when (or_ln879_fu_2007_p2(0) = '1') else 
        zext_ln296_fu_1967_p1;
    select_ln879_4_fu_2049_p3 <= 
        ap_const_lv2_3 when (or_ln879_1_fu_2043_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln879_5_fu_2057_p3 <= 
        select_ln879_4_fu_2049_p3 when (or_ln879_fu_2007_p2(0) = '1') else 
        select_ln296_fu_1971_p3;
    select_ln879_6_fu_2069_p3 <= 
        zext_ln879_fu_2065_p1 when (or_ln879_fu_2007_p2(0) = '1') else 
        select_ln296_1_fu_1979_p3;
    select_ln879_fu_1999_p3 <= 
        ap_const_lv2_2 when (and_ln879_fu_1993_p2(0) = '1') else 
        ap_const_lv2_1;
    shl_ln_fu_2402_p3 <= (j10_0_i_reg_655_pp2_iter1_reg & ap_const_lv2_0);

    src_mat_cols_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_mat_cols_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_mat_cols_blk_n <= src_mat_cols_empty_n;
        else 
            src_mat_cols_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_mat_cols_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_mat_rows_empty_n, src_mat_cols_empty_n)
    begin
        if ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_mat_cols_read <= ap_const_logic_1;
        else 
            src_mat_cols_read <= ap_const_logic_0;
        end if; 
    end process;


    src_mat_data_V_V_blk_n_assign_proc : process(src_mat_data_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln257_reg_2860, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln335_reg_3117, icmp_ln343_reg_3029)
    begin
        if ((((icmp_ln343_reg_3029 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_3117 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((icmp_ln257_reg_2860 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            src_mat_data_V_V_blk_n <= src_mat_data_V_V_empty_n;
        else 
            src_mat_data_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_mat_data_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln257_reg_2860, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_predicate_op207_read_state10, ap_block_pp2_stage0_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op207_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln257_reg_2860 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            src_mat_data_V_V_read <= ap_const_logic_1;
        else 
            src_mat_data_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    src_mat_rows_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_mat_rows_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_mat_rows_blk_n <= src_mat_rows_empty_n;
        else 
            src_mat_rows_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_mat_rows_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_mat_rows_empty_n, src_mat_cols_empty_n)
    begin
        if ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_mat_rows_read <= ap_const_logic_1;
        else 
            src_mat_rows_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_143_fu_1911_p4 <= lineStore_reg_533(31 downto 2);
    tmp_34_fu_1803_p4 <= src_mat_cols_dout(15 downto 2);
    tmp_37_fu_1817_p3 <= (tmp_34_fu_1803_p4 & ap_const_lv1_0);
    trunc_ln261_fu_1863_p1 <= select_ln261_1_fu_1855_p3(1 - 1 downto 0);
    trunc_ln321_fu_2285_p1 <= select_ln283_reg_2954(2 - 1 downto 0);
    trunc_ln41_10_fu_2638_p1 <= grp_Core_Process_fu_1524_ap_return_1(10 - 1 downto 0);
    trunc_ln41_11_fu_2652_p1 <= grp_Core_Process_fu_1524_ap_return_2(10 - 1 downto 0);
    trunc_ln41_1_fu_2476_p1 <= grp_Core_Process_fu_1215_ap_return_1(10 - 1 downto 0);
    trunc_ln41_2_fu_2490_p1 <= grp_Core_Process_fu_1215_ap_return_2(10 - 1 downto 0);
    trunc_ln41_3_fu_2516_p1 <= grp_Core_Process_fu_1318_ap_return_0(10 - 1 downto 0);
    trunc_ln41_4_fu_2530_p1 <= grp_Core_Process_fu_1318_ap_return_1(10 - 1 downto 0);
    trunc_ln41_5_fu_2544_p1 <= grp_Core_Process_fu_1318_ap_return_2(10 - 1 downto 0);
    trunc_ln41_6_fu_2570_p1 <= grp_Core_Process_fu_1421_ap_return_0(10 - 1 downto 0);
    trunc_ln41_7_fu_2584_p1 <= grp_Core_Process_fu_1421_ap_return_1(10 - 1 downto 0);
    trunc_ln41_8_fu_2598_p1 <= grp_Core_Process_fu_1421_ap_return_2(10 - 1 downto 0);
    trunc_ln41_9_fu_2624_p1 <= grp_Core_Process_fu_1524_ap_return_0(10 - 1 downto 0);
    trunc_ln41_fu_2462_p1 <= grp_Core_Process_fu_1215_ap_return_0(10 - 1 downto 0);
    xor_ln296_fu_1961_p2 <= (icmp_ln879_2_fu_1947_p2 xor ap_const_lv1_1);
    xor_ln879_1_fu_2037_p2 <= (icmp_ln879_1_fu_1941_p2 xor ap_const_lv1_1);
    xor_ln879_fu_1987_p2 <= (icmp_ln879_fu_1935_p2 xor ap_const_lv1_1);
    zext_ln257_fu_1799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_mat_rows_dout),17));
    zext_ln261_fu_1813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_1803_p4),15));
    zext_ln267_fu_1867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln261_fu_1847_p3),64));
    zext_ln277_fu_1896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i9_0_i_reg_544),17));
    zext_ln296_fu_1967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln296_fu_1961_p2),2));
    zext_ln335_fu_2288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_j10_0_i_phi_fu_659_p4),15));
    zext_ln366_fu_2308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bram_read_count_0_i_reg_667),64));
    zext_ln379_fu_2380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j10_0_i_reg_655_pp2_iter1_reg),64));
    zext_ln386_fu_2372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j10_0_i_reg_655_pp2_iter1_reg),64));
    zext_ln879_fu_2065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln879_fu_1993_p2),2));
end behav;
