{
  "Design": [
    { 
      "design_name" : "bsg_mem_1r1w", 
      
      "filelist" : [ 
      	"basejump_stl/bsg_mem/bsg_mem_1r1w.v",
      	"basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v"
      ],

      "run_config" : [
      	{
      		"name" : "async_sram_32x32_1GHz",
      		"description" : "asynchronous SRAM with 32 words and 32 bits/word",
      		"parameters" : ["width_p = 32", "els_p = 32"],
      		"constraints" : {"clock_period" : "1", "input" : "0.05", "output" : "0.1", "uncertainty" : "0", "io_time_format" : "period"},
      		"commit" : "master"
      	},
      	
      	{
      		"name" : "async_sram_64x32_500MHz",
      		"description" : "asynchronous SRAM with 64 words and 32 bits/word",
      		"parameters" : ["width_p = 32", "els_p = 64"],
      		"constraints" : {"clock_period" : "2", "input" : "0.05", "output" : "0.1", "uncertainty" : "0", "io_time_format" : "period"},
      		"commit" : "4fc91e7aa67a85e864ffd33b5766705ec50772a2"
      	}
      ]
      
    },
    
    { 
      "design_name" : "bsg_mem_1r1w_sync", 
      
      "filelist" : [ 
      	"basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v",
      	"basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.v"
      ],

      "run_config" : [
      	{
      		"name" : "sync_sram_32x32_1GHz",
      		"description" : "asynchronous SRAM with 32 words and 32 bits/word",
      		"parameters" : ["width_p = 32", "els_p = 32"],
      		"constraints" : {"clock_period" : "1", "input" : "0.05", "output" : "0.1", "uncertainty" : "0", "io_time_format" : "period"},
      		"commit" : "master"
      	},
      	
      	{
      		"name" : "sync_sram_64x32_500MHz",
      		"description" : "asynchronous SRAM with 64 words and 32 bits/word",
      		"parameters" : ["width_p = 32", "els_p = 64"],
      		"constraints" : {"clock_period" : "2", "input" : "0.05", "output" : "0.1", "uncertainty" : "0", "io_time_format" : "period"},
      		"commit" : "013c5858f6b844e881b13c70b3a9803fc072488a"
      	}
      ]      
    },

    { 
      "design_name" : "bsg_clkgate_optional", 
      
      "filelist" : [ 
        "basejump_stl/bsg_misc/bsg_clkgate_optional.v",
        "basejump_stl/bsg_misc/bsg_dlatch.v"
      ],

      "run_config" : [
        {
          "name" : "clkgate_5GHz",
          "description" : "integrated clock gating cell with positive latch ",
          "parameters" : [],
          "constraints" : {"clock_period" : "0.2", "input" : "0.05", "output" : "0.1", "uncertainty" : "0", "io_time_format" : "period"},
          "commit" : "master"
        }
      ]      
    }

  ]
}
