{"hands_on_practices": [{"introduction": "The distinction between a physical device and its logical function is central to understanding positive and negative logic. This first exercise grounds your understanding in this core principle by starting with a gate's fundamental voltage-level behavior. By deriving its function under both positive and negative logic conventions, you will see firsthand how the same physical hardware can represent two different, dual logic operations [@problem_id:1953123].", "problem": "A custom digital logic gate with two inputs, A and B, and a single output, Y, is designed. The physical behavior of this gate is defined by its voltage levels: the output Y is at a High voltage level if and only if both input A and input B are at a Low voltage level. For all other combinations of input voltage levels, the output Y is at a Low voltage level.\n\nIn digital systems, these voltage levels are interpreted as logic values. Two common conventions are used:\n1.  **Positive Logic**: A High voltage level represents a logic '1', and a Low voltage level represents a logic '0'.\n2.  **Negative Logic**: A High voltage level represents a logic '0', and a Low voltage level represents a logic '1'.\n\nBased on the physical behavior of the gate, determine its equivalent standard logic function under both positive and negative logic conventions. Which of the following statements correctly identifies both functions?\n\nA) Positive: AND, Negative: OR\n\nB) Positive: OR, Negative: AND\n\nC) Positive: NAND, Negative: NOR\n\nD) Positive: NOR, Negative: NAND\n\nE) Positive: XOR, Negative: XNOR\n\nF) Positive: XNOR, Negative: XOR", "solution": "The physical behavior is: the output is High if and only if both inputs are Low; otherwise the output is Low. Symbolically, with voltage levels only, this is $Y=H$ iff $A=L$ and $B=L$; else $Y=L$.\n\nUnder positive logic, map $H\\mapsto 1$ and $L\\mapsto 0$. Let $A^{+},B^{+},Y^{+}\\in\\{0,1\\}$. The condition becomes $Y^{+}=1$ iff $A^{+}=0$ and $B^{+}=0$, and $Y^{+}=0$ otherwise. Therefore,\n$$\nY^{+}=(\\neg A^{+})\\land(\\neg B^{+})=\\neg\\bigl(A^{+}\\lor B^{+}\\bigr),\n$$\nwhich is the NOR function.\n\nUnder negative logic, map $H\\mapsto 0$ and $L\\mapsto 1$. Let $A^{-},B^{-},Y^{-}\\in\\{0,1\\}$. From the physical behavior:\n- If $A^{-}=1$ and $B^{-}=1$ (both inputs Low), then $Y$ is High, so $Y^{-}=0$.\n- Otherwise at least one of $A^{-},B^{-}$ is $0$ (some input High), and $Y$ is Low, so $Y^{-}=1$.\nThis yields\n$$\nY^{-}= \\neg\\bigl(A^{-}\\land B^{-}\\bigr),\n$$\nwhich is the NAND function.\n\nEquivalently, using the relation $f^{-}(A,B)=\\neg f^{+}(\\neg A,\\neg B)$ with $f^{+}(A,B)=\\neg(A\\lor B)$ gives\n$$\nf^{-}(A,B)=\\neg\\left[\\neg\\bigl((\\neg A)\\lor(\\neg B)\\bigr)\\right]=(\\neg A)\\lor(\\neg B)=\\neg(A\\land B),\n$$\nconfirming NAND. Therefore, Positive: NOR and Negative: NAND, which corresponds to option D.", "answer": "$$\\boxed{D}$$", "id": "1953123"}, {"introduction": "Moving from analysis to synthesis is a key step in becoming a proficient digital designer. This problem challenges you to apply your knowledge of logic duality in a practical construction task. You will determine how to build a standard logical AND function using only physical NOR gates in a system that operates exclusively on a negative logic convention [@problem_id:1953095].", "problem": "You are designing a circuit for a specialized control system that operates entirely under a negative logic convention. In this system, a low voltage level, denoted $V_L$, represents a logical '1', and a high voltage level, denoted $V_H$, represents a logical '0'.\n\nYou have access to a supply of identical physical 2-input NOR gates. The behavior of each physical gate is defined strictly by its voltage-level truth table: the gate's output is $V_H$ if and only if both of its inputs are at $V_L$. For all other combinations of inputs, the gate's output is $V_L$.\n\nYour task is to implement the standard Boolean AND function, $F(A, B) = A \\cdot B$. The inputs to your circuit, $A$ and $B$, and the final output of your circuit, $F$, must all adhere to the specified negative logic convention.\n\nWhich of the following describes the correct and most efficient implementation using the minimum number of physical NOR gates?\n\nA. A single NOR gate. The inputs $A$ and $B$ are connected to the gate's inputs, and the gate's output provides the function $F$.\n\nB. Two NOR gates. The first gate's inputs are connected to $A$ and $B$. The output of this first gate is then connected to both inputs of the second gate. The output of this second gate provides the function $F$.\n\nC. Three NOR gates. The input $A$ is connected to both inputs of a first gate. The input $B$ is connected to both inputs of a second gate. The outputs of these first two gates are then connected to the inputs of a third gate. The output of this third gate provides the function $F$.\n\nD. Four NOR gates are required as implementing an AND function in a negative logic system with NOR gates requires an additional inversion stage compared to a positive logic system.\n\nE. It is impossible to implement the Boolean AND function using physical NOR gates in a negative logic system.", "solution": "Define the negative-logic encoding by the mapping $M$: $M(1)=V_{L}$ and $M(0)=V_{H}$, with inverse $M^{-1}(V_{L})=1$ and $M^{-1}(V_{H})=0$. A physical 2-input NOR gate $N$ is defined on voltages by\n$$\nN(p,q)=\\begin{cases}\nV_{H}, & \\text{iff } p=V_{L} \\text{ and } q=V_{L},\\\\\nV_{L}, & \\text{otherwise}.\n\\end{cases}\n$$\n\nStep 1: Logical function implemented by a single physical NOR under negative logic.\nGiven logical inputs $A,B\\in\\{0,1\\}$ (in negative logic), the logical function realized by one physical NOR is\n$$\nf(A,B)=M^{-1}\\!\\big(N(M(A),M(B))\\big).\n$$\nSince $N(M(A),M(B))=V_{H}$ iff $M(A)=V_{L}$ and $M(B)=V_{L}$, i.e., iff $A=1$ and $B=1$, it follows that\n$$\nf(A,B)=\\begin{cases}\n0, & \\text{if } A=1 \\text{ and } B=1,\\\\\n1, & \\text{otherwise},\n\\end{cases}\n$$\nhence\n$$\nf(A,B)=\\overline{A\\cdot B}.\n$$\nTherefore, a single physical NOR produces the NAND of the negative-logic inputs, not the AND. Thus option A is incorrect and at least two gates are required.\n\nStep 2: Using two NOR gates, with the second as an inverter.\nLet the first NOR output be $Y=N(M(A),M(B))$, which realizes $f(A,B)=\\overline{A\\cdot B}$ as shown above. Feed $Y$ into both inputs of a second NOR: $Z=N(Y,Y)$. Its logical function under negative logic is\n$$\nM^{-1}(Z)=M^{-1}\\!\\big(N(Y,Y)\\big)=\\begin{cases}\n0, & \\text{if } Y=V_{L},\\\\\n1, & \\text{if } Y=V_{H},\n\\end{cases}\n$$\nwhich is exactly the logical complement of $M^{-1}(Y)$. Therefore the second NOR with tied inputs inverts the logical value:\n$$\nM^{-1}(Z)=\\overline{\\,M^{-1}(Y)\\,}.\n$$\nCombining with $M^{-1}(Y)=\\overline{A\\cdot B}$ gives\n$$\nF(A,B)=M^{-1}(Z)=\\overline{\\,\\overline{A\\cdot B}\\,}=A\\cdot B.\n$$\nThus two NOR gates, with the first taking $A$ and $B$ and the second used as an inverter (both inputs tied to the first gateâ€™s output), implement the desired AND under the negative-logic convention. This matches option B.\n\nStep 3: Minimality and elimination of other options.\n- One NOR gate yields $\\overline{A\\cdot B}$, not $A\\cdot B$, so A is false and at least two gates are necessary.\n- Two gates suffice, as shown, so B is correct and minimal.\n- Three-gate construction (option C) is a standard positive-logic AND-from-NOR realization but is not minimal here.\n- Four gates (option D) are unnecessary.\n- It is not impossible (option E is false).\n\nTherefore the correct and most efficient implementation is described by option B.", "answer": "$$\\boxed{B}$$", "id": "1953095"}, {"introduction": "Why is a deep understanding of different logic systems so critical in practice? This final exercise demonstrates the real-world stakes by presenting a system integration problem involving bus contention. You will diagnose a potential hardware hazard that occurs when components with different enable logic conventions interact on a shared bus, a common scenario in modern digital systems [@problem_id:1953147].", "problem": "In a digital system designed to interface components from different logic families, a common bus line `Y` is driven by two non-inverting tristate buffers, `TA` and `TB`. The system is built around two distinct and stable voltage levels: a high voltage `V_H` and a low voltage `V_L`, with `V_H > V_L`. Bus contention, a hazardous condition, is defined as occurring when both buffers are simultaneously enabled and attempt to drive the bus `Y` to different physical voltage levels.\n\nBuffer `TA` has a data input `DA` and an enable input `EA`. The enable signal `EA` is characterized as an **active-high** enable, and it is interpreted according to a **positive logic** convention, where Logic '1' is represented by `V_H` and Logic '0' by `V_L`.\n\nBuffer `TB` has a data input `DB` and an enable input `EB`. The enable signal `EB` is characterized as an **active-low** enable, and it is interpreted according to a **negative logic** convention, where Logic '1' is represented by `V_L` and Logic '0' by `V_H`.\n\nThe physical state of the four inputs is given by the tuple of their voltage levels: `(v(DA), v(EA), v(DB), v(EB))`. Identify which of the following combinations of physical input voltages will cause bus contention on line `Y`. Select all that apply.\n\nA. `(V_H, V_H, V_L, V_L)`\n\nB. `(V_H, V_H, V_L, V_H)`\n\nC. `(V_L, V_L, V_H, V_H)`\n\nD. `(V_L, V_H, V_H, V_L)`\n\nE. `(V_L, V_H, V_H, V_H)`\n\nF. `(V_H, V_L, V_L, V_L)`", "solution": "Bus contention occurs precisely when both buffers are enabled and they drive the bus to different physical voltages. For non-inverting tristate buffers, when enabled, the output equals the data input in physical voltage; when disabled, the output is high impedance.\n\nInterpretation of enables:\n- For buffer TA: EA is an active-high enable under positive logic, where logic 1 is represented by $V_{H}$ and logic 0 by $V_{L}$. Therefore, TA is enabled if and only if $v(EA)=V_{H}$.\n- For buffer TB: EB is an active-low enable under negative logic, where logic 1 is represented by $V_{L}$ and logic 0 by $V_{H}$. Active-low means enabled when the logical value is 0; under negative logic, logical 0 corresponds to $V_{H}$. Therefore, TB is enabled if and only if $v(EB)=V_{H}$.\n\nDriving levels when enabled:\n- If TA is enabled, it drives $v(Y)=v(DA)$.\n- If TB is enabled, it drives $v(Y)=v(DB)$.\nThus contention occurs exactly when $v(EA)=V_{H}$ and $v(EB)=V_{H}$ and $v(DA)\\neq v(DB)$.\n\nEvaluate each option $(v(DA),v(EA),v(DB),v(EB))$:\n- A: $(V_{H},V_{H},V_{L},V_{L})$. TA enabled, TB disabled; no contention.\n- B: $(V_{H},V_{H},V_{L},V_{H})$. Both enabled and $V_{H}\\neq V_{L}$; contention.\n- C: $(V_{L},V_{L},V_{H},V_{H})$. TA disabled, TB enabled; no contention.\n- D: $(V_{L},V_{H},V_{H},V_{L})$. TA enabled, TB disabled; no contention.\n- E: $(V_{L},V_{H},V_{H},V_{H})$. Both enabled and $V_{L}\\neq V_{H}$; contention.\n- F: $(V_{H},V_{L},V_{L},V_{L})$. Both disabled; no contention.\n\nTherefore, the combinations that cause contention are B and E.", "answer": "$$\\boxed{BE}$$", "id": "1953147"}]}