Source Block: hdl/projects/fmcomms2/vc707/system_top.v@199:209@HdlIdDef
  input           spi_miso;

  // internal signals
  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic

  assign fan_pwm = 1'b1;
  assign iic_rstn = 1'b1;

Diff Content:
+ 204   wire    [ 7:0]  spi_csn;
+ 204   wire            spi_clk;
+ 204   wire            spi_mosi;
+ 204   wire            spi_miso;

Clone Blocks:
Clone Blocks 1:
hdl/projects/adv7511/kcu105/system_top.v@136:146
  output          spdif;

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic

  assign fan_pwm = 1'b1;

Clone Blocks 2:
hdl/projects/adv7511/kcu105/system_top.v@137:147

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic

  assign fan_pwm = 1'b1;


Clone Blocks 3:
hdl/projects/fmcomms2/vc707/system_top.v@198:208
  output          spi_mosi;
  input           spi_miso;

  // internal signals
  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic

  assign fan_pwm = 1'b1;

Clone Blocks 4:
hdl/projects/adv7511/vc707/system_top.v@158:168
  output          spdif;

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic

  assign fan_pwm = 1'b1;

Clone Blocks 5:
hdl/projects/adv7511/ac701/system_top.v@143:153

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic

  assign mgt_clk_sel = 2'd0;
  assign fan_pwm = 1'b1;

Clone Blocks 6:
hdl/projects/imageon/zc706/system_top.v@138:148
  inout           hdmi_iic_sda;

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // base hdmi

  assign hdmi_iic_rstn = 1'b1;

Clone Blocks 7:
hdl/projects/adv7511/vc707/system_top.v@159:169

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic

  assign fan_pwm = 1'b1;
  assign iic_rstn = 1'b1;

Clone Blocks 8:
hdl/projects/adv7511/ac701/system_top.v@147:157
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic

  assign mgt_clk_sel = 2'd0;
  assign fan_pwm = 1'b1;
  assign iic_rstn = 1'b1;

  // instantiations


Clone Blocks 9:
hdl/projects/fmcomms2/mitx045/system_top.v@178:188
  input           spi_miso;

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // instantiations

  ad_iobuf #(.DATA_WIDTH(17)) i_iobuf (

Clone Blocks 10:
hdl/projects/fmcomms2/rfsom/system_top.v@207:217
  input           spi_miso;


  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // assignments


Clone Blocks 11:
hdl/projects/fmcomms2/vc707/system_top.v@197:207
  output          spi_clk;
  output          spi_mosi;
  input           spi_miso;

  // internal signals
  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic


Clone Blocks 12:
hdl/projects/imageon/zc706/system_top.v@139:149

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // base hdmi

  assign hdmi_iic_rstn = 1'b1;
  assign hdmi_out_clk = 1'd0;

Clone Blocks 13:
hdl/projects/fmcomms2/mitx045/system_top.v@177:187
  output          spi_mosi;
  input           spi_miso;

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // instantiations


