#ifndef _REG_RCC_H_
#define _REG_RCC_H_

#include "Std_Types.h"
#include "reg_functions.h"

#define RCC_CR                          REGISTER(0x40021000UL)
#define RCC_CR_MSION_POS                0UL
#define RCC_CR_MSION_LEN                1UL
#define RCC_CR_MSIRDY_POS               1UL
#define RCC_CR_MSIRDY_LEN               1UL
#define RCC_CR_MSIPLLEN_POS             2UL
#define RCC_CR_MSIPLLEN_LEN             1UL
#define RCC_CR_MSIRGSEL_POS             3UL
#define RCC_CR_MSIRGSEL_LEN             1UL
#define RCC_CR_MSIRANGE_POS             4UL
#define RCC_CR_MSIRANGE_LEN             4UL
#define RCC_CR_HSION_POS                8UL
#define RCC_CR_HSION_LEN                1UL
#define RCC_CR_HSIKERON_POS             9UL
#define RCC_CR_HSIKERON_LEN             1UL
#define RCC_CR_HSIRDY_POS               10UL
#define RCC_CR_HSIRDY_LEN               1UL
#define RCC_CR_HSIASFS_POS              11UL
#define RCC_CR_HSIASFS_LEN              1UL
#define RCC_CR_HSEON_POS                16UL
#define RCC_CR_HSEON_LEN                1UL
#define RCC_CR_HSERDY_POS               17UL
#define RCC_CR_HSERDY_LEN               1UL
#define RCC_CR_HSEBYP_POS               18UL
#define RCC_CR_HSEBYP_LEN               1UL
#define RCC_CR_CSSON_POS                19UL
#define RCC_CR_CSSON_LEN                1UL
#define RCC_CR_PLLON_POS                24UL
#define RCC_CR_PLLON_LEN                1UL
#define RCC_CR_PLLRDY_POS               25UL
#define RCC_CR_PLLRDY_LEN               1UL
#define RCC_CR_PLLSAI1ON_POS            26UL
#define RCC_CR_PLLSAI1ON_LEN            1UL
#define RCC_CR_PLLSAI1RDY_POS           27UL
#define RCC_CR_PLLSAI1RDY_LEN           1UL
#define RCC_CR_PLLSAI2ON_POS            28UL
#define RCC_CR_PLLSAI2ON_LEN            1UL
#define RCC_CR_PLLSAI2RDY_POS           29UL
#define RCC_CR_PLLSAI2RDY_LEN           1UL

#define RCC_ICSCR                       REGISTER(0x40021004UL)
#define RCC_ICSCR_MSICAL_POS            0UL
#define RCC_ICSCR_MSICAL_LEN            8UL
#define RCC_ICSCR_MSITRIM_POS           8UL
#define RCC_ICSCR_MSITRIM_LEN           8UL
#define RCC_ICSCR_HSICAL_POS            16UL
#define RCC_ICSCR_HSICAL_LEN            8UL
#define RCC_ICSCR_HSITRIM_POS           24UL
#define RCC_ICSCR_HSITRIM_LEN           7UL

#define RCC_CFGR                        REGISTER(0x40021008UL)
#define RCC_CFGR_SW_POS                 0UL
#define RCC_CFGR_SW_LEN                 2UL
#define RCC_CFGR_SWS_POS                2UL
#define RCC_CFGR_SWS_LEN                2UL
#define RCC_CFGR_HPRE_POS               4UL
#define RCC_CFGR_HPRE_LEN               4UL
#define RCC_CFGR_PPRE1_POS              8UL
#define RCC_CFGR_PPRE1_LEN              3UL
#define RCC_CFGR_PPRE2_POS              11UL
#define RCC_CFGR_PPRE2_LEN              3UL
#define RCC_CFGR_STOPWUCK_POS           15UL
#define RCC_CFGR_STOPWUCK_LEN           1UL
#define RCC_CFGR_MCOSEL_POS             24UL
#define RCC_CFGR_MCOSEL_LEN             4UL
#define RCC_CFGR_MCOPRE_POS             28UL
#define RCC_CFGR_MCOPRE_LEN             3UL

#define RCC_PLLCFGR                     REGISTER(0x4002100CUL)
#define RCC_PLLCFGR_PLLSRC_POS          0UL
#define RCC_PLLCFGR_PLLSRC_LEN          2UL
#define RCC_PLLCFGR_PLLM_POS            4UL
#define RCC_PLLCFGR_PLLM_LEN            3UL
#define RCC_PLLCFGR_PLLN_POS            8UL
#define RCC_PLLCFGR_PLLN_LEN            7UL
#define RCC_PLLCFGR_PLLPEN_POS          16UL
#define RCC_PLLCFGR_PLLPEN_LEN          1UL
#define RCC_PLLCFGR_PLLP_POS            17UL
#define RCC_PLLCFGR_PLLP_LEN            1UL
#define RCC_PLLCFGR_PLLQEN_POS          20UL
#define RCC_PLLCFGR_PLLQEN_LEN          1UL
#define RCC_PLLCFGR_PLLQ_POS            21UL
#define RCC_PLLCFGR_PLLQ_LEN            2UL
#define RCC_PLLCFGR_PLLREN_POS          24UL
#define RCC_PLLCFGR_PLLREN_LEN          1UL
#define RCC_PLLCFGR_PLLR_POS            25UL
#define RCC_PLLCFGR_PLLR_LEN            2UL
#define RCC_PLLCFGR_PLLPDIV_POS         2UL
#define RCC_PLLCFGR_PLLPDIV_LEN         5UL

#define RCC_PLLSAI1CFGR                 REGISTER(0x40021010UL)
#define RCC_PLLSAI1CFGR_PLLSAI1N_POS    8UL
#define RCC_PLLSAI1CFGR_PLLSAI1N_LEN    7UL
#define RCC_PLLSAI1CFGR_PLLSAI1PEN_POS  16UL
#define RCC_PLLSAI1CFGR_PLLSAI1PEN_LEN  1UL
#define RCC_PLLSAI1CFGR_PLLSAI1P_POS    17UL
#define RCC_PLLSAI1CFGR_PLLSAI1P_LEN    1UL
#define RCC_PLLSAI1CFGR_PLLSAI1QEN_POS  20UL
#define RCC_PLLSAI1CFGR_PLLSAI1QEN_LEN  1UL
#define RCC_PLLSAI1CFGR_PLLSAI1Q_POS    21UL
#define RCC_PLLSAI1CFGR_PLLSAI1Q_LEN    2UL
#define RCC_PLLSAI1CFGR_PLLSAI1REN_POS  24UL
#define RCC_PLLSAI1CFGR_PLLSAI1REN_LEN  1UL
#define RCC_PLLSAI1CFGR_PLLSAI1R_POS    25UL
#define RCC_PLLSAI1CFGR_PLLSAI1R_LEN    2UL
#define RCC_PLLSAI1CFGR_PLLSAI1PDIV_POS 27UL
#define RCC_PLLSAI1CFGR_PLLSAI1PDIV_LEN 5UL

#define RCC_PLLSAI2CFGR                 REGISTER(0x40021014UL)
#define RCC_PLLSAI2CFGR_PLLSAI2N_POS    8UL
#define RCC_PLLSAI2CFGR_PLLSAI2N_LEN    7UL
#define RCC_PLLSAI2CFGR_PLLSAI2PEN_POS  16UL
#define RCC_PLLSAI2CFGR_PLLSAI2PEN_LEN  1UL
#define RCC_PLLSAI2CFGR_PLLSAI2P_POS    17UL
#define RCC_PLLSAI2CFGR_PLLSAI2P_LEN    1UL
#define RCC_PLLSAI2CFGR_PLLSAI2REN_POS  24UL
#define RCC_PLLSAI2CFGR_PLLSAI2REN_LEN  1UL
#define RCC_PLLSAI2CFGR_PLLSAI2R_POS    25UL
#define RCC_PLLSAI2CFGR_PLLSAI2R_LEN    2UL
#define RCC_PLLSAI2CFGR_PLLSAI2PDIV_POS 27UL
#define RCC_PLLSAI2CFGR_PLLSAI2PDIV_LEN 5UL

#define RCC_CIER                        REGISTER(0x40021018UL)
#define RCC_CIER_LSIRDYIE_POS           0UL
#define RCC_CIER_LSIRDYIE_LEN           1UL
#define RCC_CIER_LSERDYIE_POS           1UL
#define RCC_CIER_LSERDYIE_LEN           1UL
#define RCC_CIER_MSIRDYIE_POS           2UL
#define RCC_CIER_MSIRDYIE_LEN           1UL
#define RCC_CIER_HSIRDYIE_POS           3UL
#define RCC_CIER_HSIRDYIE_LEN           1UL
#define RCC_CIER_HSERDYIE_POS           4UL
#define RCC_CIER_HSERDYIE_LEN           1UL
#define RCC_CIER_PLLRDYIE_POS           5UL
#define RCC_CIER_PLLRDYIE_LEN           1UL
#define RCC_CIER_PLLSAI1RDYIE_POS       6UL
#define RCC_CIER_PLLSAI1RDYIE_LEN       1UL
#define RCC_CIER_PLLSAI2RDYIE_POS       7UL
#define RCC_CIER_PLLSAI2RDYIE_LEN       1UL
#define RCC_CIER_LSECSSIE_POS           9UL
#define RCC_CIER_LSECSSIE_LEN           1UL
#define RCC_CIER_HSI48RDYIE_POS         10UL
#define RCC_CIER_HSI48RDYIE_LEN         1UL

#define RCC_CIFR                        REGISTER(0x4002101CUL)
#define RCC_CIFR_LSIRDYF_POS            0UL
#define RCC_CIFR_LSIRDYF_LEN            1UL
#define RCC_CIFR_LSERDYF_POS            1UL
#define RCC_CIFR_LSERDYF_LEN            1UL
#define RCC_CIFR_MSIRDYF_POS            2UL
#define RCC_CIFR_MSIRDYF_LEN            1UL
#define RCC_CIFR_HSIRDYF_POS            3UL
#define RCC_CIFR_HSIRDYF_LEN            1UL
#define RCC_CIFR_HSERDYF_POS            4UL
#define RCC_CIFR_HSERDYF_LEN            1UL
#define RCC_CIFR_PLLRDYF_POS            5UL
#define RCC_CIFR_PLLRDYF_LEN            1UL
#define RCC_CIFR_PLLSAI1RDYF_POS        6UL
#define RCC_CIFR_PLLSAI1RDYF_LEN        1UL
#define RCC_CIFR_PLLSAI2RDYF_POS        7UL
#define RCC_CIFR_PLLSAI2RDYF_LEN        1UL
#define RCC_CIFR_CSSF_POS               8UL
#define RCC_CIFR_CSSF_LEN               1UL
#define RCC_CIFR_LSECSSF_POS            9UL
#define RCC_CIFR_LSECSSF_LEN            1UL
#define RCC_CIFR_HSI48RDYF_POS          10UL
#define RCC_CIFR_HSI48RDYF_LEN          1UL

#define RCC_CICR                        REGISTER(0x40021020UL)
#define RCC_CICR_LSIRDYC_POS            0UL
#define RCC_CICR_LSIRDYC_LEN            1UL
#define RCC_CICR_LSERDYC_POS            1UL
#define RCC_CICR_LSERDYC_LEN            1UL
#define RCC_CICR_MSIRDYC_POS            2UL
#define RCC_CICR_MSIRDYC_LEN            1UL
#define RCC_CICR_HSIRDYC_POS            3UL
#define RCC_CICR_HSIRDYC_LEN            1UL
#define RCC_CICR_HSERDYC_POS            4UL
#define RCC_CICR_HSERDYC_LEN            1UL
#define RCC_CICR_PLLRDYC_POS            5UL
#define RCC_CICR_PLLRDYC_LEN            1UL
#define RCC_CICR_PLLSAI1RDYC_POS        6UL
#define RCC_CICR_PLLSAI1RDYC_LEN        1UL
#define RCC_CICR_PLLSAI2RDYC_POS        7UL
#define RCC_CICR_PLLSAI2RDYC_LEN        1UL
#define RCC_CICR_CSSC_POS               8UL
#define RCC_CICR_CSSC_LEN               1UL
#define RCC_CICR_LSECSSC_POS            9UL
#define RCC_CICR_LSECSSC_LEN            1UL
#define RCC_CICR_HSI48RDYC_POS          10UL
#define RCC_CICR_HSI48RDYC_LEN          1UL

#define RCC_AHB1RSTR                    REGISTER(0x40021028UL)
#define RCC_AHB1RSTR_DMA1RST_POS        0UL
#define RCC_AHB1RSTR_DMA1RST_LEN        1UL
#define RCC_AHB1RSTR_DMA2RST_POS        1UL
#define RCC_AHB1RSTR_DMA2RST_LEN        1UL
#define RCC_AHB1RSTR_FLASHRST_POS       8UL
#define RCC_AHB1RSTR_FLASHRST_LEN       1UL
#define RCC_AHB1RSTR_CRCRST_POS         12UL
#define RCC_AHB1RSTR_CRCRST_LEN         1UL
#define RCC_AHB1RSTR_TSCRST_POS         16UL
#define RCC_AHB1RSTR_TSCRST_LEN         1UL
#define RCC_AHB1RSTR_DMA2DRST_POS       17UL
#define RCC_AHB1RSTR_DMA2DRST_LEN       1UL

#define RCC_AHB2RSTR                    REGISTER(0x4002102CUL)
#define RCC_AHB2RSTR_GPIOARST_POS       0UL
#define RCC_AHB2RSTR_GPIOARST_LEN       1UL
#define RCC_AHB2RSTR_GPIOBRST_POS       1UL
#define RCC_AHB2RSTR_GPIOBRST_LEN       1UL
#define RCC_AHB2RSTR_GPIOCRST_POS       2UL
#define RCC_AHB2RSTR_GPIOCRST_LEN       1UL
#define RCC_AHB2RSTR_GPIODRST_POS       3UL
#define RCC_AHB2RSTR_GPIODRST_LEN       1UL
#define RCC_AHB2RSTR_GPIOERST_POS       4UL
#define RCC_AHB2RSTR_GPIOERST_LEN       1UL
#define RCC_AHB2RSTR_GPIOFRST_POS       5UL
#define RCC_AHB2RSTR_GPIOFRST_LEN       1UL
#define RCC_AHB2RSTR_GPIOGRST_POS       6UL
#define RCC_AHB2RSTR_GPIOGRST_LEN       1UL
#define RCC_AHB2RSTR_GPIOHRST_POS       7UL
#define RCC_AHB2RSTR_GPIOHRST_LEN       1UL
#define RCC_AHB2RSTR_GPIOIRST_POS       8UL
#define RCC_AHB2RSTR_GPIOIRST_LEN       1UL
#define RCC_AHB2RSTR_OTGFSRST_POS       12UL
#define RCC_AHB2RSTR_OTGFSRST_LEN       1UL
#define RCC_AHB2RSTR_ADCRST_POS         13UL
#define RCC_AHB2RSTR_ADCRST_LEN         1UL
#define RCC_AHB2RSTR_DCMIRST_POS        14UL
#define RCC_AHB2RSTR_DCMIRST_LEN        1UL
#define RCC_AHB2RSTR_AESRST_POS         16UL
#define RCC_AHB2RSTR_AESRST_LEN         1UL
#define RCC_AHB2RSTR_HASHRST_POS        17UL
#define RCC_AHB2RSTR_HASHRST_LEN        1UL
#define RCC_AHB2RSTR_RNGRST_POS         18UL
#define RCC_AHB2RSTR_RNGRST_LEN         1UL

#define RCC_AHB3RSTR                    REGISTER(0x40021030UL)
#define RCC_AHB3RSTR_FMCRST_POS         0UL
#define RCC_AHB3RSTR_FMCRST_LEN         1UL
#define RCC_AHB3RSTR_QSPIRST_POS        8UL
#define RCC_AHB3RSTR_QSPIRST_LEN        1UL

#define RCC_APB1RSTR1                   REGISTER(0x40021038UL)
#define RCC_APB1RSTR1_TIM2RST_POS       0UL
#define RCC_APB1RSTR1_TIM2RST_LEN       1UL
#define RCC_APB1RSTR1_TIM3RST_POS       1UL
#define RCC_APB1RSTR1_TIM3RST_LEN       1UL
#define RCC_APB1RSTR1_TIM4RST_POS       2UL
#define RCC_APB1RSTR1_TIM4RST_LEN       1UL
#define RCC_APB1RSTR1_TIM5RST_POS       3UL
#define RCC_APB1RSTR1_TIM5RST_LEN       1UL
#define RCC_APB1RSTR1_TIM6RST_POS       4UL
#define RCC_APB1RSTR1_TIM6RST_LEN       1UL
#define RCC_APB1RSTR1_TIM7RST_POS       5UL
#define RCC_APB1RSTR1_TIM7RST_LEN       1UL
#define RCC_APB1RSTR1_LCDRST_POS        9UL
#define RCC_APB1RSTR1_LCDRST_LEN        1UL
#define RCC_APB1RSTR1_SPI2RST_POS       14UL
#define RCC_APB1RSTR1_SPI2RST_LEN       1UL
#define RCC_APB1RSTR1_SPI3RST_POS       15UL
#define RCC_APB1RSTR1_SPI3RST_LEN       1UL
#define RCC_APB1RSTR1_USART2RST_POS     17UL
#define RCC_APB1RSTR1_USART2RST_LEN     1UL
#define RCC_APB1RSTR1_USART3RST_POS     18UL
#define RCC_APB1RSTR1_USART3RST_LEN     1UL
#define RCC_APB1RSTR1_UART4RST_POS      19UL
#define RCC_APB1RSTR1_UART4RST_LEN      1UL
#define RCC_APB1RSTR1_UART5RST_POS      20UL
#define RCC_APB1RSTR1_UART5RST_LEN      1UL
#define RCC_APB1RSTR1_I2C1RST_POS       21UL
#define RCC_APB1RSTR1_I2C1RST_LEN       1UL
#define RCC_APB1RSTR1_I2C2RST_POS       22UL
#define RCC_APB1RSTR1_I2C2RST_LEN       1UL
#define RCC_APB1RSTR1_I2C3RST_POS       23UL
#define RCC_APB1RSTR1_I2C3RST_LEN       1UL
#define RCC_APB1RSTR1_CRSRST_POS        24UL
#define RCC_APB1RSTR1_CRSRST_LEN        1UL
#define RCC_APB1RSTR1_CAN1RST_POS       25UL
#define RCC_APB1RSTR1_CAN1RST_LEN       1UL
#define RCC_APB1RSTR1_CAN2RST_POS       26UL
#define RCC_APB1RSTR1_CAN2RST_LEN       1UL
#define RCC_APB1RSTR1_PWRRST_POS        28UL
#define RCC_APB1RSTR1_PWRRST_LEN        1UL
#define RCC_APB1RSTR1_DAC1RST_POS       29UL
#define RCC_APB1RSTR1_DAC1RST_LEN       1UL
#define RCC_APB1RSTR1_OPAMPRST_POS      30UL
#define RCC_APB1RSTR1_OPAMPRST_LEN      1UL
#define RCC_APB1RSTR1_LPTIM1RST_POS     31UL
#define RCC_APB1RSTR1_LPTIM1RST_LEN     1UL

#define RCC_APB1RSTR2                   REGISTER(0x4002103CUL)
#define RCC_APB1RSTR2_LPUART1RST_POS    0UL
#define RCC_APB1RSTR2_LPUART1RST_LEN    1UL
#define RCC_APB1RSTR2_I2C4RST_POS       1UL
#define RCC_APB1RSTR2_I2C4RST_LEN       1UL
#define RCC_APB1RSTR2_SWPMI1RST_POS     2UL
#define RCC_APB1RSTR2_SWPMI1RST_LEN     1UL
#define RCC_APB1RSTR2_LPTIM2RST_POS     5UL
#define RCC_APB1RSTR2_LPTIM2RST_LEN     1UL

#define RCC_APB2RSTR                    REGISTER(0x40021040UL)
#define RCC_APB2RSTR_SYSCFGRST_POS      0UL
#define RCC_APB2RSTR_SYSCFGRST_LEN      1UL
#define RCC_APB2RSTR_SDMMC1RST_POS      10UL
#define RCC_APB2RSTR_SDMMC1RST_LEN      1UL
#define RCC_APB2RSTR_TIM1RST_POS        11UL
#define RCC_APB2RSTR_TIM1RST_LEN        1UL
#define RCC_APB2RSTR_SPI1RST_POS        12UL
#define RCC_APB2RSTR_SPI1RST_LEN        1UL
#define RCC_APB2RSTR_TIM8RST_POS        13UL
#define RCC_APB2RSTR_TIM8RST_LEN        1UL
#define RCC_APB2RSTR_USART1RST_POS      14UL
#define RCC_APB2RSTR_USART1RST_LEN      1UL
#define RCC_APB2RSTR_TIM15RST_POS       16UL
#define RCC_APB2RSTR_TIM15RST_LEN       1UL
#define RCC_APB2RSTR_TIM16RST_POS       17UL
#define RCC_APB2RSTR_TIM16RST_LEN       1UL
#define RCC_APB2RSTR_TIM17RST_POS       18UL
#define RCC_APB2RSTR_TIM17RST_LEN       1UL
#define RCC_APB2RSTR_SAI1RST_POS        21UL
#define RCC_APB2RSTR_SAI1RST_LEN        1UL
#define RCC_APB2RSTR_SAI2RST_POS        22UL
#define RCC_APB2RSTR_SAI2RST_LEN        1UL
#define RCC_APB2RSTR_DSFDM1RST_POS      24UL
#define RCC_APB2RSTR_DSFDM1RST_LEN      1UL

#define RCC_AHB1ENR                     REGISTER(0x40021048UL)
#define RCC_AHB1ENR_DMA1EN_POS          0UL
#define RCC_AHB1ENR_DMA1EN_LEN          1UL
#define RCC_AHB1ENR_DMA2EN_POS          1UL
#define RCC_AHB1ENR_DMA2EN_LEN          1UL
#define RCC_AHB1ENR_FLASHEN_POS         8UL
#define RCC_AHB1ENR_FLASHEN_LEN         1UL
#define RCC_AHB1ENR_CRCEN_POS           12UL
#define RCC_AHB1ENR_CRCEN_LEN           1UL
#define RCC_AHB1ENR_TSCEN_POS           16UL
#define RCC_AHB1ENR_TSCEN_LEN           1UL
#define RCC_AHB1ENR_DMA2DEN_POS         17UL
#define RCC_AHB1ENR_DMA2DEN_LEN         1UL

#define RCC_AHB2ENR                     REGISTER(0x4002104CUL)
#define RCC_AHB2ENR_GPIOAEN_POS         0UL
#define RCC_AHB2ENR_GPIOAEN_LEN         1UL
#define RCC_AHB2ENR_GPIOBEN_POS         1UL
#define RCC_AHB2ENR_GPIOBEN_LEN         1UL
#define RCC_AHB2ENR_GPIOCEN_POS         2UL
#define RCC_AHB2ENR_GPIOCEN_LEN         1UL
#define RCC_AHB2ENR_GPIODEN_POS         3UL
#define RCC_AHB2ENR_GPIODEN_LEN         1UL
#define RCC_AHB2ENR_GPIOEEN_POS         4UL
#define RCC_AHB2ENR_GPIOEEN_LEN         1UL
#define RCC_AHB2ENR_GPIOFEN_POS         5UL
#define RCC_AHB2ENR_GPIOFEN_LEN         1UL
#define RCC_AHB2ENR_GPIOGEN_POS         6UL
#define RCC_AHB2ENR_GPIOGEN_LEN         1UL
#define RCC_AHB2ENR_GPIOHEN_POS         7UL
#define RCC_AHB2ENR_GPIOHEN_LEN         1UL
#define RCC_AHB2ENR_GPIOIEN_POS         8UL
#define RCC_AHB2ENR_GPIOIEN_LEN         1UL
#define RCC_AHB2ENR_OTGFSEN_POS         12UL
#define RCC_AHB2ENR_OTGFSEN_LEN         1UL
#define RCC_AHB2ENR_ADCEN_POS           13UL
#define RCC_AHB2ENR_ADCEN_LEN           1UL
#define RCC_AHB2ENR_DCMIEN_POS          14UL
#define RCC_AHB2ENR_DCMIEN_LEN          1UL
#define RCC_AHB2ENR_AESEN_POS           16UL
#define RCC_AHB2ENR_AESEN_LEN           1UL
#define RCC_AHB2ENR_HASHEN_POS          17UL
#define RCC_AHB2ENR_HASHEN_LEN          1UL
#define RCC_AHB2ENR_RNGEN_POS           18UL
#define RCC_AHB2ENR_RNGEN_LEN           1UL

#define RCC_AHB3ENR                     REGISTER(0x40021050UL)
#define RCC_AHB3ENR_FMCEN_POS           0UL
#define RCC_AHB3ENR_FMCEN_LEN           1UL
#define RCC_AHB3ENR_QSPIEN_POS          8UL
#define RCC_AHB3ENR_QSPIEN_LEN          1UL

#define RCC_APB1ENR1                    REGISTER(0x40021058UL)
#define RCC_APB1ENR1_TIM2EN_POS         0UL
#define RCC_APB1ENR1_TIM2EN_LEN         1UL
#define RCC_APB1ENR1_TIM3EN_POS         1UL
#define RCC_APB1ENR1_TIM3EN_LEN         1UL
#define RCC_APB1ENR1_TIM4EN_POS         2UL
#define RCC_APB1ENR1_TIM4EN_LEN         1UL
#define RCC_APB1ENR1_TIM5EN_POS         3UL
#define RCC_APB1ENR1_TIM5EN_LEN         1UL
#define RCC_APB1ENR1_TIM6EN_POS         4UL
#define RCC_APB1ENR1_TIM6EN_LEN         1UL
#define RCC_APB1ENR1_TIM7EN_POS         5UL
#define RCC_APB1ENR1_TIM7EN_LEN         1UL
#define RCC_APB1ENR1_LCDEN_POS          9UL
#define RCC_APB1ENR1_LCDEN_LEN          1UL
#define RCC_APB1ENR1_RTCAPBEN_POS       10UL
#define RCC_APB1ENR1_RTCAPBEN_LEN       1UL
#define RCC_APB1ENR1_WWDGEN_POS         11UL
#define RCC_APB1ENR1_WWDGEN_LEN         1UL
#define RCC_APB1ENR1_SPI2EN_POS         14UL
#define RCC_APB1ENR1_SPI2EN_LEN         1UL
#define RCC_APB1ENR1_SPI3EN_POS         15UL
#define RCC_APB1ENR1_SPI3EN_LEN         1UL
#define RCC_APB1ENR1_USART2EN_POS       17UL
#define RCC_APB1ENR1_USART2EN_LEN       1UL
#define RCC_APB1ENR1_USART3EN_POS       18UL
#define RCC_APB1ENR1_USART3EN_LEN       1UL
#define RCC_APB1ENR1_UART4EN_POS        19UL
#define RCC_APB1ENR1_UART4EN_LEN        1UL
#define RCC_APB1ENR1_UART5EN_POS        20UL
#define RCC_APB1ENR1_UART5EN_LEN        1UL
#define RCC_APB1ENR1_I2C1EN_POS         21UL
#define RCC_APB1ENR1_I2C1EN_LEN         1UL
#define RCC_APB1ENR1_I2C2EN_POS         22UL
#define RCC_APB1ENR1_I2C2EN_LEN         1UL
#define RCC_APB1ENR1_I2C3EN_POS         23UL
#define RCC_APB1ENR1_I2C3EN_LEN         1UL
#define RCC_APB1ENR1_CRSEN_POS          24UL
#define RCC_APB1ENR1_CRSEN_LEN          1UL
#define RCC_APB1ENR1_CAN1EN_POS         25UL
#define RCC_APB1ENR1_CAN1EN_LEN         1UL
#define RCC_APB1ENR1_USBFSENCAN2EN_POS  26UL
#define RCC_APB1ENR1_USBFSENCAN2EN_LEN  1UL
#define RCC_APB1ENR1_PWREN_POS          28UL
#define RCC_APB1ENR1_PWREN_LEN          1UL
#define RCC_APB1ENR1_DAC1EN_POS         29UL
#define RCC_APB1ENR1_DAC1EN_LEN         1UL
#define RCC_APB1ENR1_OPAMPEN_POS        30UL
#define RCC_APB1ENR1_OPAMPEN_LEN        1UL
#define RCC_APB1ENR1_LPTIM1EN_POS       31UL
#define RCC_APB1ENR1_LPTIM1EN_LEN       1UL

#define RCC_APB1ENR2                    REGISTER(0x4002105CUL)
#define RCC_APB1ENR2_LPUART1EN_POS      0UL
#define RCC_APB1ENR2_LPUART1EN_LEN      1UL
#define RCC_APB1ENR2_I2C4EN_POS         1UL
#define RCC_APB1ENR2_I2C4EN_LEN         1UL
#define RCC_APB1ENR2_SWPMI1EN_POS       2UL
#define RCC_APB1ENR2_SWPMI1EN_LEN       1UL
#define RCC_APB1ENR2_LPTIM2EN_POS       5UL
#define RCC_APB1ENR2_LPTIM2EN_LEN       1UL

#define RCC_APB2ENR                     REGISTER(0x40021060UL)
#define RCC_APB2ENR_SYSCFGEN_POS        0UL
#define RCC_APB2ENR_SYSCFGEN_LEN        1UL
#define RCC_APB2ENR_FWEN_POS            7UL
#define RCC_APB2ENR_FWEN_LEN            1UL
#define RCC_APB2ENR_SDMMC1EN_POS        10UL
#define RCC_APB2ENR_SDMMC1EN_LEN        1UL
#define RCC_APB2ENR_TIM1EN_POS          11UL
#define RCC_APB2ENR_TIM1EN_LEN          1UL
#define RCC_APB2ENR_SPI1EN_POS          12UL
#define RCC_APB2ENR_SPI1EN_LEN          1UL
#define RCC_APB2ENR_TIM8EN_POS          13UL
#define RCC_APB2ENR_TIM8EN_LEN          1UL
#define RCC_APB2ENR_USART1EN_POS        14UL
#define RCC_APB2ENR_USART1EN_LEN        1UL
#define RCC_APB2ENR_TIM15EN_POS         16UL
#define RCC_APB2ENR_TIM15EN_LEN         1UL
#define RCC_APB2ENR_TIM16EN_POS         17UL
#define RCC_APB2ENR_TIM16EN_LEN         1UL
#define RCC_APB2ENR_TIM17EN_POS         18UL
#define RCC_APB2ENR_TIM17EN_LEN         1UL
#define RCC_APB2ENR_SAI1EN_POS          21UL
#define RCC_APB2ENR_SAI1EN_LEN          1UL
#define RCC_APB2ENR_SAI2EN_POS          22UL
#define RCC_APB2ENR_SAI2EN_LEN          1UL
#define RCC_APB2ENR_DSFDM1EN_POS        24UL
#define RCC_APB2ENR_DSFDM1EN_LEN        1UL

#define RCC_AHB1SMENR                   REGISTER(0x40021068UL)
#define RCC_AHB1SMENR_DMA1SMEN_POS      0UL
#define RCC_AHB1SMENR_DMA1SMEN_LEN      1UL
#define RCC_AHB1SMENR_DMA2SMEN_POS      1UL
#define RCC_AHB1SMENR_DMA2SMEN_LEN      1UL
#define RCC_AHB1SMENR_FLASHSMEN_POS     8UL
#define RCC_AHB1SMENR_FLASHSMEN_LEN     1UL
#define RCC_AHB1SMENR_SRAM1SMEN_POS     9UL
#define RCC_AHB1SMENR_SRAM1SMEN_LEN     1UL
#define RCC_AHB1SMENR_CRCSMEN_POS       12UL
#define RCC_AHB1SMENR_CRCSMEN_LEN       1UL
#define RCC_AHB1SMENR_TSCSMEN_POS       16UL
#define RCC_AHB1SMENR_TSCSMEN_LEN       1UL
#define RCC_AHB1SMENR_DMA2DSMEN_POS     17UL
#define RCC_AHB1SMENR_DMA2DSMEN_LEN     1UL

#define RCC_AHB2SMENR                   REGISTER(0x4002106CUL)
#define RCC_AHB2SMENR_GPIOASMEN_POS     0UL
#define RCC_AHB2SMENR_GPIOASMEN_LEN     1UL
#define RCC_AHB2SMENR_GPIOBSMEN_POS     1UL
#define RCC_AHB2SMENR_GPIOBSMEN_LEN     1UL
#define RCC_AHB2SMENR_GPIOCSMEN_POS     2UL
#define RCC_AHB2SMENR_GPIOCSMEN_LEN     1UL
#define RCC_AHB2SMENR_GPIODSMEN_POS     3UL
#define RCC_AHB2SMENR_GPIODSMEN_LEN     1UL
#define RCC_AHB2SMENR_GPIOESMEN_POS     4UL
#define RCC_AHB2SMENR_GPIOESMEN_LEN     1UL
#define RCC_AHB2SMENR_GPIOFSMEN_POS     5UL
#define RCC_AHB2SMENR_GPIOFSMEN_LEN     1UL
#define RCC_AHB2SMENR_GPIOGSMEN_POS     6UL
#define RCC_AHB2SMENR_GPIOGSMEN_LEN     1UL
#define RCC_AHB2SMENR_GPIOHSMEN_POS     7UL
#define RCC_AHB2SMENR_GPIOHSMEN_LEN     1UL
#define RCC_AHB2SMENR_GPIOISMEN_POS     8UL
#define RCC_AHB2SMENR_GPIOISMEN_LEN     1UL
#define RCC_AHB2SMENR_SRAM2SMEN_POS     9UL
#define RCC_AHB2SMENR_SRAM2SMEN_LEN     1UL
#define RCC_AHB2SMENR_OTGFSSMEN_POS     12UL
#define RCC_AHB2SMENR_OTGFSSMEN_LEN     1UL
#define RCC_AHB2SMENR_ADCSMEN_POS       13UL
#define RCC_AHB2SMENR_ADCSMEN_LEN       1UL
#define RCC_AHB2SMENR_DCMISMEN_POS      14UL
#define RCC_AHB2SMENR_DCMISMEN_LEN      1UL
#define RCC_AHB2SMENR_AESSMEN_POS       16UL
#define RCC_AHB2SMENR_AESSMEN_LEN       1UL
#define RCC_AHB2SMENR_HASHSMEN_POS      17UL
#define RCC_AHB2SMENR_HASHSMEN_LEN      1UL
#define RCC_AHB2SMENR_RNGSMEN_POS       18UL
#define RCC_AHB2SMENR_RNGSMEN_LEN       1UL

#define RCC_AHB3SMENR                   REGISTER(0x40021070UL)
#define RCC_AHB3SMENR_FMCSMEN_POS       0UL
#define RCC_AHB3SMENR_FMCSMEN_LEN       1UL
#define RCC_AHB3SMENR_QSPISMEN_POS      8UL
#define RCC_AHB3SMENR_QSPISMEN_LEN      1UL

#define RCC_APB1SMENR1                  REGISTER(0x40021078UL)
#define RCC_APB1SMENR1_TIM2SMEN_POS     0UL
#define RCC_APB1SMENR1_TIM2SMEN_LEN     1UL
#define RCC_APB1SMENR1_TIM3SMEN_POS     1UL
#define RCC_APB1SMENR1_TIM3SMEN_LEN     1UL
#define RCC_APB1SMENR1_TIM4SMEN_POS     2UL
#define RCC_APB1SMENR1_TIM4SMEN_LEN     1UL
#define RCC_APB1SMENR1_TIM5SMEN_POS     3UL
#define RCC_APB1SMENR1_TIM5SMEN_LEN     1UL
#define RCC_APB1SMENR1_TIM6SMEN_POS     4UL
#define RCC_APB1SMENR1_TIM6SMEN_LEN     1UL
#define RCC_APB1SMENR1_TIM7SMEN_POS     5UL
#define RCC_APB1SMENR1_TIM7SMEN_LEN     1UL
#define RCC_APB1SMENR1_LCDSMEN_POS      9UL
#define RCC_APB1SMENR1_LCDSMEN_LEN      1UL
#define RCC_APB1SMENR1_WWDGSMEN_POS     11UL
#define RCC_APB1SMENR1_WWDGSMEN_LEN     1UL
#define RCC_APB1SMENR1_SPI2SMEN_POS     14UL
#define RCC_APB1SMENR1_SPI2SMEN_LEN     1UL
#define RCC_APB1SMENR1_SPI3SMEN_POS     15UL
#define RCC_APB1SMENR1_SPI3SMEN_LEN     1UL
#define RCC_APB1SMENR1_USART2SMEN_POS   17UL
#define RCC_APB1SMENR1_USART2SMEN_LEN   1UL
#define RCC_APB1SMENR1_USART3SMEN_POS   18UL
#define RCC_APB1SMENR1_USART3SMEN_LEN   1UL
#define RCC_APB1SMENR1_UART4SMEN_POS    19UL
#define RCC_APB1SMENR1_UART4SMEN_LEN    1UL
#define RCC_APB1SMENR1_UART5SMEN_POS    20UL
#define RCC_APB1SMENR1_UART5SMEN_LEN    1UL
#define RCC_APB1SMENR1_I2C1SMEN_POS     21UL
#define RCC_APB1SMENR1_I2C1SMEN_LEN     1UL
#define RCC_APB1SMENR1_I2C2SMEN_POS     22UL
#define RCC_APB1SMENR1_I2C2SMEN_LEN     1UL
#define RCC_APB1SMENR1_I2C3SMEN_POS     23UL
#define RCC_APB1SMENR1_I2C3SMEN_LEN     1UL
#define RCC_APB1SMENR1_CRSSMEN_POS      24UL
#define RCC_APB1SMENR1_CRSSMEN_LEN      1UL
#define RCC_APB1SMENR1_CAN1SMEN_POS     25UL
#define RCC_APB1SMENR1_CAN1SMEN_LEN     1UL
#define RCC_APB1SMENR1_CAN2SMEN_POS     26UL
#define RCC_APB1SMENR1_CAN2SMEN_LEN     1UL
#define RCC_APB1SMENR1_PWRSMEN_POS      28UL
#define RCC_APB1SMENR1_PWRSMEN_LEN      1UL
#define RCC_APB1SMENR1_DAC1SMEN_POS     29UL
#define RCC_APB1SMENR1_DAC1SMEN_LEN     1UL
#define RCC_APB1SMENR1_OPAMPSMEN_POS    30UL
#define RCC_APB1SMENR1_OPAMPSMEN_LEN    1UL
#define RCC_APB1SMENR1_LPTIM1SMEN_POS   31UL
#define RCC_APB1SMENR1_LPTIM1SMEN_LEN   1UL

#define RCC_APB1SMENR2                  REGISTER(0x4002107CUL)
#define RCC_APB1SMENR2_LPUART1SMEN_POS  0UL
#define RCC_APB1SMENR2_LPUART1SMEN_LEN  1UL
#define RCC_APB1SMENR2_I2C4SMEN_POS     1UL
#define RCC_APB1SMENR2_I2C4SMEN_LEN     1UL
#define RCC_APB1SMENR2_SWPMI1SMEN_POS   2UL
#define RCC_APB1SMENR2_SWPMI1SMEN_LEN   1UL
#define RCC_APB1SMENR2_LPTIM2SMEN_POS   5UL
#define RCC_APB1SMENR2_LPTIM2SMEN_LEN   1UL

#define RCC_APB2SMENR                   REGISTER(0x40021080UL)
#define RCC_APB2SMENR_SYSCFGSMEN_POS    0UL
#define RCC_APB2SMENR_SYSCFGSMEN_LEN    1UL
#define RCC_APB2SMENR_SDMMC1SMEN_POS    10UL
#define RCC_APB2SMENR_SDMMC1SMEN_LEN    1UL
#define RCC_APB2SMENR_TIM1SMEN_POS      11UL
#define RCC_APB2SMENR_TIM1SMEN_LEN      1UL
#define RCC_APB2SMENR_SPI1SMEN_POS      12UL
#define RCC_APB2SMENR_SPI1SMEN_LEN      1UL
#define RCC_APB2SMENR_TIM8SMEN_POS      13UL
#define RCC_APB2SMENR_TIM8SMEN_LEN      1UL
#define RCC_APB2SMENR_USART1SMEN_POS    14UL
#define RCC_APB2SMENR_USART1SMEN_LEN    1UL
#define RCC_APB2SMENR_TIM15SMEN_POS     16UL
#define RCC_APB2SMENR_TIM15SMEN_LEN     1UL
#define RCC_APB2SMENR_TIM16SMEN_POS     17UL
#define RCC_APB2SMENR_TIM16SMEN_LEN     1UL
#define RCC_APB2SMENR_TIM17SMEN_POS     18UL
#define RCC_APB2SMENR_TIM17SMEN_LEN     1UL
#define RCC_APB2SMENR_SAI1SMEN_POS      21UL
#define RCC_APB2SMENR_SAI1SMEN_LEN      1UL
#define RCC_APB2SMENR_SAI2SMEN_POS      22UL
#define RCC_APB2SMENR_SAI2SMEN_LEN      1UL
#define RCC_APB2SMENR_DSFDM1SMEN_POS    24UL
#define RCC_APB2SMENR_DSFDM1SMEN_LEN    1UL

#define RCC_CCIPR                       REGISTER(0x40021088UL)
#define RCC_CCIPR_USART1SEL_POS         0UL
#define RCC_CCIPR_USART1SEL_LEN         2UL
#define RCC_CCIPR_USART2SEL_POS         2UL
#define RCC_CCIPR_USART2SEL_LEN         2UL
#define RCC_CCIPR_USART3SEL_POS         4UL
#define RCC_CCIPR_USART3SEL_LEN         2UL
#define RCC_CCIPR_UART4SEL_POS          6UL
#define RCC_CCIPR_UART4SEL_LEN          2UL
#define RCC_CCIPR_UART5SEL_POS          8UL
#define RCC_CCIPR_UART5SEL_LEN          2UL
#define RCC_CCIPR_LPUART1SEL_POS        10UL
#define RCC_CCIPR_LPUART1SEL_LEN        2UL
#define RCC_CCIPR_I2C1SEL_POS           12UL
#define RCC_CCIPR_I2C1SEL_LEN           2UL
#define RCC_CCIPR_I2C2SEL_POS           14UL
#define RCC_CCIPR_I2C2SEL_LEN           2UL
#define RCC_CCIPR_I2C3SEL_POS           16UL
#define RCC_CCIPR_I2C3SEL_LEN           2UL
#define RCC_CCIPR_LPTIM1SEL_POS         18UL
#define RCC_CCIPR_LPTIM1SEL_LEN         2UL
#define RCC_CCIPR_LPTIM2SEL_POS         20UL
#define RCC_CCIPR_LPTIM2SEL_LEN         2UL
#define RCC_CCIPR_SAI1SEL_POS           22UL
#define RCC_CCIPR_SAI1SEL_LEN           2UL
#define RCC_CCIPR_SAI2SEL_POS           24UL
#define RCC_CCIPR_SAI2SEL_LEN           2UL
#define RCC_CCIPR_CLK48SEL_POS          26UL
#define RCC_CCIPR_CLK48SEL_LEN          2UL
#define RCC_CCIPR_ADCSEL_POS            28UL
#define RCC_CCIPR_ADCSEL_LEN            2UL
#define RCC_CCIPR_SWPMI1SEL_POS         30UL
#define RCC_CCIPR_SWPMI1SEL_LEN         1UL
#define RCC_CCIPR_DFSDM1SEL_POS         31UL
#define RCC_CCIPR_DFSDM1SEL_LEN         1UL

#define RCC_BDCR                        REGISTER(0x40021090UL)
#define RCC_BDCR_LSEON_POS              0UL
#define RCC_BDCR_LSEON_LEN              1UL
#define RCC_BDCR_LSERDY_POS             1UL
#define RCC_BDCR_LSERDY_LEN             1UL
#define RCC_BDCR_LSEBYP_POS             2UL
#define RCC_BDCR_LSEBYP_LEN             1UL
#define RCC_BDCR_LSEDRV_POS             3UL
#define RCC_BDCR_LSEDRV_LEN             2UL
#define RCC_BDCR_LSECSSON_POS           5UL
#define RCC_BDCR_LSECSSON_LEN           1UL
#define RCC_BDCR_LSECSSD_POS            6UL
#define RCC_BDCR_LSECSSD_LEN            1UL
#define RCC_BDCR_RTCSEL_POS             8UL
#define RCC_BDCR_RTCSEL_LEN             2UL
#define RCC_BDCR_RTCEN_POS              15UL
#define RCC_BDCR_RTCEN_LEN              1UL
#define RCC_BDCR_BDRST_POS              16UL
#define RCC_BDCR_BDRST_LEN              1UL
#define RCC_BDCR_LSCOEN_POS             24UL
#define RCC_BDCR_LSCOEN_LEN             1UL
#define RCC_BDCR_LSCOSEL_POS            25UL
#define RCC_BDCR_LSCOSEL_LEN            1UL

#define RCC_CSR                         REGISTER(0x40021094UL)
#define RCC_CSR_LSION_POS               0UL
#define RCC_CSR_LSION_LEN               1UL
#define RCC_CSR_LSIRDY_POS              1UL
#define RCC_CSR_LSIRDY_LEN              1UL
#define RCC_CSR_MSISRANGE_POS           8UL
#define RCC_CSR_MSISRANGE_LEN           4UL
#define RCC_CSR_RMVF_POS                23UL
#define RCC_CSR_RMVF_LEN                1UL
#define RCC_CSR_FIREWALLRSTF_POS        24UL
#define RCC_CSR_FIREWALLRSTF_LEN        1UL
#define RCC_CSR_OBLRSTF_POS             25UL
#define RCC_CSR_OBLRSTF_LEN             1UL
#define RCC_CSR_PINRSTF_POS             26UL
#define RCC_CSR_PINRSTF_LEN             1UL
#define RCC_CSR_BORRSTF_POS             27UL
#define RCC_CSR_BORRSTF_LEN             1UL
#define RCC_CSR_SFTRSTF_POS             28UL
#define RCC_CSR_SFTRSTF_LEN             1UL
#define RCC_CSR_IWDGRSTF_POS            29UL
#define RCC_CSR_IWDGRSTF_LEN            1UL
#define RCC_CSR_WWDGRSTF_POS            30UL
#define RCC_CSR_WWDGRSTF_LEN            1UL
#define RCC_CSR_LPWRRSTF_POS            31UL
#define RCC_CSR_LPWRRSTF_LEN            1UL

#define RCC_CRRCR                       REGISTER(0x40021098UL)
#define RCC_CRRCR_HSI48ON_POS           0UL
#define RCC_CRRCR_HSI48ON_LEN           1UL
#define RCC_CRRCR_HSI48RDY_POS          1UL
#define RCC_CRRCR_HSI48RDY_LEN          1UL
#define RCC_CRRCR_HSI48CAL_POS          7UL
#define RCC_CRRCR_HSI48CAL_LEN          9UL

#define RCC_CCIPR2                      REGISTER(0x4002109CUL)
#define RCC_CCIPR2_I2C4SEL_POS          0UL
#define RCC_CCIPR2_I2C4SEL_LEN          2UL


#endif /* #ifndef _REG_RCC_H_ */
