#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 23 14:11:05 2022
# Process ID: 13952
# Current directory: D:/intelligent_traffic_light/intellight/top_level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12176 D:\intelligent_traffic_light\intellight\top_level\top_level.xpr
# Log file: D:/intelligent_traffic_light/intellight/top_level/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/top_level\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/top_level/top_level.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells Q_Matrix_0/action_ram_0]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells Q_Matrix_0/action_ram_1]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells Q_Matrix_0/action_ram_2]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells Q_Matrix_0/action_ram_3]
endgroup
startgroup
endgroup
save_bd_design
regenerate_bd_layout
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 [get_ips  top_level_Intellight_Accelerat_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips top_level_Intellight_Accelerat_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all top_level_action_ram_0_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_1_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_2_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_3_1] }
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all top_level_auto_us_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_action_ram_2_1_synth_1 top_level_action_ram_3_1_synth_1 top_level_action_ram_0_1_synth_1 top_level_action_ram_1_1_synth_1 top_level_Intellight_Accelerat_0_0_synth_1 -jobs 6
wait_on_run top_level_action_ram_2_1_synth_1
wait_on_run top_level_action_ram_3_1_synth_1
wait_on_run top_level_action_ram_0_1_synth_1
wait_on_run top_level_action_ram_1_1_synth_1
wait_on_run top_level_Intellight_Accelerat_0_0_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells Q_Matrix_0/action_ram_0]
delete_bd_objs [get_bd_nets Q_Matrix_0/wen0_1]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells Q_Matrix_0/action_ram_1]
delete_bd_objs [get_bd_nets Q_Matrix_0/wen1_1]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_bd_cells Q_Matrix_0/action_ram_2]
delete_bd_objs [get_bd_nets Q_Matrix_0/wen2_1]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_bd_cells Q_Matrix_0/action_ram_3]
delete_bd_objs [get_bd_nets Q_Matrix_0/wen3_1]
endgroup
delete_bd_objs [get_bd_nets Intellight_Accelerat_0_wen1] [get_bd_pins Q_Matrix_0/wen1]
delete_bd_objs [get_bd_nets Intellight_Accelerat_0_wen2] [get_bd_pins Q_Matrix_0/wen2]
delete_bd_objs [get_bd_nets Intellight_Accelerat_0_wen0]
delete_bd_objs [get_bd_nets Q_Matrix_PS/wen0_1] [get_bd_pins Q_Matrix_PS/wen0]
delete_bd_objs [get_bd_nets Q_Matrix_PS/wen1_1] [get_bd_pins Q_Matrix_PS/wen1]
delete_bd_objs [get_bd_nets Q_Matrix_PS/wen2_1] [get_bd_pins Q_Matrix_PS/wen2]
delete_bd_objs [get_bd_nets Intellight_Accelerat_0_wen3] [get_bd_nets Q_Matrix_PS/wen3_1] [get_bd_pins Q_Matrix_PS/wen3]
delete_bd_objs [get_bd_pins Q_Matrix_0/wen0]
delete_bd_objs [get_bd_nets wen_1] [get_bd_pins Q_Matrix_0/wen]
delete_bd_objs [get_bd_pins Q_Matrix_0/wen3]
delete_bd_objs [get_bd_nets Q_Matrix_0/xlconstant_0_dout]
delete_bd_objs [get_bd_cells Q_Matrix_0/xlconstant_0]
startgroup
create_bd_port -dir I -from 7 -to 0 wea0
connect_bd_net [get_bd_pins /Q_Matrix_0/action_ram_0/wea] [get_bd_ports wea0]
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 wea1
connect_bd_net [get_bd_pins /Q_Matrix_0/action_ram_1/wea] [get_bd_ports wea1]
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 wea2
connect_bd_net [get_bd_pins /Q_Matrix_0/action_ram_2/wea] [get_bd_ports wea2]
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 wea3
connect_bd_net [get_bd_pins /Q_Matrix_0/action_ram_3/wea] [get_bd_ports wea3]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets wea1_1] [get_bd_ports wea1]
delete_bd_objs [get_bd_nets wea2_1] [get_bd_ports wea2]
delete_bd_objs [get_bd_nets wea3_1] [get_bd_ports wea3]
delete_bd_objs [get_bd_nets wea0_1] [get_bd_ports wea0]
set_property location {1 359 1508} [get_bd_cells Intellight_Accelerat_0]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen_bram0] [get_bd_pins Q_Matrix_0/wea0]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen_bram1] [get_bd_pins Q_Matrix_0/wea1]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen_bram2] [get_bd_pins Q_Matrix_0/wea2]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen_bram3] [get_bd_pins Q_Matrix_0/wea3]
delete_bd_objs [get_bd_nets Q_Matrix_PS/wea_0_1]
delete_bd_objs [get_bd_pins Q_Matrix_PS/wen]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 Q_Matrix_PS/xlconstant_0
endgroup
connect_bd_net [get_bd_pins Q_Matrix_PS/xlconstant_0/dout] [get_bd_pins Q_Matrix_PS/action_ram_1/ena]
connect_bd_net [get_bd_pins Q_Matrix_PS/action_ram_0/ena] [get_bd_pins Q_Matrix_PS/xlconstant_0/dout]
connect_bd_net [get_bd_pins Q_Matrix_PS/action_ram_2/ena] [get_bd_pins Q_Matrix_PS/xlconstant_0/dout]
connect_bd_net [get_bd_pins Q_Matrix_PS/action_ram_3/ena] [get_bd_pins Q_Matrix_PS/xlconstant_0/dout]
regenerate_bd_layout -hierarchy [get_bd_cells Q_Matrix_PS]
startgroup
create_bd_pin -dir I -from 7 -to 0 Q_Matrix_PS/wea0
connect_bd_net [get_bd_pins Q_Matrix_PS/wea0] [get_bd_pins Q_Matrix_PS/action_ram_0/wea]
endgroup
startgroup
create_bd_pin -dir I -from 7 -to 0 Q_Matrix_PS/wea1
connect_bd_net [get_bd_pins Q_Matrix_PS/wea1] [get_bd_pins Q_Matrix_PS/action_ram_1/wea]
endgroup
startgroup
create_bd_pin -dir I -from 7 -to 0 Q_Matrix_PS/wea2
connect_bd_net [get_bd_pins Q_Matrix_PS/wea2] [get_bd_pins Q_Matrix_PS/action_ram_2/wea]
endgroup
startgroup
create_bd_pin -dir I -from 7 -to 0 Q_Matrix_PS/wea3
connect_bd_net [get_bd_pins Q_Matrix_PS/wea3] [get_bd_pins Q_Matrix_PS/action_ram_3/wea]
endgroup
regenerate_bd_layout
set_property location {2 609 1198} [get_bd_cells Q_Matrix_PS]
connect_bd_net [get_bd_pins Q_Matrix_PS/wea0] [get_bd_pins Intellight_Accelerat_0/wen_bram0]
connect_bd_net [get_bd_pins Q_Matrix_PS/wea1] [get_bd_pins Intellight_Accelerat_0/wen_bram1]
connect_bd_net [get_bd_pins Q_Matrix_PS/wea2] [get_bd_pins Intellight_Accelerat_0/wen_bram2]
connect_bd_net [get_bd_pins Q_Matrix_PS/wea3] [get_bd_pins Intellight_Accelerat_0/wen_bram3]
save_bd_design
regenerate_bd_layout
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all top_level_action_ram_0_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_1_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_2_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_3_1] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all top_level_auto_us_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_action_ram_2_1_synth_1 top_level_action_ram_3_1_synth_1 top_level_action_ram_0_1_synth_1 top_level_action_ram_1_1_synth_1 -jobs 6
wait_on_run top_level_action_ram_2_1_synth_1
wait_on_run top_level_action_ram_3_1_synth_1
wait_on_run top_level_action_ram_0_1_synth_1
wait_on_run top_level_action_ram_1_1_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
