#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d1fba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d11d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1d20f60 .functor NOT 1, L_0x1d60ec0, C4<0>, C4<0>, C4<0>;
L_0x1d60cf0 .functor XOR 298, L_0x1d60a90, L_0x1d60c50, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1d60e00 .functor XOR 298, L_0x1d60cf0, L_0x1d60d60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1d5d920_0 .net *"_ivl_10", 297 0, L_0x1d60d60;  1 drivers
v0x1d5da20_0 .net *"_ivl_12", 297 0, L_0x1d60e00;  1 drivers
v0x1d5db00_0 .net *"_ivl_2", 297 0, L_0x1d609f0;  1 drivers
v0x1d5dbc0_0 .net *"_ivl_4", 297 0, L_0x1d60a90;  1 drivers
v0x1d5dca0_0 .net *"_ivl_6", 297 0, L_0x1d60c50;  1 drivers
v0x1d5ddd0_0 .net *"_ivl_8", 297 0, L_0x1d60cf0;  1 drivers
v0x1d5deb0_0 .var "clk", 0 0;
v0x1d5df50_0 .net "in", 99 0, v0x1d5bf40_0;  1 drivers
v0x1d5dff0_0 .net "out_any_dut", 99 1, L_0x1d5fe10;  1 drivers
v0x1d5e0b0_0 .net "out_any_ref", 99 1, L_0x1d5efc0;  1 drivers
v0x1d5e180_0 .net "out_both_dut", 98 0, L_0x1d5f9d0;  1 drivers
v0x1d5e250_0 .net "out_both_ref", 98 0, L_0x1d5ebb0;  1 drivers
v0x1d5e320_0 .net "out_different_dut", 99 0, L_0x1d608b0;  1 drivers
v0x1d5e3f0_0 .net "out_different_ref", 99 0, L_0x1d5f520;  1 drivers
v0x1d5e4c0_0 .var/2u "stats1", 287 0;
v0x1d5e580_0 .var/2u "strobe", 0 0;
v0x1d5e640_0 .net "tb_match", 0 0, L_0x1d60ec0;  1 drivers
v0x1d5e820_0 .net "tb_mismatch", 0 0, L_0x1d20f60;  1 drivers
E_0x1d248b0/0 .event negedge, v0x1d5be60_0;
E_0x1d248b0/1 .event posedge, v0x1d5be60_0;
E_0x1d248b0 .event/or E_0x1d248b0/0, E_0x1d248b0/1;
L_0x1d609f0 .concat [ 100 99 99 0], L_0x1d5f520, L_0x1d5efc0, L_0x1d5ebb0;
L_0x1d60a90 .concat [ 100 99 99 0], L_0x1d5f520, L_0x1d5efc0, L_0x1d5ebb0;
L_0x1d60c50 .concat [ 100 99 99 0], L_0x1d608b0, L_0x1d5fe10, L_0x1d5f9d0;
L_0x1d60d60 .concat [ 100 99 99 0], L_0x1d5f520, L_0x1d5efc0, L_0x1d5ebb0;
L_0x1d60ec0 .cmp/eeq 298, L_0x1d609f0, L_0x1d60e00;
S_0x1d11aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1d11d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1d5eaf0 .functor AND 100, v0x1d5bf40_0, L_0x1d5e9b0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1d5ef00 .functor OR 100, v0x1d5bf40_0, L_0x1d5edc0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1d5f520 .functor XOR 100, v0x1d5bf40_0, L_0x1d5f3e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1d2b440_0 .net *"_ivl_1", 98 0, L_0x1d5e910;  1 drivers
v0x1d5aed0_0 .net *"_ivl_11", 98 0, L_0x1d5ecf0;  1 drivers
v0x1d5afb0_0 .net *"_ivl_12", 99 0, L_0x1d5edc0;  1 drivers
L_0x7fdefc459060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d5b070_0 .net *"_ivl_15", 0 0, L_0x7fdefc459060;  1 drivers
v0x1d5b150_0 .net *"_ivl_16", 99 0, L_0x1d5ef00;  1 drivers
v0x1d5b280_0 .net *"_ivl_2", 99 0, L_0x1d5e9b0;  1 drivers
v0x1d5b360_0 .net *"_ivl_21", 0 0, L_0x1d5f140;  1 drivers
v0x1d5b440_0 .net *"_ivl_23", 98 0, L_0x1d5f2f0;  1 drivers
v0x1d5b520_0 .net *"_ivl_24", 99 0, L_0x1d5f3e0;  1 drivers
L_0x7fdefc459018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d5b690_0 .net *"_ivl_5", 0 0, L_0x7fdefc459018;  1 drivers
v0x1d5b770_0 .net *"_ivl_6", 99 0, L_0x1d5eaf0;  1 drivers
v0x1d5b850_0 .net "in", 99 0, v0x1d5bf40_0;  alias, 1 drivers
v0x1d5b930_0 .net "out_any", 99 1, L_0x1d5efc0;  alias, 1 drivers
v0x1d5ba10_0 .net "out_both", 98 0, L_0x1d5ebb0;  alias, 1 drivers
v0x1d5baf0_0 .net "out_different", 99 0, L_0x1d5f520;  alias, 1 drivers
L_0x1d5e910 .part v0x1d5bf40_0, 1, 99;
L_0x1d5e9b0 .concat [ 99 1 0 0], L_0x1d5e910, L_0x7fdefc459018;
L_0x1d5ebb0 .part L_0x1d5eaf0, 0, 99;
L_0x1d5ecf0 .part v0x1d5bf40_0, 1, 99;
L_0x1d5edc0 .concat [ 99 1 0 0], L_0x1d5ecf0, L_0x7fdefc459060;
L_0x1d5efc0 .part L_0x1d5ef00, 0, 99;
L_0x1d5f140 .part v0x1d5bf40_0, 0, 1;
L_0x1d5f2f0 .part v0x1d5bf40_0, 1, 99;
L_0x1d5f3e0 .concat [ 99 1 0 0], L_0x1d5f2f0, L_0x1d5f140;
S_0x1d5bc50 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1d11d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1d5be60_0 .net "clk", 0 0, v0x1d5deb0_0;  1 drivers
v0x1d5bf40_0 .var "in", 99 0;
v0x1d5c000_0 .net "tb_match", 0 0, L_0x1d60ec0;  alias, 1 drivers
E_0x1d24430 .event posedge, v0x1d5be60_0;
E_0x1d24d40 .event negedge, v0x1d5be60_0;
S_0x1d5c100 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1d11d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1d5f9d0 .functor AND 99, L_0x1d5f630, L_0x1d5f860, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1d5fd50 .functor OR 100, v0x1d5bf40_0, L_0x1d5fbd0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1d602f0 .functor XOR 1, L_0x1d5ff50, L_0x1d60040, C4<0>, C4<0>;
L_0x1d60640 .functor XOR 100, v0x1d5bf40_0, L_0x1d60500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1d5c370_0 .net *"_ivl_1", 98 0, L_0x1d5f630;  1 drivers
v0x1d5c430_0 .net *"_ivl_12", 99 0, L_0x1d5fbd0;  1 drivers
v0x1d5c510_0 .net *"_ivl_14", 98 0, L_0x1d5fb30;  1 drivers
L_0x7fdefc4590f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d5c600_0 .net *"_ivl_16", 0 0, L_0x7fdefc4590f0;  1 drivers
v0x1d5c6e0_0 .net *"_ivl_18", 99 0, L_0x1d5fd50;  1 drivers
v0x1d5c810_0 .net *"_ivl_23", 0 0, L_0x1d5ff50;  1 drivers
v0x1d5c8f0_0 .net *"_ivl_25", 0 0, L_0x1d60040;  1 drivers
v0x1d5c9d0_0 .net *"_ivl_26", 0 0, L_0x1d602f0;  1 drivers
v0x1d5cab0_0 .net *"_ivl_28", 99 0, L_0x1d60500;  1 drivers
v0x1d5cc20_0 .net *"_ivl_3", 98 0, L_0x1d5f6d0;  1 drivers
v0x1d5cd00_0 .net *"_ivl_30", 98 0, L_0x1d60400;  1 drivers
L_0x7fdefc459138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d5cde0_0 .net *"_ivl_32", 0 0, L_0x7fdefc459138;  1 drivers
v0x1d5cec0_0 .net *"_ivl_34", 99 0, L_0x1d60640;  1 drivers
v0x1d5cfa0_0 .net *"_ivl_36", 100 0, L_0x1d60700;  1 drivers
v0x1d5d080_0 .net *"_ivl_4", 98 0, L_0x1d5f860;  1 drivers
v0x1d5d160_0 .net *"_ivl_6", 97 0, L_0x1d5f770;  1 drivers
L_0x7fdefc4590a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d5d240_0 .net *"_ivl_8", 0 0, L_0x7fdefc4590a8;  1 drivers
v0x1d5d320_0 .net "in", 99 0, v0x1d5bf40_0;  alias, 1 drivers
v0x1d5d3e0_0 .net "out_any", 99 1, L_0x1d5fe10;  alias, 1 drivers
v0x1d5d4c0_0 .net "out_both", 98 0, L_0x1d5f9d0;  alias, 1 drivers
v0x1d5d5a0_0 .net "out_different", 99 0, L_0x1d608b0;  alias, 1 drivers
L_0x1d5f630 .part v0x1d5bf40_0, 0, 99;
L_0x1d5f6d0 .part v0x1d5bf40_0, 1, 99;
L_0x1d5f770 .part L_0x1d5f6d0, 0, 98;
L_0x1d5f860 .concat [ 1 98 0 0], L_0x7fdefc4590a8, L_0x1d5f770;
L_0x1d5fb30 .part v0x1d5bf40_0, 0, 99;
L_0x1d5fbd0 .concat [ 1 99 0 0], L_0x7fdefc4590f0, L_0x1d5fb30;
L_0x1d5fe10 .part L_0x1d5fd50, 0, 99;
L_0x1d5ff50 .part v0x1d5bf40_0, 0, 1;
L_0x1d60040 .part v0x1d5bf40_0, 99, 1;
L_0x1d60400 .part v0x1d5bf40_0, 0, 99;
L_0x1d60500 .concat [ 1 99 0 0], L_0x7fdefc459138, L_0x1d60400;
L_0x1d60700 .concat [ 100 1 0 0], L_0x1d60640, L_0x1d602f0;
L_0x1d608b0 .part L_0x1d60700, 0, 100;
S_0x1d5d700 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1d11d00;
 .timescale -12 -12;
E_0x1d0ea20 .event anyedge, v0x1d5e580_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d5e580_0;
    %nor/r;
    %assign/vec4 v0x1d5e580_0, 0;
    %wait E_0x1d0ea20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d5bc50;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1d5bf40_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d24d40;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1d5bf40_0, 0;
    %wait E_0x1d24430;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1d5bf40_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1d11d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d5deb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d5e580_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1d11d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d5deb0_0;
    %inv;
    %store/vec4 v0x1d5deb0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1d11d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d5be60_0, v0x1d5e820_0, v0x1d5df50_0, v0x1d5e250_0, v0x1d5e180_0, v0x1d5e0b0_0, v0x1d5dff0_0, v0x1d5e3f0_0, v0x1d5e320_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1d11d00;
T_5 ;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1d11d00;
T_6 ;
    %wait E_0x1d248b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d5e4c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5e4c0_0, 4, 32;
    %load/vec4 v0x1d5e640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5e4c0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d5e4c0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5e4c0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1d5e250_0;
    %load/vec4 v0x1d5e250_0;
    %load/vec4 v0x1d5e180_0;
    %xor;
    %load/vec4 v0x1d5e250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5e4c0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5e4c0_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x1d5e0b0_0;
    %load/vec4 v0x1d5e0b0_0;
    %load/vec4 v0x1d5dff0_0;
    %xor;
    %load/vec4 v0x1d5e0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5e4c0_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5e4c0_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x1d5e3f0_0;
    %load/vec4 v0x1d5e3f0_0;
    %load/vec4 v0x1d5e320_0;
    %xor;
    %load/vec4 v0x1d5e3f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5e4c0_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x1d5e4c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5e4c0_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/gatesv100/iter5/response0/top_module.sv";
