binari adder circuit asymptot minimum depth linear size fan stephan held sophi theresa spirkl institut discret mathemat univers bonn princeton univers consid problem construct fast small binari adder circuit adder kogg stone adder consid fastest comput carri bit bit number power depth logic gate size fan out bound fan out avoid lead insert repeat repow signal addit depth physic implement depth bound kogg stone adder factor lower bound bound achiev asymptot separ construct brent krapchenko construct bound fan size adder linear size linear fan paper introduc famili adder asymptot optimum depth linear size fan bound introduct binari addend denot bit sum bit logic circuit call adder comput logic circuit empti connect acycl direct graph consist node gate incom outgo edg input outgo edg incom edg output exact incom edg outgo edg gate repres bit boolean function xor negat small exampl side figur main characterist adder design depth size fan circuit depth defin maximum length direct path logic circuit measur speed lower depth faster adder size total number gate circuit measur space power consumpt adder aim minim fan maximum number outgo edg vertex high fan out increas delay requir addit repeat gate implement ident function physic design compar depth adder circuit fan consid well will focus usual fan bound circuit higher fan out transform fan circuit replac high fanout interconnect balanc binari repeat tree under graph tree gate repeat gate increas size linear depth logarithm fan consid depth measur speed common practic logic synthesi sim plifi aspect physic hardwar cmos technolog nand gate faster gate effici implement exist integr multi input invers gate invers gate assum technolog map step translat adder circuit logic synthesi logic gate best technol ogi despit simplic depth base model core program bonnlog refin carri bit circuit integr current ibm microprocessor design flow exist adder notion generat propag signal posit comput generat signal propag signal defin denot binari xor function carri bit posit comput recurs carri bit posit bit input assum case exact bit carri bit posit carri bit repres carri assum carri bit call carri carri bit comput output prepar constant depth linear size fan input fan carri bit binari addit reduc problem comput carri bit convent will omit preparatori step consid circuit yjxi xjyi prefix gate under logic circuit kogg stone prefix graph figur prefix graph adder circuit comput expand recurs formula equat logic circuit path altern gate correspond long addit method linear depth prefix graph adder adder practic defin pair binari oper prefix oper circuit comput implement logic circuit consist three gate depth figur allow comput carri bit prefix formula problem construct adder reduc find circuit gate small depth size comput prefix associ oper sklanski develop prefix gate graph minimum depth size high fan kogg stone introduc recurs doubl algorithm lead prefix graph depth fan figur will variant describ detail max graph level level comput input prefix recurs formula prefix sequenc consecut input comput previous level fan bound intermedi result exact upper half lower half express form note repeat gate introduc duplic intermedi duplic pass gate input empti blue box figur kogg stone parallel prefix graph minim depth fan hand linear number gate level total size term prefix gate ladner fischer construct prefix graph depth high fan brent kung linear size prefix graph fan depth construct final han carlson emb kogg stone adder brent kung adder achiev trade depth size lower bound trade size depth prefix graph prefix graph prefix comput respect associ oper fact will construct prefix graph oper implement gate turn prefix graph adder logic circuit addit depth logic circuit depth prefix graph number logic gate three time number prefix gate prefix gate implement figur prefix graph adder depth under logic circuit minim logic gate depth logic gate golden adder size asymptot attain depth bound describ high fan prefix graph adder input redund depth adder circuit input gate attain balanc binari tree input leav adder base prefix graph bound asymptot tight krapchenko adder depth brent approxim scheme singl carri bit circuit attain asymptot depth asymptot approxim scheme rautenbach szegedi werber work uniform input arriv time depth bound best depth singl carri bit circuit grinchuk address overlay circuit carri bit bound size fan adder base circuit problem share intermedi creat high fan out krapchenko present adder asymptot optimum depth linear size refin small fan linear contribut paper famili adder asymptot optimum depth linear size fan bound theorem bit number logic circuit comput sum gate fan fan depth log size rest paper organ develop famili adder asymp totic minimum depth fan super linear size reduct adder transform adder linear size asymptot depth prove theorem asymptot optimum depth fan denot propag generat signal sequenc indic adder base prefix gate kogg stone brent kung impos common topolog structur comput intermedi sequenc brent hand comput sequenc generat propag signal separ larger block combin extend idea kogg stone brent construct adder comput carri bit asymptot minimum depth fan size will linear size chosen central idea generat faster adder multi fan call high radix subcircuit kogg stone prefix graph prefix gate figur fan gate fan number level reduc difficulti approach radix logic gate subcircuit realiz intern input logic gate fan bound higher radix requir duplic intermedi solut time number time level accomplish consid comput generat propag sequenc separ adder consist global kogg stone type prefix graph graph input gate comput propag signal prefix graph graph input subcircuit arrang kogg stone graph comput generat carri signal graph modifi duplic intermedi time construct obey fan bound multi input generat gate introduc multi input generat gate main build block comput generat signal propag generat pair multi input generat gate comput generat signal input pair input pair adder intermedi multi input generat gate output result reus signal time contrast input prefix gate comput multi input generat gate comput propag signal figur input output generat gate input pair requir propag signal will comput separ prefix graph describ figur exampl multi input generat gate input essenti comput disjunct normal form comput minterm disjunct term comput kogg stone suffix graph aris kogg stone prefix graph revers order input singl stage red gate conclud comput minterm final comput disjunct balanc binari tree dupli cate time balanc repeat tree duplic row gate figur formal imi conjunct minterm level comput signal form previous level comput copi preced signal time ensur fan level will comput copi level gate lemma multi input generat gate generat propag pair input output consist intern logic gate fan depth propag input depth generat input proof term comput kogg stone suffix graph blue yellow gate figur size figur augment kogg stone prefix graph level red gate conclud comput minterm final green gate comput disjunct time total gate construct gate fan larger depth suffix graph red gate disjunct yield desir depth propag input generat input augment kogg stone prefix graph second compon construct augment kogg stone prefix graph comput provid output time construct ordinari kogg stone prefix graph prefix oper simpl gate consist level level comput input prefix prefix sequenc consecut input comput previous level level time violat fan bound start input insert row repeat level gate allow repeat input level read signal gate repeat construct figur extract output red arrow block row gate will useless hatch gate figur reduc size duplic output signal output add repeat gate vertic balanc binari tree duplic signal time simplic repeat hidden figur lemma total size augment kogg stone prefix graph proof binari repeat tree output consist repeat sum repeat repeat tree remain construct consist row row gate row repeat gate sum gate altogeth circuit gate lemma signal time depth proof function correct clear construct depth signal bottom block depth subsequ duplic copi repeat tree depth desir depth multi input generat adder describ multi input generat adder consist augment kogg stone prefix graph previous circuit compos multi input generat gate radix kogg stone adder construct row multi input generat gate repeat tree figur multi input generat gate level comput formula yellow circuit figur comput carri multi input generat gate input generat signal previous level propag signal augment kogg stone prefix graph blue squar figur comput previous level level suffici duplic signal time balanc binari repeat tree level intermedi generat signal will time level augment kogg stone prefix graph multi input generat gate provid signal time duplic generat signal input balanc binari repeat tree depth size level multi input generat gate duplic signal row gate comput singl output balanc binari tree gate depth lemma multi input generat adder bit obey fan bound nkr gate depth figur multi input multi output generat gate adder proof multi input generat gate copi input signal fan bound suffic observ hold augment kogg stone graph multi input generat gate lemma size augment kogg stone prefix graph size balanc binari tree duplic input generat signal remaind graph consist row input multi input generat gate repeat tree size repeat tree blue box figur size multi input generat gate size multi input generat gate row multi input gate duplic generat signal replac graph size tree size reduc size sum total size nkr simpler depth analysi assum input generat signal arriv delay depth generat propag input signal travers binari tree depth reach multi input generat gate generat signal depth propag signal depth row multi input generat gate depth max term maximum caus delay generat signal second term propag signal level propag signal time generat signal time propag signal arriv time unit correspond generat signal level signal arriv time unit induct level generat propag signal arriv depth higher level total depth adder log choos log receiv result corollari log multi input generat adder bit fan size log logn log log logn depth log log general log result theorem input pair circuit comput carri bit maximum fan depth size proof choos appli lemma size nkr inequ depth adder theorem larger add bit number exampl choos choos yield adder input output reduc size depth input adder method analysi refin notic column augment kogg stone prefix graph multi input gate graph comput output bit reduc size construct omit left half construct notic half lowest row multi input generat gate input input generat gate reduc depth process iter decreas round error incur theorem depth decreas achiev depth bound log asymptot optim lower bound adder input brent kung reduct step brent kung prefix graph figur brent kung step prefix graph linear size adder achiev linear size keep adder asymptot fastest adopt techniqu construct brent kung size reduct tool krapchenko brent kung step brent kung construct prefix graph recurs figur comput prefix pair definit construct prefix graph input correct prefix indic odd indic prefix correct prefix gate call input halv output correct brent kung step reduc instanc size factor increas depth construct size term logic gate appli brent kung step recurs brent kung prefix graph prefix gate depth logic gate depth optim compar low size fan bound input gate figur brent kung step paper brent kung brent kung adder base sole step adder adder prefix adder comput carri bit asymptot optim depth linear size fan hand linear well practic techniqu deriv reduct base refin brent kung step lemma krapchenko famili adder comput carri bit depth maximum fan size yjxi figur reduc output correct prefix gate refin brent kung step famili adder comput carri bit depth maximum fan max size size achiev depth maximum fan max proof main idea appli brent kung step construct remain adder adder famili figur situat simpl applic brent kung step achiev claim depth fan result addit input prefix gate will add prefix gate brent kung prefix graph addit logic gate logic gate omit propag signal comput pariti correct brent kung step reduc output prefix gate figur construct note comput carri bit aris posit gate brent kung step propag signal input brent kung step input pair three logic gate prefix gate reduct step note figur propag signal gate vertic gate prefix gate output repeat line exist upper half adder part depth pariti correct occur exclus lower half depth propag signal step requir brent kung prefix graph repeat distribut fan reduc maximum fan pariti correct gate figur fact refin brent kung step requir inner adder provid propag signal prefix graph adder provid allow multi input generat adder size depth bound state theorem omit row gate hatch gate figur augment kogg stone prefix graph lemma achiev trade off construct carri bit size turn linear size circuit asymptot depth depth guarante choos work prefix graph logic circuit exampl kogg stone prefix graph will size depth fan bound term prefix gate techniqu lemma essenti input prefix gate construct main result construct prefix gate adder asymptot minimum depth linear size fan combin theorem lemma adder asymptot minimum depth linear size obey fan bound theorem adder input size bound depth maximum fan proof appli lemma adder input theorem inner adder adder size depth theorem easili conclud main result theorem theorem bit number logic circuit comput sum gate fan fan depth log size conclus introduc full adder asymptot optimum depth linear size maximum fan asymptot fast smaller kogg stone adder consid fastest adder circuit well prefix graph adder small theorem will improv exist adder focus speed small omit size reduct size reduct lemma match depth kogg stone adder input improv input yield adder depth construct adder kogg stone will depth refer richard brent addit binari number ieee transact comput richard brent kung regular layout parallel adder comput ieee transact chatterje mishchenko brayton wang kam reduc structur bias technolog map ieee transact comput aid design integr cir cuit system faith fich bound parallel prefix circuit proceed annual acm symposium theori comput stoc acm gashkov grinchuk sergeev construct scheme adder small depth diskretnyi analiz issledovani operatsii ser russian english translat journal appli industri mathemat grinchuk sharpen upper bound adder compar depth diskretnyi analiz issledovani operatsii ser russian english translat journal appli industri mathemat tackdon han david carlson fast area effici vlsi adder ieee sympo sium comput arithmet stephan held sophi spirkl fast prefix adder uniform input arriv time keutzer kurt dagon technolog bind local optim dag match paper twenti year electron design autom acm simon knowl famili adder proceed ieee symposium comput arithmet peter kogg harold stone parallel algorithm effici solut general class recurr equat comput ieee transact comput krapchenko asymptot estim addit time parallel adder problemi kibernetiki russian english translat system theori res krapchenko possibl refin bound delay parallel adder diskretnyi analiz issledovani operatsii ser english translat journal appli industri mathemat richard ladner michael fischer parallel prefix comput journal acm jacm dieter rautenbach christian szegedi rgen werber asymptot optim boolean circuit function form arriv time report forschungsinstitut diskret mathematik univers bonn dieter rautenbach christian szegedi rgen werber cost optim alphabet code tree unequ letter cost european journal combinator igor sergeev complex parallel prefix circuit electron colloquium putat complex eccc jack sklanski condit sum addit logic electron comput ire transact ingo wegen complex boolean function wiley teubner rgen werber dieter rautenbach christian szegedi time optim restruc ture long combinatori path proceed ieee acm intern confer comput aid design 