library verilog;
use verilog.vl_types.all;
entity oneLogicCellGateLevel is
    port(
        A               : in     vl_logic;
        B               : in     vl_logic;
        s0              : in     vl_logic;
        s1              : in     vl_logic;
        D               : out    vl_logic
    );
end oneLogicCellGateLevel;
