$comment
	File created using the following command:
		vcd file aula8.msim.vcd -direction
$end
$date
	Sat May  7 20:27:00 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " endRAM [5] $end
$var wire 1 # endRAM [4] $end
$var wire 1 $ endRAM [3] $end
$var wire 1 % endRAM [2] $end
$var wire 1 & endRAM [1] $end
$var wire 1 ' endRAM [0] $end
$var wire 1 ( endROM [8] $end
$var wire 1 ) endROM [7] $end
$var wire 1 * endROM [6] $end
$var wire 1 + endROM [5] $end
$var wire 1 , endROM [4] $end
$var wire 1 - endROM [3] $end
$var wire 1 . endROM [2] $end
$var wire 1 / endROM [1] $end
$var wire 1 0 endROM [0] $end
$var wire 1 1 flaginha $end
$var wire 1 2 FPGA_RESET_N $end
$var wire 1 3 habFlaguinha $end
$var wire 1 4 HEX0 [6] $end
$var wire 1 5 HEX0 [5] $end
$var wire 1 6 HEX0 [4] $end
$var wire 1 7 HEX0 [3] $end
$var wire 1 8 HEX0 [2] $end
$var wire 1 9 HEX0 [1] $end
$var wire 1 : HEX0 [0] $end
$var wire 1 ; HEX1 [6] $end
$var wire 1 < HEX1 [5] $end
$var wire 1 = HEX1 [4] $end
$var wire 1 > HEX1 [3] $end
$var wire 1 ? HEX1 [2] $end
$var wire 1 @ HEX1 [1] $end
$var wire 1 A HEX1 [0] $end
$var wire 1 B HEX2 [6] $end
$var wire 1 C HEX2 [5] $end
$var wire 1 D HEX2 [4] $end
$var wire 1 E HEX2 [3] $end
$var wire 1 F HEX2 [2] $end
$var wire 1 G HEX2 [1] $end
$var wire 1 H HEX2 [0] $end
$var wire 1 I HEX3 [6] $end
$var wire 1 J HEX3 [5] $end
$var wire 1 K HEX3 [4] $end
$var wire 1 L HEX3 [3] $end
$var wire 1 M HEX3 [2] $end
$var wire 1 N HEX3 [1] $end
$var wire 1 O HEX3 [0] $end
$var wire 1 P HEX4 [6] $end
$var wire 1 Q HEX4 [5] $end
$var wire 1 R HEX4 [4] $end
$var wire 1 S HEX4 [3] $end
$var wire 1 T HEX4 [2] $end
$var wire 1 U HEX4 [1] $end
$var wire 1 V HEX4 [0] $end
$var wire 1 W HEX5 [6] $end
$var wire 1 X HEX5 [5] $end
$var wire 1 Y HEX5 [4] $end
$var wire 1 Z HEX5 [3] $end
$var wire 1 [ HEX5 [2] $end
$var wire 1 \ HEX5 [1] $end
$var wire 1 ] HEX5 [0] $end
$var wire 1 ^ KEY [3] $end
$var wire 1 _ KEY [2] $end
$var wire 1 ` KEY [1] $end
$var wire 1 a KEY [0] $end
$var wire 1 b LEDR [9] $end
$var wire 1 c LEDR [8] $end
$var wire 1 d LEDR [7] $end
$var wire 1 e LEDR [6] $end
$var wire 1 f LEDR [5] $end
$var wire 1 g LEDR [4] $end
$var wire 1 h LEDR [3] $end
$var wire 1 i LEDR [2] $end
$var wire 1 j LEDR [1] $end
$var wire 1 k LEDR [0] $end
$var wire 1 l SW [9] $end
$var wire 1 m SW [8] $end
$var wire 1 n SW [7] $end
$var wire 1 o SW [6] $end
$var wire 1 p SW [5] $end
$var wire 1 q SW [4] $end
$var wire 1 r SW [3] $end
$var wire 1 s SW [2] $end
$var wire 1 t SW [1] $end
$var wire 1 u SW [0] $end
$var wire 1 v teste_datain [7] $end
$var wire 1 w teste_datain [6] $end
$var wire 1 x teste_datain [5] $end
$var wire 1 y teste_datain [4] $end
$var wire 1 z teste_datain [3] $end
$var wire 1 { teste_datain [2] $end
$var wire 1 | teste_datain [1] $end
$var wire 1 } teste_datain [0] $end
$var wire 1 ~ teste_hab $end
$var wire 1 !! ula_ain [7] $end
$var wire 1 "! ula_ain [6] $end
$var wire 1 #! ula_ain [5] $end
$var wire 1 $! ula_ain [4] $end
$var wire 1 %! ula_ain [3] $end
$var wire 1 &! ula_ain [2] $end
$var wire 1 '! ula_ain [1] $end
$var wire 1 (! ula_ain [0] $end
$var wire 1 )! ula_bin [7] $end
$var wire 1 *! ula_bin [6] $end
$var wire 1 +! ula_bin [5] $end
$var wire 1 ,! ula_bin [4] $end
$var wire 1 -! ula_bin [3] $end
$var wire 1 .! ula_bin [2] $end
$var wire 1 /! ula_bin [1] $end
$var wire 1 0! ula_bin [0] $end
$var wire 1 1! ula_out [7] $end
$var wire 1 2! ula_out [6] $end
$var wire 1 3! ula_out [5] $end
$var wire 1 4! ula_out [4] $end
$var wire 1 5! ula_out [3] $end
$var wire 1 6! ula_out [2] $end
$var wire 1 7! ula_out [1] $end
$var wire 1 8! ula_out [0] $end
$var wire 1 9! valorDado [7] $end
$var wire 1 :! valorDado [6] $end
$var wire 1 ;! valorDado [5] $end
$var wire 1 <! valorDado [4] $end
$var wire 1 =! valorDado [3] $end
$var wire 1 >! valorDado [2] $end
$var wire 1 ?! valorDado [1] $end
$var wire 1 @! valorDado [0] $end

$scope module i1 $end
$var wire 1 A! gnd $end
$var wire 1 B! vcc $end
$var wire 1 C! unknown $end
$var wire 1 D! devoe $end
$var wire 1 E! devclrn $end
$var wire 1 F! devpor $end
$var wire 1 G! ww_devoe $end
$var wire 1 H! ww_devclrn $end
$var wire 1 I! ww_devpor $end
$var wire 1 J! ww_endROM [8] $end
$var wire 1 K! ww_endROM [7] $end
$var wire 1 L! ww_endROM [6] $end
$var wire 1 M! ww_endROM [5] $end
$var wire 1 N! ww_endROM [4] $end
$var wire 1 O! ww_endROM [3] $end
$var wire 1 P! ww_endROM [2] $end
$var wire 1 Q! ww_endROM [1] $end
$var wire 1 R! ww_endROM [0] $end
$var wire 1 S! ww_endRAM [5] $end
$var wire 1 T! ww_endRAM [4] $end
$var wire 1 U! ww_endRAM [3] $end
$var wire 1 V! ww_endRAM [2] $end
$var wire 1 W! ww_endRAM [1] $end
$var wire 1 X! ww_endRAM [0] $end
$var wire 1 Y! ww_valorDado [7] $end
$var wire 1 Z! ww_valorDado [6] $end
$var wire 1 [! ww_valorDado [5] $end
$var wire 1 \! ww_valorDado [4] $end
$var wire 1 ]! ww_valorDado [3] $end
$var wire 1 ^! ww_valorDado [2] $end
$var wire 1 _! ww_valorDado [1] $end
$var wire 1 `! ww_valorDado [0] $end
$var wire 1 a! ww_LEDR [9] $end
$var wire 1 b! ww_LEDR [8] $end
$var wire 1 c! ww_LEDR [7] $end
$var wire 1 d! ww_LEDR [6] $end
$var wire 1 e! ww_LEDR [5] $end
$var wire 1 f! ww_LEDR [4] $end
$var wire 1 g! ww_LEDR [3] $end
$var wire 1 h! ww_LEDR [2] $end
$var wire 1 i! ww_LEDR [1] $end
$var wire 1 j! ww_LEDR [0] $end
$var wire 1 k! ww_SW [9] $end
$var wire 1 l! ww_SW [8] $end
$var wire 1 m! ww_SW [7] $end
$var wire 1 n! ww_SW [6] $end
$var wire 1 o! ww_SW [5] $end
$var wire 1 p! ww_SW [4] $end
$var wire 1 q! ww_SW [3] $end
$var wire 1 r! ww_SW [2] $end
$var wire 1 s! ww_SW [1] $end
$var wire 1 t! ww_SW [0] $end
$var wire 1 u! ww_teste_datain [7] $end
$var wire 1 v! ww_teste_datain [6] $end
$var wire 1 w! ww_teste_datain [5] $end
$var wire 1 x! ww_teste_datain [4] $end
$var wire 1 y! ww_teste_datain [3] $end
$var wire 1 z! ww_teste_datain [2] $end
$var wire 1 {! ww_teste_datain [1] $end
$var wire 1 |! ww_teste_datain [0] $end
$var wire 1 }! ww_teste_hab $end
$var wire 1 ~! ww_KEY [3] $end
$var wire 1 !" ww_KEY [2] $end
$var wire 1 "" ww_KEY [1] $end
$var wire 1 #" ww_KEY [0] $end
$var wire 1 $" ww_habFlaguinha $end
$var wire 1 %" ww_FPGA_RESET_N $end
$var wire 1 &" ww_HEX0 [6] $end
$var wire 1 '" ww_HEX0 [5] $end
$var wire 1 (" ww_HEX0 [4] $end
$var wire 1 )" ww_HEX0 [3] $end
$var wire 1 *" ww_HEX0 [2] $end
$var wire 1 +" ww_HEX0 [1] $end
$var wire 1 ," ww_HEX0 [0] $end
$var wire 1 -" ww_HEX1 [6] $end
$var wire 1 ." ww_HEX1 [5] $end
$var wire 1 /" ww_HEX1 [4] $end
$var wire 1 0" ww_HEX1 [3] $end
$var wire 1 1" ww_HEX1 [2] $end
$var wire 1 2" ww_HEX1 [1] $end
$var wire 1 3" ww_HEX1 [0] $end
$var wire 1 4" ww_HEX2 [6] $end
$var wire 1 5" ww_HEX2 [5] $end
$var wire 1 6" ww_HEX2 [4] $end
$var wire 1 7" ww_HEX2 [3] $end
$var wire 1 8" ww_HEX2 [2] $end
$var wire 1 9" ww_HEX2 [1] $end
$var wire 1 :" ww_HEX2 [0] $end
$var wire 1 ;" ww_HEX3 [6] $end
$var wire 1 <" ww_HEX3 [5] $end
$var wire 1 =" ww_HEX3 [4] $end
$var wire 1 >" ww_HEX3 [3] $end
$var wire 1 ?" ww_HEX3 [2] $end
$var wire 1 @" ww_HEX3 [1] $end
$var wire 1 A" ww_HEX3 [0] $end
$var wire 1 B" ww_HEX4 [6] $end
$var wire 1 C" ww_HEX4 [5] $end
$var wire 1 D" ww_HEX4 [4] $end
$var wire 1 E" ww_HEX4 [3] $end
$var wire 1 F" ww_HEX4 [2] $end
$var wire 1 G" ww_HEX4 [1] $end
$var wire 1 H" ww_HEX4 [0] $end
$var wire 1 I" ww_HEX5 [6] $end
$var wire 1 J" ww_HEX5 [5] $end
$var wire 1 K" ww_HEX5 [4] $end
$var wire 1 L" ww_HEX5 [3] $end
$var wire 1 M" ww_HEX5 [2] $end
$var wire 1 N" ww_HEX5 [1] $end
$var wire 1 O" ww_HEX5 [0] $end
$var wire 1 P" ww_flaginha $end
$var wire 1 Q" ww_ula_ain [7] $end
$var wire 1 R" ww_ula_ain [6] $end
$var wire 1 S" ww_ula_ain [5] $end
$var wire 1 T" ww_ula_ain [4] $end
$var wire 1 U" ww_ula_ain [3] $end
$var wire 1 V" ww_ula_ain [2] $end
$var wire 1 W" ww_ula_ain [1] $end
$var wire 1 X" ww_ula_ain [0] $end
$var wire 1 Y" ww_ula_bin [7] $end
$var wire 1 Z" ww_ula_bin [6] $end
$var wire 1 [" ww_ula_bin [5] $end
$var wire 1 \" ww_ula_bin [4] $end
$var wire 1 ]" ww_ula_bin [3] $end
$var wire 1 ^" ww_ula_bin [2] $end
$var wire 1 _" ww_ula_bin [1] $end
$var wire 1 `" ww_ula_bin [0] $end
$var wire 1 a" ww_ula_out [7] $end
$var wire 1 b" ww_ula_out [6] $end
$var wire 1 c" ww_ula_out [5] $end
$var wire 1 d" ww_ula_out [4] $end
$var wire 1 e" ww_ula_out [3] $end
$var wire 1 f" ww_ula_out [2] $end
$var wire 1 g" ww_ula_out [1] $end
$var wire 1 h" ww_ula_out [0] $end
$var wire 1 i" ww_CLOCK_50 $end
$var wire 1 j" \SW[8]~input_o\ $end
$var wire 1 k" \SW[9]~input_o\ $end
$var wire 1 l" \KEY[2]~input_o\ $end
$var wire 1 m" \SW[0]~input_o\ $end
$var wire 1 n" \KEY[1]~input_o\ $end
$var wire 1 o" \SW[1]~input_o\ $end
$var wire 1 p" \SW[4]~input_o\ $end
$var wire 1 q" \SW[5]~input_o\ $end
$var wire 1 r" \SW[7]~input_o\ $end
$var wire 1 s" \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 t" \CLOCK_50~input_o\ $end
$var wire 1 u" \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 v" \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 w" \CPU|PC_INC|Add0~2\ $end
$var wire 1 x" \CPU|PC_INC|Add0~5_sumout\ $end
$var wire 1 y" \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 z" \CPU|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 {" \CPU|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 |" \ROM|memROM~9_combout\ $end
$var wire 1 }" \ROM|memROM~10_combout\ $end
$var wire 1 ~" \CPU|DECODER|Equal1~3_combout\ $end
$var wire 1 !# \CPU|DECODER|Equal1~0_combout\ $end
$var wire 1 "# \CPU|DECODER|operacao~0_combout\ $end
$var wire 1 ## \CPU|DECODER|Equal1~2_combout\ $end
$var wire 1 $# \CPU|DECODER|operacao~1_combout\ $end
$var wire 1 %# \CPU|DECODER|Equal1~1_combout\ $end
$var wire 1 &# \ROM|memROM~17_combout\ $end
$var wire 1 '# \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 (# \ROM|memROM~6_combout\ $end
$var wire 1 )# \ROM|memROM~7_combout\ $end
$var wire 1 *# \CPU|PC_INC|Add0~26\ $end
$var wire 1 +# \CPU|PC_INC|Add0~29_sumout\ $end
$var wire 1 ,# \CPU|DECODER|Equal1~5_combout\ $end
$var wire 1 -# \CPU|MUX_DESVIO|saida_MUX[7]~7_combout\ $end
$var wire 1 .# \CPU|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 /# \CPU|PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 0# \CPU|PC_INC|Add0~30\ $end
$var wire 1 1# \CPU|PC_INC|Add0~33_sumout\ $end
$var wire 1 2# \ROM|memROM~14_combout\ $end
$var wire 1 3# \ROM|memROM~16_combout\ $end
$var wire 1 4# \CPU|MUX_DESVIO|saida_MUX[8]~8_combout\ $end
$var wire 1 5# \ROM|memROM~3_combout\ $end
$var wire 1 6# \ROM|memROM~1_combout\ $end
$var wire 1 7# \ROM|memROM~13_combout\ $end
$var wire 1 8# \habRESET~0_combout\ $end
$var wire 1 9# \habRESET~1_combout\ $end
$var wire 1 :# \bufferSW8|saida[1]~7_combout\ $end
$var wire 1 ;# \ROM|memROM~15_combout\ $end
$var wire 1 <# \RAM|dado_out~1_combout\ $end
$var wire 1 =# \CPU|ULA|Equal1~0_combout\ $end
$var wire 1 ># \bufferSW8|saida[7]~17_combout\ $end
$var wire 1 ?# \RAM|ram~552_combout\ $end
$var wire 1 @# \RAM|ram~37_q\ $end
$var wire 1 A# \RAM|ram~551_combout\ $end
$var wire 1 B# \RAM|ram~21_q\ $end
$var wire 1 C# \RAM|ram~550_combout\ $end
$var wire 1 D# \RAM|ram~29_q\ $end
$var wire 1 E# \RAM|ram~541_combout\ $end
$var wire 1 F# \RAM|ram~557_combout\ $end
$var wire 1 G# \RAM|ram~542_combout\ $end
$var wire 1 H# \bufferSW8|saida[6]~16_combout\ $end
$var wire 1 I# \RAM|ram~28_q\ $end
$var wire 1 J# \RAM|ram~539_combout\ $end
$var wire 1 K# \RAM|ram~20_q\ $end
$var wire 1 L# \RAM|ram~36_q\ $end
$var wire 1 M# \RAM|ram~537_combout\ $end
$var wire 1 N# \RAM|ram~538_combout\ $end
$var wire 1 O# \RAM|ram~540_combout\ $end
$var wire 1 P# \bufferSW8|saida[5]~15_combout\ $end
$var wire 1 Q# \RAM|ram~19_q\ $end
$var wire 1 R# \RAM|ram~27_q\ $end
$var wire 1 S# \RAM|ram~561_combout\ $end
$var wire 1 T# \RAM|ram~35_q\ $end
$var wire 1 U# \RAM|ram~535_combout\ $end
$var wire 1 V# \RAM|ram~536_combout\ $end
$var wire 1 W# \bufferSW8|saida[4]~14_combout\ $end
$var wire 1 X# \RAM|ram~18_q\ $end
$var wire 1 Y# \RAM|ram~26_q\ $end
$var wire 1 Z# \RAM|ram~34_q\ $end
$var wire 1 [# \RAM|ram~533_combout\ $end
$var wire 1 \# \RAM|ram~565_combout\ $end
$var wire 1 ]# \RAM|ram~534_combout\ $end
$var wire 1 ^# \bufferSW8|saida[3]~13_combout\ $end
$var wire 1 _# \RAM|ram~33_q\ $end
$var wire 1 `# \RAM|ram~17_q\ $end
$var wire 1 a# \RAM|ram~569_combout\ $end
$var wire 1 b# \RAM|ram~25_q\ $end
$var wire 1 c# \RAM|ram~531_combout\ $end
$var wire 1 d# \RAM|ram~532_combout\ $end
$var wire 1 e# \bufferSW8|saida[2]~12_combout\ $end
$var wire 1 f# \RAM|ram~32_q\ $end
$var wire 1 g# \RAM|ram~16_q\ $end
$var wire 1 h# \RAM|ram~24_q\ $end
$var wire 1 i# \RAM|ram~528_combout\ $end
$var wire 1 j# \RAM|ram~529_combout\ $end
$var wire 1 k# \RAM|ram~530_combout\ $end
$var wire 1 l# \bufferSW8|saida[1]~11_combout\ $end
$var wire 1 m# \FPGA_RESET_N~input_o\ $end
$var wire 1 n# \habKEY0~0_combout\ $end
$var wire 1 o# \bufferRESET|saida[0]~0_combout\ $end
$var wire 1 p# \RAM|dado_out[0]~2_combout\ $end
$var wire 1 q# \RAM|ram~31_q\ $end
$var wire 1 r# \RAM|ram~546_combout\ $end
$var wire 1 s# \RAM|ram~548_combout\ $end
$var wire 1 t# \RAM|ram~23_q\ $end
$var wire 1 u# \RAM|ram~15_q\ $end
$var wire 1 v# \RAM|ram~547_combout\ $end
$var wire 1 w# \RAM|ram~549_combout\ $end
$var wire 1 x# \RAM|ram~527_combout\ $end
$var wire 1 y# \KEY[3]~input_o\ $end
$var wire 1 z# \ADDR_511~0_combout\ $end
$var wire 1 {# \bufferKEY3|saida[0]~0_combout\ $end
$var wire 1 |# \KEY[0]~input_o\ $end
$var wire 1 }# \detectorSub0|saidaQ~0_combout\ $end
$var wire 1 ~# \detectorSub0|saidaQ~q\ $end
$var wire 1 !$ \detectorSub0|saida~combout\ $end
$var wire 1 "$ \FF_Debouncer|DOUT~feeder_combout\ $end
$var wire 1 #$ \CPU|DECODER|Equal1~4_combout\ $end
$var wire 1 $$ \ROM|memROM~4_combout\ $end
$var wire 1 %$ \ADDR_511~1_combout\ $end
$var wire 1 &$ \ADDR_511~combout\ $end
$var wire 1 '$ \FF_Debouncer|DOUT~q\ $end
$var wire 1 ($ \RAM|dado_out[0]~6_combout\ $end
$var wire 1 )$ \RAM|dado_out[0]~5_combout\ $end
$var wire 1 *$ \CPU|ULA|Add0~34_cout\ $end
$var wire 1 +$ \CPU|ULA|Add0~1_sumout\ $end
$var wire 1 ,$ \FF_Debouncer|DOUT~DUPLICATE_q\ $end
$var wire 1 -$ \CPU|MUX_ULA|saida_MUX[0]~9_combout\ $end
$var wire 1 .$ \CPU|MUX_ULA|saida_MUX[0]~8_combout\ $end
$var wire 1 /$ \CPU|MUX_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 0$ \CPU|ULA|Add0~2\ $end
$var wire 1 1$ \CPU|ULA|Add0~5_sumout\ $end
$var wire 1 2$ \CPU|MUX_ULA|saida_MUX[1]~1_combout\ $end
$var wire 1 3$ \CPU|ULA|Add0~6\ $end
$var wire 1 4$ \CPU|ULA|Add0~9_sumout\ $end
$var wire 1 5$ \SW[2]~input_o\ $end
$var wire 1 6$ \bufferSW8|saida[2]~8_combout\ $end
$var wire 1 7$ \CPU|MUX_ULA|saida_MUX[2]~2_combout\ $end
$var wire 1 8$ \CPU|ULA|Add0~10\ $end
$var wire 1 9$ \CPU|ULA|Add0~13_sumout\ $end
$var wire 1 :$ \SW[3]~input_o\ $end
$var wire 1 ;$ \bufferSW8|saida[3]~9_combout\ $end
$var wire 1 <$ \CPU|MUX_ULA|saida_MUX[3]~3_combout\ $end
$var wire 1 =$ \CPU|ULA|Add0~14\ $end
$var wire 1 >$ \CPU|ULA|Add0~17_sumout\ $end
$var wire 1 ?$ \CPU|MUX_ULA|saida_MUX[4]~4_combout\ $end
$var wire 1 @$ \CPU|ULA|Add0~18\ $end
$var wire 1 A$ \CPU|ULA|Add0~21_sumout\ $end
$var wire 1 B$ \CPU|MUX_ULA|saida_MUX[5]~5_combout\ $end
$var wire 1 C$ \CPU|ULA|Add0~22\ $end
$var wire 1 D$ \CPU|ULA|Add0~25_sumout\ $end
$var wire 1 E$ \SW[6]~input_o\ $end
$var wire 1 F$ \bufferSW8|saida[6]~10_combout\ $end
$var wire 1 G$ \CPU|MUX_ULA|saida_MUX[6]~6_combout\ $end
$var wire 1 H$ \CPU|ULA|Add0~26\ $end
$var wire 1 I$ \CPU|ULA|Add0~29_sumout\ $end
$var wire 1 J$ \RAM|ram~22_q\ $end
$var wire 1 K$ \RAM|ram~543_combout\ $end
$var wire 1 L$ \RAM|ram~30_q\ $end
$var wire 1 M$ \RAM|ram~544_combout\ $end
$var wire 1 N$ \RAM|ram~38_q\ $end
$var wire 1 O$ \RAM|ram~553_combout\ $end
$var wire 1 P$ \RAM|ram~545_combout\ $end
$var wire 1 Q$ \CPU|MUX_ULA|saida_MUX[7]~7_combout\ $end
$var wire 1 R$ \CPU|ULA|saida[7]~7_combout\ $end
$var wire 1 S$ \CPU|FLAGer|DOUT~1_combout\ $end
$var wire 1 T$ \CPU|ULA|saida[6]~6_combout\ $end
$var wire 1 U$ \CPU|FLAGer|DOUT~2_combout\ $end
$var wire 1 V$ \CPU|FLAGer|DOUT~3_combout\ $end
$var wire 1 W$ \CPU|FLAGer|DOUT~0_combout\ $end
$var wire 1 X$ \CPU|FLAGer|DOUT~q\ $end
$var wire 1 Y$ \CPU|PC|DOUT[7]~2_combout\ $end
$var wire 1 Z$ \CPU|PC_INC|Add0~6\ $end
$var wire 1 [$ \CPU|PC_INC|Add0~10\ $end
$var wire 1 \$ \CPU|PC_INC|Add0~14\ $end
$var wire 1 ]$ \CPU|PC_INC|Add0~17_sumout\ $end
$var wire 1 ^$ \CPU|MUX_DESVIO|saida_MUX[4]~4_combout\ $end
$var wire 1 _$ \CPU|PC_INC|Add0~18\ $end
$var wire 1 `$ \CPU|PC_INC|Add0~22\ $end
$var wire 1 a$ \CPU|PC_INC|Add0~25_sumout\ $end
$var wire 1 b$ \CPU|MUX_DESVIO|saida_MUX[6]~6_combout\ $end
$var wire 1 c$ \ROM|memROM~0_combout\ $end
$var wire 1 d$ \ROM|memROM~5_combout\ $end
$var wire 1 e$ \CPU|PC_INC|Add0~13_sumout\ $end
$var wire 1 f$ \CPU|MUX_DESVIO|saida_MUX[3]~3_combout\ $end
$var wire 1 g$ \ROM|memROM~8_combout\ $end
$var wire 1 h$ \CPU|PC_INC|Add0~21_sumout\ $end
$var wire 1 i$ \CPU|MUX_DESVIO|saida_MUX[5]~5_combout\ $end
$var wire 1 j$ \ROM|memROM~11_combout\ $end
$var wire 1 k$ \CPU|PC|DOUT[0]~0_combout\ $end
$var wire 1 l$ \CPU|PC_INC|Add0~9_sumout\ $end
$var wire 1 m$ \CPU|MUX_DESVIO|saida_MUX[2]~2_combout\ $end
$var wire 1 n$ \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 o$ \ROM|memROM~2_combout\ $end
$var wire 1 p$ \CPU|MUX_DESVIO|saida_MUX[1]~1_combout\ $end
$var wire 1 q$ \ROM|memROM~12_combout\ $end
$var wire 1 r$ \CPU|PC|DOUT[0]~1_combout\ $end
$var wire 1 s$ \CPU|PC_INC|Add0~1_sumout\ $end
$var wire 1 t$ \CPU|MUX_DESVIO|saida_MUX[0]~0_combout\ $end
$var wire 1 u$ \CPU|DECODER|habAcumulador~0_combout\ $end
$var wire 1 v$ \habKEY0~1_combout\ $end
$var wire 1 w$ \RAM|dado_out[0]~3_combout\ $end
$var wire 1 x$ \RAM|dado_out[0]~4_combout\ $end
$var wire 1 y$ \decoderBlock|Equal3~0_combout\ $end
$var wire 1 z$ \habLEDconj~0_combout\ $end
$var wire 1 {$ \FFLED8|DOUT~0_combout\ $end
$var wire 1 |$ \FFLED8|DOUT~q\ $end
$var wire 1 }$ \habHEX2~0_combout\ $end
$var wire 1 ~$ \FFLED9|DOUT~0_combout\ $end
$var wire 1 !% \FFLED9|DOUT~q\ $end
$var wire 1 "% \habHEX0~0_combout\ $end
$var wire 1 #% \HEX0_decoder|REG_4bits|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 $% \HEX0_decoder|REG_4bits|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 %% \HEX0_decoder|DECODER_7seg|rascSaida7seg[0]~0_combout\ $end
$var wire 1 &% \HEX0_decoder|DECODER_7seg|rascSaida7seg[1]~1_combout\ $end
$var wire 1 '% \HEX0_decoder|DECODER_7seg|rascSaida7seg[2]~2_combout\ $end
$var wire 1 (% \HEX0_decoder|DECODER_7seg|rascSaida7seg[3]~3_combout\ $end
$var wire 1 )% \HEX0_decoder|DECODER_7seg|rascSaida7seg[4]~4_combout\ $end
$var wire 1 *% \HEX0_decoder|DECODER_7seg|rascSaida7seg[5]~5_combout\ $end
$var wire 1 +% \HEX0_decoder|DECODER_7seg|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ,% \habHEX3~0_combout\ $end
$var wire 1 -% \HEX3_decoder|DECODER_7seg|rascSaida7seg[0]~0_combout\ $end
$var wire 1 .% \HEX3_decoder|DECODER_7seg|rascSaida7seg[1]~1_combout\ $end
$var wire 1 /% \HEX3_decoder|DECODER_7seg|rascSaida7seg[2]~2_combout\ $end
$var wire 1 0% \HEX3_decoder|DECODER_7seg|rascSaida7seg[3]~3_combout\ $end
$var wire 1 1% \HEX3_decoder|DECODER_7seg|rascSaida7seg[4]~4_combout\ $end
$var wire 1 2% \HEX3_decoder|DECODER_7seg|rascSaida7seg[5]~5_combout\ $end
$var wire 1 3% \HEX3_decoder|DECODER_7seg|rascSaida7seg[6]~6_combout\ $end
$var wire 1 4% \habHEX4~0_combout\ $end
$var wire 1 5% \HEX4_decoder|DECODER_7seg|rascSaida7seg[0]~0_combout\ $end
$var wire 1 6% \HEX4_decoder|DECODER_7seg|rascSaida7seg[1]~1_combout\ $end
$var wire 1 7% \HEX4_decoder|DECODER_7seg|rascSaida7seg[2]~2_combout\ $end
$var wire 1 8% \HEX4_decoder|DECODER_7seg|rascSaida7seg[3]~3_combout\ $end
$var wire 1 9% \HEX4_decoder|DECODER_7seg|rascSaida7seg[4]~4_combout\ $end
$var wire 1 :% \HEX4_decoder|DECODER_7seg|rascSaida7seg[5]~5_combout\ $end
$var wire 1 ;% \HEX4_decoder|DECODER_7seg|rascSaida7seg[6]~6_combout\ $end
$var wire 1 <% \CPU|ULA|saida[0]~0_combout\ $end
$var wire 1 =% \CPU|ULA|saida[1]~1_combout\ $end
$var wire 1 >% \CPU|ULA|saida[2]~2_combout\ $end
$var wire 1 ?% \CPU|ULA|saida[3]~3_combout\ $end
$var wire 1 @% \CPU|ULA|saida[4]~4_combout\ $end
$var wire 1 A% \CPU|ULA|saida[5]~5_combout\ $end
$var wire 1 B% \CPU|DECODER|saida\ [11] $end
$var wire 1 C% \CPU|DECODER|saida\ [10] $end
$var wire 1 D% \CPU|DECODER|saida\ [9] $end
$var wire 1 E% \CPU|DECODER|saida\ [8] $end
$var wire 1 F% \CPU|DECODER|saida\ [7] $end
$var wire 1 G% \CPU|DECODER|saida\ [6] $end
$var wire 1 H% \CPU|DECODER|saida\ [5] $end
$var wire 1 I% \CPU|DECODER|saida\ [4] $end
$var wire 1 J% \CPU|DECODER|saida\ [3] $end
$var wire 1 K% \CPU|DECODER|saida\ [2] $end
$var wire 1 L% \CPU|DECODER|saida\ [1] $end
$var wire 1 M% \CPU|DECODER|saida\ [0] $end
$var wire 1 N% \CPU|END_RETORNO|DOUT\ [8] $end
$var wire 1 O% \CPU|END_RETORNO|DOUT\ [7] $end
$var wire 1 P% \CPU|END_RETORNO|DOUT\ [6] $end
$var wire 1 Q% \CPU|END_RETORNO|DOUT\ [5] $end
$var wire 1 R% \CPU|END_RETORNO|DOUT\ [4] $end
$var wire 1 S% \CPU|END_RETORNO|DOUT\ [3] $end
$var wire 1 T% \CPU|END_RETORNO|DOUT\ [2] $end
$var wire 1 U% \CPU|END_RETORNO|DOUT\ [1] $end
$var wire 1 V% \CPU|END_RETORNO|DOUT\ [0] $end
$var wire 1 W% \HEX4_decoder|REG_4bits|DOUT\ [3] $end
$var wire 1 X% \HEX4_decoder|REG_4bits|DOUT\ [2] $end
$var wire 1 Y% \HEX4_decoder|REG_4bits|DOUT\ [1] $end
$var wire 1 Z% \HEX4_decoder|REG_4bits|DOUT\ [0] $end
$var wire 1 [% \CPU|REG_A|DOUT\ [7] $end
$var wire 1 \% \CPU|REG_A|DOUT\ [6] $end
$var wire 1 ]% \CPU|REG_A|DOUT\ [5] $end
$var wire 1 ^% \CPU|REG_A|DOUT\ [4] $end
$var wire 1 _% \CPU|REG_A|DOUT\ [3] $end
$var wire 1 `% \CPU|REG_A|DOUT\ [2] $end
$var wire 1 a% \CPU|REG_A|DOUT\ [1] $end
$var wire 1 b% \CPU|REG_A|DOUT\ [0] $end
$var wire 1 c% \HEX0_decoder|REG_4bits|DOUT\ [3] $end
$var wire 1 d% \HEX0_decoder|REG_4bits|DOUT\ [2] $end
$var wire 1 e% \HEX0_decoder|REG_4bits|DOUT\ [1] $end
$var wire 1 f% \HEX0_decoder|REG_4bits|DOUT\ [0] $end
$var wire 1 g% \CPU|PC|DOUT\ [8] $end
$var wire 1 h% \CPU|PC|DOUT\ [7] $end
$var wire 1 i% \CPU|PC|DOUT\ [6] $end
$var wire 1 j% \CPU|PC|DOUT\ [5] $end
$var wire 1 k% \CPU|PC|DOUT\ [4] $end
$var wire 1 l% \CPU|PC|DOUT\ [3] $end
$var wire 1 m% \CPU|PC|DOUT\ [2] $end
$var wire 1 n% \CPU|PC|DOUT\ [1] $end
$var wire 1 o% \CPU|PC|DOUT\ [0] $end
$var wire 1 p% \HEX3_decoder|REG_4bits|DOUT\ [3] $end
$var wire 1 q% \HEX3_decoder|REG_4bits|DOUT\ [2] $end
$var wire 1 r% \HEX3_decoder|REG_4bits|DOUT\ [1] $end
$var wire 1 s% \HEX3_decoder|REG_4bits|DOUT\ [0] $end
$var wire 1 t% \HEX3_decoder|REG_4bits|ALT_INV_DOUT\ [3] $end
$var wire 1 u% \HEX3_decoder|REG_4bits|ALT_INV_DOUT\ [2] $end
$var wire 1 v% \HEX3_decoder|REG_4bits|ALT_INV_DOUT\ [1] $end
$var wire 1 w% \HEX3_decoder|REG_4bits|ALT_INV_DOUT\ [0] $end
$var wire 1 x% \HEX0_decoder|REG_4bits|ALT_INV_DOUT\ [3] $end
$var wire 1 y% \HEX0_decoder|REG_4bits|ALT_INV_DOUT\ [2] $end
$var wire 1 z% \HEX0_decoder|REG_4bits|ALT_INV_DOUT\ [1] $end
$var wire 1 {% \HEX0_decoder|REG_4bits|ALT_INV_DOUT\ [0] $end
$var wire 1 |% \ALT_INV_habRESET~0_combout\ $end
$var wire 1 }% \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 ~% \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 !& \CPU|DECODER|ALT_INV_habAcumulador~0_combout\ $end
$var wire 1 "& \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 #& \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 $& \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 %& \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 && \CPU|DECODER|ALT_INV_Equal1~0_combout\ $end
$var wire 1 '& \FFLED9|ALT_INV_DOUT~q\ $end
$var wire 1 (& \FFLED8|ALT_INV_DOUT~q\ $end
$var wire 1 )& \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 *& \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 +& \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 ,& \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 -& \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 .& \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 /& \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 0& \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 1& \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 2& \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 3& \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 4& \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 5& \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 6& \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 7& \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 8& \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 9& \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 :& \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 ;& \RAM|ALT_INV_ram~569_combout\ $end
$var wire 1 <& \RAM|ALT_INV_ram~565_combout\ $end
$var wire 1 =& \RAM|ALT_INV_ram~561_combout\ $end
$var wire 1 >& \RAM|ALT_INV_ram~557_combout\ $end
$var wire 1 ?& \RAM|ALT_INV_ram~553_combout\ $end
$var wire 1 @& \CPU|PC_INC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 A& \CPU|PC_INC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 B& \CPU|PC_INC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 C& \CPU|PC_INC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 D& \CPU|PC_INC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 E& \CPU|PC_INC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 F& \CPU|PC_INC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 G& \CPU|PC_INC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 H& \CPU|PC_INC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 I& \CPU|ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 J& \CPU|ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 K& \CPU|ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 L& \CPU|ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 M& \CPU|ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 N& \CPU|ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 O& \CPU|ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 P& \CPU|ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 Q& \CPU|REG_A|ALT_INV_DOUT\ [7] $end
$var wire 1 R& \CPU|REG_A|ALT_INV_DOUT\ [6] $end
$var wire 1 S& \CPU|REG_A|ALT_INV_DOUT\ [5] $end
$var wire 1 T& \CPU|REG_A|ALT_INV_DOUT\ [4] $end
$var wire 1 U& \CPU|REG_A|ALT_INV_DOUT\ [3] $end
$var wire 1 V& \CPU|REG_A|ALT_INV_DOUT\ [2] $end
$var wire 1 W& \CPU|REG_A|ALT_INV_DOUT\ [1] $end
$var wire 1 X& \CPU|REG_A|ALT_INV_DOUT\ [0] $end
$var wire 1 Y& \bufferSW8|ALT_INV_saida[3]~13_combout\ $end
$var wire 1 Z& \bufferSW8|ALT_INV_saida[2]~12_combout\ $end
$var wire 1 [& \bufferSW8|ALT_INV_saida[1]~11_combout\ $end
$var wire 1 \& \RAM|ALT_INV_dado_out[0]~3_combout\ $end
$var wire 1 ]& \CPU|END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 ^& \CPU|END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 _& \CPU|END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 `& \CPU|END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 a& \CPU|END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 b& \CPU|END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 c& \CPU|END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 d& \CPU|END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 e& \CPU|END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 f& \CPU|PC|ALT_INV_DOUT[7]~2_combout\ $end
$var wire 1 g& \CPU|DECODER|ALT_INV_Equal1~3_combout\ $end
$var wire 1 h& \CPU|PC|ALT_INV_DOUT[0]~1_combout\ $end
$var wire 1 i& \CPU|PC|ALT_INV_DOUT[0]~0_combout\ $end
$var wire 1 j& \CPU|ULA|ALT_INV_saida[7]~7_combout\ $end
$var wire 1 k& \CPU|ULA|ALT_INV_saida[6]~6_combout\ $end
$var wire 1 l& \CPU|DECODER|ALT_INV_operacao~1_combout\ $end
$var wire 1 m& \CPU|DECODER|ALT_INV_operacao~0_combout\ $end
$var wire 1 n& \CPU|DECODER|ALT_INV_Equal1~2_combout\ $end
$var wire 1 o& \CPU|MUX_ULA|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 p& \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 q& \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 r& \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 s& \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 t& \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 u& \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 v& \CPU|MUX_ULA|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 w& \bufferSW8|ALT_INV_saida[6]~10_combout\ $end
$var wire 1 x& \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 y& \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 z& \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 {& \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 |& \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 }& \CPU|MUX_ULA|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 ~& \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 !' \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 "' \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 #' \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 $' \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 %' \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 &' \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 '' \CPU|MUX_ULA|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 (' \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 )' \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 *' \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 +' \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 ,' \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 -' \CPU|MUX_ULA|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 .' \bufferSW8|ALT_INV_saida[3]~9_combout\ $end
$var wire 1 /' \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 0' \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 1' \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 2' \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 3' \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 4' \CPU|MUX_ULA|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 5' \bufferSW8|ALT_INV_saida[2]~8_combout\ $end
$var wire 1 6' \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 7' \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 8' \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 9' \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 :' \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 ;' \CPU|MUX_ULA|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 <' \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 =' \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 >' \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 ?' \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 @' \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 A' \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 B' \bufferSW8|ALT_INV_saida[1]~7_combout\ $end
$var wire 1 C' \CPU|MUX_ULA|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 D' \RAM|ALT_INV_dado_out[0]~2_combout\ $end
$var wire 1 E' \ALT_INV_habRESET~1_combout\ $end
$var wire 1 F' \bufferRESET|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 G' \bufferKEY3|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 H' \ALT_INV_ADDR_511~0_combout\ $end
$var wire 1 I' \ALT_INV_habKEY0~1_combout\ $end
$var wire 1 J' \ALT_INV_habKEY0~0_combout\ $end
$var wire 1 K' \FF_Debouncer|ALT_INV_DOUT~q\ $end
$var wire 1 L' \RAM|ALT_INV_dado_out~1_combout\ $end
$var wire 1 M' \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 N' \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 O' \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 P' \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 Q' \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 R' \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 S' \CPU|DECODER|ALT_INV_Equal1~1_combout\ $end
$var wire 1 T' \CPU|FLAGer|ALT_INV_DOUT~q\ $end
$var wire 1 U' \HEX4_decoder|REG_4bits|ALT_INV_DOUT\ [3] $end
$var wire 1 V' \HEX4_decoder|REG_4bits|ALT_INV_DOUT\ [2] $end
$var wire 1 W' \HEX4_decoder|REG_4bits|ALT_INV_DOUT\ [1] $end
$var wire 1 X' \HEX4_decoder|REG_4bits|ALT_INV_DOUT\ [0] $end
$var wire 1 Y' \FF_Debouncer|ALT_INV_DOUT~DUPLICATE_q\ $end
$var wire 1 Z' \HEX0_decoder|REG_4bits|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 [' \HEX0_decoder|REG_4bits|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 \' \CPU|PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 ]' \CPU|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 ^' \CPU|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 _' \CPU|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 `' \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 a' \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 b' \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 c' \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 d' \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 e' \ALT_INV_SW[6]~input_o\ $end
$var wire 1 f' \ALT_INV_SW[3]~input_o\ $end
$var wire 1 g' \ALT_INV_SW[2]~input_o\ $end
$var wire 1 h' \ALT_INV_FPGA_RESET_N~input_o\ $end
$var wire 1 i' \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 j' \CPU|FLAGer|ALT_INV_DOUT~3_combout\ $end
$var wire 1 k' \CPU|FLAGer|ALT_INV_DOUT~2_combout\ $end
$var wire 1 l' \RAM|ALT_INV_dado_out[0]~6_combout\ $end
$var wire 1 m' \CPU|FLAGer|ALT_INV_DOUT~1_combout\ $end
$var wire 1 n' \CPU|MUX_ULA|ALT_INV_saida_MUX[0]~9_combout\ $end
$var wire 1 o' \CPU|MUX_ULA|ALT_INV_saida_MUX[0]~8_combout\ $end
$var wire 1 p' \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 q' \RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 r' \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 s' \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 t' \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 u' \detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 v' \RAM|ALT_INV_dado_out[0]~5_combout\ $end
$var wire 1 w' \CPU|ULA|ALT_INV_Equal1~0_combout\ $end
$var wire 1 x' \ALT_INV_ADDR_511~combout\ $end
$var wire 1 y' \ALT_INV_ADDR_511~1_combout\ $end
$var wire 1 z' \ALT_INV_habHEX2~0_combout\ $end
$var wire 1 {' \ALT_INV_habLEDconj~0_combout\ $end
$var wire 1 |' \CPU|DECODER|ALT_INV_Equal1~4_combout\ $end
$var wire 1 }' \decoderBlock|ALT_INV_Equal3~0_combout\ $end
$var wire 1 ~' \bufferSW8|ALT_INV_saida[7]~17_combout\ $end
$var wire 1 !( \bufferSW8|ALT_INV_saida[6]~16_combout\ $end
$var wire 1 "( \bufferSW8|ALT_INV_saida[5]~15_combout\ $end
$var wire 1 #( \bufferSW8|ALT_INV_saida[4]~14_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
01
02
03
0~
0A!
1B!
xC!
1D!
1E!
1F!
1G!
1H!
1I!
0}!
0$"
0%"
0P"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
xs"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
1}"
0~"
0!#
0"#
0##
1$#
1%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
1>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
1H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
1P#
0Q#
0R#
0S#
0T#
0U#
0V#
1W#
0X#
0Y#
0Z#
0[#
0\#
0]#
1^#
0_#
0`#
0a#
0b#
0c#
0d#
1e#
0f#
0g#
0h#
0i#
0j#
0k#
1l#
0m#
0n#
0o#
0p#
0q#
0r#
1s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
1}#
0~#
1!$
1"$
0#$
0$$
0%$
0&$
0'$
1($
1)$
1*$
0+$
0,$
1-$
1.$
0/$
10$
01$
02$
13$
04$
05$
06$
07$
18$
09$
0:$
0;$
0<$
1=$
0>$
0?$
1@$
0A$
0B$
1C$
0D$
0E$
0F$
0G$
1H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
1S$
0T$
1U$
1V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
1c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
1s$
1t$
0u$
0v$
0w$
1x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
1+%
0,%
0-%
0.%
0/%
00%
01%
02%
13%
04%
05%
06%
07%
08%
09%
0:%
1;%
0<%
0=%
0>%
0?%
0@%
0A%
1|%
1}%
1~%
1!&
1"&
1#&
0$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
01&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
0H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
0Y&
0Z&
0[&
1\&
1f&
1g&
1h&
1i&
1j&
1k&
0l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1$'
1%'
1&'
1''
1('
1)'
1*'
1+'
1,'
1-'
1.'
1/'
10'
11'
12'
13'
14'
15'
16'
17'
18'
19'
1:'
1;'
1<'
1='
1>'
1?'
1@'
1A'
1B'
1C'
1D'
1E'
1F'
1G'
1H'
1I'
1J'
1K'
1L'
1M'
1N'
1O'
1P'
1Q'
1R'
0S'
1T'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
0j'
0k'
0l'
0m'
0n'
0o'
1p'
1q'
0r'
1s'
1t'
1u'
0v'
1w'
1x'
1y'
1z'
1{'
1|'
1}'
0~'
0!(
0"(
0#(
0^
0_
0`
0a
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
zY!
zZ!
z[!
z\!
z]!
z^!
z_!
z`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0~!
0!"
0""
0#"
1&"
0'"
0("
0)"
0*"
0+"
0,"
1-"
0."
0/"
00"
01"
02"
03"
14"
05"
06"
07"
08"
09"
0:"
1;"
0<"
0="
0>"
0?"
0@"
0A"
1B"
0C"
0D"
0E"
0F"
0G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
xB%
xC%
xD%
xE%
xF%
xG%
1H%
xI%
xJ%
xK%
xL%
xM%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1e&
1U'
1V'
1W'
1X'
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
14
05
06
07
08
09
0:
1;
0<
0=
0>
0?
0@
0A
1B
0C
0D
0E
0F
0G
0H
1I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
0[
0\
0]
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0v
0w
0x
0y
0z
0{
0|
0}
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
z9!
z:!
z;!
z<!
z=!
z>!
z?!
z@!
$end
#1000000
