# vsim mux 
# Start time: 22:16:50 on Sep 22,2018
# Loading work.mux
# Loading work.mux2to1
log{/*}
# invalid command name "log{/*}"
log {/*}
add wave {/*}
force {SW[0]} 0
force {SW[1]} 1
force {SW[9]} 0
run 10ns
cd do wave.do
# wrong # args: should be "cd ?dirName?"
cd wave.do
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
cd do
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
# End time: 22:25:40 on Sep 22,2018, Elapsed time: 0:08:50
# Errors: 4, Warnings: 0
cd do
# couldn't change working directory to "do": no such file or directory
ls
# mux.v  transcript  vsim.wlf  wave.do                                  
# 
# work:
# _info  _lib.qdb  _lib1_0.qdb  _lib1_0.qpg  _lib1_0.qtl  _vmake                
cd ..
ls
# 
# lab2:
# mux.v  transcript  vsim.wlf  wave.do  work                        
cd wave.do
# couldn't change working directory to "wave.do": no such file or directory
cd wave
# couldn't change working directory to "wave": no such file or directory
cd do
# couldn't change working directory to "do": no such file or directory
cd do wave.do
# wrong # args: should be "cd ?dirName?"
cd do 'wave.do'
# wrong # args: should be "cd ?dirName?"
cd do ?wave.do?
# wrong # args: should be "cd ?dirName?"
cd wave
# couldn't change working directory to "wave": no such file or directory
cd wave.do
# couldn't change working directory to "wave.do": no such file or directory
ls
# 
# lab2:
# mux.v  transcript  vsim.wlf  wave.do  work                        
cd do wave.do
# wrong # args: should be "cd ?dirName?"




do wave.do
# Cannot open macro file: wave.do
cd wave.do
# couldn't change working directory to "wave.do": no such file or directory
ls
# 
# lab2:
# mux.v  transcript  vsim.wlf  wave.do  work                        
pwd
# C:/Users/Kexin Li/Desktop/ECE241 labs
run wave.do
# No Design Loaded!
do wave.do
# Cannot open macro file: wave.do
pwd
# C:/Users/Kexin Li/Desktop/ECE241 labs
cd lab2
ls
# mux.v  transcript  vsim.wlf  wave.do                                  
# 
# work:
# _info  _lib.qdb  _lib1_0.qdb  _lib1_0.qpg  _lib1_0.qtl  _vmake                
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:53 on Sep 22,2018
# vlog -reportprogress 300 mux.v 
# -- Compiling module mux
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux
# End time: 22:37:53 on Sep 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim mux 
# Start time: 22:37:53 on Sep 22,2018
# Loading work.mux
# Loading work.mux2to1
# WARNING: No extended dataflow license exists
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:20 on Sep 22,2018
# vlog -reportprogress 300 mux.v 
# -- Compiling module mux
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux
# End time: 22:50:20 on Sep 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:50:21 on Sep 22,2018, Elapsed time: 0:12:28
# Errors: 0, Warnings: 1
# vsim mux 
# Start time: 22:50:22 on Sep 22,2018
# Loading work.mux
# Loading work.mux2to1
quit mux
# unknown switch: mux
quit -mux
# unknown switch: -mux
ls
# lab2_part2.qpf      lab2_part2.v      transcript  v7432.do        wave.do    
# lab2_part2.qsf      lab2_part2.v.bak  v7404.do    vlab2_part2.do             
# lab2_part2.qsf.bak  mux.v             v7408.do    vsim.wlf                   
# 
# db:
# lab2_part2.(0).cnf.cdb                    
# lab2_part2.(0).cnf.hdb                    
# lab2_part2.(1).cnf.cdb                    
# lab2_part2.(1).cnf.hdb                    
# lab2_part2.(2).cnf.cdb                    
# lab2_part2.(2).cnf.hdb                    
# lab2_part2.(3).cnf.cdb                    
# lab2_part2.(3).cnf.hdb                    
# lab2_part2.cbx.xml                        
# lab2_part2.cmp.logdb                      
# lab2_part2.cmp.rdb                        
# lab2_part2.cmp_merge.kpt                  
# lab2_part2.db_info                        
# lab2_part2.fit.qmsg                       
# lab2_part2.hier_info                      
# lab2_part2.hif                            
# lab2_part2.lpc.html                       
# lab2_part2.lpc.rdb                        
# lab2_part2.lpc.txt                        
# lab2_part2.map.ammdb                      
# lab2_part2.map.bpm                        
# lab2_part2.map.cdb                        
# lab2_part2.map.hdb                        
# lab2_part2.map.kpt                        
# lab2_part2.map.logdb                      
# lab2_part2.map.qmsg                       
# lab2_part2.map.rdb                        
# lab2_part2.map_bb.cdb                     
# lab2_part2.map_bb.hdb                     
# lab2_part2.map_bb.logdb                   
# lab2_part2.pre_map.hdb                    
# lab2_part2.quiproj.5636.rdr.flock         
# lab2_part2.root_partition.map.reg_db.cdb  
# lab2_part2.rtlv.hdb                       
# lab2_part2.rtlv_sg.cdb                    
# lab2_part2.rtlv_sg_swap.cdb               
# lab2_part2.sld_design_entry.sci           
# lab2_part2.sld_design_entry_dsc.sci       
# lab2_part2.smart_action.txt               
# lab2_part2.tis_db_list.ddb                
# lab2_part2.vpr.ammdb                      
# lab2_part2_partition_pins.json            
# 
# incremental_db:
# README  compiled_partitions                                                                              
# 
# output_files:
# lab2_part2.flow.rpt  lab2_part2.map.rpt  lab2_part2.map.summary                                                
# 
# work:
# _info  _lib.qdb  _lib1_0.qdb  _lib1_0.qpg  _lib1_0.qtl  _vmake                
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
# End time: 00:53:37 on Sep 23,2018, Elapsed time: 2:03:15
# Errors: 3, Warnings: 0
ls
# lab2_part2.qpf      lab2_part2.v      transcript  v7432.do        wave.do    
# lab2_part2.qsf      lab2_part2.v.bak  v7404.do    vlab2_part2.do             
# lab2_part2.qsf.bak  mux.v             v7408.do    vsim.wlf                   
# 
# db:
# lab2_part2.(0).cnf.cdb                    
# lab2_part2.(0).cnf.hdb                    
# lab2_part2.(1).cnf.cdb                    
# lab2_part2.(1).cnf.hdb                    
# lab2_part2.(2).cnf.cdb                    
# lab2_part2.(2).cnf.hdb                    
# lab2_part2.(3).cnf.cdb                    
# lab2_part2.(3).cnf.hdb                    
# lab2_part2.cbx.xml                        
# lab2_part2.cmp.logdb                      
# lab2_part2.cmp.rdb                        
# lab2_part2.cmp_merge.kpt                  
# lab2_part2.db_info                        
# lab2_part2.fit.qmsg                       
# lab2_part2.hier_info                      
# lab2_part2.hif                            
# lab2_part2.lpc.html                       
# lab2_part2.lpc.rdb                        
# lab2_part2.lpc.txt                        
# lab2_part2.map.ammdb                      
# lab2_part2.map.bpm                        
# lab2_part2.map.cdb                        
# lab2_part2.map.hdb                        
# lab2_part2.map.kpt                        
# lab2_part2.map.logdb                      
# lab2_part2.map.qmsg                       
# lab2_part2.map.rdb                        
# lab2_part2.map_bb.cdb                     
# lab2_part2.map_bb.hdb                     
# lab2_part2.map_bb.logdb                   
# lab2_part2.pre_map.hdb                    
# lab2_part2.quiproj.5636.rdr.flock         
# lab2_part2.root_partition.map.reg_db.cdb  
# lab2_part2.rtlv.hdb                       
# lab2_part2.rtlv_sg.cdb                    
# lab2_part2.rtlv_sg_swap.cdb               
# lab2_part2.sld_design_entry.sci           
# lab2_part2.sld_design_entry_dsc.sci       
# lab2_part2.smart_action.txt               
# lab2_part2.tis_db_list.ddb                
# lab2_part2.vpr.ammdb                      
# lab2_part2_partition_pins.json            
# 
# incremental_db:
# README  compiled_partitions                                                                              
# 
# output_files:
# lab2_part2.flow.rpt  lab2_part2.map.rpt  lab2_part2.map.summary                                                
# 
# work:
# _info  _lib.qdb  _lib1_0.qdb  _lib1_0.qpg  _lib1_0.qtl  _vmake                
pwd
# C:/Users/Kexin Li/Desktop/ECE241 labs/lab2
ls
# lab2_part2.qpf      lab2_part2.v      transcript  v7432.do        wave.do    
# lab2_part2.qsf      lab2_part2.v.bak  v7404.do    vlab2_part2.do             
# lab2_part2.qsf.bak  mux.v             v7408.do    vsim.wlf                   
# 
# db:
# lab2_part2.(0).cnf.cdb                    
# lab2_part2.(0).cnf.hdb                    
# lab2_part2.(1).cnf.cdb                    
# lab2_part2.(1).cnf.hdb                    
# lab2_part2.(2).cnf.cdb                    
# lab2_part2.(2).cnf.hdb                    
# lab2_part2.(3).cnf.cdb                    
# lab2_part2.(3).cnf.hdb                    
# lab2_part2.cbx.xml                        
# lab2_part2.cmp.logdb                      
# lab2_part2.cmp.rdb                        
# lab2_part2.cmp_merge.kpt                  
# lab2_part2.db_info                        
# lab2_part2.fit.qmsg                       
# lab2_part2.hier_info                      
# lab2_part2.hif                            
# lab2_part2.lpc.html                       
# lab2_part2.lpc.rdb                        
# lab2_part2.lpc.txt                        
# lab2_part2.map.ammdb                      
# lab2_part2.map.bpm                        
# lab2_part2.map.cdb                        
# lab2_part2.map.hdb                        
# lab2_part2.map.kpt                        
# lab2_part2.map.logdb                      
# lab2_part2.map.qmsg                       
# lab2_part2.map.rdb                        
# lab2_part2.map_bb.cdb                     
# lab2_part2.map_bb.hdb                     
# lab2_part2.map_bb.logdb                   
# lab2_part2.pre_map.hdb                    
# lab2_part2.quiproj.5636.rdr.flock         
# lab2_part2.root_partition.map.reg_db.cdb  
# lab2_part2.rtlv.hdb                       
# lab2_part2.rtlv_sg.cdb                    
# lab2_part2.rtlv_sg_swap.cdb               
# lab2_part2.sld_design_entry.sci           
# lab2_part2.sld_design_entry_dsc.sci       
# lab2_part2.smart_action.txt               
# lab2_part2.tis_db_list.ddb                
# lab2_part2.vpr.ammdb                      
# lab2_part2_partition_pins.json            
# 
# incremental_db:
# README  compiled_partitions                                                                              
# 
# output_files:
# lab2_part2.flow.rpt  lab2_part2.map.rpt  lab2_part2.map.summary                                                
# 
# work:
# _info  _lib.qdb  _lib1_0.qdb  _lib1_0.qpg  _lib1_0.qtl  _vmake                
do v7404.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:04 on Sep 23,2018
# vlog -reportprogress 300 lab2_part2.v 
# -- Compiling module lab2_part2
# -- Compiling module v7404
# -- Compiling module v7408
# -- Compiling module v7432
# 
# Top level modules:
# 	lab2_part2
# End time: 00:54:04 on Sep 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim v7404 
# Start time: 00:54:05 on Sep 23,2018
# Loading work.v7404
# ** Error (suppressible): (vsim-4008) Object 'SW[0]' not found.
# Error in macro ./v7404.do line 18
# ** Error (suppressible): (vsim-4008) Object 'SW[0]' not found.
# 
#     while executing
# "force {SW[0]} 0"
do lab2_part2.do
# Cannot open macro file: lab2_part2.do
quit -sim
# End time: 00:54:44 on Sep 23,2018, Elapsed time: 0:00:39
# Errors: 2, Warnings: 0
do lab2_part2.do
# Cannot open macro file: lab2_part2.do
do vlab2_part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:55 on Sep 23,2018
# vlog -reportprogress 300 lab2_part2.v 
# -- Compiling module lab2_part2
# -- Compiling module v7404
# -- Compiling module v7408
# -- Compiling module v7432
# 
# Top level modules:
# 	lab2_part2
# End time: 00:54:55 on Sep 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim lab2_part2 
# Start time: 00:54:55 on Sep 23,2018
# Loading work.lab2_part2
# Loading work.v7404
# Loading work.v7408
# Loading work.v7432
