###############################################################
#  Generated by:      Cadence Innovus 21.38-s099_1
#  OS:                Linux x86_64(Host ID net1580)
#  Generated on:      Fri Aug 15 15:24:08 2025
#  Design:            adder_clk
#  Command:           report_timing -max_paths 1 > ${DESIGN}_CRITICAL_PATH.rpt
###############################################################
Path 1: MET Setup Check with Pin sum_reg[3]/CK 
Endpoint:   sum_reg[3]/D (^) checked with  leading edge of 'core_clock'
Beginpoint: a[0]         (v) triggered by  leading edge of 'core_clock'
Path Groups: {in2reg}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   2.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 2.369
- Arrival Time                  1.361
= Slack Time                    1.008
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | a[0] v       |         |       |   1.000 |    2.008 | 
     | u_adder/g254__4319 | B v -> CO v  | FA_X1   | 0.076 |   1.076 |    2.084 | 
     | u_adder/g253__6260 | CI v -> CO v | FA_X1   | 0.074 |   1.149 |    2.157 | 
     | u_adder/g252__5107 | CI v -> CO v | FA_X1   | 0.072 |   1.222 |    2.230 | 
     | u_adder/g251__2398 | CI v -> S ^  | FA_X1   | 0.110 |   1.332 |    2.340 | 
     | g24__5526          | A1 ^ -> ZN ^ | AND2_X1 | 0.029 |   1.361 |    2.369 | 
     | sum_reg[3]         | D ^          | DFF_X1  | 0.000 |   1.361 |    2.369 | 
     +--------------------------------------------------------------------------+ 

