ENOMEM	,	V_86
"Unable to acquire AHB clock\n"	,	L_9
SUN4I_INT_CTL_REG	,	V_10
dev_get_drvdata	,	F_35
chip_select	,	V_27
SUN4I_CLK_CTL_CDR2	,	F_21
min_speed_hz	,	V_91
spi_master_put	,	F_57
jiffies_to_msecs	,	F_31
sun4i_spi_remove	,	F_58
SUN4I_CTL_CS_MANUAL	,	V_28
min3	,	F_11
spi_master	,	V_33
len	,	V_11
dev	,	V_68
mclk_rate	,	V_36
sun4i_spi_probe	,	F_40
enable	,	V_23
SUN4I_CTL_CS_LEVEL	,	V_29
SPI_CPHA	,	V_51
sun4i_spi_transfer_one	,	F_17
"No spi IRQ specified\n"	,	L_5
devm_spi_register_master	,	F_55
tx_time	,	V_40
SUN4I_INT_CTL_TF_E34	,	V_65
sun4i_spi_write	,	F_3
byte	,	V_13
sun4i_spi	,	V_1
base_addr	,	V_4
wait_for_completion_timeout	,	F_27
IRQ_HANDLED	,	V_74
SPI_CS_HIGH	,	V_31
"Unable to acquire module clock\n"	,	L_11
SUN4I_CLK_CTL_CDR1	,	F_23
of_node	,	V_97
SPI_CPOL	,	V_49
device	,	V_76
spi_master_get_devdata	,	F_14
status	,	V_73
tfr	,	V_35
IRQ_NONE	,	V_75
sun4i_spi_fill_fifo	,	F_10
"Unable to allocate SPI Master\n"	,	L_4
SUN4I_INT_CTL_RF_F34	,	V_64
out	,	V_70
init_completion	,	F_51
SUN4I_CTL_CS_MASK	,	V_26
transfer_one	,	V_93
SUN4I_CTL_CPOL	,	V_50
mode_bits	,	V_95
SUN4I_XMIT_CNT_REG	,	V_62
num_chipselect	,	V_94
pm_runtime_disable	,	F_56
SUN4I_BURST_CNT	,	F_24
"Couldn't enable AHB clock\n"	,	L_2
clk_prepare_enable	,	F_36
EMSGSIZE	,	V_44
devm_ioremap_resource	,	F_44
u8	,	T_2
tx_len	,	V_41
err	,	V_78
max	,	F_26
SUN4I_FIFO_STA_TF_CNT_BITS	,	V_7
cnt	,	V_12
irq	,	V_71
SUN4I_CTL_DHB	,	V_55
sun4i_spi_runtime_resume	,	F_34
SUN4I_CLK_CTL_DRS	,	V_59
spi_device	,	V_21
SUN4I_CTL_CS_ACTIVE_LOW	,	V_32
SUN4I_CTL_RF_RST	,	V_47
sspi	,	V_2
set_cs	,	V_92
"%s: timeout transferring %u bytes@%iHz for %i(%i)ms"	,	L_1
sun4i_spi_set_cs	,	F_13
SUN4I_CTL_CPHA	,	V_52
SUN4I_XMIT_CNT	,	F_25
jiffies	,	V_67
SUN4I_FIFO_STA_TF_CNT_MASK	,	V_8
"Couldn't enable module clock\n"	,	L_3
auto_runtime_pm	,	V_98
complete	,	F_33
platform_device	,	V_82
SUN4I_CTL_ENABLE	,	V_79
SUN4I_FIFO_STA_RF_CNT_MASK	,	V_14
SUN4I_CLK_CTL_CDR2_MASK	,	V_58
tx_buf	,	V_19
"ahb"	,	L_8
err_pm_disable	,	V_100
sun4i_spi_read	,	F_1
hclk	,	V_77
size_t	,	T_3
reinit_completion	,	F_18
max_transfer_size	,	V_99
mode	,	V_30
"mod"	,	L_10
sun4i_spi_disable_interrupt	,	F_7
pdev	,	V_83
max_speed_hz	,	V_90
u32	,	T_1
reg	,	V_3
SUN4I_CTL_MASTER	,	V_80
platform_get_irq	,	F_47
sun4i_spi_drain_fifo	,	F_8
SUN4I_CLK_CTL_REG	,	V_60
SUN4I_FIFO_DEPTH	,	V_18
ret	,	V_42
res	,	V_85
"Cannot request IRQ\n"	,	L_7
SUN4I_CTL_REG	,	V_25
resource	,	V_84
SUN4I_RXDATA_REG	,	V_16
spi_transfer	,	V_34
mclk	,	V_56
SUN4I_FIFO_STA_RF_CNT_BITS	,	V_15
rx_buf	,	V_17
sun4i_spi_get_tx_fifo_count	,	F_5
SUN4I_MAX_XFER_SIZE	,	V_43
spi	,	V_22
done	,	V_45
ilog2	,	F_22
PTR_ERR	,	F_46
SUN4I_BURST_CNT_REG	,	V_61
sun4i_spi_max_transfer_size	,	F_16
clk_get_rate	,	F_19
ETIMEDOUT	,	V_69
pm_runtime_idle	,	F_54
sun4i_spi_handler	,	F_32
platform_get_resource	,	F_43
clk_set_rate	,	F_20
platform_set_drvdata	,	F_42
sun4i_spi_enable_interrupt	,	F_6
SPI_LSB_FIRST	,	V_53
ENXIO	,	V_89
SUN4I_INT_STA_REG	,	V_46
timeout	,	V_37
SPI_BPW_MASK	,	F_49
"cannot register SPI master\n"	,	L_13
dev_err	,	F_37
pm_runtime_set_active	,	F_52
msecs_to_jiffies	,	F_28
SUN4I_CTL_TF_RST	,	V_48
end	,	V_39
IORESOURCE_MEM	,	V_87
value	,	V_5
SUN4I_FIFO_STA_REG	,	V_6
mask	,	V_9
pm_runtime_enable	,	F_53
dev_name	,	F_30
"sun4i-spi"	,	L_6
readl	,	F_2
devm_clk_get	,	F_50
writel	,	F_4
irqreturn_t	,	T_4
start	,	V_38
SUN4I_CTL_LMTF	,	V_54
dev_warn	,	F_29
clk_disable_unprepare	,	F_38
writeb	,	F_12
SUN4I_CTL_XCH	,	V_66
bits_per_word_mask	,	V_96
"Couldn't resume the device\n"	,	L_12
master	,	V_24
dev_id	,	V_72
sun4i_spi_runtime_suspend	,	F_39
speed_hz	,	V_57
SUN4I_INT_CTL_TC	,	V_63
SUN4I_CTL_TP	,	V_81
readb	,	F_9
SUN4I_TXDATA_REG	,	V_20
err_free_master	,	V_88
SUN4I_CTL_CS	,	F_15
spi_alloc_master	,	F_41
IS_ERR	,	F_45
devm_request_irq	,	F_48
