// Seed: 1574091991
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input wand id_2,
    output wire id_3,
    input tri id_4,
    output tri0 id_5,
    input tri0 id_6,
    output tri id_7,
    input uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri id_11
);
  wire id_13;
  module_0(
      id_13, id_13, id_13
  ); id_14();
  assign id_7  = 1 ? id_4 : 1;
  assign id_11 = 1'h0 && 1;
  logic [7:0] id_15;
  id_16(
      .id_0(id_5),
      .id_1(1),
      .id_2(id_10),
      .id_3(id_15['d0]),
      .id_4(id_15),
      .id_5(1'b0),
      .id_6(id_15),
      .id_7(id_7),
      .id_8((1)),
      .id_9(id_3 - id_10),
      .id_10(id_15),
      .id_11(1 == 1 & 1'b0),
      .id_12(id_10),
      .id_13(id_3),
      .id_14(1),
      .id_15(id_6),
      .id_16(id_7++),
      .id_17(id_8),
      .id_18(1),
      .id_19(1),
      .id_20(id_2)
  );
  always @(1) begin
    id_7 = id_8;
  end
  wire id_17;
  wire id_18;
  wire id_19;
  tri  id_20;
  assign id_10 = id_20;
endmodule
