############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
############################################################
set_directive_inline "subleq"
set_directive_unroll "bit_serial_and/and_loop"
set_directive_pipeline "bit_serial_add/add_loop"
set_directive_inline "bit_serial_and"
