{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717808393465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717808393465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 18:59:53 2024 " "Processing started: Fri Jun 07 18:59:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717808393465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1717808393465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1717808393465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1717808393785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1717808393785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "reg_file.v" "" { Text "D:/IntelQuartus/ALU/reg_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717808401955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 2 2 " "Found 2 design units, including 2 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/IntelQuartus/ALU/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401955 ""} { "Info" "ISGN_ENTITY_NAME" "2 NextPC " "Found entity 2: NextPC" {  } { { "PC.v" "" { Text "D:/IntelQuartus/ALU/PC.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717808401955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.v 3 3 " "Found 3 design units, including 3 entities, in source file n_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder " "Found entity 1: n_bit_adder" {  } { { "n_bit_adder.v" "" { Text "D:/IntelQuartus/ALU/n_bit_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401963 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "n_bit_adder.v" "" { Text "D:/IntelQuartus/ALU/n_bit_adder.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401963 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "n_bit_adder.v" "" { Text "D:/IntelQuartus/ALU/n_bit_adder.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717808401963 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "D:/IntelQuartus/ALU/MUX.v" 2 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1717808401965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "D:/IntelQuartus/ALU/MUX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717808401965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/IntelQuartus/ALU/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717808401965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "instruction_memory.v" "" { Text "D:/IntelQuartus/ALU/instruction_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717808401965 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "immediate_generator.v " "Can't analyze file -- file immediate_generator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1717808401965 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_memory.v(23) " "Verilog HDL information at data_memory.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "data_memory.v" "" { Text "D:/IntelQuartus/ALU/data_memory.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1717808401965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "data_memory.v" "" { Text "D:/IntelQuartus/ALU/data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717808401965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/IntelQuartus/ALU/CPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717808401965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "control_unit.v" "" { Text "D:/IntelQuartus/ALU/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717808401974 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AND.v " "Can't analyze file -- file AND.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1717808401975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALU_control.v" "" { Text "D:/IntelQuartus/ALU/ALU_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717808401975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717808401975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717808401975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_cary ALU.v(30) " "Verilog HDL Implicit Net warning at ALU.v(30): created implicit net for \"sub_cary\"" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1717808401975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1717808402014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CPU.v(71) " "Verilog HDL assignment warning at CPU.v(71): truncated value with size 32 to match size of target (5)" {  } { { "CPU.v" "" { Text "D:/IntelQuartus/ALU/CPU.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1717808402025 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextPC NextPC:NextPC " "Elaborating entity \"NextPC\" for hierarchy \"NextPC:NextPC\"" {  } { { "CPU.v" "NextPC" { Text "D:/IntelQuartus/ALU/CPU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "CPU.v" "PC" { Text "D:/IntelQuartus/ALU/CPU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:InstructionMemory " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:InstructionMemory\"" {  } { { "CPU.v" "InstructionMemory" { Text "D:/IntelQuartus/ALU/CPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RegisterFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RegisterFile\"" {  } { { "CPU.v" "RegisterFile" { Text "D:/IntelQuartus/ALU/CPU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402025 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i reg_file.v(13) " "Verilog HDL Always Construct warning at reg_file.v(13): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.v" "" { Text "D:/IntelQuartus/ALU/reg_file.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717808402034 "|CPU|RegisterFile:RegisterFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "CPU.v" "ALU" { Text "D:/IntelQuartus/ALU/CPU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402034 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sub_carry ALU.v(17) " "Verilog HDL warning at ALU.v(17): object sub_carry used but never assigned" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_result ALU.v(51) " "Verilog HDL Always Construct warning at ALU.v(51): variable \"add_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_carry ALU.v(52) " "Verilog HDL Always Construct warning at ALU.v(52): variable \"add_carry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_result ALU.v(53) " "Verilog HDL Always Construct warning at ALU.v(53): variable \"add_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_result ALU.v(58) " "Verilog HDL Always Construct warning at ALU.v(58): variable \"add_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_result ALU.v(59) " "Verilog HDL Always Construct warning at ALU.v(59): variable \"add_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_result ALU.v(64) " "Verilog HDL Always Construct warning at ALU.v(64): variable \"sub_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_carry ALU.v(65) " "Verilog HDL Always Construct warning at ALU.v(65): variable \"sub_carry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_result ALU.v(66) " "Verilog HDL Always Construct warning at ALU.v(66): variable \"sub_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_result ALU.v(71) " "Verilog HDL Always Construct warning at ALU.v(71): variable \"sub_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_result ALU.v(72) " "Verilog HDL Always Construct warning at ALU.v(72): variable \"sub_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_result ALU.v(77) " "Verilog HDL Always Construct warning at ALU.v(77): variable \"sub_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_result ALU.v(78) " "Verilog HDL Always Construct warning at ALU.v(78): variable \"sub_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_result ALU.v(82) " "Verilog HDL Always Construct warning at ALU.v(82): variable \"mul_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(48) " "Verilog HDL Case Statement warning at ALU.v(48): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero ALU.v(47) " "Verilog HDL Always Construct warning at ALU.v(47): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negative ALU.v(47) " "Verilog HDL Always Construct warning at ALU.v(47): inferring latch(es) for variable \"negative\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(47) " "Verilog HDL Always Construct warning at ALU.v(47): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ALU.v(47) " "Verilog HDL Always Construct warning at ALU.v(47): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sub_carry 0 ALU.v(17) " "Net \"sub_carry\" at ALU.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.v(47) " "Inferred latch for \"carry\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(47) " "Inferred latch for \"result\[0\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(47) " "Inferred latch for \"result\[1\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(47) " "Inferred latch for \"result\[2\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(47) " "Inferred latch for \"result\[3\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(47) " "Inferred latch for \"result\[4\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(47) " "Inferred latch for \"result\[5\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(47) " "Inferred latch for \"result\[6\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(47) " "Inferred latch for \"result\[7\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(47) " "Inferred latch for \"result\[8\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(47) " "Inferred latch for \"result\[9\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(47) " "Inferred latch for \"result\[10\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(47) " "Inferred latch for \"result\[11\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(47) " "Inferred latch for \"result\[12\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(47) " "Inferred latch for \"result\[13\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(47) " "Inferred latch for \"result\[14\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(47) " "Inferred latch for \"result\[15\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.v(47) " "Inferred latch for \"result\[16\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.v(47) " "Inferred latch for \"result\[17\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.v(47) " "Inferred latch for \"result\[18\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.v(47) " "Inferred latch for \"result\[19\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.v(47) " "Inferred latch for \"result\[20\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU.v(47) " "Inferred latch for \"result\[21\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU.v(47) " "Inferred latch for \"result\[22\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU.v(47) " "Inferred latch for \"result\[23\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU.v(47) " "Inferred latch for \"result\[24\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU.v(47) " "Inferred latch for \"result\[25\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU.v(47) " "Inferred latch for \"result\[26\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU.v(47) " "Inferred latch for \"result\[27\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU.v(47) " "Inferred latch for \"result\[28\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU.v(47) " "Inferred latch for \"result\[29\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU.v(47) " "Inferred latch for \"result\[30\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU.v(47) " "Inferred latch for \"result\[31\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negative ALU.v(47) " "Inferred latch for \"negative\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.v(47) " "Inferred latch for \"zero\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "D:/IntelQuartus/ALU/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717808402034 "|CPU|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder ALU:ALU\|n_bit_adder:ADDER " "Elaborating entity \"n_bit_adder\" for hierarchy \"ALU:ALU\|n_bit_adder:ADDER\"" {  } { { "ALU.v" "ADDER" { Text "D:/IntelQuartus/ALU/ALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder ALU:ALU\|n_bit_adder:ADDER\|half_adder:adder\[0\].ha " "Elaborating entity \"half_adder\" for hierarchy \"ALU:ALU\|n_bit_adder:ADDER\|half_adder:adder\[0\].ha\"" {  } { { "n_bit_adder.v" "adder\[0\].ha" { Text "D:/IntelQuartus/ALU/n_bit_adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:ALU\|n_bit_adder:ADDER\|full_adder:adder\[1\].fa " "Elaborating entity \"full_adder\" for hierarchy \"ALU:ALU\|n_bit_adder:ADDER\|full_adder:adder\[1\].fa\"" {  } { { "n_bit_adder.v" "adder\[1\].fa" { Text "D:/IntelQuartus/ALU/n_bit_adder.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ALU:ALU\|multiplier:MULTIPLIER " "Elaborating entity \"multiplier\" for hierarchy \"ALU:ALU\|multiplier:MULTIPLIER\"" {  } { { "ALU.v" "MULTIPLIER" { Text "D:/IntelQuartus/ALU/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUControl\"" {  } { { "CPU.v" "ALUControl" { Text "D:/IntelQuartus/ALU/CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataMemory\"" {  } { { "CPU.v" "DataMemory" { Text "D:/IntelQuartus/ALU/CPU.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402065 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i data_memory.v(13) " "Verilog HDL Always Construct warning at data_memory.v(13): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.v" "" { Text "D:/IntelQuartus/ALU/data_memory.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1717808402065 "|CPU|DataMemory:DataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX2 " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUX2\"" {  } { { "CPU.v" "MUX2" { Text "D:/IntelQuartus/ALU/CPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit\"" {  } { { "CPU.v" "ControlUnit" { Text "D:/IntelQuartus/ALU/CPU.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717808402074 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[31\] " "Net \"w_alu_control\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[31\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[30\] " "Net \"w_alu_control\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[30\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[29\] " "Net \"w_alu_control\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[29\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[28\] " "Net \"w_alu_control\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[28\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[27\] " "Net \"w_alu_control\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[27\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[26\] " "Net \"w_alu_control\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[26\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[25\] " "Net \"w_alu_control\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[25\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[24\] " "Net \"w_alu_control\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[24\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[23\] " "Net \"w_alu_control\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[23\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[22\] " "Net \"w_alu_control\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[22\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[21\] " "Net \"w_alu_control\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[21\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[20\] " "Net \"w_alu_control\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[20\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[19\] " "Net \"w_alu_control\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[19\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[18\] " "Net \"w_alu_control\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[18\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[17\] " "Net \"w_alu_control\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[17\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[16\] " "Net \"w_alu_control\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[16\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[15\] " "Net \"w_alu_control\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[15\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[14\] " "Net \"w_alu_control\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[14\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[13\] " "Net \"w_alu_control\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[13\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[12\] " "Net \"w_alu_control\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[12\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[11\] " "Net \"w_alu_control\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[11\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[10\] " "Net \"w_alu_control\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[10\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[9\] " "Net \"w_alu_control\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[9\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[8\] " "Net \"w_alu_control\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[8\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[7\] " "Net \"w_alu_control\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[7\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[6\] " "Net \"w_alu_control\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[6\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[5\] " "Net \"w_alu_control\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[5\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[4\] " "Net \"w_alu_control\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[4\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[31\] " "Net \"w_alu_control\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[31\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[30\] " "Net \"w_alu_control\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[30\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[29\] " "Net \"w_alu_control\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[29\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[28\] " "Net \"w_alu_control\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[28\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[27\] " "Net \"w_alu_control\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[27\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[26\] " "Net \"w_alu_control\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[26\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[25\] " "Net \"w_alu_control\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[25\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[24\] " "Net \"w_alu_control\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[24\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[23\] " "Net \"w_alu_control\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[23\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[22\] " "Net \"w_alu_control\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[22\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[21\] " "Net \"w_alu_control\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[21\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[20\] " "Net \"w_alu_control\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[20\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[19\] " "Net \"w_alu_control\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[19\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[18\] " "Net \"w_alu_control\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[18\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[17\] " "Net \"w_alu_control\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[17\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[16\] " "Net \"w_alu_control\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[16\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[15\] " "Net \"w_alu_control\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[15\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[14\] " "Net \"w_alu_control\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[14\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[13\] " "Net \"w_alu_control\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[13\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[12\] " "Net \"w_alu_control\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[12\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[11\] " "Net \"w_alu_control\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[11\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[10\] " "Net \"w_alu_control\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[10\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[9\] " "Net \"w_alu_control\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[9\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[8\] " "Net \"w_alu_control\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[8\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[7\] " "Net \"w_alu_control\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[7\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[6\] " "Net \"w_alu_control\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[6\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[5\] " "Net \"w_alu_control\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[5\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[4\] " "Net \"w_alu_control\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[4\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[31\] " "Net \"w_alu_control\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[31\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[30\] " "Net \"w_alu_control\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[30\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[29\] " "Net \"w_alu_control\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[29\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[28\] " "Net \"w_alu_control\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[28\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[27\] " "Net \"w_alu_control\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[27\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[26\] " "Net \"w_alu_control\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[26\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[25\] " "Net \"w_alu_control\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[25\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[24\] " "Net \"w_alu_control\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[24\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[23\] " "Net \"w_alu_control\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[23\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[22\] " "Net \"w_alu_control\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[22\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[21\] " "Net \"w_alu_control\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[21\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[20\] " "Net \"w_alu_control\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[20\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[19\] " "Net \"w_alu_control\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[19\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[18\] " "Net \"w_alu_control\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[18\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[17\] " "Net \"w_alu_control\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[17\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[16\] " "Net \"w_alu_control\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[16\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[15\] " "Net \"w_alu_control\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[15\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[14\] " "Net \"w_alu_control\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[14\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[13\] " "Net \"w_alu_control\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[13\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[12\] " "Net \"w_alu_control\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[12\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[11\] " "Net \"w_alu_control\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[11\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[10\] " "Net \"w_alu_control\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[10\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[9\] " "Net \"w_alu_control\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[9\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[8\] " "Net \"w_alu_control\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[8\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[7\] " "Net \"w_alu_control\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[7\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[6\] " "Net \"w_alu_control\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[6\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[5\] " "Net \"w_alu_control\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[5\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[4\] " "Net \"w_alu_control\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[4\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[31\] " "Net \"w_alu_control\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[31\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[30\] " "Net \"w_alu_control\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[30\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[29\] " "Net \"w_alu_control\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[29\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[28\] " "Net \"w_alu_control\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[28\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[27\] " "Net \"w_alu_control\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[27\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[26\] " "Net \"w_alu_control\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[26\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[25\] " "Net \"w_alu_control\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[25\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[24\] " "Net \"w_alu_control\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[24\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[23\] " "Net \"w_alu_control\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[23\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[22\] " "Net \"w_alu_control\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[22\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[21\] " "Net \"w_alu_control\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[21\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[20\] " "Net \"w_alu_control\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[20\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[19\] " "Net \"w_alu_control\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[19\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[18\] " "Net \"w_alu_control\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[18\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[17\] " "Net \"w_alu_control\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[17\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[16\] " "Net \"w_alu_control\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[16\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[15\] " "Net \"w_alu_control\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[15\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[14\] " "Net \"w_alu_control\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[14\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[13\] " "Net \"w_alu_control\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[13\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[12\] " "Net \"w_alu_control\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[12\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[11\] " "Net \"w_alu_control\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[11\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[10\] " "Net \"w_alu_control\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[10\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[9\] " "Net \"w_alu_control\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[9\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[8\] " "Net \"w_alu_control\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[8\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[7\] " "Net \"w_alu_control\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[7\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[6\] " "Net \"w_alu_control\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[6\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[5\] " "Net \"w_alu_control\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[5\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[4\] " "Net \"w_alu_control\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[4\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402184 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[31\] " "Net \"w_alu_control\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[31\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[30\] " "Net \"w_alu_control\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[30\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[29\] " "Net \"w_alu_control\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[29\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[28\] " "Net \"w_alu_control\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[28\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[27\] " "Net \"w_alu_control\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[27\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[26\] " "Net \"w_alu_control\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[26\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[25\] " "Net \"w_alu_control\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[25\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[24\] " "Net \"w_alu_control\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[24\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[23\] " "Net \"w_alu_control\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[23\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[22\] " "Net \"w_alu_control\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[22\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[21\] " "Net \"w_alu_control\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[21\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[20\] " "Net \"w_alu_control\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[20\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[19\] " "Net \"w_alu_control\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[19\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[18\] " "Net \"w_alu_control\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[18\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[17\] " "Net \"w_alu_control\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[17\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[16\] " "Net \"w_alu_control\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[16\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[15\] " "Net \"w_alu_control\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[15\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[14\] " "Net \"w_alu_control\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[14\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[13\] " "Net \"w_alu_control\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[13\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[12\] " "Net \"w_alu_control\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[12\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[11\] " "Net \"w_alu_control\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[11\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[10\] " "Net \"w_alu_control\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[10\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[9\] " "Net \"w_alu_control\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[9\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[8\] " "Net \"w_alu_control\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[8\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[7\] " "Net \"w_alu_control\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[7\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[6\] " "Net \"w_alu_control\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[6\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[5\] " "Net \"w_alu_control\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[5\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_alu_control\[4\] " "Net \"w_alu_control\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "w_alu_control\[4\]" { Text "D:/IntelQuartus/ALU/CPU.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717808402189 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1717808402304 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/IntelQuartus/ALU/output_files/ALU.map.smsg " "Generated suppressed messages file D:/IntelQuartus/ALU/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1717808402333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 174 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 174 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717808402334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 19:00:02 2024 " "Processing ended: Fri Jun 07 19:00:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717808402334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717808402334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717808402334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1717808402334 ""}
