Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\work\z8t\boardout_fiber\Z8_out_fiber_1.48_20221130_both\src\uart\up_data_dpram_8x4096.ip --block-symbol-file --output-directory=F:\work\z8t\boardout_fiber\Z8_out_fiber_1.48_20221130_both\src\uart\up_data_dpram_8x4096 --family="Arria 10" --part=10AX027H4F34E3SG
: up_data_dpram_8x4096.ram_2port_0: Targeting device family: Arria 10.
: up_data_dpram_8x4096.ram_2port_0: Tab Output1 is unavailable while using 'Customize clocks for A and B ports'.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\work\z8t\boardout_fiber\Z8_out_fiber_1.48_20221130_both\src\uart\up_data_dpram_8x4096.ip --synthesis=VERILOG --output-directory=F:\work\z8t\boardout_fiber\Z8_out_fiber_1.48_20221130_both\src\uart\up_data_dpram_8x4096 --family="Arria 10" --part=10AX027H4F34E3SG
: up_data_dpram_8x4096.ram_2port_0: Targeting device family: Arria 10.
: up_data_dpram_8x4096.ram_2port_0: Tab Output1 is unavailable while using 'Customize clocks for A and B ports'.
Info: up_data_dpram_8x4096: "Transforming system: up_data_dpram_8x4096"
Info: up_data_dpram_8x4096: "Naming system components in system: up_data_dpram_8x4096"
Info: up_data_dpram_8x4096: "Processing generation queue"
Info: up_data_dpram_8x4096: "Generating: up_data_dpram_8x4096"
Info: up_data_dpram_8x4096: "Generating: up_data_dpram_8x4096_ram_2port_181_kxenyxq"
Info: up_data_dpram_8x4096: Done "up_data_dpram_8x4096" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in up_data_dpram_8x4096. No files generated.
Info: Finished: Generate IP Core Documentation
