
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v
# synth_design -part xc7z020clg484-3 -top softmax -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top softmax -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 119521 
WARNING: [Synth 8-2306] macro EXPONENT redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:12]
WARNING: [Synth 8-2306] macro MANTISSA redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:13]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.039 ; gain = 37.395 ; free physical = 251530 ; free virtual = 314076
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softmax' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:22]
INFO: [Synth 8-6157] synthesizing module 'mode1_max_tree' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2666]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2787]
WARNING: [Synth 8-3848] Net unordered in module/entity comparator does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2807]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2787]
INFO: [Synth 8-6155] done synthesizing module 'mode1_max_tree' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2666]
INFO: [Synth 8-6157] synthesizing module 'mode2_sub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2628]
INFO: [Synth 8-6157] synthesizing module 'fixed_point_addsub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1004]
WARNING: [Synth 8-3848] Net flags in module/entity fixed_point_addsub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1025]
INFO: [Synth 8-6155] done synthesizing module 'fixed_point_addsub' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1004]
WARNING: [Synth 8-3848] Net clk_NC in module/entity mode2_sub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2651]
WARNING: [Synth 8-3848] Net rst_NC in module/entity mode2_sub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2652]
INFO: [Synth 8-6155] done synthesizing module 'mode2_sub' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2628]
INFO: [Synth 8-6157] synthesizing module 'mode3_exp' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2592]
INFO: [Synth 8-6157] synthesizing module 'expunit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:770]
INFO: [Synth 8-6157] synthesizing module 'ExpLUT' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:832]
INFO: [Synth 8-6155] done synthesizing module 'ExpLUT' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:832]
WARNING: [Synth 8-3848] Net status in module/entity expunit does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:778]
INFO: [Synth 8-6155] done synthesizing module 'expunit' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:770]
INFO: [Synth 8-6155] done synthesizing module 'mode3_exp' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2592]
INFO: [Synth 8-6157] synthesizing module 'mode4_adder_tree' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2485]
WARNING: [Synth 8-3848] Net clk_NC in module/entity mode4_adder_tree does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2574]
WARNING: [Synth 8-3848] Net rst_NC in module/entity mode4_adder_tree does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2575]
INFO: [Synth 8-6155] done synthesizing module 'mode4_adder_tree' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2485]
INFO: [Synth 8-6157] synthesizing module 'mode5_ln' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1058]
INFO: [Synth 8-6157] synthesizing module 'logunit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1068]
INFO: [Synth 8-6157] synthesizing module 'int_to_float_fp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2343]
INFO: [Synth 8-6157] synthesizing module 'align' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2475]
INFO: [Synth 8-6155] done synthesizing module 'align' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2475]
INFO: [Synth 8-6157] synthesizing module 'lzc' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2445]
INFO: [Synth 8-6155] done synthesizing module 'lzc' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2445]
INFO: [Synth 8-6157] synthesizing module 'sub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2438]
INFO: [Synth 8-6155] done synthesizing module 'sub' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2438]
INFO: [Synth 8-6157] synthesizing module 'sub2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2431]
INFO: [Synth 8-6155] done synthesizing module 'sub2' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2431]
INFO: [Synth 8-6157] synthesizing module 'am_shift' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2424]
INFO: [Synth 8-6155] done synthesizing module 'am_shift' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2424]
INFO: [Synth 8-6157] synthesizing module 'exception' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2391]
INFO: [Synth 8-6155] done synthesizing module 'exception' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2391]
INFO: [Synth 8-6157] synthesizing module 'final_out' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2372]
INFO: [Synth 8-6155] done synthesizing module 'final_out' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2372]
INFO: [Synth 8-6155] done synthesizing module 'int_to_float_fp16' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2343]
INFO: [Synth 8-6157] synthesizing module 'FPLUT1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2302]
INFO: [Synth 8-6155] done synthesizing module 'FPLUT1' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2302]
INFO: [Synth 8-6157] synthesizing module 'FP8LUT2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2037]
INFO: [Synth 8-6155] done synthesizing module 'FP8LUT2' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2037]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1221]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_PrealignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1981]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_PrealignModule' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1981]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignModule' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1935]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1862]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift1' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1862]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1825]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift2' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1825]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExecutionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1787]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExecutionModule' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1787]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1733]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeModule' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1733]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1680]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift1' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1680]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1633]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift2' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1633]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_RoundModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1569]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_RoundModule' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1569]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExceptionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1515]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExceptionModule' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1515]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub' (29#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1221]
INFO: [Synth 8-6157] synthesizing module 'float_to_int_fp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1133]
INFO: [Synth 8-6157] synthesizing module 'align_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1206]
INFO: [Synth 8-6155] done synthesizing module 'align_t' (30#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1206]
INFO: [Synth 8-6157] synthesizing module 'sub_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'sub_t' (31#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1199]
INFO: [Synth 8-6157] synthesizing module 'am_shift_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1183]
INFO: [Synth 8-6155] done synthesizing module 'am_shift_t' (32#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1183]
INFO: [Synth 8-6157] synthesizing module 'two_comp_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1175]
INFO: [Synth 8-6155] done synthesizing module 'two_comp_t' (33#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1175]
INFO: [Synth 8-6157] synthesizing module 'final_out_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1155]
INFO: [Synth 8-6155] done synthesizing module 'final_out_t' (34#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1155]
INFO: [Synth 8-6155] done synthesizing module 'float_to_int_fp16' (35#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1133]
WARNING: [Synth 8-3848] Net status in module/entity logunit does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1072]
INFO: [Synth 8-6155] done synthesizing module 'logunit' (36#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1068]
INFO: [Synth 8-6155] done synthesizing module 'mode5_ln' (37#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1058]
INFO: [Synth 8-6157] synthesizing module 'mode6_sub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:969]
WARNING: [Synth 8-3848] Net clk_NC in module/entity mode6_sub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:993]
WARNING: [Synth 8-3848] Net rst_NC in module/entity mode6_sub does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:993]
INFO: [Synth 8-6155] done synthesizing module 'mode6_sub' (38#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:969]
INFO: [Synth 8-6157] synthesizing module 'mode7_exp' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:734]
INFO: [Synth 8-6155] done synthesizing module 'mode7_exp' (39#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:734]
INFO: [Synth 8-6155] done synthesizing module 'softmax' (40#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:22]
WARNING: [Synth 8-3331] design expunit has unconnected port status[7]
WARNING: [Synth 8-3331] design expunit has unconnected port status[6]
WARNING: [Synth 8-3331] design expunit has unconnected port status[5]
WARNING: [Synth 8-3331] design expunit has unconnected port status[4]
WARNING: [Synth 8-3331] design expunit has unconnected port status[3]
WARNING: [Synth 8-3331] design expunit has unconnected port status[2]
WARNING: [Synth 8-3331] design expunit has unconnected port status[1]
WARNING: [Synth 8-3331] design expunit has unconnected port status[0]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[4]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[3]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[2]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[1]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port flags[0]
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port clk
WARNING: [Synth 8-3331] design fixed_point_addsub has unconnected port rst
WARNING: [Synth 8-3331] design final_out has unconnected port z_m[10]
WARNING: [Synth 8-3331] design logunit has unconnected port status[7]
WARNING: [Synth 8-3331] design logunit has unconnected port status[6]
WARNING: [Synth 8-3331] design logunit has unconnected port status[5]
WARNING: [Synth 8-3331] design logunit has unconnected port status[4]
WARNING: [Synth 8-3331] design logunit has unconnected port status[3]
WARNING: [Synth 8-3331] design logunit has unconnected port status[2]
WARNING: [Synth 8-3331] design logunit has unconnected port status[1]
WARNING: [Synth 8-3331] design logunit has unconnected port status[0]
WARNING: [Synth 8-3331] design logunit has unconnected port reset
WARNING: [Synth 8-3331] design comparator has unconnected port unordered
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.305 ; gain = 73.660 ; free physical = 251387 ; free virtual = 313934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.305 ; gain = 73.660 ; free physical = 251274 ; free virtual = 313821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.305 ; gain = 81.660 ; free physical = 251271 ; free virtual = 313819
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1033]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1033]
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1819]
WARNING: [Synth 8-3936] Found unconnected internal register 'fpin_f_reg_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1092]
WARNING: [Synth 8-327] inferring latch for variable 'eq_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2824]
WARNING: [Synth 8-327] inferring latch for variable 'lt_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2825]
WARNING: [Synth 8-327] inferring latch for variable 'gt_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2826]
WARNING: [Synth 8-327] inferring latch for variable 'Lvl2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1704]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1596.332 ; gain = 122.688 ; free physical = 251214 ; free virtual = 313762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 16    
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 25    
	   2 Input     11 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 68    
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 65    
	   2 Input     11 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module softmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 33    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 13    
Module comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module mode1_max_tree 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fixed_point_addsub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module expunit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mode4_adder_tree 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lzc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sub2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module exception 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module final_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module FPAddSub_PrealignModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module align_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module sub_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module am_shift_t 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module two_comp_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module final_out_t 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
Module logunit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
DSP Report: Generating DSP exp0/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: register exp0/a_comp_reg_reg is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: register exp0/Mult_out_reg_reg is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: operator exp0/Mult_out1 is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: Generating DSP exp1/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: register exp1/a_comp_reg_reg is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: register exp1/Mult_out_reg_reg is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: operator exp1/Mult_out1 is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: Generating DSP exp2/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: register exp2/a_comp_reg_reg is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: register exp2/Mult_out_reg_reg is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: operator exp2/Mult_out1 is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: Generating DSP exp3/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: register exp3/a_comp_reg_reg is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: register exp3/Mult_out_reg_reg is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: operator exp3/Mult_out1 is absorbed into DSP exp3/Mult_out_reg_reg.
INFO: [Synth 8-5546] ROM "ln/int_float/dut_exception/p_0_in" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP exp0/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: register exp0/a_comp_reg_reg is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: register exp0/Mult_out_reg_reg is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: operator exp0/Mult_out1 is absorbed into DSP exp0/Mult_out_reg_reg.
DSP Report: Generating DSP exp1/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: register exp1/a_comp_reg_reg is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: register exp1/Mult_out_reg_reg is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: operator exp1/Mult_out1 is absorbed into DSP exp1/Mult_out_reg_reg.
DSP Report: Generating DSP exp2/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: register exp2/a_comp_reg_reg is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: register exp2/Mult_out_reg_reg is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: operator exp2/Mult_out1 is absorbed into DSP exp2/Mult_out_reg_reg.
DSP Report: Generating DSP exp3/Mult_out_reg_reg, operation Mode is: -(A2*B2)'.
DSP Report: register B is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: register exp3/a_comp_reg_reg is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: register exp3/Mult_out_reg_reg is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: operator p_0_out is absorbed into DSP exp3/Mult_out_reg_reg.
DSP Report: operator exp3/Mult_out1 is absorbed into DSP exp3/Mult_out_reg_reg.
WARNING: [Synth 8-3331] design mode5_ln has unconnected port reset
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg2_reg[13]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg2_reg[28]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg2_reg[29]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg2_reg[30]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg2_reg[31]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg2_reg[28]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg2_reg[29]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg2_reg[30]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg2_reg[31]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg2_reg[28]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg2_reg[29]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg2_reg[30]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg2_reg[31]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp0/LUTout_reg2_reg[28]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp0/LUTout_reg2_reg[29]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp0/LUTout_reg2_reg[30]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp0/LUTout_reg2_reg[31]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg2_reg[14]' (FDRE) to 'mode3_exp/exp3/LUTout_reg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg2_reg[15]' (FDRE) to 'mode3_exp/exp2/LUTout_reg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg2_reg[13]' (FDRE) to 'mode3_exp/exp2/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg2_reg[14]' (FDRE) to 'mode3_exp/exp2/LUTout_reg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg2_reg[15]' (FDRE) to 'mode3_exp/exp1/LUTout_reg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg2_reg[13]' (FDRE) to 'mode3_exp/exp1/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg2_reg[14]' (FDRE) to 'mode3_exp/exp1/LUTout_reg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg2_reg[15]' (FDRE) to 'mode3_exp/exp0/LUTout_reg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp0/LUTout_reg2_reg[13]' (FDRE) to 'mode3_exp/exp0/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp0/LUTout_reg2_reg[14]' (FDRE) to 'mode3_exp/exp0/LUTout_reg2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/\exp0/LUTout_reg2_reg[15] )
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp0/LUTout_reg_reg[31]' (FDRE) to 'mode3_exp/exp3/LUTout_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp0/LUTout_reg_reg[30]' (FDRE) to 'mode3_exp/exp3/LUTout_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp0/LUTout_reg_reg[29]' (FDRE) to 'mode3_exp/exp3/LUTout_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp0/LUTout_reg_reg[28]' (FDRE) to 'mode3_exp/exp3/LUTout_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg_reg[13]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg_reg[31]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg_reg[30]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg_reg[29]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg_reg[28]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg_reg[31]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg_reg[30]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg_reg[29]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg_reg[28]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg_reg[31]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg_reg[30]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg_reg[29]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg_reg[28]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg_reg[14]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp3/LUTout_reg_reg[15]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg_reg[13]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg_reg[14]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp2/LUTout_reg_reg[15]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg_reg[13]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg_reg[14]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp1/LUTout_reg_reg[15]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp0/LUTout_reg_reg[13]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode3_exp/exp0/LUTout_reg_reg[14]' (FDRE) to 'mode3_exp/exp0/LUTout_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/fpin_f_reg_reg[2]' (FDE) to 'mode5_ln/i_8'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/fpin_f_reg_reg[3]' (FDE) to 'mode5_ln/i_6'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/fpin_f_reg_reg[4]' (FDE) to 'mode5_ln/i_5'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/fpin_f_reg_reg[5]' (FDE) to 'mode5_ln/i_4'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/fpin_f_reg_reg[6]' (FDE) to 'mode5_ln/i_3'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/fpin_f_reg_reg[7]' (FDE) to 'mode5_ln/i_2'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/fpin_f_reg_reg[8]' (FDE) to 'mode5_ln/i_1'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/fpin_f_reg_reg[9]' (FDE) to 'mode5_ln/i_0'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/fxout1_reg_reg[12]' (FDE) to 'mode5_ln/ln/fxout1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/u_FPAddSub/pipe_1_reg[44]' (FDR) to 'mode5_ln/ln/u_FPAddSub/pipe_1_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode5_ln/\ln/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/u_FPAddSub/pipe_3_reg[39]' (FDR) to 'mode5_ln/ln/u_FPAddSub/pipe_1_reg[47]'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/u_FPAddSub/pipe_5_reg[1]' (FDR) to 'mode5_ln/ln/u_FPAddSub/pipe_5_reg[2]'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/u_FPAddSub/pipe_5_reg[2]' (FDR) to 'mode5_ln/ln/u_FPAddSub/pipe_5_reg[3]'
INFO: [Synth 8-3886] merging instance 'mode5_ln/ln/u_FPAddSub/pipe_5_reg[3]' (FDR) to 'mode5_ln/ln/u_FPAddSub/pipe_5_reg[4]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp3/LUTout_reg2_reg[13]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp3/LUTout_reg2_reg[28]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp3/LUTout_reg2_reg[29]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp3/LUTout_reg2_reg[30]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp3/LUTout_reg2_reg[31]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp2/LUTout_reg2_reg[28]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp2/LUTout_reg2_reg[29]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp2/LUTout_reg2_reg[30]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp2/LUTout_reg2_reg[31]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp1/LUTout_reg2_reg[28]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp1/LUTout_reg2_reg[29]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp1/LUTout_reg2_reg[30]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp1/LUTout_reg2_reg[31]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp0/LUTout_reg2_reg[28]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp0/LUTout_reg2_reg[29]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp0/LUTout_reg2_reg[30]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp0/LUTout_reg2_reg[31]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp3/LUTout_reg2_reg[14]' (FDRE) to 'mode7_exp/exp3/LUTout_reg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp3/LUTout_reg2_reg[15]' (FDRE) to 'mode7_exp/exp2/LUTout_reg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp2/LUTout_reg2_reg[13]' (FDRE) to 'mode7_exp/exp2/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp2/LUTout_reg2_reg[14]' (FDRE) to 'mode7_exp/exp2/LUTout_reg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp2/LUTout_reg2_reg[15]' (FDRE) to 'mode7_exp/exp1/LUTout_reg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp1/LUTout_reg2_reg[13]' (FDRE) to 'mode7_exp/exp1/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp1/LUTout_reg2_reg[14]' (FDRE) to 'mode7_exp/exp1/LUTout_reg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp1/LUTout_reg2_reg[15]' (FDRE) to 'mode7_exp/exp0/LUTout_reg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp0/LUTout_reg2_reg[13]' (FDRE) to 'mode7_exp/exp0/LUTout_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp0/LUTout_reg2_reg[14]' (FDRE) to 'mode7_exp/exp0/LUTout_reg2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/\exp0/LUTout_reg2_reg[15] )
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp0/LUTout_reg_reg[31]' (FDRE) to 'mode7_exp/exp3/LUTout_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp0/LUTout_reg_reg[30]' (FDRE) to 'mode7_exp/exp3/LUTout_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp0/LUTout_reg_reg[29]' (FDRE) to 'mode7_exp/exp3/LUTout_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp0/LUTout_reg_reg[28]' (FDRE) to 'mode7_exp/exp3/LUTout_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mode7_exp/exp3/LUTout_reg_reg[13]' (FDRE) to 'mode7_exp/exp0/LUTout_reg_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode5_ln/\ln/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode5_ln/\ln/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode5_ln/\ln/u_FPAddSub/pipe_1_reg[47] )
WARNING: [Synth 8-3332] Sequential element (cmp0_stage2/lt_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp1_stage2/lt_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp0_stage1/lt_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp0_stage0/lt_reg) is unused and will be removed from module mode1_max_tree.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode5_ln/\ln/u_FPAddSub/pipe_5_reg[0] )
WARNING: [Synth 8-3332] Sequential element (cmp0_stage2/eq_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp1_stage2/eq_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp0_stage1/eq_reg) is unused and will be removed from module mode1_max_tree.
WARNING: [Synth 8-3332] Sequential element (cmp0_stage0/eq_reg) is unused and will be removed from module mode1_max_tree.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1739.676 ; gain = 266.031 ; free physical = 250444 ; free virtual = 312997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|ExpLUT      | exp               | 128x28        | LUT            | 
|FPLUT1      | log               | 32x16         | LUT            | 
|FP8LUT2     | log               | 256x14        | LUT            | 
|mode3_exp   | exp0/lut/exp      | 128x28        | LUT            | 
|mode3_exp   | exp1/lut/exp      | 128x28        | LUT            | 
|mode3_exp   | exp2/lut/exp      | 128x28        | LUT            | 
|mode3_exp   | exp3/lut/exp      | 128x28        | LUT            | 
|mode5_ln    | ln/fxout2_reg_reg | 256x16        | Block RAM      | 
|mode5_ln    | ln/lut1/log       | 32x16         | LUT            | 
|mode7_exp   | exp0/lut/exp      | 128x28        | LUT            | 
|mode7_exp   | exp1/lut/exp      | 128x28        | LUT            | 
|mode7_exp   | exp2/lut/exp      | 128x28        | LUT            | 
|mode7_exp   | exp3/lut/exp      | 128x28        | LUT            | 
+------------+-------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|expunit     | -(A2*B2)'   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance mode5_ln/lni_7/ln/fxout2_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1739.676 ; gain = 266.031 ; free physical = 250409 ; free virtual = 312962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance mode5_ln/ln/fxout2_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1739.676 ; gain = 266.031 ; free physical = 250424 ; free virtual = 312977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop mode2_outp_sub0_reg_reg[1] is being inverted and renamed to mode2_outp_sub0_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub0_reg_reg[2] is being inverted and renamed to mode2_outp_sub0_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub0_reg_reg[3] is being inverted and renamed to mode2_outp_sub0_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub0_reg_reg[4] is being inverted and renamed to mode2_outp_sub0_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub0_reg_reg[5] is being inverted and renamed to mode2_outp_sub0_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub0_reg_reg[6] is being inverted and renamed to mode2_outp_sub0_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub0_reg_reg[7] is being inverted and renamed to mode2_outp_sub0_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub0_reg_reg[8] is being inverted and renamed to mode2_outp_sub0_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub0_reg_reg[9] is being inverted and renamed to mode2_outp_sub0_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub0_reg_reg[10] is being inverted and renamed to mode2_outp_sub0_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub0_reg_reg[11] is being inverted and renamed to mode2_outp_sub0_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub1_reg_reg[1] is being inverted and renamed to mode2_outp_sub1_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub1_reg_reg[2] is being inverted and renamed to mode2_outp_sub1_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub1_reg_reg[3] is being inverted and renamed to mode2_outp_sub1_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub1_reg_reg[4] is being inverted and renamed to mode2_outp_sub1_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub1_reg_reg[5] is being inverted and renamed to mode2_outp_sub1_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub1_reg_reg[6] is being inverted and renamed to mode2_outp_sub1_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub1_reg_reg[7] is being inverted and renamed to mode2_outp_sub1_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub1_reg_reg[8] is being inverted and renamed to mode2_outp_sub1_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub1_reg_reg[9] is being inverted and renamed to mode2_outp_sub1_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub1_reg_reg[10] is being inverted and renamed to mode2_outp_sub1_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub1_reg_reg[11] is being inverted and renamed to mode2_outp_sub1_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub2_reg_reg[1] is being inverted and renamed to mode2_outp_sub2_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub2_reg_reg[2] is being inverted and renamed to mode2_outp_sub2_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub2_reg_reg[3] is being inverted and renamed to mode2_outp_sub2_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub2_reg_reg[4] is being inverted and renamed to mode2_outp_sub2_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub2_reg_reg[5] is being inverted and renamed to mode2_outp_sub2_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub2_reg_reg[6] is being inverted and renamed to mode2_outp_sub2_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub2_reg_reg[7] is being inverted and renamed to mode2_outp_sub2_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub2_reg_reg[8] is being inverted and renamed to mode2_outp_sub2_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub2_reg_reg[9] is being inverted and renamed to mode2_outp_sub2_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub2_reg_reg[10] is being inverted and renamed to mode2_outp_sub2_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub2_reg_reg[11] is being inverted and renamed to mode2_outp_sub2_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub3_reg_reg[1] is being inverted and renamed to mode2_outp_sub3_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub3_reg_reg[2] is being inverted and renamed to mode2_outp_sub3_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub3_reg_reg[3] is being inverted and renamed to mode2_outp_sub3_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub3_reg_reg[4] is being inverted and renamed to mode2_outp_sub3_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub3_reg_reg[5] is being inverted and renamed to mode2_outp_sub3_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub3_reg_reg[6] is being inverted and renamed to mode2_outp_sub3_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub3_reg_reg[7] is being inverted and renamed to mode2_outp_sub3_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub3_reg_reg[8] is being inverted and renamed to mode2_outp_sub3_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub3_reg_reg[9] is being inverted and renamed to mode2_outp_sub3_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub3_reg_reg[10] is being inverted and renamed to mode2_outp_sub3_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop mode2_outp_sub3_reg_reg[11] is being inverted and renamed to mode2_outp_sub3_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop mode5_outp_log_reg_reg[3] is being inverted and renamed to mode5_outp_log_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop mode5_outp_log_reg_reg[11] is being inverted and renamed to mode5_outp_log_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop mode5_outp_log_reg_reg[12] is being inverted and renamed to mode5_outp_log_reg_reg[12]_inv.
INFO: [Synth 8-5365] Flop mode5_outp_log_reg_reg[15] is being inverted and renamed to mode5_outp_log_reg_reg[15]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub0_reg_reg[1] is being inverted and renamed to mode6_outp_logsub0_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub0_reg_reg[2] is being inverted and renamed to mode6_outp_logsub0_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub0_reg_reg[3] is being inverted and renamed to mode6_outp_logsub0_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub0_reg_reg[4] is being inverted and renamed to mode6_outp_logsub0_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub0_reg_reg[5] is being inverted and renamed to mode6_outp_logsub0_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub0_reg_reg[6] is being inverted and renamed to mode6_outp_logsub0_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub0_reg_reg[7] is being inverted and renamed to mode6_outp_logsub0_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub0_reg_reg[8] is being inverted and renamed to mode6_outp_logsub0_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub0_reg_reg[9] is being inverted and renamed to mode6_outp_logsub0_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub0_reg_reg[10] is being inverted and renamed to mode6_outp_logsub0_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub0_reg_reg[11] is being inverted and renamed to mode6_outp_logsub0_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub1_reg_reg[1] is being inverted and renamed to mode6_outp_logsub1_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub1_reg_reg[2] is being inverted and renamed to mode6_outp_logsub1_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub1_reg_reg[3] is being inverted and renamed to mode6_outp_logsub1_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub1_reg_reg[4] is being inverted and renamed to mode6_outp_logsub1_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub1_reg_reg[5] is being inverted and renamed to mode6_outp_logsub1_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub1_reg_reg[6] is being inverted and renamed to mode6_outp_logsub1_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub1_reg_reg[7] is being inverted and renamed to mode6_outp_logsub1_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub1_reg_reg[8] is being inverted and renamed to mode6_outp_logsub1_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub1_reg_reg[9] is being inverted and renamed to mode6_outp_logsub1_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub1_reg_reg[10] is being inverted and renamed to mode6_outp_logsub1_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub1_reg_reg[11] is being inverted and renamed to mode6_outp_logsub1_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub2_reg_reg[1] is being inverted and renamed to mode6_outp_logsub2_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub2_reg_reg[2] is being inverted and renamed to mode6_outp_logsub2_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub2_reg_reg[3] is being inverted and renamed to mode6_outp_logsub2_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub2_reg_reg[4] is being inverted and renamed to mode6_outp_logsub2_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub2_reg_reg[5] is being inverted and renamed to mode6_outp_logsub2_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub2_reg_reg[6] is being inverted and renamed to mode6_outp_logsub2_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub2_reg_reg[7] is being inverted and renamed to mode6_outp_logsub2_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub2_reg_reg[8] is being inverted and renamed to mode6_outp_logsub2_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub2_reg_reg[9] is being inverted and renamed to mode6_outp_logsub2_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub2_reg_reg[10] is being inverted and renamed to mode6_outp_logsub2_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub2_reg_reg[11] is being inverted and renamed to mode6_outp_logsub2_reg_reg[11]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub3_reg_reg[1] is being inverted and renamed to mode6_outp_logsub3_reg_reg[1]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub3_reg_reg[2] is being inverted and renamed to mode6_outp_logsub3_reg_reg[2]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub3_reg_reg[3] is being inverted and renamed to mode6_outp_logsub3_reg_reg[3]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub3_reg_reg[4] is being inverted and renamed to mode6_outp_logsub3_reg_reg[4]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub3_reg_reg[5] is being inverted and renamed to mode6_outp_logsub3_reg_reg[5]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub3_reg_reg[6] is being inverted and renamed to mode6_outp_logsub3_reg_reg[6]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub3_reg_reg[7] is being inverted and renamed to mode6_outp_logsub3_reg_reg[7]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub3_reg_reg[8] is being inverted and renamed to mode6_outp_logsub3_reg_reg[8]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub3_reg_reg[9] is being inverted and renamed to mode6_outp_logsub3_reg_reg[9]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub3_reg_reg[10] is being inverted and renamed to mode6_outp_logsub3_reg_reg[10]_inv.
INFO: [Synth 8-5365] Flop mode6_outp_logsub3_reg_reg[11] is being inverted and renamed to mode6_outp_logsub3_reg_reg[11]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.676 ; gain = 266.031 ; free physical = 250413 ; free virtual = 312966
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.676 ; gain = 266.031 ; free physical = 250412 ; free virtual = 312965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.676 ; gain = 266.031 ; free physical = 250411 ; free virtual = 312964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.676 ; gain = 266.031 ; free physical = 250411 ; free virtual = 312964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.676 ; gain = 266.031 ; free physical = 250411 ; free virtual = 312964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.676 ; gain = 266.031 ; free physical = 250411 ; free virtual = 312964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|softmax     | mode5_ln/ln/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   242|
|2     |DSP48E1  |     8|
|3     |LUT1     |   211|
|4     |LUT2     |   805|
|5     |LUT3     |    63|
|6     |LUT4     |   433|
|7     |LUT5     |   205|
|8     |LUT6     |   515|
|9     |MUXF7    |   138|
|10    |RAMB18E1 |     1|
|11    |SRL16E   |     1|
|12    |FDRE     |  1161|
|13    |FDSE     |    92|
|14    |LD       |    13|
|15    |LDC      |     4|
+------+---------+------+

Report Instance Areas: 
+------+------------------------+-------------------------+------+
|      |Instance                |Module                   |Cells |
+------+------------------------+-------------------------+------+
|1     |top                     |                         |  3892|
|2     |  mode1_max             |mode1_max_tree           |   636|
|3     |    cmp0_stage0         |comparator               |   102|
|4     |    cmp0_stage1         |comparator_15            |   112|
|5     |    cmp0_stage2         |comparator_16            |   114|
|6     |    cmp1_stage2         |comparator_17            |   114|
|7     |  mode3_exp             |mode3_exp                |   568|
|8     |    exp0                |expunit_7                |   142|
|9     |      lut               |ExpLUT_14                |    16|
|10    |    exp1                |expunit_8                |   142|
|11    |      lut               |ExpLUT_13                |    16|
|12    |    exp2                |expunit_9                |   142|
|13    |      lut               |ExpLUT_12                |    16|
|14    |    exp3                |expunit_10               |   142|
|15    |      lut               |ExpLUT_11                |    16|
|16    |  mode4_adder_tree      |mode4_adder_tree         |   275|
|17    |    add0_stage0         |fixed_point_addsub       |    16|
|18    |    add0_stage1         |fixed_point_addsub_6     |    16|
|19    |  mode5_ln              |mode5_ln                 |   460|
|20    |    ln                  |logunit                  |   460|
|21    |      u_FPAddSub        |FPAddSub                 |   301|
|22    |        AlignModule     |FPAddSub_AlignModule     |     2|
|23    |        ExecutionModule |FPAddSub_ExecutionModule |     4|
|24    |        NormalizeShift1 |FPAddSub_NormalizeShift1 |    50|
|25    |  mode7_exp             |mode7_exp                |   568|
|26    |    exp0                |expunit                  |   142|
|27    |      lut               |ExpLUT_5                 |    16|
|28    |    exp1                |expunit_0                |   142|
|29    |      lut               |ExpLUT_4                 |    16|
|30    |    exp2                |expunit_1                |   142|
|31    |      lut               |ExpLUT_3                 |    16|
|32    |    exp3                |expunit_2                |   142|
|33    |      lut               |ExpLUT                   |    16|
+------+------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.676 ; gain = 266.031 ; free physical = 250411 ; free virtual = 312964
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 100 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.676 ; gain = 266.031 ; free physical = 250412 ; free virtual = 312965
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.676 ; gain = 266.031 ; free physical = 250422 ; free virtual = 312975
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 406 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1858.836 ; gain = 0.000 ; free physical = 249900 ; free virtual = 312455
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 13 instances
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
296 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1858.836 ; gain = 385.289 ; free physical = 249954 ; free virtual = 312509
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2386.488 ; gain = 527.652 ; free physical = 249234 ; free virtual = 311788
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.488 ; gain = 0.000 ; free physical = 249234 ; free virtual = 311788
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.500 ; gain = 0.000 ; free physical = 249467 ; free virtual = 312024
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[15]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[31]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[47]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[63]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2524.777 ; gain = 0.004 ; free physical = 252479 ; free virtual = 315030

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1061b5936

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 252471 ; free virtual = 315022

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1061b5936

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 252364 ; free virtual = 314916
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 122a7e503

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 252374 ; free virtual = 314926
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 17 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e7daece3

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 252371 ; free virtual = 314923
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e7daece3

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 252371 ; free virtual = 314923
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 88543aae

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 252353 ; free virtual = 314905
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 88543aae

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 252353 ; free virtual = 314905
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               8  |              17  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 252353 ; free virtual = 314905
Ending Logic Optimization Task | Checksum: 88543aae

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 252353 ; free virtual = 314905

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[15]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[31]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[47]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[63]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.987 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 15146a4a1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2758.938 ; gain = 0.000 ; free physical = 252269 ; free virtual = 314821
Ending Power Optimization Task | Checksum: 15146a4a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.938 ; gain = 234.160 ; free physical = 252270 ; free virtual = 314822

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15146a4a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.938 ; gain = 0.000 ; free physical = 252269 ; free virtual = 314821

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.938 ; gain = 0.000 ; free physical = 252269 ; free virtual = 314821
Ending Netlist Obfuscation Task | Checksum: e96f4976

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.938 ; gain = 0.000 ; free physical = 252269 ; free virtual = 314821
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2758.938 ; gain = 234.164 ; free physical = 252268 ; free virtual = 314820
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: e96f4976
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module softmax ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 56 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2758.938 ; gain = 0.000 ; free physical = 252169 ; free virtual = 314721
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2758.938 ; gain = 0.000 ; free physical = 252130 ; free virtual = 314682
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.987 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2758.938 ; gain = 0.000 ; free physical = 252095 ; free virtual = 314647
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 31 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.941 ; gain = 8.004 ; free physical = 251973 ; free virtual = 314525
Power optimization passes: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2766.941 ; gain = 8.004 ; free physical = 251957 ; free virtual = 314509

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251999 ; free virtual = 314551


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design softmax ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 1 accepted clusters 1
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 15 accepted clusters 15

Number of Slice Registers augmented: 0 newly gated: 15 Total: 1252
Number of SRLs augmented: 0  newly gated: 0 Total: 1
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Number of Flops added for Enable Generation: 2

Flops dropped: 0/22 RAMS dropped: 0/1 Clusters dropped: 0/16 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: ea727815

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251892 ; free virtual = 314444
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: ea727815
Power optimization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2766.941 ; gain = 8.004 ; free physical = 251960 ; free virtual = 314512
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 2496736 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d67998cd

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251871 ; free virtual = 314424
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d67998cd

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251865 ; free virtual = 314417
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d67998cd

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251852 ; free virtual = 314404
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d67998cd

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251843 ; free virtual = 314395
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d67998cd

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251862 ; free virtual = 314414

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251872 ; free virtual = 314425
Ending Netlist Obfuscation Task | Checksum: d67998cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251870 ; free virtual = 314422
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 252649 ; free virtual = 315203
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 64c3b9fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 252649 ; free virtual = 315203
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 252619 ; free virtual = 315173

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c1873f2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 252531 ; free virtual = 315085

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f1f1938a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 252451 ; free virtual = 315005

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f1f1938a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 252449 ; free virtual = 315003
Phase 1 Placer Initialization | Checksum: f1f1938a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 252445 ; free virtual = 314999

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9fba6090

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 252384 ; free virtual = 314938

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254538 ; free virtual = 317088

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1b807f2de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254502 ; free virtual = 317053
Phase 2 Global Placement | Checksum: 1200dbe7d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254540 ; free virtual = 317090

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1200dbe7d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254555 ; free virtual = 317105

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e53b865e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254459 ; free virtual = 317010

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1347f7a08

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254425 ; free virtual = 316976

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c242cf31

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254415 ; free virtual = 316966

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b7054919

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254364 ; free virtual = 316915

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a82b5265

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254335 ; free virtual = 316886

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ff11ac2b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254330 ; free virtual = 316882
Phase 3 Detail Placement | Checksum: 1ff11ac2b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254327 ; free virtual = 316879

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f5603e4b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: f5603e4b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254333 ; free virtual = 316885
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.283. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18949d822

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254326 ; free virtual = 316878
Phase 4.1 Post Commit Optimization | Checksum: 18949d822

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254323 ; free virtual = 316874

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18949d822

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254328 ; free virtual = 316880

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18949d822

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254332 ; free virtual = 316884

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254329 ; free virtual = 316881
Phase 4.4 Final Placement Cleanup | Checksum: 1eb05c50b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254320 ; free virtual = 316872
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eb05c50b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254313 ; free virtual = 316865
Ending Placer Task | Checksum: 152f87c9e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254326 ; free virtual = 316878
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254325 ; free virtual = 316876
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254249 ; free virtual = 316800
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254243 ; free virtual = 316795
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 254170 ; free virtual = 316727
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[15]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[31]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[47]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[63]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d2a5465a ConstDB: 0 ShapeSum: 80533644 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub1_inp[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub1_inp[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 175729a75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251202 ; free virtual = 313759
Post Restoration Checksum: NetGraph: af8d826c NumContArr: c5e51809 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 175729a75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251197 ; free virtual = 313754

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 175729a75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251161 ; free virtual = 313719

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 175729a75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251161 ; free virtual = 313719
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 199c0c866

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251186 ; free virtual = 313744
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.535  | TNS=0.000  | WHS=0.075  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 12e82d4f0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 251103 ; free virtual = 313661

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27a7a8d98

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250961 ; free virtual = 313520

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 343
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.532  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f6e1f7ec

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250374 ; free virtual = 312933
Phase 4 Rip-up And Reroute | Checksum: f6e1f7ec

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250371 ; free virtual = 312931

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f6e1f7ec

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250367 ; free virtual = 312926

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f6e1f7ec

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250365 ; free virtual = 312925
Phase 5 Delay and Skew Optimization | Checksum: f6e1f7ec

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250367 ; free virtual = 312927

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d420ef23

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250354 ; free virtual = 312913
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.532  | TNS=0.000  | WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d420ef23

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250354 ; free virtual = 312913
Phase 6 Post Hold Fix | Checksum: d420ef23

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250354 ; free virtual = 312913

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.328984 %
  Global Horizontal Routing Utilization  = 0.467461 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 88acf523

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250351 ; free virtual = 312910

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 88acf523

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250348 ; free virtual = 312907

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1446b0993

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250322 ; free virtual = 312881

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.532  | TNS=0.000  | WHS=0.099  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1446b0993

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250316 ; free virtual = 312875
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250344 ; free virtual = 312904

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250347 ; free virtual = 312906
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250344 ; free virtual = 312903
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250313 ; free virtual = 312874
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2766.941 ; gain = 0.000 ; free physical = 250281 ; free virtual = 312845
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[15]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[31]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[47]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "inp[63]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2783.082 ; gain = 0.000 ; free physical = 249246 ; free virtual = 311808
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 23:13:13 2022...
