INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fabs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fabs
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fabs.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-311] analyzing module fadd_1st
INFO: [VRFC 10-311] analyzing module fadd_2nd
INFO: [VRFC 10-311] analyzing module fadd_3rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/finv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-311] analyzing module finv_1st
INFO: [VRFC 10-311] analyzing module finv_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fmul_1st
INFO: [VRFC 10-311] analyzing module fmul_2nd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fneg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fneg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fsqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-311] analyzing module fsqrt_1st
INFO: [VRFC 10-311] analyzing module fsqrt_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-311] analyzing module fsub_1st
INFO: [VRFC 10-311] analyzing module fsub_2nd
INFO: [VRFC 10-311] analyzing module fsub_3rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/multi_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_control_unit
INFO: [VRFC 10-311] analyzing module multi_main_decoder
INFO: [VRFC 10-311] analyzing module multi_ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/rams_dp_wf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rams_dp_wf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/rams_sp_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rams_sp_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/src/multicycle_1st.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multicycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_multicycle_cpu_0_0/sim/arch_1st_multicycle_cpu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arch_1st_multicycle_cpu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/sim/arch_1st.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arch_1st
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_sim_clk_gen_0_0/sim/arch_1st_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arch_1st_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.srcs/sources_1/bd/arch_1st/hdl/arch_1st_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arch_1st_wrapper
