<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: XCVR_ZBDEM Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">XCVR_ZBDEM Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_d_c___peripheral___access___layer.html">ADC Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_n_t___peripheral___access___layer.html">ANT Peripheral Access Layer</a> &raquo; <a class="el" href="group___b_t_l_e___r_f___peripheral___access___layer.html">BTLE_RF Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_p___peripheral___access___layer.html">CMP Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_t___peripheral___access___layer.html">CMT Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_a_c___peripheral___access___layer.html">DAC Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_c_d_c___peripheral___access___layer.html">DCDC Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a___peripheral___access___layer.html">DMA Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a_m_u_x___peripheral___access___layer.html">DMAMUX Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_g_p_i_o___peripheral___access___layer.html">FGPIO Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_t_f_a___peripheral___access___layer.html">FTFA Peripheral Access Layer</a> &raquo; <a class="el" href="group___g_e_n_f_s_k___peripheral___access___layer.html">GENFSK Peripheral Access Layer</a> &raquo; <a class="el" href="group___g_p_i_o___peripheral___access___layer.html">GPIO Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_c___peripheral___access___layer.html">I2C Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_l_w_u___peripheral___access___layer.html">LLWU Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_p_t_m_r___peripheral___access___layer.html">LPTMR Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html">LPUART Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_t_c___peripheral___access___layer.html">LTC Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_c_g___peripheral___access___layer.html">MCG Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_c_m___peripheral___access___layer.html">MCM Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_t_b___peripheral___access___layer.html">MTB Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_t_b_d_w_t___peripheral___access___layer.html">MTBDWT Peripheral Access Layer</a> &raquo; <a class="el" href="group___n_v___peripheral___access___layer.html">NV Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_i_t___peripheral___access___layer.html">PIT Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_m_c___peripheral___access___layer.html">PMC Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_o_r_t___peripheral___access___layer.html">PORT Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_c_m___peripheral___access___layer.html">RCM Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_f_s_y_s___peripheral___access___layer.html">RFSYS Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_o_m___peripheral___access___layer.html">ROM Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_s_i_m___peripheral___access___layer.html">RSIM Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_t_c___peripheral___access___layer.html">RTC Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_i_m___peripheral___access___layer.html">SIM Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_m_c___peripheral___access___layer.html">SMC Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_p_i___peripheral___access___layer.html">SPI Peripheral Access Layer</a> &raquo; <a class="el" href="group___t_p_m___peripheral___access___layer.html">TPM Peripheral Access Layer</a> &raquo; <a class="el" href="group___t_r_n_g___peripheral___access___layer.html">TRNG Peripheral Access Layer</a> &raquo; <a class="el" href="group___t_s_i___peripheral___access___layer.html">TSI Peripheral Access Layer</a> &raquo; <a class="el" href="group___v_r_e_f___peripheral___access___layer.html">VREF Peripheral Access Layer</a> &raquo; <a class="el" href="group___x_c_v_r___a_n_a_l_o_g___peripheral___access___layer.html">XCVR_ANALOG Peripheral Access Layer</a> &raquo; <a class="el" href="group___x_c_v_r___c_t_r_l___peripheral___access___layer.html">XCVR_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group___x_c_v_r___p_h_y___peripheral___access___layer.html">XCVR_PHY Peripheral Access Layer</a> &raquo; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___peripheral___access___layer.html">XCVR_PKT_RAM Peripheral Access Layer</a> &raquo; <a class="el" href="group___x_c_v_r___p_l_l___d_i_g___peripheral___access___layer.html">XCVR_PLL_DIG Peripheral Access Layer</a> &raquo; <a class="el" href="group___x_c_v_r___r_x___d_i_g___peripheral___access___layer.html">XCVR_RX_DIG Peripheral Access Layer</a> &raquo; <a class="el" href="group___x_c_v_r___t_s_m___peripheral___access___layer.html">XCVR_TSM Peripheral Access Layer</a> &raquo; <a class="el" href="group___x_c_v_r___t_x___d_i_g___peripheral___access___layer.html">XCVR_TX_DIG Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___x_c_v_r___z_b_d_e_m___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___register___masks.html">XCVR_ZBDEM Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___z_l_l___peripheral___access___layer"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___z_l_l___peripheral___access___layer.html">ZLL Peripheral Access Layer</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___bit___field___generic___macros"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___bit___field___generic___macros.html">Macros for use with bit field definitions (xxx_SHIFT, xxx_MASK).</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_d_k___compatibility___symbols"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_k___compatibility___symbols.html">SDK Compatibility</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_c_v_r___z_b_d_e_m___type.html">XCVR_ZBDEM_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gac2f336dedf67a3b6dc792098c25f1197"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2f336dedf67a3b6dc792098c25f1197">SC1</a> [2]</td></tr>
<tr class="separator:gac2f336dedf67a3b6dc792098c25f1197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecccecd01b0d465123a2dc166db4141"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabecccecd01b0d465123a2dc166db4141">CFG1</a></td></tr>
<tr class="separator:gabecccecd01b0d465123a2dc166db4141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722c7bd03a5d7b185bf43bdb5f846d43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a></td></tr>
<tr class="separator:ga722c7bd03a5d7b185bf43bdb5f846d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5ff162ed91ca88f1f5ce93926a28a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2d5ff162ed91ca88f1f5ce93926a28a8">R</a> [2]</td></tr>
<tr class="separator:ga2d5ff162ed91ca88f1f5ce93926a28a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69f073a5103823855dfa98e8b75ec9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab69f073a5103823855dfa98e8b75ec9c">CV1</a></td></tr>
<tr class="separator:gab69f073a5103823855dfa98e8b75ec9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d0c2c2ba809736fd08737b76334280"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa6d0c2c2ba809736fd08737b76334280">CV2</a></td></tr>
<tr class="separator:gaa6d0c2c2ba809736fd08737b76334280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3540714d43d0b62818c72e8dc20d90a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab3540714d43d0b62818c72e8dc20d90a">SC2</a></td></tr>
<tr class="separator:gab3540714d43d0b62818c72e8dc20d90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9553a6641fb9da34cb7a0b63c7b2d4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac9553a6641fb9da34cb7a0b63c7b2d4e">SC3</a></td></tr>
<tr class="separator:gac9553a6641fb9da34cb7a0b63c7b2d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c229965c5de3a76f0f694f7f008bd27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c229965c5de3a76f0f694f7f008bd27">OFS</a></td></tr>
<tr class="separator:ga9c229965c5de3a76f0f694f7f008bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25efaaa034049fd39719cfe5b8ef3a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac25efaaa034049fd39719cfe5b8ef3a0">PG</a></td></tr>
<tr class="separator:gac25efaaa034049fd39719cfe5b8ef3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986be295f88a5b585ac89b5ae6a75f57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga986be295f88a5b585ac89b5ae6a75f57">MG</a></td></tr>
<tr class="separator:ga986be295f88a5b585ac89b5ae6a75f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac68ed297fff3a0b27ccd90a55b2f28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1ac68ed297fff3a0b27ccd90a55b2f28">CLPD</a></td></tr>
<tr class="separator:ga1ac68ed297fff3a0b27ccd90a55b2f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae959a34b13cf9ea0076fda72fcf4cf70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae959a34b13cf9ea0076fda72fcf4cf70">CLPS</a></td></tr>
<tr class="separator:gae959a34b13cf9ea0076fda72fcf4cf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8205d2a8f6f433a429ad72e094d617e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf8205d2a8f6f433a429ad72e094d617e">CLP4</a></td></tr>
<tr class="separator:gaf8205d2a8f6f433a429ad72e094d617e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc34fda0519e96304c90539eaa110979"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc34fda0519e96304c90539eaa110979">CLP3</a></td></tr>
<tr class="separator:gacc34fda0519e96304c90539eaa110979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07deba1a9895548e459d751b6d4a9a9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07deba1a9895548e459d751b6d4a9a9b">CLP2</a></td></tr>
<tr class="separator:ga07deba1a9895548e459d751b6d4a9a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7869ef75cfd5cd705846e5ab901e275"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa7869ef75cfd5cd705846e5ab901e275">CLP1</a></td></tr>
<tr class="separator:gaa7869ef75cfd5cd705846e5ab901e275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01995af9e111222e08476c9aee76677c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga01995af9e111222e08476c9aee76677c">CLP0</a></td></tr>
<tr class="separator:ga01995af9e111222e08476c9aee76677c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddad8cc46860498791a191bb20eaabee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaddad8cc46860498791a191bb20eaabee">CLMD</a></td></tr>
<tr class="separator:gaddad8cc46860498791a191bb20eaabee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58148ff5ccf31e3492e95fefe99ada53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga58148ff5ccf31e3492e95fefe99ada53">CLMS</a></td></tr>
<tr class="separator:ga58148ff5ccf31e3492e95fefe99ada53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20cd4616d206938dcbdd0d89294a1c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae20cd4616d206938dcbdd0d89294a1c5">CLM4</a></td></tr>
<tr class="separator:gae20cd4616d206938dcbdd0d89294a1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc2d6954ca002237cf69c29c4c8fdaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cc2d6954ca002237cf69c29c4c8fdaf">CLM3</a></td></tr>
<tr class="separator:ga1cc2d6954ca002237cf69c29c4c8fdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4711a30f2fd22f8aeab7f895a48e23e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4711a30f2fd22f8aeab7f895a48e23e5">CLM2</a></td></tr>
<tr class="separator:ga4711a30f2fd22f8aeab7f895a48e23e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f1f4e8be5d496b5ee572702254ca97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1f1f4e8be5d496b5ee572702254ca97">CLM1</a></td></tr>
<tr class="separator:gaf1f1f4e8be5d496b5ee572702254ca97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387c7f0803d309215cb3a8e950a3306e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga387c7f0803d309215cb3a8e950a3306e">CLM0</a></td></tr>
<tr class="separator:ga387c7f0803d309215cb3a8e950a3306e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a0c766795fb67d8534ca04b5bee2ab6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2a0c766795fb67d8534ca04b5bee2ab6">IRQ_CTRL</a></td></tr>
<tr class="separator:ga2a0c766795fb67d8534ca04b5bee2ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad67ce3ff066e72f66a7e8896533c328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad67ce3ff066e72f66a7e8896533c328">EVENT_TMR</a></td></tr>
<tr class="separator:gaad67ce3ff066e72f66a7e8896533c328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9520a43f2690ce815215a13edd949f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9520a43f2690ce815215a13edd949f1">T1_CMP</a></td></tr>
<tr class="separator:gab9520a43f2690ce815215a13edd949f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc4ca2aea586d82d72da5d7bf807f14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbc4ca2aea586d82d72da5d7bf807f14">T2_CMP</a></td></tr>
<tr class="separator:gafbc4ca2aea586d82d72da5d7bf807f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8392160aa921870f3c1a04cfd87a0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6b8392160aa921870f3c1a04cfd87a0b">TIMESTAMP</a></td></tr>
<tr class="separator:ga6b8392160aa921870f3c1a04cfd87a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5caa9c41a35899344a2b790aeef7152"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5caa9c41a35899344a2b790aeef7152">XCVR_CTRL</a></td></tr>
<tr class="separator:gab5caa9c41a35899344a2b790aeef7152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2e437b3be76a748bd174d7d9a47ef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabf2e437b3be76a748bd174d7d9a47ef6">XCVR_STS</a></td></tr>
<tr class="separator:gabf2e437b3be76a748bd174d7d9a47ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec026d20c4b1eda5887e01de355642f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ec026d20c4b1eda5887e01de355642f">XCVR_CFG</a></td></tr>
<tr class="separator:ga2ec026d20c4b1eda5887e01de355642f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1df86e2bfdb852da35cd0168c46b69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaae1df86e2bfdb852da35cd0168c46b69">CHANNEL_NUM</a></td></tr>
<tr class="separator:gaae1df86e2bfdb852da35cd0168c46b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14fee816b731d7142a0eaba702efa014"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga14fee816b731d7142a0eaba702efa014">TX_POWER</a></td></tr>
<tr class="separator:ga14fee816b731d7142a0eaba702efa014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ef4d1b50b4adfaae80a42259ec026e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72ef4d1b50b4adfaae80a42259ec026e">NTW_ADR_CTRL</a></td></tr>
<tr class="separator:ga72ef4d1b50b4adfaae80a42259ec026e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85771910e133396d4e5d3ca98e0908e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85771910e133396d4e5d3ca98e0908e6">NTW_ADR_0</a></td></tr>
<tr class="separator:ga85771910e133396d4e5d3ca98e0908e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda8a7a49d3da567fe7cc125bfa484ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadda8a7a49d3da567fe7cc125bfa484ba">NTW_ADR_1</a></td></tr>
<tr class="separator:gadda8a7a49d3da567fe7cc125bfa484ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5491b2a9cac4213005075b134631bd7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5491b2a9cac4213005075b134631bd7c">NTW_ADR_2</a></td></tr>
<tr class="separator:ga5491b2a9cac4213005075b134631bd7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91d5845ed02c6df02cab40581f30ee4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac91d5845ed02c6df02cab40581f30ee4">NTW_ADR_3</a></td></tr>
<tr class="separator:gac91d5845ed02c6df02cab40581f30ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0f2eaa4ae1530f48396cf28523912d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad0f2eaa4ae1530f48396cf28523912d">RX_WATERMARK</a></td></tr>
<tr class="separator:gaad0f2eaa4ae1530f48396cf28523912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15137aabeb9b8126fa70114b7266bbd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15137aabeb9b8126fa70114b7266bbd5">DSM_CTRL</a></td></tr>
<tr class="separator:ga15137aabeb9b8126fa70114b7266bbd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87315db8e2c536aa49ae2afb0acd53ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87315db8e2c536aa49ae2afb0acd53ef">PART_ID</a></td></tr>
<tr class="separator:ga87315db8e2c536aa49ae2afb0acd53ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92c415eafe9cb1ed0cec84dcd51b900"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae92c415eafe9cb1ed0cec84dcd51b900">RESERVED_0</a> [184]</td></tr>
<tr class="separator:gae92c415eafe9cb1ed0cec84dcd51b900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1875ef2eeb79f0c35d2db33172c27e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4e1875ef2eeb79f0c35d2db33172c27e">PACKET_BUFFER</a> [64]</td></tr>
<tr class="separator:ga4e1875ef2eeb79f0c35d2db33172c27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f43b6f9d613bb84229a7fcc84d01eb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f43b6f9d613bb84229a7fcc84d01eb7">RESERVED_0</a> [1536]</td></tr>
<tr class="separator:ga6f43b6f9d613bb84229a7fcc84d01eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b64c9f0406a39557d8cc7fe8954f5a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2b64c9f0406a39557d8cc7fe8954f5a0">BLE_PART_ID</a></td></tr>
<tr class="separator:ga2b64c9f0406a39557d8cc7fe8954f5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0577eda55f0d43ef3c974346da6ccc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7c0577eda55f0d43ef3c974346da6ccc">RESERVED_1</a> [2]</td></tr>
<tr class="separator:ga7c0577eda55f0d43ef3c974346da6ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a22682e0d13946501bd1807f3f378a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3a22682e0d13946501bd1807f3f378a7">DSM_STATUS</a></td></tr>
<tr class="separator:ga3a22682e0d13946501bd1807f3f378a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e39aabb7a1d4065e9338e906c8bb94d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6e39aabb7a1d4065e9338e906c8bb94d">RESERVED_2</a> [2]</td></tr>
<tr class="separator:ga6e39aabb7a1d4065e9338e906c8bb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9b5b5bf8ec2a75b26479e54d64dac9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8c9b5b5bf8ec2a75b26479e54d64dac9">MISC_CTRL</a></td></tr>
<tr class="separator:ga8c9b5b5bf8ec2a75b26479e54d64dac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e7a916df429e8749930cda0f1bd9e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga02e7a916df429e8749930cda0f1bd9e3">CR0</a></td></tr>
<tr class="separator:ga02e7a916df429e8749930cda0f1bd9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb5e2aed90a3a46151c8bb740665579"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabdb5e2aed90a3a46151c8bb740665579">CR1</a></td></tr>
<tr class="separator:gabdb5e2aed90a3a46151c8bb740665579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366faa2333304f3085d824a6b21d6f43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga366faa2333304f3085d824a6b21d6f43">FPR</a></td></tr>
<tr class="separator:ga366faa2333304f3085d824a6b21d6f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa18be8bc25b11eff5d36fbad087a91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3fa18be8bc25b11eff5d36fbad087a91">SCR</a></td></tr>
<tr class="separator:ga3fa18be8bc25b11eff5d36fbad087a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ee6ed882d48b23ff9b82a947a1e2ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga67ee6ed882d48b23ff9b82a947a1e2ea">DACCR</a></td></tr>
<tr class="separator:ga67ee6ed882d48b23ff9b82a947a1e2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa661e87917570b0139052849a7a1dae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaa661e87917570b0139052849a7a1dae">MUXCR</a></td></tr>
<tr class="separator:gaaa661e87917570b0139052849a7a1dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309b886425c6fe607ddc0ea652f9b194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga309b886425c6fe607ddc0ea652f9b194">CGH1</a></td></tr>
<tr class="separator:ga309b886425c6fe607ddc0ea652f9b194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11bdc2466acff90f1374d817bc1ed866"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga11bdc2466acff90f1374d817bc1ed866">CGL1</a></td></tr>
<tr class="separator:ga11bdc2466acff90f1374d817bc1ed866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d40ea282f57da8f5fae00f40398a5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga84d40ea282f57da8f5fae00f40398a5b">CGH2</a></td></tr>
<tr class="separator:ga84d40ea282f57da8f5fae00f40398a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b34f67e8f631ee467ef7bb5807928af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5b34f67e8f631ee467ef7bb5807928af">CGL2</a></td></tr>
<tr class="separator:ga5b34f67e8f631ee467ef7bb5807928af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84eb9eb3539cff16c79647ab05ac460a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga84eb9eb3539cff16c79647ab05ac460a">OC</a></td></tr>
<tr class="separator:ga84eb9eb3539cff16c79647ab05ac460a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63059b18d3d1ea9d10b88744c30e6f20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63059b18d3d1ea9d10b88744c30e6f20">MSC</a></td></tr>
<tr class="separator:ga63059b18d3d1ea9d10b88744c30e6f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbb65d4dd1c34987caf4632f7674dd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaadbb65d4dd1c34987caf4632f7674dd1">CMD1</a></td></tr>
<tr class="separator:gaadbb65d4dd1c34987caf4632f7674dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c388250948760641b6e24886ebfd605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c388250948760641b6e24886ebfd605">CMD2</a></td></tr>
<tr class="separator:ga9c388250948760641b6e24886ebfd605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63eadd8e8284c674163c9a0c7e33182e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63eadd8e8284c674163c9a0c7e33182e">CMD3</a></td></tr>
<tr class="separator:ga63eadd8e8284c674163c9a0c7e33182e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac134f6fa860ce95fa218a286ea09ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadac134f6fa860ce95fa218a286ea09ef">CMD4</a></td></tr>
<tr class="separator:gadac134f6fa860ce95fa218a286ea09ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae086b2bc67d37e48e34f64d9bc6ba5a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae086b2bc67d37e48e34f64d9bc6ba5a2">PPS</a></td></tr>
<tr class="separator:gae086b2bc67d37e48e34f64d9bc6ba5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87df1a716c395b3f3474710e434e41dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87df1a716c395b3f3474710e434e41dc">DMA</a></td></tr>
<tr class="separator:ga87df1a716c395b3f3474710e434e41dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2727b3fe1ebf5d8aa026f51a4857e293"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2727b3fe1ebf5d8aa026f51a4857e293">DATL</a></td></tr>
<tr class="separator:ga2727b3fe1ebf5d8aa026f51a4857e293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab715ae4b8d7a52b050b97bb1048fc2a2"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab715ae4b8d7a52b050b97bb1048fc2a2">DATH</a></td></tr>
<tr class="separator:gab715ae4b8d7a52b050b97bb1048fc2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d6f7fe9fcea43bf48cfc643136fdab"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga2727b3fe1ebf5d8aa026f51a4857e293"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2727b3fe1ebf5d8aa026f51a4857e293">DATL</a></td></tr>
<tr class="separator:ga2727b3fe1ebf5d8aa026f51a4857e293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab715ae4b8d7a52b050b97bb1048fc2a2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab715ae4b8d7a52b050b97bb1048fc2a2">DATH</a></td></tr>
<tr class="separator:gab715ae4b8d7a52b050b97bb1048fc2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d6f7fe9fcea43bf48cfc643136fdab"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga65d6f7fe9fcea43bf48cfc643136fdab">DAT</a> [2]</td></tr>
<tr class="separator:ga65d6f7fe9fcea43bf48cfc643136fdab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc36545658b11a98b00c51de3a3c5d42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc36545658b11a98b00c51de3a3c5d42">RESERVED_0</a> [28]</td></tr>
<tr class="separator:gabc36545658b11a98b00c51de3a3c5d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5634132d0d636b9eac05627fe9e2b2f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5634132d0d636b9eac05627fe9e2b2f9">SR</a></td></tr>
<tr class="separator:ga5634132d0d636b9eac05627fe9e2b2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efd9120430014bffb829dea9ae59849"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0efd9120430014bffb829dea9ae59849">C0</a></td></tr>
<tr class="separator:ga0efd9120430014bffb829dea9ae59849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a></td></tr>
<tr class="separator:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a></td></tr>
<tr class="separator:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6589d31839b08fcb52f2155d5c37a254"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6589d31839b08fcb52f2155d5c37a254">REG0</a></td></tr>
<tr class="separator:ga6589d31839b08fcb52f2155d5c37a254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3fcf75b540308b23c588afba1eb374"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9b3fcf75b540308b23c588afba1eb374">REG1</a></td></tr>
<tr class="separator:ga9b3fcf75b540308b23c588afba1eb374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga388d7d03469dacc587b95dd9ae656f61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga388d7d03469dacc587b95dd9ae656f61">REG2</a></td></tr>
<tr class="separator:ga388d7d03469dacc587b95dd9ae656f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f0f42197766e95651d8095a39df3e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga01f0f42197766e95651d8095a39df3e0">REG3</a></td></tr>
<tr class="separator:ga01f0f42197766e95651d8095a39df3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7ad77cf22aa73ca80a2425d4df8ec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0d7ad77cf22aa73ca80a2425d4df8ec5">REG4</a></td></tr>
<tr class="separator:ga0d7ad77cf22aa73ca80a2425d4df8ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7044a61dd42d11b873a3d156c1ae4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a7044a61dd42d11b873a3d156c1ae4c">REG6</a></td></tr>
<tr class="separator:ga6a7044a61dd42d11b873a3d156c1ae4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bcbbb9fb5daa8d8ed402253174f0219"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9bcbbb9fb5daa8d8ed402253174f0219">REG7</a></td></tr>
<tr class="separator:ga9bcbbb9fb5daa8d8ed402253174f0219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b8bfa41d30c891884904851a949a12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga80b8bfa41d30c891884904851a949a12">ES</a></td></tr>
<tr class="separator:ga80b8bfa41d30c891884904851a949a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2113e9581c43022c6c940eea384f49f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2113e9581c43022c6c940eea384f49f7">ERQ</a></td></tr>
<tr class="separator:ga2113e9581c43022c6c940eea384f49f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:ga422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12046d2ab6e0818c9c11b4e96d66a2e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga12046d2ab6e0818c9c11b4e96d66a2e0">EEI</a></td></tr>
<tr class="separator:ga12046d2ab6e0818c9c11b4e96d66a2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cbb6695cfc2845b17aa66c639d9bdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf8cbb6695cfc2845b17aa66c639d9bdc">CEEI</a></td></tr>
<tr class="separator:gaf8cbb6695cfc2845b17aa66c639d9bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31235a08f568be7aa41963234a9d676c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga31235a08f568be7aa41963234a9d676c">SEEI</a></td></tr>
<tr class="separator:ga31235a08f568be7aa41963234a9d676c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08ea0244abc5bc617eb46876d356511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac08ea0244abc5bc617eb46876d356511">CERQ</a></td></tr>
<tr class="separator:gac08ea0244abc5bc617eb46876d356511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325eddaf96c9a3e8006e525499c2d5eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga325eddaf96c9a3e8006e525499c2d5eb">SERQ</a></td></tr>
<tr class="separator:ga325eddaf96c9a3e8006e525499c2d5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8257711f5ac3a22ed38ac14eda8831c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8257711f5ac3a22ed38ac14eda8831c5">CDNE</a></td></tr>
<tr class="separator:ga8257711f5ac3a22ed38ac14eda8831c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20abbb37927be43e6e153072de17c02f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20abbb37927be43e6e153072de17c02f">SSRT</a></td></tr>
<tr class="separator:ga20abbb37927be43e6e153072de17c02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3266bc4362b6e24d9ae98b3488fb720f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3266bc4362b6e24d9ae98b3488fb720f">CERR</a></td></tr>
<tr class="separator:ga3266bc4362b6e24d9ae98b3488fb720f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32bc5cf579720c458820a648a99f90e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae32bc5cf579720c458820a648a99f90e">CINT</a></td></tr>
<tr class="separator:gae32bc5cf579720c458820a648a99f90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc19a07675d1806592b3ed4a92f91e1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc19a07675d1806592b3ed4a92f91e1c">RESERVED_2</a> [4]</td></tr>
<tr class="separator:gacc19a07675d1806592b3ed4a92f91e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab15a0b540bc4e09cc8b0dcabe8791f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafab15a0b540bc4e09cc8b0dcabe8791f">INT</a></td></tr>
<tr class="separator:gafab15a0b540bc4e09cc8b0dcabe8791f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4cf360c8569570721315e4ec5efee5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2e4cf360c8569570721315e4ec5efee5">RESERVED_3</a> [4]</td></tr>
<tr class="separator:ga2e4cf360c8569570721315e4ec5efee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f69896b68c911026a7b60170918a560"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f69896b68c911026a7b60170918a560">ERR</a></td></tr>
<tr class="separator:ga6f69896b68c911026a7b60170918a560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea8e8615e2c3fed17a661c8b53db8a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6ea8e8615e2c3fed17a661c8b53db8a9">RESERVED_4</a> [4]</td></tr>
<tr class="separator:ga6ea8e8615e2c3fed17a661c8b53db8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2dd2bc08cfd3cd38caf70219e38cd8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2dd2bc08cfd3cd38caf70219e38cd8a">HRS</a></td></tr>
<tr class="separator:gac2dd2bc08cfd3cd38caf70219e38cd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a38c56684a021d102c1575bd875354"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga51a38c56684a021d102c1575bd875354">RESERVED_5</a> [12]</td></tr>
<tr class="separator:ga51a38c56684a021d102c1575bd875354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccd3cb72202ffd877ca501f0047d032"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacccd3cb72202ffd877ca501f0047d032">EARS</a></td></tr>
<tr class="separator:gacccd3cb72202ffd877ca501f0047d032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50dd51e6f50025b299e9294b97fc53f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga50dd51e6f50025b299e9294b97fc53f2">RESERVED_6</a> [184]</td></tr>
<tr class="separator:ga50dd51e6f50025b299e9294b97fc53f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac549f134c2167ee60b0ea44e0e1fef9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac549f134c2167ee60b0ea44e0e1fef9e">DCHPRI3</a></td></tr>
<tr class="separator:gac549f134c2167ee60b0ea44e0e1fef9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc170f4c29e6e83f6abb9f835b04b32a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc170f4c29e6e83f6abb9f835b04b32a">DCHPRI2</a></td></tr>
<tr class="separator:gacc170f4c29e6e83f6abb9f835b04b32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a2877c556f586face2959ad88d8349"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf3a2877c556f586face2959ad88d8349">DCHPRI1</a></td></tr>
<tr class="separator:gaf3a2877c556f586face2959ad88d8349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c9d7181170ae42cdd3f3015ccaa111"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga37c9d7181170ae42cdd3f3015ccaa111">DCHPRI0</a></td></tr>
<tr class="separator:ga37c9d7181170ae42cdd3f3015ccaa111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga854b1699b72f532ae0afa766cd69177a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga854b1699b72f532ae0afa766cd69177a">RESERVED_7</a> [3836]</td></tr>
<tr class="separator:ga854b1699b72f532ae0afa766cd69177a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821c25191533123bf8aca63e3dc2b79e"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga821c25191533123bf8aca63e3dc2b79e">SADDR</a></td></tr>
<tr class="separator:ga821c25191533123bf8aca63e3dc2b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83ecd61515a229daa91f7ee98f377d7"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab83ecd61515a229daa91f7ee98f377d7">SOFF</a></td></tr>
<tr class="separator:gab83ecd61515a229daa91f7ee98f377d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae655267e67e5ed42554564818a5422a1"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae655267e67e5ed42554564818a5422a1">ATTR</a></td></tr>
<tr class="separator:gae655267e67e5ed42554564818a5422a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4cffafefaf231b801283ca5d654125"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8f4cffafefaf231b801283ca5d654125">NBYTES_MLNO</a></td></tr>
<tr class="separator:ga8f4cffafefaf231b801283ca5d654125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca15ca859d32b7405fec0e035863764"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4ca15ca859d32b7405fec0e035863764">NBYTES_MLOFFNO</a></td></tr>
<tr class="separator:ga4ca15ca859d32b7405fec0e035863764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff877f0653947773777885cf96ca8098"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaff877f0653947773777885cf96ca8098">NBYTES_MLOFFYES</a></td></tr>
<tr class="separator:gaff877f0653947773777885cf96ca8098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62be2321adab265a61c79a3b9fff677a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga8f4cffafefaf231b801283ca5d654125"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8f4cffafefaf231b801283ca5d654125">NBYTES_MLNO</a></td></tr>
<tr class="separator:ga8f4cffafefaf231b801283ca5d654125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca15ca859d32b7405fec0e035863764"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4ca15ca859d32b7405fec0e035863764">NBYTES_MLOFFNO</a></td></tr>
<tr class="separator:ga4ca15ca859d32b7405fec0e035863764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff877f0653947773777885cf96ca8098"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaff877f0653947773777885cf96ca8098">NBYTES_MLOFFYES</a></td></tr>
<tr class="separator:gaff877f0653947773777885cf96ca8098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62be2321adab265a61c79a3b9fff677a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga62be2321adab265a61c79a3b9fff677a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259cfcca8e9764142934b37873e0b2ea"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga259cfcca8e9764142934b37873e0b2ea">SLAST</a></td></tr>
<tr class="separator:ga259cfcca8e9764142934b37873e0b2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706b944a77eb19423f60d87e3f7facbf"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga706b944a77eb19423f60d87e3f7facbf">DADDR</a></td></tr>
<tr class="separator:ga706b944a77eb19423f60d87e3f7facbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd05224fedad4b18ec18af04700e5b2"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cd05224fedad4b18ec18af04700e5b2">DOFF</a></td></tr>
<tr class="separator:ga1cd05224fedad4b18ec18af04700e5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad232c9d002cea1a66ba0d49605828ab2"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad232c9d002cea1a66ba0d49605828ab2">CITER_ELINKNO</a></td></tr>
<tr class="separator:gad232c9d002cea1a66ba0d49605828ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a35c3e4c1c84fe962daab113a8ba311"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a35c3e4c1c84fe962daab113a8ba311">CITER_ELINKYES</a></td></tr>
<tr class="separator:ga6a35c3e4c1c84fe962daab113a8ba311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c51837a7fc5fd27e57bd1433b46228"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gad232c9d002cea1a66ba0d49605828ab2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad232c9d002cea1a66ba0d49605828ab2">CITER_ELINKNO</a></td></tr>
<tr class="separator:gad232c9d002cea1a66ba0d49605828ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a35c3e4c1c84fe962daab113a8ba311"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a35c3e4c1c84fe962daab113a8ba311">CITER_ELINKYES</a></td></tr>
<tr class="separator:ga6a35c3e4c1c84fe962daab113a8ba311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c51837a7fc5fd27e57bd1433b46228"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga00c51837a7fc5fd27e57bd1433b46228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf082fdeed70ba0ae69108d9f081ffcd"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadf082fdeed70ba0ae69108d9f081ffcd">DLAST_SGA</a></td></tr>
<tr class="separator:gadf082fdeed70ba0ae69108d9f081ffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d0eeb11a728846c639375a18225d1f"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5d0eeb11a728846c639375a18225d1f">CSR</a></td></tr>
<tr class="separator:gab5d0eeb11a728846c639375a18225d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63eb624e138bbf46358e24f2c4dd2b9"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad63eb624e138bbf46358e24f2c4dd2b9">BITER_ELINKNO</a></td></tr>
<tr class="separator:gad63eb624e138bbf46358e24f2c4dd2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5263f1dc5e2f995abda4a3af52b1a09c"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5263f1dc5e2f995abda4a3af52b1a09c">BITER_ELINKYES</a></td></tr>
<tr class="separator:ga5263f1dc5e2f995abda4a3af52b1a09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c33a749c0476b67c09fb1124c1305d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gad63eb624e138bbf46358e24f2c4dd2b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad63eb624e138bbf46358e24f2c4dd2b9">BITER_ELINKNO</a></td></tr>
<tr class="separator:gad63eb624e138bbf46358e24f2c4dd2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5263f1dc5e2f995abda4a3af52b1a09c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5263f1dc5e2f995abda4a3af52b1a09c">BITER_ELINKYES</a></td></tr>
<tr class="separator:ga5263f1dc5e2f995abda4a3af52b1a09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c33a749c0476b67c09fb1124c1305d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga08c33a749c0476b67c09fb1124c1305d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d389c8143cec20d6aef6be72216dd4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga821c25191533123bf8aca63e3dc2b79e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga821c25191533123bf8aca63e3dc2b79e">SADDR</a></td></tr>
<tr class="separator:ga821c25191533123bf8aca63e3dc2b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83ecd61515a229daa91f7ee98f377d7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab83ecd61515a229daa91f7ee98f377d7">SOFF</a></td></tr>
<tr class="separator:gab83ecd61515a229daa91f7ee98f377d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae655267e67e5ed42554564818a5422a1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae655267e67e5ed42554564818a5422a1">ATTR</a></td></tr>
<tr class="separator:gae655267e67e5ed42554564818a5422a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62be2321adab265a61c79a3b9fff677a"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:ga8f4cffafefaf231b801283ca5d654125"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8f4cffafefaf231b801283ca5d654125">NBYTES_MLNO</a></td></tr>
<tr class="separator:ga8f4cffafefaf231b801283ca5d654125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca15ca859d32b7405fec0e035863764"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4ca15ca859d32b7405fec0e035863764">NBYTES_MLOFFNO</a></td></tr>
<tr class="separator:ga4ca15ca859d32b7405fec0e035863764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff877f0653947773777885cf96ca8098"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaff877f0653947773777885cf96ca8098">NBYTES_MLOFFYES</a></td></tr>
<tr class="separator:gaff877f0653947773777885cf96ca8098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62be2321adab265a61c79a3b9fff677a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga62be2321adab265a61c79a3b9fff677a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259cfcca8e9764142934b37873e0b2ea"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga259cfcca8e9764142934b37873e0b2ea">SLAST</a></td></tr>
<tr class="separator:ga259cfcca8e9764142934b37873e0b2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706b944a77eb19423f60d87e3f7facbf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga706b944a77eb19423f60d87e3f7facbf">DADDR</a></td></tr>
<tr class="separator:ga706b944a77eb19423f60d87e3f7facbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd05224fedad4b18ec18af04700e5b2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cd05224fedad4b18ec18af04700e5b2">DOFF</a></td></tr>
<tr class="separator:ga1cd05224fedad4b18ec18af04700e5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c51837a7fc5fd27e57bd1433b46228"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:gad232c9d002cea1a66ba0d49605828ab2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad232c9d002cea1a66ba0d49605828ab2">CITER_ELINKNO</a></td></tr>
<tr class="separator:gad232c9d002cea1a66ba0d49605828ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a35c3e4c1c84fe962daab113a8ba311"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a35c3e4c1c84fe962daab113a8ba311">CITER_ELINKYES</a></td></tr>
<tr class="separator:ga6a35c3e4c1c84fe962daab113a8ba311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c51837a7fc5fd27e57bd1433b46228"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga00c51837a7fc5fd27e57bd1433b46228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf082fdeed70ba0ae69108d9f081ffcd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadf082fdeed70ba0ae69108d9f081ffcd">DLAST_SGA</a></td></tr>
<tr class="separator:gadf082fdeed70ba0ae69108d9f081ffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d0eeb11a728846c639375a18225d1f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5d0eeb11a728846c639375a18225d1f">CSR</a></td></tr>
<tr class="separator:gab5d0eeb11a728846c639375a18225d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c33a749c0476b67c09fb1124c1305d"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:gad63eb624e138bbf46358e24f2c4dd2b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad63eb624e138bbf46358e24f2c4dd2b9">BITER_ELINKNO</a></td></tr>
<tr class="separator:gad63eb624e138bbf46358e24f2c4dd2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5263f1dc5e2f995abda4a3af52b1a09c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5263f1dc5e2f995abda4a3af52b1a09c">BITER_ELINKYES</a></td></tr>
<tr class="separator:ga5263f1dc5e2f995abda4a3af52b1a09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c33a749c0476b67c09fb1124c1305d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga08c33a749c0476b67c09fb1124c1305d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d389c8143cec20d6aef6be72216dd4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad1d389c8143cec20d6aef6be72216dd4">TCD</a> [4]</td></tr>
<tr class="separator:gad1d389c8143cec20d6aef6be72216dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b3bd1909ec5d4b7ea675dcfa2d4662"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga98b3bd1909ec5d4b7ea675dcfa2d4662">CHCFG</a> [4]</td></tr>
<tr class="separator:ga98b3bd1909ec5d4b7ea675dcfa2d4662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef77a53fb6962f329978c788b3c1e637"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaef77a53fb6962f329978c788b3c1e637">PDOR</a></td></tr>
<tr class="separator:gaef77a53fb6962f329978c788b3c1e637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa2323e3b596f8c9f191acb2ad7f75d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3aa2323e3b596f8c9f191acb2ad7f75d">PSOR</a></td></tr>
<tr class="separator:ga3aa2323e3b596f8c9f191acb2ad7f75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53cb29f8a090565bec5e94b6b808572"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac53cb29f8a090565bec5e94b6b808572">PCOR</a></td></tr>
<tr class="separator:gac53cb29f8a090565bec5e94b6b808572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c26bce9144a9606d3f8a60dc750b063"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1c26bce9144a9606d3f8a60dc750b063">PTOR</a></td></tr>
<tr class="separator:ga1c26bce9144a9606d3f8a60dc750b063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1013b95ac09a1205ba0528ad32ad1edc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1013b95ac09a1205ba0528ad32ad1edc">PDIR</a></td></tr>
<tr class="separator:ga1013b95ac09a1205ba0528ad32ad1edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441a96d3febd01d841b24561b4d036a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga441a96d3febd01d841b24561b4d036a3">PDDR</a></td></tr>
<tr class="separator:ga441a96d3febd01d841b24561b4d036a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef000e29f3b219eb64c053000c22fe97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaef000e29f3b219eb64c053000c22fe97">FSTAT</a></td></tr>
<tr class="separator:gaef000e29f3b219eb64c053000c22fe97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f204f3d6e31fa8b5c3af07bc098278"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga06f204f3d6e31fa8b5c3af07bc098278">FCNFG</a></td></tr>
<tr class="separator:ga06f204f3d6e31fa8b5c3af07bc098278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c289cf99054de8442c0847062613f18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18">FSEC</a></td></tr>
<tr class="separator:ga9c289cf99054de8442c0847062613f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a588e9f6d971bfa0ec727d08935c72e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e">FOPT</a></td></tr>
<tr class="separator:ga4a588e9f6d971bfa0ec727d08935c72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a966008c6b3e9777985b820a50c7634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a966008c6b3e9777985b820a50c7634">FCCOB3</a></td></tr>
<tr class="separator:ga9a966008c6b3e9777985b820a50c7634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dba78a9955734512a852eeea205781"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga70dba78a9955734512a852eeea205781">FCCOB2</a></td></tr>
<tr class="separator:ga70dba78a9955734512a852eeea205781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b45993d28df53171645290c45bdb55c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3b45993d28df53171645290c45bdb55c">FCCOB1</a></td></tr>
<tr class="separator:ga3b45993d28df53171645290c45bdb55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339e554f6ce0e1633a1e07f5ee9fd2ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga339e554f6ce0e1633a1e07f5ee9fd2ca">FCCOB0</a></td></tr>
<tr class="separator:ga339e554f6ce0e1633a1e07f5ee9fd2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa927e3370c85b13ea9ad67312d3ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4fa927e3370c85b13ea9ad67312d3ec1">FCCOB7</a></td></tr>
<tr class="separator:ga4fa927e3370c85b13ea9ad67312d3ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7355e1e5bbdc6795f789840a8b281087"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7355e1e5bbdc6795f789840a8b281087">FCCOB6</a></td></tr>
<tr class="separator:ga7355e1e5bbdc6795f789840a8b281087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94dea30a2694ee7f503572038ba68249"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94dea30a2694ee7f503572038ba68249">FCCOB5</a></td></tr>
<tr class="separator:ga94dea30a2694ee7f503572038ba68249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd02f97965934a771d87e054c1fde3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadfd02f97965934a771d87e054c1fde3e">FCCOB4</a></td></tr>
<tr class="separator:gadfd02f97965934a771d87e054c1fde3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga547577f975c70d66760366cc120462b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga547577f975c70d66760366cc120462b0">FCCOBB</a></td></tr>
<tr class="separator:ga547577f975c70d66760366cc120462b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1815ddd62683aeabdeac281ff2b4e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1b1815ddd62683aeabdeac281ff2b4e9">FCCOBA</a></td></tr>
<tr class="separator:ga1b1815ddd62683aeabdeac281ff2b4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfbc3fe490e0f3d6d67facdc8e0d3497"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadfbc3fe490e0f3d6d67facdc8e0d3497">FCCOB9</a></td></tr>
<tr class="separator:gadfbc3fe490e0f3d6d67facdc8e0d3497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02485b6c951602d1fc7bc5c4ffc13994"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga02485b6c951602d1fc7bc5c4ffc13994">FCCOB8</a></td></tr>
<tr class="separator:ga02485b6c951602d1fc7bc5c4ffc13994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3c733a52a45ab759f6a6d76d59b86c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacb3c733a52a45ab759f6a6d76d59b86c">FPROT3</a></td></tr>
<tr class="separator:gacb3c733a52a45ab759f6a6d76d59b86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c86520f3dd610ad464ad0a595a761a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c86520f3dd610ad464ad0a595a761a9">FPROT2</a></td></tr>
<tr class="separator:ga9c86520f3dd610ad464ad0a595a761a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76768ab2e99c7ff366200d94db19eeea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga76768ab2e99c7ff366200d94db19eeea">FPROT1</a></td></tr>
<tr class="separator:ga76768ab2e99c7ff366200d94db19eeea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85880705c28fcc199112e1ed40773677"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85880705c28fcc199112e1ed40773677">FPROT0</a></td></tr>
<tr class="separator:ga85880705c28fcc199112e1ed40773677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17962533b1a5b482865027eb1be7062"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad17962533b1a5b482865027eb1be7062">XACCH3</a></td></tr>
<tr class="separator:gad17962533b1a5b482865027eb1be7062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a93f14ec2e2d41b106a71226d244af5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a93f14ec2e2d41b106a71226d244af5">XACCH2</a></td></tr>
<tr class="separator:ga9a93f14ec2e2d41b106a71226d244af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a276e320ecc106bb5f383f06bf066b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa8a276e320ecc106bb5f383f06bf066b">XACCH1</a></td></tr>
<tr class="separator:gaa8a276e320ecc106bb5f383f06bf066b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066810692b4558b3f43660b7de6e39e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga066810692b4558b3f43660b7de6e39e6">XACCH0</a></td></tr>
<tr class="separator:ga066810692b4558b3f43660b7de6e39e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14684018806ce70b036df69499a3c6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa14684018806ce70b036df69499a3c6f">XACCL3</a></td></tr>
<tr class="separator:gaa14684018806ce70b036df69499a3c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174eb6a1e96d15d0c35d4c0b038ed85a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga174eb6a1e96d15d0c35d4c0b038ed85a">XACCL2</a></td></tr>
<tr class="separator:ga174eb6a1e96d15d0c35d4c0b038ed85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55520b48dd966abe0ad54c5f53f5ae9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga55520b48dd966abe0ad54c5f53f5ae9e">XACCL1</a></td></tr>
<tr class="separator:ga55520b48dd966abe0ad54c5f53f5ae9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d126189821bec8b8f0e681aff23080"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad0d126189821bec8b8f0e681aff23080">XACCL0</a></td></tr>
<tr class="separator:gad0d126189821bec8b8f0e681aff23080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c0baa93492b593c75b66cd3578906a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf0c0baa93492b593c75b66cd3578906a">SACCH3</a></td></tr>
<tr class="separator:gaf0c0baa93492b593c75b66cd3578906a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc20ec564305c380e4b8232be82398b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc20ec564305c380e4b8232be82398b9">SACCH2</a></td></tr>
<tr class="separator:gabc20ec564305c380e4b8232be82398b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe97c192e328bdd4152ee859377e372"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaebe97c192e328bdd4152ee859377e372">SACCH1</a></td></tr>
<tr class="separator:gaebe97c192e328bdd4152ee859377e372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384f0a362fa4228cd43d765ba2c217f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga384f0a362fa4228cd43d765ba2c217f9">SACCH0</a></td></tr>
<tr class="separator:ga384f0a362fa4228cd43d765ba2c217f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacefe1b6afafefcfca3321388b5302f34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacefe1b6afafefcfca3321388b5302f34">SACCL3</a></td></tr>
<tr class="separator:gacefe1b6afafefcfca3321388b5302f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f357798cfae0d3c04af85d78354b729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5f357798cfae0d3c04af85d78354b729">SACCL2</a></td></tr>
<tr class="separator:ga5f357798cfae0d3c04af85d78354b729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8aece7bb8af836aabd75d873b806ecc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad8aece7bb8af836aabd75d873b806ecc">SACCL1</a></td></tr>
<tr class="separator:gad8aece7bb8af836aabd75d873b806ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2956b908e1e1eac75310f91afc852a6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2956b908e1e1eac75310f91afc852a6c">SACCL0</a></td></tr>
<tr class="separator:ga2956b908e1e1eac75310f91afc852a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd936f25aa393bfdb6b3d68e4b7687b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3fd936f25aa393bfdb6b3d68e4b7687b">FACSS</a></td></tr>
<tr class="separator:ga3fd936f25aa393bfdb6b3d68e4b7687b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0577eda55f0d43ef3c974346da6ccc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7c0577eda55f0d43ef3c974346da6ccc">RESERVED_1</a> [2]</td></tr>
<tr class="separator:ga7c0577eda55f0d43ef3c974346da6ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079c2b224370098d9da48cef6978c943"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga079c2b224370098d9da48cef6978c943">FACSN</a></td></tr>
<tr class="separator:ga079c2b224370098d9da48cef6978c943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a0c766795fb67d8534ca04b5bee2ab6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2a0c766795fb67d8534ca04b5bee2ab6">IRQ_CTRL</a></td></tr>
<tr class="separator:ga2a0c766795fb67d8534ca04b5bee2ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad67ce3ff066e72f66a7e8896533c328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad67ce3ff066e72f66a7e8896533c328">EVENT_TMR</a></td></tr>
<tr class="separator:gaad67ce3ff066e72f66a7e8896533c328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9520a43f2690ce815215a13edd949f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9520a43f2690ce815215a13edd949f1">T1_CMP</a></td></tr>
<tr class="separator:gab9520a43f2690ce815215a13edd949f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc4ca2aea586d82d72da5d7bf807f14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbc4ca2aea586d82d72da5d7bf807f14">T2_CMP</a></td></tr>
<tr class="separator:gafbc4ca2aea586d82d72da5d7bf807f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8392160aa921870f3c1a04cfd87a0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6b8392160aa921870f3c1a04cfd87a0b">TIMESTAMP</a></td></tr>
<tr class="separator:ga6b8392160aa921870f3c1a04cfd87a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5caa9c41a35899344a2b790aeef7152"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5caa9c41a35899344a2b790aeef7152">XCVR_CTRL</a></td></tr>
<tr class="separator:gab5caa9c41a35899344a2b790aeef7152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2e437b3be76a748bd174d7d9a47ef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabf2e437b3be76a748bd174d7d9a47ef6">XCVR_STS</a></td></tr>
<tr class="separator:gabf2e437b3be76a748bd174d7d9a47ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec026d20c4b1eda5887e01de355642f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ec026d20c4b1eda5887e01de355642f">XCVR_CFG</a></td></tr>
<tr class="separator:ga2ec026d20c4b1eda5887e01de355642f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1df86e2bfdb852da35cd0168c46b69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaae1df86e2bfdb852da35cd0168c46b69">CHANNEL_NUM</a></td></tr>
<tr class="separator:gaae1df86e2bfdb852da35cd0168c46b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14fee816b731d7142a0eaba702efa014"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga14fee816b731d7142a0eaba702efa014">TX_POWER</a></td></tr>
<tr class="separator:ga14fee816b731d7142a0eaba702efa014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ef4d1b50b4adfaae80a42259ec026e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72ef4d1b50b4adfaae80a42259ec026e">NTW_ADR_CTRL</a></td></tr>
<tr class="separator:ga72ef4d1b50b4adfaae80a42259ec026e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85771910e133396d4e5d3ca98e0908e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85771910e133396d4e5d3ca98e0908e6">NTW_ADR_0</a></td></tr>
<tr class="separator:ga85771910e133396d4e5d3ca98e0908e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda8a7a49d3da567fe7cc125bfa484ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadda8a7a49d3da567fe7cc125bfa484ba">NTW_ADR_1</a></td></tr>
<tr class="separator:gadda8a7a49d3da567fe7cc125bfa484ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5491b2a9cac4213005075b134631bd7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5491b2a9cac4213005075b134631bd7c">NTW_ADR_2</a></td></tr>
<tr class="separator:ga5491b2a9cac4213005075b134631bd7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91d5845ed02c6df02cab40581f30ee4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac91d5845ed02c6df02cab40581f30ee4">NTW_ADR_3</a></td></tr>
<tr class="separator:gac91d5845ed02c6df02cab40581f30ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0f2eaa4ae1530f48396cf28523912d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad0f2eaa4ae1530f48396cf28523912d">RX_WATERMARK</a></td></tr>
<tr class="separator:gaad0f2eaa4ae1530f48396cf28523912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15137aabeb9b8126fa70114b7266bbd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15137aabeb9b8126fa70114b7266bbd5">DSM_CTRL</a></td></tr>
<tr class="separator:ga15137aabeb9b8126fa70114b7266bbd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87315db8e2c536aa49ae2afb0acd53ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87315db8e2c536aa49ae2afb0acd53ef">PART_ID</a></td></tr>
<tr class="separator:ga87315db8e2c536aa49ae2afb0acd53ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a1c574e559dc57bb2fc28166bf6341"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga33a1c574e559dc57bb2fc28166bf6341">RESERVED_0</a> [24]</td></tr>
<tr class="separator:ga33a1c574e559dc57bb2fc28166bf6341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df15f142e0c97a45ba79a498345539d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1df15f142e0c97a45ba79a498345539d">PACKET_CFG</a></td></tr>
<tr class="separator:ga1df15f142e0c97a45ba79a498345539d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbbc2384a72b5886427a7817fd4ceff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cbbc2384a72b5886427a7817fd4ceff">H0_CFG</a></td></tr>
<tr class="separator:ga4cbbc2384a72b5886427a7817fd4ceff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd0a65cb6405b93571c05910520fe99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5cd0a65cb6405b93571c05910520fe99">H1_CFG</a></td></tr>
<tr class="separator:ga5cd0a65cb6405b93571c05910520fe99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3551fcb405090c2db463490fc60d68f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa3551fcb405090c2db463490fc60d68f">CRC_CFG</a></td></tr>
<tr class="separator:gaa3551fcb405090c2db463490fc60d68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ce7811611e45ed3ec8d396b2d26efd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad7ce7811611e45ed3ec8d396b2d26efd">CRC_INIT</a></td></tr>
<tr class="separator:gad7ce7811611e45ed3ec8d396b2d26efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f5dd9c04ba87ea32b88eb657cc77c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07f5dd9c04ba87ea32b88eb657cc77c1">CRC_POLY</a></td></tr>
<tr class="separator:ga07f5dd9c04ba87ea32b88eb657cc77c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf9d46d19810bfef82bbebea82a8e17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cf9d46d19810bfef82bbebea82a8e17">CRC_XOR_OUT</a></td></tr>
<tr class="separator:ga4cf9d46d19810bfef82bbebea82a8e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88892bb379e6b5874648f7ba567fdc7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga88892bb379e6b5874648f7ba567fdc7f">WHITEN_CFG</a></td></tr>
<tr class="separator:ga88892bb379e6b5874648f7ba567fdc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cd038e0e067b56269a45a84fd51296"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf2cd038e0e067b56269a45a84fd51296">WHITEN_POLY</a></td></tr>
<tr class="separator:gaf2cd038e0e067b56269a45a84fd51296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94da04d7b9a1c06f0761a2ab7b14e0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf94da04d7b9a1c06f0761a2ab7b14e0d">WHITEN_SZ_THR</a></td></tr>
<tr class="separator:gaf94da04d7b9a1c06f0761a2ab7b14e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2f9ac8710b82ebe410167cf5751467"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2c2f9ac8710b82ebe410167cf5751467">BITRATE</a></td></tr>
<tr class="separator:ga2c2f9ac8710b82ebe410167cf5751467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce1054697f9c229474b3423aab81612"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacce1054697f9c229474b3423aab81612">PB_PARTITION</a></td></tr>
<tr class="separator:gacce1054697f9c229474b3423aab81612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef77a53fb6962f329978c788b3c1e637"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaef77a53fb6962f329978c788b3c1e637">PDOR</a></td></tr>
<tr class="separator:gaef77a53fb6962f329978c788b3c1e637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa2323e3b596f8c9f191acb2ad7f75d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3aa2323e3b596f8c9f191acb2ad7f75d">PSOR</a></td></tr>
<tr class="separator:ga3aa2323e3b596f8c9f191acb2ad7f75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53cb29f8a090565bec5e94b6b808572"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac53cb29f8a090565bec5e94b6b808572">PCOR</a></td></tr>
<tr class="separator:gac53cb29f8a090565bec5e94b6b808572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c26bce9144a9606d3f8a60dc750b063"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1c26bce9144a9606d3f8a60dc750b063">PTOR</a></td></tr>
<tr class="separator:ga1c26bce9144a9606d3f8a60dc750b063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1013b95ac09a1205ba0528ad32ad1edc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1013b95ac09a1205ba0528ad32ad1edc">PDIR</a></td></tr>
<tr class="separator:ga1013b95ac09a1205ba0528ad32ad1edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441a96d3febd01d841b24561b4d036a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga441a96d3febd01d841b24561b4d036a3">PDDR</a></td></tr>
<tr class="separator:ga441a96d3febd01d841b24561b4d036a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6a1bc3db8fa6148894140daa6b97e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacb6a1bc3db8fa6148894140daa6b97e1">A1</a></td></tr>
<tr class="separator:gacb6a1bc3db8fa6148894140daa6b97e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59168eda4690de8b4b61d6b940d010a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59168eda4690de8b4b61d6b940d010a6">F</a></td></tr>
<tr class="separator:ga59168eda4690de8b4b61d6b940d010a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a></td></tr>
<tr class="separator:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0542ffc7618a0893938748eef9c87474"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0542ffc7618a0893938748eef9c87474">S</a></td></tr>
<tr class="separator:ga0542ffc7618a0893938748eef9c87474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0edcafd91c3baa698617799de6ec35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6c0edcafd91c3baa698617799de6ec35">D</a></td></tr>
<tr class="separator:ga6c0edcafd91c3baa698617799de6ec35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a></td></tr>
<tr class="separator:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1150d16f9855062058c3b12511dcd188"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1150d16f9855062058c3b12511dcd188">FLT</a></td></tr>
<tr class="separator:ga1150d16f9855062058c3b12511dcd188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dab8ef1aad113e4a4f83a1dc78e357"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9dab8ef1aad113e4a4f83a1dc78e357">RA</a></td></tr>
<tr class="separator:gae9dab8ef1aad113e4a4f83a1dc78e357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da5c460cfe30d313f3f057de44ae6b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7da5c460cfe30d313f3f057de44ae6b6">SMB</a></td></tr>
<tr class="separator:ga7da5c460cfe30d313f3f057de44ae6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8436760942c43a7f6b6b8561803dfd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae8436760942c43a7f6b6b8561803dfd7">A2</a></td></tr>
<tr class="separator:gae8436760942c43a7f6b6b8561803dfd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84d7b4597381d16c807ac8c0f77b12c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae84d7b4597381d16c807ac8c0f77b12c">SLTH</a></td></tr>
<tr class="separator:gae84d7b4597381d16c807ac8c0f77b12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae154cfc39aa9ad234093c3a7a469a27d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae154cfc39aa9ad234093c3a7a469a27d">SLTL</a></td></tr>
<tr class="separator:gae154cfc39aa9ad234093c3a7a469a27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafdaf251d5cfeb18803536542a880459"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaafdaf251d5cfeb18803536542a880459">S2</a></td></tr>
<tr class="separator:gaafdaf251d5cfeb18803536542a880459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97f1aae59ce6efd1a22b9ca279058f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa97f1aae59ce6efd1a22b9ca279058f0">PE1</a></td></tr>
<tr class="separator:gaa97f1aae59ce6efd1a22b9ca279058f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995e13620d64851a128d6d2e03b6713e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga995e13620d64851a128d6d2e03b6713e">PE2</a></td></tr>
<tr class="separator:ga995e13620d64851a128d6d2e03b6713e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae66b179d39862bb7d0f8ba9b4c2c58a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae66b179d39862bb7d0f8ba9b4c2c58a8">PE3</a></td></tr>
<tr class="separator:gae66b179d39862bb7d0f8ba9b4c2c58a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c081e6d23713bc4eec0ab17965a8dff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7c081e6d23713bc4eec0ab17965a8dff">PE4</a></td></tr>
<tr class="separator:ga7c081e6d23713bc4eec0ab17965a8dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafdc4eddd9d9e84f3175cf74e29f1b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaafdc4eddd9d9e84f3175cf74e29f1b0">ME</a></td></tr>
<tr class="separator:gaaafdc4eddd9d9e84f3175cf74e29f1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07810538c8d6aba73ee3dd0c573256c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07810538c8d6aba73ee3dd0c573256c7">F1</a></td></tr>
<tr class="separator:ga07810538c8d6aba73ee3dd0c573256c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8390d51184687794c312ac5148cc9e2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8390d51184687794c312ac5148cc9e2b">F2</a></td></tr>
<tr class="separator:ga8390d51184687794c312ac5148cc9e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9830952a98862ed103ad0cff61b77bb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9830952a98862ed103ad0cff61b77bb5">F3</a></td></tr>
<tr class="separator:ga9830952a98862ed103ad0cff61b77bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd6f1eb8283eca63c4ea3c3d657f149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbd6f1eb8283eca63c4ea3c3d657f149">FILT1</a></td></tr>
<tr class="separator:gafbd6f1eb8283eca63c4ea3c3d657f149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5704aaa9940312ccd60ee44f31932094"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5704aaa9940312ccd60ee44f31932094">FILT2</a></td></tr>
<tr class="separator:ga5704aaa9940312ccd60ee44f31932094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:ga876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909d70d4d88dd6731a07b76a21c8214b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga909d70d4d88dd6731a07b76a21c8214b">PSR</a></td></tr>
<tr class="separator:ga909d70d4d88dd6731a07b76a21c8214b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbfa42319981886e98899e3ee069f81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3fbfa42319981886e98899e3ee069f81">CMR</a></td></tr>
<tr class="separator:ga3fbfa42319981886e98899e3ee069f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabfe869c2da8a9974cac1da36481312"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafabfe869c2da8a9974cac1da36481312">CNR</a></td></tr>
<tr class="separator:gafabfe869c2da8a9974cac1da36481312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715a225c91b8c19aa933f75d516e4edd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga715a225c91b8c19aa933f75d516e4edd">BAUD</a></td></tr>
<tr class="separator:ga715a225c91b8c19aa933f75d516e4edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90c98b3b95ed1374dbcf018c74aef79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa90c98b3b95ed1374dbcf018c74aef79">STAT</a></td></tr>
<tr class="separator:gaa90c98b3b95ed1374dbcf018c74aef79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fc8d35f045f329b80c544bef35ff64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">CTRL</a></td></tr>
<tr class="separator:ga15fc8d35f045f329b80c544bef35ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cb6b41986c241ca85af803e9cd6101"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga54cb6b41986c241ca85af803e9cd6101">DATA</a></td></tr>
<tr class="separator:ga54cb6b41986c241ca85af803e9cd6101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04dafd3ac005ff337f83b0a17755161f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga04dafd3ac005ff337f83b0a17755161f">MATCH</a></td></tr>
<tr class="separator:ga04dafd3ac005ff337f83b0a17755161f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf536c921116e9685445db3f467441f35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf536c921116e9685445db3f467441f35">MODIR</a></td></tr>
<tr class="separator:gaf536c921116e9685445db3f467441f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315fc01a6be904c49c72e25fce6e8e67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga315fc01a6be904c49c72e25fce6e8e67">MD</a></td></tr>
<tr class="separator:ga315fc01a6be904c49c72e25fce6e8e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88de3b9d8fe8a5eee3e04662ffba8daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga88de3b9d8fe8a5eee3e04662ffba8daa">KS</a></td></tr>
<tr class="separator:ga88de3b9d8fe8a5eee3e04662ffba8daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:ga422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90669e9b10301bd4807a49caabe64c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa90669e9b10301bd4807a49caabe64c0">DS</a></td></tr>
<tr class="separator:gaa90669e9b10301bd4807a49caabe64c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc19a07675d1806592b3ed4a92f91e1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc19a07675d1806592b3ed4a92f91e1c">RESERVED_2</a> [4]</td></tr>
<tr class="separator:gacc19a07675d1806592b3ed4a92f91e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce31cefe1df2a42897aa9d7f6e0edb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ce31cefe1df2a42897aa9d7f6e0edb4">ICVS</a></td></tr>
<tr class="separator:ga7ce31cefe1df2a42897aa9d7f6e0edb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c5f07c0d51983920ebca05f9e650883"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6c5f07c0d51983920ebca05f9e650883">RESERVED_3</a> [20]</td></tr>
<tr class="separator:ga6c5f07c0d51983920ebca05f9e650883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae500c6dc990bd641d25e5aecc0f4cc8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae500c6dc990bd641d25e5aecc0f4cc8d">COM</a></td></tr>
<tr class="separator:gae500c6dc990bd641d25e5aecc0f4cc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2f183e562beab2996e31a6b2d1c795"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaf2f183e562beab2996e31a6b2d1c795">CTL</a></td></tr>
<tr class="separator:gaaf2f183e562beab2996e31a6b2d1c795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71033e44d51c3ca5bd7d938bf1685d47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71033e44d51c3ca5bd7d938bf1685d47">RESERVED_4</a> [8]</td></tr>
<tr class="separator:ga71033e44d51c3ca5bd7d938bf1685d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62dddb200b4a0fba7e41e99d85a6078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf62dddb200b4a0fba7e41e99d85a6078">CW</a></td></tr>
<tr class="separator:gaf62dddb200b4a0fba7e41e99d85a6078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95a859ed80f2b72b5538bcc1806d924"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab95a859ed80f2b72b5538bcc1806d924">RESERVED_5</a> [4]</td></tr>
<tr class="separator:gab95a859ed80f2b72b5538bcc1806d924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32af8cf2b55296763149d66c4928cdd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga32af8cf2b55296763149d66c4928cdd2">STA</a></td></tr>
<tr class="separator:ga32af8cf2b55296763149d66c4928cdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851b0ac337cf855f7616148a17f9411e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga851b0ac337cf855f7616148a17f9411e">ESTA</a></td></tr>
<tr class="separator:ga851b0ac337cf855f7616148a17f9411e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa279606096ee36b93658c2746eaeb493"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa279606096ee36b93658c2746eaeb493">RESERVED_6</a> [8]</td></tr>
<tr class="separator:gaa279606096ee36b93658c2746eaeb493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe37298e67ad42560476e8ac909b5ee5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafe37298e67ad42560476e8ac909b5ee5">AADSZ</a></td></tr>
<tr class="separator:gafe37298e67ad42560476e8ac909b5ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce991081618d5adf95ab338508d7128"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ce991081618d5adf95ab338508d7128">RESERVED_7</a> [164]</td></tr>
<tr class="separator:ga2ce991081618d5adf95ab338508d7128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d627dfbb5d8e62f8f348b985b91b670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2d627dfbb5d8e62f8f348b985b91b670">CTX</a> [14]</td></tr>
<tr class="separator:ga2d627dfbb5d8e62f8f348b985b91b670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20760a1a58b7fe5744f77b3cd3a4443c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20760a1a58b7fe5744f77b3cd3a4443c">RESERVED_8</a> [200]</td></tr>
<tr class="separator:ga20760a1a58b7fe5744f77b3cd3a4443c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4eef446b65d5a64a2d56252022430c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa4eef446b65d5a64a2d56252022430c3">KEY</a> [4]</td></tr>
<tr class="separator:gaa4eef446b65d5a64a2d56252022430c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb87066b9687cbf70e5b54b20a1913e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7fb87066b9687cbf70e5b54b20a1913e">RESERVED_9</a> [736]</td></tr>
<tr class="separator:ga7fb87066b9687cbf70e5b54b20a1913e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a73c676b0b8d108278835003852a1f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a73c676b0b8d108278835003852a1f1">VID1</a></td></tr>
<tr class="separator:ga4a73c676b0b8d108278835003852a1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3212280dafed0928fae4335d1780d0ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3212280dafed0928fae4335d1780d0ce">VID2</a></td></tr>
<tr class="separator:ga3212280dafed0928fae4335d1780d0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc4ab69625597fe08c89f0752d29f05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1dc4ab69625597fe08c89f0752d29f05">CHAVID</a></td></tr>
<tr class="separator:ga1dc4ab69625597fe08c89f0752d29f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe97451cad168aef28ca5253678443fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabe97451cad168aef28ca5253678443fa">RESERVED_10</a> [708]</td></tr>
<tr class="separator:gabe97451cad168aef28ca5253678443fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3db5c9bf57d375cccc754a80757cb80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab3db5c9bf57d375cccc754a80757cb80">FIFOSTA</a></td></tr>
<tr class="separator:gab3db5c9bf57d375cccc754a80757cb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34038b7ee045c4d1fc6115296ae41a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa34038b7ee045c4d1fc6115296ae41a2">RESERVED_11</a> [28]</td></tr>
<tr class="separator:gaa34038b7ee045c4d1fc6115296ae41a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4875202ab7f7a2537e0fe8e4cb230de6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4875202ab7f7a2537e0fe8e4cb230de6">IFIFO</a></td></tr>
<tr class="separator:ga4875202ab7f7a2537e0fe8e4cb230de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25415f08b1c72e5eb7e9df0accbc647e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga25415f08b1c72e5eb7e9df0accbc647e">RESERVED_12</a> [12]</td></tr>
<tr class="separator:ga25415f08b1c72e5eb7e9df0accbc647e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8e8940497e8654a1648db647c1e7a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb8e8940497e8654a1648db647c1e7a3">OFIFO</a></td></tr>
<tr class="separator:gabb8e8940497e8654a1648db647c1e7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a></td></tr>
<tr class="separator:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a></td></tr>
<tr class="separator:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6533a725e5ee4892879f0b6d9dd6675a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6533a725e5ee4892879f0b6d9dd6675a">C3</a></td></tr>
<tr class="separator:ga6533a725e5ee4892879f0b6d9dd6675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3f29cb83f573e65eb091a7a79e2e43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadb3f29cb83f573e65eb091a7a79e2e43">C4</a></td></tr>
<tr class="separator:gadb3f29cb83f573e65eb091a7a79e2e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeafc5d15051680edd9f2bc9ecb000a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeeafc5d15051680edd9f2bc9ecb000a6">C5</a></td></tr>
<tr class="separator:gaeeafc5d15051680edd9f2bc9ecb000a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f7dd7e0de054a868809b27a17e4207"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf5f7dd7e0de054a868809b27a17e4207">C6</a></td></tr>
<tr class="separator:gaf5f7dd7e0de054a868809b27a17e4207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8db14da050fcf50b52dc461c601cf95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac8db14da050fcf50b52dc461c601cf95">S</a></td></tr>
<tr class="separator:gac8db14da050fcf50b52dc461c601cf95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be6979b69000068ac5203085d425825"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4be6979b69000068ac5203085d425825">RESERVED_0</a> [1]</td></tr>
<tr class="separator:ga4be6979b69000068ac5203085d425825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369ca7d5284929a823dab79b7d10d81f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f">SC</a></td></tr>
<tr class="separator:ga369ca7d5284929a823dab79b7d10d81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b2d6f5756a9b0aa609216190380d5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga83b2d6f5756a9b0aa609216190380d5f">RESERVED_1</a> [1]</td></tr>
<tr class="separator:ga83b2d6f5756a9b0aa609216190380d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168419f9fd3337173f29d6dde2133745"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga168419f9fd3337173f29d6dde2133745">ATCVH</a></td></tr>
<tr class="separator:ga168419f9fd3337173f29d6dde2133745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9659cfc372d5156510bdda5bb491fdbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9659cfc372d5156510bdda5bb491fdbb">ATCVL</a></td></tr>
<tr class="separator:ga9659cfc372d5156510bdda5bb491fdbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f1c9dcf32bf6af23cd6b977e99d40f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97f1c9dcf32bf6af23cd6b977e99d40f">C7</a></td></tr>
<tr class="separator:ga97f1c9dcf32bf6af23cd6b977e99d40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287edae47cc7c449d8ee31b6089559d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga287edae47cc7c449d8ee31b6089559d4">C8</a></td></tr>
<tr class="separator:ga287edae47cc7c449d8ee31b6089559d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5b3e978eb3ceb8a2aadaeeab28db00b">RESERVED_0</a> [8]</td></tr>
<tr class="separator:gab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d6723930c0cbfd56a7451ec569b598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59d6723930c0cbfd56a7451ec569b598">PLASC</a></td></tr>
<tr class="separator:ga59d6723930c0cbfd56a7451ec569b598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951da47dda3dfe3452e96e494178fad4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga951da47dda3dfe3452e96e494178fad4">PLAMC</a></td></tr>
<tr class="separator:ga951da47dda3dfe3452e96e494178fad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16512ce9ebeba1cd4b36259b4872b679"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16512ce9ebeba1cd4b36259b4872b679">PLACR</a></td></tr>
<tr class="separator:ga16512ce9ebeba1cd4b36259b4872b679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a834e9c0be4b8a1f57679868c10f2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad8a834e9c0be4b8a1f57679868c10f2d">RESERVED_1</a> [48]</td></tr>
<tr class="separator:gad8a834e9c0be4b8a1f57679868c10f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20545f6570ba4fbd88b12f2f32d6cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab20545f6570ba4fbd88b12f2f32d6cc4">CPO</a></td></tr>
<tr class="separator:gab20545f6570ba4fbd88b12f2f32d6cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfec5feeacac6c5b12fd2eef4fcd197"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaacfec5feeacac6c5b12fd2eef4fcd197">POSITION</a></td></tr>
<tr class="separator:gaacfec5feeacac6c5b12fd2eef4fcd197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc1a632d91e654ed519f8a5baa954733"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc1a632d91e654ed519f8a5baa954733">MASTER</a></td></tr>
<tr class="separator:gacc1a632d91e654ed519f8a5baa954733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7fbeaa986ae874c8c93bb71ba6ced25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae7fbeaa986ae874c8c93bb71ba6ced25">FLOW</a></td></tr>
<tr class="separator:gae7fbeaa986ae874c8c93bb71ba6ced25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2242656e14a056a43afd653185ee173"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae2242656e14a056a43afd653185ee173">_BASE</a></td></tr>
<tr class="separator:gae2242656e14a056a43afd653185ee173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec763bccac6d03f5d21615e8190a0cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6ec763bccac6d03f5d21615e8190a0cf">RESERVED_0</a> [3824]</td></tr>
<tr class="separator:ga6ec763bccac6d03f5d21615e8190a0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ddc096f121ce961c24976be80cacba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga22ddc096f121ce961c24976be80cacba">MODECTRL</a></td></tr>
<tr class="separator:ga22ddc096f121ce961c24976be80cacba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280910d9fdfd8acf24edab1d3950c732"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga280910d9fdfd8acf24edab1d3950c732">RESERVED_1</a> [156]</td></tr>
<tr class="separator:ga280910d9fdfd8acf24edab1d3950c732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a64f3efc24eb45f8629ddc8050071d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5a64f3efc24eb45f8629ddc8050071d0">TAGSET</a></td></tr>
<tr class="separator:ga5a64f3efc24eb45f8629ddc8050071d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d0489a678cfb330980a27aa5c561ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga76d0489a678cfb330980a27aa5c561ce">TAGCLEAR</a></td></tr>
<tr class="separator:ga76d0489a678cfb330980a27aa5c561ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186e433a83d42ecd6b4e218ea63d9674"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga186e433a83d42ecd6b4e218ea63d9674">RESERVED_2</a> [8]</td></tr>
<tr class="separator:ga186e433a83d42ecd6b4e218ea63d9674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3db55ca4412212bfe2c7454f2c6d5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3b3db55ca4412212bfe2c7454f2c6d5e">LOCKACCESS</a></td></tr>
<tr class="separator:ga3b3db55ca4412212bfe2c7454f2c6d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5937017796e3c90bd8d70273e5205549"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5937017796e3c90bd8d70273e5205549">LOCKSTAT</a></td></tr>
<tr class="separator:ga5937017796e3c90bd8d70273e5205549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9beed9e0ae16bedb9f0681140527fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f9beed9e0ae16bedb9f0681140527fc">AUTHSTAT</a></td></tr>
<tr class="separator:ga6f9beed9e0ae16bedb9f0681140527fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac731ad5635ca4bf89e48c2a9e2547877"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac731ad5635ca4bf89e48c2a9e2547877">DEVICEARCH</a></td></tr>
<tr class="separator:gac731ad5635ca4bf89e48c2a9e2547877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86684537b595133db57a7bcc73843d2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga86684537b595133db57a7bcc73843d2a">RESERVED_3</a> [8]</td></tr>
<tr class="separator:ga86684537b595133db57a7bcc73843d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02c1de4dc7a10addebde14fb6e4fa40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf02c1de4dc7a10addebde14fb6e4fa40">DEVICECFG</a></td></tr>
<tr class="separator:gaf02c1de4dc7a10addebde14fb6e4fa40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbfc4df5e76d5106a7e22475e477a468"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbfc4df5e76d5106a7e22475e477a468">DEVICETYPID</a></td></tr>
<tr class="separator:gafbfc4df5e76d5106a7e22475e477a468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d57dd25c691557286930237edb832ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d57dd25c691557286930237edb832ab">PERIPHID4</a></td></tr>
<tr class="separator:ga6d57dd25c691557286930237edb832ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97fbe48fa2f04fa8bd5f27b255d5e0ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97fbe48fa2f04fa8bd5f27b255d5e0ab">PERIPHID5</a></td></tr>
<tr class="separator:ga97fbe48fa2f04fa8bd5f27b255d5e0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8505982b40f4478a3d82c4e0c884b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd8505982b40f4478a3d82c4e0c884b4">PERIPHID6</a></td></tr>
<tr class="separator:gacd8505982b40f4478a3d82c4e0c884b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace00880bb4cdd91134d59cd85324c681"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace00880bb4cdd91134d59cd85324c681">PERIPHID7</a></td></tr>
<tr class="separator:gace00880bb4cdd91134d59cd85324c681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccabeeb775d571ffd814f5d21937eab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabccabeeb775d571ffd814f5d21937eab">PERIPHID0</a></td></tr>
<tr class="separator:gabccabeeb775d571ffd814f5d21937eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ec4a15479493f070d74c29f4e244c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16ec4a15479493f070d74c29f4e244c5">PERIPHID1</a></td></tr>
<tr class="separator:ga16ec4a15479493f070d74c29f4e244c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94da77c610b86d788d32cc8cb6871d23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94da77c610b86d788d32cc8cb6871d23">PERIPHID2</a></td></tr>
<tr class="separator:ga94da77c610b86d788d32cc8cb6871d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebff4a243ecc983d7f4de875b7669d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ebff4a243ecc983d7f4de875b7669d6">PERIPHID3</a></td></tr>
<tr class="separator:ga9ebff4a243ecc983d7f4de875b7669d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ce339042860625e784ddae3ef2e2b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf0ce339042860625e784ddae3ef2e2b7">COMPID</a> [4]</td></tr>
<tr class="separator:gaf0ce339042860625e784ddae3ef2e2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9549c4cef02a58746721348d670e4672"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9549c4cef02a58746721348d670e4672">CTRL</a></td></tr>
<tr class="separator:ga9549c4cef02a58746721348d670e4672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c74521f9046fb165e5340648fde167"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac8c74521f9046fb165e5340648fde167">RESERVED_0</a> [28]</td></tr>
<tr class="separator:gac8c74521f9046fb165e5340648fde167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c446648987aaee5bb2cd7c8a2e95519"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0c446648987aaee5bb2cd7c8a2e95519">COMP</a></td></tr>
<tr class="separator:ga0c446648987aaee5bb2cd7c8a2e95519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c955643593b4aedbe9f84f054d26522"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c955643593b4aedbe9f84f054d26522">MASK</a></td></tr>
<tr class="separator:ga5c955643593b4aedbe9f84f054d26522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd5a884a462a6723edaced63ba23ba4e"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafd5a884a462a6723edaced63ba23ba4e">FCT</a></td></tr>
<tr class="separator:gafd5a884a462a6723edaced63ba23ba4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" ><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac8c74521f9046fb165e5340648fde167">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad686089b74ad5ad8c1180f3a079a9dad"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga0c446648987aaee5bb2cd7c8a2e95519"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0c446648987aaee5bb2cd7c8a2e95519">COMP</a></td></tr>
<tr class="separator:ga0c446648987aaee5bb2cd7c8a2e95519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c955643593b4aedbe9f84f054d26522"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c955643593b4aedbe9f84f054d26522">MASK</a></td></tr>
<tr class="separator:ga5c955643593b4aedbe9f84f054d26522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd5a884a462a6723edaced63ba23ba4e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafd5a884a462a6723edaced63ba23ba4e">FCT</a></td></tr>
<tr class="separator:gafd5a884a462a6723edaced63ba23ba4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac8c74521f9046fb165e5340648fde167">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad686089b74ad5ad8c1180f3a079a9dad"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad686089b74ad5ad8c1180f3a079a9dad">COMPARATOR</a> [2]</td></tr>
<tr class="separator:gad686089b74ad5ad8c1180f3a079a9dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f4945ef26d5e7445535c45a4b9a41c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga58f4945ef26d5e7445535c45a4b9a41c">RESERVED_1</a> [448]</td></tr>
<tr class="separator:ga58f4945ef26d5e7445535c45a4b9a41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccafb211d059f7673357ae5bd2c6f18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ccafb211d059f7673357ae5bd2c6f18">TBCTRL</a></td></tr>
<tr class="separator:ga2ccafb211d059f7673357ae5bd2c6f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94602d1d19ef947e697256be9e503ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab94602d1d19ef947e697256be9e503ea">RESERVED_2</a> [3524]</td></tr>
<tr class="separator:gab94602d1d19ef947e697256be9e503ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02c1de4dc7a10addebde14fb6e4fa40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf02c1de4dc7a10addebde14fb6e4fa40">DEVICECFG</a></td></tr>
<tr class="separator:gaf02c1de4dc7a10addebde14fb6e4fa40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbfc4df5e76d5106a7e22475e477a468"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbfc4df5e76d5106a7e22475e477a468">DEVICETYPID</a></td></tr>
<tr class="separator:gafbfc4df5e76d5106a7e22475e477a468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d57dd25c691557286930237edb832ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d57dd25c691557286930237edb832ab">PERIPHID4</a></td></tr>
<tr class="separator:ga6d57dd25c691557286930237edb832ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97fbe48fa2f04fa8bd5f27b255d5e0ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97fbe48fa2f04fa8bd5f27b255d5e0ab">PERIPHID5</a></td></tr>
<tr class="separator:ga97fbe48fa2f04fa8bd5f27b255d5e0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8505982b40f4478a3d82c4e0c884b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd8505982b40f4478a3d82c4e0c884b4">PERIPHID6</a></td></tr>
<tr class="separator:gacd8505982b40f4478a3d82c4e0c884b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace00880bb4cdd91134d59cd85324c681"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace00880bb4cdd91134d59cd85324c681">PERIPHID7</a></td></tr>
<tr class="separator:gace00880bb4cdd91134d59cd85324c681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccabeeb775d571ffd814f5d21937eab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabccabeeb775d571ffd814f5d21937eab">PERIPHID0</a></td></tr>
<tr class="separator:gabccabeeb775d571ffd814f5d21937eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ec4a15479493f070d74c29f4e244c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16ec4a15479493f070d74c29f4e244c5">PERIPHID1</a></td></tr>
<tr class="separator:ga16ec4a15479493f070d74c29f4e244c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94da77c610b86d788d32cc8cb6871d23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94da77c610b86d788d32cc8cb6871d23">PERIPHID2</a></td></tr>
<tr class="separator:ga94da77c610b86d788d32cc8cb6871d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebff4a243ecc983d7f4de875b7669d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ebff4a243ecc983d7f4de875b7669d6">PERIPHID3</a></td></tr>
<tr class="separator:ga9ebff4a243ecc983d7f4de875b7669d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ce339042860625e784ddae3ef2e2b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf0ce339042860625e784ddae3ef2e2b7">COMPID</a> [4]</td></tr>
<tr class="separator:gaf0ce339042860625e784ddae3ef2e2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d27c275caa809e8b950cb9fb1f52ea5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7d27c275caa809e8b950cb9fb1f52ea5">BACKKEY3</a></td></tr>
<tr class="separator:ga7d27c275caa809e8b950cb9fb1f52ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ad5dd66c2109955a90e1a6f4720a43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae0ad5dd66c2109955a90e1a6f4720a43">BACKKEY2</a></td></tr>
<tr class="separator:gae0ad5dd66c2109955a90e1a6f4720a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42fa40dda0fa3aee0b861bdf6ffa1eae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga42fa40dda0fa3aee0b861bdf6ffa1eae">BACKKEY1</a></td></tr>
<tr class="separator:ga42fa40dda0fa3aee0b861bdf6ffa1eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0da3d6ede3a90b0697a300ddf18cd65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa0da3d6ede3a90b0697a300ddf18cd65">BACKKEY0</a></td></tr>
<tr class="separator:gaa0da3d6ede3a90b0697a300ddf18cd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3df2dcb7a5f33570f8cc15cc8126810"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae3df2dcb7a5f33570f8cc15cc8126810">BACKKEY7</a></td></tr>
<tr class="separator:gae3df2dcb7a5f33570f8cc15cc8126810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3076fe0bf30cde224dfb9c944d517de0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3076fe0bf30cde224dfb9c944d517de0">BACKKEY6</a></td></tr>
<tr class="separator:ga3076fe0bf30cde224dfb9c944d517de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ca5b627931a03b02c1d4ac01e664d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa4ca5b627931a03b02c1d4ac01e664d5">BACKKEY5</a></td></tr>
<tr class="separator:gaa4ca5b627931a03b02c1d4ac01e664d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925e5cd64e47102087d0a66af786a626"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga925e5cd64e47102087d0a66af786a626">BACKKEY4</a></td></tr>
<tr class="separator:ga925e5cd64e47102087d0a66af786a626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95f76fe298558644b1a5c8acc1cdf3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae95f76fe298558644b1a5c8acc1cdf3a">FPROT3</a></td></tr>
<tr class="separator:gae95f76fe298558644b1a5c8acc1cdf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87543688ebb5c30285916eaa270c014"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae87543688ebb5c30285916eaa270c014">FPROT2</a></td></tr>
<tr class="separator:gae87543688ebb5c30285916eaa270c014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00ef9e85bce41b17b8c85e226bfeadb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae00ef9e85bce41b17b8c85e226bfeadb">FPROT1</a></td></tr>
<tr class="separator:gae00ef9e85bce41b17b8c85e226bfeadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga060054d1f5f54bb8a55d0eeb7cd8ae29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga060054d1f5f54bb8a55d0eeb7cd8ae29">FPROT0</a></td></tr>
<tr class="separator:ga060054d1f5f54bb8a55d0eeb7cd8ae29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c289cf99054de8442c0847062613f18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18">FSEC</a></td></tr>
<tr class="separator:ga9c289cf99054de8442c0847062613f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a588e9f6d971bfa0ec727d08935c72e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e">FOPT</a></td></tr>
<tr class="separator:ga4a588e9f6d971bfa0ec727d08935c72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3964851a29318d7b51030db55fb714ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3964851a29318d7b51030db55fb714ae">RESERVED_0</a> [220]</td></tr>
<tr class="separator:ga3964851a29318d7b51030db55fb714ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4123169fcefb48b1be09b131cbbbd51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4123169fcefb48b1be09b131cbbbd51">LTMR64H</a></td></tr>
<tr class="separator:gae4123169fcefb48b1be09b131cbbbd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350a7f2bc07234049109e960348ae22c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga350a7f2bc07234049109e960348ae22c">LTMR64L</a></td></tr>
<tr class="separator:ga350a7f2bc07234049109e960348ae22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53762b5329df1577d65fb443ec732a11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga53762b5329df1577d65fb443ec732a11">RESERVED_1</a> [24]</td></tr>
<tr class="separator:ga53762b5329df1577d65fb443ec732a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7066d020800ce5572217b4dd7be33245"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7066d020800ce5572217b4dd7be33245">LDVAL</a></td></tr>
<tr class="separator:ga7066d020800ce5572217b4dd7be33245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fcb6f0bd4cbbc890593eeb21152a92"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad4fcb6f0bd4cbbc890593eeb21152a92">CVAL</a></td></tr>
<tr class="separator:gad4fcb6f0bd4cbbc890593eeb21152a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad205d7250cea8af8b177be3e861193d8"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad205d7250cea8af8b177be3e861193d8">TCTRL</a></td></tr>
<tr class="separator:gad205d7250cea8af8b177be3e861193d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fdb1e5ac5dd95a6f67e651ded71276"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38fdb1e5ac5dd95a6f67e651ded71276">TFLG</a></td></tr>
<tr class="separator:ga38fdb1e5ac5dd95a6f67e651ded71276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6f6931c25c6a5a5043ab7aada50ded"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga7066d020800ce5572217b4dd7be33245"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7066d020800ce5572217b4dd7be33245">LDVAL</a></td></tr>
<tr class="separator:ga7066d020800ce5572217b4dd7be33245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fcb6f0bd4cbbc890593eeb21152a92"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad4fcb6f0bd4cbbc890593eeb21152a92">CVAL</a></td></tr>
<tr class="separator:gad4fcb6f0bd4cbbc890593eeb21152a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad205d7250cea8af8b177be3e861193d8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad205d7250cea8af8b177be3e861193d8">TCTRL</a></td></tr>
<tr class="separator:gad205d7250cea8af8b177be3e861193d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fdb1e5ac5dd95a6f67e651ded71276"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38fdb1e5ac5dd95a6f67e651ded71276">TFLG</a></td></tr>
<tr class="separator:ga38fdb1e5ac5dd95a6f67e651ded71276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6f6931c25c6a5a5043ab7aada50ded"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7e6f6931c25c6a5a5043ab7aada50ded">CHANNEL</a> [2]</td></tr>
<tr class="separator:ga7e6f6931c25c6a5a5043ab7aada50ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183606de7c919c44520d5625860eaebd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga183606de7c919c44520d5625860eaebd">LVDSC1</a></td></tr>
<tr class="separator:ga183606de7c919c44520d5625860eaebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e5df8ec02f6f9fb1aae7aab10f7ac6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga22e5df8ec02f6f9fb1aae7aab10f7ac6">LVDSC2</a></td></tr>
<tr class="separator:ga22e5df8ec02f6f9fb1aae7aab10f7ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2fc2acedfe2248d41dfbaaccd2a582e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2fc2acedfe2248d41dfbaaccd2a582e">REGSC</a></td></tr>
<tr class="separator:gac2fc2acedfe2248d41dfbaaccd2a582e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25bc9eea888d201d852deb4819850bb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga25bc9eea888d201d852deb4819850bb2">PCR</a> [32]</td></tr>
<tr class="separator:ga25bc9eea888d201d852deb4819850bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca65d71461aa5e76eb2266ab7ccd0cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ca65d71461aa5e76eb2266ab7ccd0cf">GPCLR</a></td></tr>
<tr class="separator:ga7ca65d71461aa5e76eb2266ab7ccd0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc885669f9579a0514a37a62fc070ec7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc885669f9579a0514a37a62fc070ec7">GPCHR</a></td></tr>
<tr class="separator:gabc885669f9579a0514a37a62fc070ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a1c574e559dc57bb2fc28166bf6341"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga33a1c574e559dc57bb2fc28166bf6341">RESERVED_0</a> [24]</td></tr>
<tr class="separator:ga33a1c574e559dc57bb2fc28166bf6341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810f6911c38333115775f924be784050"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga810f6911c38333115775f924be784050">ISFR</a></td></tr>
<tr class="separator:ga810f6911c38333115775f924be784050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d4e6ae9fb47445146929d15e97153f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga41d4e6ae9fb47445146929d15e97153f">SRS0</a></td></tr>
<tr class="separator:ga41d4e6ae9fb47445146929d15e97153f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2164524ec77565baad264a25fbc65378"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2164524ec77565baad264a25fbc65378">SRS1</a></td></tr>
<tr class="separator:ga2164524ec77565baad264a25fbc65378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d386ff4b328960f430b4c63f61423fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1d386ff4b328960f430b4c63f61423fa">RESERVED_0</a> [2]</td></tr>
<tr class="separator:ga1d386ff4b328960f430b4c63f61423fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3a6cb8a3c37e9a55ab12962d0983d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadb3a6cb8a3c37e9a55ab12962d0983d1">RPFC</a></td></tr>
<tr class="separator:gadb3a6cb8a3c37e9a55ab12962d0983d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9423324babed28ac7e0a6990356c8cb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9423324babed28ac7e0a6990356c8cb1">RPFW</a></td></tr>
<tr class="separator:ga9423324babed28ac7e0a6990356c8cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d411f494430b8bfb7e89e78efd49be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad1d411f494430b8bfb7e89e78efd49be">REG</a> [8]</td></tr>
<tr class="separator:gad1d411f494430b8bfb7e89e78efd49be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d8f70e72a5bd04da9248587c74feaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab4d8f70e72a5bd04da9248587c74feaf">ENTRY</a> [3]</td></tr>
<tr class="separator:gab4d8f70e72a5bd04da9248587c74feaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeabd12dc10a19a2f333e39bb5f329295"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeabd12dc10a19a2f333e39bb5f329295">TABLEMARK</a></td></tr>
<tr class="separator:gaeabd12dc10a19a2f333e39bb5f329295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0de996dea396cfe98eb44e61dbdff57d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0de996dea396cfe98eb44e61dbdff57d">RESERVED_0</a> [4028]</td></tr>
<tr class="separator:ga0de996dea396cfe98eb44e61dbdff57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186e457099444315982ffe89d6235393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga186e457099444315982ffe89d6235393">SYSACCESS</a></td></tr>
<tr class="separator:ga186e457099444315982ffe89d6235393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d57dd25c691557286930237edb832ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d57dd25c691557286930237edb832ab">PERIPHID4</a></td></tr>
<tr class="separator:ga6d57dd25c691557286930237edb832ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97fbe48fa2f04fa8bd5f27b255d5e0ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97fbe48fa2f04fa8bd5f27b255d5e0ab">PERIPHID5</a></td></tr>
<tr class="separator:ga97fbe48fa2f04fa8bd5f27b255d5e0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8505982b40f4478a3d82c4e0c884b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd8505982b40f4478a3d82c4e0c884b4">PERIPHID6</a></td></tr>
<tr class="separator:gacd8505982b40f4478a3d82c4e0c884b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace00880bb4cdd91134d59cd85324c681"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace00880bb4cdd91134d59cd85324c681">PERIPHID7</a></td></tr>
<tr class="separator:gace00880bb4cdd91134d59cd85324c681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccabeeb775d571ffd814f5d21937eab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabccabeeb775d571ffd814f5d21937eab">PERIPHID0</a></td></tr>
<tr class="separator:gabccabeeb775d571ffd814f5d21937eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ec4a15479493f070d74c29f4e244c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16ec4a15479493f070d74c29f4e244c5">PERIPHID1</a></td></tr>
<tr class="separator:ga16ec4a15479493f070d74c29f4e244c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94da77c610b86d788d32cc8cb6871d23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94da77c610b86d788d32cc8cb6871d23">PERIPHID2</a></td></tr>
<tr class="separator:ga94da77c610b86d788d32cc8cb6871d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebff4a243ecc983d7f4de875b7669d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ebff4a243ecc983d7f4de875b7669d6">PERIPHID3</a></td></tr>
<tr class="separator:ga9ebff4a243ecc983d7f4de875b7669d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ce339042860625e784ddae3ef2e2b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf0ce339042860625e784ddae3ef2e2b7">COMPID</a> [4]</td></tr>
<tr class="separator:gaf0ce339042860625e784ddae3ef2e2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60054d9772af540ff3d88432d724137f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga60054d9772af540ff3d88432d724137f">CONTROL</a></td></tr>
<tr class="separator:ga60054d9772af540ff3d88432d724137f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bac57e5cdb5101045bf1a9e98458b73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7bac57e5cdb5101045bf1a9e98458b73">ACTIVE_DELAY</a></td></tr>
<tr class="separator:ga7bac57e5cdb5101045bf1a9e98458b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae844c3ed2e92eaf2246745336c67a508"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae844c3ed2e92eaf2246745336c67a508">MAC_MSB</a></td></tr>
<tr class="separator:gae844c3ed2e92eaf2246745336c67a508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f308340f020d5dcc9522a6880faa50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20f308340f020d5dcc9522a6880faa50">MAC_LSB</a></td></tr>
<tr class="separator:ga20f308340f020d5dcc9522a6880faa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ecacc31a70f5081d486f5f1c5224c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga28ecacc31a70f5081d486f5f1c5224c1">MISC</a></td></tr>
<tr class="separator:ga28ecacc31a70f5081d486f5f1c5224c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff536eac9415395c98aef65fd91b7ed7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaff536eac9415395c98aef65fd91b7ed7">RESERVED_0</a> [236]</td></tr>
<tr class="separator:gaff536eac9415395c98aef65fd91b7ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375160dd6f1a58b9c1a32061df4ce38e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga375160dd6f1a58b9c1a32061df4ce38e">DSM_TIMER</a></td></tr>
<tr class="separator:ga375160dd6f1a58b9c1a32061df4ce38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef3ca76f09900f20526b6c5c1be7018"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadef3ca76f09900f20526b6c5c1be7018">DSM_CONTROL</a></td></tr>
<tr class="separator:gadef3ca76f09900f20526b6c5c1be7018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffe1dc893399a297c5014507a5caa4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadffe1dc893399a297c5014507a5caa4a">DSM_OSC_OFFSET</a></td></tr>
<tr class="separator:gadffe1dc893399a297c5014507a5caa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee8e08fc7716cb8e21188973748654f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacee8e08fc7716cb8e21188973748654f">ANT_SLEEP</a></td></tr>
<tr class="separator:gacee8e08fc7716cb8e21188973748654f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cb1f1a2696803592f8c6ca130a3985"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga74cb1f1a2696803592f8c6ca130a3985">ANT_WAKE</a></td></tr>
<tr class="separator:ga74cb1f1a2696803592f8c6ca130a3985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2daee8b53082eeacdd39315aa2cd2372"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2daee8b53082eeacdd39315aa2cd2372">ZIG_SLEEP</a></td></tr>
<tr class="separator:ga2daee8b53082eeacdd39315aa2cd2372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3597835092bc632872bafa91284ff6ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3597835092bc632872bafa91284ff6ba">ZIG_WAKE</a></td></tr>
<tr class="separator:ga3597835092bc632872bafa91284ff6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8b91f446b8f406d25ad3713e5e2860"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8b8b91f446b8f406d25ad3713e5e2860">GEN_SLEEP</a></td></tr>
<tr class="separator:ga8b8b91f446b8f406d25ad3713e5e2860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f1dd48ec4d1106097a0a8b06a7105e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga77f1dd48ec4d1106097a0a8b06a7105e">GEN_WAKE</a></td></tr>
<tr class="separator:ga77f1dd48ec4d1106097a0a8b06a7105e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d58a3f04922fa576c713c80afd0becc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7d58a3f04922fa576c713c80afd0becc">RF_OSC_CTRL</a></td></tr>
<tr class="separator:ga7d58a3f04922fa576c713c80afd0becc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d259931e234bf408fca72100a725da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4d259931e234bf408fca72100a725da">ANA_TEST</a></td></tr>
<tr class="separator:gae4d259931e234bf408fca72100a725da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54d1ab3217e26de3d72490aecc5295c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae54d1ab3217e26de3d72490aecc5295c">ANA_TRIM</a></td></tr>
<tr class="separator:gae54d1ab3217e26de3d72490aecc5295c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e3001757a0cd493785f1f3337dd0e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87e3001757a0cd493785f1f3337dd0e8">TSR</a></td></tr>
<tr class="separator:ga87e3001757a0cd493785f1f3337dd0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bb9b7d61fe3262cd2a6070a7bd5b69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a></td></tr>
<tr class="separator:ga72bb9b7d61fe3262cd2a6070a7bd5b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98069e908f0dbdf30857c4c33e5680b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga98069e908f0dbdf30857c4c33e5680b8">TAR</a></td></tr>
<tr class="separator:ga98069e908f0dbdf30857c4c33e5680b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="separator:gae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7006c26539198fbc8729e0386bffdd40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7006c26539198fbc8729e0386bffdd40">LR</a></td></tr>
<tr class="separator:ga7006c26539198fbc8729e0386bffdd40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd2ae7d066d4b4240fe56f72f0f7095"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2dd2ae7d066d4b4240fe56f72f0f7095">SOPT1</a></td></tr>
<tr class="separator:ga2dd2ae7d066d4b4240fe56f72f0f7095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff7fd9cfa27433e23333be538497a51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8ff7fd9cfa27433e23333be538497a51">RESERVED_0</a> [4096]</td></tr>
<tr class="separator:ga8ff7fd9cfa27433e23333be538497a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8dc2ae265d799ec159ccd2c2fddabd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f8dc2ae265d799ec159ccd2c2fddabd">SOPT2</a></td></tr>
<tr class="separator:ga3f8dc2ae265d799ec159ccd2c2fddabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:ga422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e152370dc7f083dff49c4e56e669435"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5e152370dc7f083dff49c4e56e669435">SOPT4</a></td></tr>
<tr class="separator:ga5e152370dc7f083dff49c4e56e669435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3423d05c1b61a09639d9ea8b5d3ea66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad3423d05c1b61a09639d9ea8b5d3ea66">SOPT5</a></td></tr>
<tr class="separator:gad3423d05c1b61a09639d9ea8b5d3ea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc19a07675d1806592b3ed4a92f91e1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc19a07675d1806592b3ed4a92f91e1c">RESERVED_2</a> [4]</td></tr>
<tr class="separator:gacc19a07675d1806592b3ed4a92f91e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5cff1a3ad3808a7b9478791a37915d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a5cff1a3ad3808a7b9478791a37915d">SOPT7</a></td></tr>
<tr class="separator:ga9a5cff1a3ad3808a7b9478791a37915d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86684537b595133db57a7bcc73843d2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga86684537b595133db57a7bcc73843d2a">RESERVED_3</a> [8]</td></tr>
<tr class="separator:ga86684537b595133db57a7bcc73843d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5baf01a3a36a117e2bebdd02d6d6876a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5baf01a3a36a117e2bebdd02d6d6876a">SDID</a></td></tr>
<tr class="separator:ga5baf01a3a36a117e2bebdd02d6d6876a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c752b26764b7d15368cf85fe57a34b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8c752b26764b7d15368cf85fe57a34b9">RESERVED_4</a> [12]</td></tr>
<tr class="separator:ga8c752b26764b7d15368cf85fe57a34b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342559d79209f064052a8a005bfd38a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga342559d79209f064052a8a005bfd38a3">SCGC4</a></td></tr>
<tr class="separator:ga342559d79209f064052a8a005bfd38a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6b967745d0bb3e1bd280f7dd98db49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0c6b967745d0bb3e1bd280f7dd98db49">SCGC5</a></td></tr>
<tr class="separator:ga0c6b967745d0bb3e1bd280f7dd98db49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8075f4fb5887b43eba04eb636853be29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8075f4fb5887b43eba04eb636853be29">SCGC6</a></td></tr>
<tr class="separator:ga8075f4fb5887b43eba04eb636853be29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6e40b1dfd085e74bffc345bd359205"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafa6e40b1dfd085e74bffc345bd359205">SCGC7</a></td></tr>
<tr class="separator:gafa6e40b1dfd085e74bffc345bd359205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063b97a92c34c2c0cb7f8746f9f50f3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga063b97a92c34c2c0cb7f8746f9f50f3c">CLKDIV1</a></td></tr>
<tr class="separator:ga063b97a92c34c2c0cb7f8746f9f50f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95a859ed80f2b72b5538bcc1806d924"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab95a859ed80f2b72b5538bcc1806d924">RESERVED_5</a> [4]</td></tr>
<tr class="separator:gab95a859ed80f2b72b5538bcc1806d924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5282422d8bb162cd742775e5f9864f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1b5282422d8bb162cd742775e5f9864f">FCFG1</a></td></tr>
<tr class="separator:ga1b5282422d8bb162cd742775e5f9864f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48581edecb6a9421e0e159dca5bf8c8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48581edecb6a9421e0e159dca5bf8c8c">FCFG2</a></td></tr>
<tr class="separator:ga48581edecb6a9421e0e159dca5bf8c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e4f1fbee587e08a2b02ff956746fb74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4e4f1fbee587e08a2b02ff956746fb74">RESERVED_6</a> [4]</td></tr>
<tr class="separator:ga4e4f1fbee587e08a2b02ff956746fb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6526be9b8cd1160be6ff367641220e96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6526be9b8cd1160be6ff367641220e96">UIDMH</a></td></tr>
<tr class="separator:ga6526be9b8cd1160be6ff367641220e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d04f09d406768348505eb747ade1e23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9d04f09d406768348505eb747ade1e23">UIDML</a></td></tr>
<tr class="separator:ga9d04f09d406768348505eb747ade1e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac796478e9fdd908d4bccc7b754de080"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaac796478e9fdd908d4bccc7b754de080">UIDL</a></td></tr>
<tr class="separator:gaac796478e9fdd908d4bccc7b754de080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2139860497710bc375266dc42d96ee6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2139860497710bc375266dc42d96ee6c">RESERVED_7</a> [156]</td></tr>
<tr class="separator:ga2139860497710bc375266dc42d96ee6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35d8ef46eb486a961d6a3c4d5b3441f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa35d8ef46eb486a961d6a3c4d5b3441f">COPC</a></td></tr>
<tr class="separator:gaa35d8ef46eb486a961d6a3c4d5b3441f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57790bed2fb6759181812845dbca3eb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga57790bed2fb6759181812845dbca3eb8">SRVCOP</a></td></tr>
<tr class="separator:ga57790bed2fb6759181812845dbca3eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80b0e0bb4c1aa3e20de93cee5828603"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab80b0e0bb4c1aa3e20de93cee5828603">PMPROT</a></td></tr>
<tr class="separator:gab80b0e0bb4c1aa3e20de93cee5828603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fa5644eba54c5bf0a4c5c16ad4f6f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga96fa5644eba54c5bf0a4c5c16ad4f6f7">PMCTRL</a></td></tr>
<tr class="separator:ga96fa5644eba54c5bf0a4c5c16ad4f6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758faafc20c20806df9267730ac4bd6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga758faafc20c20806df9267730ac4bd6a">STOPCTRL</a></td></tr>
<tr class="separator:ga758faafc20c20806df9267730ac4bd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38d8d9691e23bb395d7b9030040693a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad38d8d9691e23bb395d7b9030040693a">PMSTAT</a></td></tr>
<tr class="separator:gad38d8d9691e23bb395d7b9030040693a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="separator:gae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90305b1c98db19c193acfe3f454523bd"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga90305b1c98db19c193acfe3f454523bd">CTAR</a> [2]</td></tr>
<tr class="separator:ga90305b1c98db19c193acfe3f454523bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8203e168b85b6c31c5b2bbda76d37e75"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8203e168b85b6c31c5b2bbda76d37e75">CTAR_SLAVE</a> [1]</td></tr>
<tr class="separator:ga8203e168b85b6c31c5b2bbda76d37e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022abd3adb4a47b4d58a99f2280ac0bb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga90305b1c98db19c193acfe3f454523bd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga90305b1c98db19c193acfe3f454523bd">CTAR</a> [2]</td></tr>
<tr class="separator:ga90305b1c98db19c193acfe3f454523bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8203e168b85b6c31c5b2bbda76d37e75"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8203e168b85b6c31c5b2bbda76d37e75">CTAR_SLAVE</a> [1]</td></tr>
<tr class="separator:ga8203e168b85b6c31c5b2bbda76d37e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022abd3adb4a47b4d58a99f2280ac0bb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga022abd3adb4a47b4d58a99f2280ac0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53762b5329df1577d65fb443ec732a11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga53762b5329df1577d65fb443ec732a11">RESERVED_1</a> [24]</td></tr>
<tr class="separator:ga53762b5329df1577d65fb443ec732a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10ae0d821edec8a6cf1bf982a307b91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad10ae0d821edec8a6cf1bf982a307b91">RSER</a></td></tr>
<tr class="separator:gad10ae0d821edec8a6cf1bf982a307b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84d20ccbf12eca9317af4e4511033a8"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad84d20ccbf12eca9317af4e4511033a8">PUSHR</a></td></tr>
<tr class="separator:gad84d20ccbf12eca9317af4e4511033a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8588010724781cfb5aa384b100ca9d7e"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8588010724781cfb5aa384b100ca9d7e">PUSHR_SLAVE</a></td></tr>
<tr class="separator:ga8588010724781cfb5aa384b100ca9d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59736217ea839f866451276cb7339934"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gad84d20ccbf12eca9317af4e4511033a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad84d20ccbf12eca9317af4e4511033a8">PUSHR</a></td></tr>
<tr class="separator:gad84d20ccbf12eca9317af4e4511033a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8588010724781cfb5aa384b100ca9d7e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8588010724781cfb5aa384b100ca9d7e">PUSHR_SLAVE</a></td></tr>
<tr class="separator:ga8588010724781cfb5aa384b100ca9d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59736217ea839f866451276cb7339934"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga59736217ea839f866451276cb7339934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adaf881f37145caba5861609765d994"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7adaf881f37145caba5861609765d994">POPR</a></td></tr>
<tr class="separator:ga7adaf881f37145caba5861609765d994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32896f14fd2897523a91974664932241"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga32896f14fd2897523a91974664932241">TXFR0</a></td></tr>
<tr class="separator:ga32896f14fd2897523a91974664932241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27755ff1a835bbd95f58ecdba1f2795b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27755ff1a835bbd95f58ecdba1f2795b">TXFR1</a></td></tr>
<tr class="separator:ga27755ff1a835bbd95f58ecdba1f2795b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a5555b34b49975fd14f52d0989790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga331a5555b34b49975fd14f52d0989790">TXFR2</a></td></tr>
<tr class="separator:ga331a5555b34b49975fd14f52d0989790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7709e9633e66598f149c96d12e2640"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb7709e9633e66598f149c96d12e2640">TXFR3</a></td></tr>
<tr class="separator:gabb7709e9633e66598f149c96d12e2640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7de7b234e4846024bdeb9198f89edba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad7de7b234e4846024bdeb9198f89edba">RESERVED_2</a> [48]</td></tr>
<tr class="separator:gad7de7b234e4846024bdeb9198f89edba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60db58d1ff9c9bae1ff1460dd6972ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac60db58d1ff9c9bae1ff1460dd6972ab">RXFR0</a></td></tr>
<tr class="separator:gac60db58d1ff9c9bae1ff1460dd6972ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbe91d4e8ea80ec8bcc8c89551429e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafdbe91d4e8ea80ec8bcc8c89551429e1">RXFR1</a></td></tr>
<tr class="separator:gafdbe91d4e8ea80ec8bcc8c89551429e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4caeaac62400fb5d871f11574557a22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac4caeaac62400fb5d871f11574557a22">RXFR2</a></td></tr>
<tr class="separator:gac4caeaac62400fb5d871f11574557a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa997d3f01aca2c5e21a526b29e466f27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa997d3f01aca2c5e21a526b29e466f27">RXFR3</a></td></tr>
<tr class="separator:gaa997d3f01aca2c5e21a526b29e466f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c139861c5c28b6a6e81b2b1c72946a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71c139861c5c28b6a6e81b2b1c72946a">SC</a></td></tr>
<tr class="separator:ga71c139861c5c28b6a6e81b2b1c72946a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6095a27d764d06750fc0d642e08f8b2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6095a27d764d06750fc0d642e08f8b2a">CNT</a></td></tr>
<tr class="separator:ga6095a27d764d06750fc0d642e08f8b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35a6713b1e2aafa0749f986730795cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa35a6713b1e2aafa0749f986730795cb">MOD</a></td></tr>
<tr class="separator:gaa35a6713b1e2aafa0749f986730795cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6b2dbabce20880a5d35da93176e863"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3c6b2dbabce20880a5d35da93176e863">CnSC</a></td></tr>
<tr class="separator:ga3c6b2dbabce20880a5d35da93176e863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc17ee9708ecdd4ddc9cb9e528bdbac"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabbc17ee9708ecdd4ddc9cb9e528bdbac">CnV</a></td></tr>
<tr class="separator:gabbc17ee9708ecdd4ddc9cb9e528bdbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac261669455e06852db0ce0e3f3c9dbaf"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga3c6b2dbabce20880a5d35da93176e863"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3c6b2dbabce20880a5d35da93176e863">CnSC</a></td></tr>
<tr class="separator:ga3c6b2dbabce20880a5d35da93176e863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc17ee9708ecdd4ddc9cb9e528bdbac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabbc17ee9708ecdd4ddc9cb9e528bdbac">CnV</a></td></tr>
<tr class="separator:gabbc17ee9708ecdd4ddc9cb9e528bdbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac261669455e06852db0ce0e3f3c9dbaf"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac261669455e06852db0ce0e3f3c9dbaf">CONTROLS</a> [4]</td></tr>
<tr class="separator:gac261669455e06852db0ce0e3f3c9dbaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae456f971869c40ad0dc2bd7199636300"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae456f971869c40ad0dc2bd7199636300">RESERVED_0</a> [36]</td></tr>
<tr class="separator:gae456f971869c40ad0dc2bd7199636300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f4c41f87ca52c3b6bca0bafa0df6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0b3f4c41f87ca52c3b6bca0bafa0df6b">STATUS</a></td></tr>
<tr class="separator:ga0b3f4c41f87ca52c3b6bca0bafa0df6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751eb9bad252d2a0d98a9d0f0c8ae7d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga751eb9bad252d2a0d98a9d0f0c8ae7d4">RESERVED_1</a> [16]</td></tr>
<tr class="separator:ga751eb9bad252d2a0d98a9d0f0c8ae7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b6fa0ba5b755cebdc2e3457f8a5172"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga26b6fa0ba5b755cebdc2e3457f8a5172">COMBINE</a></td></tr>
<tr class="separator:ga26b6fa0ba5b755cebdc2e3457f8a5172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186e433a83d42ecd6b4e218ea63d9674"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga186e433a83d42ecd6b4e218ea63d9674">RESERVED_2</a> [8]</td></tr>
<tr class="separator:ga186e433a83d42ecd6b4e218ea63d9674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9037a11797290aef4ac48048c07e2e89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9037a11797290aef4ac48048c07e2e89">POL</a></td></tr>
<tr class="separator:ga9037a11797290aef4ac48048c07e2e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4cf360c8569570721315e4ec5efee5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2e4cf360c8569570721315e4ec5efee5">RESERVED_3</a> [4]</td></tr>
<tr class="separator:ga2e4cf360c8569570721315e4ec5efee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db3bd27e96389911d0d4b7f88f56f67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4db3bd27e96389911d0d4b7f88f56f67">FILTER</a></td></tr>
<tr class="separator:ga4db3bd27e96389911d0d4b7f88f56f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea8e8615e2c3fed17a661c8b53db8a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6ea8e8615e2c3fed17a661c8b53db8a9">RESERVED_4</a> [4]</td></tr>
<tr class="separator:ga6ea8e8615e2c3fed17a661c8b53db8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9416ddd62b5d7ccea41cb9bb4cd7b29f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9416ddd62b5d7ccea41cb9bb4cd7b29f">QDCTRL</a></td></tr>
<tr class="separator:ga9416ddd62b5d7ccea41cb9bb4cd7b29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f5a13cd52a3f76b0b20e3e7cb441b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga42f5a13cd52a3f76b0b20e3e7cb441b4">CONF</a></td></tr>
<tr class="separator:ga42f5a13cd52a3f76b0b20e3e7cb441b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeafb480414c6a4a4e4314747e5e3aa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeeafb480414c6a4a4e4314747e5e3aa0">MCTL</a></td></tr>
<tr class="separator:gaeeafb480414c6a4a4e4314747e5e3aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d53fedd3c877bac72fbd6adbadb197"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae0d53fedd3c877bac72fbd6adbadb197">SCMISC</a></td></tr>
<tr class="separator:gae0d53fedd3c877bac72fbd6adbadb197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4411088c179aecefb6b099374abb5949"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4411088c179aecefb6b099374abb5949">PKRRNG</a></td></tr>
<tr class="separator:ga4411088c179aecefb6b099374abb5949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbf9c706f5e7373c3221cd99057c9a2"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafcbf9c706f5e7373c3221cd99057c9a2">PKRMAX</a></td></tr>
<tr class="separator:gafcbf9c706f5e7373c3221cd99057c9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba282eec41bd1d56a664e781ddc92e5"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3ba282eec41bd1d56a664e781ddc92e5">PKRSQ</a></td></tr>
<tr class="separator:ga3ba282eec41bd1d56a664e781ddc92e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5589480ae9f7bb45f6f18e582a19934"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gafcbf9c706f5e7373c3221cd99057c9a2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafcbf9c706f5e7373c3221cd99057c9a2">PKRMAX</a></td></tr>
<tr class="separator:gafcbf9c706f5e7373c3221cd99057c9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba282eec41bd1d56a664e781ddc92e5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3ba282eec41bd1d56a664e781ddc92e5">PKRSQ</a></td></tr>
<tr class="separator:ga3ba282eec41bd1d56a664e781ddc92e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5589480ae9f7bb45f6f18e582a19934"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gac5589480ae9f7bb45f6f18e582a19934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40117c0218afde94483832c6f40eb0ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga40117c0218afde94483832c6f40eb0ab">SDCTL</a></td></tr>
<tr class="separator:ga40117c0218afde94483832c6f40eb0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4186c987991db2055d1d27cf0f60d9"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6e4186c987991db2055d1d27cf0f60d9">SBLIM</a></td></tr>
<tr class="separator:ga6e4186c987991db2055d1d27cf0f60d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a2b4306ea1f45169f48e500268e414"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf4a2b4306ea1f45169f48e500268e414">TOTSAM</a></td></tr>
<tr class="separator:gaf4a2b4306ea1f45169f48e500268e414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8344a0b420be5e1504d61609c327b5fe"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga6e4186c987991db2055d1d27cf0f60d9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6e4186c987991db2055d1d27cf0f60d9">SBLIM</a></td></tr>
<tr class="separator:ga6e4186c987991db2055d1d27cf0f60d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a2b4306ea1f45169f48e500268e414"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf4a2b4306ea1f45169f48e500268e414">TOTSAM</a></td></tr>
<tr class="separator:gaf4a2b4306ea1f45169f48e500268e414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8344a0b420be5e1504d61609c327b5fe"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga8344a0b420be5e1504d61609c327b5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b13ae58847819182ae1c110ab1816c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71b13ae58847819182ae1c110ab1816c">FRQMIN</a></td></tr>
<tr class="separator:ga71b13ae58847819182ae1c110ab1816c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa718581f0b76b6ae46e8946e37965e02"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa718581f0b76b6ae46e8946e37965e02">FRQCNT</a></td></tr>
<tr class="separator:gaa718581f0b76b6ae46e8946e37965e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0505b09e6b0d23bc18710642396169b8"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0505b09e6b0d23bc18710642396169b8">FRQMAX</a></td></tr>
<tr class="separator:ga0505b09e6b0d23bc18710642396169b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eb3ee35e1bd4ddbe24e3693001b4e9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gaa718581f0b76b6ae46e8946e37965e02"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa718581f0b76b6ae46e8946e37965e02">FRQCNT</a></td></tr>
<tr class="separator:gaa718581f0b76b6ae46e8946e37965e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0505b09e6b0d23bc18710642396169b8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0505b09e6b0d23bc18710642396169b8">FRQMAX</a></td></tr>
<tr class="separator:ga0505b09e6b0d23bc18710642396169b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eb3ee35e1bd4ddbe24e3693001b4e9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga80eb3ee35e1bd4ddbe24e3693001b4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078bb09ccd63d90efd7b265ef492bfcf"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga078bb09ccd63d90efd7b265ef492bfcf">SCMC</a></td></tr>
<tr class="separator:ga078bb09ccd63d90efd7b265ef492bfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0799e7eadfb45df21ff4002bd2bff46"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad0799e7eadfb45df21ff4002bd2bff46">SCML</a></td></tr>
<tr class="separator:gad0799e7eadfb45df21ff4002bd2bff46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19f3fee817bfd3ef25ff855ede7a2f9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga078bb09ccd63d90efd7b265ef492bfcf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga078bb09ccd63d90efd7b265ef492bfcf">SCMC</a></td></tr>
<tr class="separator:ga078bb09ccd63d90efd7b265ef492bfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0799e7eadfb45df21ff4002bd2bff46"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad0799e7eadfb45df21ff4002bd2bff46">SCML</a></td></tr>
<tr class="separator:gad0799e7eadfb45df21ff4002bd2bff46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19f3fee817bfd3ef25ff855ede7a2f9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gac19f3fee817bfd3ef25ff855ede7a2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5354dab1e9213ebe9e5fa761d012e459"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5354dab1e9213ebe9e5fa761d012e459">SCR1C</a></td></tr>
<tr class="separator:ga5354dab1e9213ebe9e5fa761d012e459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d57685e5ec8c381296deb62cf2be7d"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga90d57685e5ec8c381296deb62cf2be7d">SCR1L</a></td></tr>
<tr class="separator:ga90d57685e5ec8c381296deb62cf2be7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f8e94c6b004c9df6eb5fc6ad6c7276"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga5354dab1e9213ebe9e5fa761d012e459"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5354dab1e9213ebe9e5fa761d012e459">SCR1C</a></td></tr>
<tr class="separator:ga5354dab1e9213ebe9e5fa761d012e459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d57685e5ec8c381296deb62cf2be7d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga90d57685e5ec8c381296deb62cf2be7d">SCR1L</a></td></tr>
<tr class="separator:ga90d57685e5ec8c381296deb62cf2be7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f8e94c6b004c9df6eb5fc6ad6c7276"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga43f8e94c6b004c9df6eb5fc6ad6c7276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1179ba8e69b62d6b41c02d3f2c35f75"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1179ba8e69b62d6b41c02d3f2c35f75">SCR2C</a></td></tr>
<tr class="separator:gaf1179ba8e69b62d6b41c02d3f2c35f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a2250477e1128160fdae63e98c9dff"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9a2250477e1128160fdae63e98c9dff">SCR2L</a></td></tr>
<tr class="separator:gab9a2250477e1128160fdae63e98c9dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57194af233ee1ebf91e64a0bf2ab6be7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gaf1179ba8e69b62d6b41c02d3f2c35f75"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1179ba8e69b62d6b41c02d3f2c35f75">SCR2C</a></td></tr>
<tr class="separator:gaf1179ba8e69b62d6b41c02d3f2c35f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a2250477e1128160fdae63e98c9dff"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9a2250477e1128160fdae63e98c9dff">SCR2L</a></td></tr>
<tr class="separator:gab9a2250477e1128160fdae63e98c9dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57194af233ee1ebf91e64a0bf2ab6be7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga57194af233ee1ebf91e64a0bf2ab6be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9ddffedafd3f38e503c11d44d35181"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb9ddffedafd3f38e503c11d44d35181">SCR3C</a></td></tr>
<tr class="separator:gabb9ddffedafd3f38e503c11d44d35181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12ce6952f66988843364a95f05358ab"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad12ce6952f66988843364a95f05358ab">SCR3L</a></td></tr>
<tr class="separator:gad12ce6952f66988843364a95f05358ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89a0b471d6f731a4fa709f211832976"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gabb9ddffedafd3f38e503c11d44d35181"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb9ddffedafd3f38e503c11d44d35181">SCR3C</a></td></tr>
<tr class="separator:gabb9ddffedafd3f38e503c11d44d35181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12ce6952f66988843364a95f05358ab"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad12ce6952f66988843364a95f05358ab">SCR3L</a></td></tr>
<tr class="separator:gad12ce6952f66988843364a95f05358ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89a0b471d6f731a4fa709f211832976"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gac89a0b471d6f731a4fa709f211832976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81dc5fa18d7cd2430d91b36087505792"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga81dc5fa18d7cd2430d91b36087505792">SCR4C</a></td></tr>
<tr class="separator:ga81dc5fa18d7cd2430d91b36087505792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1f0198ee820d2d5d28905f194c2e5b"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabe1f0198ee820d2d5d28905f194c2e5b">SCR4L</a></td></tr>
<tr class="separator:gabe1f0198ee820d2d5d28905f194c2e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3455d2ae633a24d02c2033d84e7029e2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga81dc5fa18d7cd2430d91b36087505792"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga81dc5fa18d7cd2430d91b36087505792">SCR4C</a></td></tr>
<tr class="separator:ga81dc5fa18d7cd2430d91b36087505792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1f0198ee820d2d5d28905f194c2e5b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabe1f0198ee820d2d5d28905f194c2e5b">SCR4L</a></td></tr>
<tr class="separator:gabe1f0198ee820d2d5d28905f194c2e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3455d2ae633a24d02c2033d84e7029e2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga3455d2ae633a24d02c2033d84e7029e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3f887db2af77b4983c4b4b24ecf3d5"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f3f887db2af77b4983c4b4b24ecf3d5">SCR5C</a></td></tr>
<tr class="separator:ga3f3f887db2af77b4983c4b4b24ecf3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ce51d9f48c30679a5881eb8b2a8cb6"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48ce51d9f48c30679a5881eb8b2a8cb6">SCR5L</a></td></tr>
<tr class="separator:ga48ce51d9f48c30679a5881eb8b2a8cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3dbd712a1d6c4ecbd7f682bbfad321"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga3f3f887db2af77b4983c4b4b24ecf3d5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f3f887db2af77b4983c4b4b24ecf3d5">SCR5C</a></td></tr>
<tr class="separator:ga3f3f887db2af77b4983c4b4b24ecf3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ce51d9f48c30679a5881eb8b2a8cb6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48ce51d9f48c30679a5881eb8b2a8cb6">SCR5L</a></td></tr>
<tr class="separator:ga48ce51d9f48c30679a5881eb8b2a8cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3dbd712a1d6c4ecbd7f682bbfad321"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gaea3dbd712a1d6c4ecbd7f682bbfad321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16dc341902c31ad93e762f4828078579"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16dc341902c31ad93e762f4828078579">SCR6PC</a></td></tr>
<tr class="separator:ga16dc341902c31ad93e762f4828078579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4243bc74579b2cf474b28bcf2e72a7af"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4243bc74579b2cf474b28bcf2e72a7af">SCR6PL</a></td></tr>
<tr class="separator:ga4243bc74579b2cf474b28bcf2e72a7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059e070aa9a799870be1a865e473f211"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga16dc341902c31ad93e762f4828078579"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16dc341902c31ad93e762f4828078579">SCR6PC</a></td></tr>
<tr class="separator:ga16dc341902c31ad93e762f4828078579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4243bc74579b2cf474b28bcf2e72a7af"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4243bc74579b2cf474b28bcf2e72a7af">SCR6PL</a></td></tr>
<tr class="separator:ga4243bc74579b2cf474b28bcf2e72a7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059e070aa9a799870be1a865e473f211"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga059e070aa9a799870be1a865e473f211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece2c880dc5ba01a2fc9326dc080dc26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaece2c880dc5ba01a2fc9326dc080dc26">STATUS</a></td></tr>
<tr class="separator:gaece2c880dc5ba01a2fc9326dc080dc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fe15b40f03bc93a625627618b7b716"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac9fe15b40f03bc93a625627618b7b716">ENT</a> [16]</td></tr>
<tr class="separator:gac9fe15b40f03bc93a625627618b7b716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022c98e4bf252d62dd2b9241efe7f749"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga022c98e4bf252d62dd2b9241efe7f749">PKRCNT10</a></td></tr>
<tr class="separator:ga022c98e4bf252d62dd2b9241efe7f749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12de5a275a5990d92531c3e74b950ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa12de5a275a5990d92531c3e74b950ff">PKRCNT32</a></td></tr>
<tr class="separator:gaa12de5a275a5990d92531c3e74b950ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44488ced4955f8b5bd7348d84b3c95b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga44488ced4955f8b5bd7348d84b3c95b8">PKRCNT54</a></td></tr>
<tr class="separator:ga44488ced4955f8b5bd7348d84b3c95b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970ab584f5b8d53589603f8948e0151d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga970ab584f5b8d53589603f8948e0151d">PKRCNT76</a></td></tr>
<tr class="separator:ga970ab584f5b8d53589603f8948e0151d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07df917e1fbbbf68719f11d69acd02f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07df917e1fbbbf68719f11d69acd02f5">PKRCNT98</a></td></tr>
<tr class="separator:ga07df917e1fbbbf68719f11d69acd02f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef759450e975d4a6effcc36112fa7ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabef759450e975d4a6effcc36112fa7ad">PKRCNTBA</a></td></tr>
<tr class="separator:gabef759450e975d4a6effcc36112fa7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf7b34047abf911fdb0d672ae5f5fb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cf7b34047abf911fdb0d672ae5f5fb6">PKRCNTDC</a></td></tr>
<tr class="separator:ga1cf7b34047abf911fdb0d672ae5f5fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a96e94a97895fcd96965bc29bb4331"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga86a96e94a97895fcd96965bc29bb4331">PKRCNTFE</a></td></tr>
<tr class="separator:ga86a96e94a97895fcd96965bc29bb4331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4398e5001fa061061fe95e2ceef7a31a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4398e5001fa061061fe95e2ceef7a31a">RESERVED_0</a> [16]</td></tr>
<tr class="separator:ga4398e5001fa061061fe95e2ceef7a31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ceea6da4a940b6d348a8d814397791"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa4ceea6da4a940b6d348a8d814397791">SEC_CFG</a></td></tr>
<tr class="separator:gaa4ceea6da4a940b6d348a8d814397791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca4267f763e792742559f95171a1196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5ca4267f763e792742559f95171a1196">INT_CTRL</a></td></tr>
<tr class="separator:ga5ca4267f763e792742559f95171a1196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaacffb4f67efcb63a0372140c4e50cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafaacffb4f67efcb63a0372140c4e50cb">INT_MASK</a></td></tr>
<tr class="separator:gafaacffb4f67efcb63a0372140c4e50cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a750768c65ec34c269d8a8c7557231"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga37a750768c65ec34c269d8a8c7557231">INT_STATUS</a></td></tr>
<tr class="separator:ga37a750768c65ec34c269d8a8c7557231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a834e9c0be4b8a1f57679868c10f2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad8a834e9c0be4b8a1f57679868c10f2d">RESERVED_1</a> [48]</td></tr>
<tr class="separator:gad8a834e9c0be4b8a1f57679868c10f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a73c676b0b8d108278835003852a1f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a73c676b0b8d108278835003852a1f1">VID1</a></td></tr>
<tr class="separator:ga4a73c676b0b8d108278835003852a1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3212280dafed0928fae4335d1780d0ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3212280dafed0928fae4335d1780d0ce">VID2</a></td></tr>
<tr class="separator:ga3212280dafed0928fae4335d1780d0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e08b339903a91eb8e42ccf85debdac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63e08b339903a91eb8e42ccf85debdac">GENCS</a></td></tr>
<tr class="separator:ga63e08b339903a91eb8e42ccf85debdac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cb6b41986c241ca85af803e9cd6101"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga54cb6b41986c241ca85af803e9cd6101">DATA</a></td></tr>
<tr class="separator:ga54cb6b41986c241ca85af803e9cd6101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb1f64a61b707e41d19cbec23a65bef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeeb1f64a61b707e41d19cbec23a65bef">TSHD</a></td></tr>
<tr class="separator:gaeeb1f64a61b707e41d19cbec23a65bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdaf356ffe42125ef3a82e4439a2e3c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacdaf356ffe42125ef3a82e4439a2e3c9">TRM</a></td></tr>
<tr class="separator:gacdaf356ffe42125ef3a82e4439a2e3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369ca7d5284929a823dab79b7d10d81f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f">SC</a></td></tr>
<tr class="separator:ga369ca7d5284929a823dab79b7d10d81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b02426bfa61c514eb2dcae1425c4a08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3b02426bfa61c514eb2dcae1425c4a08">BB_LDO_1</a></td></tr>
<tr class="separator:ga3b02426bfa61c514eb2dcae1425c4a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c93319a7f968c5724be2983cdd7f128"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c93319a7f968c5724be2983cdd7f128">BB_LDO_2</a></td></tr>
<tr class="separator:ga5c93319a7f968c5724be2983cdd7f128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd82e51749014ad79211138018a44ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4bd82e51749014ad79211138018a44ea">RX_ADC</a></td></tr>
<tr class="separator:ga4bd82e51749014ad79211138018a44ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e0265651bc121a96023b94c69b3c49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga86e0265651bc121a96023b94c69b3c49">RX_BBA</a></td></tr>
<tr class="separator:ga86e0265651bc121a96023b94c69b3c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92c2fa383547bf5f1f30bcc1cd894c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa92c2fa383547bf5f1f30bcc1cd894c9">RX_LNA</a></td></tr>
<tr class="separator:gaa92c2fa383547bf5f1f30bcc1cd894c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd7d3c4a2eef33be0fee961bd6f6a6f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd7d3c4a2eef33be0fee961bd6f6a6f1">RX_TZA</a></td></tr>
<tr class="separator:gacd7d3c4a2eef33be0fee961bd6f6a6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7258a5fe602bc706197504fcd6db165e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7258a5fe602bc706197504fcd6db165e">RX_AUXPLL</a></td></tr>
<tr class="separator:ga7258a5fe602bc706197504fcd6db165e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66430cf793849a50035907a807375789"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga66430cf793849a50035907a807375789">SY_CTRL_1</a></td></tr>
<tr class="separator:ga66430cf793849a50035907a807375789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff18a24df5abc43ec452f276daf57d81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaff18a24df5abc43ec452f276daf57d81">SY_CTRL_2</a></td></tr>
<tr class="separator:gaff18a24df5abc43ec452f276daf57d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417f1248486f958c98ba036c6cf1a534"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga417f1248486f958c98ba036c6cf1a534">TX_DAC_PA</a></td></tr>
<tr class="separator:ga417f1248486f958c98ba036c6cf1a534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97b00acc6d1754f6f3ebfd8c5645ce2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac97b00acc6d1754f6f3ebfd8c5645ce2">BALUN_TX</a></td></tr>
<tr class="separator:gac97b00acc6d1754f6f3ebfd8c5645ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cc704a442cd4752064756e29febeaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga05cc704a442cd4752064756e29febeaa">BALUN_RX</a></td></tr>
<tr class="separator:ga05cc704a442cd4752064756e29febeaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4688b8f7f29be9b9c2bb2154d067dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaf4688b8f7f29be9b9c2bb2154d067dc">DFT_OBSV_1</a></td></tr>
<tr class="separator:gaaf4688b8f7f29be9b9c2bb2154d067dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6caa2194d8b44c4cdff06b8cfcd8b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c6caa2194d8b44c4cdff06b8cfcd8b2">DFT_OBSV_2</a></td></tr>
<tr class="separator:ga9c6caa2194d8b44c4cdff06b8cfcd8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5caa9c41a35899344a2b790aeef7152"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5caa9c41a35899344a2b790aeef7152">XCVR_CTRL</a></td></tr>
<tr class="separator:gab5caa9c41a35899344a2b790aeef7152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ed42ee3178d15f28a0d1f34230579c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga36ed42ee3178d15f28a0d1f34230579c">XCVR_STATUS</a></td></tr>
<tr class="separator:ga36ed42ee3178d15f28a0d1f34230579c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a619bd71f96c3467b244a0acd9f5ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga96a619bd71f96c3467b244a0acd9f5ea">BLE_ARB_CTRL</a></td></tr>
<tr class="separator:ga96a619bd71f96c3467b244a0acd9f5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241bd0da6851849b34feb519915be515"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga241bd0da6851849b34feb519915be515">OVERWRITE_VER</a></td></tr>
<tr class="separator:ga241bd0da6851849b34feb519915be515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149f5d52c5bd6d6d3eca599db80ad5db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga149f5d52c5bd6d6d3eca599db80ad5db">DMA_CTRL</a></td></tr>
<tr class="separator:ga149f5d52c5bd6d6d3eca599db80ad5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d3186bd28d1c5af25908b74bdb1c67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab7d3186bd28d1c5af25908b74bdb1c67">DMA_DATA</a></td></tr>
<tr class="separator:gab7d3186bd28d1c5af25908b74bdb1c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1907fadea402950daedf0f78164d3f63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1907fadea402950daedf0f78164d3f63">DTEST_CTRL</a></td></tr>
<tr class="separator:ga1907fadea402950daedf0f78164d3f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ff2572dde31684dce3685876d84de4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab6ff2572dde31684dce3685876d84de4">PACKET_RAM_CTRL</a></td></tr>
<tr class="separator:gab6ff2572dde31684dce3685876d84de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c3050f2a7b240cf05c7145d8476558"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1c3050f2a7b240cf05c7145d8476558">FAD_CTRL</a></td></tr>
<tr class="separator:gaf1c3050f2a7b240cf05c7145d8476558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d4760c84e36dd4edeeb58eeb321696"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga13d4760c84e36dd4edeeb58eeb321696">LPPS_CTRL</a></td></tr>
<tr class="separator:ga13d4760c84e36dd4edeeb58eeb321696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0e7eea3e1e0322f8c4e8ee30cee8ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafb0e7eea3e1e0322f8c4e8ee30cee8ce">RF_NOT_ALLOWED_CTRL</a></td></tr>
<tr class="separator:gafb0e7eea3e1e0322f8c4e8ee30cee8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9315e98334f920cf80beb9ee9ddbef76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9315e98334f920cf80beb9ee9ddbef76">CRCW_CFG</a></td></tr>
<tr class="separator:ga9315e98334f920cf80beb9ee9ddbef76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66690862145d6060895768703d13fca2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga66690862145d6060895768703d13fca2">CRC_EC_MASK</a></td></tr>
<tr class="separator:ga66690862145d6060895768703d13fca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369ba1df77882d845ed4ec1f5560bcf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga369ba1df77882d845ed4ec1f5560bcf5">CRC_RES_OUT</a></td></tr>
<tr class="separator:ga369ba1df77882d845ed4ec1f5560bcf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ff2d8214a5ed7c92eaf7e0f678035c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga77ff2d8214a5ed7c92eaf7e0f678035c">PHY_PRE_REF0</a></td></tr>
<tr class="separator:ga77ff2d8214a5ed7c92eaf7e0f678035c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362a74ee1e21bade5df2022a0bb91f1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga362a74ee1e21bade5df2022a0bb91f1f">PRE_REF1</a></td></tr>
<tr class="separator:ga362a74ee1e21bade5df2022a0bb91f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3549489d15c9fc933713ddfd6c49dcc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3549489d15c9fc933713ddfd6c49dcc0">PRE_REF2</a></td></tr>
<tr class="separator:ga3549489d15c9fc933713ddfd6c49dcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c429acbda13071dcc526ade1805a10a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c429acbda13071dcc526ade1805a10a">RESERVED_0</a> [20]</td></tr>
<tr class="separator:ga5c429acbda13071dcc526ade1805a10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecccecd01b0d465123a2dc166db4141"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabecccecd01b0d465123a2dc166db4141">CFG1</a></td></tr>
<tr class="separator:gabecccecd01b0d465123a2dc166db4141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722c7bd03a5d7b185bf43bdb5f846d43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a></td></tr>
<tr class="separator:ga722c7bd03a5d7b185bf43bdb5f846d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac06d88aa5b4df903419761daf9d9253"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaac06d88aa5b4df903419761daf9d9253">EL_CFG</a></td></tr>
<tr class="separator:gaac06d88aa5b4df903419761daf9d9253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c4e97c96834aa4b5c30afdcde6d67c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad4c4e97c96834aa4b5c30afdcde6d67c">NTW_ADR_BSM</a></td></tr>
<tr class="separator:gad4c4e97c96834aa4b5c30afdcde6d67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece2c880dc5ba01a2fc9326dc080dc26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaece2c880dc5ba01a2fc9326dc080dc26">STATUS</a></td></tr>
<tr class="separator:gaece2c880dc5ba01a2fc9326dc080dc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa185e5aea4d03c9a37b96cf6176d487e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa185e5aea4d03c9a37b96cf6176d487e">PACKET_RAM_0</a> [544]</td></tr>
<tr class="separator:gaa185e5aea4d03c9a37b96cf6176d487e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58bbf33daa3948b820e58067e909caa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad58bbf33daa3948b820e58067e909caa">PACKET_RAM_1</a> [544]</td></tr>
<tr class="separator:gad58bbf33daa3948b820e58067e909caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40dbfa282a91f2c6564ec9995a6f770"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa40dbfa282a91f2c6564ec9995a6f770">HPM_BUMP</a></td></tr>
<tr class="separator:gaa40dbfa282a91f2c6564ec9995a6f770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ce5c67698cebbf1ebea4a4b8c57ffa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga21ce5c67698cebbf1ebea4a4b8c57ffa">MOD_CTRL</a></td></tr>
<tr class="separator:ga21ce5c67698cebbf1ebea4a4b8c57ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b46793489d2e82bded6390c650486d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59b46793489d2e82bded6390c650486d">CHAN_MAP</a></td></tr>
<tr class="separator:ga59b46793489d2e82bded6390c650486d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3353af0bd078966527a8372576be6617"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3353af0bd078966527a8372576be6617">LOCK_DETECT</a></td></tr>
<tr class="separator:ga3353af0bd078966527a8372576be6617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9122b2d47a9af8633731129873637f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2b9122b2d47a9af8633731129873637f">HPM_CTRL</a></td></tr>
<tr class="separator:ga2b9122b2d47a9af8633731129873637f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b06822fecdf2e3fecc1c5213dd9633"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae2b06822fecdf2e3fecc1c5213dd9633">HPMCAL_CTRL</a></td></tr>
<tr class="separator:gae2b06822fecdf2e3fecc1c5213dd9633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c74ef5158fedcba22e72b1112414eae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3c74ef5158fedcba22e72b1112414eae">HPM_CAL1</a></td></tr>
<tr class="separator:ga3c74ef5158fedcba22e72b1112414eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974ceb87312eb588ade54031bbe27976"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga974ceb87312eb588ade54031bbe27976">HPM_CAL2</a></td></tr>
<tr class="separator:ga974ceb87312eb588ade54031bbe27976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad163bd953423801899cb4f50ae8e5b66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad163bd953423801899cb4f50ae8e5b66">HPM_SDM_RES</a></td></tr>
<tr class="separator:gad163bd953423801899cb4f50ae8e5b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f2986618ca78f8a36d88071f2a7337"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga78f2986618ca78f8a36d88071f2a7337">LPM_CTRL</a></td></tr>
<tr class="separator:ga78f2986618ca78f8a36d88071f2a7337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60734d14002d6e8a26ff37a094cb108a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga60734d14002d6e8a26ff37a094cb108a">LPM_SDM_CTRL1</a></td></tr>
<tr class="separator:ga60734d14002d6e8a26ff37a094cb108a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee43a31c496d47d2107529dea8097174"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaee43a31c496d47d2107529dea8097174">LPM_SDM_CTRL2</a></td></tr>
<tr class="separator:gaee43a31c496d47d2107529dea8097174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c3cb484b228fe2fa56b9ce5c1996bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab8c3cb484b228fe2fa56b9ce5c1996bc">LPM_SDM_CTRL3</a></td></tr>
<tr class="separator:gab8c3cb484b228fe2fa56b9ce5c1996bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70af7f0d2321273919a0301f49548c15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga70af7f0d2321273919a0301f49548c15">LPM_SDM_RES1</a></td></tr>
<tr class="separator:ga70af7f0d2321273919a0301f49548c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd626c86a0dc9e6358b1d5a9b69cc5f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadd626c86a0dc9e6358b1d5a9b69cc5f8">LPM_SDM_RES2</a></td></tr>
<tr class="separator:gadd626c86a0dc9e6358b1d5a9b69cc5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2903bacab8fcf44f874fdf81efad8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaac2903bacab8fcf44f874fdf81efad8c">DELAY_MATCH</a></td></tr>
<tr class="separator:gaac2903bacab8fcf44f874fdf81efad8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ca401f6b831aebf9dabab2c97c7bb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad7ca401f6b831aebf9dabab2c97c7bb1">CTUNE_CTRL</a></td></tr>
<tr class="separator:gad7ca401f6b831aebf9dabab2c97c7bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35dff80103c89fcb6fd2e85297786dbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga35dff80103c89fcb6fd2e85297786dbd">CTUNE_CNT6</a></td></tr>
<tr class="separator:ga35dff80103c89fcb6fd2e85297786dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7fbf50d9de43caeb7d796a252dd5b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f7fbf50d9de43caeb7d796a252dd5b1">CTUNE_CNT5_4</a></td></tr>
<tr class="separator:ga3f7fbf50d9de43caeb7d796a252dd5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0e0f96f26f5ffc7a7906035fe7bd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga89f0e0f96f26f5ffc7a7906035fe7bd5">CTUNE_CNT3_2</a></td></tr>
<tr class="separator:ga89f0e0f96f26f5ffc7a7906035fe7bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f43672875b057d62bc254f0c9f8edab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f43672875b057d62bc254f0c9f8edab">CTUNE_CNT1_0</a></td></tr>
<tr class="separator:ga6f43672875b057d62bc254f0c9f8edab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4139cc9257211b9af4f5d93b0ed1b21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab4139cc9257211b9af4f5d93b0ed1b21">CTUNE_RES</a></td></tr>
<tr class="separator:gab4139cc9257211b9af4f5d93b0ed1b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5713fa3e7b4122ff1044cf65eaaada14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5713fa3e7b4122ff1044cf65eaaada14">RX_DIG_CTRL</a></td></tr>
<tr class="separator:ga5713fa3e7b4122ff1044cf65eaaada14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37937349dfc11724ac88793ac806583e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga37937349dfc11724ac88793ac806583e">AGC_CTRL_0</a></td></tr>
<tr class="separator:ga37937349dfc11724ac88793ac806583e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8482ac8cc4434b966119289b7f6d46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c8482ac8cc4434b966119289b7f6d46">AGC_CTRL_1</a></td></tr>
<tr class="separator:ga5c8482ac8cc4434b966119289b7f6d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab584e916fc24f71277dcaba4b35dbadb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab584e916fc24f71277dcaba4b35dbadb">AGC_CTRL_2</a></td></tr>
<tr class="separator:gab584e916fc24f71277dcaba4b35dbadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf334e262746cc7d883ad625d986ec28f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf334e262746cc7d883ad625d986ec28f">AGC_CTRL_3</a></td></tr>
<tr class="separator:gaf334e262746cc7d883ad625d986ec28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cefb9eac54a96c84312a8b9ed3d216f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cefb9eac54a96c84312a8b9ed3d216f">AGC_STAT</a></td></tr>
<tr class="separator:ga4cefb9eac54a96c84312a8b9ed3d216f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b500a9dd1b85aa33f0b453faa0d832"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga03b500a9dd1b85aa33f0b453faa0d832">RSSI_CTRL_0</a></td></tr>
<tr class="separator:ga03b500a9dd1b85aa33f0b453faa0d832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542d0d5112be4346a3a5145e7b365dca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga542d0d5112be4346a3a5145e7b365dca">RSSI_CTRL_1</a></td></tr>
<tr class="separator:ga542d0d5112be4346a3a5145e7b365dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ad91e4db1da96a576f06be75f3d3d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga35ad91e4db1da96a576f06be75f3d3d3">RSSI_DFT</a></td></tr>
<tr class="separator:ga35ad91e4db1da96a576f06be75f3d3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a59e2706e8c6717aa0baa159548324e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1a59e2706e8c6717aa0baa159548324e">DCOC_CTRL_0</a></td></tr>
<tr class="separator:ga1a59e2706e8c6717aa0baa159548324e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae854da6335646d50cb4473c71f167421"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae854da6335646d50cb4473c71f167421">DCOC_CTRL_1</a></td></tr>
<tr class="separator:gae854da6335646d50cb4473c71f167421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca939a066697015ca588c5da94dad9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5ca939a066697015ca588c5da94dad9d">DCOC_DAC_INIT</a></td></tr>
<tr class="separator:ga5ca939a066697015ca588c5da94dad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80263ebb213df63fa111d5b8a711dbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad80263ebb213df63fa111d5b8a711dbd">DCOC_DIG_MAN</a></td></tr>
<tr class="separator:gad80263ebb213df63fa111d5b8a711dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6cce946c1e1f56e0f094b3b46a2961"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7f6cce946c1e1f56e0f094b3b46a2961">DCOC_CAL_GAIN</a></td></tr>
<tr class="separator:ga7f6cce946c1e1f56e0f094b3b46a2961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785d8520af0ae035c2e76c881112e9ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga785d8520af0ae035c2e76c881112e9ac">DCOC_STAT</a></td></tr>
<tr class="separator:ga785d8520af0ae035c2e76c881112e9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632fa880d2d1dec5b8a52d90760e13f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga632fa880d2d1dec5b8a52d90760e13f2">DCOC_DC_EST</a></td></tr>
<tr class="separator:ga632fa880d2d1dec5b8a52d90760e13f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb017081073fd6b98471c7cacee6e36d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafb017081073fd6b98471c7cacee6e36d">DCOC_CAL_RCP</a></td></tr>
<tr class="separator:gafb017081073fd6b98471c7cacee6e36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2f21bf55384fb04899cb213bbee24e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaa2f21bf55384fb04899cb213bbee24e">IQMC_CTRL</a></td></tr>
<tr class="separator:gaaa2f21bf55384fb04899cb213bbee24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce5e547610ae5a721c2439d5dee1e5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ce5e547610ae5a721c2439d5dee1e5b">IQMC_CAL</a></td></tr>
<tr class="separator:ga9ce5e547610ae5a721c2439d5dee1e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea715b1990581a8abb20880e1114273"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaea715b1990581a8abb20880e1114273">LNA_GAIN_VAL_3_0</a></td></tr>
<tr class="separator:gaaea715b1990581a8abb20880e1114273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19ccf658af276a85d0570251c968925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf19ccf658af276a85d0570251c968925">LNA_GAIN_VAL_7_4</a></td></tr>
<tr class="separator:gaf19ccf658af276a85d0570251c968925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97de3df622866927a564b0c9b04f447"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab97de3df622866927a564b0c9b04f447">LNA_GAIN_VAL_8</a></td></tr>
<tr class="separator:gab97de3df622866927a564b0c9b04f447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28e61cc57013a358e406a1d10d27674"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae28e61cc57013a358e406a1d10d27674">BBA_RES_TUNE_VAL_7_0</a></td></tr>
<tr class="separator:gae28e61cc57013a358e406a1d10d27674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad563ffaaf699e3ebfcfd022f967e10ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad563ffaaf699e3ebfcfd022f967e10ca">BBA_RES_TUNE_VAL_10_8</a></td></tr>
<tr class="separator:gad563ffaaf699e3ebfcfd022f967e10ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2820b03adb803586616156215cf410f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2820b03adb803586616156215cf410f6">LNA_GAIN_LIN_VAL_2_0</a></td></tr>
<tr class="separator:ga2820b03adb803586616156215cf410f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95093d4614dc3a6c32305f262f3f3aaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga95093d4614dc3a6c32305f262f3f3aaa">LNA_GAIN_LIN_VAL_5_3</a></td></tr>
<tr class="separator:ga95093d4614dc3a6c32305f262f3f3aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989900df8950364a4ab885685ddee947"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga989900df8950364a4ab885685ddee947">LNA_GAIN_LIN_VAL_8_6</a></td></tr>
<tr class="separator:ga989900df8950364a4ab885685ddee947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff7577c6ebde38d940ff6c797617942"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabff7577c6ebde38d940ff6c797617942">LNA_GAIN_LIN_VAL_9</a></td></tr>
<tr class="separator:gabff7577c6ebde38d940ff6c797617942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145587077e83e8adb00e9c66e81cc771"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga145587077e83e8adb00e9c66e81cc771">BBA_RES_TUNE_LIN_VAL_3_0</a></td></tr>
<tr class="separator:ga145587077e83e8adb00e9c66e81cc771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73f18d71c748538c0fdcf6a9a5682ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab73f18d71c748538c0fdcf6a9a5682ef">BBA_RES_TUNE_LIN_VAL_7_4</a></td></tr>
<tr class="separator:gab73f18d71c748538c0fdcf6a9a5682ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e31e4f003fc35f7a5a3314542377853"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6e31e4f003fc35f7a5a3314542377853">BBA_RES_TUNE_LIN_VAL_10_8</a></td></tr>
<tr class="separator:ga6e31e4f003fc35f7a5a3314542377853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d68db1f3966628f7a16b2238864b39c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5d68db1f3966628f7a16b2238864b39c">AGC_GAIN_TBL_03_00</a></td></tr>
<tr class="separator:ga5d68db1f3966628f7a16b2238864b39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d786fe85811c7d5c0b96a6f799f9247"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0d786fe85811c7d5c0b96a6f799f9247">AGC_GAIN_TBL_07_04</a></td></tr>
<tr class="separator:ga0d786fe85811c7d5c0b96a6f799f9247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f7f07f93219f0ff37acb93e9e7e501"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4f7f07f93219f0ff37acb93e9e7e501">AGC_GAIN_TBL_11_08</a></td></tr>
<tr class="separator:gae4f7f07f93219f0ff37acb93e9e7e501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a2ddec8d810583d8415108f3f68ec9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63a2ddec8d810583d8415108f3f68ec9">AGC_GAIN_TBL_15_12</a></td></tr>
<tr class="separator:ga63a2ddec8d810583d8415108f3f68ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260c16f0ee5ea055bc9c0b29e845288f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga260c16f0ee5ea055bc9c0b29e845288f">AGC_GAIN_TBL_19_16</a></td></tr>
<tr class="separator:ga260c16f0ee5ea055bc9c0b29e845288f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf693c8d54b9cd9643419f0f688409e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafdf693c8d54b9cd9643419f0f688409e">AGC_GAIN_TBL_23_20</a></td></tr>
<tr class="separator:gafdf693c8d54b9cd9643419f0f688409e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e2ca5037bbf969dfbf874196bdb98a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga23e2ca5037bbf969dfbf874196bdb98a">AGC_GAIN_TBL_26_24</a></td></tr>
<tr class="separator:ga23e2ca5037bbf969dfbf874196bdb98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:ga422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32f649f98d49ae97e97e84e20ff1720"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab32f649f98d49ae97e97e84e20ff1720">DCOC_OFFSET</a> [27]</td></tr>
<tr class="separator:gab32f649f98d49ae97e97e84e20ff1720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9351985bc2909b346b1e431f69c674d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9351985bc2909b346b1e431f69c674d">DCOC_BBA_STEP</a></td></tr>
<tr class="separator:gae9351985bc2909b346b1e431f69c674d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f8d8344be04fabd9b70f41dd5870db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga13f8d8344be04fabd9b70f41dd5870db">DCOC_TZA_STEP_0</a></td></tr>
<tr class="separator:ga13f8d8344be04fabd9b70f41dd5870db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6275d40c7fa2e978cc73fbe118fc6e16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6275d40c7fa2e978cc73fbe118fc6e16">DCOC_TZA_STEP_1</a></td></tr>
<tr class="separator:ga6275d40c7fa2e978cc73fbe118fc6e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa118157263bbb7c2eebf37993c0f724a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa118157263bbb7c2eebf37993c0f724a">DCOC_TZA_STEP_2</a></td></tr>
<tr class="separator:gaa118157263bbb7c2eebf37993c0f724a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8993cab8accca3a3fe4ed2d12015ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7e8993cab8accca3a3fe4ed2d12015ad">DCOC_TZA_STEP_3</a></td></tr>
<tr class="separator:ga7e8993cab8accca3a3fe4ed2d12015ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3dd76d7f56ff81b1a2502286c9c1dd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa3dd76d7f56ff81b1a2502286c9c1dd0">DCOC_TZA_STEP_4</a></td></tr>
<tr class="separator:gaa3dd76d7f56ff81b1a2502286c9c1dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd1fa266e3c92058d9c87da56802865"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaefd1fa266e3c92058d9c87da56802865">DCOC_TZA_STEP_5</a></td></tr>
<tr class="separator:gaefd1fa266e3c92058d9c87da56802865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d2e74f7fc2ee275f84885c8ab236de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59d2e74f7fc2ee275f84885c8ab236de">DCOC_TZA_STEP_6</a></td></tr>
<tr class="separator:ga59d2e74f7fc2ee275f84885c8ab236de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c56b576343f5d3e8565166e405eec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga82c56b576343f5d3e8565166e405eec5">DCOC_TZA_STEP_7</a></td></tr>
<tr class="separator:ga82c56b576343f5d3e8565166e405eec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711f5d817ba928dcf4f8a85d29f3f77b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga711f5d817ba928dcf4f8a85d29f3f77b">DCOC_TZA_STEP_8</a></td></tr>
<tr class="separator:ga711f5d817ba928dcf4f8a85d29f3f77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5ff40b9717c07c0e786436ea319758"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4e5ff40b9717c07c0e786436ea319758">DCOC_TZA_STEP_9</a></td></tr>
<tr class="separator:ga4e5ff40b9717c07c0e786436ea319758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fed285ceff7ba84b0daab4f551ed11e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5fed285ceff7ba84b0daab4f551ed11e">DCOC_TZA_STEP_10</a></td></tr>
<tr class="separator:ga5fed285ceff7ba84b0daab4f551ed11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbed8475622aa082c86d2dd7dfdffcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaffbed8475622aa082c86d2dd7dfdffcc">RESERVED_2</a> [44]</td></tr>
<tr class="separator:gaffbed8475622aa082c86d2dd7dfdffcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4f863746549754614bf2610584856c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad4f863746549754614bf2610584856c">DCOC_CAL_ALPHA</a></td></tr>
<tr class="separator:gaad4f863746549754614bf2610584856c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e894a692d2020d708ad16b06f779d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga50e894a692d2020d708ad16b06f779d7">DCOC_CAL_BETA_Q</a></td></tr>
<tr class="separator:ga50e894a692d2020d708ad16b06f779d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919f6bc9cac8f7d85e1fdb1c6e86bb13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga919f6bc9cac8f7d85e1fdb1c6e86bb13">DCOC_CAL_BETA_I</a></td></tr>
<tr class="separator:ga919f6bc9cac8f7d85e1fdb1c6e86bb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3467a2a02abd1d1d2c9dac24c8524d2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3467a2a02abd1d1d2c9dac24c8524d2a">DCOC_CAL_GAMMA</a></td></tr>
<tr class="separator:ga3467a2a02abd1d1d2c9dac24c8524d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440f86bf9d447297a4fe5da8597f962e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga440f86bf9d447297a4fe5da8597f962e">DCOC_CAL_IIR</a></td></tr>
<tr class="separator:ga440f86bf9d447297a4fe5da8597f962e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4cf360c8569570721315e4ec5efee5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2e4cf360c8569570721315e4ec5efee5">RESERVED_3</a> [4]</td></tr>
<tr class="separator:ga2e4cf360c8569570721315e4ec5efee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb595a183f364425d9a69c94f4426bdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacb595a183f364425d9a69c94f4426bdd">DCOC_CAL</a> [3]</td></tr>
<tr class="separator:gacb595a183f364425d9a69c94f4426bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea8e8615e2c3fed17a661c8b53db8a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6ea8e8615e2c3fed17a661c8b53db8a9">RESERVED_4</a> [4]</td></tr>
<tr class="separator:ga6ea8e8615e2c3fed17a661c8b53db8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2207e8a2cb8aee67543cc965780a990d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2207e8a2cb8aee67543cc965780a990d">CCA_ED_LQI_CTRL_0</a></td></tr>
<tr class="separator:ga2207e8a2cb8aee67543cc965780a990d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdce2e779a82dbb149f10826611bf474"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacdce2e779a82dbb149f10826611bf474">CCA_ED_LQI_CTRL_1</a></td></tr>
<tr class="separator:gacdce2e779a82dbb149f10826611bf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b68c9ccd7ae7ddb735a781ee627f223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4b68c9ccd7ae7ddb735a781ee627f223">CCA_ED_LQI_STAT_0</a></td></tr>
<tr class="separator:ga4b68c9ccd7ae7ddb735a781ee627f223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95a859ed80f2b72b5538bcc1806d924"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab95a859ed80f2b72b5538bcc1806d924">RESERVED_5</a> [4]</td></tr>
<tr class="separator:gab95a859ed80f2b72b5538bcc1806d924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f52b641136ee1dc7cec5771071c0a28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0f52b641136ee1dc7cec5771071c0a28">RX_CHF_COEF_0</a></td></tr>
<tr class="separator:ga0f52b641136ee1dc7cec5771071c0a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc4ab3b809213744f8369b9cfe330ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaffc4ab3b809213744f8369b9cfe330ed">RX_CHF_COEF_1</a></td></tr>
<tr class="separator:gaffc4ab3b809213744f8369b9cfe330ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df47f94dec70cde653646c580d26cb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8df47f94dec70cde653646c580d26cb0">RX_CHF_COEF_2</a></td></tr>
<tr class="separator:ga8df47f94dec70cde653646c580d26cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285cfa8eeffbd0a9e9fd974b77a6fee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga285cfa8eeffbd0a9e9fd974b77a6fee6">RX_CHF_COEF_3</a></td></tr>
<tr class="separator:ga285cfa8eeffbd0a9e9fd974b77a6fee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e3c74ef3610c97af370c8821e17ac4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71e3c74ef3610c97af370c8821e17ac4">RX_CHF_COEF_4</a></td></tr>
<tr class="separator:ga71e3c74ef3610c97af370c8821e17ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3cb39893eb333c0a141b4a0d0c6f720"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf3cb39893eb333c0a141b4a0d0c6f720">RX_CHF_COEF_5</a></td></tr>
<tr class="separator:gaf3cb39893eb333c0a141b4a0d0c6f720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac070940a839fc92e8e4a8c65a6566cdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac070940a839fc92e8e4a8c65a6566cdb">RX_CHF_COEF_6</a></td></tr>
<tr class="separator:gac070940a839fc92e8e4a8c65a6566cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddf01471c80eed1dee969688662cdde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8ddf01471c80eed1dee969688662cdde">RX_CHF_COEF_7</a></td></tr>
<tr class="separator:ga8ddf01471c80eed1dee969688662cdde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e455bc96e2ff225de3d0f1bf551cb23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1e455bc96e2ff225de3d0f1bf551cb23">RX_CHF_COEF_8</a></td></tr>
<tr class="separator:ga1e455bc96e2ff225de3d0f1bf551cb23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d6b7ad22098a1ccc0ab5ef6cbd9b1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa6d6b7ad22098a1ccc0ab5ef6cbd9b1d">RX_CHF_COEF_9</a></td></tr>
<tr class="separator:gaa6d6b7ad22098a1ccc0ab5ef6cbd9b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ccaffaccad65261b389f1249930744"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf8ccaffaccad65261b389f1249930744">RX_CHF_COEF_10</a></td></tr>
<tr class="separator:gaf8ccaffaccad65261b389f1249930744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96adb55ff812d1435605705c1d17d86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac96adb55ff812d1435605705c1d17d86">RX_CHF_COEF_11</a></td></tr>
<tr class="separator:gac96adb55ff812d1435605705c1d17d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab11611391574fdfaaed26b02292575e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaab11611391574fdfaaed26b02292575e">AGC_MAN_AGC_IDX</a></td></tr>
<tr class="separator:gaab11611391574fdfaaed26b02292575e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9bc1706f67a1a4f62e3cca7c1533d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d9bc1706f67a1a4f62e3cca7c1533d8">DC_RESID_CTRL</a></td></tr>
<tr class="separator:ga6d9bc1706f67a1a4f62e3cca7c1533d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abb4ab598fbc6f3863cc476bfd1c489"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4abb4ab598fbc6f3863cc476bfd1c489">DC_RESID_EST</a></td></tr>
<tr class="separator:ga4abb4ab598fbc6f3863cc476bfd1c489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9b05b9a564cf803cbf56a04f19c15d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d9b05b9a564cf803cbf56a04f19c15d">RX_RCCAL_CTRL0</a></td></tr>
<tr class="separator:ga6d9b05b9a564cf803cbf56a04f19c15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab88bc2c9982497aa16b34c66fb4b6fac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab88bc2c9982497aa16b34c66fb4b6fac">RX_RCCAL_CTRL1</a></td></tr>
<tr class="separator:gab88bc2c9982497aa16b34c66fb4b6fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e1fef0923d549fb97583bd5c4f1ba5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga54e1fef0923d549fb97583bd5c4f1ba5">RX_RCCAL_STAT</a></td></tr>
<tr class="separator:ga54e1fef0923d549fb97583bd5c4f1ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38982a25559e6d8f28481d13fe5dd5d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38982a25559e6d8f28481d13fe5dd5d6">AUXPLL_FCAL_CTRL</a></td></tr>
<tr class="separator:ga38982a25559e6d8f28481d13fe5dd5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91477a36f8fc0472d7453160223cd3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac91477a36f8fc0472d7453160223cd3f">AUXPLL_FCAL_CNT6</a></td></tr>
<tr class="separator:gac91477a36f8fc0472d7453160223cd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c4f3a161bc3719ef9435978711ebfff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4c4f3a161bc3719ef9435978711ebfff">AUXPLL_FCAL_CNT5_4</a></td></tr>
<tr class="separator:ga4c4f3a161bc3719ef9435978711ebfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb0f5267c7ec315d4923610042111a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cb0f5267c7ec315d4923610042111a6">AUXPLL_FCAL_CNT3_2</a></td></tr>
<tr class="separator:ga4cb0f5267c7ec315d4923610042111a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab629688c2c5ab4c9e8ba790907d5e1c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab629688c2c5ab4c9e8ba790907d5e1c7">AUXPLL_FCAL_CNT1_0</a></td></tr>
<tr class="separator:gab629688c2c5ab4c9e8ba790907d5e1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a74e9a5fe5d6ed0c7f8e29d64f5631"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa0a74e9a5fe5d6ed0c7f8e29d64f5631">RXDIG_DFT</a></td></tr>
<tr class="separator:gaa0a74e9a5fe5d6ed0c7f8e29d64f5631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fc8d35f045f329b80c544bef35ff64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">CTRL</a></td></tr>
<tr class="separator:ga15fc8d35f045f329b80c544bef35ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga605ea7ecd55a2011e5457c14bb9fd474"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga605ea7ecd55a2011e5457c14bb9fd474">END_OF_SEQ</a></td></tr>
<tr class="separator:ga605ea7ecd55a2011e5457c14bb9fd474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537fb2288af29f67531ef85fededdc1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga537fb2288af29f67531ef85fededdc1d">OVRD0</a></td></tr>
<tr class="separator:ga537fb2288af29f67531ef85fededdc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44de6724c10c7d6f1ceb9a1c3ec2e71c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga44de6724c10c7d6f1ceb9a1c3ec2e71c">OVRD1</a></td></tr>
<tr class="separator:ga44de6724c10c7d6f1ceb9a1c3ec2e71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2bb10f9d3a902b91d8455acae40fa23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2bb10f9d3a902b91d8455acae40fa23">OVRD2</a></td></tr>
<tr class="separator:gac2bb10f9d3a902b91d8455acae40fa23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa08b4b51832b81745914363847a9cc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaa08b4b51832b81745914363847a9cc0">OVRD3</a></td></tr>
<tr class="separator:gaaa08b4b51832b81745914363847a9cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2dd009746a467c2998066b7ce652bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0f2dd009746a467c2998066b7ce652bc">PA_POWER</a></td></tr>
<tr class="separator:ga0f2dd009746a467c2998066b7ce652bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae51007dfe944a024920d2235734065"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ae51007dfe944a024920d2235734065">PA_RAMP_TBL0</a></td></tr>
<tr class="separator:ga7ae51007dfe944a024920d2235734065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053a05f81d8d7af9c37d15a5c369c82c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga053a05f81d8d7af9c37d15a5c369c82c">PA_RAMP_TBL1</a></td></tr>
<tr class="separator:ga053a05f81d8d7af9c37d15a5c369c82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6ec01bb43e824a7c2b289a7ffb6630"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5d6ec01bb43e824a7c2b289a7ffb6630">RECYCLE_COUNT</a></td></tr>
<tr class="separator:ga5d6ec01bb43e824a7c2b289a7ffb6630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78850c37933e8a299403656b696bb54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae78850c37933e8a299403656b696bb54">FAST_CTRL1</a></td></tr>
<tr class="separator:gae78850c37933e8a299403656b696bb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108d8578b256609d13986583fcf6edd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga108d8578b256609d13986583fcf6edd7">FAST_CTRL2</a></td></tr>
<tr class="separator:ga108d8578b256609d13986583fcf6edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86c8cf6e239d47abd59a9f446c8af68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf86c8cf6e239d47abd59a9f446c8af68">TIMING00</a></td></tr>
<tr class="separator:gaf86c8cf6e239d47abd59a9f446c8af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6283ec3e83990f9f1645e42a7bda45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1b6283ec3e83990f9f1645e42a7bda45">TIMING01</a></td></tr>
<tr class="separator:ga1b6283ec3e83990f9f1645e42a7bda45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ab72ba50beb4b9f52f44e0854c9de8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga76ab72ba50beb4b9f52f44e0854c9de8">TIMING02</a></td></tr>
<tr class="separator:ga76ab72ba50beb4b9f52f44e0854c9de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ed4856c576e935aad1353970e6036f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga00ed4856c576e935aad1353970e6036f">TIMING03</a></td></tr>
<tr class="separator:ga00ed4856c576e935aad1353970e6036f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0da65fb1366d66d781584768f58eeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a0da65fb1366d66d781584768f58eeb">TIMING04</a></td></tr>
<tr class="separator:ga6a0da65fb1366d66d781584768f58eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26266af3b5b60dbcf4ce4eeba865ccc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga26266af3b5b60dbcf4ce4eeba865ccc6">TIMING05</a></td></tr>
<tr class="separator:ga26266af3b5b60dbcf4ce4eeba865ccc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb01687cfe9d541d001c1b5a976b5fc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb01687cfe9d541d001c1b5a976b5fc8">TIMING06</a></td></tr>
<tr class="separator:gabb01687cfe9d541d001c1b5a976b5fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056a20cf2a405ce0ba826a607479c7e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga056a20cf2a405ce0ba826a607479c7e2">TIMING07</a></td></tr>
<tr class="separator:ga056a20cf2a405ce0ba826a607479c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72b171f2313aedf39cd61f805f7b003"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad72b171f2313aedf39cd61f805f7b003">TIMING08</a></td></tr>
<tr class="separator:gad72b171f2313aedf39cd61f805f7b003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cb66330be671edfcc323fdb04bf1c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa9cb66330be671edfcc323fdb04bf1c6">TIMING09</a></td></tr>
<tr class="separator:gaa9cb66330be671edfcc323fdb04bf1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad334236a35114f55a8d146283022ffd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad334236a35114f55a8d146283022ffd">TIMING10</a></td></tr>
<tr class="separator:gaad334236a35114f55a8d146283022ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac219c4a11091569a84bbe4f7b6121738"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac219c4a11091569a84bbe4f7b6121738">TIMING11</a></td></tr>
<tr class="separator:gac219c4a11091569a84bbe4f7b6121738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9abc227f56577844c4f195958adf2263"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9abc227f56577844c4f195958adf2263">TIMING12</a></td></tr>
<tr class="separator:ga9abc227f56577844c4f195958adf2263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a980bd5a3296c036eef55bb3fe43b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga61a980bd5a3296c036eef55bb3fe43b0">TIMING13</a></td></tr>
<tr class="separator:ga61a980bd5a3296c036eef55bb3fe43b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2878f9bc537ae1f333168869904ca58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab2878f9bc537ae1f333168869904ca58">TIMING14</a></td></tr>
<tr class="separator:gab2878f9bc537ae1f333168869904ca58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02fc032409eff0a4f91d74db36a18003"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga02fc032409eff0a4f91d74db36a18003">TIMING15</a></td></tr>
<tr class="separator:ga02fc032409eff0a4f91d74db36a18003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d16fb9acf86170e6b2d2410024ecc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga33d16fb9acf86170e6b2d2410024ecc5">TIMING16</a></td></tr>
<tr class="separator:ga33d16fb9acf86170e6b2d2410024ecc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4e1a9c10baebe4753604090f748291"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gade4e1a9c10baebe4753604090f748291">TIMING17</a></td></tr>
<tr class="separator:gade4e1a9c10baebe4753604090f748291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c29b7e4585068824fe9dcfcca60359c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c29b7e4585068824fe9dcfcca60359c">TIMING18</a></td></tr>
<tr class="separator:ga5c29b7e4585068824fe9dcfcca60359c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae24d109ac23f5659ba868c5506d418"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8ae24d109ac23f5659ba868c5506d418">TIMING19</a></td></tr>
<tr class="separator:ga8ae24d109ac23f5659ba868c5506d418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898a901fd74b88544978df4ee408ac18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga898a901fd74b88544978df4ee408ac18">TIMING20</a></td></tr>
<tr class="separator:ga898a901fd74b88544978df4ee408ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34bd20709bd796acc0381915c735da69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga34bd20709bd796acc0381915c735da69">TIMING21</a></td></tr>
<tr class="separator:ga34bd20709bd796acc0381915c735da69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509366358a068332217b9a388b326b0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga509366358a068332217b9a388b326b0a">TIMING22</a></td></tr>
<tr class="separator:ga509366358a068332217b9a388b326b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf303bd9c744b7cfb3da6e88decd36fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabf303bd9c744b7cfb3da6e88decd36fa">TIMING23</a></td></tr>
<tr class="separator:gabf303bd9c744b7cfb3da6e88decd36fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07a45916f0e2fae833fc86ff00453e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae07a45916f0e2fae833fc86ff00453e2">TIMING24</a></td></tr>
<tr class="separator:gae07a45916f0e2fae833fc86ff00453e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb86ea82e9024744ee1e5a65a7f2569"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaabb86ea82e9024744ee1e5a65a7f2569">TIMING25</a></td></tr>
<tr class="separator:gaabb86ea82e9024744ee1e5a65a7f2569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec38273b2becc1934c1948cabe7b2179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaec38273b2becc1934c1948cabe7b2179">TIMING26</a></td></tr>
<tr class="separator:gaec38273b2becc1934c1948cabe7b2179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9f1ae6db58117fa70fea05e2b87a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ab9f1ae6db58117fa70fea05e2b87a4">TIMING27</a></td></tr>
<tr class="separator:ga7ab9f1ae6db58117fa70fea05e2b87a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41180d1585284eb32f0ee88f2e59b64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab41180d1585284eb32f0ee88f2e59b64">TIMING28</a></td></tr>
<tr class="separator:gab41180d1585284eb32f0ee88f2e59b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a15e04872a2e3a0df483ac88f108fc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5a15e04872a2e3a0df483ac88f108fc1">TIMING29</a></td></tr>
<tr class="separator:ga5a15e04872a2e3a0df483ac88f108fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8861ac7dd130d78c0691ee29473d6bff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8861ac7dd130d78c0691ee29473d6bff">TIMING30</a></td></tr>
<tr class="separator:ga8861ac7dd130d78c0691ee29473d6bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac541f85afcf98c5b7ee2b89fcbf2c2be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac541f85afcf98c5b7ee2b89fcbf2c2be">TIMING31</a></td></tr>
<tr class="separator:gac541f85afcf98c5b7ee2b89fcbf2c2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924059832a57038f03cd3066822a4eae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga924059832a57038f03cd3066822a4eae">TIMING32</a></td></tr>
<tr class="separator:ga924059832a57038f03cd3066822a4eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2891574d917bd4f1b6cc62d4a96bfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9d2891574d917bd4f1b6cc62d4a96bfc">TIMING33</a></td></tr>
<tr class="separator:ga9d2891574d917bd4f1b6cc62d4a96bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e5b981ee21c9992c525ef6d7c1b7ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38e5b981ee21c9992c525ef6d7c1b7ff">TIMING34</a></td></tr>
<tr class="separator:ga38e5b981ee21c9992c525ef6d7c1b7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b81ea85001795264661ff1b873c837"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga24b81ea85001795264661ff1b873c837">TIMING35</a></td></tr>
<tr class="separator:ga24b81ea85001795264661ff1b873c837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4747eceded44bcf684f7da48b00578ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4747eceded44bcf684f7da48b00578ec">TIMING36</a></td></tr>
<tr class="separator:ga4747eceded44bcf684f7da48b00578ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0197d8af89fb4626e751b927c8428f43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0197d8af89fb4626e751b927c8428f43">TIMING37</a></td></tr>
<tr class="separator:ga0197d8af89fb4626e751b927c8428f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828c8c2e7be84d7ce9062b7c0625c987"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga828c8c2e7be84d7ce9062b7c0625c987">TIMING38</a></td></tr>
<tr class="separator:ga828c8c2e7be84d7ce9062b7c0625c987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f22da649bad281d97616fa387d6f42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga52f22da649bad281d97616fa387d6f42">TIMING39</a></td></tr>
<tr class="separator:ga52f22da649bad281d97616fa387d6f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4f54756bae47ac70c7edba9c1c154c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5e4f54756bae47ac70c7edba9c1c154c">TIMING40</a></td></tr>
<tr class="separator:ga5e4f54756bae47ac70c7edba9c1c154c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9823e51c8bfb120f939f1cb08e3a66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadf9823e51c8bfb120f939f1cb08e3a66">TIMING41</a></td></tr>
<tr class="separator:gadf9823e51c8bfb120f939f1cb08e3a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96577e6656d3faf0e3fdc5ed9ed237c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga96577e6656d3faf0e3fdc5ed9ed237c5">TIMING42</a></td></tr>
<tr class="separator:ga96577e6656d3faf0e3fdc5ed9ed237c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5e0a4b51a801f6304e25dea87472be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8e5e0a4b51a801f6304e25dea87472be">TIMING43</a></td></tr>
<tr class="separator:ga8e5e0a4b51a801f6304e25dea87472be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdb2f1a91c0b57a6c920e1961253308"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1bdb2f1a91c0b57a6c920e1961253308">TIMING44</a></td></tr>
<tr class="separator:ga1bdb2f1a91c0b57a6c920e1961253308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c3dfd94b9d17584178f10529493ea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85c3dfd94b9d17584178f10529493ea0">TIMING45</a></td></tr>
<tr class="separator:ga85c3dfd94b9d17584178f10529493ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ccab4c16dac0736205ae0f1ff1ea39c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5ccab4c16dac0736205ae0f1ff1ea39c">TIMING46</a></td></tr>
<tr class="separator:ga5ccab4c16dac0736205ae0f1ff1ea39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773955f5223ab8496d56e0c1f8c39c76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga773955f5223ab8496d56e0c1f8c39c76">TIMING47</a></td></tr>
<tr class="separator:ga773955f5223ab8496d56e0c1f8c39c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9acd9df3468d7b75b459133c98a73b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2b9acd9df3468d7b75b459133c98a73b">TIMING48</a></td></tr>
<tr class="separator:ga2b9acd9df3468d7b75b459133c98a73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a36d32f369ad981917254cad27c7441"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a36d32f369ad981917254cad27c7441">TIMING49</a></td></tr>
<tr class="separator:ga9a36d32f369ad981917254cad27c7441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe87fb8099199186fab5f9e0e899afc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaabe87fb8099199186fab5f9e0e899afc">TIMING50</a></td></tr>
<tr class="separator:gaabe87fb8099199186fab5f9e0e899afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c929e51527ec58ccbd99bc9ba54089"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20c929e51527ec58ccbd99bc9ba54089">TIMING51</a></td></tr>
<tr class="separator:ga20c929e51527ec58ccbd99bc9ba54089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1bc6fea174634453dcc7437242275e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaee1bc6fea174634453dcc7437242275e">TIMING52</a></td></tr>
<tr class="separator:gaee1bc6fea174634453dcc7437242275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec6ee8518acaefbe0786f53a17f28fc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaec6ee8518acaefbe0786f53a17f28fc9">TIMING53</a></td></tr>
<tr class="separator:gaec6ee8518acaefbe0786f53a17f28fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2280e6ee9b76fc2cdc3250fdecf22f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace2280e6ee9b76fc2cdc3250fdecf22f">TIMING54</a></td></tr>
<tr class="separator:gace2280e6ee9b76fc2cdc3250fdecf22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0302bfb40df4cd3edc18d939a57b66aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0302bfb40df4cd3edc18d939a57b66aa">TIMING55</a></td></tr>
<tr class="separator:ga0302bfb40df4cd3edc18d939a57b66aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ea7f7f20c771c0f3f4ce7ba4ff7431"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72ea7f7f20c771c0f3f4ce7ba4ff7431">TIMING56</a></td></tr>
<tr class="separator:ga72ea7f7f20c771c0f3f4ce7ba4ff7431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9aa5fd4c6f5fc448422c734e0dac539"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad9aa5fd4c6f5fc448422c734e0dac539">TIMING57</a></td></tr>
<tr class="separator:gad9aa5fd4c6f5fc448422c734e0dac539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8325ce0038027fba52faba389bda71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1a8325ce0038027fba52faba389bda71">TIMING58</a></td></tr>
<tr class="separator:ga1a8325ce0038027fba52faba389bda71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fc8d35f045f329b80c544bef35ff64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">CTRL</a></td></tr>
<tr class="separator:ga15fc8d35f045f329b80c544bef35ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ded444ccd2e1316a3c7bb1da7705086"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4ded444ccd2e1316a3c7bb1da7705086">DATA_PADDING</a></td></tr>
<tr class="separator:ga4ded444ccd2e1316a3c7bb1da7705086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6adb42f74f17e1d14620e34999d13402"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6adb42f74f17e1d14620e34999d13402">GFSK_CTRL</a></td></tr>
<tr class="separator:ga6adb42f74f17e1d14620e34999d13402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79be9469e13438c16e0d204804b19817"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga79be9469e13438c16e0d204804b19817">GFSK_COEFF2</a></td></tr>
<tr class="separator:ga79be9469e13438c16e0d204804b19817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac804a6b3c6dd17144322e18a1b44ea88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac804a6b3c6dd17144322e18a1b44ea88">GFSK_COEFF1</a></td></tr>
<tr class="separator:gac804a6b3c6dd17144322e18a1b44ea88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50bb587fcfdddaa49c5aeb23d941c550"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga50bb587fcfdddaa49c5aeb23d941c550">FSK_SCALE</a></td></tr>
<tr class="separator:ga50bb587fcfdddaa49c5aeb23d941c550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52440ec79d39edd20b757a86193f03e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga52440ec79d39edd20b757a86193f03e0">DFT_PATTERN</a></td></tr>
<tr class="separator:ga52440ec79d39edd20b757a86193f03e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc90a98026bb9cea9f72a500e3c2cfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7bc90a98026bb9cea9f72a500e3c2cfe">RF_DFT_BIST_1</a></td></tr>
<tr class="separator:ga7bc90a98026bb9cea9f72a500e3c2cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ab28cdcade6a2981c296cdd1813434"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48ab28cdcade6a2981c296cdd1813434">RF_DFT_BIST_2</a></td></tr>
<tr class="separator:ga48ab28cdcade6a2981c296cdd1813434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45871dc6c3e4ffdf7828eace65304449"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga45871dc6c3e4ffdf7828eace65304449">CORR_CTRL</a></td></tr>
<tr class="separator:ga45871dc6c3e4ffdf7828eace65304449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b64ba87ff746ca1b37ec0d5eed77eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga78b64ba87ff746ca1b37ec0d5eed77eb">PN_TYPE</a></td></tr>
<tr class="separator:ga78b64ba87ff746ca1b37ec0d5eed77eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974cfae25eb12aa64fb2cc745e7e4f2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga974cfae25eb12aa64fb2cc745e7e4f2b">PN_CODE</a></td></tr>
<tr class="separator:ga974cfae25eb12aa64fb2cc745e7e4f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6bfe0d5f8551b571749e3bd266b46e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f6bfe0d5f8551b571749e3bd266b46e">SYNC_CTRL</a></td></tr>
<tr class="separator:ga4f6bfe0d5f8551b571749e3bd266b46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ba3befa62631d7e6e2cfcbd2373c0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga04ba3befa62631d7e6e2cfcbd2373c0f">CCA_LQI_SRC</a></td></tr>
<tr class="separator:ga04ba3befa62631d7e6e2cfcbd2373c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5246aa2526c89e984817a8ade4a759f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5246aa2526c89e984817a8ade4a759f7">FAD_THR</a></td></tr>
<tr class="separator:ga5246aa2526c89e984817a8ade4a759f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad120856842adfc5806459244479d9e2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad120856842adfc5806459244479d9e2d">ZBDEM_AFC</a></td></tr>
<tr class="separator:gad120856842adfc5806459244479d9e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8305f059b4d8cc6aad3a930c3acb53f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8305f059b4d8cc6aad3a930c3acb53f5">IRQSTS</a></td></tr>
<tr class="separator:ga8305f059b4d8cc6aad3a930c3acb53f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc812c694cfe00501deaa942751fa347"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc812c694cfe00501deaa942751fa347">PHY_CTRL</a></td></tr>
<tr class="separator:gabc812c694cfe00501deaa942751fa347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad67ce3ff066e72f66a7e8896533c328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad67ce3ff066e72f66a7e8896533c328">EVENT_TMR</a></td></tr>
<tr class="separator:gaad67ce3ff066e72f66a7e8896533c328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8392160aa921870f3c1a04cfd87a0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6b8392160aa921870f3c1a04cfd87a0b">TIMESTAMP</a></td></tr>
<tr class="separator:ga6b8392160aa921870f3c1a04cfd87a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884f76324ea7a784261cd78236e4545c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga884f76324ea7a784261cd78236e4545c">T1CMP</a></td></tr>
<tr class="separator:ga884f76324ea7a784261cd78236e4545c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc4c6f0a1474acaa54a9a9244b43133"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5cc4c6f0a1474acaa54a9a9244b43133">T2CMP</a></td></tr>
<tr class="separator:ga5cc4c6f0a1474acaa54a9a9244b43133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fb1ceca71bae9d585fa5b3b474acb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga88fb1ceca71bae9d585fa5b3b474acb9">T2PRIMECMP</a></td></tr>
<tr class="separator:ga88fb1ceca71bae9d585fa5b3b474acb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6790831be8410ae93d48983a7d43a571"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6790831be8410ae93d48983a7d43a571">T3CMP</a></td></tr>
<tr class="separator:ga6790831be8410ae93d48983a7d43a571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e4ad0a58c23e989404c121f8addef9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59e4ad0a58c23e989404c121f8addef9">T4CMP</a></td></tr>
<tr class="separator:ga59e4ad0a58c23e989404c121f8addef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c91c050b08f9eee17390cc293d8e187"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6c91c050b08f9eee17390cc293d8e187">PA_PWR</a></td></tr>
<tr class="separator:ga6c91c050b08f9eee17390cc293d8e187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41bcea9f5775d29d9e9643a52135c6fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga41bcea9f5775d29d9e9643a52135c6fb">CHANNEL_NUM0</a></td></tr>
<tr class="separator:ga41bcea9f5775d29d9e9643a52135c6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de63ccc7a3f2995bddd14454187a2dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7de63ccc7a3f2995bddd14454187a2dc">LQI_AND_RSSI</a></td></tr>
<tr class="separator:ga7de63ccc7a3f2995bddd14454187a2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f61aee197d5067cc31a3088a146f46a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f61aee197d5067cc31a3088a146f46a">MACSHORTADDRS0</a></td></tr>
<tr class="separator:ga4f61aee197d5067cc31a3088a146f46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eeb9e27cfd943e3c66d47e1a088cd54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1eeb9e27cfd943e3c66d47e1a088cd54">MACLONGADDRS0_LSB</a></td></tr>
<tr class="separator:ga1eeb9e27cfd943e3c66d47e1a088cd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7dbb083aa18329acdf92688be9ad54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2e7dbb083aa18329acdf92688be9ad54">MACLONGADDRS0_MSB</a></td></tr>
<tr class="separator:ga2e7dbb083aa18329acdf92688be9ad54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5b21679354910aa3cd4ab524a52178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9f5b21679354910aa3cd4ab524a52178">RX_FRAME_FILTER</a></td></tr>
<tr class="separator:ga9f5b21679354910aa3cd4ab524a52178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e78435c4764160b5a3d998367af4a9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1e78435c4764160b5a3d998367af4a9c">CCA_LQI_CTRL</a></td></tr>
<tr class="separator:ga1e78435c4764160b5a3d998367af4a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc918c0788dae38dbce8e6c4996735f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc918c0788dae38dbce8e6c4996735f8">CCA2_CTRL</a></td></tr>
<tr class="separator:gabc918c0788dae38dbce8e6c4996735f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15137aabeb9b8126fa70114b7266bbd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15137aabeb9b8126fa70114b7266bbd5">DSM_CTRL</a></td></tr>
<tr class="separator:ga15137aabeb9b8126fa70114b7266bbd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee068f480f00259c2c95764fe5024e22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaee068f480f00259c2c95764fe5024e22">BSM_CTRL</a></td></tr>
<tr class="separator:gaee068f480f00259c2c95764fe5024e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061286cc7cb156f60492dde07a9ccaef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga061286cc7cb156f60492dde07a9ccaef">MACSHORTADDRS1</a></td></tr>
<tr class="separator:ga061286cc7cb156f60492dde07a9ccaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03cc88c8c68c6fd4e4551d41c64c4f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab03cc88c8c68c6fd4e4551d41c64c4f5">MACLONGADDRS1_LSB</a></td></tr>
<tr class="separator:gab03cc88c8c68c6fd4e4551d41c64c4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399b48cbc4f0a00372c377f7a24866cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga399b48cbc4f0a00372c377f7a24866cb">MACLONGADDRS1_MSB</a></td></tr>
<tr class="separator:ga399b48cbc4f0a00372c377f7a24866cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dfc82f353e72c947436b1447d475d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab1dfc82f353e72c947436b1447d475d7">DUAL_PAN_CTRL</a></td></tr>
<tr class="separator:gab1dfc82f353e72c947436b1447d475d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247b81040e3fcb4791fb2853b1bd90d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga247b81040e3fcb4791fb2853b1bd90d3">CHANNEL_NUM1</a></td></tr>
<tr class="separator:ga247b81040e3fcb4791fb2853b1bd90d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ca6eec9db43cb02619bd42ef614d5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga74ca6eec9db43cb02619bd42ef614d5a">SAM_CTRL</a></td></tr>
<tr class="separator:ga74ca6eec9db43cb02619bd42ef614d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33d72840d8ab4e3faa81fbe052a2993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa33d72840d8ab4e3faa81fbe052a2993">SAM_TABLE</a></td></tr>
<tr class="separator:gaa33d72840d8ab4e3faa81fbe052a2993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9fc04b3a066466f4b92a8e055db0602"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9fc04b3a066466f4b92a8e055db0602">SAM_MATCH</a></td></tr>
<tr class="separator:gab9fc04b3a066466f4b92a8e055db0602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4091d1ac64020c1d02f3bf1e41bad0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a4091d1ac64020c1d02f3bf1e41bad0">SAM_FREE_IDX</a></td></tr>
<tr class="separator:ga4a4091d1ac64020c1d02f3bf1e41bad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f42a5819fb672611b39de18e5214200"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0f42a5819fb672611b39de18e5214200">SEQ_CTRL_STS</a></td></tr>
<tr class="separator:ga0f42a5819fb672611b39de18e5214200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3447a725cbf156b6efbf12893750f9ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3447a725cbf156b6efbf12893750f9ce">ACKDELAY</a></td></tr>
<tr class="separator:ga3447a725cbf156b6efbf12893750f9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd923b84e4cb7edfbfa59c246f2a232a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabd923b84e4cb7edfbfa59c246f2a232a">FILTERFAIL_CODE</a></td></tr>
<tr class="separator:gabd923b84e4cb7edfbfa59c246f2a232a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3899eedbf799f5dbec9eca67251ed4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad3899eedbf799f5dbec9eca67251ed4f">RX_WTR_MARK</a></td></tr>
<tr class="separator:gad3899eedbf799f5dbec9eca67251ed4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:ga422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6877ca711f7128a696a9d876a7e45d83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6877ca711f7128a696a9d876a7e45d83">SLOT_PRELOAD</a></td></tr>
<tr class="separator:ga6877ca711f7128a696a9d876a7e45d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716a98bf99ded65b1e507df463e00bd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga716a98bf99ded65b1e507df463e00bd0">SEQ_STATE</a></td></tr>
<tr class="separator:ga716a98bf99ded65b1e507df463e00bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73091c6a5a14df935710d3c7cc3222cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga73091c6a5a14df935710d3c7cc3222cf">TMR_PRESCALE</a></td></tr>
<tr class="separator:ga73091c6a5a14df935710d3c7cc3222cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd917eccec965ba2b9b07115cbb2a13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4fd917eccec965ba2b9b07115cbb2a13">LENIENCY_LSB</a></td></tr>
<tr class="separator:ga4fd917eccec965ba2b9b07115cbb2a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e4428afe78bf3981d1c834763c5dab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa7e4428afe78bf3981d1c834763c5dab">LENIENCY_MSB</a></td></tr>
<tr class="separator:gaa7e4428afe78bf3981d1c834763c5dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87315db8e2c536aa49ae2afb0acd53ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87315db8e2c536aa49ae2afb0acd53ef">PART_ID</a></td></tr>
<tr class="separator:ga87315db8e2c536aa49ae2afb0acd53ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac39ef7524cfc3a3f0648a2d707f7cd25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac39ef7524cfc3a3f0648a2d707f7cd25">RESERVED_2</a> [92]</td></tr>
<tr class="separator:gac39ef7524cfc3a3f0648a2d707f7cd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4b3ae057dd6340161c171ee2432bc8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4b3ae057dd6340161c171ee2432bc8f">PKT_BUFFER_TX</a> [64]</td></tr>
<tr class="separator:gae4b3ae057dd6340161c171ee2432bc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e54f2fe38ae9e0c0329b703ca3f078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga60e54f2fe38ae9e0c0329b703ca3f078">PKT_BUFFER_RX</a> [64]</td></tr>
<tr class="separator:ga60e54f2fe38ae9e0c0329b703ca3f078"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga62be2321adab265a61c79a3b9fff677a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62be2321adab265a61c79a3b9fff677a">&#9670;&nbsp;</a></span>@281</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga00c51837a7fc5fd27e57bd1433b46228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00c51837a7fc5fd27e57bd1433b46228">&#9670;&nbsp;</a></span>@283</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga08c33a749c0476b67c09fb1124c1305d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08c33a749c0476b67c09fb1124c1305d">&#9670;&nbsp;</a></span>@285</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga022abd3adb4a47b4d58a99f2280ac0bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022abd3adb4a47b4d58a99f2280ac0bb">&#9670;&nbsp;</a></span>@289</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59736217ea839f866451276cb7339934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59736217ea839f866451276cb7339934">&#9670;&nbsp;</a></span>@291</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac5589480ae9f7bb45f6f18e582a19934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5589480ae9f7bb45f6f18e582a19934">&#9670;&nbsp;</a></span>@294</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8344a0b420be5e1504d61609c327b5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8344a0b420be5e1504d61609c327b5fe">&#9670;&nbsp;</a></span>@296</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80eb3ee35e1bd4ddbe24e3693001b4e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80eb3ee35e1bd4ddbe24e3693001b4e9">&#9670;&nbsp;</a></span>@298</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac19f3fee817bfd3ef25ff855ede7a2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac19f3fee817bfd3ef25ff855ede7a2f9">&#9670;&nbsp;</a></span>@300</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga43f8e94c6b004c9df6eb5fc6ad6c7276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43f8e94c6b004c9df6eb5fc6ad6c7276">&#9670;&nbsp;</a></span>@302</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga57194af233ee1ebf91e64a0bf2ab6be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57194af233ee1ebf91e64a0bf2ab6be7">&#9670;&nbsp;</a></span>@304</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac89a0b471d6f731a4fa709f211832976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac89a0b471d6f731a4fa709f211832976">&#9670;&nbsp;</a></span>@306</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3455d2ae633a24d02c2033d84e7029e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3455d2ae633a24d02c2033d84e7029e2">&#9670;&nbsp;</a></span>@308</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea3dbd712a1d6c4ecbd7f682bbfad321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea3dbd712a1d6c4ecbd7f682bbfad321">&#9670;&nbsp;</a></span>@310</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga059e070aa9a799870be1a865e473f211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga059e070aa9a799870be1a865e473f211">&#9670;&nbsp;</a></span>@312</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2242656e14a056a43afd653185ee173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2242656e14a056a43afd653185ee173">&#9670;&nbsp;</a></span>_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> _BASE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB Base Register, offset: 0xC </p>

</div>
</div>
<a id="gacb6a1bc3db8fa6148894140daa6b97e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb6a1bc3db8fa6148894140daa6b97e1">&#9670;&nbsp;</a></span>A1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> A1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Address Register 1, offset: 0x0 </p>

</div>
</div>
<a id="gae8436760942c43a7f6b6b8561803dfd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8436760942c43a7f6b6b8561803dfd7">&#9670;&nbsp;</a></span>A2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Address Register 2, offset: 0x9 </p>

</div>
</div>
<a id="gafe37298e67ad42560476e8ac909b5ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe37298e67ad42560476e8ac909b5ee5">&#9670;&nbsp;</a></span>AADSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AADSZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AAD Size Register, offset: 0x58 </p>

</div>
</div>
<a id="ga3447a725cbf156b6efbf12893750f9ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3447a725cbf156b6efbf12893750f9ce">&#9670;&nbsp;</a></span>ACKDELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ACKDELAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACK DELAY, offset: 0x7C </p>

</div>
</div>
<a id="ga7bac57e5cdb5101045bf1a9e98458b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bac57e5cdb5101045bf1a9e98458b73">&#9670;&nbsp;</a></span>ACTIVE_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ACTIVE_DELAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Radio Active Early Warning, offset: 0x4 </p>

</div>
</div>
<a id="ga37937349dfc11724ac88793ac806583e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37937349dfc11724ac88793ac806583e">&#9670;&nbsp;</a></span>AGC_CTRL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_CTRL_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Control 0, offset: 0x4 </p>

</div>
</div>
<a id="ga5c8482ac8cc4434b966119289b7f6d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c8482ac8cc4434b966119289b7f6d46">&#9670;&nbsp;</a></span>AGC_CTRL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_CTRL_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Control 1, offset: 0x8 </p>

</div>
</div>
<a id="gab584e916fc24f71277dcaba4b35dbadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab584e916fc24f71277dcaba4b35dbadb">&#9670;&nbsp;</a></span>AGC_CTRL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_CTRL_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Control 2, offset: 0xC </p>

</div>
</div>
<a id="gaf334e262746cc7d883ad625d986ec28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf334e262746cc7d883ad625d986ec28f">&#9670;&nbsp;</a></span>AGC_CTRL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_CTRL_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Control 3, offset: 0x10 </p>

</div>
</div>
<a id="ga5d68db1f3966628f7a16b2238864b39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d68db1f3966628f7a16b2238864b39c">&#9670;&nbsp;</a></span>AGC_GAIN_TBL_03_00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_GAIN_TBL_03_00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Gain Tables Step 03..00, offset: 0x80 </p>

</div>
</div>
<a id="ga0d786fe85811c7d5c0b96a6f799f9247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d786fe85811c7d5c0b96a6f799f9247">&#9670;&nbsp;</a></span>AGC_GAIN_TBL_07_04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_GAIN_TBL_07_04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Gain Tables Step 07..04, offset: 0x84 </p>

</div>
</div>
<a id="gae4f7f07f93219f0ff37acb93e9e7e501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4f7f07f93219f0ff37acb93e9e7e501">&#9670;&nbsp;</a></span>AGC_GAIN_TBL_11_08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_GAIN_TBL_11_08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Gain Tables Step 11..08, offset: 0x88 </p>

</div>
</div>
<a id="ga63a2ddec8d810583d8415108f3f68ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63a2ddec8d810583d8415108f3f68ec9">&#9670;&nbsp;</a></span>AGC_GAIN_TBL_15_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_GAIN_TBL_15_12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Gain Tables Step 15..12, offset: 0x8C </p>

</div>
</div>
<a id="ga260c16f0ee5ea055bc9c0b29e845288f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga260c16f0ee5ea055bc9c0b29e845288f">&#9670;&nbsp;</a></span>AGC_GAIN_TBL_19_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_GAIN_TBL_19_16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Gain Tables Step 19..16, offset: 0x90 </p>

</div>
</div>
<a id="gafdf693c8d54b9cd9643419f0f688409e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdf693c8d54b9cd9643419f0f688409e">&#9670;&nbsp;</a></span>AGC_GAIN_TBL_23_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_GAIN_TBL_23_20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Gain Tables Step 23..20, offset: 0x94 </p>

</div>
</div>
<a id="ga23e2ca5037bbf969dfbf874196bdb98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23e2ca5037bbf969dfbf874196bdb98a">&#9670;&nbsp;</a></span>AGC_GAIN_TBL_26_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_GAIN_TBL_26_24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Gain Tables Step 26..24, offset: 0x98 </p>

</div>
</div>
<a id="gaab11611391574fdfaaed26b02292575e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab11611391574fdfaaed26b02292575e">&#9670;&nbsp;</a></span>AGC_MAN_AGC_IDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_MAN_AGC_IDX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Manual AGC Index, offset: 0x1D0 </p>

</div>
</div>
<a id="ga4cefb9eac54a96c84312a8b9ed3d216f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cefb9eac54a96c84312a8b9ed3d216f">&#9670;&nbsp;</a></span>AGC_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AGC_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AGC Status, offset: 0x14 </p>

</div>
</div>
<a id="gae4d259931e234bf408fca72100a725da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4d259931e234bf408fca72100a725da">&#9670;&nbsp;</a></span>ANA_TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ANA_TEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Radio Analog Test Registers, offset: 0x128 </p>

</div>
</div>
<a id="gae54d1ab3217e26de3d72490aecc5295c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae54d1ab3217e26de3d72490aecc5295c">&#9670;&nbsp;</a></span>ANA_TRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ANA_TRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Radio Analog Trim Registers, offset: 0x12C </p>

</div>
</div>
<a id="gacee8e08fc7716cb8e21188973748654f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee8e08fc7716cb8e21188973748654f">&#9670;&nbsp;</a></span>ANT_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ANT_SLEEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ANT Link Layer Sleep Time, offset: 0x10C </p>

</div>
</div>
<a id="ga74cb1f1a2696803592f8c6ca130a3985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74cb1f1a2696803592f8c6ca130a3985">&#9670;&nbsp;</a></span>ANT_WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ANT_WAKE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ANT Link Layer Wake Time, offset: 0x110 </p>

</div>
</div>
<a id="ga168419f9fd3337173f29d6dde2133745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga168419f9fd3337173f29d6dde2133745">&#9670;&nbsp;</a></span>ATCVH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ATCVH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Auto Trim Compare Value High Register, offset: 0xA </p>

</div>
</div>
<a id="ga9659cfc372d5156510bdda5bb491fdbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9659cfc372d5156510bdda5bb491fdbb">&#9670;&nbsp;</a></span>ATCVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ATCVL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Auto Trim Compare Value Low Register, offset: 0xB </p>

</div>
</div>
<a id="gae655267e67e5ed42554564818a5422a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae655267e67e5ed42554564818a5422a1">&#9670;&nbsp;</a></span>ATTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 </p>

</div>
</div>
<a id="gae655267e67e5ed42554564818a5422a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae655267e67e5ed42554564818a5422a1">&#9670;&nbsp;</a></span>ATTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 </p>

</div>
</div>
<a id="ga6f9beed9e0ae16bedb9f0681140527fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f9beed9e0ae16bedb9f0681140527fc">&#9670;&nbsp;</a></span>AUTHSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AUTHSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Authentication Status Register, offset: 0xFB8 </p>

</div>
</div>
<a id="gab629688c2c5ab4c9e8ba790907d5e1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab629688c2c5ab4c9e8ba790907d5e1c7">&#9670;&nbsp;</a></span>AUXPLL_FCAL_CNT1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AUXPLL_FCAL_CNT1_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Aux PLL Frequency Calibration Count 1 and 0, offset: 0x1F8 </p>

</div>
</div>
<a id="ga4cb0f5267c7ec315d4923610042111a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cb0f5267c7ec315d4923610042111a6">&#9670;&nbsp;</a></span>AUXPLL_FCAL_CNT3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AUXPLL_FCAL_CNT3_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Aux PLL Frequency Calibration Count 3 and 2, offset: 0x1F4 </p>

</div>
</div>
<a id="ga4c4f3a161bc3719ef9435978711ebfff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c4f3a161bc3719ef9435978711ebfff">&#9670;&nbsp;</a></span>AUXPLL_FCAL_CNT5_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AUXPLL_FCAL_CNT5_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Aux PLL Frequency Calibration Count 5 and 4, offset: 0x1F0 </p>

</div>
</div>
<a id="gac91477a36f8fc0472d7453160223cd3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91477a36f8fc0472d7453160223cd3f">&#9670;&nbsp;</a></span>AUXPLL_FCAL_CNT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AUXPLL_FCAL_CNT6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Aux PLL Frequency Calibration Count 6, offset: 0x1EC </p>

</div>
</div>
<a id="ga38982a25559e6d8f28481d13fe5dd5d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38982a25559e6d8f28481d13fe5dd5d6">&#9670;&nbsp;</a></span>AUXPLL_FCAL_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AUXPLL_FCAL_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Aux PLL Frequency Calibration Control, offset: 0x1E8 </p>

</div>
</div>
<a id="gaa0da3d6ede3a90b0697a300ddf18cd65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0da3d6ede3a90b0697a300ddf18cd65">&#9670;&nbsp;</a></span>BACKKEY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 0., offset: 0x3 </p>

</div>
</div>
<a id="ga42fa40dda0fa3aee0b861bdf6ffa1eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42fa40dda0fa3aee0b861bdf6ffa1eae">&#9670;&nbsp;</a></span>BACKKEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 1., offset: 0x2 </p>

</div>
</div>
<a id="gae0ad5dd66c2109955a90e1a6f4720a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ad5dd66c2109955a90e1a6f4720a43">&#9670;&nbsp;</a></span>BACKKEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 2., offset: 0x1 </p>

</div>
</div>
<a id="ga7d27c275caa809e8b950cb9fb1f52ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d27c275caa809e8b950cb9fb1f52ea5">&#9670;&nbsp;</a></span>BACKKEY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 3., offset: 0x0 </p>

</div>
</div>
<a id="ga925e5cd64e47102087d0a66af786a626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga925e5cd64e47102087d0a66af786a626">&#9670;&nbsp;</a></span>BACKKEY4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 4., offset: 0x7 </p>

</div>
</div>
<a id="gaa4ca5b627931a03b02c1d4ac01e664d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4ca5b627931a03b02c1d4ac01e664d5">&#9670;&nbsp;</a></span>BACKKEY5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 5., offset: 0x6 </p>

</div>
</div>
<a id="ga3076fe0bf30cde224dfb9c944d517de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3076fe0bf30cde224dfb9c944d517de0">&#9670;&nbsp;</a></span>BACKKEY6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 6., offset: 0x5 </p>

</div>
</div>
<a id="gae3df2dcb7a5f33570f8cc15cc8126810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3df2dcb7a5f33570f8cc15cc8126810">&#9670;&nbsp;</a></span>BACKKEY7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 7., offset: 0x4 </p>

</div>
</div>
<a id="ga05cc704a442cd4752064756e29febeaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05cc704a442cd4752064756e29febeaa">&#9670;&nbsp;</a></span>BALUN_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BALUN_RX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog Balun RX Mode Control, offset: 0x2C </p>

</div>
</div>
<a id="gac97b00acc6d1754f6f3ebfd8c5645ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac97b00acc6d1754f6f3ebfd8c5645ce2">&#9670;&nbsp;</a></span>BALUN_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BALUN_TX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog Balun TX Mode Control, offset: 0x28 </p>

</div>
</div>
<a id="ga715a225c91b8c19aa933f75d516e4edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga715a225c91b8c19aa933f75d516e4edd">&#9670;&nbsp;</a></span>BAUD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BAUD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART Baud Rate Register, offset: 0x0 </p>

</div>
</div>
<a id="ga3b02426bfa61c514eb2dcae1425c4a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b02426bfa61c514eb2dcae1425c4a08">&#9670;&nbsp;</a></span>BB_LDO_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BB_LDO_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog Baseband LDO Control 1, offset: 0x0 </p>

</div>
</div>
<a id="ga5c93319a7f968c5724be2983cdd7f128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c93319a7f968c5724be2983cdd7f128">&#9670;&nbsp;</a></span>BB_LDO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BB_LDO_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog Baseband LDO Control 2, offset: 0x4 </p>

</div>
</div>
<a id="ga6e31e4f003fc35f7a5a3314542377853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e31e4f003fc35f7a5a3314542377853">&#9670;&nbsp;</a></span>BBA_RES_TUNE_LIN_VAL_10_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BBA_RES_TUNE_LIN_VAL_10_8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BBA Resistor Tune Values 10..8, offset: 0x7C </p>

</div>
</div>
<a id="ga145587077e83e8adb00e9c66e81cc771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145587077e83e8adb00e9c66e81cc771">&#9670;&nbsp;</a></span>BBA_RES_TUNE_LIN_VAL_3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BBA_RES_TUNE_LIN_VAL_3_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BBA Resistor Tune Values 3..0, offset: 0x74 </p>

</div>
</div>
<a id="gab73f18d71c748538c0fdcf6a9a5682ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab73f18d71c748538c0fdcf6a9a5682ef">&#9670;&nbsp;</a></span>BBA_RES_TUNE_LIN_VAL_7_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BBA_RES_TUNE_LIN_VAL_7_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BBA Resistor Tune Values 7..4, offset: 0x78 </p>

</div>
</div>
<a id="gad563ffaaf699e3ebfcfd022f967e10ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad563ffaaf699e3ebfcfd022f967e10ca">&#9670;&nbsp;</a></span>BBA_RES_TUNE_VAL_10_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BBA_RES_TUNE_VAL_10_8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BBA Resistor Tune Values 10..8, offset: 0x60 </p>

</div>
</div>
<a id="gae28e61cc57013a358e406a1d10d27674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae28e61cc57013a358e406a1d10d27674">&#9670;&nbsp;</a></span>BBA_RES_TUNE_VAL_7_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BBA_RES_TUNE_VAL_7_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BBA Resistor Tune Values 7..0, offset: 0x5C </p>

</div>
</div>
<a id="gad63eb624e138bbf46358e24f2c4dd2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad63eb624e138bbf46358e24f2c4dd2b9">&#9670;&nbsp;</a></span>BITER_ELINKNO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> BITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 </p>

</div>
</div>
<a id="gad63eb624e138bbf46358e24f2c4dd2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad63eb624e138bbf46358e24f2c4dd2b9">&#9670;&nbsp;</a></span>BITER_ELINKNO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> BITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 </p>

</div>
</div>
<a id="ga5263f1dc5e2f995abda4a3af52b1a09c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5263f1dc5e2f995abda4a3af52b1a09c">&#9670;&nbsp;</a></span>BITER_ELINKYES <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> BITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 </p>

</div>
</div>
<a id="ga5263f1dc5e2f995abda4a3af52b1a09c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5263f1dc5e2f995abda4a3af52b1a09c">&#9670;&nbsp;</a></span>BITER_ELINKYES <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> BITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 </p>

</div>
</div>
<a id="ga2c2f9ac8710b82ebe410167cf5751467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2f9ac8710b82ebe410167cf5751467">&#9670;&nbsp;</a></span>BITRATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BITRATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT RATE, offset: 0x88 </p>

</div>
</div>
<a id="ga96a619bd71f96c3467b244a0acd9f5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96a619bd71f96c3467b244a0acd9f5ea">&#9670;&nbsp;</a></span>BLE_ARB_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BLE_ARB_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLE ARBITRATION CONTROL, offset: 0x8 </p>

</div>
</div>
<a id="ga2b64c9f0406a39557d8cc7fe8954f5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b64c9f0406a39557d8cc7fe8954f5a0">&#9670;&nbsp;</a></span>BLE_PART_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> BLE_PART_ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLUETOOTH LOW ENERGY PART ID, offset: 0x600 </p>

</div>
</div>
<a id="gaee068f480f00259c2c95764fe5024e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee068f480f00259c2c95764fe5024e22">&#9670;&nbsp;</a></span>BSM_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BSM_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BSM CONTROL, offset: 0x50 </p>

</div>
</div>
<a id="ga0efd9120430014bffb829dea9ae59849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0efd9120430014bffb829dea9ae59849">&#9670;&nbsp;</a></span>C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Control Register, offset: 0x21 </p>

</div>
</div>
<a id="gad54aa92be9fc988e74d55d2d3daae8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54aa92be9fc988e74d55d2d3daae8ad">&#9670;&nbsp;</a></span>C1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Control Register 1, offset: 0x22 </p>

</div>
</div>
<a id="gad54aa92be9fc988e74d55d2d3daae8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54aa92be9fc988e74d55d2d3daae8ad">&#9670;&nbsp;</a></span>C1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control Register 1, offset: 0x2 </p>

</div>
</div>
<a id="gad54aa92be9fc988e74d55d2d3daae8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54aa92be9fc988e74d55d2d3daae8ad">&#9670;&nbsp;</a></span>C1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Control 1 Register, offset: 0x0 </p>

</div>
</div>
<a id="ga4f920936a8fc32483b3ebd9b0674b450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f920936a8fc32483b3ebd9b0674b450">&#9670;&nbsp;</a></span>C2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Control Register 2, offset: 0x23 </p>

</div>
</div>
<a id="ga4f920936a8fc32483b3ebd9b0674b450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f920936a8fc32483b3ebd9b0674b450">&#9670;&nbsp;</a></span>C2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control Register 2, offset: 0x5 </p>

</div>
</div>
<a id="ga4f920936a8fc32483b3ebd9b0674b450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f920936a8fc32483b3ebd9b0674b450">&#9670;&nbsp;</a></span>C2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Control 2 Register, offset: 0x1 </p>

</div>
</div>
<a id="ga6533a725e5ee4892879f0b6d9dd6675a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6533a725e5ee4892879f0b6d9dd6675a">&#9670;&nbsp;</a></span>C3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Control 3 Register, offset: 0x2 </p>

</div>
</div>
<a id="gadb3f29cb83f573e65eb091a7a79e2e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb3f29cb83f573e65eb091a7a79e2e43">&#9670;&nbsp;</a></span>C4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Control 4 Register, offset: 0x3 </p>

</div>
</div>
<a id="gaeeafc5d15051680edd9f2bc9ecb000a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeeafc5d15051680edd9f2bc9ecb000a6">&#9670;&nbsp;</a></span>C5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Control 5 Register, offset: 0x4 </p>

</div>
</div>
<a id="gaf5f7dd7e0de054a868809b27a17e4207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5f7dd7e0de054a868809b27a17e4207">&#9670;&nbsp;</a></span>C6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Control 6 Register, offset: 0x5 </p>

</div>
</div>
<a id="ga97f1c9dcf32bf6af23cd6b977e99d40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97f1c9dcf32bf6af23cd6b977e99d40f">&#9670;&nbsp;</a></span>C7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Control 7 Register, offset: 0xC </p>

</div>
</div>
<a id="ga287edae47cc7c449d8ee31b6089559d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga287edae47cc7c449d8ee31b6089559d4">&#9670;&nbsp;</a></span>C8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Control 8 Register, offset: 0xD </p>

</div>
</div>
<a id="gabc918c0788dae38dbce8e6c4996735f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc918c0788dae38dbce8e6c4996735f8">&#9670;&nbsp;</a></span>CCA2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CCA2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CCA2 CONTROL, offset: 0x44 </p>

</div>
</div>
<a id="ga2207e8a2cb8aee67543cc965780a990d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2207e8a2cb8aee67543cc965780a990d">&#9670;&nbsp;</a></span>CCA_ED_LQI_CTRL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CCA_ED_LQI_CTRL_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_DIG CCA ED LQI Control Register 0, offset: 0x190 </p>

</div>
</div>
<a id="gacdce2e779a82dbb149f10826611bf474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdce2e779a82dbb149f10826611bf474">&#9670;&nbsp;</a></span>CCA_ED_LQI_CTRL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CCA_ED_LQI_CTRL_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_DIG CCA ED LQI Control Register 1, offset: 0x194 </p>

</div>
</div>
<a id="ga4b68c9ccd7ae7ddb735a781ee627f223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b68c9ccd7ae7ddb735a781ee627f223">&#9670;&nbsp;</a></span>CCA_ED_LQI_STAT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CCA_ED_LQI_STAT_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_DIG CCA ED LQI Status Register 0, offset: 0x198 </p>

</div>
</div>
<a id="ga1e78435c4764160b5a3d998367af4a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e78435c4764160b5a3d998367af4a9c">&#9670;&nbsp;</a></span>CCA_LQI_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CCA_LQI_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CCA AND LQI CONTROL, offset: 0x40 </p>

</div>
</div>
<a id="ga04ba3befa62631d7e6e2cfcbd2373c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04ba3befa62631d7e6e2cfcbd2373c0f">&#9670;&nbsp;</a></span>CCA_LQI_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CCA_LQI_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>802.15.4 CCA/LQI SOURCE, offset: 0x10 </p>

</div>
</div>
<a id="ga8257711f5ac3a22ed38ac14eda8831c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8257711f5ac3a22ed38ac14eda8831c5">&#9670;&nbsp;</a></span>CDNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CDNE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear DONE Status Bit Register, offset: 0x1C </p>

</div>
</div>
<a id="gaf8cbb6695cfc2845b17aa66c639d9bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8cbb6695cfc2845b17aa66c639d9bdc">&#9670;&nbsp;</a></span>CEEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CEEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Enable Error Interrupt Register, offset: 0x18 </p>

</div>
</div>
<a id="gac08ea0244abc5bc617eb46876d356511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac08ea0244abc5bc617eb46876d356511">&#9670;&nbsp;</a></span>CERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CERQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Enable Request Register, offset: 0x1A </p>

</div>
</div>
<a id="ga3266bc4362b6e24d9ae98b3488fb720f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3266bc4362b6e24d9ae98b3488fb720f">&#9670;&nbsp;</a></span>CERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Error Register, offset: 0x1E </p>

</div>
</div>
<a id="gabecccecd01b0d465123a2dc166db4141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabecccecd01b0d465123a2dc166db4141">&#9670;&nbsp;</a></span>CFG1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Configuration Register 1, offset: 0x8 </p>

</div>
</div>
<a id="gabecccecd01b0d465123a2dc166db4141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabecccecd01b0d465123a2dc166db4141">&#9670;&nbsp;</a></span>CFG1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHY CONFIGURATION REGISTER 1, offset: 0x20 </p>

</div>
</div>
<a id="ga722c7bd03a5d7b185bf43bdb5f846d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga722c7bd03a5d7b185bf43bdb5f846d43">&#9670;&nbsp;</a></span>CFG2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Configuration Register 2, offset: 0xC </p>

</div>
</div>
<a id="ga722c7bd03a5d7b185bf43bdb5f846d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga722c7bd03a5d7b185bf43bdb5f846d43">&#9670;&nbsp;</a></span>CFG2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHY CONFIGURATION REGISTER 2, offset: 0x24 </p>

</div>
</div>
<a id="ga309b886425c6fe607ddc0ea652f9b194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga309b886425c6fe607ddc0ea652f9b194">&#9670;&nbsp;</a></span>CGH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CGH1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMT Carrier Generator High Data Register 1, offset: 0x0 </p>

</div>
</div>
<a id="ga84d40ea282f57da8f5fae00f40398a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84d40ea282f57da8f5fae00f40398a5b">&#9670;&nbsp;</a></span>CGH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CGH2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMT Carrier Generator High Data Register 2, offset: 0x2 </p>

</div>
</div>
<a id="ga11bdc2466acff90f1374d817bc1ed866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11bdc2466acff90f1374d817bc1ed866">&#9670;&nbsp;</a></span>CGL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CGL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMT Carrier Generator Low Data Register 1, offset: 0x1 </p>

</div>
</div>
<a id="ga5b34f67e8f631ee467ef7bb5807928af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b34f67e8f631ee467ef7bb5807928af">&#9670;&nbsp;</a></span>CGL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CGL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMT Carrier Generator Low Data Register 2, offset: 0x3 </p>

</div>
</div>
<a id="ga59b46793489d2e82bded6390c650486d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59b46793489d2e82bded6390c650486d">&#9670;&nbsp;</a></span>CHAN_MAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CHAN_MAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Channel Mapping, offset: 0x8 </p>

</div>
</div>
<a id="ga7e6f6931c25c6a5a5043ab7aada50ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e6f6931c25c6a5a5043ab7aada50ded">&#9670;&nbsp;</a></span>CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CHANNEL[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaae1df86e2bfdb852da35cd0168c46b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae1df86e2bfdb852da35cd0168c46b69">&#9670;&nbsp;</a></span>CHANNEL_NUM <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CHANNEL_NUM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHANNEL NUMBER, offset: 0x20 </p>

</div>
</div>
<a id="gaae1df86e2bfdb852da35cd0168c46b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae1df86e2bfdb852da35cd0168c46b69">&#9670;&nbsp;</a></span>CHANNEL_NUM <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CHANNEL_NUM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHANNEL NUMBER, offset: 0x20 </p>

</div>
</div>
<a id="ga41bcea9f5775d29d9e9643a52135c6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41bcea9f5775d29d9e9643a52135c6fb">&#9670;&nbsp;</a></span>CHANNEL_NUM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CHANNEL_NUM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHANNEL NUMBER 0, offset: 0x28 </p>

</div>
</div>
<a id="ga247b81040e3fcb4791fb2853b1bd90d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga247b81040e3fcb4791fb2853b1bd90d3">&#9670;&nbsp;</a></span>CHANNEL_NUM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CHANNEL_NUM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHANNEL NUMBER 1, offset: 0x64 </p>

</div>
</div>
<a id="ga1dc4ab69625597fe08c89f0752d29f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dc4ab69625597fe08c89f0752d29f05">&#9670;&nbsp;</a></span>CHAVID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CHAVID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHA Version ID Register, offset: 0x4F8 </p>

</div>
</div>
<a id="ga98b3bd1909ec5d4b7ea675dcfa2d4662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98b3bd1909ec5d4b7ea675dcfa2d4662">&#9670;&nbsp;</a></span>CHCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CHCFG[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Configuration register, array offset: 0x0, array step: 0x1 </p>

</div>
</div>
<a id="gae32bc5cf579720c458820a648a99f90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae32bc5cf579720c458820a648a99f90e">&#9670;&nbsp;</a></span>CINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Interrupt Request Register, offset: 0x1F </p>

</div>
</div>
<a id="gad232c9d002cea1a66ba0d49605828ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad232c9d002cea1a66ba0d49605828ab2">&#9670;&nbsp;</a></span>CITER_ELINKNO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 </p>

</div>
</div>
<a id="gad232c9d002cea1a66ba0d49605828ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad232c9d002cea1a66ba0d49605828ab2">&#9670;&nbsp;</a></span>CITER_ELINKNO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 </p>

</div>
</div>
<a id="ga6a35c3e4c1c84fe962daab113a8ba311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a35c3e4c1c84fe962daab113a8ba311">&#9670;&nbsp;</a></span>CITER_ELINKYES <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 </p>

</div>
</div>
<a id="ga6a35c3e4c1c84fe962daab113a8ba311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a35c3e4c1c84fe962daab113a8ba311">&#9670;&nbsp;</a></span>CITER_ELINKYES <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 </p>

</div>
</div>
<a id="ga063b97a92c34c2c0cb7f8746f9f50f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga063b97a92c34c2c0cb7f8746f9f50f3c">&#9670;&nbsp;</a></span>CLKDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLKDIV1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Divider Register 1, offset: 0x1044 </p>

</div>
</div>
<a id="ga387c7f0803d309215cb3a8e950a3306e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga387c7f0803d309215cb3a8e950a3306e">&#9670;&nbsp;</a></span>CLM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x6C </p>

</div>
</div>
<a id="gaf1f1f4e8be5d496b5ee572702254ca97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1f1f4e8be5d496b5ee572702254ca97">&#9670;&nbsp;</a></span>CLM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x68 </p>

</div>
</div>
<a id="ga4711a30f2fd22f8aeab7f895a48e23e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4711a30f2fd22f8aeab7f895a48e23e5">&#9670;&nbsp;</a></span>CLM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x64 </p>

</div>
</div>
<a id="ga1cc2d6954ca002237cf69c29c4c8fdaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc2d6954ca002237cf69c29c4c8fdaf">&#9670;&nbsp;</a></span>CLM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x60 </p>

</div>
</div>
<a id="gae20cd4616d206938dcbdd0d89294a1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae20cd4616d206938dcbdd0d89294a1c5">&#9670;&nbsp;</a></span>CLM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLM4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x5C </p>

</div>
</div>
<a id="gaddad8cc46860498791a191bb20eaabee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddad8cc46860498791a191bb20eaabee">&#9670;&nbsp;</a></span>CLMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x54 </p>

</div>
</div>
<a id="ga58148ff5ccf31e3492e95fefe99ada53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58148ff5ccf31e3492e95fefe99ada53">&#9670;&nbsp;</a></span>CLMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLMS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x58 </p>

</div>
</div>
<a id="ga01995af9e111222e08476c9aee76677c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01995af9e111222e08476c9aee76677c">&#9670;&nbsp;</a></span>CLP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x4C </p>

</div>
</div>
<a id="gaa7869ef75cfd5cd705846e5ab901e275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7869ef75cfd5cd705846e5ab901e275">&#9670;&nbsp;</a></span>CLP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x48 </p>

</div>
</div>
<a id="ga07deba1a9895548e459d751b6d4a9a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07deba1a9895548e459d751b6d4a9a9b">&#9670;&nbsp;</a></span>CLP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x44 </p>

</div>
</div>
<a id="gacc34fda0519e96304c90539eaa110979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc34fda0519e96304c90539eaa110979">&#9670;&nbsp;</a></span>CLP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x40 </p>

</div>
</div>
<a id="gaf8205d2a8f6f433a429ad72e094d617e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8205d2a8f6f433a429ad72e094d617e">&#9670;&nbsp;</a></span>CLP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLP4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x3C </p>

</div>
</div>
<a id="ga1ac68ed297fff3a0b27ccd90a55b2f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac68ed297fff3a0b27ccd90a55b2f28">&#9670;&nbsp;</a></span>CLPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLPD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x34 </p>

</div>
</div>
<a id="gae959a34b13cf9ea0076fda72fcf4cf70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae959a34b13cf9ea0076fda72fcf4cf70">&#9670;&nbsp;</a></span>CLPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CLPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x38 </p>

</div>
</div>
<a id="gaadbb65d4dd1c34987caf4632f7674dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadbb65d4dd1c34987caf4632f7674dd1">&#9670;&nbsp;</a></span>CMD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CMD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMT Modulator Data Register Mark High, offset: 0x6 </p>

</div>
</div>
<a id="ga9c388250948760641b6e24886ebfd605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c388250948760641b6e24886ebfd605">&#9670;&nbsp;</a></span>CMD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CMD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMT Modulator Data Register Mark Low, offset: 0x7 </p>

</div>
</div>
<a id="ga63eadd8e8284c674163c9a0c7e33182e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63eadd8e8284c674163c9a0c7e33182e">&#9670;&nbsp;</a></span>CMD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CMD3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMT Modulator Data Register Space High, offset: 0x8 </p>

</div>
</div>
<a id="gadac134f6fa860ce95fa218a286ea09ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadac134f6fa860ce95fa218a286ea09ef">&#9670;&nbsp;</a></span>CMD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CMD4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMT Modulator Data Register Space Low, offset: 0x9 </p>

</div>
</div>
<a id="ga3fbfa42319981886e98899e3ee069f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fbfa42319981886e98899e3ee069f81">&#9670;&nbsp;</a></span>CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Power Timer Compare Register, offset: 0x8 </p>

</div>
</div>
<a id="gafabfe869c2da8a9974cac1da36481312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafabfe869c2da8a9974cac1da36481312">&#9670;&nbsp;</a></span>CNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CNR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Power Timer Counter Register, offset: 0xC </p>

</div>
</div>
<a id="ga3c6b2dbabce20880a5d35da93176e863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c6b2dbabce20880a5d35da93176e863">&#9670;&nbsp;</a></span>CnSC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CnSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel (n) Status and Control, array offset: 0xC, array step: 0x8 </p>

</div>
</div>
<a id="ga3c6b2dbabce20880a5d35da93176e863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c6b2dbabce20880a5d35da93176e863">&#9670;&nbsp;</a></span>CnSC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CnSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel (n) Status and Control, array offset: 0xC, array step: 0x8 </p>

</div>
</div>
<a id="ga6095a27d764d06750fc0d642e08f8b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6095a27d764d06750fc0d642e08f8b2a">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Counter, offset: 0x4 </p>

</div>
</div>
<a id="gabbc17ee9708ecdd4ddc9cb9e528bdbac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbc17ee9708ecdd4ddc9cb9e528bdbac">&#9670;&nbsp;</a></span>CnV <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CnV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel (n) Value, array offset: 0x10, array step: 0x8 </p>

</div>
</div>
<a id="gabbc17ee9708ecdd4ddc9cb9e528bdbac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbc17ee9708ecdd4ddc9cb9e528bdbac">&#9670;&nbsp;</a></span>CnV <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CnV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel (n) Value, array offset: 0x10, array step: 0x8 </p>

</div>
</div>
<a id="gae500c6dc990bd641d25e5aecc0f4cc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae500c6dc990bd641d25e5aecc0f4cc8d">&#9670;&nbsp;</a></span>COM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> COM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Register, offset: 0x30 </p>

</div>
</div>
<a id="ga26b6fa0ba5b755cebdc2e3457f8a5172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26b6fa0ba5b755cebdc2e3457f8a5172">&#9670;&nbsp;</a></span>COMBINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> COMBINE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Combine Channel Register, offset: 0x64 </p>

</div>
</div>
<a id="ga0c446648987aaee5bb2cd7c8a2e95519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c446648987aaee5bb2cd7c8a2e95519">&#9670;&nbsp;</a></span>COMP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> COMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 </p>

</div>
</div>
<a id="ga0c446648987aaee5bb2cd7c8a2e95519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c446648987aaee5bb2cd7c8a2e95519">&#9670;&nbsp;</a></span>COMP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> COMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 </p>

</div>
</div>
<a id="gad686089b74ad5ad8c1180f3a079a9dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad686089b74ad5ad8c1180f3a079a9dad">&#9670;&nbsp;</a></span>COMPARATOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   COMPARATOR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf0ce339042860625e784ddae3ef2e2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0ce339042860625e784ddae3ef2e2b7">&#9670;&nbsp;</a></span>COMPID <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> COMPID[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Component ID Register, array offset: 0xFF0, array step: 0x4 </p>

</div>
</div>
<a id="gaf0ce339042860625e784ddae3ef2e2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0ce339042860625e784ddae3ef2e2b7">&#9670;&nbsp;</a></span>COMPID <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> COMPID[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Component ID Register, array offset: 0xFF0, array step: 0x4 </p>

</div>
</div>
<a id="gaf0ce339042860625e784ddae3ef2e2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0ce339042860625e784ddae3ef2e2b7">&#9670;&nbsp;</a></span>COMPID <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> COMPID[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Component ID Register, array offset: 0xFF0, array step: 0x4 </p>

</div>
</div>
<a id="ga42f5a13cd52a3f76b0b20e3e7cb441b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f5a13cd52a3f76b0b20e3e7cb441b4">&#9670;&nbsp;</a></span>CONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CONF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configuration, offset: 0x84 </p>

</div>
</div>
<a id="ga60054d9772af540ff3d88432d724137f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60054d9772af540ff3d88432d724137f">&#9670;&nbsp;</a></span>CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CONTROL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Radio System Control, offset: 0x0 </p>

</div>
</div>
<a id="gac261669455e06852db0ce0e3f3c9dbaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac261669455e06852db0ce0e3f3c9dbaf">&#9670;&nbsp;</a></span>CONTROLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CONTROLS[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa35d8ef46eb486a961d6a3c4d5b3441f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa35d8ef46eb486a961d6a3c4d5b3441f">&#9670;&nbsp;</a></span>COPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> COPC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COP Control Register, offset: 0x1100 </p>

</div>
</div>
<a id="ga45871dc6c3e4ffdf7828eace65304449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45871dc6c3e4ffdf7828eace65304449">&#9670;&nbsp;</a></span>CORR_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CORR_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>802.15.4 DEMOD CORRELLATOR CONTROL, offset: 0x0 </p>

</div>
</div>
<a id="gab20545f6570ba4fbd88b12f2f32d6cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab20545f6570ba4fbd88b12f2f32d6cc4">&#9670;&nbsp;</a></span>CPO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CPO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Compute Operation Control Register, offset: 0x40 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control Register, offset: 0x0 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Control Register, offset: 0x10 </p>

</div>
</div>
<a id="ga02e7a916df429e8749930cda0f1bd9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02e7a916df429e8749930cda0f1bd9e3">&#9670;&nbsp;</a></span>CR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMP Control Register 0, offset: 0x0 </p>

</div>
</div>
<a id="gabdb5e2aed90a3a46151c8bb740665579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdb5e2aed90a3a46151c8bb740665579">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMP Control Register 1, offset: 0x1 </p>

</div>
</div>
<a id="gaa3551fcb405090c2db463490fc60d68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3551fcb405090c2db463490fc60d68f">&#9670;&nbsp;</a></span>CRC_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CRC_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC CONFIGURATION, offset: 0x6C </p>

</div>
</div>
<a id="ga66690862145d6060895768703d13fca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66690862145d6060895768703d13fca2">&#9670;&nbsp;</a></span>CRC_EC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CRC_EC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC ERROR CORRECTION MASK, offset: 0x34 </p>

</div>
</div>
<a id="gad7ce7811611e45ed3ec8d396b2d26efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ce7811611e45ed3ec8d396b2d26efd">&#9670;&nbsp;</a></span>CRC_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CRC_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC INITIALIZATION, offset: 0x70 </p>

</div>
</div>
<a id="ga07f5dd9c04ba87ea32b88eb657cc77c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07f5dd9c04ba87ea32b88eb657cc77c1">&#9670;&nbsp;</a></span>CRC_POLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CRC_POLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC POLYNOMIAL, offset: 0x74 </p>

</div>
</div>
<a id="ga369ba1df77882d845ed4ec1f5560bcf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga369ba1df77882d845ed4ec1f5560bcf5">&#9670;&nbsp;</a></span>CRC_RES_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CRC_RES_OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC RESULT, offset: 0x38 </p>

</div>
</div>
<a id="ga4cf9d46d19810bfef82bbebea82a8e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cf9d46d19810bfef82bbebea82a8e17">&#9670;&nbsp;</a></span>CRC_XOR_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CRC_XOR_OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC XOR OUT, offset: 0x78 </p>

</div>
</div>
<a id="ga9315e98334f920cf80beb9ee9ddbef76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9315e98334f920cf80beb9ee9ddbef76">&#9670;&nbsp;</a></span>CRCW_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CRCW_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC/WHITENER CONTROL, offset: 0x30 </p>

</div>
</div>
<a id="gab5d0eeb11a728846c639375a18225d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5d0eeb11a728846c639375a18225d1f">&#9670;&nbsp;</a></span>CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Control and Status, array offset: 0x101C, array step: 0x20 </p>

</div>
</div>
<a id="gab5d0eeb11a728846c639375a18225d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5d0eeb11a728846c639375a18225d1f">&#9670;&nbsp;</a></span>CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Control and Status, array offset: 0x101C, array step: 0x20 </p>

</div>
</div>
<a id="ga876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876dd0a8546697065f406b7543e27af2">&#9670;&nbsp;</a></span>CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Power Timer Control Status Register, offset: 0x0 </p>

</div>
</div>
<a id="ga90305b1c98db19c193acfe3f454523bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90305b1c98db19c193acfe3f454523bd">&#9670;&nbsp;</a></span>CTAR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTAR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 </p>

</div>
</div>
<a id="ga90305b1c98db19c193acfe3f454523bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90305b1c98db19c193acfe3f454523bd">&#9670;&nbsp;</a></span>CTAR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTAR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 </p>

</div>
</div>
<a id="ga8203e168b85b6c31c5b2bbda76d37e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8203e168b85b6c31c5b2bbda76d37e75">&#9670;&nbsp;</a></span>CTAR_SLAVE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTAR_SLAVE[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 </p>

</div>
</div>
<a id="ga8203e168b85b6c31c5b2bbda76d37e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8203e168b85b6c31c5b2bbda76d37e75">&#9670;&nbsp;</a></span>CTAR_SLAVE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTAR_SLAVE[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 </p>

</div>
</div>
<a id="gaaf2f183e562beab2996e31a6b2d1c795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf2f183e562beab2996e31a6b2d1c795">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control Register, offset: 0x34 </p>

</div>
</div>
<a id="ga15fc8d35f045f329b80c544bef35ff64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15fc8d35f045f329b80c544bef35ff64">&#9670;&nbsp;</a></span>CTRL <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART Control Register, offset: 0x8 </p>

</div>
</div>
<a id="ga9549c4cef02a58746721348d670e4672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9549c4cef02a58746721348d670e4672">&#9670;&nbsp;</a></span>CTRL <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB DWT Control Register, offset: 0x0 </p>

</div>
</div>
<a id="ga15fc8d35f045f329b80c544bef35ff64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15fc8d35f045f329b80c544bef35ff64">&#9670;&nbsp;</a></span>CTRL <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSCEIVER SEQUENCE MANAGER CONTROL, offset: 0x0 </p>

</div>
</div>
<a id="ga15fc8d35f045f329b80c544bef35ff64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15fc8d35f045f329b80c544bef35ff64">&#9670;&nbsp;</a></span>CTRL <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Digital Control, offset: 0x0 </p>

</div>
</div>
<a id="ga6f43672875b057d62bc254f0c9f8edab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f43672875b057d62bc254f0c9f8edab">&#9670;&nbsp;</a></span>CTUNE_CNT1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTUNE_CNT1_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Coarse Tune Counts 1 and 0, offset: 0x50 </p>

</div>
</div>
<a id="ga89f0e0f96f26f5ffc7a7906035fe7bd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89f0e0f96f26f5ffc7a7906035fe7bd5">&#9670;&nbsp;</a></span>CTUNE_CNT3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTUNE_CNT3_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Coarse Tune Counts 3 and 2, offset: 0x4C </p>

</div>
</div>
<a id="ga3f7fbf50d9de43caeb7d796a252dd5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f7fbf50d9de43caeb7d796a252dd5b1">&#9670;&nbsp;</a></span>CTUNE_CNT5_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTUNE_CNT5_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Coarse Tune Counts 5 and 4, offset: 0x48 </p>

</div>
</div>
<a id="ga35dff80103c89fcb6fd2e85297786dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35dff80103c89fcb6fd2e85297786dbd">&#9670;&nbsp;</a></span>CTUNE_CNT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTUNE_CNT6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Coarse Tune Count 6, offset: 0x44 </p>

</div>
</div>
<a id="gad7ca401f6b831aebf9dabab2c97c7bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ca401f6b831aebf9dabab2c97c7bb1">&#9670;&nbsp;</a></span>CTUNE_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTUNE_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Coarse Tune Control, offset: 0x40 </p>

</div>
</div>
<a id="gab4139cc9257211b9af4f5d93b0ed1b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4139cc9257211b9af4f5d93b0ed1b21">&#9670;&nbsp;</a></span>CTUNE_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTUNE_RES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Coarse Tune Results, offset: 0x54 </p>

</div>
</div>
<a id="ga2d627dfbb5d8e62f8f348b985b91b670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d627dfbb5d8e62f8f348b985b91b670">&#9670;&nbsp;</a></span>CTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTX[14]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Context Register, array offset: 0x100, array step: 0x4 </p>

</div>
</div>
<a id="gab69f073a5103823855dfa98e8b75ec9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab69f073a5103823855dfa98e8b75ec9c">&#9670;&nbsp;</a></span>CV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CV1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Compare Value Registers, offset: 0x18 </p>

</div>
</div>
<a id="gaa6d0c2c2ba809736fd08737b76334280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6d0c2c2ba809736fd08737b76334280">&#9670;&nbsp;</a></span>CV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CV2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Compare Value Registers, offset: 0x1C </p>

</div>
</div>
<a id="gad4fcb6f0bd4cbbc890593eeb21152a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4fcb6f0bd4cbbc890593eeb21152a92">&#9670;&nbsp;</a></span>CVAL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Current Timer Value Register, array offset: 0x104, array step: 0x10 </p>

</div>
</div>
<a id="gad4fcb6f0bd4cbbc890593eeb21152a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4fcb6f0bd4cbbc890593eeb21152a92">&#9670;&nbsp;</a></span>CVAL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Current Timer Value Register, array offset: 0x104, array step: 0x10 </p>

</div>
</div>
<a id="gaf62dddb200b4a0fba7e41e99d85a6078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf62dddb200b4a0fba7e41e99d85a6078">&#9670;&nbsp;</a></span>CW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Written Register, offset: 0x40 </p>

</div>
</div>
<a id="ga6c0edcafd91c3baa698617799de6ec35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c0edcafd91c3baa698617799de6ec35">&#9670;&nbsp;</a></span>D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Data I/O register, offset: 0x4 </p>

</div>
</div>
<a id="ga67ee6ed882d48b23ff9b82a947a1e2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67ee6ed882d48b23ff9b82a947a1e2ea">&#9670;&nbsp;</a></span>DACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DACCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Control Register, offset: 0x4 </p>

</div>
</div>
<a id="ga706b944a77eb19423f60d87e3f7facbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga706b944a77eb19423f60d87e3f7facbf">&#9670;&nbsp;</a></span>DADDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Destination Address, array offset: 0x1010, array step: 0x20 </p>

</div>
</div>
<a id="ga706b944a77eb19423f60d87e3f7facbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga706b944a77eb19423f60d87e3f7facbf">&#9670;&nbsp;</a></span>DADDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Destination Address, array offset: 0x1010, array step: 0x20 </p>

</div>
</div>
<a id="ga65d6f7fe9fcea43bf48cfc643136fdab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65d6f7fe9fcea43bf48cfc643136fdab">&#9670;&nbsp;</a></span>DAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DAT[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga54cb6b41986c241ca85af803e9cd6101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54cb6b41986c241ca85af803e9cd6101">&#9670;&nbsp;</a></span>DATA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART Data Register, offset: 0xC </p>

</div>
</div>
<a id="ga54cb6b41986c241ca85af803e9cd6101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54cb6b41986c241ca85af803e9cd6101">&#9670;&nbsp;</a></span>DATA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSI DATA Register, offset: 0x4 </p>

</div>
</div>
<a id="ga4ded444ccd2e1316a3c7bb1da7705086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ded444ccd2e1316a3c7bb1da7705086">&#9670;&nbsp;</a></span>DATA_PADDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DATA_PADDING</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Data Padding, offset: 0x4 </p>

</div>
</div>
<a id="gab715ae4b8d7a52b050b97bb1048fc2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab715ae4b8d7a52b050b97bb1048fc2a2">&#9670;&nbsp;</a></span>DATH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DATH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Data High Register, array offset: 0x1, array step: 0x2 </p>

</div>
</div>
<a id="gab715ae4b8d7a52b050b97bb1048fc2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab715ae4b8d7a52b050b97bb1048fc2a2">&#9670;&nbsp;</a></span>DATH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DATH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Data High Register, array offset: 0x1, array step: 0x2 </p>

</div>
</div>
<a id="ga2727b3fe1ebf5d8aa026f51a4857e293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2727b3fe1ebf5d8aa026f51a4857e293">&#9670;&nbsp;</a></span>DATL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DATL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Data Low Register, array offset: 0x0, array step: 0x2 </p>

</div>
</div>
<a id="ga2727b3fe1ebf5d8aa026f51a4857e293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2727b3fe1ebf5d8aa026f51a4857e293">&#9670;&nbsp;</a></span>DATL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DATL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Data Low Register, array offset: 0x0, array step: 0x2 </p>

</div>
</div>
<a id="ga6d9bc1706f67a1a4f62e3cca7c1533d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d9bc1706f67a1a4f62e3cca7c1533d8">&#9670;&nbsp;</a></span>DC_RESID_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DC_RESID_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DC Residual Control, offset: 0x1D4 </p>

</div>
</div>
<a id="ga4abb4ab598fbc6f3863cc476bfd1c489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4abb4ab598fbc6f3863cc476bfd1c489">&#9670;&nbsp;</a></span>DC_RESID_EST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DC_RESID_EST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DC Residual Estimate, offset: 0x1D8 </p>

</div>
</div>
<a id="ga37c9d7181170ae42cdd3f3015ccaa111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c9d7181170ae42cdd3f3015ccaa111">&#9670;&nbsp;</a></span>DCHPRI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x103 </p>

</div>
</div>
<a id="gaf3a2877c556f586face2959ad88d8349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3a2877c556f586face2959ad88d8349">&#9670;&nbsp;</a></span>DCHPRI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x102 </p>

</div>
</div>
<a id="gacc170f4c29e6e83f6abb9f835b04b32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc170f4c29e6e83f6abb9f835b04b32a">&#9670;&nbsp;</a></span>DCHPRI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x101 </p>

</div>
</div>
<a id="gac549f134c2167ee60b0ea44e0e1fef9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac549f134c2167ee60b0ea44e0e1fef9e">&#9670;&nbsp;</a></span>DCHPRI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel n Priority Register, offset: 0x100 </p>

</div>
</div>
<a id="gae9351985bc2909b346b1e431f69c674d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9351985bc2909b346b1e431f69c674d">&#9670;&nbsp;</a></span>DCOC_BBA_STEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_BBA_STEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC BBA DAC Step, offset: 0x10C </p>

</div>
</div>
<a id="gacb595a183f364425d9a69c94f4426bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb595a183f364425d9a69c94f4426bdd">&#9670;&nbsp;</a></span>DCOC_CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_CAL[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Calibration Result, array offset: 0x180, array step: 0x4 </p>

</div>
</div>
<a id="gaad4f863746549754614bf2610584856c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad4f863746549754614bf2610584856c">&#9670;&nbsp;</a></span>DCOC_CAL_ALPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_CAL_ALPHA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Calibration Alpha, offset: 0x168 </p>

</div>
</div>
<a id="ga919f6bc9cac8f7d85e1fdb1c6e86bb13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga919f6bc9cac8f7d85e1fdb1c6e86bb13">&#9670;&nbsp;</a></span>DCOC_CAL_BETA_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_CAL_BETA_I</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Calibration Beta I, offset: 0x170 </p>

</div>
</div>
<a id="ga50e894a692d2020d708ad16b06f779d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50e894a692d2020d708ad16b06f779d7">&#9670;&nbsp;</a></span>DCOC_CAL_BETA_Q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_CAL_BETA_Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Calibration Beta Q, offset: 0x16C </p>

</div>
</div>
<a id="ga7f6cce946c1e1f56e0f094b3b46a2961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f6cce946c1e1f56e0f094b3b46a2961">&#9670;&nbsp;</a></span>DCOC_CAL_GAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_CAL_GAIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Calibration Gain, offset: 0x34 </p>

</div>
</div>
<a id="ga3467a2a02abd1d1d2c9dac24c8524d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3467a2a02abd1d1d2c9dac24c8524d2a">&#9670;&nbsp;</a></span>DCOC_CAL_GAMMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_CAL_GAMMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Calibration Gamma, offset: 0x174 </p>

</div>
</div>
<a id="ga440f86bf9d447297a4fe5da8597f962e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga440f86bf9d447297a4fe5da8597f962e">&#9670;&nbsp;</a></span>DCOC_CAL_IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_CAL_IIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Calibration IIR, offset: 0x178 </p>

</div>
</div>
<a id="gafb017081073fd6b98471c7cacee6e36d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb017081073fd6b98471c7cacee6e36d">&#9670;&nbsp;</a></span>DCOC_CAL_RCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_CAL_RCP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Calibration Reciprocals, offset: 0x40 </p>

</div>
</div>
<a id="ga1a59e2706e8c6717aa0baa159548324e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a59e2706e8c6717aa0baa159548324e">&#9670;&nbsp;</a></span>DCOC_CTRL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_CTRL_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Control 0, offset: 0x24 </p>

</div>
</div>
<a id="gae854da6335646d50cb4473c71f167421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae854da6335646d50cb4473c71f167421">&#9670;&nbsp;</a></span>DCOC_CTRL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_CTRL_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Control 1, offset: 0x28 </p>

</div>
</div>
<a id="ga5ca939a066697015ca588c5da94dad9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ca939a066697015ca588c5da94dad9d">&#9670;&nbsp;</a></span>DCOC_DAC_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_DAC_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC DAC Initialization, offset: 0x2C </p>

</div>
</div>
<a id="ga632fa880d2d1dec5b8a52d90760e13f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga632fa880d2d1dec5b8a52d90760e13f2">&#9670;&nbsp;</a></span>DCOC_DC_EST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_DC_EST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC DC Estimate, offset: 0x3C </p>

</div>
</div>
<a id="gad80263ebb213df63fa111d5b8a711dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad80263ebb213df63fa111d5b8a711dbd">&#9670;&nbsp;</a></span>DCOC_DIG_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_DIG_MAN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Digital Correction Manual Override, offset: 0x30 </p>

</div>
</div>
<a id="gab32f649f98d49ae97e97e84e20ff1720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab32f649f98d49ae97e97e84e20ff1720">&#9670;&nbsp;</a></span>DCOC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_OFFSET[27]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Offset, array offset: 0xA0, array step: 0x4 </p>

</div>
</div>
<a id="ga785d8520af0ae035c2e76c881112e9ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga785d8520af0ae035c2e76c881112e9ac">&#9670;&nbsp;</a></span>DCOC_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC Status, offset: 0x38 </p>

</div>
</div>
<a id="ga13f8d8344be04fabd9b70f41dd5870db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13f8d8344be04fabd9b70f41dd5870db">&#9670;&nbsp;</a></span>DCOC_TZA_STEP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_TZA_STEP_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC TZA DAC Step 0, offset: 0x110 </p>

</div>
</div>
<a id="ga6275d40c7fa2e978cc73fbe118fc6e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6275d40c7fa2e978cc73fbe118fc6e16">&#9670;&nbsp;</a></span>DCOC_TZA_STEP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_TZA_STEP_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC TZA DAC Step 1, offset: 0x114 </p>

</div>
</div>
<a id="ga5fed285ceff7ba84b0daab4f551ed11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fed285ceff7ba84b0daab4f551ed11e">&#9670;&nbsp;</a></span>DCOC_TZA_STEP_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_TZA_STEP_10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC TZA DAC Step 10, offset: 0x138 </p>

</div>
</div>
<a id="gaa118157263bbb7c2eebf37993c0f724a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa118157263bbb7c2eebf37993c0f724a">&#9670;&nbsp;</a></span>DCOC_TZA_STEP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_TZA_STEP_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC TZA DAC Step 2, offset: 0x118 </p>

</div>
</div>
<a id="ga7e8993cab8accca3a3fe4ed2d12015ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e8993cab8accca3a3fe4ed2d12015ad">&#9670;&nbsp;</a></span>DCOC_TZA_STEP_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_TZA_STEP_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC TZA DAC Step 3, offset: 0x11C </p>

</div>
</div>
<a id="gaa3dd76d7f56ff81b1a2502286c9c1dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3dd76d7f56ff81b1a2502286c9c1dd0">&#9670;&nbsp;</a></span>DCOC_TZA_STEP_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_TZA_STEP_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC TZA DAC Step 4, offset: 0x120 </p>

</div>
</div>
<a id="gaefd1fa266e3c92058d9c87da56802865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefd1fa266e3c92058d9c87da56802865">&#9670;&nbsp;</a></span>DCOC_TZA_STEP_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_TZA_STEP_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC TZA DAC Step 5, offset: 0x124 </p>

</div>
</div>
<a id="ga59d2e74f7fc2ee275f84885c8ab236de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59d2e74f7fc2ee275f84885c8ab236de">&#9670;&nbsp;</a></span>DCOC_TZA_STEP_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_TZA_STEP_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC TZA DAC Step 6, offset: 0x128 </p>

</div>
</div>
<a id="ga82c56b576343f5d3e8565166e405eec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82c56b576343f5d3e8565166e405eec5">&#9670;&nbsp;</a></span>DCOC_TZA_STEP_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_TZA_STEP_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC TZA DAC Step 7, offset: 0x12C </p>

</div>
</div>
<a id="ga711f5d817ba928dcf4f8a85d29f3f77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga711f5d817ba928dcf4f8a85d29f3f77b">&#9670;&nbsp;</a></span>DCOC_TZA_STEP_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_TZA_STEP_8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC TZA DAC Step 5, offset: 0x130 </p>

</div>
</div>
<a id="ga4e5ff40b9717c07c0e786436ea319758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e5ff40b9717c07c0e786436ea319758">&#9670;&nbsp;</a></span>DCOC_TZA_STEP_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_TZA_STEP_9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCOC TZA DAC Step 9, offset: 0x134 </p>

</div>
</div>
<a id="gaac2903bacab8fcf44f874fdf81efad8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac2903bacab8fcf44f874fdf81efad8c">&#9670;&nbsp;</a></span>DELAY_MATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DELAY_MATCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Delay Matching, offset: 0x3C </p>

</div>
</div>
<a id="gac731ad5635ca4bf89e48c2a9e2547877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac731ad5635ca4bf89e48c2a9e2547877">&#9670;&nbsp;</a></span>DEVICEARCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DEVICEARCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Architecture Register, offset: 0xFBC </p>

</div>
</div>
<a id="gaf02c1de4dc7a10addebde14fb6e4fa40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02c1de4dc7a10addebde14fb6e4fa40">&#9670;&nbsp;</a></span>DEVICECFG <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DEVICECFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Configuration Register, offset: 0xFC8 </p>

</div>
</div>
<a id="gaf02c1de4dc7a10addebde14fb6e4fa40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02c1de4dc7a10addebde14fb6e4fa40">&#9670;&nbsp;</a></span>DEVICECFG <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DEVICECFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Configuration Register, offset: 0xFC8 </p>

</div>
</div>
<a id="gafbfc4df5e76d5106a7e22475e477a468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbfc4df5e76d5106a7e22475e477a468">&#9670;&nbsp;</a></span>DEVICETYPID <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DEVICETYPID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Type Identifier Register, offset: 0xFCC </p>

</div>
</div>
<a id="gafbfc4df5e76d5106a7e22475e477a468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbfc4df5e76d5106a7e22475e477a468">&#9670;&nbsp;</a></span>DEVICETYPID <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DEVICETYPID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Type Identifier Register, offset: 0xFCC </p>

</div>
</div>
<a id="gaaf4688b8f7f29be9b9c2bb2154d067dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf4688b8f7f29be9b9c2bb2154d067dc">&#9670;&nbsp;</a></span>DFT_OBSV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DFT_OBSV_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog DFT Observation Register 1, offset: 0x30 </p>

</div>
</div>
<a id="ga9c6caa2194d8b44c4cdff06b8cfcd8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c6caa2194d8b44c4cdff06b8cfcd8b2">&#9670;&nbsp;</a></span>DFT_OBSV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DFT_OBSV_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog DFT Observation Register 2, offset: 0x34 </p>

</div>
</div>
<a id="ga52440ec79d39edd20b757a86193f03e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52440ec79d39edd20b757a86193f03e0">&#9670;&nbsp;</a></span>DFT_PATTERN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DFT_PATTERN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX DFT Modulation Pattern, offset: 0x18 </p>

</div>
</div>
<a id="gadf082fdeed70ba0ae69108d9f081ffcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf082fdeed70ba0ae69108d9f081ffcd">&#9670;&nbsp;</a></span>DLAST_SGA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DLAST_SGA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 </p>

</div>
</div>
<a id="gadf082fdeed70ba0ae69108d9f081ffcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf082fdeed70ba0ae69108d9f081ffcd">&#9670;&nbsp;</a></span>DLAST_SGA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DLAST_SGA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 </p>

</div>
</div>
<a id="ga87df1a716c395b3f3474710e434e41dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87df1a716c395b3f3474710e434e41dc">&#9670;&nbsp;</a></span>DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMT Direct Memory Access Register, offset: 0xB </p>

</div>
</div>
<a id="ga149f5d52c5bd6d6d3eca599db80ad5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga149f5d52c5bd6d6d3eca599db80ad5db">&#9670;&nbsp;</a></span>DMA_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMA_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSCEIVER DMA CONTROL, offset: 0x14 </p>

</div>
</div>
<a id="gab7d3186bd28d1c5af25908b74bdb1c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7d3186bd28d1c5af25908b74bdb1c67">&#9670;&nbsp;</a></span>DMA_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMA_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSCEIVER DMA DATA, offset: 0x18 </p>

</div>
</div>
<a id="ga1cd05224fedad4b18ec18af04700e5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cd05224fedad4b18ec18af04700e5b2">&#9670;&nbsp;</a></span>DOFF <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 </p>

</div>
</div>
<a id="ga1cd05224fedad4b18ec18af04700e5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cd05224fedad4b18ec18af04700e5b2">&#9670;&nbsp;</a></span>DOFF <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 </p>

</div>
</div>
<a id="gaa90669e9b10301bd4807a49caabe64c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa90669e9b10301bd4807a49caabe64c0">&#9670;&nbsp;</a></span>DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Size Register, offset: 0x10 </p>

</div>
</div>
<a id="gadef3ca76f09900f20526b6c5c1be7018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadef3ca76f09900f20526b6c5c1be7018">&#9670;&nbsp;</a></span>DSM_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DSM_CONTROL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Deep Sleep Timer Control, offset: 0x104 </p>

</div>
</div>
<a id="ga15137aabeb9b8126fa70114b7266bbd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15137aabeb9b8126fa70114b7266bbd5">&#9670;&nbsp;</a></span>DSM_CTRL <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DSM_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSM CONTROL, offset: 0x40 </p>

</div>
</div>
<a id="ga15137aabeb9b8126fa70114b7266bbd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15137aabeb9b8126fa70114b7266bbd5">&#9670;&nbsp;</a></span>DSM_CTRL <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DSM_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSM CONTROL, offset: 0x40 </p>

</div>
</div>
<a id="ga15137aabeb9b8126fa70114b7266bbd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15137aabeb9b8126fa70114b7266bbd5">&#9670;&nbsp;</a></span>DSM_CTRL <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DSM_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSM CONTROL, offset: 0x4C </p>

</div>
</div>
<a id="gadffe1dc893399a297c5014507a5caa4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadffe1dc893399a297c5014507a5caa4a">&#9670;&nbsp;</a></span>DSM_OSC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DSM_OSC_OFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Deep Sleep Wakeup Time Offset, offset: 0x108 </p>

</div>
</div>
<a id="ga3a22682e0d13946501bd1807f3f378a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a22682e0d13946501bd1807f3f378a7">&#9670;&nbsp;</a></span>DSM_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DSM_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLE DSM STATUS, offset: 0x604 </p>

</div>
</div>
<a id="ga375160dd6f1a58b9c1a32061df4ce38e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga375160dd6f1a58b9c1a32061df4ce38e">&#9670;&nbsp;</a></span>DSM_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DSM_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Deep Sleep Timer, offset: 0x100 </p>

</div>
</div>
<a id="ga1907fadea402950daedf0f78164d3f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1907fadea402950daedf0f78164d3f63">&#9670;&nbsp;</a></span>DTEST_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DTEST_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DIGITAL TEST MUX CONTROL, offset: 0x1C </p>

</div>
</div>
<a id="gab1dfc82f353e72c947436b1447d475d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1dfc82f353e72c947436b1447d475d7">&#9670;&nbsp;</a></span>DUAL_PAN_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DUAL_PAN_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUAL PAN CONTROL, offset: 0x60 </p>

</div>
</div>
<a id="gacccd3cb72202ffd877ca501f0047d032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacccd3cb72202ffd877ca501f0047d032">&#9670;&nbsp;</a></span>EARS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> EARS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Asynchronous Request in Stop Register, offset: 0x44 </p>

</div>
</div>
<a id="ga12046d2ab6e0818c9c11b4e96d66a2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12046d2ab6e0818c9c11b4e96d66a2e0">&#9670;&nbsp;</a></span>EEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> EEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Error Interrupt Register, offset: 0x14 </p>

</div>
</div>
<a id="gaac06d88aa5b4df903419761daf9d9253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac06d88aa5b4df903419761daf9d9253">&#9670;&nbsp;</a></span>EL_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> EL_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHY EARLY/LATE CONFIGURATION REGISTER, offset: 0x28 </p>

</div>
</div>
<a id="ga605ea7ecd55a2011e5457c14bb9fd474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga605ea7ecd55a2011e5457c14bb9fd474">&#9670;&nbsp;</a></span>END_OF_SEQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> END_OF_SEQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM END OF SEQUENCE, offset: 0x4 </p>

</div>
</div>
<a id="gac9fe15b40f03bc93a625627618b7b716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9fe15b40f03bc93a625627618b7b716">&#9670;&nbsp;</a></span>ENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ENT[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Entropy Read Register, array offset: 0x40, array step: 0x4 </p>

</div>
</div>
<a id="gab4d8f70e72a5bd04da9248587c74feaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4d8f70e72a5bd04da9248587c74feaf">&#9670;&nbsp;</a></span>ENTRY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ENTRY[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Entry, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="ga2113e9581c43022c6c940eea384f49f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2113e9581c43022c6c940eea384f49f7">&#9670;&nbsp;</a></span>ERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ERQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Request Register, offset: 0xC </p>

</div>
</div>
<a id="ga6f69896b68c911026a7b60170918a560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f69896b68c911026a7b60170918a560">&#9670;&nbsp;</a></span>ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Register, offset: 0x2C </p>

</div>
</div>
<a id="ga80b8bfa41d30c891884904851a949a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80b8bfa41d30c891884904851a949a12">&#9670;&nbsp;</a></span>ES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Status Register, offset: 0x4 </p>

</div>
</div>
<a id="ga851b0ac337cf855f7616148a17f9411e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851b0ac337cf855f7616148a17f9411e">&#9670;&nbsp;</a></span>ESTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ESTA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Status Register, offset: 0x4C </p>

</div>
</div>
<a id="gaad67ce3ff066e72f66a7e8896533c328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad67ce3ff066e72f66a7e8896533c328">&#9670;&nbsp;</a></span>EVENT_TMR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> EVENT_TMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EVENT TIMER, offset: 0x4 </p>

</div>
</div>
<a id="gaad67ce3ff066e72f66a7e8896533c328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad67ce3ff066e72f66a7e8896533c328">&#9670;&nbsp;</a></span>EVENT_TMR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> EVENT_TMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EVENT TIMER, offset: 0x4 </p>

</div>
</div>
<a id="gaad67ce3ff066e72f66a7e8896533c328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad67ce3ff066e72f66a7e8896533c328">&#9670;&nbsp;</a></span>EVENT_TMR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> EVENT_TMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EVENT TIMER, offset: 0x8 </p>

</div>
</div>
<a id="ga59168eda4690de8b4b61d6b940d010a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59168eda4690de8b4b61d6b940d010a6">&#9670;&nbsp;</a></span>F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Frequency Divider register, offset: 0x1 </p>

</div>
</div>
<a id="ga07810538c8d6aba73ee3dd0c573256c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07810538c8d6aba73ee3dd0c573256c7">&#9670;&nbsp;</a></span>F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> F1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Flag 1 register, offset: 0x5 </p>

</div>
</div>
<a id="ga8390d51184687794c312ac5148cc9e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8390d51184687794c312ac5148cc9e2b">&#9670;&nbsp;</a></span>F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> F2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Flag 2 register, offset: 0x6 </p>

</div>
</div>
<a id="ga9830952a98862ed103ad0cff61b77bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9830952a98862ed103ad0cff61b77bb5">&#9670;&nbsp;</a></span>F3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> F3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Flag 3 register, offset: 0x7 </p>

</div>
</div>
<a id="ga079c2b224370098d9da48cef6978c943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga079c2b224370098d9da48cef6978c943">&#9670;&nbsp;</a></span>FACSN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FACSN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Access Segment Number Register, offset: 0x2B </p>

</div>
</div>
<a id="ga3fd936f25aa393bfdb6b3d68e4b7687b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fd936f25aa393bfdb6b3d68e4b7687b">&#9670;&nbsp;</a></span>FACSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FACSS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Access Segment Size Register, offset: 0x28 </p>

</div>
</div>
<a id="gaf1c3050f2a7b240cf05c7145d8476558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1c3050f2a7b240cf05c7145d8476558">&#9670;&nbsp;</a></span>FAD_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FAD_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FAD CONTROL, offset: 0x24 </p>

</div>
</div>
<a id="ga5246aa2526c89e984817a8ade4a759f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5246aa2526c89e984817a8ade4a759f7">&#9670;&nbsp;</a></span>FAD_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FAD_THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FAD CORRELATOR THRESHOLD, offset: 0x14 </p>

</div>
</div>
<a id="gae78850c37933e8a299403656b696bb54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae78850c37933e8a299403656b696bb54">&#9670;&nbsp;</a></span>FAST_CTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FAST_CTRL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM FAST WARMUP CONTROL REGISTER 1, offset: 0x28 </p>

</div>
</div>
<a id="ga108d8578b256609d13986583fcf6edd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga108d8578b256609d13986583fcf6edd7">&#9670;&nbsp;</a></span>FAST_CTRL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FAST_CTRL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM FAST WARMUP CONTROL REGISTER 2, offset: 0x2C </p>

</div>
</div>
<a id="ga339e554f6ce0e1633a1e07f5ee9fd2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga339e554f6ce0e1633a1e07f5ee9fd2ca">&#9670;&nbsp;</a></span>FCCOB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0x7 </p>

</div>
</div>
<a id="ga3b45993d28df53171645290c45bdb55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b45993d28df53171645290c45bdb55c">&#9670;&nbsp;</a></span>FCCOB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0x6 </p>

</div>
</div>
<a id="ga70dba78a9955734512a852eeea205781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70dba78a9955734512a852eeea205781">&#9670;&nbsp;</a></span>FCCOB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0x5 </p>

</div>
</div>
<a id="ga9a966008c6b3e9777985b820a50c7634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a966008c6b3e9777985b820a50c7634">&#9670;&nbsp;</a></span>FCCOB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0x4 </p>

</div>
</div>
<a id="gadfd02f97965934a771d87e054c1fde3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfd02f97965934a771d87e054c1fde3e">&#9670;&nbsp;</a></span>FCCOB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0xB </p>

</div>
</div>
<a id="ga94dea30a2694ee7f503572038ba68249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94dea30a2694ee7f503572038ba68249">&#9670;&nbsp;</a></span>FCCOB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0xA </p>

</div>
</div>
<a id="ga7355e1e5bbdc6795f789840a8b281087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7355e1e5bbdc6795f789840a8b281087">&#9670;&nbsp;</a></span>FCCOB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0x9 </p>

</div>
</div>
<a id="ga4fa927e3370c85b13ea9ad67312d3ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fa927e3370c85b13ea9ad67312d3ec1">&#9670;&nbsp;</a></span>FCCOB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0x8 </p>

</div>
</div>
<a id="ga02485b6c951602d1fc7bc5c4ffc13994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02485b6c951602d1fc7bc5c4ffc13994">&#9670;&nbsp;</a></span>FCCOB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0xF </p>

</div>
</div>
<a id="gadfbc3fe490e0f3d6d67facdc8e0d3497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfbc3fe490e0f3d6d67facdc8e0d3497">&#9670;&nbsp;</a></span>FCCOB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0xE </p>

</div>
</div>
<a id="ga1b1815ddd62683aeabdeac281ff2b4e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b1815ddd62683aeabdeac281ff2b4e9">&#9670;&nbsp;</a></span>FCCOBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0xD </p>

</div>
</div>
<a id="ga547577f975c70d66760366cc120462b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga547577f975c70d66760366cc120462b0">&#9670;&nbsp;</a></span>FCCOBB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOBB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0xC </p>

</div>
</div>
<a id="ga1b5282422d8bb162cd742775e5f9864f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b5282422d8bb162cd742775e5f9864f">&#9670;&nbsp;</a></span>FCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FCFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Configuration Register 1, offset: 0x104C </p>

</div>
</div>
<a id="ga48581edecb6a9421e0e159dca5bf8c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48581edecb6a9421e0e159dca5bf8c8c">&#9670;&nbsp;</a></span>FCFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FCFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Configuration Register 2, offset: 0x1050 </p>

</div>
</div>
<a id="ga06f204f3d6e31fa8b5c3af07bc098278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f204f3d6e31fa8b5c3af07bc098278">&#9670;&nbsp;</a></span>FCNFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCNFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Configuration Register, offset: 0x1 </p>

</div>
</div>
<a id="gafd5a884a462a6723edaced63ba23ba4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd5a884a462a6723edaced63ba23ba4e">&#9670;&nbsp;</a></span>FCT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FCT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 </p>

</div>
</div>
<a id="gafd5a884a462a6723edaced63ba23ba4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd5a884a462a6723edaced63ba23ba4e">&#9670;&nbsp;</a></span>FCT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FCT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 </p>

</div>
</div>
<a id="gab3db5c9bf57d375cccc754a80757cb80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3db5c9bf57d375cccc754a80757cb80">&#9670;&nbsp;</a></span>FIFOSTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FIFOSTA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Status Register, offset: 0x7C0 </p>

</div>
</div>
<a id="gafbd6f1eb8283eca63c4ea3c3d657f149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbd6f1eb8283eca63c4ea3c3d657f149">&#9670;&nbsp;</a></span>FILT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FILT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Pin Filter 1 register, offset: 0x8 </p>

</div>
</div>
<a id="ga5704aaa9940312ccd60ee44f31932094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5704aaa9940312ccd60ee44f31932094">&#9670;&nbsp;</a></span>FILT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FILT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Pin Filter 2 register, offset: 0x9 </p>

</div>
</div>
<a id="ga4db3bd27e96389911d0d4b7f88f56f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4db3bd27e96389911d0d4b7f88f56f67">&#9670;&nbsp;</a></span>FILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FILTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Control, offset: 0x78 </p>

</div>
</div>
<a id="gabd923b84e4cb7edfbfa59c246f2a232a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd923b84e4cb7edfbfa59c246f2a232a">&#9670;&nbsp;</a></span>FILTERFAIL_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FILTERFAIL_CODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER FAIL CODE, offset: 0x80 </p>

</div>
</div>
<a id="gae7fbeaa986ae874c8c93bb71ba6ced25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7fbeaa986ae874c8c93bb71ba6ced25">&#9670;&nbsp;</a></span>FLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FLOW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB Flow Register, offset: 0x8 </p>

</div>
</div>
<a id="ga1150d16f9855062058c3b12511dcd188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1150d16f9855062058c3b12511dcd188">&#9670;&nbsp;</a></span>FLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FLT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Programmable Input Glitch Filter Register, offset: 0x6 </p>

</div>
</div>
<a id="ga4a588e9f6d971bfa0ec727d08935c72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a588e9f6d971bfa0ec727d08935c72e">&#9670;&nbsp;</a></span>FOPT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FOPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Option Register, offset: 0x3 </p>

</div>
</div>
<a id="ga4a588e9f6d971bfa0ec727d08935c72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a588e9f6d971bfa0ec727d08935c72e">&#9670;&nbsp;</a></span>FOPT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FOPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-volatile Flash Option Register, offset: 0xD </p>

</div>
</div>
<a id="ga366faa2333304f3085d824a6b21d6f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga366faa2333304f3085d824a6b21d6f43">&#9670;&nbsp;</a></span>FPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMP Filter Period Register, offset: 0x2 </p>

</div>
</div>
<a id="ga85880705c28fcc199112e1ed40773677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85880705c28fcc199112e1ed40773677">&#9670;&nbsp;</a></span>FPROT0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Program Flash Protection Registers, offset: 0x13 </p>

</div>
</div>
<a id="ga060054d1f5f54bb8a55d0eeb7cd8ae29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga060054d1f5f54bb8a55d0eeb7cd8ae29">&#9670;&nbsp;</a></span>FPROT0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-volatile P-Flash Protection 0 - High Register, offset: 0xB </p>

</div>
</div>
<a id="ga76768ab2e99c7ff366200d94db19eeea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76768ab2e99c7ff366200d94db19eeea">&#9670;&nbsp;</a></span>FPROT1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Program Flash Protection Registers, offset: 0x12 </p>

</div>
</div>
<a id="gae00ef9e85bce41b17b8c85e226bfeadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae00ef9e85bce41b17b8c85e226bfeadb">&#9670;&nbsp;</a></span>FPROT1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA </p>

</div>
</div>
<a id="ga9c86520f3dd610ad464ad0a595a761a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c86520f3dd610ad464ad0a595a761a9">&#9670;&nbsp;</a></span>FPROT2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Program Flash Protection Registers, offset: 0x11 </p>

</div>
</div>
<a id="gae87543688ebb5c30285916eaa270c014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae87543688ebb5c30285916eaa270c014">&#9670;&nbsp;</a></span>FPROT2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 </p>

</div>
</div>
<a id="gacb3c733a52a45ab759f6a6d76d59b86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb3c733a52a45ab759f6a6d76d59b86c">&#9670;&nbsp;</a></span>FPROT3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Program Flash Protection Registers, offset: 0x10 </p>

</div>
</div>
<a id="gae95f76fe298558644b1a5c8acc1cdf3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae95f76fe298558644b1a5c8acc1cdf3a">&#9670;&nbsp;</a></span>FPROT3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 </p>

</div>
</div>
<a id="gaa718581f0b76b6ae46e8946e37965e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa718581f0b76b6ae46e8946e37965e02">&#9670;&nbsp;</a></span>FRQCNT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FRQCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Count Register, offset: 0x1C </p>

</div>
</div>
<a id="gaa718581f0b76b6ae46e8946e37965e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa718581f0b76b6ae46e8946e37965e02">&#9670;&nbsp;</a></span>FRQCNT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FRQCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Count Register, offset: 0x1C </p>

</div>
</div>
<a id="ga0505b09e6b0d23bc18710642396169b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0505b09e6b0d23bc18710642396169b8">&#9670;&nbsp;</a></span>FRQMAX <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FRQMAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Count Maximum Limit Register, offset: 0x1C </p>

</div>
</div>
<a id="ga0505b09e6b0d23bc18710642396169b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0505b09e6b0d23bc18710642396169b8">&#9670;&nbsp;</a></span>FRQMAX <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FRQMAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Count Maximum Limit Register, offset: 0x1C </p>

</div>
</div>
<a id="ga71b13ae58847819182ae1c110ab1816c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71b13ae58847819182ae1c110ab1816c">&#9670;&nbsp;</a></span>FRQMIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FRQMIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Count Minimum Limit Register, offset: 0x18 </p>

</div>
</div>
<a id="ga9c289cf99054de8442c0847062613f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c289cf99054de8442c0847062613f18">&#9670;&nbsp;</a></span>FSEC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Security Register, offset: 0x2 </p>

</div>
</div>
<a id="ga9c289cf99054de8442c0847062613f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c289cf99054de8442c0847062613f18">&#9670;&nbsp;</a></span>FSEC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-volatile Flash Security Register, offset: 0xC </p>

</div>
</div>
<a id="ga50bb587fcfdddaa49c5aeb23d941c550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50bb587fcfdddaa49c5aeb23d941c550">&#9670;&nbsp;</a></span>FSK_SCALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FSK_SCALE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX FSK Modulation Levels, offset: 0x14 </p>

</div>
</div>
<a id="gaef000e29f3b219eb64c053000c22fe97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef000e29f3b219eb64c053000c22fe97">&#9670;&nbsp;</a></span>FSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Status Register, offset: 0x0 </p>

</div>
</div>
<a id="ga8b8b91f446b8f406d25ad3713e5e2860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b8b91f446b8f406d25ad3713e5e2860">&#9670;&nbsp;</a></span>GEN_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> GEN_SLEEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Generic FSK Link Layer Sleep Time, offset: 0x11C </p>

</div>
</div>
<a id="ga77f1dd48ec4d1106097a0a8b06a7105e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77f1dd48ec4d1106097a0a8b06a7105e">&#9670;&nbsp;</a></span>GEN_WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> GEN_WAKE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Generic FSK Link Layer Wake Time, offset: 0x120 </p>

</div>
</div>
<a id="ga63e08b339903a91eb8e42ccf85debdac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63e08b339903a91eb8e42ccf85debdac">&#9670;&nbsp;</a></span>GENCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> GENCS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSI General Control and Status Register, offset: 0x0 </p>

</div>
</div>
<a id="gac804a6b3c6dd17144322e18a1b44ea88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac804a6b3c6dd17144322e18a1b44ea88">&#9670;&nbsp;</a></span>GFSK_COEFF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> GFSK_COEFF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX GFSK Filter Coefficients 1, offset: 0x10 </p>

</div>
</div>
<a id="ga79be9469e13438c16e0d204804b19817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79be9469e13438c16e0d204804b19817">&#9670;&nbsp;</a></span>GFSK_COEFF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> GFSK_COEFF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX GFSK Filter Coefficients 2, offset: 0xC </p>

</div>
</div>
<a id="ga6adb42f74f17e1d14620e34999d13402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6adb42f74f17e1d14620e34999d13402">&#9670;&nbsp;</a></span>GFSK_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> GFSK_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX GFSK Modulator Control, offset: 0x8 </p>

</div>
</div>
<a id="gabc885669f9579a0514a37a62fc070ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc885669f9579a0514a37a62fc070ec7">&#9670;&nbsp;</a></span>GPCHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> GPCHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global Pin Control High Register, offset: 0x84 </p>

</div>
</div>
<a id="ga7ca65d71461aa5e76eb2266ab7ccd0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca65d71461aa5e76eb2266ab7ccd0cf">&#9670;&nbsp;</a></span>GPCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> GPCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global Pin Control Low Register, offset: 0x80 </p>

</div>
</div>
<a id="ga4cbbc2384a72b5886427a7817fd4ceff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cbbc2384a72b5886427a7817fd4ceff">&#9670;&nbsp;</a></span>H0_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> H0_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>H0 CONFIGURATION, offset: 0x64 </p>

</div>
</div>
<a id="ga5cd0a65cb6405b93571c05910520fe99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd0a65cb6405b93571c05910520fe99">&#9670;&nbsp;</a></span>H1_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> H1_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>H1 CONFIGURATION, offset: 0x68 </p>

</div>
</div>
<a id="gaa40dbfa282a91f2c6564ec9995a6f770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa40dbfa282a91f2c6564ec9995a6f770">&#9670;&nbsp;</a></span>HPM_BUMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HPM_BUMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL HPM Analog Bump Control, offset: 0x0 </p>

</div>
</div>
<a id="ga3c74ef5158fedcba22e72b1112414eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c74ef5158fedcba22e72b1112414eae">&#9670;&nbsp;</a></span>HPM_CAL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HPM_CAL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL High Port Calibration Result 1, offset: 0x18 </p>

</div>
</div>
<a id="ga974ceb87312eb588ade54031bbe27976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga974ceb87312eb588ade54031bbe27976">&#9670;&nbsp;</a></span>HPM_CAL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HPM_CAL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL High Port Calibration Result 2, offset: 0x1C </p>

</div>
</div>
<a id="ga2b9122b2d47a9af8633731129873637f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b9122b2d47a9af8633731129873637f">&#9670;&nbsp;</a></span>HPM_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HPM_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL High Port Modulator Control, offset: 0x10 </p>

</div>
</div>
<a id="gad163bd953423801899cb4f50ae8e5b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad163bd953423801899cb4f50ae8e5b66">&#9670;&nbsp;</a></span>HPM_SDM_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HPM_SDM_RES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL High Port Sigma Delta Results, offset: 0x20 </p>

</div>
</div>
<a id="gae2b06822fecdf2e3fecc1c5213dd9633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2b06822fecdf2e3fecc1c5213dd9633">&#9670;&nbsp;</a></span>HPMCAL_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HPMCAL_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL High Port Calibration Control, offset: 0x14 </p>

</div>
</div>
<a id="gac2dd2bc08cfd3cd38caf70219e38cd8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2dd2bc08cfd3cd38caf70219e38cd8a">&#9670;&nbsp;</a></span>HRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HRS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hardware Request Status Register, offset: 0x34 </p>

</div>
</div>
<a id="ga7ce31cefe1df2a42897aa9d7f6e0edb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ce31cefe1df2a42897aa9d7f6e0edb4">&#9670;&nbsp;</a></span>ICVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ICVS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICV Size Register, offset: 0x18 </p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Interrupt Enable Register, offset: 0x1C </p>

</div>
</div>
<a id="ga4875202ab7f7a2537e0fe8e4cb230de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4875202ab7f7a2537e0fe8e4cb230de6">&#9670;&nbsp;</a></span>IFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Input Data FIFO, offset: 0x7E0 </p>

</div>
</div>
<a id="gafab15a0b540bc4e09cc8b0dcabe8791f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafab15a0b540bc4e09cc8b0dcabe8791f">&#9670;&nbsp;</a></span>INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> INT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Request Register, offset: 0x24 </p>

</div>
</div>
<a id="ga5ca4267f763e792742559f95171a1196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ca4267f763e792742559f95171a1196">&#9670;&nbsp;</a></span>INT_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> INT_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Control Register, offset: 0xB4 </p>

</div>
</div>
<a id="gafaacffb4f67efcb63a0372140c4e50cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaacffb4f67efcb63a0372140c4e50cb">&#9670;&nbsp;</a></span>INT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> INT_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask Register, offset: 0xB8 </p>

</div>
</div>
<a id="ga37a750768c65ec34c269d8a8c7557231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37a750768c65ec34c269d8a8c7557231">&#9670;&nbsp;</a></span>INT_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> INT_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Status Register, offset: 0xBC </p>

</div>
</div>
<a id="ga9ce5e547610ae5a721c2439d5dee1e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ce5e547610ae5a721c2439d5dee1e5b">&#9670;&nbsp;</a></span>IQMC_CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IQMC_CAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IQMC Calibration, offset: 0x4C </p>

</div>
</div>
<a id="gaaa2f21bf55384fb04899cb213bbee24e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa2f21bf55384fb04899cb213bbee24e">&#9670;&nbsp;</a></span>IQMC_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IQMC_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IQMC Control, offset: 0x48 </p>

</div>
</div>
<a id="ga2a0c766795fb67d8534ca04b5bee2ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a0c766795fb67d8534ca04b5bee2ab6">&#9670;&nbsp;</a></span>IRQ_CTRL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IRQ_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRQ CONTROL, offset: 0x0 </p>

</div>
</div>
<a id="ga2a0c766795fb67d8534ca04b5bee2ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a0c766795fb67d8534ca04b5bee2ab6">&#9670;&nbsp;</a></span>IRQ_CTRL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IRQ_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRQ CONTROL, offset: 0x0 </p>

</div>
</div>
<a id="ga8305f059b4d8cc6aad3a930c3acb53f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8305f059b4d8cc6aad3a930c3acb53f5">&#9670;&nbsp;</a></span>IRQSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IRQSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INTERRUPT REQUEST STATUS, offset: 0x0 </p>

</div>
</div>
<a id="ga810f6911c38333115775f924be784050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga810f6911c38333115775f924be784050">&#9670;&nbsp;</a></span>ISFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ISFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Status Flag Register, offset: 0xA0 </p>

</div>
</div>
<a id="gaa4eef446b65d5a64a2d56252022430c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4eef446b65d5a64a2d56252022430c3">&#9670;&nbsp;</a></span>KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> KEY[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Key Registers, array offset: 0x200, array step: 0x4 </p>

</div>
</div>
<a id="ga88de3b9d8fe8a5eee3e04662ffba8daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88de3b9d8fe8a5eee3e04662ffba8daa">&#9670;&nbsp;</a></span>KS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> KS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Key Size Register, offset: 0x8 </p>

</div>
</div>
<a id="ga7066d020800ce5572217b4dd7be33245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7066d020800ce5572217b4dd7be33245">&#9670;&nbsp;</a></span>LDVAL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LDVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Load Value Register, array offset: 0x100, array step: 0x10 </p>

</div>
</div>
<a id="ga7066d020800ce5572217b4dd7be33245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7066d020800ce5572217b4dd7be33245">&#9670;&nbsp;</a></span>LDVAL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LDVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Load Value Register, array offset: 0x100, array step: 0x10 </p>

</div>
</div>
<a id="ga4fd917eccec965ba2b9b07115cbb2a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fd917eccec965ba2b9b07115cbb2a13">&#9670;&nbsp;</a></span>LENIENCY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LENIENCY_LSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LENIENCY LSB, offset: 0x98 </p>

</div>
</div>
<a id="gaa7e4428afe78bf3981d1c834763c5dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7e4428afe78bf3981d1c834763c5dab">&#9670;&nbsp;</a></span>LENIENCY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LENIENCY_MSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LENIENCY MSB, offset: 0x9C </p>

</div>
</div>
<a id="ga2820b03adb803586616156215cf410f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2820b03adb803586616156215cf410f6">&#9670;&nbsp;</a></span>LNA_GAIN_LIN_VAL_2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LNA_GAIN_LIN_VAL_2_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LNA Linear Gain Values 2..0, offset: 0x64 </p>

</div>
</div>
<a id="ga95093d4614dc3a6c32305f262f3f3aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95093d4614dc3a6c32305f262f3f3aaa">&#9670;&nbsp;</a></span>LNA_GAIN_LIN_VAL_5_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LNA_GAIN_LIN_VAL_5_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LNA Linear Gain Values 5..3, offset: 0x68 </p>

</div>
</div>
<a id="ga989900df8950364a4ab885685ddee947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989900df8950364a4ab885685ddee947">&#9670;&nbsp;</a></span>LNA_GAIN_LIN_VAL_8_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LNA_GAIN_LIN_VAL_8_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LNA Linear Gain Values 8..6, offset: 0x6C </p>

</div>
</div>
<a id="gabff7577c6ebde38d940ff6c797617942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabff7577c6ebde38d940ff6c797617942">&#9670;&nbsp;</a></span>LNA_GAIN_LIN_VAL_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LNA_GAIN_LIN_VAL_9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LNA Linear Gain Values 9, offset: 0x70 </p>

</div>
</div>
<a id="gaaea715b1990581a8abb20880e1114273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaea715b1990581a8abb20880e1114273">&#9670;&nbsp;</a></span>LNA_GAIN_VAL_3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LNA_GAIN_VAL_3_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LNA_GAIN Step Values 3..0, offset: 0x50 </p>

</div>
</div>
<a id="gaf19ccf658af276a85d0570251c968925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf19ccf658af276a85d0570251c968925">&#9670;&nbsp;</a></span>LNA_GAIN_VAL_7_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LNA_GAIN_VAL_7_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LNA_GAIN Step Values 7..4, offset: 0x54 </p>

</div>
</div>
<a id="gab97de3df622866927a564b0c9b04f447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab97de3df622866927a564b0c9b04f447">&#9670;&nbsp;</a></span>LNA_GAIN_VAL_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LNA_GAIN_VAL_8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LNA_GAIN Step Values 8, offset: 0x58 </p>

</div>
</div>
<a id="ga3353af0bd078966527a8372576be6617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3353af0bd078966527a8372576be6617">&#9670;&nbsp;</a></span>LOCK_DETECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LOCK_DETECT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Lock Detect Control, offset: 0xC </p>

</div>
</div>
<a id="ga3b3db55ca4412212bfe2c7454f2c6d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b3db55ca4412212bfe2c7454f2c6d5e">&#9670;&nbsp;</a></span>LOCKACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LOCKACCESS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lock Access Register, offset: 0xFB0 </p>

</div>
</div>
<a id="ga5937017796e3c90bd8d70273e5205549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5937017796e3c90bd8d70273e5205549">&#9670;&nbsp;</a></span>LOCKSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LOCKSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lock Status Register, offset: 0xFB4 </p>

</div>
</div>
<a id="ga78f2986618ca78f8a36d88071f2a7337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78f2986618ca78f8a36d88071f2a7337">&#9670;&nbsp;</a></span>LPM_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LPM_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Low Port Modulator Control, offset: 0x24 </p>

</div>
</div>
<a id="ga60734d14002d6e8a26ff37a094cb108a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60734d14002d6e8a26ff37a094cb108a">&#9670;&nbsp;</a></span>LPM_SDM_CTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LPM_SDM_CTRL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Low Port Sigma Delta Control 1, offset: 0x28 </p>

</div>
</div>
<a id="gaee43a31c496d47d2107529dea8097174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee43a31c496d47d2107529dea8097174">&#9670;&nbsp;</a></span>LPM_SDM_CTRL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LPM_SDM_CTRL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Low Port Sigma Delta Control 2, offset: 0x2C </p>

</div>
</div>
<a id="gab8c3cb484b228fe2fa56b9ce5c1996bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8c3cb484b228fe2fa56b9ce5c1996bc">&#9670;&nbsp;</a></span>LPM_SDM_CTRL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LPM_SDM_CTRL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Low Port Sigma Delta Control 3, offset: 0x30 </p>

</div>
</div>
<a id="ga70af7f0d2321273919a0301f49548c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70af7f0d2321273919a0301f49548c15">&#9670;&nbsp;</a></span>LPM_SDM_RES1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LPM_SDM_RES1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Low Port Sigma Delta Result 1, offset: 0x34 </p>

</div>
</div>
<a id="gadd626c86a0dc9e6358b1d5a9b69cc5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd626c86a0dc9e6358b1d5a9b69cc5f8">&#9670;&nbsp;</a></span>LPM_SDM_RES2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LPM_SDM_RES2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Low Port Sigma Delta Result 2, offset: 0x38 </p>

</div>
</div>
<a id="ga13d4760c84e36dd4edeeb58eeb321696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13d4760c84e36dd4edeeb58eeb321696">&#9670;&nbsp;</a></span>LPPS_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LPPS_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOW POWER PREAMBLE SEARCH CONTROL, offset: 0x28 </p>

</div>
</div>
<a id="ga7de63ccc7a3f2995bddd14454187a2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7de63ccc7a3f2995bddd14454187a2dc">&#9670;&nbsp;</a></span>LQI_AND_RSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LQI_AND_RSSI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LQI AND RSSI, offset: 0x2C </p>

</div>
</div>
<a id="ga7006c26539198fbc8729e0386bffdd40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7006c26539198fbc8729e0386bffdd40">&#9670;&nbsp;</a></span>LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Lock Register, offset: 0x18 </p>

</div>
</div>
<a id="gae4123169fcefb48b1be09b131cbbbd51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4123169fcefb48b1be09b131cbbbd51">&#9670;&nbsp;</a></span>LTMR64H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LTMR64H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIT Upper Lifetime Timer Register, offset: 0xE0 </p>

</div>
</div>
<a id="ga350a7f2bc07234049109e960348ae22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga350a7f2bc07234049109e960348ae22c">&#9670;&nbsp;</a></span>LTMR64L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LTMR64L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIT Lower Lifetime Timer Register, offset: 0xE4 </p>

</div>
</div>
<a id="ga183606de7c919c44520d5625860eaebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183606de7c919c44520d5625860eaebd">&#9670;&nbsp;</a></span>LVDSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> LVDSC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Voltage Detect Status And Control 1 register, offset: 0x0 </p>

</div>
</div>
<a id="ga22e5df8ec02f6f9fb1aae7aab10f7ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22e5df8ec02f6f9fb1aae7aab10f7ac6">&#9670;&nbsp;</a></span>LVDSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> LVDSC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Voltage Detect Status And Control 2 register, offset: 0x1 </p>

</div>
</div>
<a id="ga20f308340f020d5dcc9522a6880faa50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20f308340f020d5dcc9522a6880faa50">&#9670;&nbsp;</a></span>MAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MAC_LSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Radio MAC Address, offset: 0xC </p>

</div>
</div>
<a id="gae844c3ed2e92eaf2246745336c67a508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae844c3ed2e92eaf2246745336c67a508">&#9670;&nbsp;</a></span>MAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MAC_MSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Radio MAC Address, offset: 0x8 </p>

</div>
</div>
<a id="ga1eeb9e27cfd943e3c66d47e1a088cd54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1eeb9e27cfd943e3c66d47e1a088cd54">&#9670;&nbsp;</a></span>MACLONGADDRS0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MACLONGADDRS0_LSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAC LONG ADDRESS 0 LSB, offset: 0x34 </p>

</div>
</div>
<a id="ga2e7dbb083aa18329acdf92688be9ad54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e7dbb083aa18329acdf92688be9ad54">&#9670;&nbsp;</a></span>MACLONGADDRS0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MACLONGADDRS0_MSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAC LONG ADDRESS 0 MSB, offset: 0x38 </p>

</div>
</div>
<a id="gab03cc88c8c68c6fd4e4551d41c64c4f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab03cc88c8c68c6fd4e4551d41c64c4f5">&#9670;&nbsp;</a></span>MACLONGADDRS1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MACLONGADDRS1_LSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAC LONG ADDRESS 1 LSB, offset: 0x58 </p>

</div>
</div>
<a id="ga399b48cbc4f0a00372c377f7a24866cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga399b48cbc4f0a00372c377f7a24866cb">&#9670;&nbsp;</a></span>MACLONGADDRS1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MACLONGADDRS1_MSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAC LONG ADDRESS 1 MSB, offset: 0x5C </p>

</div>
</div>
<a id="ga4f61aee197d5067cc31a3088a146f46a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f61aee197d5067cc31a3088a146f46a">&#9670;&nbsp;</a></span>MACSHORTADDRS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MACSHORTADDRS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAC SHORT ADDRESS 0, offset: 0x30 </p>

</div>
</div>
<a id="ga061286cc7cb156f60492dde07a9ccaef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga061286cc7cb156f60492dde07a9ccaef">&#9670;&nbsp;</a></span>MACSHORTADDRS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MACSHORTADDRS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAC SHORT ADDRESS FOR PAN1, offset: 0x54 </p>

</div>
</div>
<a id="ga5c955643593b4aedbe9f84f054d26522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c955643593b4aedbe9f84f054d26522">&#9670;&nbsp;</a></span>MASK <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 </p>

</div>
</div>
<a id="ga5c955643593b4aedbe9f84f054d26522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c955643593b4aedbe9f84f054d26522">&#9670;&nbsp;</a></span>MASK <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 </p>

</div>
</div>
<a id="gacc1a632d91e654ed519f8a5baa954733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc1a632d91e654ed519f8a5baa954733">&#9670;&nbsp;</a></span>MASTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MASTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB Master Register, offset: 0x4 </p>

</div>
</div>
<a id="ga04dafd3ac005ff337f83b0a17755161f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04dafd3ac005ff337f83b0a17755161f">&#9670;&nbsp;</a></span>MATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MATCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART Match Address Register, offset: 0x10 </p>

</div>
</div>
<a id="ga27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27af4e9f888f0b7b1e8da7e002d98798">&#9670;&nbsp;</a></span>MCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIT Module Control Register, offset: 0x0 </p>

</div>
</div>
<a id="ga27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27af4e9f888f0b7b1e8da7e002d98798">&#9670;&nbsp;</a></span>MCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module Configuration Register, offset: 0x0 </p>

</div>
</div>
<a id="gaeeafb480414c6a4a4e4314747e5e3aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeeafb480414c6a4a4e4314747e5e3aa0">&#9670;&nbsp;</a></span>MCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Miscellaneous Control Register, offset: 0x0 </p>

</div>
</div>
<a id="ga315fc01a6be904c49c72e25fce6e8e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga315fc01a6be904c49c72e25fce6e8e67">&#9670;&nbsp;</a></span>MD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode Register, offset: 0x0 </p>

</div>
</div>
<a id="gaaafdc4eddd9d9e84f3175cf74e29f1b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaafdc4eddd9d9e84f3175cf74e29f1b0">&#9670;&nbsp;</a></span>ME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Module Enable register, offset: 0x4 </p>

</div>
</div>
<a id="ga986be295f88a5b585ac89b5ae6a75f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986be295f88a5b585ac89b5ae6a75f57">&#9670;&nbsp;</a></span>MG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side Gain Register, offset: 0x30 </p>

</div>
</div>
<a id="ga28ecacc31a70f5081d486f5f1c5224c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28ecacc31a70f5081d486f5f1c5224c1">&#9670;&nbsp;</a></span>MISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Radio Miscellaneous, offset: 0x10 </p>

</div>
</div>
<a id="ga8c9b5b5bf8ec2a75b26479e54d64dac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c9b5b5bf8ec2a75b26479e54d64dac9">&#9670;&nbsp;</a></span>MISC_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> MISC_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLUETOOTH LOW ENERGY MISCELLANEOUS CONTROL, offset: 0x608 </p>

</div>
</div>
<a id="gaa35a6713b1e2aafa0749f986730795cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa35a6713b1e2aafa0749f986730795cb">&#9670;&nbsp;</a></span>MOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MOD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modulo, offset: 0x8 </p>

</div>
</div>
<a id="ga21ce5c67698cebbf1ebea4a4b8c57ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21ce5c67698cebbf1ebea4a4b8c57ffa">&#9670;&nbsp;</a></span>MOD_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MOD_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Modulation Control, offset: 0x4 </p>

</div>
</div>
<a id="ga22ddc096f121ce961c24976be80cacba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ddc096f121ce961c24976be80cacba">&#9670;&nbsp;</a></span>MODECTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MODECTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Integration Mode Control Register, offset: 0xF00 </p>

</div>
</div>
<a id="gaf536c921116e9685445db3f467441f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf536c921116e9685445db3f467441f35">&#9670;&nbsp;</a></span>MODIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MODIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART Modem IrDA Register, offset: 0x14 </p>

</div>
</div>
<a id="ga63059b18d3d1ea9d10b88744c30e6f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63059b18d3d1ea9d10b88744c30e6f20">&#9670;&nbsp;</a></span>MSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMT Modulator Status and Control Register, offset: 0x5 </p>

</div>
</div>
<a id="gaaa661e87917570b0139052849a7a1dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa661e87917570b0139052849a7a1dae">&#9670;&nbsp;</a></span>MUXCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MUXCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MUX Control Register, offset: 0x5 </p>

</div>
</div>
<a id="ga8f4cffafefaf231b801283ca5d654125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f4cffafefaf231b801283ca5d654125">&#9670;&nbsp;</a></span>NBYTES_MLNO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NBYTES_MLNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="ga8f4cffafefaf231b801283ca5d654125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f4cffafefaf231b801283ca5d654125">&#9670;&nbsp;</a></span>NBYTES_MLNO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NBYTES_MLNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="ga4ca15ca859d32b7405fec0e035863764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ca15ca859d32b7405fec0e035863764">&#9670;&nbsp;</a></span>NBYTES_MLOFFNO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NBYTES_MLOFFNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="ga4ca15ca859d32b7405fec0e035863764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ca15ca859d32b7405fec0e035863764">&#9670;&nbsp;</a></span>NBYTES_MLOFFNO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NBYTES_MLOFFNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="gaff877f0653947773777885cf96ca8098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff877f0653947773777885cf96ca8098">&#9670;&nbsp;</a></span>NBYTES_MLOFFYES <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NBYTES_MLOFFYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="gaff877f0653947773777885cf96ca8098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff877f0653947773777885cf96ca8098">&#9670;&nbsp;</a></span>NBYTES_MLOFFYES <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NBYTES_MLOFFYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="ga85771910e133396d4e5d3ca98e0908e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85771910e133396d4e5d3ca98e0908e6">&#9670;&nbsp;</a></span>NTW_ADR_0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NTW_ADR_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NETWORK ADDRESS 0, offset: 0x2C </p>

</div>
</div>
<a id="ga85771910e133396d4e5d3ca98e0908e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85771910e133396d4e5d3ca98e0908e6">&#9670;&nbsp;</a></span>NTW_ADR_0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NTW_ADR_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NETWORK ADDRESS 0, offset: 0x2C </p>

</div>
</div>
<a id="gadda8a7a49d3da567fe7cc125bfa484ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadda8a7a49d3da567fe7cc125bfa484ba">&#9670;&nbsp;</a></span>NTW_ADR_1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NTW_ADR_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NETWORK ADDRESS 1, offset: 0x30 </p>

</div>
</div>
<a id="gadda8a7a49d3da567fe7cc125bfa484ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadda8a7a49d3da567fe7cc125bfa484ba">&#9670;&nbsp;</a></span>NTW_ADR_1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NTW_ADR_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NETWORK ADDRESS 1, offset: 0x30 </p>

</div>
</div>
<a id="ga5491b2a9cac4213005075b134631bd7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5491b2a9cac4213005075b134631bd7c">&#9670;&nbsp;</a></span>NTW_ADR_2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NTW_ADR_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NETWORK ADDRESS 2, offset: 0x34 </p>

</div>
</div>
<a id="ga5491b2a9cac4213005075b134631bd7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5491b2a9cac4213005075b134631bd7c">&#9670;&nbsp;</a></span>NTW_ADR_2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NTW_ADR_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NETWORK ADDRESS 2, offset: 0x34 </p>

</div>
</div>
<a id="gac91d5845ed02c6df02cab40581f30ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91d5845ed02c6df02cab40581f30ee4">&#9670;&nbsp;</a></span>NTW_ADR_3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NTW_ADR_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NETWORK ADDRESS 3, offset: 0x38 </p>

</div>
</div>
<a id="gac91d5845ed02c6df02cab40581f30ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91d5845ed02c6df02cab40581f30ee4">&#9670;&nbsp;</a></span>NTW_ADR_3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NTW_ADR_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NETWORK ADDRESS 3, offset: 0x38 </p>

</div>
</div>
<a id="gad4c4e97c96834aa4b5c30afdcde6d67c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4c4e97c96834aa4b5c30afdcde6d67c">&#9670;&nbsp;</a></span>NTW_ADR_BSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NTW_ADR_BSM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHY NETWORK ADDRESS FOR BSM, offset: 0x2C </p>

</div>
</div>
<a id="ga72ef4d1b50b4adfaae80a42259ec026e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72ef4d1b50b4adfaae80a42259ec026e">&#9670;&nbsp;</a></span>NTW_ADR_CTRL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NTW_ADR_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NETWORK ADDRESS CONTROL, offset: 0x28 </p>

</div>
</div>
<a id="ga72ef4d1b50b4adfaae80a42259ec026e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72ef4d1b50b4adfaae80a42259ec026e">&#9670;&nbsp;</a></span>NTW_ADR_CTRL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NTW_ADR_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NETWORK ADDRESS CONTROL, offset: 0x28 </p>

</div>
</div>
<a id="ga84eb9eb3539cff16c79647ab05ac460a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84eb9eb3539cff16c79647ab05ac460a">&#9670;&nbsp;</a></span>OC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> OC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMT Output Control Register, offset: 0x4 </p>

</div>
</div>
<a id="gabb8e8940497e8654a1648db647c1e7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb8e8940497e8654a1648db647c1e7a3">&#9670;&nbsp;</a></span>OFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> OFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Data FIFO, offset: 0x7F0 </p>

</div>
</div>
<a id="ga9c229965c5de3a76f0f694f7f008bd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c229965c5de3a76f0f694f7f008bd27">&#9670;&nbsp;</a></span>OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> OFS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Offset Correction Register, offset: 0x28 </p>

</div>
</div>
<a id="ga241bd0da6851849b34feb519915be515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga241bd0da6851849b34feb519915be515">&#9670;&nbsp;</a></span>OVERWRITE_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> OVERWRITE_VER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OVERWRITE VERSION, offset: 0x10 </p>

</div>
</div>
<a id="ga537fb2288af29f67531ef85fededdc1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga537fb2288af29f67531ef85fededdc1d">&#9670;&nbsp;</a></span>OVRD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> OVRD0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM OVERRIDE REGISTER 0, offset: 0x8 </p>

</div>
</div>
<a id="ga44de6724c10c7d6f1ceb9a1c3ec2e71c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44de6724c10c7d6f1ceb9a1c3ec2e71c">&#9670;&nbsp;</a></span>OVRD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> OVRD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM OVERRIDE REGISTER 1, offset: 0xC </p>

</div>
</div>
<a id="gac2bb10f9d3a902b91d8455acae40fa23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2bb10f9d3a902b91d8455acae40fa23">&#9670;&nbsp;</a></span>OVRD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> OVRD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM OVERRIDE REGISTER 2, offset: 0x10 </p>

</div>
</div>
<a id="gaaa08b4b51832b81745914363847a9cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa08b4b51832b81745914363847a9cc0">&#9670;&nbsp;</a></span>OVRD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> OVRD3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM OVERRIDE REGISTER 3, offset: 0x14 </p>

</div>
</div>
<a id="ga0f2dd009746a467c2998066b7ce652bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f2dd009746a467c2998066b7ce652bc">&#9670;&nbsp;</a></span>PA_POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PA_POWER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA POWER, offset: 0x18 </p>

</div>
</div>
<a id="ga6c91c050b08f9eee17390cc293d8e187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c91c050b08f9eee17390cc293d8e187">&#9670;&nbsp;</a></span>PA_PWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PA_PWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA POWER, offset: 0x24 </p>

</div>
</div>
<a id="ga7ae51007dfe944a024920d2235734065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ae51007dfe944a024920d2235734065">&#9670;&nbsp;</a></span>PA_RAMP_TBL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PA_RAMP_TBL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA RAMP TABLE 0, offset: 0x1C </p>

</div>
</div>
<a id="ga053a05f81d8d7af9c37d15a5c369c82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga053a05f81d8d7af9c37d15a5c369c82c">&#9670;&nbsp;</a></span>PA_RAMP_TBL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PA_RAMP_TBL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA RAMP TABLE 1, offset: 0x20 </p>

</div>
</div>
<a id="ga4e1875ef2eeb79f0c35d2db33172c27e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e1875ef2eeb79f0c35d2db33172c27e">&#9670;&nbsp;</a></span>PACKET_BUFFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PACKET_BUFFER[64]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PACKET BUFFER, array offset: 0x100, array step: 0x2 </p>

</div>
</div>
<a id="ga1df15f142e0c97a45ba79a498345539d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1df15f142e0c97a45ba79a498345539d">&#9670;&nbsp;</a></span>PACKET_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PACKET_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PACKET CONFIGURATION, offset: 0x60 </p>

</div>
</div>
<a id="gaa185e5aea4d03c9a37b96cf6176d487e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa185e5aea4d03c9a37b96cf6176d487e">&#9670;&nbsp;</a></span>PACKET_RAM_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PACKET_RAM_0[544]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shared Packet RAM for multiple Link Layer usage., array offset: 0x0, array step: 0x2 </p>

</div>
</div>
<a id="gad58bbf33daa3948b820e58067e909caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad58bbf33daa3948b820e58067e909caa">&#9670;&nbsp;</a></span>PACKET_RAM_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PACKET_RAM_1[544]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shared Packet RAM for multiple Link Layer usage., array offset: 0x440, array step: 0x2 </p>

</div>
</div>
<a id="gab6ff2572dde31684dce3685876d84de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6ff2572dde31684dce3685876d84de4">&#9670;&nbsp;</a></span>PACKET_RAM_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PACKET_RAM_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PACKET RAM CONTROL, offset: 0x20 </p>

</div>
</div>
<a id="ga87315db8e2c536aa49ae2afb0acd53ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87315db8e2c536aa49ae2afb0acd53ef">&#9670;&nbsp;</a></span>PART_ID <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PART_ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PART ID, offset: 0x44 </p>

</div>
</div>
<a id="ga87315db8e2c536aa49ae2afb0acd53ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87315db8e2c536aa49ae2afb0acd53ef">&#9670;&nbsp;</a></span>PART_ID <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PART_ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PART ID, offset: 0x44 </p>

</div>
</div>
<a id="ga87315db8e2c536aa49ae2afb0acd53ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87315db8e2c536aa49ae2afb0acd53ef">&#9670;&nbsp;</a></span>PART_ID <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PART_ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PART ID, offset: 0xA0 </p>

</div>
</div>
<a id="gacce1054697f9c229474b3423aab81612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacce1054697f9c229474b3423aab81612">&#9670;&nbsp;</a></span>PB_PARTITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PB_PARTITION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PACKET BUFFER PARTITION POINT, offset: 0x8C </p>

</div>
</div>
<a id="gac53cb29f8a090565bec5e94b6b808572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac53cb29f8a090565bec5e94b6b808572">&#9670;&nbsp;</a></span>PCOR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PCOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Clear Output Register, offset: 0x8 </p>

</div>
</div>
<a id="gac53cb29f8a090565bec5e94b6b808572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac53cb29f8a090565bec5e94b6b808572">&#9670;&nbsp;</a></span>PCOR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PCOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Clear Output Register, offset: 0x8 </p>

</div>
</div>
<a id="ga25bc9eea888d201d852deb4819850bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25bc9eea888d201d852deb4819850bb2">&#9670;&nbsp;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PCR[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin Control Register n, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="ga441a96d3febd01d841b24561b4d036a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga441a96d3febd01d841b24561b4d036a3">&#9670;&nbsp;</a></span>PDDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PDDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Data Direction Register, offset: 0x14 </p>

</div>
</div>
<a id="ga441a96d3febd01d841b24561b4d036a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga441a96d3febd01d841b24561b4d036a3">&#9670;&nbsp;</a></span>PDDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PDDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Data Direction Register, offset: 0x14 </p>

</div>
</div>
<a id="ga1013b95ac09a1205ba0528ad32ad1edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1013b95ac09a1205ba0528ad32ad1edc">&#9670;&nbsp;</a></span>PDIR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PDIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Data Input Register, offset: 0x10 </p>

</div>
</div>
<a id="ga1013b95ac09a1205ba0528ad32ad1edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1013b95ac09a1205ba0528ad32ad1edc">&#9670;&nbsp;</a></span>PDIR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PDIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Data Input Register, offset: 0x10 </p>

</div>
</div>
<a id="gaef77a53fb6962f329978c788b3c1e637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef77a53fb6962f329978c788b3c1e637">&#9670;&nbsp;</a></span>PDOR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PDOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Data Output Register, offset: 0x0 </p>

</div>
</div>
<a id="gaef77a53fb6962f329978c788b3c1e637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef77a53fb6962f329978c788b3c1e637">&#9670;&nbsp;</a></span>PDOR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PDOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Data Output Register, offset: 0x0 </p>

</div>
</div>
<a id="gaa97f1aae59ce6efd1a22b9ca279058f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa97f1aae59ce6efd1a22b9ca279058f0">&#9670;&nbsp;</a></span>PE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Pin Enable 1 register, offset: 0x0 </p>

</div>
</div>
<a id="ga995e13620d64851a128d6d2e03b6713e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga995e13620d64851a128d6d2e03b6713e">&#9670;&nbsp;</a></span>PE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PE2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Pin Enable 2 register, offset: 0x1 </p>

</div>
</div>
<a id="gae66b179d39862bb7d0f8ba9b4c2c58a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae66b179d39862bb7d0f8ba9b4c2c58a8">&#9670;&nbsp;</a></span>PE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PE3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Pin Enable 3 register, offset: 0x2 </p>

</div>
</div>
<a id="ga7c081e6d23713bc4eec0ab17965a8dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c081e6d23713bc4eec0ab17965a8dff">&#9670;&nbsp;</a></span>PE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PE4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Pin Enable 4 register, offset: 0x3 </p>

</div>
</div>
<a id="gabccabeeb775d571ffd814f5d21937eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabccabeeb775d571ffd814f5d21937eab">&#9670;&nbsp;</a></span>PERIPHID0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE0 </p>

</div>
</div>
<a id="gabccabeeb775d571ffd814f5d21937eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabccabeeb775d571ffd814f5d21937eab">&#9670;&nbsp;</a></span>PERIPHID0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE0 </p>

</div>
</div>
<a id="gabccabeeb775d571ffd814f5d21937eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabccabeeb775d571ffd814f5d21937eab">&#9670;&nbsp;</a></span>PERIPHID0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE0 </p>

</div>
</div>
<a id="ga16ec4a15479493f070d74c29f4e244c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16ec4a15479493f070d74c29f4e244c5">&#9670;&nbsp;</a></span>PERIPHID1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE4 </p>

</div>
</div>
<a id="ga16ec4a15479493f070d74c29f4e244c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16ec4a15479493f070d74c29f4e244c5">&#9670;&nbsp;</a></span>PERIPHID1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE4 </p>

</div>
</div>
<a id="ga16ec4a15479493f070d74c29f4e244c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16ec4a15479493f070d74c29f4e244c5">&#9670;&nbsp;</a></span>PERIPHID1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE4 </p>

</div>
</div>
<a id="ga94da77c610b86d788d32cc8cb6871d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94da77c610b86d788d32cc8cb6871d23">&#9670;&nbsp;</a></span>PERIPHID2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE8 </p>

</div>
</div>
<a id="ga94da77c610b86d788d32cc8cb6871d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94da77c610b86d788d32cc8cb6871d23">&#9670;&nbsp;</a></span>PERIPHID2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE8 </p>

</div>
</div>
<a id="ga94da77c610b86d788d32cc8cb6871d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94da77c610b86d788d32cc8cb6871d23">&#9670;&nbsp;</a></span>PERIPHID2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE8 </p>

</div>
</div>
<a id="ga9ebff4a243ecc983d7f4de875b7669d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ebff4a243ecc983d7f4de875b7669d6">&#9670;&nbsp;</a></span>PERIPHID3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFEC </p>

</div>
</div>
<a id="ga9ebff4a243ecc983d7f4de875b7669d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ebff4a243ecc983d7f4de875b7669d6">&#9670;&nbsp;</a></span>PERIPHID3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFEC </p>

</div>
</div>
<a id="ga9ebff4a243ecc983d7f4de875b7669d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ebff4a243ecc983d7f4de875b7669d6">&#9670;&nbsp;</a></span>PERIPHID3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFEC </p>

</div>
</div>
<a id="ga6d57dd25c691557286930237edb832ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d57dd25c691557286930237edb832ab">&#9670;&nbsp;</a></span>PERIPHID4 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD0 </p>

</div>
</div>
<a id="ga6d57dd25c691557286930237edb832ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d57dd25c691557286930237edb832ab">&#9670;&nbsp;</a></span>PERIPHID4 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD0 </p>

</div>
</div>
<a id="ga6d57dd25c691557286930237edb832ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d57dd25c691557286930237edb832ab">&#9670;&nbsp;</a></span>PERIPHID4 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD0 </p>

</div>
</div>
<a id="ga97fbe48fa2f04fa8bd5f27b255d5e0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97fbe48fa2f04fa8bd5f27b255d5e0ab">&#9670;&nbsp;</a></span>PERIPHID5 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD4 </p>

</div>
</div>
<a id="ga97fbe48fa2f04fa8bd5f27b255d5e0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97fbe48fa2f04fa8bd5f27b255d5e0ab">&#9670;&nbsp;</a></span>PERIPHID5 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD4 </p>

</div>
</div>
<a id="ga97fbe48fa2f04fa8bd5f27b255d5e0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97fbe48fa2f04fa8bd5f27b255d5e0ab">&#9670;&nbsp;</a></span>PERIPHID5 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD4 </p>

</div>
</div>
<a id="gacd8505982b40f4478a3d82c4e0c884b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd8505982b40f4478a3d82c4e0c884b4">&#9670;&nbsp;</a></span>PERIPHID6 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD8 </p>

</div>
</div>
<a id="gacd8505982b40f4478a3d82c4e0c884b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd8505982b40f4478a3d82c4e0c884b4">&#9670;&nbsp;</a></span>PERIPHID6 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD8 </p>

</div>
</div>
<a id="gacd8505982b40f4478a3d82c4e0c884b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd8505982b40f4478a3d82c4e0c884b4">&#9670;&nbsp;</a></span>PERIPHID6 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD8 </p>

</div>
</div>
<a id="gace00880bb4cdd91134d59cd85324c681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace00880bb4cdd91134d59cd85324c681">&#9670;&nbsp;</a></span>PERIPHID7 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFDC </p>

</div>
</div>
<a id="gace00880bb4cdd91134d59cd85324c681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace00880bb4cdd91134d59cd85324c681">&#9670;&nbsp;</a></span>PERIPHID7 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFDC </p>

</div>
</div>
<a id="gace00880bb4cdd91134d59cd85324c681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace00880bb4cdd91134d59cd85324c681">&#9670;&nbsp;</a></span>PERIPHID7 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PERIPHID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFDC </p>

</div>
</div>
<a id="gac25efaaa034049fd39719cfe5b8ef3a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac25efaaa034049fd39719cfe5b8ef3a0">&#9670;&nbsp;</a></span>PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side Gain Register, offset: 0x2C </p>

</div>
</div>
<a id="gabc812c694cfe00501deaa942751fa347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc812c694cfe00501deaa942751fa347">&#9670;&nbsp;</a></span>PHY_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PHY_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHY CONTROL, offset: 0x4 </p>

</div>
</div>
<a id="ga77ff2d8214a5ed7c92eaf7e0f678035c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77ff2d8214a5ed7c92eaf7e0f678035c">&#9670;&nbsp;</a></span>PHY_PRE_REF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PHY_PRE_REF0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREAMBLE REFERENCE WAVEFORM 0, offset: 0x0 </p>

</div>
</div>
<a id="ga022c98e4bf252d62dd2b9241efe7f749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022c98e4bf252d62dd2b9241efe7f749">&#9670;&nbsp;</a></span>PKRCNT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRCNT10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Poker Count 1 and 0 Register, offset: 0x80 </p>

</div>
</div>
<a id="gaa12de5a275a5990d92531c3e74b950ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa12de5a275a5990d92531c3e74b950ff">&#9670;&nbsp;</a></span>PKRCNT32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRCNT32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Poker Count 3 and 2 Register, offset: 0x84 </p>

</div>
</div>
<a id="ga44488ced4955f8b5bd7348d84b3c95b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44488ced4955f8b5bd7348d84b3c95b8">&#9670;&nbsp;</a></span>PKRCNT54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRCNT54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Poker Count 5 and 4 Register, offset: 0x88 </p>

</div>
</div>
<a id="ga970ab584f5b8d53589603f8948e0151d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga970ab584f5b8d53589603f8948e0151d">&#9670;&nbsp;</a></span>PKRCNT76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRCNT76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Poker Count 7 and 6 Register, offset: 0x8C </p>

</div>
</div>
<a id="ga07df917e1fbbbf68719f11d69acd02f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07df917e1fbbbf68719f11d69acd02f5">&#9670;&nbsp;</a></span>PKRCNT98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRCNT98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Poker Count 9 and 8 Register, offset: 0x90 </p>

</div>
</div>
<a id="gabef759450e975d4a6effcc36112fa7ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabef759450e975d4a6effcc36112fa7ad">&#9670;&nbsp;</a></span>PKRCNTBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRCNTBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Poker Count B and A Register, offset: 0x94 </p>

</div>
</div>
<a id="ga1cf7b34047abf911fdb0d672ae5f5fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cf7b34047abf911fdb0d672ae5f5fb6">&#9670;&nbsp;</a></span>PKRCNTDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRCNTDC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Poker Count D and C Register, offset: 0x98 </p>

</div>
</div>
<a id="ga86a96e94a97895fcd96965bc29bb4331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a96e94a97895fcd96965bc29bb4331">&#9670;&nbsp;</a></span>PKRCNTFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRCNTFE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Poker Count F and E Register, offset: 0x9C </p>

</div>
</div>
<a id="gafcbf9c706f5e7373c3221cd99057c9a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcbf9c706f5e7373c3221cd99057c9a2">&#9670;&nbsp;</a></span>PKRMAX <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRMAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Poker Maximum Limit Register, offset: 0xC </p>

</div>
</div>
<a id="gafcbf9c706f5e7373c3221cd99057c9a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcbf9c706f5e7373c3221cd99057c9a2">&#9670;&nbsp;</a></span>PKRMAX <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRMAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Poker Maximum Limit Register, offset: 0xC </p>

</div>
</div>
<a id="ga4411088c179aecefb6b099374abb5949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4411088c179aecefb6b099374abb5949">&#9670;&nbsp;</a></span>PKRRNG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRRNG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Poker Range Register, offset: 0x8 </p>

</div>
</div>
<a id="ga3ba282eec41bd1d56a664e781ddc92e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ba282eec41bd1d56a664e781ddc92e5">&#9670;&nbsp;</a></span>PKRSQ <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRSQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Poker Square Calculation Result Register, offset: 0xC </p>

</div>
</div>
<a id="ga3ba282eec41bd1d56a664e781ddc92e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ba282eec41bd1d56a664e781ddc92e5">&#9670;&nbsp;</a></span>PKRSQ <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PKRSQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Poker Square Calculation Result Register, offset: 0xC </p>

</div>
</div>
<a id="ga60e54f2fe38ae9e0c0329b703ca3f078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60e54f2fe38ae9e0c0329b703ca3f078">&#9670;&nbsp;</a></span>PKT_BUFFER_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PKT_BUFFER_RX[64]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packet Buffer RX, array offset: 0x180, array step: 0x2 </p>

</div>
</div>
<a id="gae4b3ae057dd6340161c171ee2432bc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4b3ae057dd6340161c171ee2432bc8f">&#9670;&nbsp;</a></span>PKT_BUFFER_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PKT_BUFFER_TX[64]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packet Buffer TX, array offset: 0x100, array step: 0x2 </p>

</div>
</div>
<a id="ga16512ce9ebeba1cd4b36259b4872b679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16512ce9ebeba1cd4b36259b4872b679">&#9670;&nbsp;</a></span>PLACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PLACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Platform Control Register, offset: 0xC </p>

</div>
</div>
<a id="ga951da47dda3dfe3452e96e494178fad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga951da47dda3dfe3452e96e494178fad4">&#9670;&nbsp;</a></span>PLAMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PLAMC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Crossbar Switch (AXBS) Master Configuration, offset: 0xA </p>

</div>
</div>
<a id="ga59d6723930c0cbfd56a7451ec569b598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59d6723930c0cbfd56a7451ec569b598">&#9670;&nbsp;</a></span>PLASC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PLASC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 </p>

</div>
</div>
<a id="ga96fa5644eba54c5bf0a4c5c16ad4f6f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96fa5644eba54c5bf0a4c5c16ad4f6f7">&#9670;&nbsp;</a></span>PMCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PMCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Mode Control register, offset: 0x1 </p>

</div>
</div>
<a id="gab80b0e0bb4c1aa3e20de93cee5828603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab80b0e0bb4c1aa3e20de93cee5828603">&#9670;&nbsp;</a></span>PMPROT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PMPROT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Mode Protection register, offset: 0x0 </p>

</div>
</div>
<a id="gad38d8d9691e23bb395d7b9030040693a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad38d8d9691e23bb395d7b9030040693a">&#9670;&nbsp;</a></span>PMSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PMSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Mode Status register, offset: 0x3 </p>

</div>
</div>
<a id="ga974cfae25eb12aa64fb2cc745e7e4f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga974cfae25eb12aa64fb2cc745e7e4f2b">&#9670;&nbsp;</a></span>PN_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PN_CODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>802.15.4 DEMOD PN CODE, offset: 0x8 </p>

</div>
</div>
<a id="ga78b64ba87ff746ca1b37ec0d5eed77eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78b64ba87ff746ca1b37ec0d5eed77eb">&#9670;&nbsp;</a></span>PN_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PN_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>802.15.4 DEMOD PN TYPE, offset: 0x4 </p>

</div>
</div>
<a id="ga9037a11797290aef4ac48048c07e2e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9037a11797290aef4ac48048c07e2e89">&#9670;&nbsp;</a></span>POL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> POL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Polarity, offset: 0x70 </p>

</div>
</div>
<a id="ga7adaf881f37145caba5861609765d994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7adaf881f37145caba5861609765d994">&#9670;&nbsp;</a></span>POPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> POPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POP RX FIFO Register, offset: 0x38 </p>

</div>
</div>
<a id="gaacfec5feeacac6c5b12fd2eef4fcd197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacfec5feeacac6c5b12fd2eef4fcd197">&#9670;&nbsp;</a></span>POSITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> POSITION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB Position Register, offset: 0x0 </p>

</div>
</div>
<a id="gae086b2bc67d37e48e34f64d9bc6ba5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae086b2bc67d37e48e34f64d9bc6ba5a2">&#9670;&nbsp;</a></span>PPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMT Primary Prescaler Register, offset: 0xA </p>

</div>
</div>
<a id="ga362a74ee1e21bade5df2022a0bb91f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga362a74ee1e21bade5df2022a0bb91f1f">&#9670;&nbsp;</a></span>PRE_REF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PRE_REF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREAMBLE REFERENCE WAVEFORM 1, offset: 0x4 </p>

</div>
</div>
<a id="ga3549489d15c9fc933713ddfd6c49dcc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3549489d15c9fc933713ddfd6c49dcc0">&#9670;&nbsp;</a></span>PRE_REF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PRE_REF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREAMBLE REFERENCE WAVEFORM 2, offset: 0x8 </p>

</div>
</div>
<a id="ga3aa2323e3b596f8c9f191acb2ad7f75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aa2323e3b596f8c9f191acb2ad7f75d">&#9670;&nbsp;</a></span>PSOR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PSOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Set Output Register, offset: 0x4 </p>

</div>
</div>
<a id="ga3aa2323e3b596f8c9f191acb2ad7f75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aa2323e3b596f8c9f191acb2ad7f75d">&#9670;&nbsp;</a></span>PSOR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PSOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Set Output Register, offset: 0x4 </p>

</div>
</div>
<a id="ga909d70d4d88dd6731a07b76a21c8214b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga909d70d4d88dd6731a07b76a21c8214b">&#9670;&nbsp;</a></span>PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Power Timer Prescale Register, offset: 0x4 </p>

</div>
</div>
<a id="ga1c26bce9144a9606d3f8a60dc750b063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c26bce9144a9606d3f8a60dc750b063">&#9670;&nbsp;</a></span>PTOR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Toggle Output Register, offset: 0xC </p>

</div>
</div>
<a id="ga1c26bce9144a9606d3f8a60dc750b063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c26bce9144a9606d3f8a60dc750b063">&#9670;&nbsp;</a></span>PTOR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Toggle Output Register, offset: 0xC </p>

</div>
</div>
<a id="gad84d20ccbf12eca9317af4e4511033a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad84d20ccbf12eca9317af4e4511033a8">&#9670;&nbsp;</a></span>PUSHR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PUSHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUSH TX FIFO Register In Master Mode, offset: 0x34 </p>

</div>
</div>
<a id="gad84d20ccbf12eca9317af4e4511033a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad84d20ccbf12eca9317af4e4511033a8">&#9670;&nbsp;</a></span>PUSHR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PUSHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUSH TX FIFO Register In Master Mode, offset: 0x34 </p>

</div>
</div>
<a id="ga8588010724781cfb5aa384b100ca9d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8588010724781cfb5aa384b100ca9d7e">&#9670;&nbsp;</a></span>PUSHR_SLAVE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PUSHR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUSH TX FIFO Register In Slave Mode, offset: 0x34 </p>

</div>
</div>
<a id="ga8588010724781cfb5aa384b100ca9d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8588010724781cfb5aa384b100ca9d7e">&#9670;&nbsp;</a></span>PUSHR_SLAVE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PUSHR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUSH TX FIFO Register In Slave Mode, offset: 0x34 </p>

</div>
</div>
<a id="ga9416ddd62b5d7ccea41cb9bb4cd7b29f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9416ddd62b5d7ccea41cb9bb4cd7b29f">&#9670;&nbsp;</a></span>QDCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> QDCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Quadrature Decoder Control and Status, offset: 0x80 </p>

</div>
</div>
<a id="ga2d5ff162ed91ca88f1f5ce93926a28a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d5ff162ed91ca88f1f5ce93926a28a8">&#9670;&nbsp;</a></span>R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> R[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Data Result Register, array offset: 0x10, array step: 0x4 </p>

</div>
</div>
<a id="gae9dab8ef1aad113e4a4f83a1dc78e357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9dab8ef1aad113e4a4f83a1dc78e357">&#9670;&nbsp;</a></span>RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Range Address register, offset: 0x7 </p>

</div>
</div>
<a id="ga5d6ec01bb43e824a7c2b289a7ffb6630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d6ec01bb43e824a7c2b289a7ffb6630">&#9670;&nbsp;</a></span>RECYCLE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RECYCLE_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM RECYCLE COUNT, offset: 0x24 </p>

</div>
</div>
<a id="gad1d411f494430b8bfb7e89e78efd49be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1d411f494430b8bfb7e89e78efd49be">&#9670;&nbsp;</a></span>REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> REG[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register file register, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="ga6589d31839b08fcb52f2155d5c37a254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6589d31839b08fcb52f2155d5c37a254">&#9670;&nbsp;</a></span>REG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> REG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC REGISTER 0, offset: 0x0 </p>

</div>
</div>
<a id="ga9b3fcf75b540308b23c588afba1eb374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b3fcf75b540308b23c588afba1eb374">&#9670;&nbsp;</a></span>REG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> REG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC REGISTER 1, offset: 0x4 </p>

</div>
</div>
<a id="ga388d7d03469dacc587b95dd9ae656f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga388d7d03469dacc587b95dd9ae656f61">&#9670;&nbsp;</a></span>REG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> REG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC REGISTER 2, offset: 0x8 </p>

</div>
</div>
<a id="ga01f0f42197766e95651d8095a39df3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01f0f42197766e95651d8095a39df3e0">&#9670;&nbsp;</a></span>REG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> REG3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC REGISTER 3, offset: 0xC </p>

</div>
</div>
<a id="ga0d7ad77cf22aa73ca80a2425d4df8ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d7ad77cf22aa73ca80a2425d4df8ec5">&#9670;&nbsp;</a></span>REG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> REG4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC REGISTER 4, offset: 0x10 </p>

</div>
</div>
<a id="ga6a7044a61dd42d11b873a3d156c1ae4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a7044a61dd42d11b873a3d156c1ae4c">&#9670;&nbsp;</a></span>REG6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> REG6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC REGISTER 6, offset: 0x18 </p>

</div>
</div>
<a id="ga9bcbbb9fb5daa8d8ed402253174f0219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bcbbb9fb5daa8d8ed402253174f0219">&#9670;&nbsp;</a></span>REG7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> REG7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC REGISTER 7, offset: 0x1C </p>

</div>
</div>
<a id="gac2fc2acedfe2248d41dfbaaccd2a582e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2fc2acedfe2248d41dfbaaccd2a582e">&#9670;&nbsp;</a></span>REGSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> REGSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Regulator Status And Control register, offset: 0x2 </p>

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[1/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae92c415eafe9cb1ed0cec84dcd51b900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae92c415eafe9cb1ed0cec84dcd51b900">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[2/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[184]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6f43b6f9d613bb84229a7fcc84d01eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f43b6f9d613bb84229a7fcc84d01eb7">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[3/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[1536]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc36545658b11a98b00c51de3a3c5d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc36545658b11a98b00c51de3a3c5d42">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[4/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[5/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[6/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[7/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33a1c574e559dc57bb2fc28166bf6341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33a1c574e559dc57bb2fc28166bf6341">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[8/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[9/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4be6979b69000068ac5203085d425825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be6979b69000068ac5203085d425825">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[10/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab5b3e978eb3ceb8a2aadaeeab28db00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b3e978eb3ceb8a2aadaeeab28db00b">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[11/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ec763bccac6d03f5d21615e8190a0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ec763bccac6d03f5d21615e8190a0cf">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[12/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[3824]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac8c74521f9046fb165e5340648fde167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8c74521f9046fb165e5340648fde167">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[13/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[14/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3964851a29318d7b51030db55fb714ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3964851a29318d7b51030db55fb714ae">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[15/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[220]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33a1c574e559dc57bb2fc28166bf6341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33a1c574e559dc57bb2fc28166bf6341">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[16/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d386ff4b328960f430b4c63f61423fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d386ff4b328960f430b4c63f61423fa">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[17/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0de996dea396cfe98eb44e61dbdff57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0de996dea396cfe98eb44e61dbdff57d">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[18/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4028]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaff536eac9415395c98aef65fd91b7ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff536eac9415395c98aef65fd91b7ed7">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[19/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[236]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8ff7fd9cfa27433e23333be538497a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ff7fd9cfa27433e23333be538497a51">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[20/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4096]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[21/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae456f971869c40ad0dc2bd7199636300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae456f971869c40ad0dc2bd7199636300">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[22/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[36]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4398e5001fa061061fe95e2ceef7a31a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4398e5001fa061061fe95e2ceef7a31a">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[23/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[24/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5c429acbda13071dcc526ade1805a10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c429acbda13071dcc526ade1805a10a">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[25/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[26/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[27/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7c0577eda55f0d43ef3c974346da6ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c0577eda55f0d43ef3c974346da6ccc">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[1/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[2/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7c0577eda55f0d43ef3c974346da6ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c0577eda55f0d43ef3c974346da6ccc">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[3/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[4/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga83b2d6f5756a9b0aa609216190380d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83b2d6f5756a9b0aa609216190380d5f">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[5/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad8a834e9c0be4b8a1f57679868c10f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8a834e9c0be4b8a1f57679868c10f2d">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[6/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[48]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga280910d9fdfd8acf24edab1d3950c732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga280910d9fdfd8acf24edab1d3950c732">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[7/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[156]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga58f4945ef26d5e7445535c45a4b9a41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58f4945ef26d5e7445535c45a4b9a41c">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[8/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[448]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53762b5329df1577d65fb443ec732a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53762b5329df1577d65fb443ec732a11">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[9/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[10/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53762b5329df1577d65fb443ec732a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53762b5329df1577d65fb443ec732a11">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[11/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga751eb9bad252d2a0d98a9d0f0c8ae7d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751eb9bad252d2a0d98a9d0f0c8ae7d4">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[12/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad8a834e9c0be4b8a1f57679868c10f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8a834e9c0be4b8a1f57679868c10f2d">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[13/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[48]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[14/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[15/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabe97451cad168aef28ca5253678443fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe97451cad168aef28ca5253678443fa">&#9670;&nbsp;</a></span>RESERVED_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_10[708]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa34038b7ee045c4d1fc6115296ae41a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa34038b7ee045c4d1fc6115296ae41a2">&#9670;&nbsp;</a></span>RESERVED_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_11[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga25415f08b1c72e5eb7e9df0accbc647e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25415f08b1c72e5eb7e9df0accbc647e">&#9670;&nbsp;</a></span>RESERVED_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_12[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6e39aabb7a1d4065e9338e906c8bb94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e39aabb7a1d4065e9338e906c8bb94d">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[1/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc19a07675d1806592b3ed4a92f91e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc19a07675d1806592b3ed4a92f91e1c">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[2/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc19a07675d1806592b3ed4a92f91e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc19a07675d1806592b3ed4a92f91e1c">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[3/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga186e433a83d42ecd6b4e218ea63d9674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga186e433a83d42ecd6b4e218ea63d9674">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[4/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab94602d1d19ef947e697256be9e503ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab94602d1d19ef947e697256be9e503ea">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[5/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[3524]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc19a07675d1806592b3ed4a92f91e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc19a07675d1806592b3ed4a92f91e1c">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[6/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad7de7b234e4846024bdeb9198f89edba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7de7b234e4846024bdeb9198f89edba">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[7/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[48]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga186e433a83d42ecd6b4e218ea63d9674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga186e433a83d42ecd6b4e218ea63d9674">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[8/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaffbed8475622aa082c86d2dd7dfdffcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffbed8475622aa082c86d2dd7dfdffcc">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[9/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[44]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac39ef7524cfc3a3f0648a2d707f7cd25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac39ef7524cfc3a3f0648a2d707f7cd25">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[10/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[92]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e4cf360c8569570721315e4ec5efee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e4cf360c8569570721315e4ec5efee5">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c5f07c0d51983920ebca05f9e650883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c5f07c0d51983920ebca05f9e650883">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga86684537b595133db57a7bcc73843d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86684537b595133db57a7bcc73843d2a">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga86684537b595133db57a7bcc73843d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86684537b595133db57a7bcc73843d2a">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e4cf360c8569570721315e4ec5efee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e4cf360c8569570721315e4ec5efee5">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e4cf360c8569570721315e4ec5efee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e4cf360c8569570721315e4ec5efee5">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ea8e8615e2c3fed17a661c8b53db8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea8e8615e2c3fed17a661c8b53db8a9">&#9670;&nbsp;</a></span>RESERVED_4 <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71033e44d51c3ca5bd7d938bf1685d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71033e44d51c3ca5bd7d938bf1685d47">&#9670;&nbsp;</a></span>RESERVED_4 <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8c752b26764b7d15368cf85fe57a34b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c752b26764b7d15368cf85fe57a34b9">&#9670;&nbsp;</a></span>RESERVED_4 <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ea8e8615e2c3fed17a661c8b53db8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea8e8615e2c3fed17a661c8b53db8a9">&#9670;&nbsp;</a></span>RESERVED_4 <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ea8e8615e2c3fed17a661c8b53db8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea8e8615e2c3fed17a661c8b53db8a9">&#9670;&nbsp;</a></span>RESERVED_4 <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga51a38c56684a021d102c1575bd875354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51a38c56684a021d102c1575bd875354">&#9670;&nbsp;</a></span>RESERVED_5 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab95a859ed80f2b72b5538bcc1806d924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95a859ed80f2b72b5538bcc1806d924">&#9670;&nbsp;</a></span>RESERVED_5 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab95a859ed80f2b72b5538bcc1806d924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95a859ed80f2b72b5538bcc1806d924">&#9670;&nbsp;</a></span>RESERVED_5 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab95a859ed80f2b72b5538bcc1806d924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95a859ed80f2b72b5538bcc1806d924">&#9670;&nbsp;</a></span>RESERVED_5 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga50dd51e6f50025b299e9294b97fc53f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50dd51e6f50025b299e9294b97fc53f2">&#9670;&nbsp;</a></span>RESERVED_6 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_6[184]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa279606096ee36b93658c2746eaeb493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa279606096ee36b93658c2746eaeb493">&#9670;&nbsp;</a></span>RESERVED_6 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_6[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e4f1fbee587e08a2b02ff956746fb74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e4f1fbee587e08a2b02ff956746fb74">&#9670;&nbsp;</a></span>RESERVED_6 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_6[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga854b1699b72f532ae0afa766cd69177a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga854b1699b72f532ae0afa766cd69177a">&#9670;&nbsp;</a></span>RESERVED_7 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_7[3836]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ce991081618d5adf95ab338508d7128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ce991081618d5adf95ab338508d7128">&#9670;&nbsp;</a></span>RESERVED_7 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_7[164]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2139860497710bc375266dc42d96ee6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2139860497710bc375266dc42d96ee6c">&#9670;&nbsp;</a></span>RESERVED_7 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_7[156]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga20760a1a58b7fe5744f77b3cd3a4443c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20760a1a58b7fe5744f77b3cd3a4443c">&#9670;&nbsp;</a></span>RESERVED_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_8[200]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7fb87066b9687cbf70e5b54b20a1913e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fb87066b9687cbf70e5b54b20a1913e">&#9670;&nbsp;</a></span>RESERVED_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_9[736]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7bc90a98026bb9cea9f72a500e3c2cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bc90a98026bb9cea9f72a500e3c2cfe">&#9670;&nbsp;</a></span>RF_DFT_BIST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RF_DFT_BIST_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX DFT Control 1, offset: 0x1C </p>

</div>
</div>
<a id="ga48ab28cdcade6a2981c296cdd1813434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48ab28cdcade6a2981c296cdd1813434">&#9670;&nbsp;</a></span>RF_DFT_BIST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RF_DFT_BIST_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX DFT Control 2, offset: 0x20 </p>

</div>
</div>
<a id="gafb0e7eea3e1e0322f8c4e8ee30cee8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb0e7eea3e1e0322f8c4e8ee30cee8ce">&#9670;&nbsp;</a></span>RF_NOT_ALLOWED_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RF_NOT_ALLOWED_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WIFI COEXISTENCE CONTROL, offset: 0x2C </p>

</div>
</div>
<a id="ga7d58a3f04922fa576c713c80afd0becc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d58a3f04922fa576c713c80afd0becc">&#9670;&nbsp;</a></span>RF_OSC_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RF_OSC_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Radio Oscillator Control, offset: 0x124 </p>

</div>
</div>
<a id="gadb3a6cb8a3c37e9a55ab12962d0983d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb3a6cb8a3c37e9a55ab12962d0983d1">&#9670;&nbsp;</a></span>RPFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RPFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset Pin Filter Control register, offset: 0x4 </p>

</div>
</div>
<a id="ga9423324babed28ac7e0a6990356c8cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9423324babed28ac7e0a6990356c8cb1">&#9670;&nbsp;</a></span>RPFW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RPFW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset Pin Filter Width register, offset: 0x5 </p>

</div>
</div>
<a id="gad10ae0d821edec8a6cf1bf982a307b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad10ae0d821edec8a6cf1bf982a307b91">&#9670;&nbsp;</a></span>RSER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RSER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA/Interrupt Request Select and Enable Register, offset: 0x30 </p>

</div>
</div>
<a id="ga03b500a9dd1b85aa33f0b453faa0d832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03b500a9dd1b85aa33f0b453faa0d832">&#9670;&nbsp;</a></span>RSSI_CTRL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RSSI_CTRL_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RSSI Control 0, offset: 0x18 </p>

</div>
</div>
<a id="ga542d0d5112be4346a3a5145e7b365dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga542d0d5112be4346a3a5145e7b365dca">&#9670;&nbsp;</a></span>RSSI_CTRL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RSSI_CTRL_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RSSI Control 1, offset: 0x1C </p>

</div>
</div>
<a id="ga35ad91e4db1da96a576f06be75f3d3d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35ad91e4db1da96a576f06be75f3d3d3">&#9670;&nbsp;</a></span>RSSI_DFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RSSI_DFT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RSSI DFT, offset: 0x20 </p>

</div>
</div>
<a id="ga4bd82e51749014ad79211138018a44ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bd82e51749014ad79211138018a44ea">&#9670;&nbsp;</a></span>RX_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_ADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog ADC Control, offset: 0x8 </p>

</div>
</div>
<a id="ga7258a5fe602bc706197504fcd6db165e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7258a5fe602bc706197504fcd6db165e">&#9670;&nbsp;</a></span>RX_AUXPLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_AUXPLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog Aux PLL Control, offset: 0x18 </p>

</div>
</div>
<a id="ga86e0265651bc121a96023b94c69b3c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e0265651bc121a96023b94c69b3c49">&#9670;&nbsp;</a></span>RX_BBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_BBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog BBA Control, offset: 0xC </p>

</div>
</div>
<a id="ga0f52b641136ee1dc7cec5771071c0a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f52b641136ee1dc7cec5771071c0a28">&#9670;&nbsp;</a></span>RX_CHF_COEF_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_CHF_COEF_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Channel Filter Coefficient 0, offset: 0x1A0 </p>

</div>
</div>
<a id="gaffc4ab3b809213744f8369b9cfe330ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffc4ab3b809213744f8369b9cfe330ed">&#9670;&nbsp;</a></span>RX_CHF_COEF_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_CHF_COEF_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Channel Filter Coefficient 1, offset: 0x1A4 </p>

</div>
</div>
<a id="gaf8ccaffaccad65261b389f1249930744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8ccaffaccad65261b389f1249930744">&#9670;&nbsp;</a></span>RX_CHF_COEF_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_CHF_COEF_10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Channel Filter Coefficient 10, offset: 0x1C8 </p>

</div>
</div>
<a id="gac96adb55ff812d1435605705c1d17d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac96adb55ff812d1435605705c1d17d86">&#9670;&nbsp;</a></span>RX_CHF_COEF_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_CHF_COEF_11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Channel Filter Coefficient 11, offset: 0x1CC </p>

</div>
</div>
<a id="ga8df47f94dec70cde653646c580d26cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8df47f94dec70cde653646c580d26cb0">&#9670;&nbsp;</a></span>RX_CHF_COEF_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_CHF_COEF_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Channel Filter Coefficient 2, offset: 0x1A8 </p>

</div>
</div>
<a id="ga285cfa8eeffbd0a9e9fd974b77a6fee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga285cfa8eeffbd0a9e9fd974b77a6fee6">&#9670;&nbsp;</a></span>RX_CHF_COEF_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_CHF_COEF_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Channel Filter Coefficient 3, offset: 0x1AC </p>

</div>
</div>
<a id="ga71e3c74ef3610c97af370c8821e17ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71e3c74ef3610c97af370c8821e17ac4">&#9670;&nbsp;</a></span>RX_CHF_COEF_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_CHF_COEF_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Channel Filter Coefficient 4, offset: 0x1B0 </p>

</div>
</div>
<a id="gaf3cb39893eb333c0a141b4a0d0c6f720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3cb39893eb333c0a141b4a0d0c6f720">&#9670;&nbsp;</a></span>RX_CHF_COEF_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_CHF_COEF_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Channel Filter Coefficient 5, offset: 0x1B4 </p>

</div>
</div>
<a id="gac070940a839fc92e8e4a8c65a6566cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac070940a839fc92e8e4a8c65a6566cdb">&#9670;&nbsp;</a></span>RX_CHF_COEF_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_CHF_COEF_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Channel Filter Coefficient 6, offset: 0x1B8 </p>

</div>
</div>
<a id="ga8ddf01471c80eed1dee969688662cdde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ddf01471c80eed1dee969688662cdde">&#9670;&nbsp;</a></span>RX_CHF_COEF_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_CHF_COEF_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Channel Filter Coefficient 7, offset: 0x1BC </p>

</div>
</div>
<a id="ga1e455bc96e2ff225de3d0f1bf551cb23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e455bc96e2ff225de3d0f1bf551cb23">&#9670;&nbsp;</a></span>RX_CHF_COEF_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_CHF_COEF_8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Channel Filter Coefficient 8, offset: 0x1C0 </p>

</div>
</div>
<a id="gaa6d6b7ad22098a1ccc0ab5ef6cbd9b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6d6b7ad22098a1ccc0ab5ef6cbd9b1d">&#9670;&nbsp;</a></span>RX_CHF_COEF_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_CHF_COEF_9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Channel Filter Coefficient 9, offset: 0x1C4 </p>

</div>
</div>
<a id="ga5713fa3e7b4122ff1044cf65eaaada14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5713fa3e7b4122ff1044cf65eaaada14">&#9670;&nbsp;</a></span>RX_DIG_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_DIG_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Digital Control, offset: 0x0 </p>

</div>
</div>
<a id="ga9f5b21679354910aa3cd4ab524a52178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f5b21679354910aa3cd4ab524a52178">&#9670;&nbsp;</a></span>RX_FRAME_FILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_FRAME_FILTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RECEIVE FRAME FILTER, offset: 0x3C </p>

</div>
</div>
<a id="gaa92c2fa383547bf5f1f30bcc1cd894c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa92c2fa383547bf5f1f30bcc1cd894c9">&#9670;&nbsp;</a></span>RX_LNA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_LNA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog LNA Control, offset: 0x10 </p>

</div>
</div>
<a id="ga6d9b05b9a564cf803cbf56a04f19c15d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d9b05b9a564cf803cbf56a04f19c15d">&#9670;&nbsp;</a></span>RX_RCCAL_CTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_RCCAL_CTRL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX RC Calibration Control0, offset: 0x1DC </p>

</div>
</div>
<a id="gab88bc2c9982497aa16b34c66fb4b6fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab88bc2c9982497aa16b34c66fb4b6fac">&#9670;&nbsp;</a></span>RX_RCCAL_CTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_RCCAL_CTRL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX RC Calibration Control1, offset: 0x1E0 </p>

</div>
</div>
<a id="ga54e1fef0923d549fb97583bd5c4f1ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54e1fef0923d549fb97583bd5c4f1ba5">&#9670;&nbsp;</a></span>RX_RCCAL_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_RCCAL_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX RC Calibration Status, offset: 0x1E4 </p>

</div>
</div>
<a id="gacd7d3c4a2eef33be0fee961bd6f6a6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd7d3c4a2eef33be0fee961bd6f6a6f1">&#9670;&nbsp;</a></span>RX_TZA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_TZA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog TZA Control, offset: 0x14 </p>

</div>
</div>
<a id="gaad0f2eaa4ae1530f48396cf28523912d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad0f2eaa4ae1530f48396cf28523912d">&#9670;&nbsp;</a></span>RX_WATERMARK <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_WATERMARK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX WATERMARK, offset: 0x3C </p>

</div>
</div>
<a id="gaad0f2eaa4ae1530f48396cf28523912d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad0f2eaa4ae1530f48396cf28523912d">&#9670;&nbsp;</a></span>RX_WATERMARK <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_WATERMARK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RECEIVE WATERMARK, offset: 0x3C </p>

</div>
</div>
<a id="gad3899eedbf799f5dbec9eca67251ed4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3899eedbf799f5dbec9eca67251ed4f">&#9670;&nbsp;</a></span>RX_WTR_MARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RX_WTR_MARK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RECEIVE WATER MARK, offset: 0x84 </p>

</div>
</div>
<a id="gaa0a74e9a5fe5d6ed0c7f8e29d64f5631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0a74e9a5fe5d6ed0c7f8e29d64f5631">&#9670;&nbsp;</a></span>RXDIG_DFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RXDIG_DFT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXDIG DFT, offset: 0x1FC </p>

</div>
</div>
<a id="gac60db58d1ff9c9bae1ff1460dd6972ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac60db58d1ff9c9bae1ff1460dd6972ab">&#9670;&nbsp;</a></span>RXFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RXFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Registers, offset: 0x7C </p>

</div>
</div>
<a id="gafdbe91d4e8ea80ec8bcc8c89551429e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdbe91d4e8ea80ec8bcc8c89551429e1">&#9670;&nbsp;</a></span>RXFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RXFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Registers, offset: 0x80 </p>

</div>
</div>
<a id="gac4caeaac62400fb5d871f11574557a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4caeaac62400fb5d871f11574557a22">&#9670;&nbsp;</a></span>RXFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RXFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Registers, offset: 0x84 </p>

</div>
</div>
<a id="gaa997d3f01aca2c5e21a526b29e466f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa997d3f01aca2c5e21a526b29e466f27">&#9670;&nbsp;</a></span>RXFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RXFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Registers, offset: 0x88 </p>

</div>
</div>
<a id="ga0542ffc7618a0893938748eef9c87474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0542ffc7618a0893938748eef9c87474">&#9670;&nbsp;</a></span>S <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register, offset: 0x3 </p>

</div>
</div>
<a id="gac8db14da050fcf50b52dc461c601cf95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8db14da050fcf50b52dc461c601cf95">&#9670;&nbsp;</a></span>S <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Status Register, offset: 0x6 </p>

</div>
</div>
<a id="gaafdaf251d5cfeb18803536542a880459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafdaf251d5cfeb18803536542a880459">&#9670;&nbsp;</a></span>S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> S2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register 2, offset: 0xC </p>

</div>
</div>
<a id="ga384f0a362fa4228cd43d765ba2c217f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga384f0a362fa4228cd43d765ba2c217f9">&#9670;&nbsp;</a></span>SACCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SACCH0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Supervisor-only Access Registers, offset: 0x23 </p>

</div>
</div>
<a id="gaebe97c192e328bdd4152ee859377e372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebe97c192e328bdd4152ee859377e372">&#9670;&nbsp;</a></span>SACCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SACCH1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Supervisor-only Access Registers, offset: 0x22 </p>

</div>
</div>
<a id="gabc20ec564305c380e4b8232be82398b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc20ec564305c380e4b8232be82398b9">&#9670;&nbsp;</a></span>SACCH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SACCH2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Supervisor-only Access Registers, offset: 0x21 </p>

</div>
</div>
<a id="gaf0c0baa93492b593c75b66cd3578906a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0c0baa93492b593c75b66cd3578906a">&#9670;&nbsp;</a></span>SACCH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SACCH3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Supervisor-only Access Registers, offset: 0x20 </p>

</div>
</div>
<a id="ga2956b908e1e1eac75310f91afc852a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2956b908e1e1eac75310f91afc852a6c">&#9670;&nbsp;</a></span>SACCL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SACCL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Supervisor-only Access Registers, offset: 0x27 </p>

</div>
</div>
<a id="gad8aece7bb8af836aabd75d873b806ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8aece7bb8af836aabd75d873b806ecc">&#9670;&nbsp;</a></span>SACCL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SACCL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Supervisor-only Access Registers, offset: 0x26 </p>

</div>
</div>
<a id="ga5f357798cfae0d3c04af85d78354b729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f357798cfae0d3c04af85d78354b729">&#9670;&nbsp;</a></span>SACCL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SACCL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Supervisor-only Access Registers, offset: 0x25 </p>

</div>
</div>
<a id="gacefe1b6afafefcfca3321388b5302f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacefe1b6afafefcfca3321388b5302f34">&#9670;&nbsp;</a></span>SACCL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SACCL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Supervisor-only Access Registers, offset: 0x24 </p>

</div>
</div>
<a id="ga821c25191533123bf8aca63e3dc2b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821c25191533123bf8aca63e3dc2b79e">&#9670;&nbsp;</a></span>SADDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Source Address, array offset: 0x1000, array step: 0x20 </p>

</div>
</div>
<a id="ga821c25191533123bf8aca63e3dc2b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821c25191533123bf8aca63e3dc2b79e">&#9670;&nbsp;</a></span>SADDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Source Address, array offset: 0x1000, array step: 0x20 </p>

</div>
</div>
<a id="ga74ca6eec9db43cb02619bd42ef614d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74ca6eec9db43cb02619bd42ef614d5a">&#9670;&nbsp;</a></span>SAM_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SAM_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAM CONTROL, offset: 0x68 </p>

</div>
</div>
<a id="ga4a4091d1ac64020c1d02f3bf1e41bad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a4091d1ac64020c1d02f3bf1e41bad0">&#9670;&nbsp;</a></span>SAM_FREE_IDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SAM_FREE_IDX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAM FREE INDEX, offset: 0x74 </p>

</div>
</div>
<a id="gab9fc04b3a066466f4b92a8e055db0602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9fc04b3a066466f4b92a8e055db0602">&#9670;&nbsp;</a></span>SAM_MATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SAM_MATCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOURCE ADDRESS MANAGEMENT MATCH, offset: 0x70 </p>

</div>
</div>
<a id="gaa33d72840d8ab4e3faa81fbe052a2993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa33d72840d8ab4e3faa81fbe052a2993">&#9670;&nbsp;</a></span>SAM_TABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SAM_TABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOURCE ADDRESS MANAGEMENT TABLE, offset: 0x6C </p>

</div>
</div>
<a id="ga6e4186c987991db2055d1d27cf0f60d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e4186c987991db2055d1d27cf0f60d9">&#9670;&nbsp;</a></span>SBLIM <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SBLIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sparse Bit Limit Register, offset: 0x14 </p>

</div>
</div>
<a id="ga6e4186c987991db2055d1d27cf0f60d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e4186c987991db2055d1d27cf0f60d9">&#9670;&nbsp;</a></span>SBLIM <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SBLIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sparse Bit Limit Register, offset: 0x14 </p>

</div>
</div>
<a id="ga369ca7d5284929a823dab79b7d10d81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga369ca7d5284929a823dab79b7d10d81f">&#9670;&nbsp;</a></span>SC <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Status and Control Register, offset: 0x8 </p>

</div>
</div>
<a id="ga71c139861c5c28b6a6e81b2b1c72946a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c139861c5c28b6a6e81b2b1c72946a">&#9670;&nbsp;</a></span>SC <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status and Control, offset: 0x0 </p>

</div>
</div>
<a id="ga369ca7d5284929a823dab79b7d10d81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga369ca7d5284929a823dab79b7d10d81f">&#9670;&nbsp;</a></span>SC <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VREF Status and Control Register, offset: 0x1 </p>

</div>
</div>
<a id="gac2f336dedf67a3b6dc792098c25f1197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2f336dedf67a3b6dc792098c25f1197">&#9670;&nbsp;</a></span>SC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SC1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="gab3540714d43d0b62818c72e8dc20d90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3540714d43d0b62818c72e8dc20d90a">&#9670;&nbsp;</a></span>SC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status and Control Register 2, offset: 0x20 </p>

</div>
</div>
<a id="gac9553a6641fb9da34cb7a0b63c7b2d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9553a6641fb9da34cb7a0b63c7b2d4e">&#9670;&nbsp;</a></span>SC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SC3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status and Control Register 3, offset: 0x24 </p>

</div>
</div>
<a id="ga342559d79209f064052a8a005bfd38a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga342559d79209f064052a8a005bfd38a3">&#9670;&nbsp;</a></span>SCGC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCGC4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Gating Control Register 4, offset: 0x1034 </p>

</div>
</div>
<a id="ga0c6b967745d0bb3e1bd280f7dd98db49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c6b967745d0bb3e1bd280f7dd98db49">&#9670;&nbsp;</a></span>SCGC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCGC5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Gating Control Register 5, offset: 0x1038 </p>

</div>
</div>
<a id="ga8075f4fb5887b43eba04eb636853be29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8075f4fb5887b43eba04eb636853be29">&#9670;&nbsp;</a></span>SCGC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCGC6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Gating Control Register 6, offset: 0x103C </p>

</div>
</div>
<a id="gafa6e40b1dfd085e74bffc345bd359205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa6e40b1dfd085e74bffc345bd359205">&#9670;&nbsp;</a></span>SCGC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCGC7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Gating Control Register 7, offset: 0x1040 </p>

</div>
</div>
<a id="ga078bb09ccd63d90efd7b265ef492bfcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga078bb09ccd63d90efd7b265ef492bfcf">&#9670;&nbsp;</a></span>SCMC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCMC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Monobit Count Register, offset: 0x20 </p>

</div>
</div>
<a id="ga078bb09ccd63d90efd7b265ef492bfcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga078bb09ccd63d90efd7b265ef492bfcf">&#9670;&nbsp;</a></span>SCMC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCMC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Monobit Count Register, offset: 0x20 </p>

</div>
</div>
<a id="gae0d53fedd3c877bac72fbd6adbadb197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0d53fedd3c877bac72fbd6adbadb197">&#9670;&nbsp;</a></span>SCMISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCMISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Miscellaneous Register, offset: 0x4 </p>

</div>
</div>
<a id="gad0799e7eadfb45df21ff4002bd2bff46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0799e7eadfb45df21ff4002bd2bff46">&#9670;&nbsp;</a></span>SCML <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCML</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Monobit Limit Register, offset: 0x20 </p>

</div>
</div>
<a id="gad0799e7eadfb45df21ff4002bd2bff46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0799e7eadfb45df21ff4002bd2bff46">&#9670;&nbsp;</a></span>SCML <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCML</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Monobit Limit Register, offset: 0x20 </p>

</div>
</div>
<a id="ga3fa18be8bc25b11eff5d36fbad087a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fa18be8bc25b11eff5d36fbad087a91">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMP Status and Control Register, offset: 0x3 </p>

</div>
</div>
<a id="ga5354dab1e9213ebe9e5fa761d012e459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5354dab1e9213ebe9e5fa761d012e459">&#9670;&nbsp;</a></span>SCR1C <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR1C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 1 Count Register, offset: 0x24 </p>

</div>
</div>
<a id="ga5354dab1e9213ebe9e5fa761d012e459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5354dab1e9213ebe9e5fa761d012e459">&#9670;&nbsp;</a></span>SCR1C <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR1C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 1 Count Register, offset: 0x24 </p>

</div>
</div>
<a id="ga90d57685e5ec8c381296deb62cf2be7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d57685e5ec8c381296deb62cf2be7d">&#9670;&nbsp;</a></span>SCR1L <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR1L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 1 Limit Register, offset: 0x24 </p>

</div>
</div>
<a id="ga90d57685e5ec8c381296deb62cf2be7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d57685e5ec8c381296deb62cf2be7d">&#9670;&nbsp;</a></span>SCR1L <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR1L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 1 Limit Register, offset: 0x24 </p>

</div>
</div>
<a id="gaf1179ba8e69b62d6b41c02d3f2c35f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1179ba8e69b62d6b41c02d3f2c35f75">&#9670;&nbsp;</a></span>SCR2C <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR2C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 2 Count Register, offset: 0x28 </p>

</div>
</div>
<a id="gaf1179ba8e69b62d6b41c02d3f2c35f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1179ba8e69b62d6b41c02d3f2c35f75">&#9670;&nbsp;</a></span>SCR2C <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR2C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 2 Count Register, offset: 0x28 </p>

</div>
</div>
<a id="gab9a2250477e1128160fdae63e98c9dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9a2250477e1128160fdae63e98c9dff">&#9670;&nbsp;</a></span>SCR2L <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR2L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 2 Limit Register, offset: 0x28 </p>

</div>
</div>
<a id="gab9a2250477e1128160fdae63e98c9dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9a2250477e1128160fdae63e98c9dff">&#9670;&nbsp;</a></span>SCR2L <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR2L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 2 Limit Register, offset: 0x28 </p>

</div>
</div>
<a id="gabb9ddffedafd3f38e503c11d44d35181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb9ddffedafd3f38e503c11d44d35181">&#9670;&nbsp;</a></span>SCR3C <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR3C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 3 Count Register, offset: 0x2C </p>

</div>
</div>
<a id="gabb9ddffedafd3f38e503c11d44d35181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb9ddffedafd3f38e503c11d44d35181">&#9670;&nbsp;</a></span>SCR3C <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR3C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 3 Count Register, offset: 0x2C </p>

</div>
</div>
<a id="gad12ce6952f66988843364a95f05358ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad12ce6952f66988843364a95f05358ab">&#9670;&nbsp;</a></span>SCR3L <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR3L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 3 Limit Register, offset: 0x2C </p>

</div>
</div>
<a id="gad12ce6952f66988843364a95f05358ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad12ce6952f66988843364a95f05358ab">&#9670;&nbsp;</a></span>SCR3L <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR3L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 3 Limit Register, offset: 0x2C </p>

</div>
</div>
<a id="ga81dc5fa18d7cd2430d91b36087505792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81dc5fa18d7cd2430d91b36087505792">&#9670;&nbsp;</a></span>SCR4C <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR4C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 4 Count Register, offset: 0x30 </p>

</div>
</div>
<a id="ga81dc5fa18d7cd2430d91b36087505792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81dc5fa18d7cd2430d91b36087505792">&#9670;&nbsp;</a></span>SCR4C <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR4C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 4 Count Register, offset: 0x30 </p>

</div>
</div>
<a id="gabe1f0198ee820d2d5d28905f194c2e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe1f0198ee820d2d5d28905f194c2e5b">&#9670;&nbsp;</a></span>SCR4L <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR4L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 4 Limit Register, offset: 0x30 </p>

</div>
</div>
<a id="gabe1f0198ee820d2d5d28905f194c2e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe1f0198ee820d2d5d28905f194c2e5b">&#9670;&nbsp;</a></span>SCR4L <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR4L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 4 Limit Register, offset: 0x30 </p>

</div>
</div>
<a id="ga3f3f887db2af77b4983c4b4b24ecf3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f3f887db2af77b4983c4b4b24ecf3d5">&#9670;&nbsp;</a></span>SCR5C <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR5C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 5 Count Register, offset: 0x34 </p>

</div>
</div>
<a id="ga3f3f887db2af77b4983c4b4b24ecf3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f3f887db2af77b4983c4b4b24ecf3d5">&#9670;&nbsp;</a></span>SCR5C <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR5C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 5 Count Register, offset: 0x34 </p>

</div>
</div>
<a id="ga48ce51d9f48c30679a5881eb8b2a8cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48ce51d9f48c30679a5881eb8b2a8cb6">&#9670;&nbsp;</a></span>SCR5L <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR5L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 5 Limit Register, offset: 0x34 </p>

</div>
</div>
<a id="ga48ce51d9f48c30679a5881eb8b2a8cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48ce51d9f48c30679a5881eb8b2a8cb6">&#9670;&nbsp;</a></span>SCR5L <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR5L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 5 Limit Register, offset: 0x34 </p>

</div>
</div>
<a id="ga16dc341902c31ad93e762f4828078579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16dc341902c31ad93e762f4828078579">&#9670;&nbsp;</a></span>SCR6PC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR6PC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 6+ Count Register, offset: 0x38 </p>

</div>
</div>
<a id="ga16dc341902c31ad93e762f4828078579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16dc341902c31ad93e762f4828078579">&#9670;&nbsp;</a></span>SCR6PC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR6PC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 6+ Count Register, offset: 0x38 </p>

</div>
</div>
<a id="ga4243bc74579b2cf474b28bcf2e72a7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4243bc74579b2cf474b28bcf2e72a7af">&#9670;&nbsp;</a></span>SCR6PL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR6PL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 6+ Limit Register, offset: 0x38 </p>

</div>
</div>
<a id="ga4243bc74579b2cf474b28bcf2e72a7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4243bc74579b2cf474b28bcf2e72a7af">&#9670;&nbsp;</a></span>SCR6PL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR6PL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Statistical Check Run Length 6+ Limit Register, offset: 0x38 </p>

</div>
</div>
<a id="ga40117c0218afde94483832c6f40eb0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40117c0218afde94483832c6f40eb0ab">&#9670;&nbsp;</a></span>SDCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SDCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Seed Control Register, offset: 0x10 </p>

</div>
</div>
<a id="ga5baf01a3a36a117e2bebdd02d6d6876a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5baf01a3a36a117e2bebdd02d6d6876a">&#9670;&nbsp;</a></span>SDID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SDID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Device Identification Register, offset: 0x1024 </p>

</div>
</div>
<a id="gaa4ceea6da4a940b6d348a8d814397791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4ceea6da4a940b6d348a8d814397791">&#9670;&nbsp;</a></span>SEC_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SEC_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Security Configuration Register, offset: 0xB0 </p>

</div>
</div>
<a id="ga31235a08f568be7aa41963234a9d676c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31235a08f568be7aa41963234a9d676c">&#9670;&nbsp;</a></span>SEEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SEEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set Enable Error Interrupt Register, offset: 0x19 </p>

</div>
</div>
<a id="ga0f42a5819fb672611b39de18e5214200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f42a5819fb672611b39de18e5214200">&#9670;&nbsp;</a></span>SEQ_CTRL_STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SEQ_CTRL_STS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEQUENCE CONTROL AND STATUS, offset: 0x78 </p>

</div>
</div>
<a id="ga716a98bf99ded65b1e507df463e00bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga716a98bf99ded65b1e507df463e00bd0">&#9670;&nbsp;</a></span>SEQ_STATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SEQ_STATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>802.15.4 SEQUENCE STATE, offset: 0x90 </p>

</div>
</div>
<a id="ga325eddaf96c9a3e8006e525499c2d5eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga325eddaf96c9a3e8006e525499c2d5eb">&#9670;&nbsp;</a></span>SERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SERQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set Enable Request Register, offset: 0x1B </p>

</div>
</div>
<a id="ga259cfcca8e9764142934b37873e0b2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga259cfcca8e9764142934b37873e0b2ea">&#9670;&nbsp;</a></span>SLAST <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SLAST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 </p>

</div>
</div>
<a id="ga259cfcca8e9764142934b37873e0b2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga259cfcca8e9764142934b37873e0b2ea">&#9670;&nbsp;</a></span>SLAST <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SLAST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 </p>

</div>
</div>
<a id="ga6877ca711f7128a696a9d876a7e45d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6877ca711f7128a696a9d876a7e45d83">&#9670;&nbsp;</a></span>SLOT_PRELOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SLOT_PRELOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLOT PRELOAD, offset: 0x8C </p>

</div>
</div>
<a id="gae84d7b4597381d16c807ac8c0f77b12c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae84d7b4597381d16c807ac8c0f77b12c">&#9670;&nbsp;</a></span>SLTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SLTH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C SCL Low Timeout Register High, offset: 0xA </p>

</div>
</div>
<a id="gae154cfc39aa9ad234093c3a7a469a27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae154cfc39aa9ad234093c3a7a469a27d">&#9670;&nbsp;</a></span>SLTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SLTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C SCL Low Timeout Register Low, offset: 0xB </p>

</div>
</div>
<a id="ga7da5c460cfe30d313f3f057de44ae6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da5c460cfe30d313f3f057de44ae6b6">&#9670;&nbsp;</a></span>SMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SMB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C SMBus Control and Status register, offset: 0x8 </p>

</div>
</div>
<a id="gab83ecd61515a229daa91f7ee98f377d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab83ecd61515a229daa91f7ee98f377d7">&#9670;&nbsp;</a></span>SOFF <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> SOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 </p>

</div>
</div>
<a id="gab83ecd61515a229daa91f7ee98f377d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab83ecd61515a229daa91f7ee98f377d7">&#9670;&nbsp;</a></span>SOFF <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> SOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 </p>

</div>
</div>
<a id="ga2dd2ae7d066d4b4240fe56f72f0f7095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dd2ae7d066d4b4240fe56f72f0f7095">&#9670;&nbsp;</a></span>SOPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SOPT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Options Register 1, offset: 0x0 </p>

</div>
</div>
<a id="ga3f8dc2ae265d799ec159ccd2c2fddabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f8dc2ae265d799ec159ccd2c2fddabd">&#9670;&nbsp;</a></span>SOPT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SOPT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Options Register 2, offset: 0x1004 </p>

</div>
</div>
<a id="ga5e152370dc7f083dff49c4e56e669435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e152370dc7f083dff49c4e56e669435">&#9670;&nbsp;</a></span>SOPT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SOPT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Options Register 4, offset: 0x100C </p>

</div>
</div>
<a id="gad3423d05c1b61a09639d9ea8b5d3ea66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3423d05c1b61a09639d9ea8b5d3ea66">&#9670;&nbsp;</a></span>SOPT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SOPT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Options Register 5, offset: 0x1010 </p>

</div>
</div>
<a id="ga9a5cff1a3ad3808a7b9478791a37915d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5cff1a3ad3808a7b9478791a37915d">&#9670;&nbsp;</a></span>SOPT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SOPT7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Options Register 7, offset: 0x1018 </p>

</div>
</div>
<a id="ga5634132d0d636b9eac05627fe9e2b2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5634132d0d636b9eac05627fe9e2b2f9">&#9670;&nbsp;</a></span>SR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Status Register, offset: 0x20 </p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&nbsp;</a></span>SR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Status Register, offset: 0x14 </p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&nbsp;</a></span>SR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status Register, offset: 0x2C </p>

</div>
</div>
<a id="ga41d4e6ae9fb47445146929d15e97153f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41d4e6ae9fb47445146929d15e97153f">&#9670;&nbsp;</a></span>SRS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SRS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Reset Status Register 0, offset: 0x0 </p>

</div>
</div>
<a id="ga2164524ec77565baad264a25fbc65378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2164524ec77565baad264a25fbc65378">&#9670;&nbsp;</a></span>SRS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SRS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Reset Status Register 1, offset: 0x1 </p>

</div>
</div>
<a id="ga57790bed2fb6759181812845dbca3eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57790bed2fb6759181812845dbca3eb8">&#9670;&nbsp;</a></span>SRVCOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SRVCOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Service COP, offset: 0x1104 </p>

</div>
</div>
<a id="ga20abbb37927be43e6e153072de17c02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20abbb37927be43e6e153072de17c02f">&#9670;&nbsp;</a></span>SSRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SSRT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set START Bit Register, offset: 0x1D </p>

</div>
</div>
<a id="ga32af8cf2b55296763149d66c4928cdd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32af8cf2b55296763149d66c4928cdd2">&#9670;&nbsp;</a></span>STA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> STA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status Register, offset: 0x48 </p>

</div>
</div>
<a id="gaa90c98b3b95ed1374dbcf018c74aef79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa90c98b3b95ed1374dbcf018c74aef79">&#9670;&nbsp;</a></span>STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART Status Register, offset: 0x4 </p>

</div>
</div>
<a id="ga0b3f4c41f87ca52c3b6bca0bafa0df6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b3f4c41f87ca52c3b6bca0bafa0df6b">&#9670;&nbsp;</a></span>STATUS <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture and Compare Status, offset: 0x50 </p>

</div>
</div>
<a id="gaece2c880dc5ba01a2fc9326dc080dc26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece2c880dc5ba01a2fc9326dc080dc26">&#9670;&nbsp;</a></span>STATUS <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status Register, offset: 0x3C </p>

</div>
</div>
<a id="gaece2c880dc5ba01a2fc9326dc080dc26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece2c880dc5ba01a2fc9326dc080dc26">&#9670;&nbsp;</a></span>STATUS <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHY STATUS REGISTER, offset: 0x30 </p>

</div>
</div>
<a id="ga758faafc20c20806df9267730ac4bd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758faafc20c20806df9267730ac4bd6a">&#9670;&nbsp;</a></span>STOPCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> STOPCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stop Control Register, offset: 0x2 </p>

</div>
</div>
<a id="ga66430cf793849a50035907a807375789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66430cf793849a50035907a807375789">&#9670;&nbsp;</a></span>SY_CTRL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SY_CTRL_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog Synthesizer Control 1, offset: 0x1C </p>

</div>
</div>
<a id="gaff18a24df5abc43ec452f276daf57d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff18a24df5abc43ec452f276daf57d81">&#9670;&nbsp;</a></span>SY_CTRL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SY_CTRL_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog Synthesizer Control 2, offset: 0x20 </p>

</div>
</div>
<a id="ga4f6bfe0d5f8551b571749e3bd266b46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f6bfe0d5f8551b571749e3bd266b46e">&#9670;&nbsp;</a></span>SYNC_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SYNC_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>802.15.4 DEMOD SYMBOL SYNC CONTROL, offset: 0xC </p>

</div>
</div>
<a id="ga186e457099444315982ffe89d6235393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga186e457099444315982ffe89d6235393">&#9670;&nbsp;</a></span>SYSACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SYSACCESS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Access Register, offset: 0xFCC </p>

</div>
</div>
<a id="gab9520a43f2690ce815215a13edd949f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9520a43f2690ce815215a13edd949f1">&#9670;&nbsp;</a></span>T1_CMP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> T1_CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>T1 COMPARE, offset: 0x8 </p>

</div>
</div>
<a id="gab9520a43f2690ce815215a13edd949f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9520a43f2690ce815215a13edd949f1">&#9670;&nbsp;</a></span>T1_CMP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> T1_CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>T1 COMPARE, offset: 0x8 </p>

</div>
</div>
<a id="ga884f76324ea7a784261cd78236e4545c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga884f76324ea7a784261cd78236e4545c">&#9670;&nbsp;</a></span>T1CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> T1CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>T1 COMPARE, offset: 0x10 </p>

</div>
</div>
<a id="gafbc4ca2aea586d82d72da5d7bf807f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbc4ca2aea586d82d72da5d7bf807f14">&#9670;&nbsp;</a></span>T2_CMP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> T2_CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>T2 COMPARE, offset: 0xC </p>

</div>
</div>
<a id="gafbc4ca2aea586d82d72da5d7bf807f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbc4ca2aea586d82d72da5d7bf807f14">&#9670;&nbsp;</a></span>T2_CMP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> T2_CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>T2 COMPARE, offset: 0xC </p>

</div>
</div>
<a id="ga5cc4c6f0a1474acaa54a9a9244b43133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cc4c6f0a1474acaa54a9a9244b43133">&#9670;&nbsp;</a></span>T2CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> T2CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>T2 COMPARE, offset: 0x14 </p>

</div>
</div>
<a id="ga88fb1ceca71bae9d585fa5b3b474acb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88fb1ceca71bae9d585fa5b3b474acb9">&#9670;&nbsp;</a></span>T2PRIMECMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> T2PRIMECMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>T2 PRIME COMPARE, offset: 0x18 </p>

</div>
</div>
<a id="ga6790831be8410ae93d48983a7d43a571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6790831be8410ae93d48983a7d43a571">&#9670;&nbsp;</a></span>T3CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> T3CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>T3 COMPARE, offset: 0x1C </p>

</div>
</div>
<a id="ga59e4ad0a58c23e989404c121f8addef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59e4ad0a58c23e989404c121f8addef9">&#9670;&nbsp;</a></span>T4CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> T4CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>T4 COMPARE, offset: 0x20 </p>

</div>
</div>
<a id="gaeabd12dc10a19a2f333e39bb5f329295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeabd12dc10a19a2f333e39bb5f329295">&#9670;&nbsp;</a></span>TABLEMARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TABLEMARK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of Table Marker Register, offset: 0xC </p>

</div>
</div>
<a id="ga76d0489a678cfb330980a27aa5c561ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76d0489a678cfb330980a27aa5c561ce">&#9670;&nbsp;</a></span>TAGCLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TAGCLEAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Claim TAG Clear Register, offset: 0xFA4 </p>

</div>
</div>
<a id="ga5a64f3efc24eb45f8629ddc8050071d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a64f3efc24eb45f8629ddc8050071d0">&#9670;&nbsp;</a></span>TAGSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TAGSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Claim TAG Set Register, offset: 0xFA0 </p>

</div>
</div>
<a id="ga98069e908f0dbdf30857c4c33e5680b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98069e908f0dbdf30857c4c33e5680b8">&#9670;&nbsp;</a></span>TAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Time Alarm Register, offset: 0x8 </p>

</div>
</div>
<a id="ga2ccafb211d059f7673357ae5bd2c6f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ccafb211d059f7673357ae5bd2c6f18">&#9670;&nbsp;</a></span>TBCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TBCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Trace Buffer Control Register, offset: 0x200 </p>

</div>
</div>
<a id="gad1d389c8143cec20d6aef6be72216dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1d389c8143cec20d6aef6be72216dd4">&#9670;&nbsp;</a></span>TCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   TCD[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae9dd9282fab299d0cd6e119564688e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9dd9282fab299d0cd6e119564688e53">&#9670;&nbsp;</a></span>TCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Time Compensation Register, offset: 0xC </p>

</div>
</div>
<a id="gae9dd9282fab299d0cd6e119564688e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9dd9282fab299d0cd6e119564688e53">&#9670;&nbsp;</a></span>TCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer Count Register, offset: 0x8 </p>

</div>
</div>
<a id="gad205d7250cea8af8b177be3e861193d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad205d7250cea8af8b177be3e861193d8">&#9670;&nbsp;</a></span>TCTRL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Control Register, array offset: 0x108, array step: 0x10 </p>

</div>
</div>
<a id="gad205d7250cea8af8b177be3e861193d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad205d7250cea8af8b177be3e861193d8">&#9670;&nbsp;</a></span>TCTRL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Control Register, array offset: 0x108, array step: 0x10 </p>

</div>
</div>
<a id="ga38fdb1e5ac5dd95a6f67e651ded71276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38fdb1e5ac5dd95a6f67e651ded71276">&#9670;&nbsp;</a></span>TFLG <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TFLG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Flag Register, array offset: 0x10C, array step: 0x10 </p>

</div>
</div>
<a id="ga38fdb1e5ac5dd95a6f67e651ded71276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38fdb1e5ac5dd95a6f67e651ded71276">&#9670;&nbsp;</a></span>TFLG <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TFLG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Flag Register, array offset: 0x10C, array step: 0x10 </p>

</div>
</div>
<a id="ga6b8392160aa921870f3c1a04cfd87a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b8392160aa921870f3c1a04cfd87a0b">&#9670;&nbsp;</a></span>TIMESTAMP <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMESTAMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMESTAMP, offset: 0x10 </p>

</div>
</div>
<a id="ga6b8392160aa921870f3c1a04cfd87a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b8392160aa921870f3c1a04cfd87a0b">&#9670;&nbsp;</a></span>TIMESTAMP <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMESTAMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMESTAMP, offset: 0x10 </p>

</div>
</div>
<a id="ga6b8392160aa921870f3c1a04cfd87a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b8392160aa921870f3c1a04cfd87a0b">&#9670;&nbsp;</a></span>TIMESTAMP <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMESTAMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMESTAMP, offset: 0xC </p>

</div>
</div>
<a id="gaf86c8cf6e239d47abd59a9f446c8af68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86c8cf6e239d47abd59a9f446c8af68">&#9670;&nbsp;</a></span>TIMING00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING00, offset: 0x30 </p>

</div>
</div>
<a id="ga1b6283ec3e83990f9f1645e42a7bda45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b6283ec3e83990f9f1645e42a7bda45">&#9670;&nbsp;</a></span>TIMING01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING01, offset: 0x34 </p>

</div>
</div>
<a id="ga76ab72ba50beb4b9f52f44e0854c9de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76ab72ba50beb4b9f52f44e0854c9de8">&#9670;&nbsp;</a></span>TIMING02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING02, offset: 0x38 </p>

</div>
</div>
<a id="ga00ed4856c576e935aad1353970e6036f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00ed4856c576e935aad1353970e6036f">&#9670;&nbsp;</a></span>TIMING03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING03, offset: 0x3C </p>

</div>
</div>
<a id="ga6a0da65fb1366d66d781584768f58eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a0da65fb1366d66d781584768f58eeb">&#9670;&nbsp;</a></span>TIMING04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING04, offset: 0x40 </p>

</div>
</div>
<a id="ga26266af3b5b60dbcf4ce4eeba865ccc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26266af3b5b60dbcf4ce4eeba865ccc6">&#9670;&nbsp;</a></span>TIMING05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING05</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING05, offset: 0x44 </p>

</div>
</div>
<a id="gabb01687cfe9d541d001c1b5a976b5fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb01687cfe9d541d001c1b5a976b5fc8">&#9670;&nbsp;</a></span>TIMING06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING06</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING06, offset: 0x48 </p>

</div>
</div>
<a id="ga056a20cf2a405ce0ba826a607479c7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga056a20cf2a405ce0ba826a607479c7e2">&#9670;&nbsp;</a></span>TIMING07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING07</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING07, offset: 0x4C </p>

</div>
</div>
<a id="gad72b171f2313aedf39cd61f805f7b003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad72b171f2313aedf39cd61f805f7b003">&#9670;&nbsp;</a></span>TIMING08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING08, offset: 0x50 </p>

</div>
</div>
<a id="gaa9cb66330be671edfcc323fdb04bf1c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9cb66330be671edfcc323fdb04bf1c6">&#9670;&nbsp;</a></span>TIMING09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING09</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING09, offset: 0x54 </p>

</div>
</div>
<a id="gaad334236a35114f55a8d146283022ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad334236a35114f55a8d146283022ffd">&#9670;&nbsp;</a></span>TIMING10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING10, offset: 0x58 </p>

</div>
</div>
<a id="gac219c4a11091569a84bbe4f7b6121738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac219c4a11091569a84bbe4f7b6121738">&#9670;&nbsp;</a></span>TIMING11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING11, offset: 0x5C </p>

</div>
</div>
<a id="ga9abc227f56577844c4f195958adf2263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9abc227f56577844c4f195958adf2263">&#9670;&nbsp;</a></span>TIMING12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING12, offset: 0x60 </p>

</div>
</div>
<a id="ga61a980bd5a3296c036eef55bb3fe43b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61a980bd5a3296c036eef55bb3fe43b0">&#9670;&nbsp;</a></span>TIMING13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING13, offset: 0x64 </p>

</div>
</div>
<a id="gab2878f9bc537ae1f333168869904ca58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2878f9bc537ae1f333168869904ca58">&#9670;&nbsp;</a></span>TIMING14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING14, offset: 0x68 </p>

</div>
</div>
<a id="ga02fc032409eff0a4f91d74db36a18003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02fc032409eff0a4f91d74db36a18003">&#9670;&nbsp;</a></span>TIMING15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING15, offset: 0x6C </p>

</div>
</div>
<a id="ga33d16fb9acf86170e6b2d2410024ecc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33d16fb9acf86170e6b2d2410024ecc5">&#9670;&nbsp;</a></span>TIMING16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING16, offset: 0x70 </p>

</div>
</div>
<a id="gade4e1a9c10baebe4753604090f748291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade4e1a9c10baebe4753604090f748291">&#9670;&nbsp;</a></span>TIMING17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING17, offset: 0x74 </p>

</div>
</div>
<a id="ga5c29b7e4585068824fe9dcfcca60359c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c29b7e4585068824fe9dcfcca60359c">&#9670;&nbsp;</a></span>TIMING18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING18, offset: 0x78 </p>

</div>
</div>
<a id="ga8ae24d109ac23f5659ba868c5506d418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ae24d109ac23f5659ba868c5506d418">&#9670;&nbsp;</a></span>TIMING19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING19, offset: 0x7C </p>

</div>
</div>
<a id="ga898a901fd74b88544978df4ee408ac18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga898a901fd74b88544978df4ee408ac18">&#9670;&nbsp;</a></span>TIMING20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING20, offset: 0x80 </p>

</div>
</div>
<a id="ga34bd20709bd796acc0381915c735da69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34bd20709bd796acc0381915c735da69">&#9670;&nbsp;</a></span>TIMING21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING21, offset: 0x84 </p>

</div>
</div>
<a id="ga509366358a068332217b9a388b326b0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga509366358a068332217b9a388b326b0a">&#9670;&nbsp;</a></span>TIMING22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING22, offset: 0x88 </p>

</div>
</div>
<a id="gabf303bd9c744b7cfb3da6e88decd36fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf303bd9c744b7cfb3da6e88decd36fa">&#9670;&nbsp;</a></span>TIMING23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING23, offset: 0x8C </p>

</div>
</div>
<a id="gae07a45916f0e2fae833fc86ff00453e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae07a45916f0e2fae833fc86ff00453e2">&#9670;&nbsp;</a></span>TIMING24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING24, offset: 0x90 </p>

</div>
</div>
<a id="gaabb86ea82e9024744ee1e5a65a7f2569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabb86ea82e9024744ee1e5a65a7f2569">&#9670;&nbsp;</a></span>TIMING25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING25, offset: 0x94 </p>

</div>
</div>
<a id="gaec38273b2becc1934c1948cabe7b2179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec38273b2becc1934c1948cabe7b2179">&#9670;&nbsp;</a></span>TIMING26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING26, offset: 0x98 </p>

</div>
</div>
<a id="ga7ab9f1ae6db58117fa70fea05e2b87a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ab9f1ae6db58117fa70fea05e2b87a4">&#9670;&nbsp;</a></span>TIMING27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING27, offset: 0x9C </p>

</div>
</div>
<a id="gab41180d1585284eb32f0ee88f2e59b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab41180d1585284eb32f0ee88f2e59b64">&#9670;&nbsp;</a></span>TIMING28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING28, offset: 0xA0 </p>

</div>
</div>
<a id="ga5a15e04872a2e3a0df483ac88f108fc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a15e04872a2e3a0df483ac88f108fc1">&#9670;&nbsp;</a></span>TIMING29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING29, offset: 0xA4 </p>

</div>
</div>
<a id="ga8861ac7dd130d78c0691ee29473d6bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8861ac7dd130d78c0691ee29473d6bff">&#9670;&nbsp;</a></span>TIMING30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING30, offset: 0xA8 </p>

</div>
</div>
<a id="gac541f85afcf98c5b7ee2b89fcbf2c2be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac541f85afcf98c5b7ee2b89fcbf2c2be">&#9670;&nbsp;</a></span>TIMING31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING31, offset: 0xAC </p>

</div>
</div>
<a id="ga924059832a57038f03cd3066822a4eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga924059832a57038f03cd3066822a4eae">&#9670;&nbsp;</a></span>TIMING32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING32, offset: 0xB0 </p>

</div>
</div>
<a id="ga9d2891574d917bd4f1b6cc62d4a96bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d2891574d917bd4f1b6cc62d4a96bfc">&#9670;&nbsp;</a></span>TIMING33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING33, offset: 0xB4 </p>

</div>
</div>
<a id="ga38e5b981ee21c9992c525ef6d7c1b7ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38e5b981ee21c9992c525ef6d7c1b7ff">&#9670;&nbsp;</a></span>TIMING34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING34, offset: 0xB8 </p>

</div>
</div>
<a id="ga24b81ea85001795264661ff1b873c837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24b81ea85001795264661ff1b873c837">&#9670;&nbsp;</a></span>TIMING35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING35, offset: 0xBC </p>

</div>
</div>
<a id="ga4747eceded44bcf684f7da48b00578ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4747eceded44bcf684f7da48b00578ec">&#9670;&nbsp;</a></span>TIMING36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING36, offset: 0xC0 </p>

</div>
</div>
<a id="ga0197d8af89fb4626e751b927c8428f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0197d8af89fb4626e751b927c8428f43">&#9670;&nbsp;</a></span>TIMING37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING37, offset: 0xC4 </p>

</div>
</div>
<a id="ga828c8c2e7be84d7ce9062b7c0625c987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga828c8c2e7be84d7ce9062b7c0625c987">&#9670;&nbsp;</a></span>TIMING38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING38, offset: 0xC8 </p>

</div>
</div>
<a id="ga52f22da649bad281d97616fa387d6f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52f22da649bad281d97616fa387d6f42">&#9670;&nbsp;</a></span>TIMING39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING39, offset: 0xCC </p>

</div>
</div>
<a id="ga5e4f54756bae47ac70c7edba9c1c154c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e4f54756bae47ac70c7edba9c1c154c">&#9670;&nbsp;</a></span>TIMING40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING40, offset: 0xD0 </p>

</div>
</div>
<a id="gadf9823e51c8bfb120f939f1cb08e3a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf9823e51c8bfb120f939f1cb08e3a66">&#9670;&nbsp;</a></span>TIMING41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING41, offset: 0xD4 </p>

</div>
</div>
<a id="ga96577e6656d3faf0e3fdc5ed9ed237c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96577e6656d3faf0e3fdc5ed9ed237c5">&#9670;&nbsp;</a></span>TIMING42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING42, offset: 0xD8 </p>

</div>
</div>
<a id="ga8e5e0a4b51a801f6304e25dea87472be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e5e0a4b51a801f6304e25dea87472be">&#9670;&nbsp;</a></span>TIMING43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING43, offset: 0xDC </p>

</div>
</div>
<a id="ga1bdb2f1a91c0b57a6c920e1961253308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bdb2f1a91c0b57a6c920e1961253308">&#9670;&nbsp;</a></span>TIMING44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING44, offset: 0xE0 </p>

</div>
</div>
<a id="ga85c3dfd94b9d17584178f10529493ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85c3dfd94b9d17584178f10529493ea0">&#9670;&nbsp;</a></span>TIMING45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING45, offset: 0xE4 </p>

</div>
</div>
<a id="ga5ccab4c16dac0736205ae0f1ff1ea39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ccab4c16dac0736205ae0f1ff1ea39c">&#9670;&nbsp;</a></span>TIMING46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING46, offset: 0xE8 </p>

</div>
</div>
<a id="ga773955f5223ab8496d56e0c1f8c39c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga773955f5223ab8496d56e0c1f8c39c76">&#9670;&nbsp;</a></span>TIMING47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING47, offset: 0xEC </p>

</div>
</div>
<a id="ga2b9acd9df3468d7b75b459133c98a73b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b9acd9df3468d7b75b459133c98a73b">&#9670;&nbsp;</a></span>TIMING48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING48, offset: 0xF0 </p>

</div>
</div>
<a id="ga9a36d32f369ad981917254cad27c7441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a36d32f369ad981917254cad27c7441">&#9670;&nbsp;</a></span>TIMING49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING49, offset: 0xF4 </p>

</div>
</div>
<a id="gaabe87fb8099199186fab5f9e0e899afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabe87fb8099199186fab5f9e0e899afc">&#9670;&nbsp;</a></span>TIMING50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING50, offset: 0xF8 </p>

</div>
</div>
<a id="ga20c929e51527ec58ccbd99bc9ba54089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20c929e51527ec58ccbd99bc9ba54089">&#9670;&nbsp;</a></span>TIMING51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING51, offset: 0xFC </p>

</div>
</div>
<a id="gaee1bc6fea174634453dcc7437242275e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee1bc6fea174634453dcc7437242275e">&#9670;&nbsp;</a></span>TIMING52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING52, offset: 0x100 </p>

</div>
</div>
<a id="gaec6ee8518acaefbe0786f53a17f28fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec6ee8518acaefbe0786f53a17f28fc9">&#9670;&nbsp;</a></span>TIMING53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING53, offset: 0x104 </p>

</div>
</div>
<a id="gace2280e6ee9b76fc2cdc3250fdecf22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace2280e6ee9b76fc2cdc3250fdecf22f">&#9670;&nbsp;</a></span>TIMING54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING54, offset: 0x108 </p>

</div>
</div>
<a id="ga0302bfb40df4cd3edc18d939a57b66aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0302bfb40df4cd3edc18d939a57b66aa">&#9670;&nbsp;</a></span>TIMING55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING55, offset: 0x10C </p>

</div>
</div>
<a id="ga72ea7f7f20c771c0f3f4ce7ba4ff7431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72ea7f7f20c771c0f3f4ce7ba4ff7431">&#9670;&nbsp;</a></span>TIMING56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING56, offset: 0x110 </p>

</div>
</div>
<a id="gad9aa5fd4c6f5fc448422c734e0dac539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9aa5fd4c6f5fc448422c734e0dac539">&#9670;&nbsp;</a></span>TIMING57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING57, offset: 0x114 </p>

</div>
</div>
<a id="ga1a8325ce0038027fba52faba389bda71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a8325ce0038027fba52faba389bda71">&#9670;&nbsp;</a></span>TIMING58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TIMING58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSM_TIMING58, offset: 0x118 </p>

</div>
</div>
<a id="ga73091c6a5a14df935710d3c7cc3222cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73091c6a5a14df935710d3c7cc3222cf">&#9670;&nbsp;</a></span>TMR_PRESCALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TMR_PRESCALE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMER PRESCALER, offset: 0x94 </p>

</div>
</div>
<a id="gaf4a2b4306ea1f45169f48e500268e414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4a2b4306ea1f45169f48e500268e414">&#9670;&nbsp;</a></span>TOTSAM <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TOTSAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Total Samples Register, offset: 0x14 </p>

</div>
</div>
<a id="gaf4a2b4306ea1f45169f48e500268e414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4a2b4306ea1f45169f48e500268e414">&#9670;&nbsp;</a></span>TOTSAM <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TOTSAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Total Samples Register, offset: 0x14 </p>

</div>
</div>
<a id="ga72bb9b7d61fe3262cd2a6070a7bd5b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72bb9b7d61fe3262cd2a6070a7bd5b69">&#9670;&nbsp;</a></span>TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Time Prescaler Register, offset: 0x4 </p>

</div>
</div>
<a id="gacdaf356ffe42125ef3a82e4439a2e3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdaf356ffe42125ef3a82e4439a2e3c9">&#9670;&nbsp;</a></span>TRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TRM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VREF Trim Register, offset: 0x0 </p>

</div>
</div>
<a id="gaeeb1f64a61b707e41d19cbec23a65bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeeb1f64a61b707e41d19cbec23a65bef">&#9670;&nbsp;</a></span>TSHD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TSHD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSI Threshold Register, offset: 0x8 </p>

</div>
</div>
<a id="ga87e3001757a0cd493785f1f3337dd0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e3001757a0cd493785f1f3337dd0e8">&#9670;&nbsp;</a></span>TSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Time Seconds Register, offset: 0x0 </p>

</div>
</div>
<a id="ga417f1248486f958c98ba036c6cf1a534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga417f1248486f958c98ba036c6cf1a534">&#9670;&nbsp;</a></span>TX_DAC_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TX_DAC_PA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RF Analog TX HPM DAC and PA Control, offset: 0x24 </p>

</div>
</div>
<a id="ga14fee816b731d7142a0eaba702efa014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14fee816b731d7142a0eaba702efa014">&#9670;&nbsp;</a></span>TX_POWER <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TX_POWER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSMIT POWER, offset: 0x24 </p>

</div>
</div>
<a id="ga14fee816b731d7142a0eaba702efa014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14fee816b731d7142a0eaba702efa014">&#9670;&nbsp;</a></span>TX_POWER <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TX_POWER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSMIT POWER, offset: 0x24 </p>

</div>
</div>
<a id="ga32896f14fd2897523a91974664932241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32896f14fd2897523a91974664932241">&#9670;&nbsp;</a></span>TXFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TXFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Registers, offset: 0x3C </p>

</div>
</div>
<a id="ga27755ff1a835bbd95f58ecdba1f2795b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27755ff1a835bbd95f58ecdba1f2795b">&#9670;&nbsp;</a></span>TXFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TXFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Registers, offset: 0x40 </p>

</div>
</div>
<a id="ga331a5555b34b49975fd14f52d0989790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga331a5555b34b49975fd14f52d0989790">&#9670;&nbsp;</a></span>TXFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TXFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Registers, offset: 0x44 </p>

</div>
</div>
<a id="gabb7709e9633e66598f149c96d12e2640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb7709e9633e66598f149c96d12e2640">&#9670;&nbsp;</a></span>TXFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TXFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Registers, offset: 0x48 </p>

</div>
</div>
<a id="gaac796478e9fdd908d4bccc7b754de080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac796478e9fdd908d4bccc7b754de080">&#9670;&nbsp;</a></span>UIDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> UIDL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique Identification Register Low, offset: 0x1060 </p>

</div>
</div>
<a id="ga6526be9b8cd1160be6ff367641220e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6526be9b8cd1160be6ff367641220e96">&#9670;&nbsp;</a></span>UIDMH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> UIDMH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique Identification Register Mid-High, offset: 0x1058 </p>

</div>
</div>
<a id="ga9d04f09d406768348505eb747ade1e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d04f09d406768348505eb747ade1e23">&#9670;&nbsp;</a></span>UIDML</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> UIDML</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique Identification Register Mid Low, offset: 0x105C </p>

</div>
</div>
<a id="ga4a73c676b0b8d108278835003852a1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a73c676b0b8d108278835003852a1f1">&#9670;&nbsp;</a></span>VID1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> VID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Version ID Register, offset: 0x4F0 </p>

</div>
</div>
<a id="ga4a73c676b0b8d108278835003852a1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a73c676b0b8d108278835003852a1f1">&#9670;&nbsp;</a></span>VID1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> VID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Version ID Register (MS), offset: 0xF0 </p>

</div>
</div>
<a id="ga3212280dafed0928fae4335d1780d0ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3212280dafed0928fae4335d1780d0ce">&#9670;&nbsp;</a></span>VID2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> VID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Version ID 2 Register, offset: 0x4F4 </p>

</div>
</div>
<a id="ga3212280dafed0928fae4335d1780d0ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3212280dafed0928fae4335d1780d0ce">&#9670;&nbsp;</a></span>VID2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> VID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Version ID Register (LS), offset: 0xF4 </p>

</div>
</div>
<a id="ga88892bb379e6b5874648f7ba567fdc7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88892bb379e6b5874648f7ba567fdc7f">&#9670;&nbsp;</a></span>WHITEN_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> WHITEN_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WHITENER CONFIGURATION, offset: 0x7C </p>

</div>
</div>
<a id="gaf2cd038e0e067b56269a45a84fd51296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2cd038e0e067b56269a45a84fd51296">&#9670;&nbsp;</a></span>WHITEN_POLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> WHITEN_POLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WHITENER POLYNOMIAL, offset: 0x80 </p>

</div>
</div>
<a id="gaf94da04d7b9a1c06f0761a2ab7b14e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf94da04d7b9a1c06f0761a2ab7b14e0d">&#9670;&nbsp;</a></span>WHITEN_SZ_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> WHITEN_SZ_THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WHITENER SIZE THRESHOLD, offset: 0x84 </p>

</div>
</div>
<a id="ga066810692b4558b3f43660b7de6e39e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga066810692b4558b3f43660b7de6e39e6">&#9670;&nbsp;</a></span>XACCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> XACCH0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Execute-only Access Registers, offset: 0x1B </p>

</div>
</div>
<a id="gaa8a276e320ecc106bb5f383f06bf066b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8a276e320ecc106bb5f383f06bf066b">&#9670;&nbsp;</a></span>XACCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> XACCH1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Execute-only Access Registers, offset: 0x1A </p>

</div>
</div>
<a id="ga9a93f14ec2e2d41b106a71226d244af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a93f14ec2e2d41b106a71226d244af5">&#9670;&nbsp;</a></span>XACCH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> XACCH2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Execute-only Access Registers, offset: 0x19 </p>

</div>
</div>
<a id="gad17962533b1a5b482865027eb1be7062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad17962533b1a5b482865027eb1be7062">&#9670;&nbsp;</a></span>XACCH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> XACCH3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Execute-only Access Registers, offset: 0x18 </p>

</div>
</div>
<a id="gad0d126189821bec8b8f0e681aff23080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0d126189821bec8b8f0e681aff23080">&#9670;&nbsp;</a></span>XACCL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> XACCL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Execute-only Access Registers, offset: 0x1F </p>

</div>
</div>
<a id="ga55520b48dd966abe0ad54c5f53f5ae9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55520b48dd966abe0ad54c5f53f5ae9e">&#9670;&nbsp;</a></span>XACCL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> XACCL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Execute-only Access Registers, offset: 0x1E </p>

</div>
</div>
<a id="ga174eb6a1e96d15d0c35d4c0b038ed85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga174eb6a1e96d15d0c35d4c0b038ed85a">&#9670;&nbsp;</a></span>XACCL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> XACCL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Execute-only Access Registers, offset: 0x1D </p>

</div>
</div>
<a id="gaa14684018806ce70b036df69499a3c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa14684018806ce70b036df69499a3c6f">&#9670;&nbsp;</a></span>XACCL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> XACCL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Execute-only Access Registers, offset: 0x1C </p>

</div>
</div>
<a id="ga2ec026d20c4b1eda5887e01de355642f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec026d20c4b1eda5887e01de355642f">&#9670;&nbsp;</a></span>XCVR_CFG <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> XCVR_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSCEIVER CONFIGURATION, offset: 0x1C </p>

</div>
</div>
<a id="ga2ec026d20c4b1eda5887e01de355642f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec026d20c4b1eda5887e01de355642f">&#9670;&nbsp;</a></span>XCVR_CFG <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> XCVR_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSCEIVER CONFIGURATION, offset: 0x1C </p>

</div>
</div>
<a id="gab5caa9c41a35899344a2b790aeef7152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5caa9c41a35899344a2b790aeef7152">&#9670;&nbsp;</a></span>XCVR_CTRL <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> XCVR_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSCEIVER CONTROL, offset: 0x14 </p>

</div>
</div>
<a id="gab5caa9c41a35899344a2b790aeef7152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5caa9c41a35899344a2b790aeef7152">&#9670;&nbsp;</a></span>XCVR_CTRL <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> XCVR_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSCEIVER CONTROL, offset: 0x14 </p>

</div>
</div>
<a id="gab5caa9c41a35899344a2b790aeef7152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5caa9c41a35899344a2b790aeef7152">&#9670;&nbsp;</a></span>XCVR_CTRL <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> XCVR_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSCEIVER CONTROL, offset: 0x0 </p>

</div>
</div>
<a id="ga36ed42ee3178d15f28a0d1f34230579c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36ed42ee3178d15f28a0d1f34230579c">&#9670;&nbsp;</a></span>XCVR_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> XCVR_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSCEIVER STATUS, offset: 0x4 </p>

</div>
</div>
<a id="gabf2e437b3be76a748bd174d7d9a47ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf2e437b3be76a748bd174d7d9a47ef6">&#9670;&nbsp;</a></span>XCVR_STS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> XCVR_STS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSCEIVER STATUS, offset: 0x18 </p>

</div>
</div>
<a id="gabf2e437b3be76a748bd174d7d9a47ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf2e437b3be76a748bd174d7d9a47ef6">&#9670;&nbsp;</a></span>XCVR_STS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> XCVR_STS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRANSCEIVER STATUS, offset: 0x18 </p>

</div>
</div>
<a id="gad120856842adfc5806459244479d9e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad120856842adfc5806459244479d9e2d">&#9670;&nbsp;</a></span>ZBDEM_AFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ZBDEM_AFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>802.15.4 AFC STATUS, offset: 0x18 </p>

</div>
</div>
<a id="ga2daee8b53082eeacdd39315aa2cd2372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2daee8b53082eeacdd39315aa2cd2372">&#9670;&nbsp;</a></span>ZIG_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ZIG_SLEEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>802.15.4 Link Layer Sleep Time, offset: 0x114 </p>

</div>
</div>
<a id="ga3597835092bc632872bafa91284ff6ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3597835092bc632872bafa91284ff6ba">&#9670;&nbsp;</a></span>ZIG_WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ZIG_WAKE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>802.15.4 Link Layer Wake Time, offset: 0x118 </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:07 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
