var pipelineJSON={"10":{"nodes":[{"name":"Exit", "id":1647, "subtype":"exit", "start":"6.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1648, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"arg_A_extent_1", "id":1649, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_A_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":1650, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Compare", "id":1651, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Select", "id":1652, "subtype":"select", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1653, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":">>", "id":1654, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Arithmetic Right Shift", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"arg_B_extent_0", "id":1655, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_B_extent_0\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":1656, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"7 (0x7)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"Compare", "id":1657, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"Select", "id":1658, "subtype":"select", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"+", "id":1659, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":">>", "id":1660, "subtype":"default", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Arithmetic Right Shift", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"arg_B_extent_1", "id":1661, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_B_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Compare", "id":1662, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"arg_B_extent_1", "id":1663, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_B_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"arg_B_extent_1", "id":1664, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_B_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"Compare", "id":1665, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"arg_B_extent_1", "id":1666, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_B_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Select", "id":1667, "subtype":"select", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1668, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1669, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Compare", "id":1670, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Select", "id":1671, "subtype":"select", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1672, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1673, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Compare", "id":1674, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Select", "id":1675, "subtype":"select", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1676, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1677, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"FFwd Src", "id":1678, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Product_class.B1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["1690"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"FFwd Src", "id":1679, "subtype":"ffwdSource", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Product_class.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["1714"], "type":"inst"}, {"name":"FFwd Src", "id":1680, "subtype":"ffwdSource", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_Product_class.B1, kernel_Product_class.B1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["1692", "1702"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"FFwd Src", "id":1681, "subtype":"ffwdSource", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Product_class.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["1718"], "type":"inst"}, {"name":"FFwd Src", "id":1682, "subtype":"ffwdSource", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Product_class.B5", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["2034"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"FFwd Src", "id":1683, "subtype":"ffwdSource", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Product_class.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["1711"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"FFwd Src", "id":1684, "subtype":"ffwdSource", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Product_class.B1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["1687"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}], "links":[{"from":1649, "to":1650, "details":[{"type":"table", "Width":"32"}]}, {"from":1650, "to":1651, "details":[{"type":"table", "Width":"32"}]}, {"from":1650, "to":1653, "details":[{"type":"table", "Width":"32"}]}, {"from":1651, "to":1652, "details":[{"type":"table", "Width":"1"}]}, {"from":1652, "to":1653, "details":[{"type":"table", "Width":"32"}]}, {"from":1653, "to":1662, "details":[{"type":"table", "Width":"32"}]}, {"from":1653, "to":1654, "details":[{"type":"table", "Width":"32"}]}, {"from":1654, "to":1675, "details":[{"type":"table", "Width":"32"}]}, {"from":1654, "to":1674, "details":[{"type":"table", "Width":"32"}]}, {"from":1655, "to":1656, "details":[{"type":"table", "Width":"32"}]}, {"from":1656, "to":1657, "details":[{"type":"table", "Width":"32"}]}, {"from":1656, "to":1659, "details":[{"type":"table", "Width":"32"}]}, {"from":1657, "to":1658, "details":[{"type":"table", "Width":"1"}]}, {"from":1658, "to":1659, "details":[{"type":"table", "Width":"32"}]}, {"from":1659, "to":1678, "details":[{"type":"table", "Width":"32"}]}, {"from":1659, "to":1660, "details":[{"type":"table", "Width":"32"}]}, {"from":1660, "to":1671, "details":[{"type":"table", "Width":"32"}]}, {"from":1660, "to":1670, "details":[{"type":"table", "Width":"32"}]}, {"from":1661, "to":1679, "details":[{"type":"table", "Width":"32"}]}, {"from":1662, "to":1680, "details":[{"type":"table", "Width":"1"}]}, {"from":1663, "to":1681, "details":[{"type":"table", "Width":"32"}]}, {"from":1664, "to":1665, "details":[{"type":"table", "Width":"32"}]}, {"from":1665, "to":1667, "details":[{"type":"table", "Width":"1"}]}, {"from":1666, "to":1667, "details":[{"type":"table", "Width":"32"}]}, {"from":1667, "to":1668, "details":[{"type":"table", "Width":"32"}]}, {"from":1668, "to":1669, "details":[{"type":"table", "Width":"32"}]}, {"from":1669, "to":1682, "details":[{"type":"table", "Width":"33"}]}, {"from":1670, "to":1671, "details":[{"type":"table", "Width":"1"}]}, {"from":1671, "to":1672, "details":[{"type":"table", "Width":"32"}]}, {"from":1672, "to":1673, "details":[{"type":"table", "Width":"32"}]}, {"from":1673, "to":1683, "details":[{"type":"table", "Width":"33"}]}, {"from":1674, "to":1675, "details":[{"type":"table", "Width":"1"}]}, {"from":1675, "to":1676, "details":[{"type":"table", "Width":"32"}]}, {"from":1676, "to":1677, "details":[{"type":"table", "Width":"32"}]}, {"from":1677, "to":1684, "details":[{"type":"table", "Width":"33"}]}]}, "12":{"nodes":[{"name":"Exit", "id":1685, "subtype":"exit", "start":"4.00", "end":"7.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"48", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1686, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1687, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["1684"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"\'i\'", "id":1688, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":1689, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"FFwd Dest", "id":1690, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1678"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"Compare", "id":1691, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"FFwd Dest", "id":1692, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1680"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"And", "id":1693, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"arg_A_extent_1", "id":1694, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_A_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":1695, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"7 (0x7)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"Compare", "id":1696, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"Select", "id":1697, "subtype":"select", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"+", "id":1698, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":">>", "id":1699, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Arithmetic Right Shift", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"\'i\'", "id":1700, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Compare", "id":1701, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"FFwd Dest", "id":1702, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["1680"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"And", "id":1703, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Loop Orch", "id":1704, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1705, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1707, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}], "links":[{"from":1686, "to":1689, "details":[{"type":"table", "Width":"16"}]}, {"from":1686, "to":1688, "details":[{"type":"table", "Width":"16"}]}, {"from":1686, "to":1700, "details":[{"type":"table", "Width":"16"}]}, {"from":1686, "to":1685, "details":[{"type":"table", "Width":"16"}]}, {"from":1687, "to":1689, "details":[{"type":"table", "Width":"33"}]}, {"from":1688, "to":1689, "details":[{"type":"table", "Width":"33"}]}, {"from":1689, "to":1705, "details":[{"type":"table", "Width":"33"}]}, {"from":1689, "to":1703, "details":[{"type":"table", "Width":"33"}]}, {"from":1690, "to":1691, "details":[{"type":"table", "Width":"32"}]}, {"from":1691, "to":1693, "details":[{"type":"table", "Width":"1"}]}, {"from":1692, "to":1693, "details":[{"type":"table", "Width":"1"}]}, {"from":1693, "to":1685, "details":[{"type":"table", "Width":"1"}]}, {"from":1694, "to":1695, "details":[{"type":"table", "Width":"32"}]}, {"from":1695, "to":1696, "details":[{"type":"table", "Width":"32"}]}, {"from":1695, "to":1698, "details":[{"type":"table", "Width":"32"}]}, {"from":1696, "to":1697, "details":[{"type":"table", "Width":"1"}]}, {"from":1697, "to":1698, "details":[{"type":"table", "Width":"32"}]}, {"from":1698, "to":1699, "details":[{"type":"table", "Width":"32"}]}, {"from":1699, "to":1701, "details":[{"type":"table", "Width":"32"}]}, {"from":1700, "to":1707, "details":[{"type":"table", "Width":"32"}]}, {"from":1700, "to":1701, "details":[{"type":"table", "Width":"32"}]}, {"from":1701, "to":1685, "details":[{"type":"table", "Width":"1"}]}, {"from":1702, "to":1703, "details":[{"type":"table", "Width":"1"}]}, {"from":1703, "to":1700, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":1703, "to":1688, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1703, "to":1704, "details":[{"type":"table", "Width":"1"}]}, {"from":1703, "to":1685, "details":[{"type":"table", "Width":"1"}]}, {"from":1704, "to":1685, "details":[{"type":"table", "Width":"1"}]}, {"from":1705, "to":1688, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1707, "to":1700, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}]}]}, "310":{"nodes":[{"name":"Exit", "id":1709, "subtype":"exit", "start":"3.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"9512", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1710, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1711, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["1683"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"\'j\'", "id":1712, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":1713, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"FFwd Dest", "id":1714, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["1679"], "type":"inst"}, {"name":"Compare", "id":1715, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"Feedback", "id":1716, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"4", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"And", "id":1717, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"FFwd Dest", "id":1718, "subtype":"ffwdDest", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "ffwdLinkID":["1681"], "type":"inst"}, {"name":"Select", "id":1719, "subtype":"select", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"And", "id":1720, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"16", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Loop Orch", "id":1722, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1723, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"\'Z_pipe_iter\'", "id":1725, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_iter\'", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"+", "id":1726, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"Feedback", "id":1728, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"Feedback", "id":1730, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Loop Orch", "id":1732, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Feedback", "id":1734, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1736, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1738, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1740, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1742, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1744, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1746, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1748, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1750, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1752, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1754, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1756, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1758, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1760, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1762, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1764, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1766, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1768, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1770, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1772, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1774, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1776, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1778, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1780, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1782, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1784, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1786, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1788, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1790, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1792, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1794, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1796, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1798, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1800, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1802, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1804, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1806, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1808, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1810, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1812, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1814, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1816, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1818, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1820, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1822, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1824, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1826, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1828, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1830, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1832, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1834, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1836, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1838, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1840, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1842, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1844, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1846, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1848, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1850, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1852, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1854, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1856, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1858, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1860, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1862, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1864, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1866, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1868, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1870, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1872, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1874, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1876, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1878, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1880, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1882, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1884, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1886, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1888, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1890, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1892, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1894, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1896, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1898, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1900, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1902, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1904, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1906, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1908, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1910, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1912, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1914, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1916, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1918, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1920, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1922, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1924, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1926, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1928, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1930, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1932, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1934, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1936, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1938, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1940, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1942, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1944, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1946, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1948, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1950, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1952, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1954, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1956, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1958, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1960, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1962, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1964, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1966, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1968, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1970, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1972, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1974, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1976, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1978, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1980, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1982, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1984, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1986, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1988, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1990, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1992, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1994, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1996, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1998, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2000, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2002, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2004, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2006, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2008, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":2010, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2012, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2014, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2016, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2018, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2020, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2022, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"Feedback", "id":2024, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}], "links":[{"from":1710, "to":1713, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1712, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1716, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2022, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1725, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1728, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1730, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1732, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1734, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1736, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1738, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1740, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1742, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1744, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1746, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1748, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1750, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1752, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1754, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1756, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1758, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1760, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1762, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1764, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1766, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1768, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1770, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1772, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1774, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1776, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1778, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1780, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1782, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1784, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1786, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1788, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1790, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1792, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1794, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1796, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1798, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1800, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1802, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1804, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1806, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1808, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1810, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1812, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1814, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1816, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1818, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1820, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1822, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1824, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1826, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1828, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1830, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1832, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1834, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1836, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1838, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1840, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1842, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1844, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1846, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1848, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1850, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1852, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1854, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1856, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1858, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1860, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1862, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1864, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1866, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1868, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1870, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1872, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1874, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1876, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1878, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1880, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1882, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1884, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1886, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1888, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1890, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1892, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1894, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1896, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1898, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1900, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1902, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1904, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1906, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1908, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1910, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1912, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1914, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1916, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1918, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1920, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1922, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1924, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1926, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1928, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1930, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1932, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1934, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1936, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1938, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1940, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1942, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1944, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1946, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1948, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1950, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1952, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1954, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1956, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1958, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1960, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1962, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1964, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1966, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1968, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1970, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1972, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1974, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1976, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1978, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1980, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1982, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1984, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1986, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1988, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1990, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1992, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1994, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1996, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1998, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2000, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2002, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2004, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2006, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2008, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2010, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2012, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2014, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2016, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2018, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2020, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":2024, "details":[{"type":"table", "Width":"4720"}]}, {"from":1710, "to":1709, "details":[{"type":"table", "Width":"4720"}]}, {"from":1711, "to":1713, "details":[{"type":"table", "Width":"33"}]}, {"from":1712, "to":1713, "details":[{"type":"table", "Width":"33"}]}, {"from":1713, "to":1723, "details":[{"type":"table", "Width":"33"}]}, {"from":1713, "to":1720, "details":[{"type":"table", "Width":"33"}]}, {"from":1714, "to":1715, "details":[{"type":"table", "Width":"32"}]}, {"from":1715, "to":1717, "details":[{"type":"table", "Width":"1"}]}, {"from":1716, "to":1716, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1716, "to":1720, "details":[{"type":"table", "Width":"1"}]}, {"from":1716, "to":1717, "details":[{"type":"table", "Width":"1"}]}, {"from":1716, "to":1709, "details":[{"type":"table", "Width":"1"}]}, {"from":1717, "to":1719, "details":[{"type":"table", "Width":"1"}]}, {"from":1717, "to":1709, "details":[{"type":"table", "Width":"1"}]}, {"from":1718, "to":1719, "details":[{"type":"table", "Width":"32"}]}, {"from":1719, "to":1726, "details":[{"type":"table", "Width":"32"}]}, {"from":1720, "to":1716, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1720, "to":1712, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1720, "to":1725, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_iter\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2024, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2022, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2020, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2018, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2016, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2014, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2012, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2010, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2008, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2006, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2004, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2002, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":2000, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1998, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1996, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1994, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1992, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1990, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1988, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1986, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1984, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1982, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1980, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1978, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1976, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1974, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1972, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1970, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1968, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1966, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1964, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1962, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1960, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1958, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1956, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1954, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1952, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1950, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1948, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1946, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1944, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1942, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1940, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1938, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1936, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1934, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1932, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1930, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1928, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1926, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1924, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1922, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1920, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1918, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1916, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1914, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1912, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1910, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1908, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1906, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1904, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1902, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1900, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1898, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1896, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1894, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1892, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1890, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1888, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1886, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1884, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1882, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1880, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1878, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1876, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1874, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1872, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1870, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1868, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1866, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1864, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1862, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1860, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1858, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1856, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1854, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1852, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1850, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1848, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1846, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1844, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1842, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1840, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1838, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1836, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1834, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1832, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1830, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1828, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1826, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1824, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1822, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1820, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1818, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1816, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1814, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1812, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1810, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1808, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1806, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1804, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1802, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1800, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1798, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1796, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1794, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1792, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1790, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1788, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1786, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1784, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1782, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1780, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1778, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1776, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1774, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1772, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1770, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1768, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1766, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1764, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1762, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1760, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1758, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1756, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1754, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1752, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1750, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1748, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1746, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1744, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1742, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1740, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1738, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1736, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1734, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1732, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":1720, "to":1730, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1728, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1720, "to":1722, "details":[{"type":"table", "Width":"1"}]}, {"from":1720, "to":1709, "details":[{"type":"table", "Width":"1"}]}, {"from":1722, "to":1709, "details":[{"type":"table", "Width":"1"}]}, {"from":1723, "to":1712, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1725, "to":1726, "details":[{"type":"table", "Width":"32"}]}, {"from":1725, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1726, "to":1725, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_iter\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1726, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1728, "to":1728, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1728, "to":1709, "details":[{"type":"table", "Width":"1"}]}, {"from":1730, "to":1730, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1730, "to":1709, "details":[{"type":"table", "Width":"1"}]}, {"from":1732, "to":1732, "details":[{"type":"table", "Width":"1"}]}, {"from":1732, "to":1709, "details":[{"type":"table", "Width":"1"}]}, {"from":1734, "to":1734, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1734, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1736, "to":1736, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1736, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1738, "to":1738, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1738, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1740, "to":1740, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1740, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1742, "to":1742, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1742, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1744, "to":1744, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1744, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1746, "to":1746, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1746, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1748, "to":1748, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1748, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1750, "to":1750, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1750, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1752, "to":1752, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1752, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1754, "to":1754, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1754, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1756, "to":1756, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1756, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1758, "to":1758, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1758, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1760, "to":1760, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1760, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1762, "to":1762, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1762, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1764, "to":1764, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1764, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1766, "to":1766, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1766, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1768, "to":1768, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1768, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1770, "to":1770, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1770, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1772, "to":1772, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1772, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1774, "to":1774, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1774, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1776, "to":1776, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1776, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1778, "to":1778, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1778, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1780, "to":1780, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1780, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1782, "to":1782, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1782, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1784, "to":1784, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1784, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1786, "to":1786, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1786, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1788, "to":1788, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1788, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1790, "to":1790, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1790, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1792, "to":1792, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1792, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1794, "to":1794, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1794, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1796, "to":1796, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1796, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1798, "to":1798, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1798, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1800, "to":1800, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1800, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1802, "to":1802, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1802, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1804, "to":1804, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1804, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1806, "to":1806, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1806, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1808, "to":1808, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1808, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1810, "to":1810, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1810, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1812, "to":1812, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1812, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1814, "to":1814, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1814, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1816, "to":1816, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1816, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1818, "to":1818, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1818, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1820, "to":1820, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1820, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1822, "to":1822, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1822, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1824, "to":1824, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1824, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1826, "to":1826, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1826, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1828, "to":1828, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1828, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1830, "to":1830, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1830, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1832, "to":1832, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1832, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1834, "to":1834, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1834, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1836, "to":1836, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1836, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1838, "to":1838, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1838, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1840, "to":1840, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1840, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1842, "to":1842, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1842, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1844, "to":1844, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1844, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1846, "to":1846, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1846, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1848, "to":1848, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1848, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1850, "to":1850, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1850, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1852, "to":1852, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1852, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1854, "to":1854, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1854, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1856, "to":1856, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1856, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1858, "to":1858, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1858, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1860, "to":1860, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1860, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1862, "to":1862, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1862, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1864, "to":1864, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1864, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1866, "to":1866, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1866, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1868, "to":1868, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1868, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1870, "to":1870, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1870, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1872, "to":1872, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1872, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1874, "to":1874, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1874, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1876, "to":1876, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1876, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1878, "to":1878, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1878, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1880, "to":1880, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1880, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1882, "to":1882, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1882, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1884, "to":1884, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1884, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1886, "to":1886, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1886, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1888, "to":1888, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1888, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1890, "to":1890, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1890, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1892, "to":1892, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1892, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1894, "to":1894, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1894, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1896, "to":1896, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1896, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1898, "to":1898, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1898, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1900, "to":1900, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1900, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1902, "to":1902, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1902, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1904, "to":1904, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1904, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1906, "to":1906, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1906, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1908, "to":1908, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1908, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1910, "to":1910, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1910, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1912, "to":1912, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1912, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1914, "to":1914, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1914, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1916, "to":1916, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1916, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1918, "to":1918, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1918, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1920, "to":1920, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1920, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1922, "to":1922, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1922, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1924, "to":1924, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1924, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1926, "to":1926, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1926, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1928, "to":1928, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1928, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1930, "to":1930, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1930, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1932, "to":1932, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1932, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1934, "to":1934, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1934, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1936, "to":1936, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1936, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1938, "to":1938, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1938, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1940, "to":1940, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1940, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1942, "to":1942, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1942, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1944, "to":1944, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1944, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1946, "to":1946, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1946, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1948, "to":1948, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1948, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1950, "to":1950, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1950, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1952, "to":1952, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1952, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1954, "to":1954, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1954, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1956, "to":1956, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1956, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1958, "to":1958, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1958, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1960, "to":1960, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1960, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1962, "to":1962, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1962, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1964, "to":1964, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1964, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1966, "to":1966, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1966, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1968, "to":1968, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1968, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1970, "to":1970, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1970, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1972, "to":1972, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1972, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1974, "to":1974, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1974, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1976, "to":1976, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1976, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1978, "to":1978, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1978, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1980, "to":1980, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1980, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1982, "to":1982, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1982, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1984, "to":1984, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1984, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1986, "to":1986, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1986, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1988, "to":1988, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1988, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1990, "to":1990, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1990, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1992, "to":1992, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1992, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1994, "to":1994, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1994, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1996, "to":1996, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1996, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":1998, "to":1998, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1998, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2000, "to":2000, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2000, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2002, "to":2002, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2002, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2004, "to":2004, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2004, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2006, "to":2006, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2006, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2008, "to":2008, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2008, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2010, "to":2010, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2010, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2012, "to":2012, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2012, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2014, "to":2014, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2014, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2016, "to":2016, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2016, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2018, "to":2018, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2018, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2020, "to":2020, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2020, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2022, "to":2022, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2022, "to":1709, "details":[{"type":"table", "Width":"32"}]}, {"from":2024, "to":2024, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":2024, "to":1709, "details":[{"type":"table", "Width":"32"}]}]}, "1641":{"nodes":[{"name":"Exit", "id":2026, "subtype":"exit", "start":"4.00", "end":"7.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"14192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2027, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":2028, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"Loop Orch", "id":2029, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"Loop Orch", "id":2030, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"Loop Orch", "id":2031, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"Loop Orch", "id":2032, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"FFwd Dest", "id":2034, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1682"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Select", "id":2035, "subtype":"select", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":2036, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"4", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Xor", "id":2038, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Feedback", "id":2039, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"Xor", "id":2041, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"Or", "id":2042, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"Or", "id":2043, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"reg", "id":2044, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2045, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2046, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2047, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2048, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2049, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2050, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2051, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2052, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2053, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2054, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2055, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2056, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2057, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2058, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2059, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2060, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2061, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2062, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2063, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2064, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2065, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2066, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2067, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2068, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2069, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2070, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2071, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2072, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2073, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2074, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2075, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2076, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2077, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2078, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2079, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2080, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2081, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2082, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2083, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2084, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2085, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2086, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2087, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2088, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2089, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2090, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2091, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2092, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2093, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2094, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2095, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2096, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2097, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2098, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":2099, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"And", "id":2100, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Loop Orch", "id":2101, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Loop Orch", "id":2102, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Loop Orch", "id":2103, "subtype":"select", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"Loop Orch", "id":2105, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Feedback", "id":2106, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Feedback", "id":2108, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Feedback", "id":2110, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Loop Orch", "id":2112, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}], "links":[{"from":2027, "to":2035, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2031, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2028, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2039, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2106, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2108, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2036, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2110, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2112, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2026, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2112, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2110, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2036, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2108, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2106, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2039, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2028, "details":[{"type":"table", "Width":"14152"}]}, {"from":2027, "to":2031, "details":[{"type":"table", "Width":"14152"}]}, {"from":2028, "to":2103, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2030, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2105, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2029, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2112, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2110, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2036, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2108, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2106, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2039, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2028, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2031, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2035, "details":[{"type":"table", "Width":"2"}]}, {"from":2028, "to":2026, "details":[{"type":"table", "Width":"2"}]}, {"from":2029, "to":2043, "details":[{"type":"table", "Width":"1"}]}, {"from":2029, "to":2102, "details":[{"type":"table", "Width":"1"}]}, {"from":2029, "to":2026, "details":[{"type":"table", "Width":"1"}]}, {"from":2030, "to":2103, "details":[{"type":"table", "Width":"2"}]}, {"from":2031, "to":2032, "details":[{"type":"table", "Width":"2"}]}, {"from":2032, "to":2031, "details":[{"type":"table", "Width":"2"}]}, {"from":2032, "to":2112, "details":[{"type":"table", "Width":"2"}]}, {"from":2032, "to":2110, "details":[{"type":"table", "Width":"2"}]}, {"from":2032, "to":2036, "details":[{"type":"table", "Width":"2"}]}, {"from":2032, "to":2108, "details":[{"type":"table", "Width":"2"}]}, {"from":2032, "to":2106, "details":[{"type":"table", "Width":"2"}]}, {"from":2032, "to":2039, "details":[{"type":"table", "Width":"2"}]}, {"from":2032, "to":2028, "details":[{"type":"table", "Width":"2"}]}, {"from":2032, "to":2035, "details":[{"type":"table", "Width":"2"}]}, {"from":2032, "to":2026, "details":[{"type":"table", "Width":"2"}]}, {"from":2034, "to":2035, "details":[{"type":"table", "Width":"33"}]}, {"from":2035, "to":2100, "details":[{"type":"table", "Width":"33"}]}, {"from":2035, "to":2035, "details":[{"type":"table", "Width":"33"}]}, {"from":2036, "to":2036, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":2036, "to":2100, "details":[{"type":"table", "Width":"1"}]}, {"from":2036, "to":2038, "details":[{"type":"table", "Width":"1"}]}, {"from":2036, "to":2026, "details":[{"type":"table", "Width":"1"}]}, {"from":2038, "to":2042, "details":[{"type":"table", "Width":"1"}]}, {"from":2038, "to":2026, "details":[{"type":"table", "Width":"1"}]}, {"from":2039, "to":2039, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":2039, "to":2041, "details":[{"type":"table", "Width":"1"}]}, {"from":2039, "to":2026, "details":[{"type":"table", "Width":"1"}]}, {"from":2041, "to":2042, "details":[{"type":"table", "Width":"1"}]}, {"from":2042, "to":2043, "details":[{"type":"table", "Width":"1"}]}, {"from":2043, "to":2026, "details":[{"type":"table", "Width":"1"}]}, {"from":2044, "to":2045, "details":[{"type":"table", "Width":"32"}]}, {"from":2046, "to":2047, "details":[{"type":"table", "Width":"32"}]}, {"from":2047, "to":2058, "details":[{"type":"table", "Width":"32"}]}, {"from":2048, "to":2049, "details":[{"type":"table", "Width":"32"}]}, {"from":2049, "to":2060, "details":[{"type":"table", "Width":"32"}]}, {"from":2050, "to":2051, "details":[{"type":"table", "Width":"32"}]}, {"from":2051, "to":2062, "details":[{"type":"table", "Width":"32"}]}, {"from":2052, "to":2053, "details":[{"type":"table", "Width":"32"}]}, {"from":2053, "to":2064, "details":[{"type":"table", "Width":"32"}]}, {"from":2054, "to":2055, "details":[{"type":"table", "Width":"32"}]}, {"from":2055, "to":2066, "details":[{"type":"table", "Width":"32"}]}, {"from":2056, "to":2057, "details":[{"type":"table", "Width":"32"}]}, {"from":2057, "to":2068, "details":[{"type":"table", "Width":"32"}]}, {"from":2058, "to":2059, "details":[{"type":"table", "Width":"32"}]}, {"from":2060, "to":2061, "details":[{"type":"table", "Width":"32"}]}, {"from":2061, "to":2070, "details":[{"type":"table", "Width":"32"}]}, {"from":2062, "to":2063, "details":[{"type":"table", "Width":"32"}]}, {"from":2063, "to":2072, "details":[{"type":"table", "Width":"32"}]}, {"from":2064, "to":2065, "details":[{"type":"table", "Width":"32"}]}, {"from":2065, "to":2074, "details":[{"type":"table", "Width":"32"}]}, {"from":2066, "to":2067, "details":[{"type":"table", "Width":"32"}]}, {"from":2067, "to":2076, "details":[{"type":"table", "Width":"32"}]}, {"from":2068, "to":2069, "details":[{"type":"table", "Width":"32"}]}, {"from":2069, "to":2078, "details":[{"type":"table", "Width":"32"}]}, {"from":2070, "to":2071, "details":[{"type":"table", "Width":"32"}]}, {"from":2072, "to":2073, "details":[{"type":"table", "Width":"32"}]}, {"from":2073, "to":2080, "details":[{"type":"table", "Width":"32"}]}, {"from":2074, "to":2075, "details":[{"type":"table", "Width":"32"}]}, {"from":2075, "to":2082, "details":[{"type":"table", "Width":"32"}]}, {"from":2076, "to":2077, "details":[{"type":"table", "Width":"32"}]}, {"from":2077, "to":2084, "details":[{"type":"table", "Width":"32"}]}, {"from":2078, "to":2079, "details":[{"type":"table", "Width":"32"}]}, {"from":2079, "to":2086, "details":[{"type":"table", "Width":"32"}]}, {"from":2080, "to":2081, "details":[{"type":"table", "Width":"32"}]}, {"from":2082, "to":2083, "details":[{"type":"table", "Width":"32"}]}, {"from":2083, "to":2088, "details":[{"type":"table", "Width":"32"}]}, {"from":2084, "to":2085, "details":[{"type":"table", "Width":"32"}]}, {"from":2085, "to":2090, "details":[{"type":"table", "Width":"32"}]}, {"from":2086, "to":2087, "details":[{"type":"table", "Width":"32"}]}, {"from":2087, "to":2092, "details":[{"type":"table", "Width":"32"}]}, {"from":2088, "to":2089, "details":[{"type":"table", "Width":"32"}]}, {"from":2090, "to":2091, "details":[{"type":"table", "Width":"32"}]}, {"from":2091, "to":2094, "details":[{"type":"table", "Width":"32"}]}, {"from":2092, "to":2093, "details":[{"type":"table", "Width":"32"}]}, {"from":2093, "to":2096, "details":[{"type":"table", "Width":"32"}]}, {"from":2094, "to":2095, "details":[{"type":"table", "Width":"32"}]}, {"from":2096, "to":2097, "details":[{"type":"table", "Width":"32"}]}, {"from":2097, "to":2098, "details":[{"type":"table", "Width":"32"}]}, {"from":2098, "to":2099, "details":[{"type":"table", "Width":"32"}]}, {"from":2100, "to":2101, "details":[{"type":"table", "Width":"1"}]}, {"from":2100, "to":2112, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":2100, "to":2110, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":2100, "to":2036, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":2100, "to":2108, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":2100, "to":2106, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":2100, "to":2039, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":2100, "to":2028, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":2100, "to":2031, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":2100, "to":2035, "details":[{"type":"table", "Width":"1"}]}, {"from":2100, "to":2026, "details":[{"type":"table", "Width":"1"}]}, {"from":2101, "to":2105, "details":[{"type":"table", "Width":"1"}]}, {"from":2101, "to":2102, "details":[{"type":"table", "Width":"1"}]}, {"from":2102, "to":2103, "details":[{"type":"table", "Width":"1"}]}, {"from":2103, "to":2028, "details":[{"type":"table", "Width":"2"}]}, {"from":2105, "to":2026, "details":[{"type":"table", "Width":"1"}]}, {"from":2106, "to":2106, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":2106, "to":2026, "details":[{"type":"table", "Width":"1"}]}, {"from":2108, "to":2108, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":2108, "to":2026, "details":[{"type":"table", "Width":"1"}]}, {"from":2110, "to":2110, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":2110, "to":2026, "details":[{"type":"table", "Width":"1"}]}, {"from":2112, "to":2112, "details":[{"type":"table", "Width":"1"}]}, {"from":2112, "to":2026, "details":[{"type":"table", "Width":"1"}]}]}, "1644":{"nodes":[{"name":"Exit", "id":2114, "subtype":"exit", "start":"31.00", "end":"34.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"31", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"9584", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2115, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2116, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":2117, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2119, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":2120, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2122, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Select", "id":2123, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2125, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Select", "id":2126, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2128, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":2129, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2131, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":2132, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2134, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":2135, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2137, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":2138, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2140, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":2141, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2143, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Select", "id":2144, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2146, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":2147, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2149, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":2150, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2152, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Select", "id":2153, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2155, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Select", "id":2156, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2158, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":2159, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2161, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":2162, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'k\'", "id":2164, "subtype":"pop", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"3", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"Compare", "id":2165, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"15", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"arg_B_extent_1", "id":2166, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_B_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"+", "id":2167, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"Compare", "id":2168, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"8", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2169, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2170, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2171, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2172, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2173, "subtype":"pop", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2174, "subtype":"select", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2175, "subtype":"default", "start":"11.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"11", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2177, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2178, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2179, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2180, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2181, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2182, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2183, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2184, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2185, "subtype":"default", "start":"13.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"13", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2187, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2188, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2189, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2190, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2191, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2192, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2193, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2194, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2195, "subtype":"default", "start":"15.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"15", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2197, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2198, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2199, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2200, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2201, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2202, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2203, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2204, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2205, "subtype":"default", "start":"17.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2207, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2208, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2209, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2210, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2211, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2212, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2213, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2214, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2215, "subtype":"default", "start":"19.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2217, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2218, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2219, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2220, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2221, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2222, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2223, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2224, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2225, "subtype":"default", "start":"21.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2227, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2228, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2229, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2230, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2231, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2232, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2233, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2234, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2235, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2237, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2238, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2239, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2240, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2241, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2242, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2243, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2244, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2245, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2247, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2248, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2249, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2250, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2251, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2252, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2253, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2254, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2255, "subtype":"default", "start":"13.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"13", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2257, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2258, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2259, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2260, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2261, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2262, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2263, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2264, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2265, "subtype":"default", "start":"13.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"13", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2267, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2268, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2269, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2270, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2271, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2272, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2273, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2274, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2275, "subtype":"default", "start":"15.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"15", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2277, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2278, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2279, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2280, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2281, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2282, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2283, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2284, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2285, "subtype":"default", "start":"17.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2287, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2288, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2289, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2290, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2291, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2292, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2293, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2294, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2295, "subtype":"default", "start":"19.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2297, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2298, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2299, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2300, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2301, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2302, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2303, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2304, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2305, "subtype":"default", "start":"21.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2307, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2308, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2309, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2310, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2311, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2312, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2313, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2314, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2315, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2317, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2318, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2319, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2320, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2321, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2322, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2323, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2324, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2325, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2327, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2328, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2329, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2330, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2331, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2332, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2333, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2334, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2335, "subtype":"default", "start":"15.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"15", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2337, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2338, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2339, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2340, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2341, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2342, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2343, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2344, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2345, "subtype":"default", "start":"15.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"15", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2347, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2348, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2349, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2350, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2351, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2352, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2353, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2354, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2355, "subtype":"default", "start":"15.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"15", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2357, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2358, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2359, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2360, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2361, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2362, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2363, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2364, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2365, "subtype":"default", "start":"17.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2367, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2368, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2369, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2370, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2371, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2372, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2373, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2374, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2375, "subtype":"default", "start":"19.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2377, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2378, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2379, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2380, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2381, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2382, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2383, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2384, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2385, "subtype":"default", "start":"21.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2387, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2388, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2389, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2390, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2391, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2392, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2393, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2394, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2395, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2397, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2398, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2399, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2400, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2401, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2402, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2403, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2404, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2405, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2407, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2408, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2409, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2410, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2411, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2412, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2413, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2414, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2415, "subtype":"default", "start":"17.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2417, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2418, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2419, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2420, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2421, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2422, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2423, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2424, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2425, "subtype":"default", "start":"17.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2427, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2428, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2429, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2430, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2431, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2432, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2433, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2434, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2435, "subtype":"default", "start":"17.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2437, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2438, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2439, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2440, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2441, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2442, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2443, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2444, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2445, "subtype":"default", "start":"17.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2447, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2448, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2449, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2450, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2451, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2452, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2453, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2454, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2455, "subtype":"default", "start":"19.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2457, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2458, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2459, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2460, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2461, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2462, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2463, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2464, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2465, "subtype":"default", "start":"21.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2467, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2468, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2469, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2470, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2471, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2472, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2473, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2474, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2475, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2477, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2478, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2479, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2480, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2481, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2482, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2483, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2484, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2485, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2487, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2488, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2489, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2490, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2491, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2492, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2493, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2494, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2495, "subtype":"default", "start":"19.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2497, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2498, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2499, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2500, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2501, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2502, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2503, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2504, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2505, "subtype":"default", "start":"19.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2507, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2508, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2509, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2510, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2511, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2512, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2513, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2514, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2515, "subtype":"default", "start":"19.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2517, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2518, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2519, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2520, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2521, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2522, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2523, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2524, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2525, "subtype":"default", "start":"19.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2527, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2528, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2529, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2530, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2531, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2532, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2533, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2534, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2535, "subtype":"default", "start":"19.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2537, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2538, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2539, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2540, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2541, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2542, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2543, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2544, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2545, "subtype":"default", "start":"21.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2547, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2548, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2549, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2550, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2551, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2552, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2553, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2554, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2555, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2557, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2558, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2559, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2560, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2561, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2562, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2563, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2564, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2565, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2567, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2568, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2569, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2570, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2571, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2572, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2573, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2574, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2575, "subtype":"default", "start":"21.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2577, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2578, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2579, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2580, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2581, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2582, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2583, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2584, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2585, "subtype":"default", "start":"21.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2587, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2588, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2589, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2590, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2591, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2592, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2593, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2594, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2595, "subtype":"default", "start":"21.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2597, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2598, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2599, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2600, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2601, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2602, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2603, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2604, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2605, "subtype":"default", "start":"21.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2607, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2608, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2609, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2610, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2611, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2612, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2613, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2614, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2615, "subtype":"default", "start":"21.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2617, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2618, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2619, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2620, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2621, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2622, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2623, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2624, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2625, "subtype":"default", "start":"21.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2627, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2628, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2629, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2630, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2631, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2632, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2633, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2634, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2635, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2637, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2638, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2639, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2640, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2641, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2642, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2643, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2644, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2645, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2647, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2648, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2649, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2650, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2651, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2652, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2653, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2654, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2655, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2657, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2658, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2659, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2660, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2661, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2662, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2663, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2664, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2665, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2667, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2668, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2669, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2670, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2671, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2672, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2673, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2674, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2675, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2677, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2678, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2679, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2680, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2681, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2682, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2683, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2684, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2685, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2687, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2688, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2689, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2690, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2691, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2692, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2693, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2694, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2695, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2697, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2698, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2699, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2700, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2701, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2702, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2703, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2704, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2705, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2707, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2708, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2709, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2710, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2711, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2712, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2713, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2714, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2715, "subtype":"default", "start":"23.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2717, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2718, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2719, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2720, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2721, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2722, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2723, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2724, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2725, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2727, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2728, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2729, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2730, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2731, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2732, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2733, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2734, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2735, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2737, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2738, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2740, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2741, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2742, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2743, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2744, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2745, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2746, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2748, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2749, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2751, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2752, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2753, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2754, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2755, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2756, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2757, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2759, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2760, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2762, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2763, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2764, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2765, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2766, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2767, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2768, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2770, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2771, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2773, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2774, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2775, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2776, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2777, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2778, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2779, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2781, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2782, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2784, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2785, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2786, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2787, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2788, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2789, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2790, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2792, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2793, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2795, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2796, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2797, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2798, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2799, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2800, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2801, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2803, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2804, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2806, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2807, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2808, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2809, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2810, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2811, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2812, "subtype":"default", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2814, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2815, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"Select", "id":2817, "subtype":"select", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":600}]], "type":"inst"}, {"name":"reg", "id":2818, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2819, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2820, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2821, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2822, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2823, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2824, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2825, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2826, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2827, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2828, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2829, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2830, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2831, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2832, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2833, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2834, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2835, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2836, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2837, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2838, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2839, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2840, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2841, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2842, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2843, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2844, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2845, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2846, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2847, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2848, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2849, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2850, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2851, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2852, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2853, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2854, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2855, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2856, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2857, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2858, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2859, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2860, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2861, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2862, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2863, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2864, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2865, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2866, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2867, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2868, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2869, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2870, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2871, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2872, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2873, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2874, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2875, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"reg", "id":2876, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2877, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"reg", "id":2878, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2879, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"reg", "id":2880, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2881, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"reg", "id":2882, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2883, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"reg", "id":2884, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2885, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"reg", "id":2886, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2887, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"reg", "id":2888, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2889, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"\'Z_pipe_iter\'", "id":2890, "subtype":"pop", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_iter\'", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"\'Z_pipe_base\'", "id":2891, "subtype":"pop", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_base\'", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"Select", "id":2892, "subtype":"select", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":600}]], "type":"inst"}, {"name":"+", "id":2894, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"8 (0x8)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":612}]], "type":"inst"}, {"name":"Compare", "id":2895, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":612}]], "type":"inst"}, {"name":"Or", "id":2896, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":612}]], "type":"inst"}, {"name":"Or", "id":2897, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":612}]], "type":"inst"}, {"name":"reg", "id":2898, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2899, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2901, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2902, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2904, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2905, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2907, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2908, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2910, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2911, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2913, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2914, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2916, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2917, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2919, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2920, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2922, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2923, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2925, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2926, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2928, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2929, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2931, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2932, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2934, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2935, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2937, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2938, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2940, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2941, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2943, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2944, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2946, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2947, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2949, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2950, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2952, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2953, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2955, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2956, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2958, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2959, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2961, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2962, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2964, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2965, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2967, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2968, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2970, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2971, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2973, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2974, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2976, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2977, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2979, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2980, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2982, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2983, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2985, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2986, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2988, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2989, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2991, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2992, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2994, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2995, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2997, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2998, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3000, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3001, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3003, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3004, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3006, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3007, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3009, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3010, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3012, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3013, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3015, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3016, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3018, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3019, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3021, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3022, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3024, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3025, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3027, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3028, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3030, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3031, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3033, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3034, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3036, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3037, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3039, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3040, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3042, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3043, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3045, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3046, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3048, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3049, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3051, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3052, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3054, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3055, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3057, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3058, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3060, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3061, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3063, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3064, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":3066, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":622}]], "type":"inst"}, {"name":"+", "id":3068, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"Feedback", "id":3070, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3072, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3073, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3075, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3076, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3078, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3079, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3081, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3082, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3084, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3085, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3087, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3088, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3090, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3091, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3093, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3094, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3096, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3097, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3099, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3100, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3102, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3103, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3105, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3106, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3108, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3109, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3111, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3112, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3114, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3115, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3117, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3118, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3120, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3121, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3123, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3124, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3126, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3127, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3129, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3130, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3132, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3133, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3135, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3136, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3138, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3139, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3141, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3142, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3144, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3145, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3147, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3148, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3150, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3151, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3153, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3154, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3156, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3157, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3159, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3160, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3162, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3163, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3165, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3166, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3168, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3169, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3171, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3172, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3174, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3175, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3177, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3178, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3180, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3181, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3183, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3184, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3186, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3187, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3189, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3190, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3192, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3193, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3195, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3196, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3198, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3199, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3201, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3202, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3204, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3205, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3207, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3208, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3210, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3211, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3213, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3214, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3216, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3217, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3219, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3220, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3222, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3223, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3225, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3226, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3228, "subtype":"select", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3229, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3231, "subtype":"select", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3232, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3234, "subtype":"select", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3235, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3237, "subtype":"select", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3238, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3240, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3241, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3243, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3244, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3246, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3247, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3249, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3250, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3252, "subtype":"select", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3253, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3255, "subtype":"select", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3256, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3258, "subtype":"select", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3259, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3261, "subtype":"select", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3262, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3264, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3265, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3267, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3268, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3270, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3271, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3273, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3274, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3276, "subtype":"select", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3277, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3279, "subtype":"select", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3280, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3282, "subtype":"select", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3283, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3285, "subtype":"select", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3286, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3288, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3289, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3291, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3292, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3294, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3295, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3297, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3298, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3300, "subtype":"select", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3301, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3303, "subtype":"select", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3304, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3306, "subtype":"select", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3307, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3309, "subtype":"select", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3310, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3312, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3313, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3315, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3316, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3318, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3319, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3321, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3322, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3324, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3325, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3327, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3328, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3330, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3331, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3333, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3334, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3336, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3337, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3339, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3340, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3342, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3343, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3345, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3346, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3348, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3349, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3351, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3352, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3354, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3355, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3357, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3358, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3360, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3361, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3363, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3364, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3366, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3367, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3369, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3370, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3372, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3373, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3375, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3376, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3378, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3379, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3381, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3382, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3384, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3385, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3387, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3388, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3390, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3391, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3393, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3394, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3396, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3397, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3399, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3400, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3402, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3403, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3405, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3406, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3408, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3409, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3411, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3412, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3414, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3415, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3417, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3418, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3420, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3421, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3423, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3424, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3426, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3427, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3429, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3430, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3432, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3433, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3435, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3436, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3438, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3439, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3441, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3442, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3444, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3445, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3447, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3448, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3450, "subtype":"select", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3451, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3453, "subtype":"select", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3454, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3456, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3457, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3459, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3460, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3462, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3463, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3465, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3466, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3468, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3469, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3471, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3472, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3474, "subtype":"select", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3475, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3477, "subtype":"select", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3478, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3480, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3481, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3483, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3484, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3486, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3487, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3489, "subtype":"select", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3490, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3492, "subtype":"select", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3493, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3495, "subtype":"select", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3496, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3498, "subtype":"select", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3499, "subtype":"pop", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3501, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3502, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"Select", "id":3504, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3505, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"9", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Feedback", "id":3507, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"Feedback", "id":3509, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"Select", "id":3511, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"Feedback", "id":3512, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"Select", "id":3514, "subtype":"select", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"Feedback", "id":3515, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3517, "subtype":"select", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3518, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3520, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3521, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3523, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3524, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3526, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3527, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3529, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3530, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3532, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3533, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3535, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3536, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3538, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3539, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3541, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3542, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3544, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3545, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3547, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3548, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3550, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3551, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3553, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3554, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3556, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3557, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3559, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3560, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3562, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3563, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3565, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3566, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3568, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3569, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3571, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3572, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3574, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3575, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3577, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3578, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3580, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3581, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3583, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3584, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3586, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3587, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3589, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3590, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3592, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3593, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3595, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3596, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3598, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3599, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3601, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3602, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3604, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3605, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3607, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3608, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3610, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3611, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3613, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3614, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3616, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3617, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3619, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3620, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3622, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3623, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3625, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3626, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3628, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3629, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3631, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3632, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3634, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3635, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3637, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3638, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3640, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3641, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3643, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3644, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3646, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3647, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3649, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3650, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3652, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3653, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3655, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3656, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3658, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3659, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3661, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3662, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3664, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3665, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3667, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3668, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3670, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3671, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3673, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3674, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3676, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3677, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3679, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3680, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3682, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3683, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3685, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3686, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3688, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3689, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3691, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3692, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3694, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3695, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3697, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3698, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3700, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3701, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3703, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3704, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3706, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3707, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3709, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3710, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3712, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3713, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3715, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3716, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3718, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3719, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3721, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3722, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3724, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3725, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3727, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3728, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3730, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3731, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3733, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3734, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3736, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3737, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3739, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3740, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3742, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3743, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3745, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3746, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3748, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3749, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3751, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3752, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3754, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3755, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3757, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3758, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3760, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3761, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3763, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3764, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3766, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3767, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3769, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3770, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3772, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3773, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3775, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3776, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3778, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3779, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3781, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3782, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3784, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3785, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3787, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3788, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3790, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3791, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3793, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3794, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3796, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3797, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3799, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3800, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3802, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3803, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3805, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3806, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3808, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3809, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3811, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3812, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3814, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3815, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3817, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3818, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3820, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3821, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3823, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3824, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3826, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3827, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3829, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3830, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3832, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3833, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3835, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3836, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3838, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3839, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3841, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3842, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3844, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3845, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3847, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3848, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3850, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3851, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3853, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3854, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3856, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3857, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3859, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3860, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3862, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3863, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3865, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3866, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3868, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3869, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3871, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3872, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3874, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3875, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3877, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3878, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3880, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3881, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3883, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3884, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3886, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3887, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3889, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3890, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3892, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3893, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3895, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3896, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":3898, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3899, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3901, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3902, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3904, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3905, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3907, "subtype":"select", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3908, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3910, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Feedback", "id":3911, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3913, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3914, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3916, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3917, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3919, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3920, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3922, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3923, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3925, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3926, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3928, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3929, "subtype":"pop", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3931, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3932, "subtype":"pop", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3934, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3935, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3937, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Feedback", "id":3938, "subtype":"pop", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3940, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3941, "subtype":"pop", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3943, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3944, "subtype":"pop", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3946, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}], "links":[{"from":2115, "to":3070, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2116, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2817, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2162, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2159, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2156, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2153, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2150, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2147, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2144, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2141, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2138, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2135, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2132, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2129, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2126, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2123, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2120, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2117, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3073, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2119, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3076, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2122, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3079, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2125, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3082, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2128, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3085, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2131, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3088, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2134, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3091, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2137, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3094, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2140, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3097, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2143, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3100, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2146, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3103, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2149, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3106, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2152, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3109, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2155, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3112, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2158, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3115, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2161, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3307, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2173, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3499, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2177, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3283, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2183, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3475, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2187, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3259, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2193, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3451, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2197, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3235, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2203, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3427, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2207, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3211, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2213, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3403, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2217, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3187, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2223, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3379, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2227, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3163, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2233, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3355, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2237, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3139, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2243, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3331, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2247, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3304, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2253, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3496, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2257, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3280, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2263, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3472, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2267, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3256, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2273, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3448, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2277, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3232, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2283, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3424, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2287, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3208, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2293, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3400, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2297, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3184, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2303, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3376, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2307, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3160, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2313, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3352, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2317, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3136, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2323, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3328, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2327, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3301, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2333, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3493, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2337, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3277, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2343, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3469, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2347, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3253, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2353, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3445, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2357, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3229, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2363, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3421, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2367, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3205, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2373, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3397, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2377, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3181, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2383, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3373, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2387, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3157, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2393, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3349, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2397, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3133, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2403, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3325, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2407, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3298, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2413, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3490, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2417, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3274, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2423, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3466, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2427, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3250, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2433, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3442, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2437, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3226, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2443, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3418, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2447, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3202, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2453, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3394, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2457, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3178, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2463, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3370, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2467, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3154, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2473, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3346, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2477, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3130, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2483, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3322, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2487, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3295, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2493, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3487, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2497, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3271, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2503, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3463, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2507, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3247, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2513, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3439, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2517, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3223, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2523, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3415, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2527, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3199, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2533, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3391, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2537, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3175, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2543, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3367, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2547, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3151, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2553, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3343, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2557, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3127, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2563, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3319, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2567, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3292, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2573, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3484, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2577, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3268, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2583, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3460, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2587, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3244, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2593, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3436, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2597, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3220, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2603, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3412, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2607, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3196, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2613, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3388, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2617, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3172, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2623, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3364, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2627, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3148, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2633, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3340, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2637, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3124, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2643, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3316, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2647, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3289, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2653, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3481, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2657, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3265, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2663, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3457, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2667, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3241, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2673, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3433, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2677, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3217, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2683, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3409, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2687, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3193, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2693, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3385, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2697, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3169, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2703, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3361, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2707, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3145, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2713, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3337, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2717, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3121, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2723, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3313, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2727, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3286, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2733, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3478, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2737, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3262, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2744, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3454, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2748, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3238, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2755, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3430, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2759, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3214, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2766, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3406, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2770, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3190, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2777, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3382, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2781, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3166, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2788, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3358, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2792, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3142, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2799, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3334, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2803, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3118, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2810, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3310, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2814, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2890, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3502, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2891, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2896, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2897, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3505, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3507, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3509, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3512, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3515, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3518, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3521, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3524, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3527, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3530, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3533, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3536, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3539, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3542, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3545, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3548, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3551, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3554, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3557, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3560, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3563, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3566, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3569, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3572, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3575, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3578, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3581, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3584, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3587, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3590, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3593, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3596, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3599, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3602, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3605, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3608, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3611, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3614, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3617, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3620, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3623, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3626, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3629, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3632, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3635, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3638, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3641, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3644, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3647, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3650, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3653, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3656, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3659, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3662, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3665, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3668, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3671, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3674, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3677, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3680, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3683, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3686, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3689, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3692, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3695, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3698, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3701, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3704, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3707, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3710, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3713, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3716, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3719, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3722, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3725, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3728, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3731, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3734, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3737, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3740, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3743, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3746, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3749, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3752, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3755, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3758, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3761, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3764, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3767, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3770, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3773, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3776, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3779, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3782, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3785, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3788, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3791, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3794, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3797, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3800, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3803, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3806, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3809, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3812, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3815, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3818, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3821, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3824, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3827, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3830, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3833, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3836, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3839, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3842, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3845, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3848, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3851, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3854, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3857, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3860, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3863, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3866, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3869, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3872, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3875, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3878, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3881, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3884, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3887, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3890, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3893, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3896, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3899, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3902, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3905, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3908, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3911, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3914, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3917, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3920, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3923, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3926, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3929, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3932, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3935, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3938, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3941, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3944, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2164, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2116, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2119, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2122, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2125, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2128, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2131, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2134, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2137, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2140, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2143, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2146, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2149, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2152, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2155, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2158, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2161, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2810, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2723, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2643, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2563, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2483, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2403, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2323, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2243, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2799, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2713, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2633, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2553, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2473, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2393, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2313, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2233, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2788, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2703, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2623, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2543, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2463, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2383, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2303, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2223, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2777, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2693, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2613, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2533, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2453, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2373, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2293, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2213, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2766, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2683, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2603, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2523, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2443, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2363, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2283, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2203, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2755, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2673, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2593, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2513, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2433, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2353, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2273, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2193, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2744, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2663, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2583, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2503, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2423, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2343, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2263, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2183, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2733, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2653, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2573, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2493, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2413, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2333, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2253, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2173, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2814, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2727, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2647, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2567, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2487, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2407, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2327, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2247, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2803, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2717, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2637, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2557, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2477, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2397, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2317, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2237, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2792, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2707, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2627, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2547, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2467, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2387, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2307, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2227, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2781, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2697, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2617, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2537, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2457, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2377, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2297, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2217, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2770, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2687, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2607, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2527, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2447, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2367, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2287, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2207, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2759, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2677, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2597, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2517, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2437, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2357, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2277, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2197, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2748, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2667, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2587, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2507, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2427, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2347, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2267, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2187, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2737, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2657, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2577, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2497, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2417, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2337, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2257, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2177, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2890, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2891, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":2164, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3505, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3944, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3941, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3938, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3935, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3932, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3929, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3926, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3923, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3920, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3917, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3914, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3911, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3908, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3905, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3902, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3899, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3896, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3893, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3890, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3887, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3884, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3881, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3878, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3875, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3872, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3869, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3866, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3863, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3860, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3857, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3854, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3851, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3848, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3845, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3842, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3839, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3836, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3833, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3830, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3827, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3824, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3821, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3818, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3815, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3812, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3809, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3806, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3803, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3800, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3797, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3794, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3791, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3788, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3785, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3782, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3779, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3776, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3773, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3770, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3767, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3764, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3761, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3758, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3755, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3752, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3749, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3746, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3743, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3740, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3737, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3734, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3731, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3728, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3725, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3722, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3719, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3716, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3713, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3710, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3707, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3704, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3701, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3698, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3695, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3692, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3689, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3686, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3683, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3680, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3677, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3674, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3671, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3668, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3665, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3662, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3659, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3656, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3653, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3650, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3647, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3644, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3641, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3638, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3635, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3632, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3629, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3626, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3623, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3620, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3617, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3614, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3611, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3608, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3605, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3602, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3599, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3596, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3593, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3590, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3587, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3584, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3581, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3578, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3575, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3572, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3569, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3566, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3563, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3560, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3557, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3554, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3551, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3548, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3545, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3542, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3539, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3536, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3533, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3530, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3527, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3524, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3521, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3518, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3515, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3507, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3512, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3509, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3070, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3073, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3076, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3079, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3082, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3085, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3088, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3091, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3094, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3097, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3100, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3103, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3106, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3109, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3112, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3115, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3118, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3121, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3124, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3127, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3130, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3133, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3136, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3139, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3142, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3145, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3148, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3151, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3154, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3157, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3160, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3163, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3166, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3169, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3172, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3175, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3178, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3181, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3184, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3187, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3190, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3193, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3196, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3199, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3202, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3205, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3208, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3211, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3214, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3217, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3220, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3223, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3226, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3229, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3232, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3235, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3238, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3241, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3244, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3247, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3250, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3253, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3256, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3259, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3262, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3265, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3268, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3271, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3274, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3277, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3280, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3283, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3286, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3289, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3292, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3295, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3298, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3301, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3304, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3307, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3310, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3313, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3316, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3319, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3322, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3325, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3328, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3331, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3334, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3337, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3340, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3343, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3346, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3349, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3352, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3355, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3358, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3361, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3364, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3367, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3370, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3373, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3376, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3379, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3382, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3385, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3388, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3391, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3394, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3397, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3400, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3403, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3406, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3409, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3412, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3415, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3418, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3421, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3424, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3427, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3430, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3433, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3436, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3439, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3442, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3445, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3448, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3451, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3454, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3457, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3460, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3463, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3466, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3469, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3472, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3475, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3478, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3481, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3484, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3487, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3490, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3493, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3496, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3499, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3502, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3504, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3480, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3456, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3432, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3408, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3384, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3360, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3336, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3312, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3309, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3306, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3303, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3300, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3297, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3294, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3291, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3288, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3285, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3282, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3279, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3276, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3273, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3270, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3267, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3264, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3261, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3258, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3255, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3252, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3249, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3246, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3243, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3240, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3237, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3234, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3231, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3228, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3225, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3222, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3219, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3216, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3213, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3210, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3207, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3204, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3201, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3198, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3195, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3192, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3189, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3186, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3183, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3180, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3177, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3174, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3171, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3168, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3165, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3162, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3159, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3156, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3153, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3150, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3147, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3144, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3141, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3138, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3135, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3132, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3129, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3126, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3123, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3120, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3117, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3114, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3111, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3108, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3105, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3102, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3099, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3096, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3093, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3090, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3087, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3084, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3081, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3078, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3075, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3072, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3315, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3318, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3321, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3324, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3327, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3330, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3333, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3339, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3342, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3345, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3348, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3351, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3354, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3357, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3363, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3366, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3369, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3372, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3375, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3378, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3381, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3387, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3390, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3393, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3396, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3399, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3402, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3405, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3411, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3414, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3417, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3420, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3423, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3426, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3429, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3435, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3438, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3441, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3444, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3447, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3450, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3453, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3459, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3462, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3465, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3468, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3471, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3474, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3477, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3483, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3486, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3489, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3492, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3495, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3498, "details":[{"type":"table", "Width":"9952"}]}, {"from":2115, "to":3501, "details":[{"type":"table", "Width":"9952"}]}, {"from":2116, "to":2117, "details":[{"type":"table", "Width":"32"}]}, {"from":2117, "to":2116, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2117, "to":3072, "details":[{"type":"table", "Width":"32"}]}, {"from":2117, "to":2241, "details":[{"type":"table", "Width":"32"}]}, {"from":2119, "to":2120, "details":[{"type":"table", "Width":"32"}]}, {"from":2120, "to":2119, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2120, "to":3075, "details":[{"type":"table", "Width":"32"}]}, {"from":2120, "to":2231, "details":[{"type":"table", "Width":"32"}]}, {"from":2122, "to":2123, "details":[{"type":"table", "Width":"32"}]}, {"from":2123, "to":2122, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2123, "to":3078, "details":[{"type":"table", "Width":"32"}]}, {"from":2123, "to":2221, "details":[{"type":"table", "Width":"32"}]}, {"from":2125, "to":2126, "details":[{"type":"table", "Width":"32"}]}, {"from":2126, "to":2125, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2126, "to":3081, "details":[{"type":"table", "Width":"32"}]}, {"from":2126, "to":2211, "details":[{"type":"table", "Width":"32"}]}, {"from":2128, "to":2129, "details":[{"type":"table", "Width":"32"}]}, {"from":2129, "to":2128, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2129, "to":3084, "details":[{"type":"table", "Width":"32"}]}, {"from":2129, "to":2201, "details":[{"type":"table", "Width":"32"}]}, {"from":2131, "to":2132, "details":[{"type":"table", "Width":"32"}]}, {"from":2132, "to":2131, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2132, "to":3087, "details":[{"type":"table", "Width":"32"}]}, {"from":2132, "to":2191, "details":[{"type":"table", "Width":"32"}]}, {"from":2134, "to":2135, "details":[{"type":"table", "Width":"32"}]}, {"from":2135, "to":2134, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2135, "to":3090, "details":[{"type":"table", "Width":"32"}]}, {"from":2135, "to":2181, "details":[{"type":"table", "Width":"32"}]}, {"from":2137, "to":2138, "details":[{"type":"table", "Width":"32"}]}, {"from":2138, "to":2137, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2138, "to":3093, "details":[{"type":"table", "Width":"32"}]}, {"from":2138, "to":2171, "details":[{"type":"table", "Width":"32"}]}, {"from":2140, "to":2141, "details":[{"type":"table", "Width":"32"}]}, {"from":2141, "to":2140, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2141, "to":3096, "details":[{"type":"table", "Width":"32"}]}, {"from":2141, "to":2729, "details":[{"type":"table", "Width":"32"}]}, {"from":2143, "to":2144, "details":[{"type":"table", "Width":"32"}]}, {"from":2144, "to":2143, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2144, "to":3099, "details":[{"type":"table", "Width":"32"}]}, {"from":2144, "to":2649, "details":[{"type":"table", "Width":"32"}]}, {"from":2146, "to":2147, "details":[{"type":"table", "Width":"32"}]}, {"from":2147, "to":2146, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2147, "to":3102, "details":[{"type":"table", "Width":"32"}]}, {"from":2147, "to":2569, "details":[{"type":"table", "Width":"32"}]}, {"from":2149, "to":2150, "details":[{"type":"table", "Width":"32"}]}, {"from":2150, "to":2149, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2150, "to":3105, "details":[{"type":"table", "Width":"32"}]}, {"from":2150, "to":2489, "details":[{"type":"table", "Width":"32"}]}, {"from":2152, "to":2153, "details":[{"type":"table", "Width":"32"}]}, {"from":2153, "to":2152, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2153, "to":3108, "details":[{"type":"table", "Width":"32"}]}, {"from":2153, "to":2409, "details":[{"type":"table", "Width":"32"}]}, {"from":2155, "to":2156, "details":[{"type":"table", "Width":"32"}]}, {"from":2156, "to":2155, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2156, "to":3111, "details":[{"type":"table", "Width":"32"}]}, {"from":2156, "to":2329, "details":[{"type":"table", "Width":"32"}]}, {"from":2158, "to":2159, "details":[{"type":"table", "Width":"32"}]}, {"from":2159, "to":2158, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2159, "to":3114, "details":[{"type":"table", "Width":"32"}]}, {"from":2159, "to":2249, "details":[{"type":"table", "Width":"32"}]}, {"from":2161, "to":2162, "details":[{"type":"table", "Width":"32"}]}, {"from":2162, "to":2161, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":2162, "to":3117, "details":[{"type":"table", "Width":"32"}]}, {"from":2162, "to":2169, "details":[{"type":"table", "Width":"32"}]}, {"from":2164, "to":3068, "details":[{"type":"table", "Width":"32"}]}, {"from":2164, "to":2168, "details":[{"type":"table", "Width":"32"}]}, {"from":2164, "to":2165, "details":[{"type":"table", "Width":"32"}]}, {"from":2165, "to":2811, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2800, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2789, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2778, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2767, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2756, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2745, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2734, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2724, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2714, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2704, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2694, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2684, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2674, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2664, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2654, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2644, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2634, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2624, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2614, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2604, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2594, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2584, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2574, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2564, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2554, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2544, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2534, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2524, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2514, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2504, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2494, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2474, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2464, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2454, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2444, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2434, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2424, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2414, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2404, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2394, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2384, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2374, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2364, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2354, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2344, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2334, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2324, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2314, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2304, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2294, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2284, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2274, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2264, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2254, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2244, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2234, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2224, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2214, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2204, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2194, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2184, "details":[{"type":"table", "Width":"1"}]}, {"from":2165, "to":2174, "details":[{"type":"table", "Width":"1"}]}, {"from":2166, "to":2167, "details":[{"type":"table", "Width":"32"}]}, {"from":2167, "to":2168, "details":[{"type":"table", "Width":"32"}]}, {"from":2168, "to":2815, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2804, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2793, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2782, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2771, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2760, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2749, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2738, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2178, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2188, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2198, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2208, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2218, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2228, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2238, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2248, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2258, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2268, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2278, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2288, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2298, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2308, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2318, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2328, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2338, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2348, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2358, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2368, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2378, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2388, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2398, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2408, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2418, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2428, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2438, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2448, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2458, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2468, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2478, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2488, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2498, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2508, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2518, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2528, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2538, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2548, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2558, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2568, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2578, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2588, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2598, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2608, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2618, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2628, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2638, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2648, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2658, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2668, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2678, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2688, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2698, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2708, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2718, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2728, "details":[{"type":"table", "Width":"1"}]}, {"from":2168, "to":2817, "details":[{"type":"table", "Width":"1"}]}, {"from":2169, "to":2170, "details":[{"type":"table", "Width":"32"}]}, {"from":2170, "to":2179, "details":[{"type":"table", "Width":"32"}]}, {"from":2170, "to":2175, "details":[{"type":"table", "Width":"32"}]}, {"from":2171, "to":2172, "details":[{"type":"table", "Width":"32"}]}, {"from":2172, "to":2251, "details":[{"type":"table", "Width":"32"}]}, {"from":2172, "to":2175, "details":[{"type":"table", "Width":"32"}]}, {"from":2173, "to":2174, "details":[{"type":"table", "Width":"32"}]}, {"from":2174, "to":2175, "details":[{"type":"table", "Width":"32"}]}, {"from":2175, "to":2178, "details":[{"type":"table", "Width":"32"}]}, {"from":2175, "to":3309, "details":[{"type":"table", "Width":"32"}]}, {"from":2175, "to":2173, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":2177, "to":2178, "details":[{"type":"table", "Width":"32"}]}, {"from":2178, "to":2818, "details":[{"type":"table", "Width":"32"}]}, {"from":2179, "to":2180, "details":[{"type":"table", "Width":"32"}]}, {"from":2180, "to":2189, "details":[{"type":"table", "Width":"32"}]}, {"from":2180, "to":2185, "details":[{"type":"table", "Width":"32"}]}, {"from":2181, "to":2182, "details":[{"type":"table", "Width":"32"}]}, {"from":2182, "to":2261, "details":[{"type":"table", "Width":"32"}]}, {"from":2182, "to":2185, "details":[{"type":"table", "Width":"32"}]}, {"from":2183, "to":2184, "details":[{"type":"table", "Width":"32"}]}, {"from":2184, "to":2185, "details":[{"type":"table", "Width":"32"}]}, {"from":2185, "to":2188, "details":[{"type":"table", "Width":"32"}]}, {"from":2185, "to":3285, "details":[{"type":"table", "Width":"32"}]}, {"from":2185, "to":2183, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":2187, "to":2188, "details":[{"type":"table", "Width":"32"}]}, {"from":2188, "to":2822, "details":[{"type":"table", "Width":"32"}]}, {"from":2189, "to":2190, "details":[{"type":"table", "Width":"32"}]}, {"from":2190, "to":2199, "details":[{"type":"table", "Width":"32"}]}, {"from":2190, "to":2195, "details":[{"type":"table", "Width":"32"}]}, {"from":2191, "to":2192, "details":[{"type":"table", "Width":"32"}]}, {"from":2192, "to":2271, "details":[{"type":"table", "Width":"32"}]}, {"from":2192, "to":2195, "details":[{"type":"table", "Width":"32"}]}, {"from":2193, "to":2194, "details":[{"type":"table", "Width":"32"}]}, {"from":2194, "to":2195, "details":[{"type":"table", "Width":"32"}]}, {"from":2195, "to":2198, "details":[{"type":"table", "Width":"32"}]}, {"from":2195, "to":3261, "details":[{"type":"table", "Width":"32"}]}, {"from":2195, "to":2193, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":2197, "to":2198, "details":[{"type":"table", "Width":"32"}]}, {"from":2198, "to":2828, "details":[{"type":"table", "Width":"32"}]}, {"from":2199, "to":2200, "details":[{"type":"table", "Width":"32"}]}, {"from":2200, "to":2209, "details":[{"type":"table", "Width":"32"}]}, {"from":2200, "to":2205, "details":[{"type":"table", "Width":"32"}]}, {"from":2201, "to":2202, "details":[{"type":"table", "Width":"32"}]}, {"from":2202, "to":2281, "details":[{"type":"table", "Width":"32"}]}, {"from":2202, "to":2205, "details":[{"type":"table", "Width":"32"}]}, {"from":2203, "to":2204, "details":[{"type":"table", "Width":"32"}]}, {"from":2204, "to":2205, "details":[{"type":"table", "Width":"32"}]}, {"from":2205, "to":2208, "details":[{"type":"table", "Width":"32"}]}, {"from":2205, "to":3237, "details":[{"type":"table", "Width":"32"}]}, {"from":2205, "to":2203, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":2207, "to":2208, "details":[{"type":"table", "Width":"32"}]}, {"from":2208, "to":2836, "details":[{"type":"table", "Width":"32"}]}, {"from":2209, "to":2210, "details":[{"type":"table", "Width":"32"}]}, {"from":2210, "to":2219, "details":[{"type":"table", "Width":"32"}]}, {"from":2210, "to":2215, "details":[{"type":"table", "Width":"32"}]}, {"from":2211, "to":2212, "details":[{"type":"table", "Width":"32"}]}, {"from":2212, "to":2291, "details":[{"type":"table", "Width":"32"}]}, {"from":2212, "to":2215, "details":[{"type":"table", "Width":"32"}]}, {"from":2213, "to":2214, "details":[{"type":"table", "Width":"32"}]}, {"from":2214, "to":2215, "details":[{"type":"table", "Width":"32"}]}, {"from":2215, "to":2218, "details":[{"type":"table", "Width":"32"}]}, {"from":2215, "to":3213, "details":[{"type":"table", "Width":"32"}]}, {"from":2215, "to":2213, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2217, "to":2218, "details":[{"type":"table", "Width":"32"}]}, {"from":2218, "to":2846, "details":[{"type":"table", "Width":"32"}]}, {"from":2219, "to":2220, "details":[{"type":"table", "Width":"32"}]}, {"from":2220, "to":2229, "details":[{"type":"table", "Width":"32"}]}, {"from":2220, "to":2225, "details":[{"type":"table", "Width":"32"}]}, {"from":2221, "to":2222, "details":[{"type":"table", "Width":"32"}]}, {"from":2222, "to":2301, "details":[{"type":"table", "Width":"32"}]}, {"from":2222, "to":2225, "details":[{"type":"table", "Width":"32"}]}, {"from":2223, "to":2224, "details":[{"type":"table", "Width":"32"}]}, {"from":2224, "to":2225, "details":[{"type":"table", "Width":"32"}]}, {"from":2225, "to":2228, "details":[{"type":"table", "Width":"32"}]}, {"from":2225, "to":3189, "details":[{"type":"table", "Width":"32"}]}, {"from":2225, "to":2223, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2227, "to":2228, "details":[{"type":"table", "Width":"32"}]}, {"from":2228, "to":2858, "details":[{"type":"table", "Width":"32"}]}, {"from":2229, "to":2230, "details":[{"type":"table", "Width":"32"}]}, {"from":2230, "to":2239, "details":[{"type":"table", "Width":"32"}]}, {"from":2230, "to":2235, "details":[{"type":"table", "Width":"32"}]}, {"from":2231, "to":2232, "details":[{"type":"table", "Width":"32"}]}, {"from":2232, "to":2311, "details":[{"type":"table", "Width":"32"}]}, {"from":2232, "to":2235, "details":[{"type":"table", "Width":"32"}]}, {"from":2233, "to":2234, "details":[{"type":"table", "Width":"32"}]}, {"from":2234, "to":2235, "details":[{"type":"table", "Width":"32"}]}, {"from":2235, "to":2238, "details":[{"type":"table", "Width":"32"}]}, {"from":2235, "to":3165, "details":[{"type":"table", "Width":"32"}]}, {"from":2235, "to":2233, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2237, "to":2238, "details":[{"type":"table", "Width":"32"}]}, {"from":2238, "to":2872, "details":[{"type":"table", "Width":"32"}]}, {"from":2239, "to":2240, "details":[{"type":"table", "Width":"32"}]}, {"from":2240, "to":2245, "details":[{"type":"table", "Width":"32"}]}, {"from":2241, "to":2242, "details":[{"type":"table", "Width":"32"}]}, {"from":2242, "to":2321, "details":[{"type":"table", "Width":"32"}]}, {"from":2242, "to":2245, "details":[{"type":"table", "Width":"32"}]}, {"from":2243, "to":2244, "details":[{"type":"table", "Width":"32"}]}, {"from":2244, "to":2245, "details":[{"type":"table", "Width":"32"}]}, {"from":2245, "to":2248, "details":[{"type":"table", "Width":"32"}]}, {"from":2245, "to":3141, "details":[{"type":"table", "Width":"32"}]}, {"from":2245, "to":2243, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2247, "to":2248, "details":[{"type":"table", "Width":"32"}]}, {"from":2248, "to":2888, "details":[{"type":"table", "Width":"32"}]}, {"from":2249, "to":2250, "details":[{"type":"table", "Width":"32"}]}, {"from":2250, "to":2259, "details":[{"type":"table", "Width":"32"}]}, {"from":2250, "to":2255, "details":[{"type":"table", "Width":"32"}]}, {"from":2251, "to":2252, "details":[{"type":"table", "Width":"32"}]}, {"from":2252, "to":2331, "details":[{"type":"table", "Width":"32"}]}, {"from":2252, "to":2255, "details":[{"type":"table", "Width":"32"}]}, {"from":2253, "to":2254, "details":[{"type":"table", "Width":"32"}]}, {"from":2254, "to":2255, "details":[{"type":"table", "Width":"32"}]}, {"from":2255, "to":2258, "details":[{"type":"table", "Width":"32"}]}, {"from":2255, "to":3306, "details":[{"type":"table", "Width":"32"}]}, {"from":2255, "to":2253, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":2257, "to":2258, "details":[{"type":"table", "Width":"32"}]}, {"from":2258, "to":2898, "details":[{"type":"table", "Width":"32"}]}, {"from":2259, "to":2260, "details":[{"type":"table", "Width":"32"}]}, {"from":2260, "to":2269, "details":[{"type":"table", "Width":"32"}]}, {"from":2260, "to":2265, "details":[{"type":"table", "Width":"32"}]}, {"from":2261, "to":2262, "details":[{"type":"table", "Width":"32"}]}, {"from":2262, "to":2341, "details":[{"type":"table", "Width":"32"}]}, {"from":2262, "to":2265, "details":[{"type":"table", "Width":"32"}]}, {"from":2263, "to":2264, "details":[{"type":"table", "Width":"32"}]}, {"from":2264, "to":2265, "details":[{"type":"table", "Width":"32"}]}, {"from":2265, "to":2268, "details":[{"type":"table", "Width":"32"}]}, {"from":2265, "to":3282, "details":[{"type":"table", "Width":"32"}]}, {"from":2265, "to":2263, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":2267, "to":2268, "details":[{"type":"table", "Width":"32"}]}, {"from":2268, "to":2919, "details":[{"type":"table", "Width":"32"}]}, {"from":2269, "to":2270, "details":[{"type":"table", "Width":"32"}]}, {"from":2270, "to":2279, "details":[{"type":"table", "Width":"32"}]}, {"from":2270, "to":2275, "details":[{"type":"table", "Width":"32"}]}, {"from":2271, "to":2272, "details":[{"type":"table", "Width":"32"}]}, {"from":2272, "to":2351, "details":[{"type":"table", "Width":"32"}]}, {"from":2272, "to":2275, "details":[{"type":"table", "Width":"32"}]}, {"from":2273, "to":2274, "details":[{"type":"table", "Width":"32"}]}, {"from":2274, "to":2275, "details":[{"type":"table", "Width":"32"}]}, {"from":2275, "to":2278, "details":[{"type":"table", "Width":"32"}]}, {"from":2275, "to":3258, "details":[{"type":"table", "Width":"32"}]}, {"from":2275, "to":2273, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":2277, "to":2278, "details":[{"type":"table", "Width":"32"}]}, {"from":2278, "to":2940, "details":[{"type":"table", "Width":"32"}]}, {"from":2279, "to":2280, "details":[{"type":"table", "Width":"32"}]}, {"from":2280, "to":2289, "details":[{"type":"table", "Width":"32"}]}, {"from":2280, "to":2285, "details":[{"type":"table", "Width":"32"}]}, {"from":2281, "to":2282, "details":[{"type":"table", "Width":"32"}]}, {"from":2282, "to":2361, "details":[{"type":"table", "Width":"32"}]}, {"from":2282, "to":2285, "details":[{"type":"table", "Width":"32"}]}, {"from":2283, "to":2284, "details":[{"type":"table", "Width":"32"}]}, {"from":2284, "to":2285, "details":[{"type":"table", "Width":"32"}]}, {"from":2285, "to":2288, "details":[{"type":"table", "Width":"32"}]}, {"from":2285, "to":3234, "details":[{"type":"table", "Width":"32"}]}, {"from":2285, "to":2283, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":2287, "to":2288, "details":[{"type":"table", "Width":"32"}]}, {"from":2288, "to":2961, "details":[{"type":"table", "Width":"32"}]}, {"from":2289, "to":2290, "details":[{"type":"table", "Width":"32"}]}, {"from":2290, "to":2299, "details":[{"type":"table", "Width":"32"}]}, {"from":2290, "to":2295, "details":[{"type":"table", "Width":"32"}]}, {"from":2291, "to":2292, "details":[{"type":"table", "Width":"32"}]}, {"from":2292, "to":2371, "details":[{"type":"table", "Width":"32"}]}, {"from":2292, "to":2295, "details":[{"type":"table", "Width":"32"}]}, {"from":2293, "to":2294, "details":[{"type":"table", "Width":"32"}]}, {"from":2294, "to":2295, "details":[{"type":"table", "Width":"32"}]}, {"from":2295, "to":2298, "details":[{"type":"table", "Width":"32"}]}, {"from":2295, "to":3210, "details":[{"type":"table", "Width":"32"}]}, {"from":2295, "to":2293, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2297, "to":2298, "details":[{"type":"table", "Width":"32"}]}, {"from":2298, "to":2982, "details":[{"type":"table", "Width":"32"}]}, {"from":2299, "to":2300, "details":[{"type":"table", "Width":"32"}]}, {"from":2300, "to":2309, "details":[{"type":"table", "Width":"32"}]}, {"from":2300, "to":2305, "details":[{"type":"table", "Width":"32"}]}, {"from":2301, "to":2302, "details":[{"type":"table", "Width":"32"}]}, {"from":2302, "to":2381, "details":[{"type":"table", "Width":"32"}]}, {"from":2302, "to":2305, "details":[{"type":"table", "Width":"32"}]}, {"from":2303, "to":2304, "details":[{"type":"table", "Width":"32"}]}, {"from":2304, "to":2305, "details":[{"type":"table", "Width":"32"}]}, {"from":2305, "to":2308, "details":[{"type":"table", "Width":"32"}]}, {"from":2305, "to":3186, "details":[{"type":"table", "Width":"32"}]}, {"from":2305, "to":2303, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2307, "to":2308, "details":[{"type":"table", "Width":"32"}]}, {"from":2308, "to":3003, "details":[{"type":"table", "Width":"32"}]}, {"from":2309, "to":2310, "details":[{"type":"table", "Width":"32"}]}, {"from":2310, "to":2319, "details":[{"type":"table", "Width":"32"}]}, {"from":2310, "to":2315, "details":[{"type":"table", "Width":"32"}]}, {"from":2311, "to":2312, "details":[{"type":"table", "Width":"32"}]}, {"from":2312, "to":2391, "details":[{"type":"table", "Width":"32"}]}, {"from":2312, "to":2315, "details":[{"type":"table", "Width":"32"}]}, {"from":2313, "to":2314, "details":[{"type":"table", "Width":"32"}]}, {"from":2314, "to":2315, "details":[{"type":"table", "Width":"32"}]}, {"from":2315, "to":2318, "details":[{"type":"table", "Width":"32"}]}, {"from":2315, "to":3162, "details":[{"type":"table", "Width":"32"}]}, {"from":2315, "to":2313, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2317, "to":2318, "details":[{"type":"table", "Width":"32"}]}, {"from":2318, "to":3024, "details":[{"type":"table", "Width":"32"}]}, {"from":2319, "to":2320, "details":[{"type":"table", "Width":"32"}]}, {"from":2320, "to":2325, "details":[{"type":"table", "Width":"32"}]}, {"from":2321, "to":2322, "details":[{"type":"table", "Width":"32"}]}, {"from":2322, "to":2401, "details":[{"type":"table", "Width":"32"}]}, {"from":2322, "to":2325, "details":[{"type":"table", "Width":"32"}]}, {"from":2323, "to":2324, "details":[{"type":"table", "Width":"32"}]}, {"from":2324, "to":2325, "details":[{"type":"table", "Width":"32"}]}, {"from":2325, "to":2328, "details":[{"type":"table", "Width":"32"}]}, {"from":2325, "to":3138, "details":[{"type":"table", "Width":"32"}]}, {"from":2325, "to":2323, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2327, "to":2328, "details":[{"type":"table", "Width":"32"}]}, {"from":2328, "to":3045, "details":[{"type":"table", "Width":"32"}]}, {"from":2329, "to":2330, "details":[{"type":"table", "Width":"32"}]}, {"from":2330, "to":2339, "details":[{"type":"table", "Width":"32"}]}, {"from":2330, "to":2335, "details":[{"type":"table", "Width":"32"}]}, {"from":2331, "to":2332, "details":[{"type":"table", "Width":"32"}]}, {"from":2332, "to":2411, "details":[{"type":"table", "Width":"32"}]}, {"from":2332, "to":2335, "details":[{"type":"table", "Width":"32"}]}, {"from":2333, "to":2334, "details":[{"type":"table", "Width":"32"}]}, {"from":2334, "to":2335, "details":[{"type":"table", "Width":"32"}]}, {"from":2335, "to":2338, "details":[{"type":"table", "Width":"32"}]}, {"from":2335, "to":3303, "details":[{"type":"table", "Width":"32"}]}, {"from":2335, "to":2333, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":2337, "to":2338, "details":[{"type":"table", "Width":"32"}]}, {"from":2338, "to":2901, "details":[{"type":"table", "Width":"32"}]}, {"from":2339, "to":2340, "details":[{"type":"table", "Width":"32"}]}, {"from":2340, "to":2349, "details":[{"type":"table", "Width":"32"}]}, {"from":2340, "to":2345, "details":[{"type":"table", "Width":"32"}]}, {"from":2341, "to":2342, "details":[{"type":"table", "Width":"32"}]}, {"from":2342, "to":2421, "details":[{"type":"table", "Width":"32"}]}, {"from":2342, "to":2345, "details":[{"type":"table", "Width":"32"}]}, {"from":2343, "to":2344, "details":[{"type":"table", "Width":"32"}]}, {"from":2344, "to":2345, "details":[{"type":"table", "Width":"32"}]}, {"from":2345, "to":2348, "details":[{"type":"table", "Width":"32"}]}, {"from":2345, "to":3279, "details":[{"type":"table", "Width":"32"}]}, {"from":2345, "to":2343, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":2347, "to":2348, "details":[{"type":"table", "Width":"32"}]}, {"from":2348, "to":2922, "details":[{"type":"table", "Width":"32"}]}, {"from":2349, "to":2350, "details":[{"type":"table", "Width":"32"}]}, {"from":2350, "to":2359, "details":[{"type":"table", "Width":"32"}]}, {"from":2350, "to":2355, "details":[{"type":"table", "Width":"32"}]}, {"from":2351, "to":2352, "details":[{"type":"table", "Width":"32"}]}, {"from":2352, "to":2431, "details":[{"type":"table", "Width":"32"}]}, {"from":2352, "to":2355, "details":[{"type":"table", "Width":"32"}]}, {"from":2353, "to":2354, "details":[{"type":"table", "Width":"32"}]}, {"from":2354, "to":2355, "details":[{"type":"table", "Width":"32"}]}, {"from":2355, "to":2358, "details":[{"type":"table", "Width":"32"}]}, {"from":2355, "to":3255, "details":[{"type":"table", "Width":"32"}]}, {"from":2355, "to":2353, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":2357, "to":2358, "details":[{"type":"table", "Width":"32"}]}, {"from":2358, "to":2943, "details":[{"type":"table", "Width":"32"}]}, {"from":2359, "to":2360, "details":[{"type":"table", "Width":"32"}]}, {"from":2360, "to":2369, "details":[{"type":"table", "Width":"32"}]}, {"from":2360, "to":2365, "details":[{"type":"table", "Width":"32"}]}, {"from":2361, "to":2362, "details":[{"type":"table", "Width":"32"}]}, {"from":2362, "to":2441, "details":[{"type":"table", "Width":"32"}]}, {"from":2362, "to":2365, "details":[{"type":"table", "Width":"32"}]}, {"from":2363, "to":2364, "details":[{"type":"table", "Width":"32"}]}, {"from":2364, "to":2365, "details":[{"type":"table", "Width":"32"}]}, {"from":2365, "to":2368, "details":[{"type":"table", "Width":"32"}]}, {"from":2365, "to":3231, "details":[{"type":"table", "Width":"32"}]}, {"from":2365, "to":2363, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":2367, "to":2368, "details":[{"type":"table", "Width":"32"}]}, {"from":2368, "to":2964, "details":[{"type":"table", "Width":"32"}]}, {"from":2369, "to":2370, "details":[{"type":"table", "Width":"32"}]}, {"from":2370, "to":2379, "details":[{"type":"table", "Width":"32"}]}, {"from":2370, "to":2375, "details":[{"type":"table", "Width":"32"}]}, {"from":2371, "to":2372, "details":[{"type":"table", "Width":"32"}]}, {"from":2372, "to":2451, "details":[{"type":"table", "Width":"32"}]}, {"from":2372, "to":2375, "details":[{"type":"table", "Width":"32"}]}, {"from":2373, "to":2374, "details":[{"type":"table", "Width":"32"}]}, {"from":2374, "to":2375, "details":[{"type":"table", "Width":"32"}]}, {"from":2375, "to":2378, "details":[{"type":"table", "Width":"32"}]}, {"from":2375, "to":3207, "details":[{"type":"table", "Width":"32"}]}, {"from":2375, "to":2373, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2377, "to":2378, "details":[{"type":"table", "Width":"32"}]}, {"from":2378, "to":2985, "details":[{"type":"table", "Width":"32"}]}, {"from":2379, "to":2380, "details":[{"type":"table", "Width":"32"}]}, {"from":2380, "to":2389, "details":[{"type":"table", "Width":"32"}]}, {"from":2380, "to":2385, "details":[{"type":"table", "Width":"32"}]}, {"from":2381, "to":2382, "details":[{"type":"table", "Width":"32"}]}, {"from":2382, "to":2461, "details":[{"type":"table", "Width":"32"}]}, {"from":2382, "to":2385, "details":[{"type":"table", "Width":"32"}]}, {"from":2383, "to":2384, "details":[{"type":"table", "Width":"32"}]}, {"from":2384, "to":2385, "details":[{"type":"table", "Width":"32"}]}, {"from":2385, "to":2388, "details":[{"type":"table", "Width":"32"}]}, {"from":2385, "to":3183, "details":[{"type":"table", "Width":"32"}]}, {"from":2385, "to":2383, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2387, "to":2388, "details":[{"type":"table", "Width":"32"}]}, {"from":2388, "to":3006, "details":[{"type":"table", "Width":"32"}]}, {"from":2389, "to":2390, "details":[{"type":"table", "Width":"32"}]}, {"from":2390, "to":2399, "details":[{"type":"table", "Width":"32"}]}, {"from":2390, "to":2395, "details":[{"type":"table", "Width":"32"}]}, {"from":2391, "to":2392, "details":[{"type":"table", "Width":"32"}]}, {"from":2392, "to":2471, "details":[{"type":"table", "Width":"32"}]}, {"from":2392, "to":2395, "details":[{"type":"table", "Width":"32"}]}, {"from":2393, "to":2394, "details":[{"type":"table", "Width":"32"}]}, {"from":2394, "to":2395, "details":[{"type":"table", "Width":"32"}]}, {"from":2395, "to":2398, "details":[{"type":"table", "Width":"32"}]}, {"from":2395, "to":3159, "details":[{"type":"table", "Width":"32"}]}, {"from":2395, "to":2393, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2397, "to":2398, "details":[{"type":"table", "Width":"32"}]}, {"from":2398, "to":3027, "details":[{"type":"table", "Width":"32"}]}, {"from":2399, "to":2400, "details":[{"type":"table", "Width":"32"}]}, {"from":2400, "to":2405, "details":[{"type":"table", "Width":"32"}]}, {"from":2401, "to":2402, "details":[{"type":"table", "Width":"32"}]}, {"from":2402, "to":2481, "details":[{"type":"table", "Width":"32"}]}, {"from":2402, "to":2405, "details":[{"type":"table", "Width":"32"}]}, {"from":2403, "to":2404, "details":[{"type":"table", "Width":"32"}]}, {"from":2404, "to":2405, "details":[{"type":"table", "Width":"32"}]}, {"from":2405, "to":2408, "details":[{"type":"table", "Width":"32"}]}, {"from":2405, "to":3135, "details":[{"type":"table", "Width":"32"}]}, {"from":2405, "to":2403, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2407, "to":2408, "details":[{"type":"table", "Width":"32"}]}, {"from":2408, "to":3048, "details":[{"type":"table", "Width":"32"}]}, {"from":2409, "to":2410, "details":[{"type":"table", "Width":"32"}]}, {"from":2410, "to":2419, "details":[{"type":"table", "Width":"32"}]}, {"from":2410, "to":2415, "details":[{"type":"table", "Width":"32"}]}, {"from":2411, "to":2412, "details":[{"type":"table", "Width":"32"}]}, {"from":2412, "to":2491, "details":[{"type":"table", "Width":"32"}]}, {"from":2412, "to":2415, "details":[{"type":"table", "Width":"32"}]}, {"from":2413, "to":2414, "details":[{"type":"table", "Width":"32"}]}, {"from":2414, "to":2415, "details":[{"type":"table", "Width":"32"}]}, {"from":2415, "to":2418, "details":[{"type":"table", "Width":"32"}]}, {"from":2415, "to":3300, "details":[{"type":"table", "Width":"32"}]}, {"from":2415, "to":2413, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":2417, "to":2418, "details":[{"type":"table", "Width":"32"}]}, {"from":2418, "to":2904, "details":[{"type":"table", "Width":"32"}]}, {"from":2419, "to":2420, "details":[{"type":"table", "Width":"32"}]}, {"from":2420, "to":2429, "details":[{"type":"table", "Width":"32"}]}, {"from":2420, "to":2425, "details":[{"type":"table", "Width":"32"}]}, {"from":2421, "to":2422, "details":[{"type":"table", "Width":"32"}]}, {"from":2422, "to":2501, "details":[{"type":"table", "Width":"32"}]}, {"from":2422, "to":2425, "details":[{"type":"table", "Width":"32"}]}, {"from":2423, "to":2424, "details":[{"type":"table", "Width":"32"}]}, {"from":2424, "to":2425, "details":[{"type":"table", "Width":"32"}]}, {"from":2425, "to":2428, "details":[{"type":"table", "Width":"32"}]}, {"from":2425, "to":3276, "details":[{"type":"table", "Width":"32"}]}, {"from":2425, "to":2423, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":2427, "to":2428, "details":[{"type":"table", "Width":"32"}]}, {"from":2428, "to":2925, "details":[{"type":"table", "Width":"32"}]}, {"from":2429, "to":2430, "details":[{"type":"table", "Width":"32"}]}, {"from":2430, "to":2439, "details":[{"type":"table", "Width":"32"}]}, {"from":2430, "to":2435, "details":[{"type":"table", "Width":"32"}]}, {"from":2431, "to":2432, "details":[{"type":"table", "Width":"32"}]}, {"from":2432, "to":2511, "details":[{"type":"table", "Width":"32"}]}, {"from":2432, "to":2435, "details":[{"type":"table", "Width":"32"}]}, {"from":2433, "to":2434, "details":[{"type":"table", "Width":"32"}]}, {"from":2434, "to":2435, "details":[{"type":"table", "Width":"32"}]}, {"from":2435, "to":2438, "details":[{"type":"table", "Width":"32"}]}, {"from":2435, "to":3252, "details":[{"type":"table", "Width":"32"}]}, {"from":2435, "to":2433, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":2437, "to":2438, "details":[{"type":"table", "Width":"32"}]}, {"from":2438, "to":2946, "details":[{"type":"table", "Width":"32"}]}, {"from":2439, "to":2440, "details":[{"type":"table", "Width":"32"}]}, {"from":2440, "to":2449, "details":[{"type":"table", "Width":"32"}]}, {"from":2440, "to":2445, "details":[{"type":"table", "Width":"32"}]}, {"from":2441, "to":2442, "details":[{"type":"table", "Width":"32"}]}, {"from":2442, "to":2521, "details":[{"type":"table", "Width":"32"}]}, {"from":2442, "to":2445, "details":[{"type":"table", "Width":"32"}]}, {"from":2443, "to":2444, "details":[{"type":"table", "Width":"32"}]}, {"from":2444, "to":2445, "details":[{"type":"table", "Width":"32"}]}, {"from":2445, "to":2448, "details":[{"type":"table", "Width":"32"}]}, {"from":2445, "to":3228, "details":[{"type":"table", "Width":"32"}]}, {"from":2445, "to":2443, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":2447, "to":2448, "details":[{"type":"table", "Width":"32"}]}, {"from":2448, "to":2967, "details":[{"type":"table", "Width":"32"}]}, {"from":2449, "to":2450, "details":[{"type":"table", "Width":"32"}]}, {"from":2450, "to":2459, "details":[{"type":"table", "Width":"32"}]}, {"from":2450, "to":2455, "details":[{"type":"table", "Width":"32"}]}, {"from":2451, "to":2452, "details":[{"type":"table", "Width":"32"}]}, {"from":2452, "to":2531, "details":[{"type":"table", "Width":"32"}]}, {"from":2452, "to":2455, "details":[{"type":"table", "Width":"32"}]}, {"from":2453, "to":2454, "details":[{"type":"table", "Width":"32"}]}, {"from":2454, "to":2455, "details":[{"type":"table", "Width":"32"}]}, {"from":2455, "to":2458, "details":[{"type":"table", "Width":"32"}]}, {"from":2455, "to":3204, "details":[{"type":"table", "Width":"32"}]}, {"from":2455, "to":2453, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2457, "to":2458, "details":[{"type":"table", "Width":"32"}]}, {"from":2458, "to":2988, "details":[{"type":"table", "Width":"32"}]}, {"from":2459, "to":2460, "details":[{"type":"table", "Width":"32"}]}, {"from":2460, "to":2469, "details":[{"type":"table", "Width":"32"}]}, {"from":2460, "to":2465, "details":[{"type":"table", "Width":"32"}]}, {"from":2461, "to":2462, "details":[{"type":"table", "Width":"32"}]}, {"from":2462, "to":2541, "details":[{"type":"table", "Width":"32"}]}, {"from":2462, "to":2465, "details":[{"type":"table", "Width":"32"}]}, {"from":2463, "to":2464, "details":[{"type":"table", "Width":"32"}]}, {"from":2464, "to":2465, "details":[{"type":"table", "Width":"32"}]}, {"from":2465, "to":2468, "details":[{"type":"table", "Width":"32"}]}, {"from":2465, "to":3180, "details":[{"type":"table", "Width":"32"}]}, {"from":2465, "to":2463, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2467, "to":2468, "details":[{"type":"table", "Width":"32"}]}, {"from":2468, "to":3009, "details":[{"type":"table", "Width":"32"}]}, {"from":2469, "to":2470, "details":[{"type":"table", "Width":"32"}]}, {"from":2470, "to":2479, "details":[{"type":"table", "Width":"32"}]}, {"from":2470, "to":2475, "details":[{"type":"table", "Width":"32"}]}, {"from":2471, "to":2472, "details":[{"type":"table", "Width":"32"}]}, {"from":2472, "to":2551, "details":[{"type":"table", "Width":"32"}]}, {"from":2472, "to":2475, "details":[{"type":"table", "Width":"32"}]}, {"from":2473, "to":2474, "details":[{"type":"table", "Width":"32"}]}, {"from":2474, "to":2475, "details":[{"type":"table", "Width":"32"}]}, {"from":2475, "to":2478, "details":[{"type":"table", "Width":"32"}]}, {"from":2475, "to":3156, "details":[{"type":"table", "Width":"32"}]}, {"from":2475, "to":2473, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2477, "to":2478, "details":[{"type":"table", "Width":"32"}]}, {"from":2478, "to":3030, "details":[{"type":"table", "Width":"32"}]}, {"from":2479, "to":2480, "details":[{"type":"table", "Width":"32"}]}, {"from":2480, "to":2485, "details":[{"type":"table", "Width":"32"}]}, {"from":2481, "to":2482, "details":[{"type":"table", "Width":"32"}]}, {"from":2482, "to":2561, "details":[{"type":"table", "Width":"32"}]}, {"from":2482, "to":2485, "details":[{"type":"table", "Width":"32"}]}, {"from":2483, "to":2484, "details":[{"type":"table", "Width":"32"}]}, {"from":2484, "to":2485, "details":[{"type":"table", "Width":"32"}]}, {"from":2485, "to":2488, "details":[{"type":"table", "Width":"32"}]}, {"from":2485, "to":3132, "details":[{"type":"table", "Width":"32"}]}, {"from":2485, "to":2483, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2487, "to":2488, "details":[{"type":"table", "Width":"32"}]}, {"from":2488, "to":3051, "details":[{"type":"table", "Width":"32"}]}, {"from":2489, "to":2490, "details":[{"type":"table", "Width":"32"}]}, {"from":2490, "to":2499, "details":[{"type":"table", "Width":"32"}]}, {"from":2490, "to":2495, "details":[{"type":"table", "Width":"32"}]}, {"from":2491, "to":2492, "details":[{"type":"table", "Width":"32"}]}, {"from":2492, "to":2571, "details":[{"type":"table", "Width":"32"}]}, {"from":2492, "to":2495, "details":[{"type":"table", "Width":"32"}]}, {"from":2493, "to":2494, "details":[{"type":"table", "Width":"32"}]}, {"from":2494, "to":2495, "details":[{"type":"table", "Width":"32"}]}, {"from":2495, "to":2498, "details":[{"type":"table", "Width":"32"}]}, {"from":2495, "to":3297, "details":[{"type":"table", "Width":"32"}]}, {"from":2495, "to":2493, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2497, "to":2498, "details":[{"type":"table", "Width":"32"}]}, {"from":2498, "to":2907, "details":[{"type":"table", "Width":"32"}]}, {"from":2499, "to":2500, "details":[{"type":"table", "Width":"32"}]}, {"from":2500, "to":2509, "details":[{"type":"table", "Width":"32"}]}, {"from":2500, "to":2505, "details":[{"type":"table", "Width":"32"}]}, {"from":2501, "to":2502, "details":[{"type":"table", "Width":"32"}]}, {"from":2502, "to":2581, "details":[{"type":"table", "Width":"32"}]}, {"from":2502, "to":2505, "details":[{"type":"table", "Width":"32"}]}, {"from":2503, "to":2504, "details":[{"type":"table", "Width":"32"}]}, {"from":2504, "to":2505, "details":[{"type":"table", "Width":"32"}]}, {"from":2505, "to":2508, "details":[{"type":"table", "Width":"32"}]}, {"from":2505, "to":3273, "details":[{"type":"table", "Width":"32"}]}, {"from":2505, "to":2503, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2507, "to":2508, "details":[{"type":"table", "Width":"32"}]}, {"from":2508, "to":2928, "details":[{"type":"table", "Width":"32"}]}, {"from":2509, "to":2510, "details":[{"type":"table", "Width":"32"}]}, {"from":2510, "to":2519, "details":[{"type":"table", "Width":"32"}]}, {"from":2510, "to":2515, "details":[{"type":"table", "Width":"32"}]}, {"from":2511, "to":2512, "details":[{"type":"table", "Width":"32"}]}, {"from":2512, "to":2591, "details":[{"type":"table", "Width":"32"}]}, {"from":2512, "to":2515, "details":[{"type":"table", "Width":"32"}]}, {"from":2513, "to":2514, "details":[{"type":"table", "Width":"32"}]}, {"from":2514, "to":2515, "details":[{"type":"table", "Width":"32"}]}, {"from":2515, "to":2518, "details":[{"type":"table", "Width":"32"}]}, {"from":2515, "to":3249, "details":[{"type":"table", "Width":"32"}]}, {"from":2515, "to":2513, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2517, "to":2518, "details":[{"type":"table", "Width":"32"}]}, {"from":2518, "to":2949, "details":[{"type":"table", "Width":"32"}]}, {"from":2519, "to":2520, "details":[{"type":"table", "Width":"32"}]}, {"from":2520, "to":2529, "details":[{"type":"table", "Width":"32"}]}, {"from":2520, "to":2525, "details":[{"type":"table", "Width":"32"}]}, {"from":2521, "to":2522, "details":[{"type":"table", "Width":"32"}]}, {"from":2522, "to":2601, "details":[{"type":"table", "Width":"32"}]}, {"from":2522, "to":2525, "details":[{"type":"table", "Width":"32"}]}, {"from":2523, "to":2524, "details":[{"type":"table", "Width":"32"}]}, {"from":2524, "to":2525, "details":[{"type":"table", "Width":"32"}]}, {"from":2525, "to":2528, "details":[{"type":"table", "Width":"32"}]}, {"from":2525, "to":3225, "details":[{"type":"table", "Width":"32"}]}, {"from":2525, "to":2523, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2527, "to":2528, "details":[{"type":"table", "Width":"32"}]}, {"from":2528, "to":2970, "details":[{"type":"table", "Width":"32"}]}, {"from":2529, "to":2530, "details":[{"type":"table", "Width":"32"}]}, {"from":2530, "to":2539, "details":[{"type":"table", "Width":"32"}]}, {"from":2530, "to":2535, "details":[{"type":"table", "Width":"32"}]}, {"from":2531, "to":2532, "details":[{"type":"table", "Width":"32"}]}, {"from":2532, "to":2611, "details":[{"type":"table", "Width":"32"}]}, {"from":2532, "to":2535, "details":[{"type":"table", "Width":"32"}]}, {"from":2533, "to":2534, "details":[{"type":"table", "Width":"32"}]}, {"from":2534, "to":2535, "details":[{"type":"table", "Width":"32"}]}, {"from":2535, "to":2538, "details":[{"type":"table", "Width":"32"}]}, {"from":2535, "to":3201, "details":[{"type":"table", "Width":"32"}]}, {"from":2535, "to":2533, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2537, "to":2538, "details":[{"type":"table", "Width":"32"}]}, {"from":2538, "to":2991, "details":[{"type":"table", "Width":"32"}]}, {"from":2539, "to":2540, "details":[{"type":"table", "Width":"32"}]}, {"from":2540, "to":2549, "details":[{"type":"table", "Width":"32"}]}, {"from":2540, "to":2545, "details":[{"type":"table", "Width":"32"}]}, {"from":2541, "to":2542, "details":[{"type":"table", "Width":"32"}]}, {"from":2542, "to":2621, "details":[{"type":"table", "Width":"32"}]}, {"from":2542, "to":2545, "details":[{"type":"table", "Width":"32"}]}, {"from":2543, "to":2544, "details":[{"type":"table", "Width":"32"}]}, {"from":2544, "to":2545, "details":[{"type":"table", "Width":"32"}]}, {"from":2545, "to":2548, "details":[{"type":"table", "Width":"32"}]}, {"from":2545, "to":3177, "details":[{"type":"table", "Width":"32"}]}, {"from":2545, "to":2543, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2547, "to":2548, "details":[{"type":"table", "Width":"32"}]}, {"from":2548, "to":3012, "details":[{"type":"table", "Width":"32"}]}, {"from":2549, "to":2550, "details":[{"type":"table", "Width":"32"}]}, {"from":2550, "to":2559, "details":[{"type":"table", "Width":"32"}]}, {"from":2550, "to":2555, "details":[{"type":"table", "Width":"32"}]}, {"from":2551, "to":2552, "details":[{"type":"table", "Width":"32"}]}, {"from":2552, "to":2631, "details":[{"type":"table", "Width":"32"}]}, {"from":2552, "to":2555, "details":[{"type":"table", "Width":"32"}]}, {"from":2553, "to":2554, "details":[{"type":"table", "Width":"32"}]}, {"from":2554, "to":2555, "details":[{"type":"table", "Width":"32"}]}, {"from":2555, "to":2558, "details":[{"type":"table", "Width":"32"}]}, {"from":2555, "to":3153, "details":[{"type":"table", "Width":"32"}]}, {"from":2555, "to":2553, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2557, "to":2558, "details":[{"type":"table", "Width":"32"}]}, {"from":2558, "to":3033, "details":[{"type":"table", "Width":"32"}]}, {"from":2559, "to":2560, "details":[{"type":"table", "Width":"32"}]}, {"from":2560, "to":2565, "details":[{"type":"table", "Width":"32"}]}, {"from":2561, "to":2562, "details":[{"type":"table", "Width":"32"}]}, {"from":2562, "to":2641, "details":[{"type":"table", "Width":"32"}]}, {"from":2562, "to":2565, "details":[{"type":"table", "Width":"32"}]}, {"from":2563, "to":2564, "details":[{"type":"table", "Width":"32"}]}, {"from":2564, "to":2565, "details":[{"type":"table", "Width":"32"}]}, {"from":2565, "to":2568, "details":[{"type":"table", "Width":"32"}]}, {"from":2565, "to":3129, "details":[{"type":"table", "Width":"32"}]}, {"from":2565, "to":2563, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2567, "to":2568, "details":[{"type":"table", "Width":"32"}]}, {"from":2568, "to":3054, "details":[{"type":"table", "Width":"32"}]}, {"from":2569, "to":2570, "details":[{"type":"table", "Width":"32"}]}, {"from":2570, "to":2579, "details":[{"type":"table", "Width":"32"}]}, {"from":2570, "to":2575, "details":[{"type":"table", "Width":"32"}]}, {"from":2571, "to":2572, "details":[{"type":"table", "Width":"32"}]}, {"from":2572, "to":2651, "details":[{"type":"table", "Width":"32"}]}, {"from":2572, "to":2575, "details":[{"type":"table", "Width":"32"}]}, {"from":2573, "to":2574, "details":[{"type":"table", "Width":"32"}]}, {"from":2574, "to":2575, "details":[{"type":"table", "Width":"32"}]}, {"from":2575, "to":2578, "details":[{"type":"table", "Width":"32"}]}, {"from":2575, "to":3294, "details":[{"type":"table", "Width":"32"}]}, {"from":2575, "to":2573, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2577, "to":2578, "details":[{"type":"table", "Width":"32"}]}, {"from":2578, "to":2910, "details":[{"type":"table", "Width":"32"}]}, {"from":2579, "to":2580, "details":[{"type":"table", "Width":"32"}]}, {"from":2580, "to":2589, "details":[{"type":"table", "Width":"32"}]}, {"from":2580, "to":2585, "details":[{"type":"table", "Width":"32"}]}, {"from":2581, "to":2582, "details":[{"type":"table", "Width":"32"}]}, {"from":2582, "to":2661, "details":[{"type":"table", "Width":"32"}]}, {"from":2582, "to":2585, "details":[{"type":"table", "Width":"32"}]}, {"from":2583, "to":2584, "details":[{"type":"table", "Width":"32"}]}, {"from":2584, "to":2585, "details":[{"type":"table", "Width":"32"}]}, {"from":2585, "to":2588, "details":[{"type":"table", "Width":"32"}]}, {"from":2585, "to":3270, "details":[{"type":"table", "Width":"32"}]}, {"from":2585, "to":2583, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2587, "to":2588, "details":[{"type":"table", "Width":"32"}]}, {"from":2588, "to":2931, "details":[{"type":"table", "Width":"32"}]}, {"from":2589, "to":2590, "details":[{"type":"table", "Width":"32"}]}, {"from":2590, "to":2599, "details":[{"type":"table", "Width":"32"}]}, {"from":2590, "to":2595, "details":[{"type":"table", "Width":"32"}]}, {"from":2591, "to":2592, "details":[{"type":"table", "Width":"32"}]}, {"from":2592, "to":2671, "details":[{"type":"table", "Width":"32"}]}, {"from":2592, "to":2595, "details":[{"type":"table", "Width":"32"}]}, {"from":2593, "to":2594, "details":[{"type":"table", "Width":"32"}]}, {"from":2594, "to":2595, "details":[{"type":"table", "Width":"32"}]}, {"from":2595, "to":2598, "details":[{"type":"table", "Width":"32"}]}, {"from":2595, "to":3246, "details":[{"type":"table", "Width":"32"}]}, {"from":2595, "to":2593, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2597, "to":2598, "details":[{"type":"table", "Width":"32"}]}, {"from":2598, "to":2952, "details":[{"type":"table", "Width":"32"}]}, {"from":2599, "to":2600, "details":[{"type":"table", "Width":"32"}]}, {"from":2600, "to":2609, "details":[{"type":"table", "Width":"32"}]}, {"from":2600, "to":2605, "details":[{"type":"table", "Width":"32"}]}, {"from":2601, "to":2602, "details":[{"type":"table", "Width":"32"}]}, {"from":2602, "to":2681, "details":[{"type":"table", "Width":"32"}]}, {"from":2602, "to":2605, "details":[{"type":"table", "Width":"32"}]}, {"from":2603, "to":2604, "details":[{"type":"table", "Width":"32"}]}, {"from":2604, "to":2605, "details":[{"type":"table", "Width":"32"}]}, {"from":2605, "to":2608, "details":[{"type":"table", "Width":"32"}]}, {"from":2605, "to":3222, "details":[{"type":"table", "Width":"32"}]}, {"from":2605, "to":2603, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2607, "to":2608, "details":[{"type":"table", "Width":"32"}]}, {"from":2608, "to":2973, "details":[{"type":"table", "Width":"32"}]}, {"from":2609, "to":2610, "details":[{"type":"table", "Width":"32"}]}, {"from":2610, "to":2619, "details":[{"type":"table", "Width":"32"}]}, {"from":2610, "to":2615, "details":[{"type":"table", "Width":"32"}]}, {"from":2611, "to":2612, "details":[{"type":"table", "Width":"32"}]}, {"from":2612, "to":2691, "details":[{"type":"table", "Width":"32"}]}, {"from":2612, "to":2615, "details":[{"type":"table", "Width":"32"}]}, {"from":2613, "to":2614, "details":[{"type":"table", "Width":"32"}]}, {"from":2614, "to":2615, "details":[{"type":"table", "Width":"32"}]}, {"from":2615, "to":2618, "details":[{"type":"table", "Width":"32"}]}, {"from":2615, "to":3198, "details":[{"type":"table", "Width":"32"}]}, {"from":2615, "to":2613, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2617, "to":2618, "details":[{"type":"table", "Width":"32"}]}, {"from":2618, "to":2994, "details":[{"type":"table", "Width":"32"}]}, {"from":2619, "to":2620, "details":[{"type":"table", "Width":"32"}]}, {"from":2620, "to":2629, "details":[{"type":"table", "Width":"32"}]}, {"from":2620, "to":2625, "details":[{"type":"table", "Width":"32"}]}, {"from":2621, "to":2622, "details":[{"type":"table", "Width":"32"}]}, {"from":2622, "to":2701, "details":[{"type":"table", "Width":"32"}]}, {"from":2622, "to":2625, "details":[{"type":"table", "Width":"32"}]}, {"from":2623, "to":2624, "details":[{"type":"table", "Width":"32"}]}, {"from":2624, "to":2625, "details":[{"type":"table", "Width":"32"}]}, {"from":2625, "to":2628, "details":[{"type":"table", "Width":"32"}]}, {"from":2625, "to":3174, "details":[{"type":"table", "Width":"32"}]}, {"from":2625, "to":2623, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2627, "to":2628, "details":[{"type":"table", "Width":"32"}]}, {"from":2628, "to":3015, "details":[{"type":"table", "Width":"32"}]}, {"from":2629, "to":2630, "details":[{"type":"table", "Width":"32"}]}, {"from":2630, "to":2639, "details":[{"type":"table", "Width":"32"}]}, {"from":2630, "to":2635, "details":[{"type":"table", "Width":"32"}]}, {"from":2631, "to":2632, "details":[{"type":"table", "Width":"32"}]}, {"from":2632, "to":2711, "details":[{"type":"table", "Width":"32"}]}, {"from":2632, "to":2635, "details":[{"type":"table", "Width":"32"}]}, {"from":2633, "to":2634, "details":[{"type":"table", "Width":"32"}]}, {"from":2634, "to":2635, "details":[{"type":"table", "Width":"32"}]}, {"from":2635, "to":2638, "details":[{"type":"table", "Width":"32"}]}, {"from":2635, "to":3150, "details":[{"type":"table", "Width":"32"}]}, {"from":2635, "to":2633, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2637, "to":2638, "details":[{"type":"table", "Width":"32"}]}, {"from":2638, "to":3036, "details":[{"type":"table", "Width":"32"}]}, {"from":2639, "to":2640, "details":[{"type":"table", "Width":"32"}]}, {"from":2640, "to":2645, "details":[{"type":"table", "Width":"32"}]}, {"from":2641, "to":2642, "details":[{"type":"table", "Width":"32"}]}, {"from":2642, "to":2721, "details":[{"type":"table", "Width":"32"}]}, {"from":2642, "to":2645, "details":[{"type":"table", "Width":"32"}]}, {"from":2643, "to":2644, "details":[{"type":"table", "Width":"32"}]}, {"from":2644, "to":2645, "details":[{"type":"table", "Width":"32"}]}, {"from":2645, "to":2648, "details":[{"type":"table", "Width":"32"}]}, {"from":2645, "to":3126, "details":[{"type":"table", "Width":"32"}]}, {"from":2645, "to":2643, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2647, "to":2648, "details":[{"type":"table", "Width":"32"}]}, {"from":2648, "to":3057, "details":[{"type":"table", "Width":"32"}]}, {"from":2649, "to":2650, "details":[{"type":"table", "Width":"32"}]}, {"from":2650, "to":2659, "details":[{"type":"table", "Width":"32"}]}, {"from":2650, "to":2655, "details":[{"type":"table", "Width":"32"}]}, {"from":2651, "to":2652, "details":[{"type":"table", "Width":"32"}]}, {"from":2652, "to":2731, "details":[{"type":"table", "Width":"32"}]}, {"from":2652, "to":2655, "details":[{"type":"table", "Width":"32"}]}, {"from":2653, "to":2654, "details":[{"type":"table", "Width":"32"}]}, {"from":2654, "to":2655, "details":[{"type":"table", "Width":"32"}]}, {"from":2655, "to":2658, "details":[{"type":"table", "Width":"32"}]}, {"from":2655, "to":3291, "details":[{"type":"table", "Width":"32"}]}, {"from":2655, "to":2653, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2657, "to":2658, "details":[{"type":"table", "Width":"32"}]}, {"from":2658, "to":2913, "details":[{"type":"table", "Width":"32"}]}, {"from":2659, "to":2660, "details":[{"type":"table", "Width":"32"}]}, {"from":2660, "to":2669, "details":[{"type":"table", "Width":"32"}]}, {"from":2660, "to":2665, "details":[{"type":"table", "Width":"32"}]}, {"from":2661, "to":2662, "details":[{"type":"table", "Width":"32"}]}, {"from":2662, "to":2742, "details":[{"type":"table", "Width":"32"}]}, {"from":2662, "to":2665, "details":[{"type":"table", "Width":"32"}]}, {"from":2663, "to":2664, "details":[{"type":"table", "Width":"32"}]}, {"from":2664, "to":2665, "details":[{"type":"table", "Width":"32"}]}, {"from":2665, "to":2668, "details":[{"type":"table", "Width":"32"}]}, {"from":2665, "to":3267, "details":[{"type":"table", "Width":"32"}]}, {"from":2665, "to":2663, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2667, "to":2668, "details":[{"type":"table", "Width":"32"}]}, {"from":2668, "to":2934, "details":[{"type":"table", "Width":"32"}]}, {"from":2669, "to":2670, "details":[{"type":"table", "Width":"32"}]}, {"from":2670, "to":2679, "details":[{"type":"table", "Width":"32"}]}, {"from":2670, "to":2675, "details":[{"type":"table", "Width":"32"}]}, {"from":2671, "to":2672, "details":[{"type":"table", "Width":"32"}]}, {"from":2672, "to":2753, "details":[{"type":"table", "Width":"32"}]}, {"from":2672, "to":2675, "details":[{"type":"table", "Width":"32"}]}, {"from":2673, "to":2674, "details":[{"type":"table", "Width":"32"}]}, {"from":2674, "to":2675, "details":[{"type":"table", "Width":"32"}]}, {"from":2675, "to":2678, "details":[{"type":"table", "Width":"32"}]}, {"from":2675, "to":3243, "details":[{"type":"table", "Width":"32"}]}, {"from":2675, "to":2673, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2677, "to":2678, "details":[{"type":"table", "Width":"32"}]}, {"from":2678, "to":2955, "details":[{"type":"table", "Width":"32"}]}, {"from":2679, "to":2680, "details":[{"type":"table", "Width":"32"}]}, {"from":2680, "to":2689, "details":[{"type":"table", "Width":"32"}]}, {"from":2680, "to":2685, "details":[{"type":"table", "Width":"32"}]}, {"from":2681, "to":2682, "details":[{"type":"table", "Width":"32"}]}, {"from":2682, "to":2764, "details":[{"type":"table", "Width":"32"}]}, {"from":2682, "to":2685, "details":[{"type":"table", "Width":"32"}]}, {"from":2683, "to":2684, "details":[{"type":"table", "Width":"32"}]}, {"from":2684, "to":2685, "details":[{"type":"table", "Width":"32"}]}, {"from":2685, "to":2688, "details":[{"type":"table", "Width":"32"}]}, {"from":2685, "to":3219, "details":[{"type":"table", "Width":"32"}]}, {"from":2685, "to":2683, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2687, "to":2688, "details":[{"type":"table", "Width":"32"}]}, {"from":2688, "to":2976, "details":[{"type":"table", "Width":"32"}]}, {"from":2689, "to":2690, "details":[{"type":"table", "Width":"32"}]}, {"from":2690, "to":2699, "details":[{"type":"table", "Width":"32"}]}, {"from":2690, "to":2695, "details":[{"type":"table", "Width":"32"}]}, {"from":2691, "to":2692, "details":[{"type":"table", "Width":"32"}]}, {"from":2692, "to":2775, "details":[{"type":"table", "Width":"32"}]}, {"from":2692, "to":2695, "details":[{"type":"table", "Width":"32"}]}, {"from":2693, "to":2694, "details":[{"type":"table", "Width":"32"}]}, {"from":2694, "to":2695, "details":[{"type":"table", "Width":"32"}]}, {"from":2695, "to":2698, "details":[{"type":"table", "Width":"32"}]}, {"from":2695, "to":3195, "details":[{"type":"table", "Width":"32"}]}, {"from":2695, "to":2693, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2697, "to":2698, "details":[{"type":"table", "Width":"32"}]}, {"from":2698, "to":2997, "details":[{"type":"table", "Width":"32"}]}, {"from":2699, "to":2700, "details":[{"type":"table", "Width":"32"}]}, {"from":2700, "to":2709, "details":[{"type":"table", "Width":"32"}]}, {"from":2700, "to":2705, "details":[{"type":"table", "Width":"32"}]}, {"from":2701, "to":2702, "details":[{"type":"table", "Width":"32"}]}, {"from":2702, "to":2786, "details":[{"type":"table", "Width":"32"}]}, {"from":2702, "to":2705, "details":[{"type":"table", "Width":"32"}]}, {"from":2703, "to":2704, "details":[{"type":"table", "Width":"32"}]}, {"from":2704, "to":2705, "details":[{"type":"table", "Width":"32"}]}, {"from":2705, "to":2708, "details":[{"type":"table", "Width":"32"}]}, {"from":2705, "to":3171, "details":[{"type":"table", "Width":"32"}]}, {"from":2705, "to":2703, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2707, "to":2708, "details":[{"type":"table", "Width":"32"}]}, {"from":2708, "to":3018, "details":[{"type":"table", "Width":"32"}]}, {"from":2709, "to":2710, "details":[{"type":"table", "Width":"32"}]}, {"from":2710, "to":2719, "details":[{"type":"table", "Width":"32"}]}, {"from":2710, "to":2715, "details":[{"type":"table", "Width":"32"}]}, {"from":2711, "to":2712, "details":[{"type":"table", "Width":"32"}]}, {"from":2712, "to":2797, "details":[{"type":"table", "Width":"32"}]}, {"from":2712, "to":2715, "details":[{"type":"table", "Width":"32"}]}, {"from":2713, "to":2714, "details":[{"type":"table", "Width":"32"}]}, {"from":2714, "to":2715, "details":[{"type":"table", "Width":"32"}]}, {"from":2715, "to":2718, "details":[{"type":"table", "Width":"32"}]}, {"from":2715, "to":3147, "details":[{"type":"table", "Width":"32"}]}, {"from":2715, "to":2713, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2717, "to":2718, "details":[{"type":"table", "Width":"32"}]}, {"from":2718, "to":3039, "details":[{"type":"table", "Width":"32"}]}, {"from":2719, "to":2720, "details":[{"type":"table", "Width":"32"}]}, {"from":2720, "to":2725, "details":[{"type":"table", "Width":"32"}]}, {"from":2721, "to":2722, "details":[{"type":"table", "Width":"32"}]}, {"from":2722, "to":2808, "details":[{"type":"table", "Width":"32"}]}, {"from":2722, "to":2725, "details":[{"type":"table", "Width":"32"}]}, {"from":2723, "to":2724, "details":[{"type":"table", "Width":"32"}]}, {"from":2724, "to":2725, "details":[{"type":"table", "Width":"32"}]}, {"from":2725, "to":2728, "details":[{"type":"table", "Width":"32"}]}, {"from":2725, "to":3123, "details":[{"type":"table", "Width":"32"}]}, {"from":2725, "to":2723, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2727, "to":2728, "details":[{"type":"table", "Width":"32"}]}, {"from":2728, "to":3060, "details":[{"type":"table", "Width":"32"}]}, {"from":2729, "to":2730, "details":[{"type":"table", "Width":"32"}]}, {"from":2730, "to":2740, "details":[{"type":"table", "Width":"32"}]}, {"from":2730, "to":2735, "details":[{"type":"table", "Width":"32"}]}, {"from":2731, "to":2732, "details":[{"type":"table", "Width":"32"}]}, {"from":2732, "to":2735, "details":[{"type":"table", "Width":"32"}]}, {"from":2733, "to":2734, "details":[{"type":"table", "Width":"32"}]}, {"from":2734, "to":2735, "details":[{"type":"table", "Width":"32"}]}, {"from":2735, "to":2738, "details":[{"type":"table", "Width":"32"}]}, {"from":2735, "to":3288, "details":[{"type":"table", "Width":"32"}]}, {"from":2735, "to":2733, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2737, "to":2738, "details":[{"type":"table", "Width":"32"}]}, {"from":2738, "to":2737, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2738, "to":3480, "details":[{"type":"table", "Width":"32"}]}, {"from":2738, "to":2916, "details":[{"type":"table", "Width":"32"}]}, {"from":2740, "to":2741, "details":[{"type":"table", "Width":"32"}]}, {"from":2741, "to":2751, "details":[{"type":"table", "Width":"32"}]}, {"from":2741, "to":2746, "details":[{"type":"table", "Width":"32"}]}, {"from":2742, "to":2743, "details":[{"type":"table", "Width":"32"}]}, {"from":2743, "to":2746, "details":[{"type":"table", "Width":"32"}]}, {"from":2744, "to":2745, "details":[{"type":"table", "Width":"32"}]}, {"from":2745, "to":2746, "details":[{"type":"table", "Width":"32"}]}, {"from":2746, "to":2749, "details":[{"type":"table", "Width":"32"}]}, {"from":2746, "to":3264, "details":[{"type":"table", "Width":"32"}]}, {"from":2746, "to":2744, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2748, "to":2749, "details":[{"type":"table", "Width":"32"}]}, {"from":2749, "to":2748, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2749, "to":3456, "details":[{"type":"table", "Width":"32"}]}, {"from":2749, "to":2937, "details":[{"type":"table", "Width":"32"}]}, {"from":2751, "to":2752, "details":[{"type":"table", "Width":"32"}]}, {"from":2752, "to":2762, "details":[{"type":"table", "Width":"32"}]}, {"from":2752, "to":2757, "details":[{"type":"table", "Width":"32"}]}, {"from":2753, "to":2754, "details":[{"type":"table", "Width":"32"}]}, {"from":2754, "to":2757, "details":[{"type":"table", "Width":"32"}]}, {"from":2755, "to":2756, "details":[{"type":"table", "Width":"32"}]}, {"from":2756, "to":2757, "details":[{"type":"table", "Width":"32"}]}, {"from":2757, "to":2760, "details":[{"type":"table", "Width":"32"}]}, {"from":2757, "to":3240, "details":[{"type":"table", "Width":"32"}]}, {"from":2757, "to":2755, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2759, "to":2760, "details":[{"type":"table", "Width":"32"}]}, {"from":2760, "to":2759, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2760, "to":3432, "details":[{"type":"table", "Width":"32"}]}, {"from":2760, "to":2958, "details":[{"type":"table", "Width":"32"}]}, {"from":2762, "to":2763, "details":[{"type":"table", "Width":"32"}]}, {"from":2763, "to":2773, "details":[{"type":"table", "Width":"32"}]}, {"from":2763, "to":2768, "details":[{"type":"table", "Width":"32"}]}, {"from":2764, "to":2765, "details":[{"type":"table", "Width":"32"}]}, {"from":2765, "to":2768, "details":[{"type":"table", "Width":"32"}]}, {"from":2766, "to":2767, "details":[{"type":"table", "Width":"32"}]}, {"from":2767, "to":2768, "details":[{"type":"table", "Width":"32"}]}, {"from":2768, "to":2771, "details":[{"type":"table", "Width":"32"}]}, {"from":2768, "to":3216, "details":[{"type":"table", "Width":"32"}]}, {"from":2768, "to":2766, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2770, "to":2771, "details":[{"type":"table", "Width":"32"}]}, {"from":2771, "to":2770, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2771, "to":3408, "details":[{"type":"table", "Width":"32"}]}, {"from":2771, "to":2979, "details":[{"type":"table", "Width":"32"}]}, {"from":2773, "to":2774, "details":[{"type":"table", "Width":"32"}]}, {"from":2774, "to":2784, "details":[{"type":"table", "Width":"32"}]}, {"from":2774, "to":2779, "details":[{"type":"table", "Width":"32"}]}, {"from":2775, "to":2776, "details":[{"type":"table", "Width":"32"}]}, {"from":2776, "to":2779, "details":[{"type":"table", "Width":"32"}]}, {"from":2777, "to":2778, "details":[{"type":"table", "Width":"32"}]}, {"from":2778, "to":2779, "details":[{"type":"table", "Width":"32"}]}, {"from":2779, "to":2782, "details":[{"type":"table", "Width":"32"}]}, {"from":2779, "to":3192, "details":[{"type":"table", "Width":"32"}]}, {"from":2779, "to":2777, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2781, "to":2782, "details":[{"type":"table", "Width":"32"}]}, {"from":2782, "to":2781, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2782, "to":3384, "details":[{"type":"table", "Width":"32"}]}, {"from":2782, "to":3000, "details":[{"type":"table", "Width":"32"}]}, {"from":2784, "to":2785, "details":[{"type":"table", "Width":"32"}]}, {"from":2785, "to":2795, "details":[{"type":"table", "Width":"32"}]}, {"from":2785, "to":2790, "details":[{"type":"table", "Width":"32"}]}, {"from":2786, "to":2787, "details":[{"type":"table", "Width":"32"}]}, {"from":2787, "to":2790, "details":[{"type":"table", "Width":"32"}]}, {"from":2788, "to":2789, "details":[{"type":"table", "Width":"32"}]}, {"from":2789, "to":2790, "details":[{"type":"table", "Width":"32"}]}, {"from":2790, "to":2793, "details":[{"type":"table", "Width":"32"}]}, {"from":2790, "to":3168, "details":[{"type":"table", "Width":"32"}]}, {"from":2790, "to":2788, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2792, "to":2793, "details":[{"type":"table", "Width":"32"}]}, {"from":2793, "to":2792, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2793, "to":3360, "details":[{"type":"table", "Width":"32"}]}, {"from":2793, "to":3021, "details":[{"type":"table", "Width":"32"}]}, {"from":2795, "to":2796, "details":[{"type":"table", "Width":"32"}]}, {"from":2796, "to":2806, "details":[{"type":"table", "Width":"32"}]}, {"from":2796, "to":2801, "details":[{"type":"table", "Width":"32"}]}, {"from":2797, "to":2798, "details":[{"type":"table", "Width":"32"}]}, {"from":2798, "to":2801, "details":[{"type":"table", "Width":"32"}]}, {"from":2799, "to":2800, "details":[{"type":"table", "Width":"32"}]}, {"from":2800, "to":2801, "details":[{"type":"table", "Width":"32"}]}, {"from":2801, "to":2804, "details":[{"type":"table", "Width":"32"}]}, {"from":2801, "to":3144, "details":[{"type":"table", "Width":"32"}]}, {"from":2801, "to":2799, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2803, "to":2804, "details":[{"type":"table", "Width":"32"}]}, {"from":2804, "to":2803, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2804, "to":3336, "details":[{"type":"table", "Width":"32"}]}, {"from":2804, "to":3042, "details":[{"type":"table", "Width":"32"}]}, {"from":2806, "to":2807, "details":[{"type":"table", "Width":"32"}]}, {"from":2807, "to":2812, "details":[{"type":"table", "Width":"32"}]}, {"from":2808, "to":2809, "details":[{"type":"table", "Width":"32"}]}, {"from":2809, "to":2812, "details":[{"type":"table", "Width":"32"}]}, {"from":2810, "to":2811, "details":[{"type":"table", "Width":"32"}]}, {"from":2811, "to":2812, "details":[{"type":"table", "Width":"32"}]}, {"from":2812, "to":2815, "details":[{"type":"table", "Width":"32"}]}, {"from":2812, "to":3120, "details":[{"type":"table", "Width":"32"}]}, {"from":2812, "to":2810, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2814, "to":2815, "details":[{"type":"table", "Width":"32"}]}, {"from":2815, "to":2814, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2815, "to":3312, "details":[{"type":"table", "Width":"32"}]}, {"from":2815, "to":3063, "details":[{"type":"table", "Width":"32"}]}, {"from":2817, "to":2892, "details":[{"type":"table", "Width":"1"}]}, {"from":2818, "to":2819, "details":[{"type":"table", "Width":"32"}]}, {"from":2819, "to":2820, "details":[{"type":"table", "Width":"32"}]}, {"from":2820, "to":2821, "details":[{"type":"table", "Width":"32"}]}, {"from":2821, "to":2824, "details":[{"type":"table", "Width":"32"}]}, {"from":2822, "to":2823, "details":[{"type":"table", "Width":"32"}]}, {"from":2823, "to":2826, "details":[{"type":"table", "Width":"32"}]}, {"from":2824, "to":2825, "details":[{"type":"table", "Width":"32"}]}, {"from":2825, "to":2830, "details":[{"type":"table", "Width":"32"}]}, {"from":2826, "to":2827, "details":[{"type":"table", "Width":"32"}]}, {"from":2827, "to":2832, "details":[{"type":"table", "Width":"32"}]}, {"from":2828, "to":2829, "details":[{"type":"table", "Width":"32"}]}, {"from":2829, "to":2834, "details":[{"type":"table", "Width":"32"}]}, {"from":2830, "to":2831, "details":[{"type":"table", "Width":"32"}]}, {"from":2831, "to":2838, "details":[{"type":"table", "Width":"32"}]}, {"from":2832, "to":2833, "details":[{"type":"table", "Width":"32"}]}, {"from":2833, "to":2840, "details":[{"type":"table", "Width":"32"}]}, {"from":2834, "to":2835, "details":[{"type":"table", "Width":"32"}]}, {"from":2835, "to":2842, "details":[{"type":"table", "Width":"32"}]}, {"from":2836, "to":2837, "details":[{"type":"table", "Width":"32"}]}, {"from":2837, "to":2844, "details":[{"type":"table", "Width":"32"}]}, {"from":2838, "to":2839, "details":[{"type":"table", "Width":"32"}]}, {"from":2839, "to":2848, "details":[{"type":"table", "Width":"32"}]}, {"from":2840, "to":2841, "details":[{"type":"table", "Width":"32"}]}, {"from":2841, "to":2850, "details":[{"type":"table", "Width":"32"}]}, {"from":2842, "to":2843, "details":[{"type":"table", "Width":"32"}]}, {"from":2843, "to":2852, "details":[{"type":"table", "Width":"32"}]}, {"from":2844, "to":2845, "details":[{"type":"table", "Width":"32"}]}, {"from":2845, "to":2854, "details":[{"type":"table", "Width":"32"}]}, {"from":2846, "to":2847, "details":[{"type":"table", "Width":"32"}]}, {"from":2847, "to":2856, "details":[{"type":"table", "Width":"32"}]}, {"from":2848, "to":2849, "details":[{"type":"table", "Width":"32"}]}, {"from":2849, "to":2860, "details":[{"type":"table", "Width":"32"}]}, {"from":2850, "to":2851, "details":[{"type":"table", "Width":"32"}]}, {"from":2851, "to":2862, "details":[{"type":"table", "Width":"32"}]}, {"from":2852, "to":2853, "details":[{"type":"table", "Width":"32"}]}, {"from":2853, "to":2864, "details":[{"type":"table", "Width":"32"}]}, {"from":2854, "to":2855, "details":[{"type":"table", "Width":"32"}]}, {"from":2855, "to":2866, "details":[{"type":"table", "Width":"32"}]}, {"from":2856, "to":2857, "details":[{"type":"table", "Width":"32"}]}, {"from":2857, "to":2868, "details":[{"type":"table", "Width":"32"}]}, {"from":2858, "to":2859, "details":[{"type":"table", "Width":"32"}]}, {"from":2859, "to":2870, "details":[{"type":"table", "Width":"32"}]}, {"from":2860, "to":2861, "details":[{"type":"table", "Width":"32"}]}, {"from":2861, "to":2874, "details":[{"type":"table", "Width":"32"}]}, {"from":2862, "to":2863, "details":[{"type":"table", "Width":"32"}]}, {"from":2863, "to":2876, "details":[{"type":"table", "Width":"32"}]}, {"from":2864, "to":2865, "details":[{"type":"table", "Width":"32"}]}, {"from":2865, "to":2878, "details":[{"type":"table", "Width":"32"}]}, {"from":2866, "to":2867, "details":[{"type":"table", "Width":"32"}]}, {"from":2867, "to":2880, "details":[{"type":"table", "Width":"32"}]}, {"from":2868, "to":2869, "details":[{"type":"table", "Width":"32"}]}, {"from":2869, "to":2882, "details":[{"type":"table", "Width":"32"}]}, {"from":2870, "to":2871, "details":[{"type":"table", "Width":"32"}]}, {"from":2871, "to":2884, "details":[{"type":"table", "Width":"32"}]}, {"from":2872, "to":2873, "details":[{"type":"table", "Width":"32"}]}, {"from":2873, "to":2886, "details":[{"type":"table", "Width":"32"}]}, {"from":2874, "to":2875, "details":[{"type":"table", "Width":"32"}]}, {"from":2875, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2876, "to":2877, "details":[{"type":"table", "Width":"32"}]}, {"from":2877, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2878, "to":2879, "details":[{"type":"table", "Width":"32"}]}, {"from":2879, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2880, "to":2881, "details":[{"type":"table", "Width":"32"}]}, {"from":2881, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2882, "to":2883, "details":[{"type":"table", "Width":"32"}]}, {"from":2883, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2884, "to":2885, "details":[{"type":"table", "Width":"32"}]}, {"from":2885, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2886, "to":2887, "details":[{"type":"table", "Width":"32"}]}, {"from":2887, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2888, "to":2889, "details":[{"type":"table", "Width":"32"}]}, {"from":2889, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2890, "to":2895, "details":[{"type":"table", "Width":"32"}]}, {"from":2890, "to":3066, "details":[{"type":"table", "Width":"32"}]}, {"from":2890, "to":2892, "details":[{"type":"table", "Width":"32"}]}, {"from":2891, "to":2892, "details":[{"type":"table", "Width":"32"}]}, {"from":2892, "to":2891, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_base\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}]}, {"from":2892, "to":3504, "details":[{"type":"table", "Width":"32"}]}, {"from":2892, "to":2894, "details":[{"type":"table", "Width":"32"}]}, {"from":2894, "to":2895, "details":[{"type":"table", "Width":"32"}]}, {"from":2895, "to":2896, "details":[{"type":"table", "Width":"1"}]}, {"from":2896, "to":2897, "details":[{"type":"table", "Width":"1"}]}, {"from":2897, "to":2114, "details":[{"type":"table", "Width":"1"}]}, {"from":2898, "to":2899, "details":[{"type":"table", "Width":"32"}]}, {"from":2899, "to":2177, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":2899, "to":3501, "details":[{"type":"table", "Width":"32"}]}, {"from":2901, "to":2902, "details":[{"type":"table", "Width":"32"}]}, {"from":2902, "to":2257, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":2902, "to":3498, "details":[{"type":"table", "Width":"32"}]}, {"from":2904, "to":2905, "details":[{"type":"table", "Width":"32"}]}, {"from":2905, "to":2337, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2905, "to":3495, "details":[{"type":"table", "Width":"32"}]}, {"from":2907, "to":2908, "details":[{"type":"table", "Width":"32"}]}, {"from":2908, "to":2417, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2908, "to":3492, "details":[{"type":"table", "Width":"32"}]}, {"from":2910, "to":2911, "details":[{"type":"table", "Width":"32"}]}, {"from":2911, "to":2497, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2911, "to":3489, "details":[{"type":"table", "Width":"32"}]}, {"from":2913, "to":2914, "details":[{"type":"table", "Width":"32"}]}, {"from":2914, "to":2577, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2914, "to":3486, "details":[{"type":"table", "Width":"32"}]}, {"from":2916, "to":2917, "details":[{"type":"table", "Width":"32"}]}, {"from":2917, "to":2657, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":2917, "to":3483, "details":[{"type":"table", "Width":"32"}]}, {"from":2919, "to":2920, "details":[{"type":"table", "Width":"32"}]}, {"from":2920, "to":2187, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":2920, "to":3477, "details":[{"type":"table", "Width":"32"}]}, {"from":2922, "to":2923, "details":[{"type":"table", "Width":"32"}]}, {"from":2923, "to":2267, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":2923, "to":3474, "details":[{"type":"table", "Width":"32"}]}, {"from":2925, "to":2926, "details":[{"type":"table", "Width":"32"}]}, {"from":2926, "to":2347, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2926, "to":3471, "details":[{"type":"table", "Width":"32"}]}, {"from":2928, "to":2929, "details":[{"type":"table", "Width":"32"}]}, {"from":2929, "to":2427, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2929, "to":3468, "details":[{"type":"table", "Width":"32"}]}, {"from":2931, "to":2932, "details":[{"type":"table", "Width":"32"}]}, {"from":2932, "to":2507, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2932, "to":3465, "details":[{"type":"table", "Width":"32"}]}, {"from":2934, "to":2935, "details":[{"type":"table", "Width":"32"}]}, {"from":2935, "to":2587, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2935, "to":3462, "details":[{"type":"table", "Width":"32"}]}, {"from":2937, "to":2938, "details":[{"type":"table", "Width":"32"}]}, {"from":2938, "to":2667, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":2938, "to":3459, "details":[{"type":"table", "Width":"32"}]}, {"from":2940, "to":2941, "details":[{"type":"table", "Width":"32"}]}, {"from":2941, "to":2197, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":2941, "to":3453, "details":[{"type":"table", "Width":"32"}]}, {"from":2943, "to":2944, "details":[{"type":"table", "Width":"32"}]}, {"from":2944, "to":2277, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":2944, "to":3450, "details":[{"type":"table", "Width":"32"}]}, {"from":2946, "to":2947, "details":[{"type":"table", "Width":"32"}]}, {"from":2947, "to":2357, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2947, "to":3447, "details":[{"type":"table", "Width":"32"}]}, {"from":2949, "to":2950, "details":[{"type":"table", "Width":"32"}]}, {"from":2950, "to":2437, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2950, "to":3444, "details":[{"type":"table", "Width":"32"}]}, {"from":2952, "to":2953, "details":[{"type":"table", "Width":"32"}]}, {"from":2953, "to":2517, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2953, "to":3441, "details":[{"type":"table", "Width":"32"}]}, {"from":2955, "to":2956, "details":[{"type":"table", "Width":"32"}]}, {"from":2956, "to":2597, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2956, "to":3438, "details":[{"type":"table", "Width":"32"}]}, {"from":2958, "to":2959, "details":[{"type":"table", "Width":"32"}]}, {"from":2959, "to":2677, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":2959, "to":3435, "details":[{"type":"table", "Width":"32"}]}, {"from":2961, "to":2962, "details":[{"type":"table", "Width":"32"}]}, {"from":2962, "to":2207, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2962, "to":3429, "details":[{"type":"table", "Width":"32"}]}, {"from":2964, "to":2965, "details":[{"type":"table", "Width":"32"}]}, {"from":2965, "to":2287, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2965, "to":3426, "details":[{"type":"table", "Width":"32"}]}, {"from":2967, "to":2968, "details":[{"type":"table", "Width":"32"}]}, {"from":2968, "to":2367, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":2968, "to":3423, "details":[{"type":"table", "Width":"32"}]}, {"from":2970, "to":2971, "details":[{"type":"table", "Width":"32"}]}, {"from":2971, "to":2447, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2971, "to":3420, "details":[{"type":"table", "Width":"32"}]}, {"from":2973, "to":2974, "details":[{"type":"table", "Width":"32"}]}, {"from":2974, "to":2527, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2974, "to":3417, "details":[{"type":"table", "Width":"32"}]}, {"from":2976, "to":2977, "details":[{"type":"table", "Width":"32"}]}, {"from":2977, "to":2607, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2977, "to":3414, "details":[{"type":"table", "Width":"32"}]}, {"from":2979, "to":2980, "details":[{"type":"table", "Width":"32"}]}, {"from":2980, "to":2687, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":2980, "to":3411, "details":[{"type":"table", "Width":"32"}]}, {"from":2982, "to":2983, "details":[{"type":"table", "Width":"32"}]}, {"from":2983, "to":2217, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2983, "to":3405, "details":[{"type":"table", "Width":"32"}]}, {"from":2985, "to":2986, "details":[{"type":"table", "Width":"32"}]}, {"from":2986, "to":2297, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2986, "to":3402, "details":[{"type":"table", "Width":"32"}]}, {"from":2988, "to":2989, "details":[{"type":"table", "Width":"32"}]}, {"from":2989, "to":2377, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2989, "to":3399, "details":[{"type":"table", "Width":"32"}]}, {"from":2991, "to":2992, "details":[{"type":"table", "Width":"32"}]}, {"from":2992, "to":2457, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2992, "to":3396, "details":[{"type":"table", "Width":"32"}]}, {"from":2994, "to":2995, "details":[{"type":"table", "Width":"32"}]}, {"from":2995, "to":2537, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2995, "to":3393, "details":[{"type":"table", "Width":"32"}]}, {"from":2997, "to":2998, "details":[{"type":"table", "Width":"32"}]}, {"from":2998, "to":2617, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2998, "to":3390, "details":[{"type":"table", "Width":"32"}]}, {"from":3000, "to":3001, "details":[{"type":"table", "Width":"32"}]}, {"from":3001, "to":2697, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":3001, "to":3387, "details":[{"type":"table", "Width":"32"}]}, {"from":3003, "to":3004, "details":[{"type":"table", "Width":"32"}]}, {"from":3004, "to":2227, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3004, "to":3381, "details":[{"type":"table", "Width":"32"}]}, {"from":3006, "to":3007, "details":[{"type":"table", "Width":"32"}]}, {"from":3007, "to":2307, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3007, "to":3378, "details":[{"type":"table", "Width":"32"}]}, {"from":3009, "to":3010, "details":[{"type":"table", "Width":"32"}]}, {"from":3010, "to":2387, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3010, "to":3375, "details":[{"type":"table", "Width":"32"}]}, {"from":3012, "to":3013, "details":[{"type":"table", "Width":"32"}]}, {"from":3013, "to":2467, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3013, "to":3372, "details":[{"type":"table", "Width":"32"}]}, {"from":3015, "to":3016, "details":[{"type":"table", "Width":"32"}]}, {"from":3016, "to":2547, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3016, "to":3369, "details":[{"type":"table", "Width":"32"}]}, {"from":3018, "to":3019, "details":[{"type":"table", "Width":"32"}]}, {"from":3019, "to":2627, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3019, "to":3366, "details":[{"type":"table", "Width":"32"}]}, {"from":3021, "to":3022, "details":[{"type":"table", "Width":"32"}]}, {"from":3022, "to":2707, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":3022, "to":3363, "details":[{"type":"table", "Width":"32"}]}, {"from":3024, "to":3025, "details":[{"type":"table", "Width":"32"}]}, {"from":3025, "to":2237, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3025, "to":3357, "details":[{"type":"table", "Width":"32"}]}, {"from":3027, "to":3028, "details":[{"type":"table", "Width":"32"}]}, {"from":3028, "to":2317, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3028, "to":3354, "details":[{"type":"table", "Width":"32"}]}, {"from":3030, "to":3031, "details":[{"type":"table", "Width":"32"}]}, {"from":3031, "to":2397, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3031, "to":3351, "details":[{"type":"table", "Width":"32"}]}, {"from":3033, "to":3034, "details":[{"type":"table", "Width":"32"}]}, {"from":3034, "to":2477, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3034, "to":3348, "details":[{"type":"table", "Width":"32"}]}, {"from":3036, "to":3037, "details":[{"type":"table", "Width":"32"}]}, {"from":3037, "to":2557, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3037, "to":3345, "details":[{"type":"table", "Width":"32"}]}, {"from":3039, "to":3040, "details":[{"type":"table", "Width":"32"}]}, {"from":3040, "to":2637, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3040, "to":3342, "details":[{"type":"table", "Width":"32"}]}, {"from":3042, "to":3043, "details":[{"type":"table", "Width":"32"}]}, {"from":3043, "to":2717, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":3043, "to":3339, "details":[{"type":"table", "Width":"32"}]}, {"from":3045, "to":3046, "details":[{"type":"table", "Width":"32"}]}, {"from":3046, "to":2247, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":3046, "to":3333, "details":[{"type":"table", "Width":"32"}]}, {"from":3048, "to":3049, "details":[{"type":"table", "Width":"32"}]}, {"from":3049, "to":2327, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":3049, "to":3330, "details":[{"type":"table", "Width":"32"}]}, {"from":3051, "to":3052, "details":[{"type":"table", "Width":"32"}]}, {"from":3052, "to":2407, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":3052, "to":3327, "details":[{"type":"table", "Width":"32"}]}, {"from":3054, "to":3055, "details":[{"type":"table", "Width":"32"}]}, {"from":3055, "to":2487, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":3055, "to":3324, "details":[{"type":"table", "Width":"32"}]}, {"from":3057, "to":3058, "details":[{"type":"table", "Width":"32"}]}, {"from":3058, "to":2567, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":3058, "to":3321, "details":[{"type":"table", "Width":"32"}]}, {"from":3060, "to":3061, "details":[{"type":"table", "Width":"32"}]}, {"from":3061, "to":2647, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":3061, "to":3318, "details":[{"type":"table", "Width":"32"}]}, {"from":3063, "to":3064, "details":[{"type":"table", "Width":"32"}]}, {"from":3064, "to":2727, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":3064, "to":3315, "details":[{"type":"table", "Width":"32"}]}, {"from":3066, "to":2890, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_iter\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}]}, {"from":3068, "to":2164, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'k\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}]}, {"from":3070, "to":3070, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3070, "to":3072, "details":[{"type":"table", "Width":"32"}]}, {"from":3072, "to":3946, "details":[{"type":"table", "Width":"32"}]}, {"from":3072, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3073, "to":3073, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3073, "to":3075, "details":[{"type":"table", "Width":"32"}]}, {"from":3075, "to":3943, "details":[{"type":"table", "Width":"32"}]}, {"from":3075, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3076, "to":3076, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3076, "to":3078, "details":[{"type":"table", "Width":"32"}]}, {"from":3078, "to":3940, "details":[{"type":"table", "Width":"32"}]}, {"from":3078, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3079, "to":3079, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3079, "to":3081, "details":[{"type":"table", "Width":"32"}]}, {"from":3081, "to":3937, "details":[{"type":"table", "Width":"32"}]}, {"from":3081, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3082, "to":3082, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3082, "to":3084, "details":[{"type":"table", "Width":"32"}]}, {"from":3084, "to":3934, "details":[{"type":"table", "Width":"32"}]}, {"from":3084, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3085, "to":3085, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3085, "to":3087, "details":[{"type":"table", "Width":"32"}]}, {"from":3087, "to":3931, "details":[{"type":"table", "Width":"32"}]}, {"from":3087, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3088, "to":3088, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3088, "to":3090, "details":[{"type":"table", "Width":"32"}]}, {"from":3090, "to":3928, "details":[{"type":"table", "Width":"32"}]}, {"from":3090, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3091, "to":3091, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3091, "to":3093, "details":[{"type":"table", "Width":"32"}]}, {"from":3093, "to":3925, "details":[{"type":"table", "Width":"32"}]}, {"from":3093, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3094, "to":3094, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3094, "to":3096, "details":[{"type":"table", "Width":"32"}]}, {"from":3096, "to":3922, "details":[{"type":"table", "Width":"32"}]}, {"from":3096, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3097, "to":3097, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3097, "to":3099, "details":[{"type":"table", "Width":"32"}]}, {"from":3099, "to":3919, "details":[{"type":"table", "Width":"32"}]}, {"from":3099, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3100, "to":3100, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3100, "to":3102, "details":[{"type":"table", "Width":"32"}]}, {"from":3102, "to":3916, "details":[{"type":"table", "Width":"32"}]}, {"from":3102, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3103, "to":3103, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3103, "to":3105, "details":[{"type":"table", "Width":"32"}]}, {"from":3105, "to":3913, "details":[{"type":"table", "Width":"32"}]}, {"from":3105, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3106, "to":3106, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3106, "to":3108, "details":[{"type":"table", "Width":"32"}]}, {"from":3108, "to":3910, "details":[{"type":"table", "Width":"32"}]}, {"from":3108, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3109, "to":3109, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3109, "to":3111, "details":[{"type":"table", "Width":"32"}]}, {"from":3111, "to":3907, "details":[{"type":"table", "Width":"32"}]}, {"from":3111, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3112, "to":3112, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3112, "to":3114, "details":[{"type":"table", "Width":"32"}]}, {"from":3114, "to":3904, "details":[{"type":"table", "Width":"32"}]}, {"from":3114, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3115, "to":3115, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3115, "to":3117, "details":[{"type":"table", "Width":"32"}]}, {"from":3117, "to":3901, "details":[{"type":"table", "Width":"32"}]}, {"from":3117, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3118, "to":3118, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3118, "to":3120, "details":[{"type":"table", "Width":"32"}]}, {"from":3120, "to":3898, "details":[{"type":"table", "Width":"32"}]}, {"from":3120, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3121, "to":3121, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3121, "to":3123, "details":[{"type":"table", "Width":"32"}]}, {"from":3123, "to":3895, "details":[{"type":"table", "Width":"32"}]}, {"from":3123, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3124, "to":3124, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3124, "to":3126, "details":[{"type":"table", "Width":"32"}]}, {"from":3126, "to":3892, "details":[{"type":"table", "Width":"32"}]}, {"from":3126, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3127, "to":3127, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3127, "to":3129, "details":[{"type":"table", "Width":"32"}]}, {"from":3129, "to":3889, "details":[{"type":"table", "Width":"32"}]}, {"from":3129, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3130, "to":3130, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3130, "to":3132, "details":[{"type":"table", "Width":"32"}]}, {"from":3132, "to":3886, "details":[{"type":"table", "Width":"32"}]}, {"from":3132, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3133, "to":3133, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3133, "to":3135, "details":[{"type":"table", "Width":"32"}]}, {"from":3135, "to":3883, "details":[{"type":"table", "Width":"32"}]}, {"from":3135, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3136, "to":3136, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3136, "to":3138, "details":[{"type":"table", "Width":"32"}]}, {"from":3138, "to":3880, "details":[{"type":"table", "Width":"32"}]}, {"from":3138, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3139, "to":3139, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3139, "to":3141, "details":[{"type":"table", "Width":"32"}]}, {"from":3141, "to":3877, "details":[{"type":"table", "Width":"32"}]}, {"from":3141, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3142, "to":3142, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3142, "to":3144, "details":[{"type":"table", "Width":"32"}]}, {"from":3144, "to":3874, "details":[{"type":"table", "Width":"32"}]}, {"from":3144, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3145, "to":3145, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3145, "to":3147, "details":[{"type":"table", "Width":"32"}]}, {"from":3147, "to":3871, "details":[{"type":"table", "Width":"32"}]}, {"from":3147, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3148, "to":3148, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3148, "to":3150, "details":[{"type":"table", "Width":"32"}]}, {"from":3150, "to":3868, "details":[{"type":"table", "Width":"32"}]}, {"from":3150, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3151, "to":3151, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3151, "to":3153, "details":[{"type":"table", "Width":"32"}]}, {"from":3153, "to":3865, "details":[{"type":"table", "Width":"32"}]}, {"from":3153, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3154, "to":3154, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3154, "to":3156, "details":[{"type":"table", "Width":"32"}]}, {"from":3156, "to":3862, "details":[{"type":"table", "Width":"32"}]}, {"from":3156, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3157, "to":3157, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3157, "to":3159, "details":[{"type":"table", "Width":"32"}]}, {"from":3159, "to":3859, "details":[{"type":"table", "Width":"32"}]}, {"from":3159, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3160, "to":3160, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3160, "to":3162, "details":[{"type":"table", "Width":"32"}]}, {"from":3162, "to":3856, "details":[{"type":"table", "Width":"32"}]}, {"from":3162, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3163, "to":3163, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3163, "to":3165, "details":[{"type":"table", "Width":"32"}]}, {"from":3165, "to":3853, "details":[{"type":"table", "Width":"32"}]}, {"from":3165, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3166, "to":3166, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3166, "to":3168, "details":[{"type":"table", "Width":"32"}]}, {"from":3168, "to":3850, "details":[{"type":"table", "Width":"32"}]}, {"from":3168, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3169, "to":3169, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3169, "to":3171, "details":[{"type":"table", "Width":"32"}]}, {"from":3171, "to":3847, "details":[{"type":"table", "Width":"32"}]}, {"from":3171, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3172, "to":3172, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3172, "to":3174, "details":[{"type":"table", "Width":"32"}]}, {"from":3174, "to":3844, "details":[{"type":"table", "Width":"32"}]}, {"from":3174, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3175, "to":3175, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3175, "to":3177, "details":[{"type":"table", "Width":"32"}]}, {"from":3177, "to":3841, "details":[{"type":"table", "Width":"32"}]}, {"from":3177, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3178, "to":3178, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3178, "to":3180, "details":[{"type":"table", "Width":"32"}]}, {"from":3180, "to":3838, "details":[{"type":"table", "Width":"32"}]}, {"from":3180, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3181, "to":3181, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3181, "to":3183, "details":[{"type":"table", "Width":"32"}]}, {"from":3183, "to":3835, "details":[{"type":"table", "Width":"32"}]}, {"from":3183, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3184, "to":3184, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3184, "to":3186, "details":[{"type":"table", "Width":"32"}]}, {"from":3186, "to":3832, "details":[{"type":"table", "Width":"32"}]}, {"from":3186, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3187, "to":3187, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3187, "to":3189, "details":[{"type":"table", "Width":"32"}]}, {"from":3189, "to":3829, "details":[{"type":"table", "Width":"32"}]}, {"from":3189, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3190, "to":3190, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3190, "to":3192, "details":[{"type":"table", "Width":"32"}]}, {"from":3192, "to":3826, "details":[{"type":"table", "Width":"32"}]}, {"from":3192, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3193, "to":3193, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3193, "to":3195, "details":[{"type":"table", "Width":"32"}]}, {"from":3195, "to":3823, "details":[{"type":"table", "Width":"32"}]}, {"from":3195, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3196, "to":3196, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3196, "to":3198, "details":[{"type":"table", "Width":"32"}]}, {"from":3198, "to":3820, "details":[{"type":"table", "Width":"32"}]}, {"from":3198, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3199, "to":3199, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3199, "to":3201, "details":[{"type":"table", "Width":"32"}]}, {"from":3201, "to":3817, "details":[{"type":"table", "Width":"32"}]}, {"from":3201, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3202, "to":3202, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3202, "to":3204, "details":[{"type":"table", "Width":"32"}]}, {"from":3204, "to":3814, "details":[{"type":"table", "Width":"32"}]}, {"from":3204, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3205, "to":3205, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3205, "to":3207, "details":[{"type":"table", "Width":"32"}]}, {"from":3207, "to":3811, "details":[{"type":"table", "Width":"32"}]}, {"from":3207, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3208, "to":3208, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3208, "to":3210, "details":[{"type":"table", "Width":"32"}]}, {"from":3210, "to":3808, "details":[{"type":"table", "Width":"32"}]}, {"from":3210, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3211, "to":3211, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3211, "to":3213, "details":[{"type":"table", "Width":"32"}]}, {"from":3213, "to":3805, "details":[{"type":"table", "Width":"32"}]}, {"from":3213, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3214, "to":3214, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3214, "to":3216, "details":[{"type":"table", "Width":"32"}]}, {"from":3216, "to":3802, "details":[{"type":"table", "Width":"32"}]}, {"from":3216, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3217, "to":3217, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3217, "to":3219, "details":[{"type":"table", "Width":"32"}]}, {"from":3219, "to":3799, "details":[{"type":"table", "Width":"32"}]}, {"from":3219, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3220, "to":3220, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3220, "to":3222, "details":[{"type":"table", "Width":"32"}]}, {"from":3222, "to":3796, "details":[{"type":"table", "Width":"32"}]}, {"from":3222, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3223, "to":3223, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3223, "to":3225, "details":[{"type":"table", "Width":"32"}]}, {"from":3225, "to":3793, "details":[{"type":"table", "Width":"32"}]}, {"from":3225, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3226, "to":3226, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":3226, "to":3228, "details":[{"type":"table", "Width":"32"}]}, {"from":3228, "to":3790, "details":[{"type":"table", "Width":"32"}]}, {"from":3228, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3229, "to":3229, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":3229, "to":3231, "details":[{"type":"table", "Width":"32"}]}, {"from":3231, "to":3787, "details":[{"type":"table", "Width":"32"}]}, {"from":3231, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3232, "to":3232, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":3232, "to":3234, "details":[{"type":"table", "Width":"32"}]}, {"from":3234, "to":3784, "details":[{"type":"table", "Width":"32"}]}, {"from":3234, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3235, "to":3235, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":3235, "to":3237, "details":[{"type":"table", "Width":"32"}]}, {"from":3237, "to":3781, "details":[{"type":"table", "Width":"32"}]}, {"from":3237, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3238, "to":3238, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3238, "to":3240, "details":[{"type":"table", "Width":"32"}]}, {"from":3240, "to":3778, "details":[{"type":"table", "Width":"32"}]}, {"from":3240, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3241, "to":3241, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3241, "to":3243, "details":[{"type":"table", "Width":"32"}]}, {"from":3243, "to":3775, "details":[{"type":"table", "Width":"32"}]}, {"from":3243, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3244, "to":3244, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3244, "to":3246, "details":[{"type":"table", "Width":"32"}]}, {"from":3246, "to":3772, "details":[{"type":"table", "Width":"32"}]}, {"from":3246, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3247, "to":3247, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3247, "to":3249, "details":[{"type":"table", "Width":"32"}]}, {"from":3249, "to":3769, "details":[{"type":"table", "Width":"32"}]}, {"from":3249, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3250, "to":3250, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":3250, "to":3252, "details":[{"type":"table", "Width":"32"}]}, {"from":3252, "to":3766, "details":[{"type":"table", "Width":"32"}]}, {"from":3252, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3253, "to":3253, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":3253, "to":3255, "details":[{"type":"table", "Width":"32"}]}, {"from":3255, "to":3763, "details":[{"type":"table", "Width":"32"}]}, {"from":3255, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3256, "to":3256, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":3256, "to":3258, "details":[{"type":"table", "Width":"32"}]}, {"from":3258, "to":3760, "details":[{"type":"table", "Width":"32"}]}, {"from":3258, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3259, "to":3259, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":3259, "to":3261, "details":[{"type":"table", "Width":"32"}]}, {"from":3261, "to":3757, "details":[{"type":"table", "Width":"32"}]}, {"from":3261, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3262, "to":3262, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3262, "to":3264, "details":[{"type":"table", "Width":"32"}]}, {"from":3264, "to":3754, "details":[{"type":"table", "Width":"32"}]}, {"from":3264, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3265, "to":3265, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3265, "to":3267, "details":[{"type":"table", "Width":"32"}]}, {"from":3267, "to":3751, "details":[{"type":"table", "Width":"32"}]}, {"from":3267, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3268, "to":3268, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3268, "to":3270, "details":[{"type":"table", "Width":"32"}]}, {"from":3270, "to":3748, "details":[{"type":"table", "Width":"32"}]}, {"from":3270, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3271, "to":3271, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3271, "to":3273, "details":[{"type":"table", "Width":"32"}]}, {"from":3273, "to":3745, "details":[{"type":"table", "Width":"32"}]}, {"from":3273, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3274, "to":3274, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":3274, "to":3276, "details":[{"type":"table", "Width":"32"}]}, {"from":3276, "to":3742, "details":[{"type":"table", "Width":"32"}]}, {"from":3276, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3277, "to":3277, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":3277, "to":3279, "details":[{"type":"table", "Width":"32"}]}, {"from":3279, "to":3739, "details":[{"type":"table", "Width":"32"}]}, {"from":3279, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3280, "to":3280, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":3280, "to":3282, "details":[{"type":"table", "Width":"32"}]}, {"from":3282, "to":3736, "details":[{"type":"table", "Width":"32"}]}, {"from":3282, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3283, "to":3283, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":3283, "to":3285, "details":[{"type":"table", "Width":"32"}]}, {"from":3285, "to":3733, "details":[{"type":"table", "Width":"32"}]}, {"from":3285, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3286, "to":3286, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3286, "to":3288, "details":[{"type":"table", "Width":"32"}]}, {"from":3288, "to":3730, "details":[{"type":"table", "Width":"32"}]}, {"from":3288, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3289, "to":3289, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3289, "to":3291, "details":[{"type":"table", "Width":"32"}]}, {"from":3291, "to":3727, "details":[{"type":"table", "Width":"32"}]}, {"from":3291, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3292, "to":3292, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3292, "to":3294, "details":[{"type":"table", "Width":"32"}]}, {"from":3294, "to":3724, "details":[{"type":"table", "Width":"32"}]}, {"from":3294, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3295, "to":3295, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3295, "to":3297, "details":[{"type":"table", "Width":"32"}]}, {"from":3297, "to":3721, "details":[{"type":"table", "Width":"32"}]}, {"from":3297, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3298, "to":3298, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":3298, "to":3300, "details":[{"type":"table", "Width":"32"}]}, {"from":3300, "to":3718, "details":[{"type":"table", "Width":"32"}]}, {"from":3300, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3301, "to":3301, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":3301, "to":3303, "details":[{"type":"table", "Width":"32"}]}, {"from":3303, "to":3715, "details":[{"type":"table", "Width":"32"}]}, {"from":3303, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3304, "to":3304, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":3304, "to":3306, "details":[{"type":"table", "Width":"32"}]}, {"from":3306, "to":3712, "details":[{"type":"table", "Width":"32"}]}, {"from":3306, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3307, "to":3307, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":3307, "to":3309, "details":[{"type":"table", "Width":"32"}]}, {"from":3309, "to":3709, "details":[{"type":"table", "Width":"32"}]}, {"from":3309, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3310, "to":3310, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3310, "to":3312, "details":[{"type":"table", "Width":"32"}]}, {"from":3312, "to":3706, "details":[{"type":"table", "Width":"32"}]}, {"from":3312, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3313, "to":3313, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3313, "to":3315, "details":[{"type":"table", "Width":"32"}]}, {"from":3315, "to":3703, "details":[{"type":"table", "Width":"32"}]}, {"from":3315, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3316, "to":3316, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3316, "to":3318, "details":[{"type":"table", "Width":"32"}]}, {"from":3318, "to":3700, "details":[{"type":"table", "Width":"32"}]}, {"from":3318, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3319, "to":3319, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3319, "to":3321, "details":[{"type":"table", "Width":"32"}]}, {"from":3321, "to":3697, "details":[{"type":"table", "Width":"32"}]}, {"from":3321, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3322, "to":3322, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3322, "to":3324, "details":[{"type":"table", "Width":"32"}]}, {"from":3324, "to":3694, "details":[{"type":"table", "Width":"32"}]}, {"from":3324, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3325, "to":3325, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3325, "to":3327, "details":[{"type":"table", "Width":"32"}]}, {"from":3327, "to":3691, "details":[{"type":"table", "Width":"32"}]}, {"from":3327, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3328, "to":3328, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3328, "to":3330, "details":[{"type":"table", "Width":"32"}]}, {"from":3330, "to":3688, "details":[{"type":"table", "Width":"32"}]}, {"from":3330, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3331, "to":3331, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3331, "to":3333, "details":[{"type":"table", "Width":"32"}]}, {"from":3333, "to":3685, "details":[{"type":"table", "Width":"32"}]}, {"from":3333, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3334, "to":3334, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3334, "to":3336, "details":[{"type":"table", "Width":"32"}]}, {"from":3336, "to":3682, "details":[{"type":"table", "Width":"32"}]}, {"from":3336, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3337, "to":3337, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3337, "to":3339, "details":[{"type":"table", "Width":"32"}]}, {"from":3339, "to":3679, "details":[{"type":"table", "Width":"32"}]}, {"from":3339, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3340, "to":3340, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3340, "to":3342, "details":[{"type":"table", "Width":"32"}]}, {"from":3342, "to":3676, "details":[{"type":"table", "Width":"32"}]}, {"from":3342, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3343, "to":3343, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3343, "to":3345, "details":[{"type":"table", "Width":"32"}]}, {"from":3345, "to":3673, "details":[{"type":"table", "Width":"32"}]}, {"from":3345, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3346, "to":3346, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3346, "to":3348, "details":[{"type":"table", "Width":"32"}]}, {"from":3348, "to":3670, "details":[{"type":"table", "Width":"32"}]}, {"from":3348, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3349, "to":3349, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3349, "to":3351, "details":[{"type":"table", "Width":"32"}]}, {"from":3351, "to":3667, "details":[{"type":"table", "Width":"32"}]}, {"from":3351, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3352, "to":3352, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3352, "to":3354, "details":[{"type":"table", "Width":"32"}]}, {"from":3354, "to":3664, "details":[{"type":"table", "Width":"32"}]}, {"from":3354, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3355, "to":3355, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3355, "to":3357, "details":[{"type":"table", "Width":"32"}]}, {"from":3357, "to":3661, "details":[{"type":"table", "Width":"32"}]}, {"from":3357, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3358, "to":3358, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3358, "to":3360, "details":[{"type":"table", "Width":"32"}]}, {"from":3360, "to":3658, "details":[{"type":"table", "Width":"32"}]}, {"from":3360, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3361, "to":3361, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3361, "to":3363, "details":[{"type":"table", "Width":"32"}]}, {"from":3363, "to":3655, "details":[{"type":"table", "Width":"32"}]}, {"from":3363, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3364, "to":3364, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3364, "to":3366, "details":[{"type":"table", "Width":"32"}]}, {"from":3366, "to":3652, "details":[{"type":"table", "Width":"32"}]}, {"from":3366, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3367, "to":3367, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3367, "to":3369, "details":[{"type":"table", "Width":"32"}]}, {"from":3369, "to":3649, "details":[{"type":"table", "Width":"32"}]}, {"from":3369, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3370, "to":3370, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3370, "to":3372, "details":[{"type":"table", "Width":"32"}]}, {"from":3372, "to":3646, "details":[{"type":"table", "Width":"32"}]}, {"from":3372, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3373, "to":3373, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3373, "to":3375, "details":[{"type":"table", "Width":"32"}]}, {"from":3375, "to":3643, "details":[{"type":"table", "Width":"32"}]}, {"from":3375, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3376, "to":3376, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3376, "to":3378, "details":[{"type":"table", "Width":"32"}]}, {"from":3378, "to":3640, "details":[{"type":"table", "Width":"32"}]}, {"from":3378, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3379, "to":3379, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3379, "to":3381, "details":[{"type":"table", "Width":"32"}]}, {"from":3381, "to":3637, "details":[{"type":"table", "Width":"32"}]}, {"from":3381, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3382, "to":3382, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3382, "to":3384, "details":[{"type":"table", "Width":"32"}]}, {"from":3384, "to":3634, "details":[{"type":"table", "Width":"32"}]}, {"from":3384, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3385, "to":3385, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3385, "to":3387, "details":[{"type":"table", "Width":"32"}]}, {"from":3387, "to":3631, "details":[{"type":"table", "Width":"32"}]}, {"from":3387, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3388, "to":3388, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3388, "to":3390, "details":[{"type":"table", "Width":"32"}]}, {"from":3390, "to":3628, "details":[{"type":"table", "Width":"32"}]}, {"from":3390, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3391, "to":3391, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3391, "to":3393, "details":[{"type":"table", "Width":"32"}]}, {"from":3393, "to":3625, "details":[{"type":"table", "Width":"32"}]}, {"from":3393, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3394, "to":3394, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3394, "to":3396, "details":[{"type":"table", "Width":"32"}]}, {"from":3396, "to":3622, "details":[{"type":"table", "Width":"32"}]}, {"from":3396, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3397, "to":3397, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3397, "to":3399, "details":[{"type":"table", "Width":"32"}]}, {"from":3399, "to":3619, "details":[{"type":"table", "Width":"32"}]}, {"from":3399, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3400, "to":3400, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3400, "to":3402, "details":[{"type":"table", "Width":"32"}]}, {"from":3402, "to":3616, "details":[{"type":"table", "Width":"32"}]}, {"from":3402, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3403, "to":3403, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3403, "to":3405, "details":[{"type":"table", "Width":"32"}]}, {"from":3405, "to":3613, "details":[{"type":"table", "Width":"32"}]}, {"from":3405, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3406, "to":3406, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3406, "to":3408, "details":[{"type":"table", "Width":"32"}]}, {"from":3408, "to":3610, "details":[{"type":"table", "Width":"32"}]}, {"from":3408, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3409, "to":3409, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3409, "to":3411, "details":[{"type":"table", "Width":"32"}]}, {"from":3411, "to":3607, "details":[{"type":"table", "Width":"32"}]}, {"from":3411, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3412, "to":3412, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3412, "to":3414, "details":[{"type":"table", "Width":"32"}]}, {"from":3414, "to":3604, "details":[{"type":"table", "Width":"32"}]}, {"from":3414, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3415, "to":3415, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3415, "to":3417, "details":[{"type":"table", "Width":"32"}]}, {"from":3417, "to":3601, "details":[{"type":"table", "Width":"32"}]}, {"from":3417, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3418, "to":3418, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3418, "to":3420, "details":[{"type":"table", "Width":"32"}]}, {"from":3420, "to":3598, "details":[{"type":"table", "Width":"32"}]}, {"from":3420, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3421, "to":3421, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3421, "to":3423, "details":[{"type":"table", "Width":"32"}]}, {"from":3423, "to":3595, "details":[{"type":"table", "Width":"32"}]}, {"from":3423, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3424, "to":3424, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3424, "to":3426, "details":[{"type":"table", "Width":"32"}]}, {"from":3426, "to":3592, "details":[{"type":"table", "Width":"32"}]}, {"from":3426, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3427, "to":3427, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3427, "to":3429, "details":[{"type":"table", "Width":"32"}]}, {"from":3429, "to":3589, "details":[{"type":"table", "Width":"32"}]}, {"from":3429, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3430, "to":3430, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3430, "to":3432, "details":[{"type":"table", "Width":"32"}]}, {"from":3432, "to":3586, "details":[{"type":"table", "Width":"32"}]}, {"from":3432, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3433, "to":3433, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3433, "to":3435, "details":[{"type":"table", "Width":"32"}]}, {"from":3435, "to":3583, "details":[{"type":"table", "Width":"32"}]}, {"from":3435, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3436, "to":3436, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3436, "to":3438, "details":[{"type":"table", "Width":"32"}]}, {"from":3438, "to":3580, "details":[{"type":"table", "Width":"32"}]}, {"from":3438, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3439, "to":3439, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3439, "to":3441, "details":[{"type":"table", "Width":"32"}]}, {"from":3441, "to":3577, "details":[{"type":"table", "Width":"32"}]}, {"from":3441, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3442, "to":3442, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3442, "to":3444, "details":[{"type":"table", "Width":"32"}]}, {"from":3444, "to":3574, "details":[{"type":"table", "Width":"32"}]}, {"from":3444, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3445, "to":3445, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":3445, "to":3447, "details":[{"type":"table", "Width":"32"}]}, {"from":3447, "to":3571, "details":[{"type":"table", "Width":"32"}]}, {"from":3447, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3448, "to":3448, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":3448, "to":3450, "details":[{"type":"table", "Width":"32"}]}, {"from":3450, "to":3568, "details":[{"type":"table", "Width":"32"}]}, {"from":3450, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3451, "to":3451, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":3451, "to":3453, "details":[{"type":"table", "Width":"32"}]}, {"from":3453, "to":3565, "details":[{"type":"table", "Width":"32"}]}, {"from":3453, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3454, "to":3454, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3454, "to":3456, "details":[{"type":"table", "Width":"32"}]}, {"from":3456, "to":3562, "details":[{"type":"table", "Width":"32"}]}, {"from":3456, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3457, "to":3457, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3457, "to":3459, "details":[{"type":"table", "Width":"32"}]}, {"from":3459, "to":3559, "details":[{"type":"table", "Width":"32"}]}, {"from":3459, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3460, "to":3460, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3460, "to":3462, "details":[{"type":"table", "Width":"32"}]}, {"from":3462, "to":3556, "details":[{"type":"table", "Width":"32"}]}, {"from":3462, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3463, "to":3463, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3463, "to":3465, "details":[{"type":"table", "Width":"32"}]}, {"from":3465, "to":3553, "details":[{"type":"table", "Width":"32"}]}, {"from":3465, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3466, "to":3466, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3466, "to":3468, "details":[{"type":"table", "Width":"32"}]}, {"from":3468, "to":3550, "details":[{"type":"table", "Width":"32"}]}, {"from":3468, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3469, "to":3469, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3469, "to":3471, "details":[{"type":"table", "Width":"32"}]}, {"from":3471, "to":3547, "details":[{"type":"table", "Width":"32"}]}, {"from":3471, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3472, "to":3472, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":3472, "to":3474, "details":[{"type":"table", "Width":"32"}]}, {"from":3474, "to":3544, "details":[{"type":"table", "Width":"32"}]}, {"from":3474, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3475, "to":3475, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":3475, "to":3477, "details":[{"type":"table", "Width":"32"}]}, {"from":3477, "to":3541, "details":[{"type":"table", "Width":"32"}]}, {"from":3477, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3478, "to":3478, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3478, "to":3480, "details":[{"type":"table", "Width":"32"}]}, {"from":3480, "to":3538, "details":[{"type":"table", "Width":"32"}]}, {"from":3480, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3481, "to":3481, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3481, "to":3483, "details":[{"type":"table", "Width":"32"}]}, {"from":3483, "to":3535, "details":[{"type":"table", "Width":"32"}]}, {"from":3483, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3484, "to":3484, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":3484, "to":3486, "details":[{"type":"table", "Width":"32"}]}, {"from":3486, "to":3532, "details":[{"type":"table", "Width":"32"}]}, {"from":3486, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3487, "to":3487, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":3487, "to":3489, "details":[{"type":"table", "Width":"32"}]}, {"from":3489, "to":3529, "details":[{"type":"table", "Width":"32"}]}, {"from":3489, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3490, "to":3490, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":3490, "to":3492, "details":[{"type":"table", "Width":"32"}]}, {"from":3492, "to":3526, "details":[{"type":"table", "Width":"32"}]}, {"from":3492, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3493, "to":3493, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":3493, "to":3495, "details":[{"type":"table", "Width":"32"}]}, {"from":3495, "to":3523, "details":[{"type":"table", "Width":"32"}]}, {"from":3495, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3496, "to":3496, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":3496, "to":3498, "details":[{"type":"table", "Width":"32"}]}, {"from":3498, "to":3520, "details":[{"type":"table", "Width":"32"}]}, {"from":3498, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3499, "to":3499, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":3499, "to":3501, "details":[{"type":"table", "Width":"32"}]}, {"from":3501, "to":3517, "details":[{"type":"table", "Width":"32"}]}, {"from":3501, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3502, "to":3502, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3502, "to":3504, "details":[{"type":"table", "Width":"32"}]}, {"from":3504, "to":3514, "details":[{"type":"table", "Width":"32"}]}, {"from":3504, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3505, "to":3514, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3511, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3517, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3520, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3523, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3526, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3529, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3532, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3535, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3538, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3541, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3544, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3547, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3550, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3553, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3556, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3559, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3562, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3565, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3568, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3571, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3574, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3577, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3580, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3583, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3586, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3589, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3592, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3595, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3598, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3601, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3604, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3607, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3610, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3613, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3616, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3619, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3622, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3625, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3628, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3631, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3634, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3637, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3640, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3643, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3646, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3649, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3652, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3655, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3658, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3661, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3664, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3667, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3670, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3673, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3676, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3679, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3682, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3685, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3688, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3691, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3694, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3697, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3700, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3703, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3706, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3709, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3712, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3715, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3718, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3721, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3724, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3727, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3730, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3733, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3736, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3739, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3742, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3745, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3748, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3751, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3754, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3757, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3760, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3763, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3766, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3769, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3772, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3775, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3778, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3781, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3784, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3787, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3790, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3793, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3796, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3799, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3802, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3805, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3808, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3811, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3814, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3817, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3820, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3823, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3826, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3829, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3832, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3835, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3838, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3841, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3844, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3847, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3850, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3853, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3856, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3859, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3862, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3865, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3868, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3871, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3874, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3877, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3880, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3883, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3886, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3889, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3892, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3895, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3898, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3901, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3904, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3907, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3910, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3913, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3916, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3919, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3922, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3925, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3928, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3931, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3934, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3937, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3940, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3943, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3946, "details":[{"type":"table", "Width":"1"}]}, {"from":3505, "to":3505, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3507, "to":3507, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3507, "to":3511, "details":[{"type":"table", "Width":"32"}]}, {"from":3509, "to":3509, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3509, "to":3511, "details":[{"type":"table", "Width":"32"}]}, {"from":3511, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3512, "to":3512, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3512, "to":3514, "details":[{"type":"table", "Width":"32"}]}, {"from":3514, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3515, "to":3515, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3515, "to":3517, "details":[{"type":"table", "Width":"32"}]}, {"from":3517, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3518, "to":3518, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3518, "to":3520, "details":[{"type":"table", "Width":"32"}]}, {"from":3520, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3521, "to":3521, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3521, "to":3523, "details":[{"type":"table", "Width":"32"}]}, {"from":3523, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3524, "to":3524, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3524, "to":3526, "details":[{"type":"table", "Width":"32"}]}, {"from":3526, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3527, "to":3527, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3527, "to":3529, "details":[{"type":"table", "Width":"32"}]}, {"from":3529, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3530, "to":3530, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3530, "to":3532, "details":[{"type":"table", "Width":"32"}]}, {"from":3532, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3533, "to":3533, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3533, "to":3535, "details":[{"type":"table", "Width":"32"}]}, {"from":3535, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3536, "to":3536, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3536, "to":3538, "details":[{"type":"table", "Width":"32"}]}, {"from":3538, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3539, "to":3539, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3539, "to":3541, "details":[{"type":"table", "Width":"32"}]}, {"from":3541, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3542, "to":3542, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3542, "to":3544, "details":[{"type":"table", "Width":"32"}]}, {"from":3544, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3545, "to":3545, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3545, "to":3547, "details":[{"type":"table", "Width":"32"}]}, {"from":3547, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3548, "to":3548, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3548, "to":3550, "details":[{"type":"table", "Width":"32"}]}, {"from":3550, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3551, "to":3551, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3551, "to":3553, "details":[{"type":"table", "Width":"32"}]}, {"from":3553, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3554, "to":3554, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3554, "to":3556, "details":[{"type":"table", "Width":"32"}]}, {"from":3556, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3557, "to":3557, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3557, "to":3559, "details":[{"type":"table", "Width":"32"}]}, {"from":3559, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3560, "to":3560, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3560, "to":3562, "details":[{"type":"table", "Width":"32"}]}, {"from":3562, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3563, "to":3563, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3563, "to":3565, "details":[{"type":"table", "Width":"32"}]}, {"from":3565, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3566, "to":3566, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3566, "to":3568, "details":[{"type":"table", "Width":"32"}]}, {"from":3568, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3569, "to":3569, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3569, "to":3571, "details":[{"type":"table", "Width":"32"}]}, {"from":3571, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3572, "to":3572, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3572, "to":3574, "details":[{"type":"table", "Width":"32"}]}, {"from":3574, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3575, "to":3575, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3575, "to":3577, "details":[{"type":"table", "Width":"32"}]}, {"from":3577, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3578, "to":3578, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3578, "to":3580, "details":[{"type":"table", "Width":"32"}]}, {"from":3580, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3581, "to":3581, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3581, "to":3583, "details":[{"type":"table", "Width":"32"}]}, {"from":3583, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3584, "to":3584, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3584, "to":3586, "details":[{"type":"table", "Width":"32"}]}, {"from":3586, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3587, "to":3587, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3587, "to":3589, "details":[{"type":"table", "Width":"32"}]}, {"from":3589, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3590, "to":3590, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3590, "to":3592, "details":[{"type":"table", "Width":"32"}]}, {"from":3592, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3593, "to":3593, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3593, "to":3595, "details":[{"type":"table", "Width":"32"}]}, {"from":3595, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3596, "to":3596, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3596, "to":3598, "details":[{"type":"table", "Width":"32"}]}, {"from":3598, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3599, "to":3599, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3599, "to":3601, "details":[{"type":"table", "Width":"32"}]}, {"from":3601, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3602, "to":3602, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3602, "to":3604, "details":[{"type":"table", "Width":"32"}]}, {"from":3604, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3605, "to":3605, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3605, "to":3607, "details":[{"type":"table", "Width":"32"}]}, {"from":3607, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3608, "to":3608, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3608, "to":3610, "details":[{"type":"table", "Width":"32"}]}, {"from":3610, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3611, "to":3611, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3611, "to":3613, "details":[{"type":"table", "Width":"32"}]}, {"from":3613, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3614, "to":3614, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3614, "to":3616, "details":[{"type":"table", "Width":"32"}]}, {"from":3616, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3617, "to":3617, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3617, "to":3619, "details":[{"type":"table", "Width":"32"}]}, {"from":3619, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3620, "to":3620, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3620, "to":3622, "details":[{"type":"table", "Width":"32"}]}, {"from":3622, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3623, "to":3623, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3623, "to":3625, "details":[{"type":"table", "Width":"32"}]}, {"from":3625, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3626, "to":3626, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3626, "to":3628, "details":[{"type":"table", "Width":"32"}]}, {"from":3628, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3629, "to":3629, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3629, "to":3631, "details":[{"type":"table", "Width":"32"}]}, {"from":3631, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3632, "to":3632, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3632, "to":3634, "details":[{"type":"table", "Width":"32"}]}, {"from":3634, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3635, "to":3635, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3635, "to":3637, "details":[{"type":"table", "Width":"32"}]}, {"from":3637, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3638, "to":3638, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3638, "to":3640, "details":[{"type":"table", "Width":"32"}]}, {"from":3640, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3641, "to":3641, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3641, "to":3643, "details":[{"type":"table", "Width":"32"}]}, {"from":3643, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3644, "to":3644, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3644, "to":3646, "details":[{"type":"table", "Width":"32"}]}, {"from":3646, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3647, "to":3647, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3647, "to":3649, "details":[{"type":"table", "Width":"32"}]}, {"from":3649, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3650, "to":3650, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3650, "to":3652, "details":[{"type":"table", "Width":"32"}]}, {"from":3652, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3653, "to":3653, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3653, "to":3655, "details":[{"type":"table", "Width":"32"}]}, {"from":3655, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3656, "to":3656, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3656, "to":3658, "details":[{"type":"table", "Width":"32"}]}, {"from":3658, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3659, "to":3659, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3659, "to":3661, "details":[{"type":"table", "Width":"32"}]}, {"from":3661, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3662, "to":3662, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3662, "to":3664, "details":[{"type":"table", "Width":"32"}]}, {"from":3664, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3665, "to":3665, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3665, "to":3667, "details":[{"type":"table", "Width":"32"}]}, {"from":3667, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3668, "to":3668, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3668, "to":3670, "details":[{"type":"table", "Width":"32"}]}, {"from":3670, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3671, "to":3671, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3671, "to":3673, "details":[{"type":"table", "Width":"32"}]}, {"from":3673, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3674, "to":3674, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3674, "to":3676, "details":[{"type":"table", "Width":"32"}]}, {"from":3676, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3677, "to":3677, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3677, "to":3679, "details":[{"type":"table", "Width":"32"}]}, {"from":3679, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3680, "to":3680, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3680, "to":3682, "details":[{"type":"table", "Width":"32"}]}, {"from":3682, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3683, "to":3683, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3683, "to":3685, "details":[{"type":"table", "Width":"32"}]}, {"from":3685, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3686, "to":3686, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3686, "to":3688, "details":[{"type":"table", "Width":"32"}]}, {"from":3688, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3689, "to":3689, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3689, "to":3691, "details":[{"type":"table", "Width":"32"}]}, {"from":3691, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3692, "to":3692, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3692, "to":3694, "details":[{"type":"table", "Width":"32"}]}, {"from":3694, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3695, "to":3695, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3695, "to":3697, "details":[{"type":"table", "Width":"32"}]}, {"from":3697, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3698, "to":3698, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3698, "to":3700, "details":[{"type":"table", "Width":"32"}]}, {"from":3700, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3701, "to":3701, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3701, "to":3703, "details":[{"type":"table", "Width":"32"}]}, {"from":3703, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3704, "to":3704, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3704, "to":3706, "details":[{"type":"table", "Width":"32"}]}, {"from":3706, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3707, "to":3707, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3707, "to":3709, "details":[{"type":"table", "Width":"32"}]}, {"from":3709, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3710, "to":3710, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3710, "to":3712, "details":[{"type":"table", "Width":"32"}]}, {"from":3712, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3713, "to":3713, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3713, "to":3715, "details":[{"type":"table", "Width":"32"}]}, {"from":3715, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3716, "to":3716, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3716, "to":3718, "details":[{"type":"table", "Width":"32"}]}, {"from":3718, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3719, "to":3719, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3719, "to":3721, "details":[{"type":"table", "Width":"32"}]}, {"from":3721, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3722, "to":3722, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3722, "to":3724, "details":[{"type":"table", "Width":"32"}]}, {"from":3724, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3725, "to":3725, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3725, "to":3727, "details":[{"type":"table", "Width":"32"}]}, {"from":3727, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3728, "to":3728, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3728, "to":3730, "details":[{"type":"table", "Width":"32"}]}, {"from":3730, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3731, "to":3731, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3731, "to":3733, "details":[{"type":"table", "Width":"32"}]}, {"from":3733, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3734, "to":3734, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3734, "to":3736, "details":[{"type":"table", "Width":"32"}]}, {"from":3736, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3737, "to":3737, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3737, "to":3739, "details":[{"type":"table", "Width":"32"}]}, {"from":3739, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3740, "to":3740, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3740, "to":3742, "details":[{"type":"table", "Width":"32"}]}, {"from":3742, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3743, "to":3743, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3743, "to":3745, "details":[{"type":"table", "Width":"32"}]}, {"from":3745, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3746, "to":3746, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3746, "to":3748, "details":[{"type":"table", "Width":"32"}]}, {"from":3748, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3749, "to":3749, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3749, "to":3751, "details":[{"type":"table", "Width":"32"}]}, {"from":3751, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3752, "to":3752, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3752, "to":3754, "details":[{"type":"table", "Width":"32"}]}, {"from":3754, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3755, "to":3755, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3755, "to":3757, "details":[{"type":"table", "Width":"32"}]}, {"from":3757, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3758, "to":3758, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3758, "to":3760, "details":[{"type":"table", "Width":"32"}]}, {"from":3760, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3761, "to":3761, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3761, "to":3763, "details":[{"type":"table", "Width":"32"}]}, {"from":3763, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3764, "to":3764, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3764, "to":3766, "details":[{"type":"table", "Width":"32"}]}, {"from":3766, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3767, "to":3767, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3767, "to":3769, "details":[{"type":"table", "Width":"32"}]}, {"from":3769, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3770, "to":3770, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3770, "to":3772, "details":[{"type":"table", "Width":"32"}]}, {"from":3772, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3773, "to":3773, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3773, "to":3775, "details":[{"type":"table", "Width":"32"}]}, {"from":3775, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3776, "to":3776, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3776, "to":3778, "details":[{"type":"table", "Width":"32"}]}, {"from":3778, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3779, "to":3779, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3779, "to":3781, "details":[{"type":"table", "Width":"32"}]}, {"from":3781, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3782, "to":3782, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3782, "to":3784, "details":[{"type":"table", "Width":"32"}]}, {"from":3784, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3785, "to":3785, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3785, "to":3787, "details":[{"type":"table", "Width":"32"}]}, {"from":3787, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3788, "to":3788, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3788, "to":3790, "details":[{"type":"table", "Width":"32"}]}, {"from":3790, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3791, "to":3791, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3791, "to":3793, "details":[{"type":"table", "Width":"32"}]}, {"from":3793, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3794, "to":3794, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3794, "to":3796, "details":[{"type":"table", "Width":"32"}]}, {"from":3796, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3797, "to":3797, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3797, "to":3799, "details":[{"type":"table", "Width":"32"}]}, {"from":3799, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3800, "to":3800, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3800, "to":3802, "details":[{"type":"table", "Width":"32"}]}, {"from":3802, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3803, "to":3803, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3803, "to":3805, "details":[{"type":"table", "Width":"32"}]}, {"from":3805, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3806, "to":3806, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3806, "to":3808, "details":[{"type":"table", "Width":"32"}]}, {"from":3808, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3809, "to":3809, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3809, "to":3811, "details":[{"type":"table", "Width":"32"}]}, {"from":3811, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3812, "to":3812, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3812, "to":3814, "details":[{"type":"table", "Width":"32"}]}, {"from":3814, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3815, "to":3815, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3815, "to":3817, "details":[{"type":"table", "Width":"32"}]}, {"from":3817, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3818, "to":3818, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3818, "to":3820, "details":[{"type":"table", "Width":"32"}]}, {"from":3820, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3821, "to":3821, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3821, "to":3823, "details":[{"type":"table", "Width":"32"}]}, {"from":3823, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3824, "to":3824, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3824, "to":3826, "details":[{"type":"table", "Width":"32"}]}, {"from":3826, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3827, "to":3827, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3827, "to":3829, "details":[{"type":"table", "Width":"32"}]}, {"from":3829, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3830, "to":3830, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3830, "to":3832, "details":[{"type":"table", "Width":"32"}]}, {"from":3832, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3833, "to":3833, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3833, "to":3835, "details":[{"type":"table", "Width":"32"}]}, {"from":3835, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3836, "to":3836, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3836, "to":3838, "details":[{"type":"table", "Width":"32"}]}, {"from":3838, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3839, "to":3839, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3839, "to":3841, "details":[{"type":"table", "Width":"32"}]}, {"from":3841, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3842, "to":3842, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3842, "to":3844, "details":[{"type":"table", "Width":"32"}]}, {"from":3844, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3845, "to":3845, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3845, "to":3847, "details":[{"type":"table", "Width":"32"}]}, {"from":3847, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3848, "to":3848, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3848, "to":3850, "details":[{"type":"table", "Width":"32"}]}, {"from":3850, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3851, "to":3851, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3851, "to":3853, "details":[{"type":"table", "Width":"32"}]}, {"from":3853, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3854, "to":3854, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3854, "to":3856, "details":[{"type":"table", "Width":"32"}]}, {"from":3856, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3857, "to":3857, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3857, "to":3859, "details":[{"type":"table", "Width":"32"}]}, {"from":3859, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3860, "to":3860, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3860, "to":3862, "details":[{"type":"table", "Width":"32"}]}, {"from":3862, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3863, "to":3863, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3863, "to":3865, "details":[{"type":"table", "Width":"32"}]}, {"from":3865, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3866, "to":3866, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3866, "to":3868, "details":[{"type":"table", "Width":"32"}]}, {"from":3868, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3869, "to":3869, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3869, "to":3871, "details":[{"type":"table", "Width":"32"}]}, {"from":3871, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3872, "to":3872, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3872, "to":3874, "details":[{"type":"table", "Width":"32"}]}, {"from":3874, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3875, "to":3875, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3875, "to":3877, "details":[{"type":"table", "Width":"32"}]}, {"from":3877, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3878, "to":3878, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3878, "to":3880, "details":[{"type":"table", "Width":"32"}]}, {"from":3880, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3881, "to":3881, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3881, "to":3883, "details":[{"type":"table", "Width":"32"}]}, {"from":3883, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3884, "to":3884, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3884, "to":3886, "details":[{"type":"table", "Width":"32"}]}, {"from":3886, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3887, "to":3887, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3887, "to":3889, "details":[{"type":"table", "Width":"32"}]}, {"from":3889, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3890, "to":3890, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3890, "to":3892, "details":[{"type":"table", "Width":"32"}]}, {"from":3892, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3893, "to":3893, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3893, "to":3895, "details":[{"type":"table", "Width":"32"}]}, {"from":3895, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3896, "to":3896, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3896, "to":3898, "details":[{"type":"table", "Width":"32"}]}, {"from":3898, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3899, "to":3899, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3899, "to":3901, "details":[{"type":"table", "Width":"32"}]}, {"from":3901, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3902, "to":3902, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3902, "to":3904, "details":[{"type":"table", "Width":"32"}]}, {"from":3904, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3905, "to":3905, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3905, "to":3907, "details":[{"type":"table", "Width":"32"}]}, {"from":3907, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3908, "to":3908, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3908, "to":3910, "details":[{"type":"table", "Width":"32"}]}, {"from":3910, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3911, "to":3911, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3911, "to":3913, "details":[{"type":"table", "Width":"32"}]}, {"from":3913, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3914, "to":3914, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3914, "to":3916, "details":[{"type":"table", "Width":"32"}]}, {"from":3916, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3917, "to":3917, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3917, "to":3919, "details":[{"type":"table", "Width":"32"}]}, {"from":3919, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3920, "to":3920, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3920, "to":3922, "details":[{"type":"table", "Width":"32"}]}, {"from":3922, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3923, "to":3923, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3923, "to":3925, "details":[{"type":"table", "Width":"32"}]}, {"from":3925, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3926, "to":3926, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":3926, "to":3928, "details":[{"type":"table", "Width":"32"}]}, {"from":3928, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3929, "to":3929, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}]}, {"from":3929, "to":3931, "details":[{"type":"table", "Width":"32"}]}, {"from":3931, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3932, "to":3932, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}]}, {"from":3932, "to":3934, "details":[{"type":"table", "Width":"32"}]}, {"from":3934, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3935, "to":3935, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3935, "to":3937, "details":[{"type":"table", "Width":"32"}]}, {"from":3937, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3938, "to":3938, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}]}, {"from":3938, "to":3940, "details":[{"type":"table", "Width":"32"}]}, {"from":3940, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3941, "to":3941, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}]}, {"from":3941, "to":3943, "details":[{"type":"table", "Width":"32"}]}, {"from":3943, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":3944, "to":3944, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}]}, {"from":3944, "to":3946, "details":[{"type":"table", "Width":"32"}]}, {"from":3946, "to":2114, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"kernel_Product_class", "id":1, "type":"kernel", "children":[{"name":"kernel_Product_class.B0", "id":2, "type":"bb", "children":[{"name":"Cluster 0", "id":10, "type":"cluster"}]}, {"name":"kernel_Product_class.B1", "id":3, "type":"bb", "children":[{"name":"Cluster 1", "id":12, "type":"cluster"}]}, {"name":"kernel_Product_class.B2", "id":4, "type":"bb", "children":[{"name":"Cluster 2", "id":310, "type":"cluster"}]}, {"name":"kernel_Product_class.B3", "id":5, "type":"bb"}, {"name":"kernel_Product_class.B4", "id":6, "type":"bb"}, {"name":"kernel_Product_class.B5", "id":7, "type":"bb", "children":[{"name":"Cluster 3", "id":1641, "type":"cluster"}, {"name":"Cluster 4", "id":1644, "type":"cluster"}]}, {"name":"kernel_Product_class.B6", "id":8, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"kernel_Product_class", "id":4252, "type":"kernel", "children":[{"name":"On-chip Memory", "id":4253, "type":"memtype", "children":[{"name":"bFeeder_channel_array", "id":4254, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"reg"}, {"name":"aFeeder_channel_array", "id":4255, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"reg"}, {"name":"Z_shreg", "id":4256, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"reg"}, {"name":"Z_pipe_shreg", "id":4257, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"reg"}, {"name":"Y_shreg", "id":4258, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"573"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":573}]], "type":"reg"}, {"name":"X_shreg", "id":4259, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"574"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":574}]], "type":"reg"}]}]}], "links":[]};
var systemJSON={};
var blockJSON={"2":{"nodes":[{"name":"Cluster 0", "id":10, "start":"1.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1s_c0_enter_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1_27_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":3948, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":3949, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Feedback", "id":9, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}], "links":[{"from":3948, "to":3949}]}, "3":{"nodes":[{"name":"Cluster 1", "id":12, "start":"1.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1s_c0_enter4088447_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1_233_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":3950, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":3951, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"48", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":11, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":13, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":14, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":15, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":16, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":17, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":18, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":19, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":20, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":21, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":22, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":23, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":24, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":25, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":26, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":27, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":28, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":29, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":30, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":31, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":32, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":33, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":34, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":35, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":36, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":37, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":38, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":39, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":40, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":41, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":42, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":43, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":44, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":45, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":46, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":47, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":48, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":49, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":50, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":51, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":52, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":53, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":54, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":55, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":56, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":57, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":58, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":59, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":60, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":61, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":62, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":63, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":64, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":65, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":66, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":67, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":68, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":69, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":70, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":71, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":72, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":73, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":74, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":75, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":76, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":77, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":78, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":79, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":80, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":81, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":82, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":83, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":84, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":85, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":86, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":87, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":88, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":89, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":90, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":91, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":92, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":93, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":94, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":95, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":96, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":97, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":98, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":99, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":100, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":101, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":102, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":103, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":104, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":105, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":106, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":107, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":108, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":109, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":110, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":111, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":112, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":113, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":114, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":115, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":116, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":117, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":118, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":119, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":120, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":121, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":122, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":123, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":124, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":125, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":126, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":127, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":128, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":129, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":130, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":131, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":132, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":133, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":134, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":135, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":136, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":137, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":138, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":139, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":140, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":141, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":142, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":143, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":144, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":145, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":146, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":147, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":148, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":149, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":150, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":151, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":152, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":153, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":154, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":155, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":156, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_iter\'", "id":157, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_iter\'", "Max Fanout":"147", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"\'Z_pipe_base\'", "id":158, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_base\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}], "links":[{"from":3950, "to":3951}, {"from":11, "to":3950, "details":[{"type":"table", "Width":"1"}]}, {"from":3951, "to":13, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":14, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":15, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":16, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":17, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":18, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":19, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":20, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":21, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":22, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":23, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":24, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":25, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":26, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":27, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":28, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":29, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":30, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":31, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":32, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":33, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":34, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":35, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":36, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":37, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":38, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":39, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":40, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":41, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":42, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":43, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":44, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":45, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":46, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":47, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":48, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":49, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":50, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":51, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":52, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":53, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":54, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":55, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":56, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":57, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":58, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":59, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":60, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":61, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":62, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":63, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":64, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":65, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":66, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":67, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":68, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":69, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":70, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":71, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":72, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":73, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":74, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":75, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":76, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":77, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":78, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":79, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":80, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":81, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":82, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":83, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":84, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":85, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":86, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":87, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":88, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":89, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":90, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":91, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":92, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":93, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":94, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":95, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":96, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":97, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":98, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":99, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":100, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":101, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":102, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":103, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":104, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":105, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":106, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":107, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":108, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":109, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":110, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":111, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":112, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":113, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":114, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":115, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":116, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":117, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":118, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":119, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":120, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":121, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":122, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":123, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":124, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":125, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":126, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":127, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":128, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":129, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":130, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":131, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":132, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":133, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":134, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":135, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":136, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":137, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":138, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":139, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":140, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":141, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":142, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":143, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":144, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":145, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":146, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":147, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":148, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":149, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":150, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":151, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":152, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":153, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":154, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":155, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":156, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":157, "details":[{"type":"table", "Width":"48"}]}, {"from":3951, "to":158, "details":[{"type":"table", "Width":"48"}]}]}, "4":{"nodes":[{"name":"Cluster 2", "id":310, "start":"1.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1s_c0_enter4092448_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1_3045_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Logic", "id":3952, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":3953, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"9512", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":159, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_Product_class.B1, kernel_Product_class.B4", "Max Fanout":"0"}], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":311, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":312, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":313, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":314, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":315, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":316, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":317, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":318, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":319, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":320, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":321, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":322, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":323, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":324, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":325, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":326, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":327, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":328, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":329, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":330, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":331, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":332, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":333, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":334, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":335, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":336, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":337, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":338, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":339, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":340, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":341, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":342, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":343, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":344, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":345, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":346, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":347, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":348, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":349, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":350, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":351, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":352, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":353, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":354, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":355, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":356, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":357, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":358, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":359, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":360, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":361, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":362, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":363, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":364, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":365, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":366, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":367, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":368, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":369, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":370, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":371, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":372, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":373, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":374, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":375, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":376, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":377, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":378, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":379, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":380, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":381, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":382, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":383, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":384, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":385, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":386, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":387, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":388, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":389, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":390, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":391, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":392, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":393, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":394, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":395, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":396, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":397, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":398, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":399, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":400, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":401, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":402, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":403, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":404, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":405, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":406, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":407, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":408, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":409, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":410, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":411, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":412, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":413, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":414, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":415, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":416, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":417, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":418, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":419, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":420, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":421, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":422, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":423, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":424, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":425, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":426, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":427, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":428, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":429, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":430, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":431, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":432, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":433, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":434, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":435, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":436, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":437, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":438, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":439, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":440, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":441, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":442, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":443, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":444, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":445, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":446, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":447, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":448, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":449, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":450, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":451, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":452, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":453, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":454, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_base\'", "id":455, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_base\'", "Max Fanout":"146", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}], "links":[{"from":3952, "to":3953}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"1"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"1"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"1"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"1"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"1"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":159, "to":3952, "details":[{"type":"table", "Width":"32"}]}, {"from":3953, "to":311, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":312, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":313, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":314, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":315, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":316, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":317, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":318, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":319, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":320, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":321, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":322, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":323, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":324, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":325, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":326, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":327, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":328, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":329, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":330, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":331, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":332, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":333, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":334, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":335, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":336, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":337, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":338, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":339, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":340, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":341, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":342, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":343, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":344, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":345, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":346, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":347, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":348, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":349, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":350, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":351, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":352, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":353, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":354, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":355, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":356, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":357, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":358, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":359, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":360, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":361, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":362, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":363, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":364, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":365, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":366, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":367, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":368, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":369, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":370, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":371, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":372, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":373, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":374, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":375, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":376, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":377, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":378, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":379, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":380, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":381, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":382, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":383, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":384, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":385, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":386, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":387, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":388, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":389, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":390, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":391, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":392, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":393, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":394, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":395, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":396, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":397, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":398, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":399, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":400, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":401, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":402, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":403, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":404, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":405, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":406, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":407, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":408, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":409, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":410, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":411, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":412, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":413, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":414, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":415, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":416, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":417, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":418, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":419, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":420, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":421, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":422, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":423, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":424, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":425, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":426, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":427, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":428, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":429, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":430, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":431, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":432, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":433, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":434, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":435, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":436, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":437, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":438, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":439, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":440, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":441, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":442, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":443, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":444, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":445, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":446, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":447, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":448, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":449, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":450, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":451, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":452, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":453, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":454, "details":[{"type":"table", "Width":"9512"}]}, {"from":3953, "to":455, "details":[{"type":"table", "Width":"9512"}]}]}, "5":{"nodes":[{"name":"Input", "id":456, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_Product_class.B4", "Max Fanout":"0"}], "type":"inst"}, {"name":"Feedback", "id":604, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_base\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"Feedback", "id":605, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_iter\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"Feedback", "id":606, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":607, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":608, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":609, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":610, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":611, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":612, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":613, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":614, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":615, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":616, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":617, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":618, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":619, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":620, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":621, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":622, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":623, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":624, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":625, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":626, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":627, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":628, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":629, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":630, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":631, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":632, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":633, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":634, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":635, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":636, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":637, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":638, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":639, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":640, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":641, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":642, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":643, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":644, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":645, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":646, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":647, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":648, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":649, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":650, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":651, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":652, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":653, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":654, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":655, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":656, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":657, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":658, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":659, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":660, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":661, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":662, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":663, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":664, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":665, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":666, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":667, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":668, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":669, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":670, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":671, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":672, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":673, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":674, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":675, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":676, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":677, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":678, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":679, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":680, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":681, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":682, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":683, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":684, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":685, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":686, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":687, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":688, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":689, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":690, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":691, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":692, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":693, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":694, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":695, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":696, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":697, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":698, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":699, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":700, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":701, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":702, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":703, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":704, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":705, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":706, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":707, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":708, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":709, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":710, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":711, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":712, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":713, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":714, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":715, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":716, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":717, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":718, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":719, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":720, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":721, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":722, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":723, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":724, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":725, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":726, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":727, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":728, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":729, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":730, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":731, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":732, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":733, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":734, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":735, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":736, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":737, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Feedback", "id":738, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":739, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":740, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":741, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":742, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":743, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":744, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":745, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":746, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Feedback", "id":747, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":748, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":749, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}], "links":[{"from":456, "to":749, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":748, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":747, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":746, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":745, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":744, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":743, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":742, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":741, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":740, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":739, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":738, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":737, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":736, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":735, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":734, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":733, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":732, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":731, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":730, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":729, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":728, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":727, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":726, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":725, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":724, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":723, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":722, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":721, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":720, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":719, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":718, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":717, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":716, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":715, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":714, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":713, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":712, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":711, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":710, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":709, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":708, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":707, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":706, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":705, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":704, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":703, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":702, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":701, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":700, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":699, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":698, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":697, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":695, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":694, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":693, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":692, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":691, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":690, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":689, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":688, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":687, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":686, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":685, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":684, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":683, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":682, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":681, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":680, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":679, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":678, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":677, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":676, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":675, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":674, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":673, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":672, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":671, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":670, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":669, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":668, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":667, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":666, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":665, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":664, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":663, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":662, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":661, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":660, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":659, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":658, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":657, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":656, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":655, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":654, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":653, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":652, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":651, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":650, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":649, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":648, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":647, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":646, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":645, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":644, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":643, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":642, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":641, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":640, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":639, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":638, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":637, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":636, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":635, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":634, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":633, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":632, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":631, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":630, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":629, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":628, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":627, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":626, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":625, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":624, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":623, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":622, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":621, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":620, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":619, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":618, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":617, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":616, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":615, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":614, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":613, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":612, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":611, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":610, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":609, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":608, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":607, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":606, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":604, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":605, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":605, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":604, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":606, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":607, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":608, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":609, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":610, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":611, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":612, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":613, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":614, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":615, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":616, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":617, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":618, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":619, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":620, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":621, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":622, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":623, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":624, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":625, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":626, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":627, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":628, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":629, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":630, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":631, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":632, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":633, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":634, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":635, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":636, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":637, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":638, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":639, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":640, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":641, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":642, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":643, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":644, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":645, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":646, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":647, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":648, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":649, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":650, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":651, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":652, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":653, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":654, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":655, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":656, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":657, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":658, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":659, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":660, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":661, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":662, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":663, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":664, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":665, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":666, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":667, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":668, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":669, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":670, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":671, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":672, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":673, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":674, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":675, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":676, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":677, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":678, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":679, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":680, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":681, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":682, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":683, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":684, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":685, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":686, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":687, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":688, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":689, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":690, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":691, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":692, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":693, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":694, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":695, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":696, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":697, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":698, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":699, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":700, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":701, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":702, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":703, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":704, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":705, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":706, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":707, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":708, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":709, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":710, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":711, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":712, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":713, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":714, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":715, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":716, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":717, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":718, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":719, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":720, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":721, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":722, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":723, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":724, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":725, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":726, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":727, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":728, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":729, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":730, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":731, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":732, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":733, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":734, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":735, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":736, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":737, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":738, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":739, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":740, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":741, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":742, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":743, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":744, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":745, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":746, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":747, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":748, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":749, "details":[{"type":"table", "Width":"32"}]}]}, "6":{"nodes":[{"name":"Input", "id":750, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_Product_class.B5", "Max Fanout":"0"}], "type":"inst"}, {"name":"Feedback", "id":1045, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_base\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1046, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1047, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1048, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1049, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1050, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1051, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1052, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1053, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1054, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1055, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1056, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1057, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1058, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1059, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1060, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1061, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1062, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1063, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1064, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1065, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1066, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1067, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1068, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1069, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1070, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1071, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1072, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1073, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1074, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1075, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1076, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1077, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1078, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1079, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1080, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1081, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1082, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1083, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1084, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1085, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1086, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1087, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1088, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1089, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1090, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1091, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1092, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1093, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1094, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1095, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1096, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1097, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1098, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1099, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1100, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1101, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1102, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1103, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1104, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1105, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1106, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1107, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1108, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1109, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1110, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1111, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1112, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1113, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1114, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1115, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1116, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1117, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1118, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1119, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1120, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1121, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1122, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1123, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1124, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1125, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1126, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1127, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1128, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1129, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1130, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1131, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1132, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1133, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1134, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1135, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1136, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1137, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1138, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1139, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1140, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1141, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1142, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1143, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1144, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1145, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1146, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1147, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1148, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1149, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1150, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1151, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1152, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1153, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1154, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1155, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1156, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1157, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1158, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1159, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1160, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1161, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1162, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1163, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1164, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1165, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1166, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1167, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1168, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1169, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1170, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1171, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1172, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1173, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_shreg\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1174, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1175, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1176, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1177, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1178, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1179, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1180, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1181, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1182, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1183, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1184, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1185, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1186, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1187, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1188, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1189, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":750, "to":1045, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1046, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1047, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1048, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1049, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1050, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1051, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1052, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1053, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1054, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1055, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1056, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1057, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1058, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1059, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1060, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1061, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1062, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1064, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1065, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1066, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1067, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1068, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1069, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1070, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1071, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1072, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1073, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1074, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1075, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1076, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1077, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1078, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1079, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1080, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1081, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1082, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1083, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1084, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1085, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1086, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1087, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1088, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1090, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1091, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1092, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1093, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1094, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1095, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1096, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1097, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1098, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1099, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1100, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1101, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1102, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1103, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1104, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1105, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1106, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1107, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1108, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1109, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1110, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1111, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1112, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1113, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1114, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1115, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1116, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1117, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1118, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1119, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1120, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1121, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1122, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1123, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1124, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1125, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1126, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1127, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1128, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1129, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1130, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1131, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1132, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1133, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1134, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1135, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1136, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1137, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1138, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1139, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1140, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1141, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1142, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1143, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1144, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1145, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1146, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1147, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1148, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1149, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1150, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1151, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1152, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1153, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1154, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1155, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1156, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1157, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1158, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1159, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1160, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1161, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1162, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1163, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1164, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1165, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1166, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1167, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1168, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1169, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1170, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1171, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1172, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1173, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1174, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1175, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1176, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1177, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1178, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1179, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1180, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1181, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1182, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1183, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1184, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1185, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1186, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1187, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1188, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1189, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":1189, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1188, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1187, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1186, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1185, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1184, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1183, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1182, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1181, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1180, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1179, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1178, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1177, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1176, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1175, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1174, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1173, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1172, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1171, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1170, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1169, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1168, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1167, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1166, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1165, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1164, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1163, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1162, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1161, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1160, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1159, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1158, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1157, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1156, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1155, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1154, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1153, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1152, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1151, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1150, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1149, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1148, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1147, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1146, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1145, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1144, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1143, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1142, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1141, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1140, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1139, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1138, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1137, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1136, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1135, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1134, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1133, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1132, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1131, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1130, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1129, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1128, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1127, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1126, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1125, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1124, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1123, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1122, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1121, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1119, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1118, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1117, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1116, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1115, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1114, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1113, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1112, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1111, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1110, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1109, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1108, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1107, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1106, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1105, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1104, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1103, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1102, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1101, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1100, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1099, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1098, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1097, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1096, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1095, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1094, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1093, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1092, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1091, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1090, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1088, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1087, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1086, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1085, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1084, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1083, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1082, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1081, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1080, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1079, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1078, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1077, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1076, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1075, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1074, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1073, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1072, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1071, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1070, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1069, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1068, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1067, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1066, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1065, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1064, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1063, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1062, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1061, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1060, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1059, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1058, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1057, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1056, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1055, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1054, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1053, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1052, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1051, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1050, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1049, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1048, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1047, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1046, "details":[{"type":"table", "Width":"32"}]}, {"from":750, "to":1045, "details":[{"type":"table", "Width":"32"}]}]}, "7":{"nodes":[{"name":"Cluster 3", "id":1641, "start":"1.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body11_i_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1s_c0_enter4257449_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1_14325_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":3954, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":3955, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"14192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 4", "id":1644, "start":"8.00", "end":"34.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body11_i_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1s_c1_enter_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1_14325_7gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"26"}], "type":"cluster", "children":[{"name":"Logic", "id":3956, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"8", "Cluster Logic Latency":"23"}], "type":"inst"}, {"name":"Exit", "id":3957, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"31", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"9584", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":1190, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"RD", "id":1642, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"256 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::bFeeder_channel_pipe, t2sp::sgemm::bFeeder_channel_array_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"RD", "id":1643, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"256 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::aFeeder_channel_pipe, t2sp::sgemm::aFeeder_channel_array_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"WR", "id":1645, "start":"34.00", "end":"34.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"256 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::Product_channel_pipe, sycl::_V1::vec<float, 8>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"34", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}], "links":[{"from":3954, "to":3955}, {"from":3956, "to":3957}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"1"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"1"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"1"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"1"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"1"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"1"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"1"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"1"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"1"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"1"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"1"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"1"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1190, "to":3954, "details":[{"type":"table", "Width":"32"}]}, {"from":1642, "to":3956, "details":[{"type":"table", "Width":"256"}]}, {"from":3955, "to":1642, "details":[{"type":"table", "Width":"14192"}]}, {"from":1643, "to":3956, "details":[{"type":"table", "Width":"256"}]}, {"from":3955, "to":1643, "details":[{"type":"table", "Width":"14192"}]}, {"from":3957, "to":1645, "details":[{"type":"table", "Width":"9584"}]}]}, "8":{"nodes":[{"name":"Feedback", "id":1646, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]], "type":"inst"}], "links":[]}};
var scheduleJSON={"1":{"nodes":[{"name":"kernel_Product_class.B0", "id":2, "start":"0", "end":"9", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":10, "start":"1", "end":"9", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1s_c0_enter_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1_27_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"arg_A_extent_1", "id":1649, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_A_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":1650, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Compare", "id":1651, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Select", "id":1652, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1653, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":">>", "id":1654, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Arithmetic Right Shift", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Compare", "id":1674, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Select", "id":1675, "start":"4", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1676, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1677, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"FFwd Src", "id":1684, "start":"0", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Product_class.B1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["1687"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Compare", "id":1662, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"FFwd Src", "id":1680, "start":"0", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_Product_class.B1, kernel_Product_class.B1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "ffwdLinkID":["1692", "1702"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"arg_B_extent_0", "id":1655, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_B_extent_0\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":1656, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"7 (0x7)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"Compare", "id":1657, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"Select", "id":1658, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"+", "id":1659, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":">>", "id":1660, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Arithmetic Right Shift", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"Compare", "id":1670, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Select", "id":1671, "start":"4", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1672, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1673, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"FFwd Src", "id":1683, "start":"0", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Product_class.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["1711"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"FFwd Src", "id":1678, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Product_class.B1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["1690"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"arg_B_extent_1", "id":1661, "start":"0", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_B_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"FFwd Src", "id":1679, "start":"0", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Product_class.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["1714"], "type":"inst"}, {"name":"arg_B_extent_1", "id":1663, "start":"0", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_B_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"FFwd Src", "id":1681, "start":"0", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Product_class.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["1718"], "type":"inst"}, {"name":"arg_B_extent_1", "id":1664, "start":"0", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_B_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"Compare", "id":1665, "start":"4", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"arg_B_extent_1", "id":1666, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_B_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Select", "id":1667, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1668, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1669, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"FFwd Src", "id":1682, "start":"0", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Product_class.B5", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["2034"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Exit", "id":1647, "start":"6", "end":"9", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Feedback", "id":9, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}]}, {"name":"kernel_Product_class.B1", "id":3, "start":"9", "end":"18", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":12, "start":"10", "end":"16", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1s_c0_enter4088447_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1_233_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"\'i\'", "id":1700, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1707, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"\'i\'", "id":1688, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"FFwd Dest", "id":1687, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["1684"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Select", "id":1689, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"+", "id":1705, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"FFwd Dest", "id":1690, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1678"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"Compare", "id":1691, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"FFwd Dest", "id":1692, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1680"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"And", "id":1693, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"arg_A_extent_1", "id":1694, "start":"9", "end":"11", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_A_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":1695, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"7 (0x7)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"Compare", "id":1696, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"Select", "id":1697, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"+", "id":1698, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":">>", "id":1699, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Arithmetic Right Shift", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"Compare", "id":1701, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"FFwd Dest", "id":1702, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["1680"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"And", "id":1703, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Exit", "id":1685, "start":"13", "end":"16", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"48", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"\'bFeeder_channel_array\'", "id":13, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":14, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":15, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":16, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":17, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":18, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":19, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":20, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":21, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":22, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":23, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":24, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":25, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":26, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":27, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":28, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":29, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":30, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":31, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":32, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":33, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":34, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":35, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":36, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":37, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":38, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":39, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":40, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":41, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":42, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":43, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":44, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":45, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":46, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":47, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":48, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":49, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":50, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":51, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":52, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":53, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":54, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":55, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":56, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":57, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":58, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":59, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":60, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":61, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":62, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":63, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":64, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":65, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":66, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":67, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":68, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":69, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":70, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":71, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":72, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":73, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":74, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":75, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":76, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":77, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":78, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":79, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":80, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":81, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":82, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":83, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":84, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":85, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":86, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":87, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":88, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":89, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":90, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":91, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":92, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":93, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":94, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":95, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":96, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":97, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":98, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":99, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":100, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":101, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":102, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":103, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":104, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":105, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":106, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":107, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":108, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":109, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":110, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":111, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":112, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":113, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":114, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":115, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":116, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":117, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":118, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":119, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":120, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":121, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":122, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":123, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":124, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":125, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":126, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":127, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":128, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":129, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":130, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":131, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":132, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":133, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":134, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":135, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":136, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":137, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":138, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":139, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":140, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":141, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":142, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":143, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":144, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":145, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":146, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":147, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":148, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":149, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":150, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":151, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":152, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":153, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":154, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":155, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":156, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_iter\'", "id":157, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_iter\'", "Max Fanout":"147", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"\'Z_pipe_base\'", "id":158, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_base\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}]}, {"name":"kernel_Product_class.B2", "id":4, "start":"18", "end":"26", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":310, "start":"19", "end":"24", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1s_c0_enter4092448_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1_3045_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Feedback", "id":2024, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"Feedback", "id":2020, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2018, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2016, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2014, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2012, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2010, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2008, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":2006, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2004, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2002, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":2000, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1998, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1996, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1994, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1992, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1990, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1988, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1986, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1984, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1982, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1980, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1978, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1976, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1974, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1972, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1970, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1968, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1966, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1964, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1962, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1960, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1958, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1956, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1954, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1952, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1950, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1948, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1946, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1944, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1942, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1940, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1938, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1936, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1934, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1932, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1930, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1928, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1926, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1924, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1922, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1920, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1918, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1916, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1914, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":1912, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1910, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1908, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1906, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1904, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1902, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1900, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1898, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1896, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1894, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":1892, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1890, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1888, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1886, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1884, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1882, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1880, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1878, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1876, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1874, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1872, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1870, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1868, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1866, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1864, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1862, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1860, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1858, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1856, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1854, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1852, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1850, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1848, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1846, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1844, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1842, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1840, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1838, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1836, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1834, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1832, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1830, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1828, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1826, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1824, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1822, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1820, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1818, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1816, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1814, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1812, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1810, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1808, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1806, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1804, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1802, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1800, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1798, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1796, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1794, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1792, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1790, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1788, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1786, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1784, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1782, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1780, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1778, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1776, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1774, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1772, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1770, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1768, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":1766, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":1764, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1762, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1760, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1758, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1756, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1754, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1752, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1750, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":1748, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1746, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1744, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1742, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1740, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1738, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1736, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1734, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":1730, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Feedback", "id":1728, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"\'Z_pipe_iter\'", "id":1725, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_iter\'", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"Feedback", "id":2022, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"Feedback", "id":1716, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"4", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"\'j\'", "id":1712, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"FFwd Dest", "id":1711, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["1683"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Select", "id":1713, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"And", "id":1720, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"16", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"+", "id":1723, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"FFwd Dest", "id":1714, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["1679"], "type":"inst"}, {"name":"Compare", "id":1715, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"And", "id":1717, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"FFwd Dest", "id":1718, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "ffwdLinkID":["1681"], "type":"inst"}, {"name":"Select", "id":1719, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"+", "id":1726, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"Exit", "id":1709, "start":"21", "end":"24", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"9512", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"\'Z_pipe_base\'", "id":455, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_base\'", "Max Fanout":"146", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":454, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":453, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":452, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":451, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":450, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":449, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":448, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":447, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":446, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":445, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":444, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":443, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":442, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":441, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":440, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":439, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":438, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":437, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":436, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":435, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":434, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":433, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":432, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":431, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":430, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":429, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":428, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":427, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":426, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":425, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":424, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":423, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":422, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":421, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":420, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":419, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":418, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":417, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":416, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":415, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":414, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":413, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":412, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":411, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":410, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":409, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":408, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":407, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":406, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":405, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":404, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":403, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":402, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":401, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":400, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":399, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":398, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":397, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":396, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":395, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":394, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":393, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":392, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":391, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":390, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":389, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":388, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":387, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":386, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":385, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":384, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":383, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":382, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":381, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":380, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":379, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":378, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":377, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":376, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":375, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":374, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":373, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":372, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":371, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":370, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":369, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":368, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":367, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":366, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":365, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":364, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":363, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":362, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":361, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":360, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":359, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":358, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":357, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":356, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":355, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":354, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":353, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":352, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":351, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":350, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":349, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":348, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":347, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":346, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":345, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":344, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":343, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":342, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":341, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":340, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":339, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":338, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":337, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":336, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":335, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":334, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":333, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":332, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":331, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":330, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":329, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":328, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":327, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":326, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":325, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":324, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":323, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":322, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":321, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":320, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":319, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":318, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":317, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":316, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":315, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":314, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":313, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":312, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":311, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}]}, {"name":"kernel_Product_class.B5", "id":7, "start":"26", "end":"60", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":1641, "start":"27", "end":"33", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body11_i_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1s_c0_enter4257449_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1_14325_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Feedback", "id":2110, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Feedback", "id":2036, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"4", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Xor", "id":2038, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Feedback", "id":2108, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Feedback", "id":2106, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Feedback", "id":2039, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"Xor", "id":2041, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"Or", "id":2042, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"Or", "id":2043, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":582}]], "type":"inst"}, {"name":"FFwd Dest", "id":2034, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Product_class.B0", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1682"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Select", "id":2035, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"And", "id":2100, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Exit", "id":2026, "start":"30", "end":"33", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"14192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"RD", "id":1642, "start":"34", "end":"34", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"256 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::bFeeder_channel_pipe, t2sp::sgemm::bFeeder_channel_array_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"RD", "id":1643, "start":"34", "end":"34", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"256 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::aFeeder_channel_pipe, t2sp::sgemm::aFeeder_channel_array_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Cluster 4", "id":1644, "start":"34", "end":"60", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body11_i_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1s_c1_enter_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handleree1_14325_7gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"26"}], "type":"cluster", "children":[{"name":"\'k\'", "id":2164, "start":"36", "end":"36", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"3", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"Compare", "id":2165, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"15", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"+", "id":3068, "start":"36", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"inst"}, {"name":"Feedback", "id":3944, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3941, "start":"36", "end":"36", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3938, "start":"36", "end":"36", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3935, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3932, "start":"36", "end":"36", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3929, "start":"36", "end":"36", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3926, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3923, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Feedback", "id":3920, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3917, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3914, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3911, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3908, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3905, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3902, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3899, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Feedback", "id":3896, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3893, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3890, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3887, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3884, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3881, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3878, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3875, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3872, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3869, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3866, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3863, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3860, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3857, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3854, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3851, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3848, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3845, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3842, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3839, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3836, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3833, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3830, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3827, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3824, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3821, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3818, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3815, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3812, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3809, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3806, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3803, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3800, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3797, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3794, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3791, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3788, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3785, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3782, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3779, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3776, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3773, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3770, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3767, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3764, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3761, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3758, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3755, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3752, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3749, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3746, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3743, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3740, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3737, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3734, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3731, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3728, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3725, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3722, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3719, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3716, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3713, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3710, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3707, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3704, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3701, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3698, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3695, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3692, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3689, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3686, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3683, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3680, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3677, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3674, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3671, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3668, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3665, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3662, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3659, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3656, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3653, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3650, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3647, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3644, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3641, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3638, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3635, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3632, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3629, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3626, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3623, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3620, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3617, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3614, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3611, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3608, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3605, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3602, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3599, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3596, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3593, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3590, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3587, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3584, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3581, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3578, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3575, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3572, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3569, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3566, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3563, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3560, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3557, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3554, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3551, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3548, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3545, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3542, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3539, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3536, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3533, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3530, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3527, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3524, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3521, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3518, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3515, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3512, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"Feedback", "id":3509, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"Feedback", "id":3507, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"Feedback", "id":3505, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"9", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Select", "id":3511, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"\'Z_pipe_base\'", "id":2891, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_base\'", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"Feedback", "id":3502, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"\'Z_pipe_iter\'", "id":2890, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_iter\'", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"+", "id":3066, "start":"40", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":622}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2814, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3310, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2810, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2811, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3118, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2803, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3334, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2799, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2800, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3142, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2792, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3358, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2788, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2789, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3166, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2781, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3382, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2777, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2778, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3190, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2770, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3406, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2766, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2767, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3214, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2759, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3430, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2755, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2756, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3238, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2748, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3454, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2744, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2745, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3262, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2737, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3478, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2733, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2734, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3286, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2727, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3313, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2723, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2724, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3121, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2717, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3337, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2713, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2714, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3145, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2707, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3361, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2703, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2704, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3169, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2697, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3385, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2693, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2694, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3193, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2687, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3409, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2683, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2684, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3217, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2677, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3433, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2673, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2674, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3241, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2667, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3457, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2663, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2664, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3265, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2657, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3481, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2653, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2654, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3289, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2647, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3316, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2643, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2644, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3124, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2637, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3340, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2633, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2634, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3148, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2627, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3364, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2623, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2624, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3172, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2617, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3388, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2613, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2614, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3196, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2607, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3412, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2603, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2604, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3220, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2597, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3436, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2593, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2594, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3244, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2587, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3460, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2583, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2584, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3268, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2577, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3484, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2573, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2574, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3292, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2567, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3319, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2563, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2564, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3127, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2557, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3343, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2553, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2554, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3151, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2547, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3367, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2543, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2544, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3175, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2537, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3391, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2533, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2534, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3199, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2527, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3415, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2523, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2524, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3223, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2517, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3439, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2513, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2514, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3247, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2507, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3463, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2503, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2504, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3271, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2497, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3487, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2493, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2494, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3295, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2487, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3322, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2483, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2484, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3130, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2477, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3346, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2473, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2474, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3154, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2467, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3370, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2463, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2464, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3178, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2457, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3394, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2453, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2454, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3202, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2447, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3418, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2443, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2444, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3226, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2437, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3442, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2433, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2434, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3250, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2427, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3466, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2423, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2424, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3274, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2417, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3490, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2413, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2414, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3298, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2407, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3325, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2403, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2404, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3133, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2397, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3349, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2393, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2394, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3157, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2387, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3373, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2383, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2384, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3181, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2377, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3397, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2373, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2374, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3205, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2367, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3421, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2363, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2364, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3229, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2357, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3445, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2353, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2354, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3253, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2347, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3469, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2343, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2344, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3277, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2337, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3493, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2333, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2334, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3301, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2327, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3328, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2323, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2324, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3136, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2317, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3352, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2313, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2314, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3160, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2307, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3376, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2303, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2304, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3184, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2297, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3400, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2293, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2294, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3208, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2287, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3424, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2283, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2284, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3232, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2277, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3448, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2273, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2274, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3256, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2267, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3472, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2263, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2264, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3280, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2257, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3496, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2253, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2254, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3304, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2247, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3331, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2243, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2244, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3139, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2237, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3355, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2233, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2234, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3163, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2227, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3379, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2223, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2224, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3187, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2217, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3403, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2213, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2214, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3211, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2207, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3427, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2203, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Select", "id":2204, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3235, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2197, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3451, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2193, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2194, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3259, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2187, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Feedback", "id":3475, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2183, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2184, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3283, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"\'Z_pipe_shreg\'", "id":2177, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_shreg\'", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Feedback", "id":3499, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"\'Z_shreg\'", "id":2173, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_shreg\'", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2174, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3307, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2161, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":2162, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2169, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2170, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2179, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2180, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2189, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2190, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2199, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2200, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2209, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2210, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2219, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2220, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2229, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2230, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2239, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2240, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":3115, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3117, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3901, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2158, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":2159, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2249, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2250, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2259, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2260, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2269, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2270, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2279, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2280, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2289, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2290, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2299, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2300, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2309, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2310, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2319, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2320, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":3112, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3114, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3904, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2155, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Select", "id":2156, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2329, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2330, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2339, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2340, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2349, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2350, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2359, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2360, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2369, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2370, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2379, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2380, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2389, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2390, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2399, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2400, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":3109, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3111, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3907, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2152, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Select", "id":2153, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2409, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2410, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2419, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2420, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2429, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2430, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2439, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2440, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2449, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2450, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2459, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2460, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2469, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2470, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2479, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2480, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":3106, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3108, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3910, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2149, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":2150, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2489, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2490, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2499, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2500, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2509, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2510, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2519, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2520, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2529, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2530, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2539, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2540, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2549, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2550, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2559, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2560, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":3103, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3105, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3913, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2146, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":2147, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2569, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2570, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2579, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2580, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2589, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2590, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2599, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2600, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2609, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2610, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2619, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2620, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2629, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2630, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2639, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2640, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":3100, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3102, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3916, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2143, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Select", "id":2144, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2649, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2650, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2659, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2660, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2669, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2670, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2679, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2680, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2689, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2690, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2699, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2700, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2709, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2710, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2719, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2720, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":3097, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3099, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3919, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":2140, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":2141, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2729, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2730, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2740, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2741, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2751, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2752, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2762, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2763, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2773, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2774, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2784, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2785, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2795, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2796, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2806, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2807, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":3094, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"Select", "id":3096, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3922, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2137, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":2138, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2171, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2172, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2175, "start":"37", "end":"41", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"11", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3309, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3709, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2251, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2252, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2255, "start":"39", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"13", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3306, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3712, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2331, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2332, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2335, "start":"41", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"15", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3303, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3715, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2411, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2412, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2415, "start":"43", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3300, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3718, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2491, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2492, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2495, "start":"45", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3297, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3721, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2571, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2572, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2575, "start":"47", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3294, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3724, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2651, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2652, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2655, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3291, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3727, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2731, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2732, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2735, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3288, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3730, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3091, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3093, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3925, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2134, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":2135, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2181, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2182, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2185, "start":"39", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"13", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3285, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3733, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2261, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2262, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2265, "start":"39", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"13", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3282, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3736, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2341, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2342, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2345, "start":"41", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"15", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3279, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3739, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2421, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2422, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2425, "start":"43", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3276, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3742, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2501, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2502, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2505, "start":"45", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3273, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3745, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2581, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2582, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2585, "start":"47", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3270, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3748, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2661, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2662, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2665, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3267, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3751, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2742, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2743, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2746, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3264, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3754, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3088, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3090, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3928, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2131, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":2132, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2191, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2192, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2195, "start":"41", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"15", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3261, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3757, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2271, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2272, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2275, "start":"41", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"15", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3258, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3760, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2351, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2352, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2355, "start":"41", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"15", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3255, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3763, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2431, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2432, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2435, "start":"43", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3252, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3766, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2511, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2512, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2515, "start":"45", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3249, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3769, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2591, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2592, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2595, "start":"47", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3246, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3772, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2671, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2672, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2675, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3243, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3775, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2753, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2754, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2757, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3240, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3778, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3085, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3087, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3931, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2128, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":2129, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2201, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2202, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2205, "start":"43", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3237, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3781, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2281, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2282, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2285, "start":"43", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3234, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3784, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2361, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2362, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2365, "start":"43", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3231, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3787, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2441, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2442, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2445, "start":"43", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"17", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3228, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3790, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2521, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2522, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2525, "start":"45", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3225, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3793, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2601, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2602, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2605, "start":"47", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3222, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3796, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2681, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2682, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2685, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3219, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3799, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2764, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2765, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2768, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3216, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3802, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3082, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3084, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3934, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2125, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Select", "id":2126, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2211, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2212, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2215, "start":"45", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3213, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3805, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2291, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2292, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2295, "start":"45", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3210, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3808, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2371, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2372, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2375, "start":"45", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3207, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3811, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2451, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2452, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2455, "start":"45", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3204, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3814, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2531, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2532, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2535, "start":"45", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"19", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3201, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3817, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2611, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2612, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2615, "start":"47", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3198, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3820, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2691, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2692, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2695, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3195, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3823, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2775, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2776, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2779, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3192, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3826, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3079, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3081, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3937, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2122, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Select", "id":2123, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2221, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2222, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2225, "start":"47", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3189, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3829, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2301, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2302, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2305, "start":"47", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3186, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3832, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2381, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2382, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2385, "start":"47", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3183, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3835, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2461, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2462, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2465, "start":"47", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3180, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3838, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2541, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2542, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2545, "start":"47", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3177, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3841, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2621, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2622, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2625, "start":"47", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"21", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3174, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3844, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2701, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2702, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2705, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3171, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3847, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2786, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2787, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2790, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3168, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3850, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":3076, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3078, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3940, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2119, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":2120, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2231, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2232, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2235, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3165, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3853, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2311, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2312, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2315, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3162, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3856, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2391, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2392, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2395, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3159, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3859, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2471, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2472, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2475, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3156, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3862, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2551, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2552, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2555, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3153, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3865, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2631, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2632, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2635, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3150, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3868, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2711, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2712, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2715, "start":"49", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"23", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3147, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3871, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2797, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2798, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2801, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3144, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3874, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3073, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3075, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3943, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":2116, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":2117, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"reg", "id":2241, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2242, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2245, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3141, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3877, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2321, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2322, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2325, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3138, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3880, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2401, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2402, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2405, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3135, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3883, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2481, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2482, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2485, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3132, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3886, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2561, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2562, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2565, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3129, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3889, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2641, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2642, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"3", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2645, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3126, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3892, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"reg", "id":2721, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2722, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2725, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3123, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3895, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"reg", "id":2808, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2809, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"f32 FP *+", "id":2812, "start":"51", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"3", "Start Cycle":"25", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":3120, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3898, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"Feedback", "id":3070, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":3072, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3946, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"arg_B_extent_1", "id":2166, "start":"26", "end":"35", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_B_extent_1\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"+", "id":2167, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"Compare", "id":2168, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"8", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"Select", "id":2817, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":600}]], "type":"inst"}, {"name":"Select", "id":2892, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":600}]], "type":"inst"}, {"name":"+", "id":2894, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"8 (0x8)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":612}]], "type":"inst"}, {"name":"Compare", "id":2895, "start":"40", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":612}]], "type":"inst"}, {"name":"Or", "id":2896, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":612}]], "type":"inst"}, {"name":"Or", "id":2897, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":612}]], "type":"inst"}, {"name":"Select", "id":3504, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3514, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"Select", "id":2728, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3060, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3061, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3318, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3700, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2718, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3039, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3040, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3342, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3676, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2708, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3018, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3019, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3366, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3652, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2698, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2997, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2998, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3390, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3628, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2688, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2976, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2977, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3414, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3604, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2678, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2955, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2956, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3438, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3580, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2668, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2934, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2935, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3462, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3556, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2658, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2913, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2914, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3486, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3532, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2648, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3057, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3058, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3321, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3697, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2638, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3036, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3037, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3345, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3673, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2628, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3015, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3016, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3369, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3649, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2618, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2994, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2995, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3393, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3625, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2608, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2973, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2974, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3417, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3601, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2598, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2952, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2953, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3441, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3577, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2588, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2931, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2932, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3465, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3553, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2578, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2910, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2911, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3489, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3529, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2568, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3054, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3055, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3324, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3694, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2558, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3033, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3034, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3348, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3670, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2548, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3012, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3013, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3372, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3646, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2538, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2991, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2992, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3396, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3622, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2528, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2970, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2971, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3420, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3598, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2518, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2949, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2950, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3444, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3574, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2508, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2928, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2929, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3468, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3550, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2498, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2907, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2908, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3492, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3526, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2488, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3051, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3052, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3327, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3691, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2478, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3030, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3031, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3351, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3667, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2468, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3009, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3010, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3375, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3643, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2458, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2988, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2989, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3399, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3619, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2448, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2967, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2968, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3423, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3595, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2438, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2946, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2947, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3447, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3571, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2428, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2925, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2926, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3471, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3547, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2418, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2904, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2905, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3495, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3523, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2408, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3048, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3049, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3330, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3688, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2398, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3027, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3028, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3354, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3664, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2388, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3006, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3007, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3378, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3640, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2378, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2985, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2986, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3402, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3616, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2368, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2964, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2965, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3426, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3592, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2358, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2943, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2944, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3450, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3568, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2348, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2922, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2923, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3474, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3544, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2338, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2901, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2902, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3498, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3520, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2328, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3045, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3046, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3333, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3685, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2318, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3024, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3025, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3357, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3661, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2308, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3003, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3004, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3381, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3637, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2298, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2982, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2983, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3405, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3613, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2288, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2961, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2962, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3429, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3589, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2278, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2940, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2941, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3453, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3565, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2268, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2919, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2920, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3477, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3541, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2258, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2898, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2899, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3501, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3517, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":2248, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2888, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2889, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"Select", "id":2238, "start":"53", "end":"53", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2872, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2873, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2886, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2887, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"Select", "id":2228, "start":"51", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2858, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2859, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2870, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2871, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2884, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2885, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"Select", "id":2218, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2846, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2847, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2856, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2857, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2868, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2869, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2882, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2883, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"Select", "id":2208, "start":"47", "end":"47", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2836, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2837, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2844, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2845, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2854, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2855, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2866, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2867, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2880, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2881, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"Select", "id":2198, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2828, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2829, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2834, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2835, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2842, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2843, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2852, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2853, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2864, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2865, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2878, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2879, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"Select", "id":2188, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2822, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2823, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2826, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2827, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2832, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2833, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2840, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2841, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2850, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2851, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2862, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2863, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2876, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2877, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"Select", "id":2178, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2818, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2819, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2820, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2821, "start":"44", "end":"45", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2824, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2825, "start":"46", "end":"47", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2830, "start":"47", "end":"48", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2831, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2838, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2839, "start":"50", "end":"51", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2848, "start":"51", "end":"52", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2849, "start":"52", "end":"53", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2860, "start":"53", "end":"54", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2861, "start":"54", "end":"55", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2874, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2875, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":609}]], "type":"inst"}, {"name":"Select", "id":2738, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2916, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2917, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3483, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3535, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3480, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3538, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2749, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2937, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2938, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3459, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3559, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3456, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3562, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2760, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2958, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2959, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3435, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3583, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3432, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3586, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2771, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":2979, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2980, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3411, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3607, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3408, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3610, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2782, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3000, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3001, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3387, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3631, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3384, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3634, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2793, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3021, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3022, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3363, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3655, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3360, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3658, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2804, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3042, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3043, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3339, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3679, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3336, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3682, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":2815, "start":"55", "end":"55", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":595}]], "type":"inst"}, {"name":"reg", "id":3063, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":3064, "start":"56", "end":"57", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":3315, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3703, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Select", "id":3312, "start":"55", "end":"56", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"Select", "id":3706, "start":"57", "end":"57", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"Exit", "id":2114, "start":"57", "end":"60", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"31", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"9584", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":1645, "start":"60", "end":"60", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"256 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::Product_channel_pipe, sycl::_V1::vec<float, 8>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"34", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}]}, {"name":"kernel_Product_class.B4", "id":6, "start":"60", "end":"62", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_Product_class.B3", "id":5, "start":"62", "end":"64", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_Product_class.B6", "id":8, "start":"64", "end":"65", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":2, "to":3}, {"from":1649, "to":1650}, {"from":1650, "to":1651}, {"from":1650, "to":1653}, {"from":1651, "to":1652}, {"from":1652, "to":1653}, {"from":1653, "to":1662}, {"from":1653, "to":1654}, {"from":1654, "to":1675}, {"from":1654, "to":1674}, {"from":1674, "to":1675}, {"from":1675, "to":1676}, {"from":1676, "to":1677}, {"from":1677, "to":1684}, {"from":1662, "to":1680}, {"from":1655, "to":1656}, {"from":1656, "to":1657}, {"from":1656, "to":1659}, {"from":1657, "to":1658}, {"from":1658, "to":1659}, {"from":1659, "to":1678}, {"from":1659, "to":1660}, {"from":1660, "to":1671}, {"from":1660, "to":1670}, {"from":1670, "to":1671}, {"from":1671, "to":1672}, {"from":1672, "to":1673}, {"from":1673, "to":1683}, {"from":1661, "to":1679}, {"from":1663, "to":1681}, {"from":1664, "to":1665}, {"from":1665, "to":1667}, {"from":1666, "to":1667}, {"from":1667, "to":1668}, {"from":1668, "to":1669}, {"from":1669, "to":1682}, {"from":3, "to":4}, {"from":12, "to":158}, {"from":12, "to":157}, {"from":12, "to":156}, {"from":12, "to":155}, {"from":12, "to":154}, {"from":12, "to":153}, {"from":12, "to":152}, {"from":12, "to":151}, {"from":12, "to":150}, {"from":12, "to":149}, {"from":12, "to":148}, {"from":12, "to":147}, {"from":12, "to":146}, {"from":12, "to":145}, {"from":12, "to":144}, {"from":12, "to":143}, {"from":12, "to":142}, {"from":12, "to":141}, {"from":12, "to":140}, {"from":12, "to":139}, {"from":12, "to":138}, {"from":12, "to":137}, {"from":12, "to":136}, {"from":12, "to":135}, {"from":12, "to":134}, {"from":12, "to":133}, {"from":12, "to":132}, {"from":12, "to":131}, {"from":12, "to":130}, {"from":12, "to":129}, {"from":12, "to":128}, {"from":12, "to":127}, {"from":12, "to":126}, {"from":12, "to":125}, {"from":12, "to":124}, {"from":12, "to":123}, {"from":12, "to":122}, {"from":12, "to":121}, {"from":12, "to":120}, {"from":12, "to":119}, {"from":12, "to":118}, {"from":12, "to":117}, {"from":12, "to":116}, {"from":12, "to":115}, {"from":12, "to":114}, {"from":12, "to":113}, {"from":12, "to":112}, {"from":12, "to":111}, {"from":12, "to":110}, {"from":12, "to":109}, {"from":12, "to":108}, {"from":12, "to":107}, {"from":12, "to":106}, {"from":12, "to":105}, {"from":12, "to":104}, {"from":12, "to":103}, {"from":12, "to":102}, {"from":12, "to":101}, {"from":12, "to":100}, {"from":12, "to":99}, {"from":12, "to":98}, {"from":12, "to":97}, {"from":12, "to":96}, {"from":12, "to":95}, {"from":12, "to":94}, {"from":12, "to":93}, {"from":12, "to":92}, {"from":12, "to":91}, {"from":12, "to":90}, {"from":12, "to":89}, {"from":12, "to":88}, {"from":12, "to":87}, {"from":12, "to":86}, {"from":12, "to":85}, {"from":12, "to":84}, {"from":12, "to":83}, {"from":12, "to":82}, {"from":12, "to":81}, {"from":12, "to":80}, {"from":12, "to":79}, {"from":12, "to":78}, {"from":12, "to":77}, {"from":12, "to":76}, {"from":12, "to":75}, {"from":12, "to":74}, {"from":12, "to":73}, {"from":12, "to":72}, {"from":12, "to":71}, {"from":12, "to":70}, {"from":12, "to":69}, {"from":12, "to":68}, {"from":12, "to":67}, {"from":12, "to":66}, {"from":12, "to":65}, {"from":12, "to":64}, {"from":12, "to":63}, {"from":12, "to":62}, {"from":12, "to":61}, {"from":12, "to":60}, {"from":12, "to":59}, {"from":12, "to":58}, {"from":12, "to":57}, {"from":12, "to":56}, {"from":12, "to":55}, {"from":12, "to":54}, {"from":12, "to":53}, {"from":12, "to":52}, {"from":12, "to":51}, {"from":12, "to":50}, {"from":12, "to":49}, {"from":12, "to":48}, {"from":12, "to":47}, {"from":12, "to":46}, {"from":12, "to":45}, {"from":12, "to":44}, {"from":12, "to":43}, {"from":12, "to":42}, {"from":12, "to":41}, {"from":12, "to":40}, {"from":12, "to":39}, {"from":12, "to":38}, {"from":12, "to":37}, {"from":12, "to":36}, {"from":12, "to":35}, {"from":12, "to":34}, {"from":12, "to":33}, {"from":12, "to":32}, {"from":12, "to":31}, {"from":12, "to":30}, {"from":12, "to":29}, {"from":12, "to":28}, {"from":12, "to":27}, {"from":12, "to":26}, {"from":12, "to":25}, {"from":12, "to":24}, {"from":12, "to":23}, {"from":12, "to":22}, {"from":12, "to":21}, {"from":12, "to":20}, {"from":12, "to":19}, {"from":12, "to":18}, {"from":12, "to":17}, {"from":12, "to":16}, {"from":12, "to":15}, {"from":12, "to":14}, {"from":12, "to":13}, {"from":1700, "to":1707}, {"from":1700, "to":1701}, {"from":1688, "to":1689}, {"from":1687, "to":1689}, {"from":1689, "to":1705}, {"from":1689, "to":1703}, {"from":1690, "to":1691}, {"from":1691, "to":1693}, {"from":1692, "to":1693}, {"from":1693, "to":1685}, {"from":1694, "to":1695}, {"from":1695, "to":1696}, {"from":1695, "to":1698}, {"from":1696, "to":1697}, {"from":1697, "to":1698}, {"from":1698, "to":1699}, {"from":1699, "to":1701}, {"from":1701, "to":1685}, {"from":1702, "to":1703}, {"from":1703, "to":1685}, {"from":4, "to":7}, {"from":310, "to":311}, {"from":310, "to":312}, {"from":310, "to":313}, {"from":310, "to":314}, {"from":310, "to":315}, {"from":310, "to":316}, {"from":310, "to":317}, {"from":310, "to":318}, {"from":310, "to":319}, {"from":310, "to":320}, {"from":310, "to":321}, {"from":310, "to":322}, {"from":310, "to":323}, {"from":310, "to":324}, {"from":310, "to":325}, {"from":310, "to":326}, {"from":310, "to":327}, {"from":310, "to":328}, {"from":310, "to":329}, {"from":310, "to":330}, {"from":310, "to":331}, {"from":310, "to":332}, {"from":310, "to":333}, {"from":310, "to":334}, {"from":310, "to":335}, {"from":310, "to":336}, {"from":310, "to":337}, {"from":310, "to":338}, {"from":310, "to":339}, {"from":310, "to":340}, {"from":310, "to":341}, {"from":310, "to":342}, {"from":310, "to":343}, {"from":310, "to":344}, {"from":310, "to":345}, {"from":310, "to":346}, {"from":310, "to":347}, {"from":310, "to":348}, {"from":310, "to":349}, {"from":310, "to":350}, {"from":310, "to":351}, {"from":310, "to":352}, {"from":310, "to":353}, {"from":310, "to":354}, {"from":310, "to":355}, {"from":310, "to":356}, {"from":310, "to":357}, {"from":310, "to":358}, {"from":310, "to":359}, {"from":310, "to":360}, {"from":310, "to":361}, {"from":310, "to":362}, {"from":310, "to":363}, {"from":310, "to":364}, {"from":310, "to":365}, {"from":310, "to":366}, {"from":310, "to":367}, {"from":310, "to":368}, {"from":310, "to":369}, {"from":310, "to":370}, {"from":310, "to":371}, {"from":310, "to":372}, {"from":310, "to":373}, {"from":310, "to":374}, {"from":310, "to":375}, {"from":310, "to":376}, {"from":310, "to":377}, {"from":310, "to":378}, {"from":310, "to":379}, {"from":310, "to":380}, {"from":310, "to":381}, {"from":310, "to":382}, {"from":310, "to":383}, {"from":310, "to":384}, {"from":310, "to":385}, {"from":310, "to":386}, {"from":310, "to":387}, {"from":310, "to":388}, {"from":310, "to":389}, {"from":310, "to":390}, {"from":310, "to":391}, {"from":310, "to":392}, {"from":310, "to":393}, {"from":310, "to":394}, {"from":310, "to":395}, {"from":310, "to":396}, {"from":310, "to":397}, {"from":310, "to":398}, {"from":310, "to":399}, {"from":310, "to":400}, {"from":310, "to":401}, {"from":310, "to":402}, {"from":310, "to":403}, {"from":310, "to":404}, {"from":310, "to":405}, {"from":310, "to":406}, {"from":310, "to":407}, {"from":310, "to":408}, {"from":310, "to":409}, {"from":310, "to":410}, {"from":310, "to":411}, {"from":310, "to":412}, {"from":310, "to":413}, {"from":310, "to":414}, {"from":310, "to":415}, {"from":310, "to":416}, {"from":310, "to":417}, {"from":310, "to":418}, {"from":310, "to":419}, {"from":310, "to":420}, {"from":310, "to":421}, {"from":310, "to":422}, {"from":310, "to":423}, {"from":310, "to":424}, {"from":310, "to":425}, {"from":310, "to":426}, {"from":310, "to":427}, {"from":310, "to":428}, {"from":310, "to":429}, {"from":310, "to":430}, {"from":310, "to":431}, {"from":310, "to":432}, {"from":310, "to":433}, {"from":310, "to":434}, {"from":310, "to":435}, {"from":310, "to":436}, {"from":310, "to":437}, {"from":310, "to":438}, {"from":310, "to":439}, {"from":310, "to":440}, {"from":310, "to":441}, {"from":310, "to":442}, {"from":310, "to":443}, {"from":310, "to":444}, {"from":310, "to":445}, {"from":310, "to":446}, {"from":310, "to":447}, {"from":310, "to":448}, {"from":310, "to":449}, {"from":310, "to":450}, {"from":310, "to":451}, {"from":310, "to":452}, {"from":310, "to":453}, {"from":310, "to":454}, {"from":310, "to":455}, {"from":2024, "to":1709}, {"from":2020, "to":1709}, {"from":2018, "to":1709}, {"from":2016, "to":1709}, {"from":2014, "to":1709}, {"from":2012, "to":1709}, {"from":2010, "to":1709}, {"from":2008, "to":1709}, {"from":2006, "to":1709}, {"from":2004, "to":1709}, {"from":2002, "to":1709}, {"from":2000, "to":1709}, {"from":1998, "to":1709}, {"from":1996, "to":1709}, {"from":1994, "to":1709}, {"from":1992, "to":1709}, {"from":1990, "to":1709}, {"from":1988, "to":1709}, {"from":1986, "to":1709}, {"from":1984, "to":1709}, {"from":1982, "to":1709}, {"from":1980, "to":1709}, {"from":1978, "to":1709}, {"from":1976, "to":1709}, {"from":1974, "to":1709}, {"from":1972, "to":1709}, {"from":1970, "to":1709}, {"from":1968, "to":1709}, {"from":1966, "to":1709}, {"from":1964, "to":1709}, {"from":1962, "to":1709}, {"from":1960, "to":1709}, {"from":1958, "to":1709}, {"from":1956, "to":1709}, {"from":1954, "to":1709}, {"from":1952, "to":1709}, {"from":1950, "to":1709}, {"from":1948, "to":1709}, {"from":1946, "to":1709}, {"from":1944, "to":1709}, {"from":1942, "to":1709}, {"from":1940, "to":1709}, {"from":1938, "to":1709}, {"from":1936, "to":1709}, {"from":1934, "to":1709}, {"from":1932, "to":1709}, {"from":1930, "to":1709}, {"from":1928, "to":1709}, {"from":1926, "to":1709}, {"from":1924, "to":1709}, {"from":1922, "to":1709}, {"from":1920, "to":1709}, {"from":1918, "to":1709}, {"from":1916, "to":1709}, {"from":1914, "to":1709}, {"from":1912, "to":1709}, {"from":1910, "to":1709}, {"from":1908, "to":1709}, {"from":1906, "to":1709}, {"from":1904, "to":1709}, {"from":1902, "to":1709}, {"from":1900, "to":1709}, {"from":1898, "to":1709}, {"from":1896, "to":1709}, {"from":1894, "to":1709}, {"from":1892, "to":1709}, {"from":1890, "to":1709}, {"from":1888, "to":1709}, {"from":1886, "to":1709}, {"from":1884, "to":1709}, {"from":1882, "to":1709}, {"from":1880, "to":1709}, {"from":1878, "to":1709}, {"from":1876, "to":1709}, {"from":1874, "to":1709}, {"from":1872, "to":1709}, {"from":1870, "to":1709}, {"from":1868, "to":1709}, {"from":1866, "to":1709}, {"from":1864, "to":1709}, {"from":1862, "to":1709}, {"from":1860, "to":1709}, {"from":1858, "to":1709}, {"from":1856, "to":1709}, {"from":1854, "to":1709}, {"from":1852, "to":1709}, {"from":1850, "to":1709}, {"from":1848, "to":1709}, {"from":1846, "to":1709}, {"from":1844, "to":1709}, {"from":1842, "to":1709}, {"from":1840, "to":1709}, {"from":1838, "to":1709}, {"from":1836, "to":1709}, {"from":1834, "to":1709}, {"from":1832, "to":1709}, {"from":1830, "to":1709}, {"from":1828, "to":1709}, {"from":1826, "to":1709}, {"from":1824, "to":1709}, {"from":1822, "to":1709}, {"from":1820, "to":1709}, {"from":1818, "to":1709}, {"from":1816, "to":1709}, {"from":1814, "to":1709}, {"from":1812, "to":1709}, {"from":1810, "to":1709}, {"from":1808, "to":1709}, {"from":1806, "to":1709}, {"from":1804, "to":1709}, {"from":1802, "to":1709}, {"from":1800, "to":1709}, {"from":1798, "to":1709}, {"from":1796, "to":1709}, {"from":1794, "to":1709}, {"from":1792, "to":1709}, {"from":1790, "to":1709}, {"from":1788, "to":1709}, {"from":1786, "to":1709}, {"from":1784, "to":1709}, {"from":1782, "to":1709}, {"from":1780, "to":1709}, {"from":1778, "to":1709}, {"from":1776, "to":1709}, {"from":1774, "to":1709}, {"from":1772, "to":1709}, {"from":1770, "to":1709}, {"from":1768, "to":1709}, {"from":1766, "to":1709}, {"from":1764, "to":1709}, {"from":1762, "to":1709}, {"from":1760, "to":1709}, {"from":1758, "to":1709}, {"from":1756, "to":1709}, {"from":1754, "to":1709}, {"from":1752, "to":1709}, {"from":1750, "to":1709}, {"from":1748, "to":1709}, {"from":1746, "to":1709}, {"from":1744, "to":1709}, {"from":1742, "to":1709}, {"from":1740, "to":1709}, {"from":1738, "to":1709}, {"from":1736, "to":1709}, {"from":1734, "to":1709}, {"from":1730, "to":1709}, {"from":1728, "to":1709}, {"from":1725, "to":1726}, {"from":1725, "to":1709}, {"from":2022, "to":1709}, {"from":1716, "to":1720}, {"from":1716, "to":1717}, {"from":1716, "to":1709}, {"from":1712, "to":1713}, {"from":1711, "to":1713}, {"from":1713, "to":1723}, {"from":1713, "to":1720}, {"from":1720, "to":1709}, {"from":1714, "to":1715}, {"from":1715, "to":1717}, {"from":1717, "to":1719}, {"from":1717, "to":1709}, {"from":1718, "to":1719}, {"from":1719, "to":1726}, {"from":1726, "to":1709}, {"from":7, "to":6}, {"from":1641, "to":1644}, {"from":1641, "to":1643}, {"from":1641, "to":1642}, {"from":2110, "to":2026}, {"from":2036, "to":2100}, {"from":2036, "to":2038}, {"from":2036, "to":2026}, {"from":2038, "to":2042}, {"from":2038, "to":2026}, {"from":2108, "to":2026}, {"from":2106, "to":2026}, {"from":2039, "to":2041}, {"from":2039, "to":2026}, {"from":2041, "to":2042}, {"from":2042, "to":2043}, {"from":2043, "to":2026}, {"from":2034, "to":2035}, {"from":2035, "to":2100}, {"from":2100, "to":2026}, {"from":1642, "to":1644}, {"from":1643, "to":1644}, {"from":1644, "to":1645}, {"from":2164, "to":3068}, {"from":2164, "to":2168}, {"from":2164, "to":2165}, {"from":2165, "to":2811}, {"from":2165, "to":2800}, {"from":2165, "to":2789}, {"from":2165, "to":2778}, {"from":2165, "to":2767}, {"from":2165, "to":2756}, {"from":2165, "to":2745}, {"from":2165, "to":2734}, {"from":2165, "to":2724}, {"from":2165, "to":2714}, {"from":2165, "to":2704}, {"from":2165, "to":2694}, {"from":2165, "to":2684}, {"from":2165, "to":2674}, {"from":2165, "to":2664}, {"from":2165, "to":2654}, {"from":2165, "to":2644}, {"from":2165, "to":2634}, {"from":2165, "to":2624}, {"from":2165, "to":2614}, {"from":2165, "to":2604}, {"from":2165, "to":2594}, {"from":2165, "to":2584}, {"from":2165, "to":2574}, {"from":2165, "to":2564}, {"from":2165, "to":2554}, {"from":2165, "to":2544}, {"from":2165, "to":2534}, {"from":2165, "to":2524}, {"from":2165, "to":2514}, {"from":2165, "to":2504}, {"from":2165, "to":2494}, {"from":2165, "to":2484}, {"from":2165, "to":2474}, {"from":2165, "to":2464}, {"from":2165, "to":2454}, {"from":2165, "to":2444}, {"from":2165, "to":2434}, {"from":2165, "to":2424}, {"from":2165, "to":2414}, {"from":2165, "to":2404}, {"from":2165, "to":2394}, {"from":2165, "to":2384}, {"from":2165, "to":2374}, {"from":2165, "to":2364}, {"from":2165, "to":2354}, {"from":2165, "to":2344}, {"from":2165, "to":2334}, {"from":2165, "to":2324}, {"from":2165, "to":2314}, {"from":2165, "to":2304}, {"from":2165, "to":2294}, {"from":2165, "to":2284}, {"from":2165, "to":2274}, {"from":2165, "to":2264}, {"from":2165, "to":2254}, {"from":2165, "to":2244}, {"from":2165, "to":2234}, {"from":2165, "to":2224}, {"from":2165, "to":2214}, {"from":2165, "to":2204}, {"from":2165, "to":2194}, {"from":2165, "to":2184}, {"from":2165, "to":2174}, {"from":3944, "to":3946}, {"from":3941, "to":3943}, {"from":3938, "to":3940}, {"from":3935, "to":3937}, {"from":3932, "to":3934}, {"from":3929, "to":3931}, {"from":3926, "to":3928}, {"from":3923, "to":3925}, {"from":3920, "to":3922}, {"from":3917, "to":3919}, {"from":3914, "to":3916}, {"from":3911, "to":3913}, {"from":3908, "to":3910}, {"from":3905, "to":3907}, {"from":3902, "to":3904}, {"from":3899, "to":3901}, {"from":3896, "to":3898}, {"from":3893, "to":3895}, {"from":3890, "to":3892}, {"from":3887, "to":3889}, {"from":3884, "to":3886}, {"from":3881, "to":3883}, {"from":3878, "to":3880}, {"from":3875, "to":3877}, {"from":3872, "to":3874}, {"from":3869, "to":3871}, {"from":3866, "to":3868}, {"from":3863, "to":3865}, {"from":3860, "to":3862}, {"from":3857, "to":3859}, {"from":3854, "to":3856}, {"from":3851, "to":3853}, {"from":3848, "to":3850}, {"from":3845, "to":3847}, {"from":3842, "to":3844}, {"from":3839, "to":3841}, {"from":3836, "to":3838}, {"from":3833, "to":3835}, {"from":3830, "to":3832}, {"from":3827, "to":3829}, {"from":3824, "to":3826}, {"from":3821, "to":3823}, {"from":3818, "to":3820}, {"from":3815, "to":3817}, {"from":3812, "to":3814}, {"from":3809, "to":3811}, {"from":3806, "to":3808}, {"from":3803, "to":3805}, {"from":3800, "to":3802}, {"from":3797, "to":3799}, {"from":3794, "to":3796}, {"from":3791, "to":3793}, {"from":3788, "to":3790}, {"from":3785, "to":3787}, {"from":3782, "to":3784}, {"from":3779, "to":3781}, {"from":3776, "to":3778}, {"from":3773, "to":3775}, {"from":3770, "to":3772}, {"from":3767, "to":3769}, {"from":3764, "to":3766}, {"from":3761, "to":3763}, {"from":3758, "to":3760}, {"from":3755, "to":3757}, {"from":3752, "to":3754}, {"from":3749, "to":3751}, {"from":3746, "to":3748}, {"from":3743, "to":3745}, {"from":3740, "to":3742}, {"from":3737, "to":3739}, {"from":3734, "to":3736}, {"from":3731, "to":3733}, {"from":3728, "to":3730}, {"from":3725, "to":3727}, {"from":3722, "to":3724}, {"from":3719, "to":3721}, {"from":3716, "to":3718}, {"from":3713, "to":3715}, {"from":3710, "to":3712}, {"from":3707, "to":3709}, {"from":3704, "to":3706}, {"from":3701, "to":3703}, {"from":3698, "to":3700}, {"from":3695, "to":3697}, {"from":3692, "to":3694}, {"from":3689, "to":3691}, {"from":3686, "to":3688}, {"from":3683, "to":3685}, {"from":3680, "to":3682}, {"from":3677, "to":3679}, {"from":3674, "to":3676}, {"from":3671, "to":3673}, {"from":3668, "to":3670}, {"from":3665, "to":3667}, {"from":3662, "to":3664}, {"from":3659, "to":3661}, {"from":3656, "to":3658}, {"from":3653, "to":3655}, {"from":3650, "to":3652}, {"from":3647, "to":3649}, {"from":3644, "to":3646}, {"from":3641, "to":3643}, {"from":3638, "to":3640}, {"from":3635, "to":3637}, {"from":3632, "to":3634}, {"from":3629, "to":3631}, {"from":3626, "to":3628}, {"from":3623, "to":3625}, {"from":3620, "to":3622}, {"from":3617, "to":3619}, {"from":3614, "to":3616}, {"from":3611, "to":3613}, {"from":3608, "to":3610}, {"from":3605, "to":3607}, {"from":3602, "to":3604}, {"from":3599, "to":3601}, {"from":3596, "to":3598}, {"from":3593, "to":3595}, {"from":3590, "to":3592}, {"from":3587, "to":3589}, {"from":3584, "to":3586}, {"from":3581, "to":3583}, {"from":3578, "to":3580}, {"from":3575, "to":3577}, {"from":3572, "to":3574}, {"from":3569, "to":3571}, {"from":3566, "to":3568}, {"from":3563, "to":3565}, {"from":3560, "to":3562}, {"from":3557, "to":3559}, {"from":3554, "to":3556}, {"from":3551, "to":3553}, {"from":3548, "to":3550}, {"from":3545, "to":3547}, {"from":3542, "to":3544}, {"from":3539, "to":3541}, {"from":3536, "to":3538}, {"from":3533, "to":3535}, {"from":3530, "to":3532}, {"from":3527, "to":3529}, {"from":3524, "to":3526}, {"from":3521, "to":3523}, {"from":3518, "to":3520}, {"from":3515, "to":3517}, {"from":3512, "to":3514}, {"from":3509, "to":3511}, {"from":3507, "to":3511}, {"from":3505, "to":3514}, {"from":3505, "to":3511}, {"from":3505, "to":3517}, {"from":3505, "to":3520}, {"from":3505, "to":3523}, {"from":3505, "to":3526}, {"from":3505, "to":3529}, {"from":3505, "to":3532}, {"from":3505, "to":3535}, {"from":3505, "to":3538}, {"from":3505, "to":3541}, {"from":3505, "to":3544}, {"from":3505, "to":3547}, {"from":3505, "to":3550}, {"from":3505, "to":3553}, {"from":3505, "to":3556}, {"from":3505, "to":3559}, {"from":3505, "to":3562}, {"from":3505, "to":3565}, {"from":3505, "to":3568}, {"from":3505, "to":3571}, {"from":3505, "to":3574}, {"from":3505, "to":3577}, {"from":3505, "to":3580}, {"from":3505, "to":3583}, {"from":3505, "to":3586}, {"from":3505, "to":3589}, {"from":3505, "to":3592}, {"from":3505, "to":3595}, {"from":3505, "to":3598}, {"from":3505, "to":3601}, {"from":3505, "to":3604}, {"from":3505, "to":3607}, {"from":3505, "to":3610}, {"from":3505, "to":3613}, {"from":3505, "to":3616}, {"from":3505, "to":3619}, {"from":3505, "to":3622}, {"from":3505, "to":3625}, {"from":3505, "to":3628}, {"from":3505, "to":3631}, {"from":3505, "to":3634}, {"from":3505, "to":3637}, {"from":3505, "to":3640}, {"from":3505, "to":3643}, {"from":3505, "to":3646}, {"from":3505, "to":3649}, {"from":3505, "to":3652}, {"from":3505, "to":3655}, {"from":3505, "to":3658}, {"from":3505, "to":3661}, {"from":3505, "to":3664}, {"from":3505, "to":3667}, {"from":3505, "to":3670}, {"from":3505, "to":3673}, {"from":3505, "to":3676}, {"from":3505, "to":3679}, {"from":3505, "to":3682}, {"from":3505, "to":3685}, {"from":3505, "to":3688}, {"from":3505, "to":3691}, {"from":3505, "to":3694}, {"from":3505, "to":3697}, {"from":3505, "to":3700}, {"from":3505, "to":3703}, {"from":3505, "to":3706}, {"from":3505, "to":3709}, {"from":3505, "to":3712}, {"from":3505, "to":3715}, {"from":3505, "to":3718}, {"from":3505, "to":3721}, {"from":3505, "to":3724}, {"from":3505, "to":3727}, {"from":3505, "to":3730}, {"from":3505, "to":3733}, {"from":3505, "to":3736}, {"from":3505, "to":3739}, {"from":3505, "to":3742}, {"from":3505, "to":3745}, {"from":3505, "to":3748}, {"from":3505, "to":3751}, {"from":3505, "to":3754}, {"from":3505, "to":3757}, {"from":3505, "to":3760}, {"from":3505, "to":3763}, {"from":3505, "to":3766}, {"from":3505, "to":3769}, {"from":3505, "to":3772}, {"from":3505, "to":3775}, {"from":3505, "to":3778}, {"from":3505, "to":3781}, {"from":3505, "to":3784}, {"from":3505, "to":3787}, {"from":3505, "to":3790}, {"from":3505, "to":3793}, {"from":3505, "to":3796}, {"from":3505, "to":3799}, {"from":3505, "to":3802}, {"from":3505, "to":3805}, {"from":3505, "to":3808}, {"from":3505, "to":3811}, {"from":3505, "to":3814}, {"from":3505, "to":3817}, {"from":3505, "to":3820}, {"from":3505, "to":3823}, {"from":3505, "to":3826}, {"from":3505, "to":3829}, {"from":3505, "to":3832}, {"from":3505, "to":3835}, {"from":3505, "to":3838}, {"from":3505, "to":3841}, {"from":3505, "to":3844}, {"from":3505, "to":3847}, {"from":3505, "to":3850}, {"from":3505, "to":3853}, {"from":3505, "to":3856}, {"from":3505, "to":3859}, {"from":3505, "to":3862}, {"from":3505, "to":3865}, {"from":3505, "to":3868}, {"from":3505, "to":3871}, {"from":3505, "to":3874}, {"from":3505, "to":3877}, {"from":3505, "to":3880}, {"from":3505, "to":3883}, {"from":3505, "to":3886}, {"from":3505, "to":3889}, {"from":3505, "to":3892}, {"from":3505, "to":3895}, {"from":3505, "to":3898}, {"from":3505, "to":3901}, {"from":3505, "to":3904}, {"from":3505, "to":3907}, {"from":3505, "to":3910}, {"from":3505, "to":3913}, {"from":3505, "to":3916}, {"from":3505, "to":3919}, {"from":3505, "to":3922}, {"from":3505, "to":3925}, {"from":3505, "to":3928}, {"from":3505, "to":3931}, {"from":3505, "to":3934}, {"from":3505, "to":3937}, {"from":3505, "to":3940}, {"from":3505, "to":3943}, {"from":3505, "to":3946}, {"from":3511, "to":2114}, {"from":2891, "to":2892}, {"from":3502, "to":3504}, {"from":2890, "to":2895}, {"from":2890, "to":3066}, {"from":2890, "to":2892}, {"from":2814, "to":2815}, {"from":3310, "to":3312}, {"from":2810, "to":2811}, {"from":2811, "to":2812}, {"from":3118, "to":3120}, {"from":2803, "to":2804}, {"from":3334, "to":3336}, {"from":2799, "to":2800}, {"from":2800, "to":2801}, {"from":3142, "to":3144}, {"from":2792, "to":2793}, {"from":3358, "to":3360}, {"from":2788, "to":2789}, {"from":2789, "to":2790}, {"from":3166, "to":3168}, {"from":2781, "to":2782}, {"from":3382, "to":3384}, {"from":2777, "to":2778}, {"from":2778, "to":2779}, {"from":3190, "to":3192}, {"from":2770, "to":2771}, {"from":3406, "to":3408}, {"from":2766, "to":2767}, {"from":2767, "to":2768}, {"from":3214, "to":3216}, {"from":2759, "to":2760}, {"from":3430, "to":3432}, {"from":2755, "to":2756}, {"from":2756, "to":2757}, {"from":3238, "to":3240}, {"from":2748, "to":2749}, {"from":3454, "to":3456}, {"from":2744, "to":2745}, {"from":2745, "to":2746}, {"from":3262, "to":3264}, {"from":2737, "to":2738}, {"from":3478, "to":3480}, {"from":2733, "to":2734}, {"from":2734, "to":2735}, {"from":3286, "to":3288}, {"from":2727, "to":2728}, {"from":3313, "to":3315}, {"from":2723, "to":2724}, {"from":2724, "to":2725}, {"from":3121, "to":3123}, {"from":2717, "to":2718}, {"from":3337, "to":3339}, {"from":2713, "to":2714}, {"from":2714, "to":2715}, {"from":3145, "to":3147}, {"from":2707, "to":2708}, {"from":3361, "to":3363}, {"from":2703, "to":2704}, {"from":2704, "to":2705}, {"from":3169, "to":3171}, {"from":2697, "to":2698}, {"from":3385, "to":3387}, {"from":2693, "to":2694}, {"from":2694, "to":2695}, {"from":3193, "to":3195}, {"from":2687, "to":2688}, {"from":3409, "to":3411}, {"from":2683, "to":2684}, {"from":2684, "to":2685}, {"from":3217, "to":3219}, {"from":2677, "to":2678}, {"from":3433, "to":3435}, {"from":2673, "to":2674}, {"from":2674, "to":2675}, {"from":3241, "to":3243}, {"from":2667, "to":2668}, {"from":3457, "to":3459}, {"from":2663, "to":2664}, {"from":2664, "to":2665}, {"from":3265, "to":3267}, {"from":2657, "to":2658}, {"from":3481, "to":3483}, {"from":2653, "to":2654}, {"from":2654, "to":2655}, {"from":3289, "to":3291}, {"from":2647, "to":2648}, {"from":3316, "to":3318}, {"from":2643, "to":2644}, {"from":2644, "to":2645}, {"from":3124, "to":3126}, {"from":2637, "to":2638}, {"from":3340, "to":3342}, {"from":2633, "to":2634}, {"from":2634, "to":2635}, {"from":3148, "to":3150}, {"from":2627, "to":2628}, {"from":3364, "to":3366}, {"from":2623, "to":2624}, {"from":2624, "to":2625}, {"from":3172, "to":3174}, {"from":2617, "to":2618}, {"from":3388, "to":3390}, {"from":2613, "to":2614}, {"from":2614, "to":2615}, {"from":3196, "to":3198}, {"from":2607, "to":2608}, {"from":3412, "to":3414}, {"from":2603, "to":2604}, {"from":2604, "to":2605}, {"from":3220, "to":3222}, {"from":2597, "to":2598}, {"from":3436, "to":3438}, {"from":2593, "to":2594}, {"from":2594, "to":2595}, {"from":3244, "to":3246}, {"from":2587, "to":2588}, {"from":3460, "to":3462}, {"from":2583, "to":2584}, {"from":2584, "to":2585}, {"from":3268, "to":3270}, {"from":2577, "to":2578}, {"from":3484, "to":3486}, {"from":2573, "to":2574}, {"from":2574, "to":2575}, {"from":3292, "to":3294}, {"from":2567, "to":2568}, {"from":3319, "to":3321}, {"from":2563, "to":2564}, {"from":2564, "to":2565}, {"from":3127, "to":3129}, {"from":2557, "to":2558}, {"from":3343, "to":3345}, {"from":2553, "to":2554}, {"from":2554, "to":2555}, {"from":3151, "to":3153}, {"from":2547, "to":2548}, {"from":3367, "to":3369}, {"from":2543, "to":2544}, {"from":2544, "to":2545}, {"from":3175, "to":3177}, {"from":2537, "to":2538}, {"from":3391, "to":3393}, {"from":2533, "to":2534}, {"from":2534, "to":2535}, {"from":3199, "to":3201}, {"from":2527, "to":2528}, {"from":3415, "to":3417}, {"from":2523, "to":2524}, {"from":2524, "to":2525}, {"from":3223, "to":3225}, {"from":2517, "to":2518}, {"from":3439, "to":3441}, {"from":2513, "to":2514}, {"from":2514, "to":2515}, {"from":3247, "to":3249}, {"from":2507, "to":2508}, {"from":3463, "to":3465}, {"from":2503, "to":2504}, {"from":2504, "to":2505}, {"from":3271, "to":3273}, {"from":2497, "to":2498}, {"from":3487, "to":3489}, {"from":2493, "to":2494}, {"from":2494, "to":2495}, {"from":3295, "to":3297}, {"from":2487, "to":2488}, {"from":3322, "to":3324}, {"from":2483, "to":2484}, {"from":2484, "to":2485}, {"from":3130, "to":3132}, {"from":2477, "to":2478}, {"from":3346, "to":3348}, {"from":2473, "to":2474}, {"from":2474, "to":2475}, {"from":3154, "to":3156}, {"from":2467, "to":2468}, {"from":3370, "to":3372}, {"from":2463, "to":2464}, {"from":2464, "to":2465}, {"from":3178, "to":3180}, {"from":2457, "to":2458}, {"from":3394, "to":3396}, {"from":2453, "to":2454}, {"from":2454, "to":2455}, {"from":3202, "to":3204}, {"from":2447, "to":2448}, {"from":3418, "to":3420}, {"from":2443, "to":2444}, {"from":2444, "to":2445}, {"from":3226, "to":3228}, {"from":2437, "to":2438}, {"from":3442, "to":3444}, {"from":2433, "to":2434}, {"from":2434, "to":2435}, {"from":3250, "to":3252}, {"from":2427, "to":2428}, {"from":3466, "to":3468}, {"from":2423, "to":2424}, {"from":2424, "to":2425}, {"from":3274, "to":3276}, {"from":2417, "to":2418}, {"from":3490, "to":3492}, {"from":2413, "to":2414}, {"from":2414, "to":2415}, {"from":3298, "to":3300}, {"from":2407, "to":2408}, {"from":3325, "to":3327}, {"from":2403, "to":2404}, {"from":2404, "to":2405}, {"from":3133, "to":3135}, {"from":2397, "to":2398}, {"from":3349, "to":3351}, {"from":2393, "to":2394}, {"from":2394, "to":2395}, {"from":3157, "to":3159}, {"from":2387, "to":2388}, {"from":3373, "to":3375}, {"from":2383, "to":2384}, {"from":2384, "to":2385}, {"from":3181, "to":3183}, {"from":2377, "to":2378}, {"from":3397, "to":3399}, {"from":2373, "to":2374}, {"from":2374, "to":2375}, {"from":3205, "to":3207}, {"from":2367, "to":2368}, {"from":3421, "to":3423}, {"from":2363, "to":2364}, {"from":2364, "to":2365}, {"from":3229, "to":3231}, {"from":2357, "to":2358}, {"from":3445, "to":3447}, {"from":2353, "to":2354}, {"from":2354, "to":2355}, {"from":3253, "to":3255}, {"from":2347, "to":2348}, {"from":3469, "to":3471}, {"from":2343, "to":2344}, {"from":2344, "to":2345}, {"from":3277, "to":3279}, {"from":2337, "to":2338}, {"from":3493, "to":3495}, {"from":2333, "to":2334}, {"from":2334, "to":2335}, {"from":3301, "to":3303}, {"from":2327, "to":2328}, {"from":3328, "to":3330}, {"from":2323, "to":2324}, {"from":2324, "to":2325}, {"from":3136, "to":3138}, {"from":2317, "to":2318}, {"from":3352, "to":3354}, {"from":2313, "to":2314}, {"from":2314, "to":2315}, {"from":3160, "to":3162}, {"from":2307, "to":2308}, {"from":3376, "to":3378}, {"from":2303, "to":2304}, {"from":2304, "to":2305}, {"from":3184, "to":3186}, {"from":2297, "to":2298}, {"from":3400, "to":3402}, {"from":2293, "to":2294}, {"from":2294, "to":2295}, {"from":3208, "to":3210}, {"from":2287, "to":2288}, {"from":3424, "to":3426}, {"from":2283, "to":2284}, {"from":2284, "to":2285}, {"from":3232, "to":3234}, {"from":2277, "to":2278}, {"from":3448, "to":3450}, {"from":2273, "to":2274}, {"from":2274, "to":2275}, {"from":3256, "to":3258}, {"from":2267, "to":2268}, {"from":3472, "to":3474}, {"from":2263, "to":2264}, {"from":2264, "to":2265}, {"from":3280, "to":3282}, {"from":2257, "to":2258}, {"from":3496, "to":3498}, {"from":2253, "to":2254}, {"from":2254, "to":2255}, {"from":3304, "to":3306}, {"from":2247, "to":2248}, {"from":3331, "to":3333}, {"from":2243, "to":2244}, {"from":2244, "to":2245}, {"from":3139, "to":3141}, {"from":2237, "to":2238}, {"from":3355, "to":3357}, {"from":2233, "to":2234}, {"from":2234, "to":2235}, {"from":3163, "to":3165}, {"from":2227, "to":2228}, {"from":3379, "to":3381}, {"from":2223, "to":2224}, {"from":2224, "to":2225}, {"from":3187, "to":3189}, {"from":2217, "to":2218}, {"from":3403, "to":3405}, {"from":2213, "to":2214}, {"from":2214, "to":2215}, {"from":3211, "to":3213}, {"from":2207, "to":2208}, {"from":3427, "to":3429}, {"from":2203, "to":2204}, {"from":2204, "to":2205}, {"from":3235, "to":3237}, {"from":2197, "to":2198}, {"from":3451, "to":3453}, {"from":2193, "to":2194}, {"from":2194, "to":2195}, {"from":3259, "to":3261}, {"from":2187, "to":2188}, {"from":3475, "to":3477}, {"from":2183, "to":2184}, {"from":2184, "to":2185}, {"from":3283, "to":3285}, {"from":2177, "to":2178}, {"from":3499, "to":3501}, {"from":2173, "to":2174}, {"from":2174, "to":2175}, {"from":3307, "to":3309}, {"from":2161, "to":2162}, {"from":2162, "to":3117}, {"from":2162, "to":2169}, {"from":2169, "to":2170}, {"from":2170, "to":2179}, {"from":2170, "to":2175}, {"from":2179, "to":2180}, {"from":2180, "to":2189}, {"from":2180, "to":2185}, {"from":2189, "to":2190}, {"from":2190, "to":2199}, {"from":2190, "to":2195}, {"from":2199, "to":2200}, {"from":2200, "to":2209}, {"from":2200, "to":2205}, {"from":2209, "to":2210}, {"from":2210, "to":2219}, {"from":2210, "to":2215}, {"from":2219, "to":2220}, {"from":2220, "to":2229}, {"from":2220, "to":2225}, {"from":2229, "to":2230}, {"from":2230, "to":2239}, {"from":2230, "to":2235}, {"from":2239, "to":2240}, {"from":2240, "to":2245}, {"from":3115, "to":3117}, {"from":3117, "to":3901}, {"from":3117, "to":2114}, {"from":3901, "to":2114}, {"from":2158, "to":2159}, {"from":2159, "to":3114}, {"from":2159, "to":2249}, {"from":2249, "to":2250}, {"from":2250, "to":2259}, {"from":2250, "to":2255}, {"from":2259, "to":2260}, {"from":2260, "to":2269}, {"from":2260, "to":2265}, {"from":2269, "to":2270}, {"from":2270, "to":2279}, {"from":2270, "to":2275}, {"from":2279, "to":2280}, {"from":2280, "to":2289}, {"from":2280, "to":2285}, {"from":2289, "to":2290}, {"from":2290, "to":2299}, {"from":2290, "to":2295}, {"from":2299, "to":2300}, {"from":2300, "to":2309}, {"from":2300, "to":2305}, {"from":2309, "to":2310}, {"from":2310, "to":2319}, {"from":2310, "to":2315}, {"from":2319, "to":2320}, {"from":2320, "to":2325}, {"from":3112, "to":3114}, {"from":3114, "to":3904}, {"from":3114, "to":2114}, {"from":3904, "to":2114}, {"from":2155, "to":2156}, {"from":2156, "to":3111}, {"from":2156, "to":2329}, {"from":2329, "to":2330}, {"from":2330, "to":2339}, {"from":2330, "to":2335}, {"from":2339, "to":2340}, {"from":2340, "to":2349}, {"from":2340, "to":2345}, {"from":2349, "to":2350}, {"from":2350, "to":2359}, {"from":2350, "to":2355}, {"from":2359, "to":2360}, {"from":2360, "to":2369}, {"from":2360, "to":2365}, {"from":2369, "to":2370}, {"from":2370, "to":2379}, {"from":2370, "to":2375}, {"from":2379, "to":2380}, {"from":2380, "to":2389}, {"from":2380, "to":2385}, {"from":2389, "to":2390}, {"from":2390, "to":2399}, {"from":2390, "to":2395}, {"from":2399, "to":2400}, {"from":2400, "to":2405}, {"from":3109, "to":3111}, {"from":3111, "to":3907}, {"from":3111, "to":2114}, {"from":3907, "to":2114}, {"from":2152, "to":2153}, {"from":2153, "to":3108}, {"from":2153, "to":2409}, {"from":2409, "to":2410}, {"from":2410, "to":2419}, {"from":2410, "to":2415}, {"from":2419, "to":2420}, {"from":2420, "to":2429}, {"from":2420, "to":2425}, {"from":2429, "to":2430}, {"from":2430, "to":2439}, {"from":2430, "to":2435}, {"from":2439, "to":2440}, {"from":2440, "to":2449}, {"from":2440, "to":2445}, {"from":2449, "to":2450}, {"from":2450, "to":2459}, {"from":2450, "to":2455}, {"from":2459, "to":2460}, {"from":2460, "to":2469}, {"from":2460, "to":2465}, {"from":2469, "to":2470}, {"from":2470, "to":2479}, {"from":2470, "to":2475}, {"from":2479, "to":2480}, {"from":2480, "to":2485}, {"from":3106, "to":3108}, {"from":3108, "to":3910}, {"from":3108, "to":2114}, {"from":3910, "to":2114}, {"from":2149, "to":2150}, {"from":2150, "to":3105}, {"from":2150, "to":2489}, {"from":2489, "to":2490}, {"from":2490, "to":2499}, {"from":2490, "to":2495}, {"from":2499, "to":2500}, {"from":2500, "to":2509}, {"from":2500, "to":2505}, {"from":2509, "to":2510}, {"from":2510, "to":2519}, {"from":2510, "to":2515}, {"from":2519, "to":2520}, {"from":2520, "to":2529}, {"from":2520, "to":2525}, {"from":2529, "to":2530}, {"from":2530, "to":2539}, {"from":2530, "to":2535}, {"from":2539, "to":2540}, {"from":2540, "to":2549}, {"from":2540, "to":2545}, {"from":2549, "to":2550}, {"from":2550, "to":2559}, {"from":2550, "to":2555}, {"from":2559, "to":2560}, {"from":2560, "to":2565}, {"from":3103, "to":3105}, {"from":3105, "to":3913}, {"from":3105, "to":2114}, {"from":3913, "to":2114}, {"from":2146, "to":2147}, {"from":2147, "to":3102}, {"from":2147, "to":2569}, {"from":2569, "to":2570}, {"from":2570, "to":2579}, {"from":2570, "to":2575}, {"from":2579, "to":2580}, {"from":2580, "to":2589}, {"from":2580, "to":2585}, {"from":2589, "to":2590}, {"from":2590, "to":2599}, {"from":2590, "to":2595}, {"from":2599, "to":2600}, {"from":2600, "to":2609}, {"from":2600, "to":2605}, {"from":2609, "to":2610}, {"from":2610, "to":2619}, {"from":2610, "to":2615}, {"from":2619, "to":2620}, {"from":2620, "to":2629}, {"from":2620, "to":2625}, {"from":2629, "to":2630}, {"from":2630, "to":2639}, {"from":2630, "to":2635}, {"from":2639, "to":2640}, {"from":2640, "to":2645}, {"from":3100, "to":3102}, {"from":3102, "to":3916}, {"from":3102, "to":2114}, {"from":3916, "to":2114}, {"from":2143, "to":2144}, {"from":2144, "to":3099}, {"from":2144, "to":2649}, {"from":2649, "to":2650}, {"from":2650, "to":2659}, {"from":2650, "to":2655}, {"from":2659, "to":2660}, {"from":2660, "to":2669}, {"from":2660, "to":2665}, {"from":2669, "to":2670}, {"from":2670, "to":2679}, {"from":2670, "to":2675}, {"from":2679, "to":2680}, {"from":2680, "to":2689}, {"from":2680, "to":2685}, {"from":2689, "to":2690}, {"from":2690, "to":2699}, {"from":2690, "to":2695}, {"from":2699, "to":2700}, {"from":2700, "to":2709}, {"from":2700, "to":2705}, {"from":2709, "to":2710}, {"from":2710, "to":2719}, {"from":2710, "to":2715}, {"from":2719, "to":2720}, {"from":2720, "to":2725}, {"from":3097, "to":3099}, {"from":3099, "to":3919}, {"from":3099, "to":2114}, {"from":3919, "to":2114}, {"from":2140, "to":2141}, {"from":2141, "to":3096}, {"from":2141, "to":2729}, {"from":2729, "to":2730}, {"from":2730, "to":2740}, {"from":2730, "to":2735}, {"from":2740, "to":2741}, {"from":2741, "to":2751}, {"from":2741, "to":2746}, {"from":2751, "to":2752}, {"from":2752, "to":2762}, {"from":2752, "to":2757}, {"from":2762, "to":2763}, {"from":2763, "to":2773}, {"from":2763, "to":2768}, {"from":2773, "to":2774}, {"from":2774, "to":2784}, {"from":2774, "to":2779}, {"from":2784, "to":2785}, {"from":2785, "to":2795}, {"from":2785, "to":2790}, {"from":2795, "to":2796}, {"from":2796, "to":2806}, {"from":2796, "to":2801}, {"from":2806, "to":2807}, {"from":2807, "to":2812}, {"from":3094, "to":3096}, {"from":3096, "to":3922}, {"from":3096, "to":2114}, {"from":3922, "to":2114}, {"from":2137, "to":2138}, {"from":2138, "to":3093}, {"from":2138, "to":2171}, {"from":2171, "to":2172}, {"from":2172, "to":2251}, {"from":2172, "to":2175}, {"from":2175, "to":2178}, {"from":2175, "to":3309}, {"from":3309, "to":3709}, {"from":3309, "to":2114}, {"from":3709, "to":2114}, {"from":2251, "to":2252}, {"from":2252, "to":2331}, {"from":2252, "to":2255}, {"from":2255, "to":2258}, {"from":2255, "to":3306}, {"from":3306, "to":3712}, {"from":3306, "to":2114}, {"from":3712, "to":2114}, {"from":2331, "to":2332}, {"from":2332, "to":2411}, {"from":2332, "to":2335}, {"from":2335, "to":2338}, {"from":2335, "to":3303}, {"from":3303, "to":3715}, {"from":3303, "to":2114}, {"from":3715, "to":2114}, {"from":2411, "to":2412}, {"from":2412, "to":2491}, {"from":2412, "to":2415}, {"from":2415, "to":2418}, {"from":2415, "to":3300}, {"from":3300, "to":3718}, {"from":3300, "to":2114}, {"from":3718, "to":2114}, {"from":2491, "to":2492}, {"from":2492, "to":2571}, {"from":2492, "to":2495}, {"from":2495, "to":2498}, {"from":2495, "to":3297}, {"from":3297, "to":3721}, {"from":3297, "to":2114}, {"from":3721, "to":2114}, {"from":2571, "to":2572}, {"from":2572, "to":2651}, {"from":2572, "to":2575}, {"from":2575, "to":2578}, {"from":2575, "to":3294}, {"from":3294, "to":3724}, {"from":3294, "to":2114}, {"from":3724, "to":2114}, {"from":2651, "to":2652}, {"from":2652, "to":2731}, {"from":2652, "to":2655}, {"from":2655, "to":2658}, {"from":2655, "to":3291}, {"from":3291, "to":3727}, {"from":3291, "to":2114}, {"from":3727, "to":2114}, {"from":2731, "to":2732}, {"from":2732, "to":2735}, {"from":2735, "to":2738}, {"from":2735, "to":3288}, {"from":3288, "to":3730}, {"from":3288, "to":2114}, {"from":3730, "to":2114}, {"from":3091, "to":3093}, {"from":3093, "to":3925}, {"from":3093, "to":2114}, {"from":3925, "to":2114}, {"from":2134, "to":2135}, {"from":2135, "to":3090}, {"from":2135, "to":2181}, {"from":2181, "to":2182}, {"from":2182, "to":2261}, {"from":2182, "to":2185}, {"from":2185, "to":2188}, {"from":2185, "to":3285}, {"from":3285, "to":3733}, {"from":3285, "to":2114}, {"from":3733, "to":2114}, {"from":2261, "to":2262}, {"from":2262, "to":2341}, {"from":2262, "to":2265}, {"from":2265, "to":2268}, {"from":2265, "to":3282}, {"from":3282, "to":3736}, {"from":3282, "to":2114}, {"from":3736, "to":2114}, {"from":2341, "to":2342}, {"from":2342, "to":2421}, {"from":2342, "to":2345}, {"from":2345, "to":2348}, {"from":2345, "to":3279}, {"from":3279, "to":3739}, {"from":3279, "to":2114}, {"from":3739, "to":2114}, {"from":2421, "to":2422}, {"from":2422, "to":2501}, {"from":2422, "to":2425}, {"from":2425, "to":2428}, {"from":2425, "to":3276}, {"from":3276, "to":3742}, {"from":3276, "to":2114}, {"from":3742, "to":2114}, {"from":2501, "to":2502}, {"from":2502, "to":2581}, {"from":2502, "to":2505}, {"from":2505, "to":2508}, {"from":2505, "to":3273}, {"from":3273, "to":3745}, {"from":3273, "to":2114}, {"from":3745, "to":2114}, {"from":2581, "to":2582}, {"from":2582, "to":2661}, {"from":2582, "to":2585}, {"from":2585, "to":2588}, {"from":2585, "to":3270}, {"from":3270, "to":3748}, {"from":3270, "to":2114}, {"from":3748, "to":2114}, {"from":2661, "to":2662}, {"from":2662, "to":2742}, {"from":2662, "to":2665}, {"from":2665, "to":2668}, {"from":2665, "to":3267}, {"from":3267, "to":3751}, {"from":3267, "to":2114}, {"from":3751, "to":2114}, {"from":2742, "to":2743}, {"from":2743, "to":2746}, {"from":2746, "to":2749}, {"from":2746, "to":3264}, {"from":3264, "to":3754}, {"from":3264, "to":2114}, {"from":3754, "to":2114}, {"from":3088, "to":3090}, {"from":3090, "to":3928}, {"from":3090, "to":2114}, {"from":3928, "to":2114}, {"from":2131, "to":2132}, {"from":2132, "to":3087}, {"from":2132, "to":2191}, {"from":2191, "to":2192}, {"from":2192, "to":2271}, {"from":2192, "to":2195}, {"from":2195, "to":2198}, {"from":2195, "to":3261}, {"from":3261, "to":3757}, {"from":3261, "to":2114}, {"from":3757, "to":2114}, {"from":2271, "to":2272}, {"from":2272, "to":2351}, {"from":2272, "to":2275}, {"from":2275, "to":2278}, {"from":2275, "to":3258}, {"from":3258, "to":3760}, {"from":3258, "to":2114}, {"from":3760, "to":2114}, {"from":2351, "to":2352}, {"from":2352, "to":2431}, {"from":2352, "to":2355}, {"from":2355, "to":2358}, {"from":2355, "to":3255}, {"from":3255, "to":3763}, {"from":3255, "to":2114}, {"from":3763, "to":2114}, {"from":2431, "to":2432}, {"from":2432, "to":2511}, {"from":2432, "to":2435}, {"from":2435, "to":2438}, {"from":2435, "to":3252}, {"from":3252, "to":3766}, {"from":3252, "to":2114}, {"from":3766, "to":2114}, {"from":2511, "to":2512}, {"from":2512, "to":2591}, {"from":2512, "to":2515}, {"from":2515, "to":2518}, {"from":2515, "to":3249}, {"from":3249, "to":3769}, {"from":3249, "to":2114}, {"from":3769, "to":2114}, {"from":2591, "to":2592}, {"from":2592, "to":2671}, {"from":2592, "to":2595}, {"from":2595, "to":2598}, {"from":2595, "to":3246}, {"from":3246, "to":3772}, {"from":3246, "to":2114}, {"from":3772, "to":2114}, {"from":2671, "to":2672}, {"from":2672, "to":2753}, {"from":2672, "to":2675}, {"from":2675, "to":2678}, {"from":2675, "to":3243}, {"from":3243, "to":3775}, {"from":3243, "to":2114}, {"from":3775, "to":2114}, {"from":2753, "to":2754}, {"from":2754, "to":2757}, {"from":2757, "to":2760}, {"from":2757, "to":3240}, {"from":3240, "to":3778}, {"from":3240, "to":2114}, {"from":3778, "to":2114}, {"from":3085, "to":3087}, {"from":3087, "to":3931}, {"from":3087, "to":2114}, {"from":3931, "to":2114}, {"from":2128, "to":2129}, {"from":2129, "to":3084}, {"from":2129, "to":2201}, {"from":2201, "to":2202}, {"from":2202, "to":2281}, {"from":2202, "to":2205}, {"from":2205, "to":2208}, {"from":2205, "to":3237}, {"from":3237, "to":3781}, {"from":3237, "to":2114}, {"from":3781, "to":2114}, {"from":2281, "to":2282}, {"from":2282, "to":2361}, {"from":2282, "to":2285}, {"from":2285, "to":2288}, {"from":2285, "to":3234}, {"from":3234, "to":3784}, {"from":3234, "to":2114}, {"from":3784, "to":2114}, {"from":2361, "to":2362}, {"from":2362, "to":2441}, {"from":2362, "to":2365}, {"from":2365, "to":2368}, {"from":2365, "to":3231}, {"from":3231, "to":3787}, {"from":3231, "to":2114}, {"from":3787, "to":2114}, {"from":2441, "to":2442}, {"from":2442, "to":2521}, {"from":2442, "to":2445}, {"from":2445, "to":2448}, {"from":2445, "to":3228}, {"from":3228, "to":3790}, {"from":3228, "to":2114}, {"from":3790, "to":2114}, {"from":2521, "to":2522}, {"from":2522, "to":2601}, {"from":2522, "to":2525}, {"from":2525, "to":2528}, {"from":2525, "to":3225}, {"from":3225, "to":3793}, {"from":3225, "to":2114}, {"from":3793, "to":2114}, {"from":2601, "to":2602}, {"from":2602, "to":2681}, {"from":2602, "to":2605}, {"from":2605, "to":2608}, {"from":2605, "to":3222}, {"from":3222, "to":3796}, {"from":3222, "to":2114}, {"from":3796, "to":2114}, {"from":2681, "to":2682}, {"from":2682, "to":2764}, {"from":2682, "to":2685}, {"from":2685, "to":2688}, {"from":2685, "to":3219}, {"from":3219, "to":3799}, {"from":3219, "to":2114}, {"from":3799, "to":2114}, {"from":2764, "to":2765}, {"from":2765, "to":2768}, {"from":2768, "to":2771}, {"from":2768, "to":3216}, {"from":3216, "to":3802}, {"from":3216, "to":2114}, {"from":3802, "to":2114}, {"from":3082, "to":3084}, {"from":3084, "to":3934}, {"from":3084, "to":2114}, {"from":3934, "to":2114}, {"from":2125, "to":2126}, {"from":2126, "to":3081}, {"from":2126, "to":2211}, {"from":2211, "to":2212}, {"from":2212, "to":2291}, {"from":2212, "to":2215}, {"from":2215, "to":2218}, {"from":2215, "to":3213}, {"from":3213, "to":3805}, {"from":3213, "to":2114}, {"from":3805, "to":2114}, {"from":2291, "to":2292}, {"from":2292, "to":2371}, {"from":2292, "to":2295}, {"from":2295, "to":2298}, {"from":2295, "to":3210}, {"from":3210, "to":3808}, {"from":3210, "to":2114}, {"from":3808, "to":2114}, {"from":2371, "to":2372}, {"from":2372, "to":2451}, {"from":2372, "to":2375}, {"from":2375, "to":2378}, {"from":2375, "to":3207}, {"from":3207, "to":3811}, {"from":3207, "to":2114}, {"from":3811, "to":2114}, {"from":2451, "to":2452}, {"from":2452, "to":2531}, {"from":2452, "to":2455}, {"from":2455, "to":2458}, {"from":2455, "to":3204}, {"from":3204, "to":3814}, {"from":3204, "to":2114}, {"from":3814, "to":2114}, {"from":2531, "to":2532}, {"from":2532, "to":2611}, {"from":2532, "to":2535}, {"from":2535, "to":2538}, {"from":2535, "to":3201}, {"from":3201, "to":3817}, {"from":3201, "to":2114}, {"from":3817, "to":2114}, {"from":2611, "to":2612}, {"from":2612, "to":2691}, {"from":2612, "to":2615}, {"from":2615, "to":2618}, {"from":2615, "to":3198}, {"from":3198, "to":3820}, {"from":3198, "to":2114}, {"from":3820, "to":2114}, {"from":2691, "to":2692}, {"from":2692, "to":2775}, {"from":2692, "to":2695}, {"from":2695, "to":2698}, {"from":2695, "to":3195}, {"from":3195, "to":3823}, {"from":3195, "to":2114}, {"from":3823, "to":2114}, {"from":2775, "to":2776}, {"from":2776, "to":2779}, {"from":2779, "to":2782}, {"from":2779, "to":3192}, {"from":3192, "to":3826}, {"from":3192, "to":2114}, {"from":3826, "to":2114}, {"from":3079, "to":3081}, {"from":3081, "to":3937}, {"from":3081, "to":2114}, {"from":3937, "to":2114}, {"from":2122, "to":2123}, {"from":2123, "to":3078}, {"from":2123, "to":2221}, {"from":2221, "to":2222}, {"from":2222, "to":2301}, {"from":2222, "to":2225}, {"from":2225, "to":2228}, {"from":2225, "to":3189}, {"from":3189, "to":3829}, {"from":3189, "to":2114}, {"from":3829, "to":2114}, {"from":2301, "to":2302}, {"from":2302, "to":2381}, {"from":2302, "to":2305}, {"from":2305, "to":2308}, {"from":2305, "to":3186}, {"from":3186, "to":3832}, {"from":3186, "to":2114}, {"from":3832, "to":2114}, {"from":2381, "to":2382}, {"from":2382, "to":2461}, {"from":2382, "to":2385}, {"from":2385, "to":2388}, {"from":2385, "to":3183}, {"from":3183, "to":3835}, {"from":3183, "to":2114}, {"from":3835, "to":2114}, {"from":2461, "to":2462}, {"from":2462, "to":2541}, {"from":2462, "to":2465}, {"from":2465, "to":2468}, {"from":2465, "to":3180}, {"from":3180, "to":3838}, {"from":3180, "to":2114}, {"from":3838, "to":2114}, {"from":2541, "to":2542}, {"from":2542, "to":2621}, {"from":2542, "to":2545}, {"from":2545, "to":2548}, {"from":2545, "to":3177}, {"from":3177, "to":3841}, {"from":3177, "to":2114}, {"from":3841, "to":2114}, {"from":2621, "to":2622}, {"from":2622, "to":2701}, {"from":2622, "to":2625}, {"from":2625, "to":2628}, {"from":2625, "to":3174}, {"from":3174, "to":3844}, {"from":3174, "to":2114}, {"from":3844, "to":2114}, {"from":2701, "to":2702}, {"from":2702, "to":2786}, {"from":2702, "to":2705}, {"from":2705, "to":2708}, {"from":2705, "to":3171}, {"from":3171, "to":3847}, {"from":3171, "to":2114}, {"from":3847, "to":2114}, {"from":2786, "to":2787}, {"from":2787, "to":2790}, {"from":2790, "to":2793}, {"from":2790, "to":3168}, {"from":3168, "to":3850}, {"from":3168, "to":2114}, {"from":3850, "to":2114}, {"from":3076, "to":3078}, {"from":3078, "to":3940}, {"from":3078, "to":2114}, {"from":3940, "to":2114}, {"from":2119, "to":2120}, {"from":2120, "to":3075}, {"from":2120, "to":2231}, {"from":2231, "to":2232}, {"from":2232, "to":2311}, {"from":2232, "to":2235}, {"from":2235, "to":2238}, {"from":2235, "to":3165}, {"from":3165, "to":3853}, {"from":3165, "to":2114}, {"from":3853, "to":2114}, {"from":2311, "to":2312}, {"from":2312, "to":2391}, {"from":2312, "to":2315}, {"from":2315, "to":2318}, {"from":2315, "to":3162}, {"from":3162, "to":3856}, {"from":3162, "to":2114}, {"from":3856, "to":2114}, {"from":2391, "to":2392}, {"from":2392, "to":2471}, {"from":2392, "to":2395}, {"from":2395, "to":2398}, {"from":2395, "to":3159}, {"from":3159, "to":3859}, {"from":3159, "to":2114}, {"from":3859, "to":2114}, {"from":2471, "to":2472}, {"from":2472, "to":2551}, {"from":2472, "to":2475}, {"from":2475, "to":2478}, {"from":2475, "to":3156}, {"from":3156, "to":3862}, {"from":3156, "to":2114}, {"from":3862, "to":2114}, {"from":2551, "to":2552}, {"from":2552, "to":2631}, {"from":2552, "to":2555}, {"from":2555, "to":2558}, {"from":2555, "to":3153}, {"from":3153, "to":3865}, {"from":3153, "to":2114}, {"from":3865, "to":2114}, {"from":2631, "to":2632}, {"from":2632, "to":2711}, {"from":2632, "to":2635}, {"from":2635, "to":2638}, {"from":2635, "to":3150}, {"from":3150, "to":3868}, {"from":3150, "to":2114}, {"from":3868, "to":2114}, {"from":2711, "to":2712}, {"from":2712, "to":2797}, {"from":2712, "to":2715}, {"from":2715, "to":2718}, {"from":2715, "to":3147}, {"from":3147, "to":3871}, {"from":3147, "to":2114}, {"from":3871, "to":2114}, {"from":2797, "to":2798}, {"from":2798, "to":2801}, {"from":2801, "to":2804}, {"from":2801, "to":3144}, {"from":3144, "to":3874}, {"from":3144, "to":2114}, {"from":3874, "to":2114}, {"from":3073, "to":3075}, {"from":3075, "to":3943}, {"from":3075, "to":2114}, {"from":3943, "to":2114}, {"from":2116, "to":2117}, {"from":2117, "to":3072}, {"from":2117, "to":2241}, {"from":2241, "to":2242}, {"from":2242, "to":2321}, {"from":2242, "to":2245}, {"from":2245, "to":2248}, {"from":2245, "to":3141}, {"from":3141, "to":3877}, {"from":3141, "to":2114}, {"from":3877, "to":2114}, {"from":2321, "to":2322}, {"from":2322, "to":2401}, {"from":2322, "to":2325}, {"from":2325, "to":2328}, {"from":2325, "to":3138}, {"from":3138, "to":3880}, {"from":3138, "to":2114}, {"from":3880, "to":2114}, {"from":2401, "to":2402}, {"from":2402, "to":2481}, {"from":2402, "to":2405}, {"from":2405, "to":2408}, {"from":2405, "to":3135}, {"from":3135, "to":3883}, {"from":3135, "to":2114}, {"from":3883, "to":2114}, {"from":2481, "to":2482}, {"from":2482, "to":2561}, {"from":2482, "to":2485}, {"from":2485, "to":2488}, {"from":2485, "to":3132}, {"from":3132, "to":3886}, {"from":3132, "to":2114}, {"from":3886, "to":2114}, {"from":2561, "to":2562}, {"from":2562, "to":2641}, {"from":2562, "to":2565}, {"from":2565, "to":2568}, {"from":2565, "to":3129}, {"from":3129, "to":3889}, {"from":3129, "to":2114}, {"from":3889, "to":2114}, {"from":2641, "to":2642}, {"from":2642, "to":2721}, {"from":2642, "to":2645}, {"from":2645, "to":2648}, {"from":2645, "to":3126}, {"from":3126, "to":3892}, {"from":3126, "to":2114}, {"from":3892, "to":2114}, {"from":2721, "to":2722}, {"from":2722, "to":2808}, {"from":2722, "to":2725}, {"from":2725, "to":2728}, {"from":2725, "to":3123}, {"from":3123, "to":3895}, {"from":3123, "to":2114}, {"from":3895, "to":2114}, {"from":2808, "to":2809}, {"from":2809, "to":2812}, {"from":2812, "to":2815}, {"from":2812, "to":3120}, {"from":3120, "to":3898}, {"from":3120, "to":2114}, {"from":3898, "to":2114}, {"from":3070, "to":3072}, {"from":3072, "to":3946}, {"from":3072, "to":2114}, {"from":3946, "to":2114}, {"from":2166, "to":2167}, {"from":2167, "to":2168}, {"from":2168, "to":2815}, {"from":2168, "to":2804}, {"from":2168, "to":2793}, {"from":2168, "to":2782}, {"from":2168, "to":2771}, {"from":2168, "to":2760}, {"from":2168, "to":2749}, {"from":2168, "to":2738}, {"from":2168, "to":2178}, {"from":2168, "to":2188}, {"from":2168, "to":2198}, {"from":2168, "to":2208}, {"from":2168, "to":2218}, {"from":2168, "to":2228}, {"from":2168, "to":2238}, {"from":2168, "to":2248}, {"from":2168, "to":2258}, {"from":2168, "to":2268}, {"from":2168, "to":2278}, {"from":2168, "to":2288}, {"from":2168, "to":2298}, {"from":2168, "to":2308}, {"from":2168, "to":2318}, {"from":2168, "to":2328}, {"from":2168, "to":2338}, {"from":2168, "to":2348}, {"from":2168, "to":2358}, {"from":2168, "to":2368}, {"from":2168, "to":2378}, {"from":2168, "to":2388}, {"from":2168, "to":2398}, {"from":2168, "to":2408}, {"from":2168, "to":2418}, {"from":2168, "to":2428}, {"from":2168, "to":2438}, {"from":2168, "to":2448}, {"from":2168, "to":2458}, {"from":2168, "to":2468}, {"from":2168, "to":2478}, {"from":2168, "to":2488}, {"from":2168, "to":2498}, {"from":2168, "to":2508}, {"from":2168, "to":2518}, {"from":2168, "to":2528}, {"from":2168, "to":2538}, {"from":2168, "to":2548}, {"from":2168, "to":2558}, {"from":2168, "to":2568}, {"from":2168, "to":2578}, {"from":2168, "to":2588}, {"from":2168, "to":2598}, {"from":2168, "to":2608}, {"from":2168, "to":2618}, {"from":2168, "to":2628}, {"from":2168, "to":2638}, {"from":2168, "to":2648}, {"from":2168, "to":2658}, {"from":2168, "to":2668}, {"from":2168, "to":2678}, {"from":2168, "to":2688}, {"from":2168, "to":2698}, {"from":2168, "to":2708}, {"from":2168, "to":2718}, {"from":2168, "to":2728}, {"from":2168, "to":2817}, {"from":2817, "to":2892}, {"from":2892, "to":3504}, {"from":2892, "to":2894}, {"from":2894, "to":2895}, {"from":2895, "to":2896}, {"from":2896, "to":2897}, {"from":2897, "to":2114}, {"from":3504, "to":3514}, {"from":3504, "to":2114}, {"from":3514, "to":2114}, {"from":2728, "to":3060}, {"from":3060, "to":3061}, {"from":3061, "to":3318}, {"from":3318, "to":3700}, {"from":3318, "to":2114}, {"from":3700, "to":2114}, {"from":2718, "to":3039}, {"from":3039, "to":3040}, {"from":3040, "to":3342}, {"from":3342, "to":3676}, {"from":3342, "to":2114}, {"from":3676, "to":2114}, {"from":2708, "to":3018}, {"from":3018, "to":3019}, {"from":3019, "to":3366}, {"from":3366, "to":3652}, {"from":3366, "to":2114}, {"from":3652, "to":2114}, {"from":2698, "to":2997}, {"from":2997, "to":2998}, {"from":2998, "to":3390}, {"from":3390, "to":3628}, {"from":3390, "to":2114}, {"from":3628, "to":2114}, {"from":2688, "to":2976}, {"from":2976, "to":2977}, {"from":2977, "to":3414}, {"from":3414, "to":3604}, {"from":3414, "to":2114}, {"from":3604, "to":2114}, {"from":2678, "to":2955}, {"from":2955, "to":2956}, {"from":2956, "to":3438}, {"from":3438, "to":3580}, {"from":3438, "to":2114}, {"from":3580, "to":2114}, {"from":2668, "to":2934}, {"from":2934, "to":2935}, {"from":2935, "to":3462}, {"from":3462, "to":3556}, {"from":3462, "to":2114}, {"from":3556, "to":2114}, {"from":2658, "to":2913}, {"from":2913, "to":2914}, {"from":2914, "to":3486}, {"from":3486, "to":3532}, {"from":3486, "to":2114}, {"from":3532, "to":2114}, {"from":2648, "to":3057}, {"from":3057, "to":3058}, {"from":3058, "to":3321}, {"from":3321, "to":3697}, {"from":3321, "to":2114}, {"from":3697, "to":2114}, {"from":2638, "to":3036}, {"from":3036, "to":3037}, {"from":3037, "to":3345}, {"from":3345, "to":3673}, {"from":3345, "to":2114}, {"from":3673, "to":2114}, {"from":2628, "to":3015}, {"from":3015, "to":3016}, {"from":3016, "to":3369}, {"from":3369, "to":3649}, {"from":3369, "to":2114}, {"from":3649, "to":2114}, {"from":2618, "to":2994}, {"from":2994, "to":2995}, {"from":2995, "to":3393}, {"from":3393, "to":3625}, {"from":3393, "to":2114}, {"from":3625, "to":2114}, {"from":2608, "to":2973}, {"from":2973, "to":2974}, {"from":2974, "to":3417}, {"from":3417, "to":3601}, {"from":3417, "to":2114}, {"from":3601, "to":2114}, {"from":2598, "to":2952}, {"from":2952, "to":2953}, {"from":2953, "to":3441}, {"from":3441, "to":3577}, {"from":3441, "to":2114}, {"from":3577, "to":2114}, {"from":2588, "to":2931}, {"from":2931, "to":2932}, {"from":2932, "to":3465}, {"from":3465, "to":3553}, {"from":3465, "to":2114}, {"from":3553, "to":2114}, {"from":2578, "to":2910}, {"from":2910, "to":2911}, {"from":2911, "to":3489}, {"from":3489, "to":3529}, {"from":3489, "to":2114}, {"from":3529, "to":2114}, {"from":2568, "to":3054}, {"from":3054, "to":3055}, {"from":3055, "to":3324}, {"from":3324, "to":3694}, {"from":3324, "to":2114}, {"from":3694, "to":2114}, {"from":2558, "to":3033}, {"from":3033, "to":3034}, {"from":3034, "to":3348}, {"from":3348, "to":3670}, {"from":3348, "to":2114}, {"from":3670, "to":2114}, {"from":2548, "to":3012}, {"from":3012, "to":3013}, {"from":3013, "to":3372}, {"from":3372, "to":3646}, {"from":3372, "to":2114}, {"from":3646, "to":2114}, {"from":2538, "to":2991}, {"from":2991, "to":2992}, {"from":2992, "to":3396}, {"from":3396, "to":3622}, {"from":3396, "to":2114}, {"from":3622, "to":2114}, {"from":2528, "to":2970}, {"from":2970, "to":2971}, {"from":2971, "to":3420}, {"from":3420, "to":3598}, {"from":3420, "to":2114}, {"from":3598, "to":2114}, {"from":2518, "to":2949}, {"from":2949, "to":2950}, {"from":2950, "to":3444}, {"from":3444, "to":3574}, {"from":3444, "to":2114}, {"from":3574, "to":2114}, {"from":2508, "to":2928}, {"from":2928, "to":2929}, {"from":2929, "to":3468}, {"from":3468, "to":3550}, {"from":3468, "to":2114}, {"from":3550, "to":2114}, {"from":2498, "to":2907}, {"from":2907, "to":2908}, {"from":2908, "to":3492}, {"from":3492, "to":3526}, {"from":3492, "to":2114}, {"from":3526, "to":2114}, {"from":2488, "to":3051}, {"from":3051, "to":3052}, {"from":3052, "to":3327}, {"from":3327, "to":3691}, {"from":3327, "to":2114}, {"from":3691, "to":2114}, {"from":2478, "to":3030}, {"from":3030, "to":3031}, {"from":3031, "to":3351}, {"from":3351, "to":3667}, {"from":3351, "to":2114}, {"from":3667, "to":2114}, {"from":2468, "to":3009}, {"from":3009, "to":3010}, {"from":3010, "to":3375}, {"from":3375, "to":3643}, {"from":3375, "to":2114}, {"from":3643, "to":2114}, {"from":2458, "to":2988}, {"from":2988, "to":2989}, {"from":2989, "to":3399}, {"from":3399, "to":3619}, {"from":3399, "to":2114}, {"from":3619, "to":2114}, {"from":2448, "to":2967}, {"from":2967, "to":2968}, {"from":2968, "to":3423}, {"from":3423, "to":3595}, {"from":3423, "to":2114}, {"from":3595, "to":2114}, {"from":2438, "to":2946}, {"from":2946, "to":2947}, {"from":2947, "to":3447}, {"from":3447, "to":3571}, {"from":3447, "to":2114}, {"from":3571, "to":2114}, {"from":2428, "to":2925}, {"from":2925, "to":2926}, {"from":2926, "to":3471}, {"from":3471, "to":3547}, {"from":3471, "to":2114}, {"from":3547, "to":2114}, {"from":2418, "to":2904}, {"from":2904, "to":2905}, {"from":2905, "to":3495}, {"from":3495, "to":3523}, {"from":3495, "to":2114}, {"from":3523, "to":2114}, {"from":2408, "to":3048}, {"from":3048, "to":3049}, {"from":3049, "to":3330}, {"from":3330, "to":3688}, {"from":3330, "to":2114}, {"from":3688, "to":2114}, {"from":2398, "to":3027}, {"from":3027, "to":3028}, {"from":3028, "to":3354}, {"from":3354, "to":3664}, {"from":3354, "to":2114}, {"from":3664, "to":2114}, {"from":2388, "to":3006}, {"from":3006, "to":3007}, {"from":3007, "to":3378}, {"from":3378, "to":3640}, {"from":3378, "to":2114}, {"from":3640, "to":2114}, {"from":2378, "to":2985}, {"from":2985, "to":2986}, {"from":2986, "to":3402}, {"from":3402, "to":3616}, {"from":3402, "to":2114}, {"from":3616, "to":2114}, {"from":2368, "to":2964}, {"from":2964, "to":2965}, {"from":2965, "to":3426}, {"from":3426, "to":3592}, {"from":3426, "to":2114}, {"from":3592, "to":2114}, {"from":2358, "to":2943}, {"from":2943, "to":2944}, {"from":2944, "to":3450}, {"from":3450, "to":3568}, {"from":3450, "to":2114}, {"from":3568, "to":2114}, {"from":2348, "to":2922}, {"from":2922, "to":2923}, {"from":2923, "to":3474}, {"from":3474, "to":3544}, {"from":3474, "to":2114}, {"from":3544, "to":2114}, {"from":2338, "to":2901}, {"from":2901, "to":2902}, {"from":2902, "to":3498}, {"from":3498, "to":3520}, {"from":3498, "to":2114}, {"from":3520, "to":2114}, {"from":2328, "to":3045}, {"from":3045, "to":3046}, {"from":3046, "to":3333}, {"from":3333, "to":3685}, {"from":3333, "to":2114}, {"from":3685, "to":2114}, {"from":2318, "to":3024}, {"from":3024, "to":3025}, {"from":3025, "to":3357}, {"from":3357, "to":3661}, {"from":3357, "to":2114}, {"from":3661, "to":2114}, {"from":2308, "to":3003}, {"from":3003, "to":3004}, {"from":3004, "to":3381}, {"from":3381, "to":3637}, {"from":3381, "to":2114}, {"from":3637, "to":2114}, {"from":2298, "to":2982}, {"from":2982, "to":2983}, {"from":2983, "to":3405}, {"from":3405, "to":3613}, {"from":3405, "to":2114}, {"from":3613, "to":2114}, {"from":2288, "to":2961}, {"from":2961, "to":2962}, {"from":2962, "to":3429}, {"from":3429, "to":3589}, {"from":3429, "to":2114}, {"from":3589, "to":2114}, {"from":2278, "to":2940}, {"from":2940, "to":2941}, {"from":2941, "to":3453}, {"from":3453, "to":3565}, {"from":3453, "to":2114}, {"from":3565, "to":2114}, {"from":2268, "to":2919}, {"from":2919, "to":2920}, {"from":2920, "to":3477}, {"from":3477, "to":3541}, {"from":3477, "to":2114}, {"from":3541, "to":2114}, {"from":2258, "to":2898}, {"from":2898, "to":2899}, {"from":2899, "to":3501}, {"from":3501, "to":3517}, {"from":3501, "to":2114}, {"from":3517, "to":2114}, {"from":2248, "to":2888}, {"from":2888, "to":2889}, {"from":2889, "to":2114}, {"from":2238, "to":2872}, {"from":2872, "to":2873}, {"from":2873, "to":2886}, {"from":2886, "to":2887}, {"from":2887, "to":2114}, {"from":2228, "to":2858}, {"from":2858, "to":2859}, {"from":2859, "to":2870}, {"from":2870, "to":2871}, {"from":2871, "to":2884}, {"from":2884, "to":2885}, {"from":2885, "to":2114}, {"from":2218, "to":2846}, {"from":2846, "to":2847}, {"from":2847, "to":2856}, {"from":2856, "to":2857}, {"from":2857, "to":2868}, {"from":2868, "to":2869}, {"from":2869, "to":2882}, {"from":2882, "to":2883}, {"from":2883, "to":2114}, {"from":2208, "to":2836}, {"from":2836, "to":2837}, {"from":2837, "to":2844}, {"from":2844, "to":2845}, {"from":2845, "to":2854}, {"from":2854, "to":2855}, {"from":2855, "to":2866}, {"from":2866, "to":2867}, {"from":2867, "to":2880}, {"from":2880, "to":2881}, {"from":2881, "to":2114}, {"from":2198, "to":2828}, {"from":2828, "to":2829}, {"from":2829, "to":2834}, {"from":2834, "to":2835}, {"from":2835, "to":2842}, {"from":2842, "to":2843}, {"from":2843, "to":2852}, {"from":2852, "to":2853}, {"from":2853, "to":2864}, {"from":2864, "to":2865}, {"from":2865, "to":2878}, {"from":2878, "to":2879}, {"from":2879, "to":2114}, {"from":2188, "to":2822}, {"from":2822, "to":2823}, {"from":2823, "to":2826}, {"from":2826, "to":2827}, {"from":2827, "to":2832}, {"from":2832, "to":2833}, {"from":2833, "to":2840}, {"from":2840, "to":2841}, {"from":2841, "to":2850}, {"from":2850, "to":2851}, {"from":2851, "to":2862}, {"from":2862, "to":2863}, {"from":2863, "to":2876}, {"from":2876, "to":2877}, {"from":2877, "to":2114}, {"from":2178, "to":2818}, {"from":2818, "to":2819}, {"from":2819, "to":2820}, {"from":2820, "to":2821}, {"from":2821, "to":2824}, {"from":2824, "to":2825}, {"from":2825, "to":2830}, {"from":2830, "to":2831}, {"from":2831, "to":2838}, {"from":2838, "to":2839}, {"from":2839, "to":2848}, {"from":2848, "to":2849}, {"from":2849, "to":2860}, {"from":2860, "to":2861}, {"from":2861, "to":2874}, {"from":2874, "to":2875}, {"from":2875, "to":2114}, {"from":2738, "to":3480}, {"from":2738, "to":2916}, {"from":2916, "to":2917}, {"from":2917, "to":3483}, {"from":3483, "to":3535}, {"from":3483, "to":2114}, {"from":3535, "to":2114}, {"from":3480, "to":3538}, {"from":3480, "to":2114}, {"from":3538, "to":2114}, {"from":2749, "to":3456}, {"from":2749, "to":2937}, {"from":2937, "to":2938}, {"from":2938, "to":3459}, {"from":3459, "to":3559}, {"from":3459, "to":2114}, {"from":3559, "to":2114}, {"from":3456, "to":3562}, {"from":3456, "to":2114}, {"from":3562, "to":2114}, {"from":2760, "to":3432}, {"from":2760, "to":2958}, {"from":2958, "to":2959}, {"from":2959, "to":3435}, {"from":3435, "to":3583}, {"from":3435, "to":2114}, {"from":3583, "to":2114}, {"from":3432, "to":3586}, {"from":3432, "to":2114}, {"from":3586, "to":2114}, {"from":2771, "to":3408}, {"from":2771, "to":2979}, {"from":2979, "to":2980}, {"from":2980, "to":3411}, {"from":3411, "to":3607}, {"from":3411, "to":2114}, {"from":3607, "to":2114}, {"from":3408, "to":3610}, {"from":3408, "to":2114}, {"from":3610, "to":2114}, {"from":2782, "to":3384}, {"from":2782, "to":3000}, {"from":3000, "to":3001}, {"from":3001, "to":3387}, {"from":3387, "to":3631}, {"from":3387, "to":2114}, {"from":3631, "to":2114}, {"from":3384, "to":3634}, {"from":3384, "to":2114}, {"from":3634, "to":2114}, {"from":2793, "to":3360}, {"from":2793, "to":3021}, {"from":3021, "to":3022}, {"from":3022, "to":3363}, {"from":3363, "to":3655}, {"from":3363, "to":2114}, {"from":3655, "to":2114}, {"from":3360, "to":3658}, {"from":3360, "to":2114}, {"from":3658, "to":2114}, {"from":2804, "to":3336}, {"from":2804, "to":3042}, {"from":3042, "to":3043}, {"from":3043, "to":3339}, {"from":3339, "to":3679}, {"from":3339, "to":2114}, {"from":3679, "to":2114}, {"from":3336, "to":3682}, {"from":3336, "to":2114}, {"from":3682, "to":2114}, {"from":2815, "to":3312}, {"from":2815, "to":3063}, {"from":3063, "to":3064}, {"from":3064, "to":3315}, {"from":3315, "to":3703}, {"from":3315, "to":2114}, {"from":3703, "to":2114}, {"from":3312, "to":3706}, {"from":3312, "to":2114}, {"from":3706, "to":2114}, {"from":6, "to":4}, {"from":6, "to":5}, {"from":5, "to":3}, {"from":5, "to":8}]}};
var bottleneckJSON={"bottlenecks":[{"name":"\'i\'", "id":3958, "src":"1688", "dst":"1706", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'i\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"579"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"579"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}]}], "nodes":[{"name":"\'i\'", "id":1688, "start":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":1689, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"+", "id":1705, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}, {"name":"Feedback", "id":1706, "end":"3.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":579}]], "type":"inst"}], "links":[{"from":1688, "to":1689}, {"from":1689, "to":1705}, {"from":1705, "to":1706}, {"from":1688, "to":1706, "reverse":1}]}, {"name":"\'j\'", "id":3959, "src":"1712", "dst":"1724", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'j\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}]}], "nodes":[{"name":"\'j\'", "id":1712, "start":"1.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"Select", "id":1713, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"+", "id":1723, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}, {"name":"Feedback", "id":1724, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"inst"}], "links":[{"from":1712, "to":1713}, {"from":1713, "to":1723}, {"from":1723, "to":1724}, {"from":1712, "to":1724, "reverse":1}]}, {"name":"\'Z_pipe_base\'", "id":3960, "src":"158", "dst":"604", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_base\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"576"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_base\'", "id":158, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":604, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":158, "to":4}, {"from":6, "to":604}, {"from":158, "to":604, "reverse":1}]}, {"name":"\'Z_pipe_iter\'", "id":3961, "src":"157", "dst":"605", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_iter\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"575"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_iter\'", "id":157, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":605, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":575}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":157, "to":4}, {"from":6, "to":605}, {"from":157, "to":605, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3962, "src":"156", "dst":"606", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":156, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":606, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":156, "to":4}, {"from":6, "to":606}, {"from":156, "to":606, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3963, "src":"155", "dst":"607", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":155, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":607, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":155, "to":4}, {"from":6, "to":607}, {"from":155, "to":607, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3964, "src":"154", "dst":"608", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":154, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":608, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":154, "to":4}, {"from":6, "to":608}, {"from":154, "to":608, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3965, "src":"153", "dst":"609", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":153, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":609, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":153, "to":4}, {"from":6, "to":609}, {"from":153, "to":609, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3966, "src":"152", "dst":"610", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":152, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":610, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":152, "to":4}, {"from":6, "to":610}, {"from":152, "to":610, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3967, "src":"151", "dst":"611", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":151, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":611, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":151, "to":4}, {"from":6, "to":611}, {"from":151, "to":611, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3968, "src":"150", "dst":"612", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":150, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":612, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":150, "to":4}, {"from":6, "to":612}, {"from":150, "to":612, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3969, "src":"149", "dst":"613", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":149, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":613, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":149, "to":4}, {"from":6, "to":613}, {"from":149, "to":613, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3970, "src":"148", "dst":"614", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":148, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":614, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":148, "to":4}, {"from":6, "to":614}, {"from":148, "to":614, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3971, "src":"147", "dst":"615", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":147, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":615, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":147, "to":4}, {"from":6, "to":615}, {"from":147, "to":615, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3972, "src":"146", "dst":"616", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":146, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":616, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":146, "to":4}, {"from":6, "to":616}, {"from":146, "to":616, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3973, "src":"145", "dst":"617", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":145, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":617, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":145, "to":4}, {"from":6, "to":617}, {"from":145, "to":617, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3974, "src":"144", "dst":"618", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":144, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":618, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":144, "to":4}, {"from":6, "to":618}, {"from":144, "to":618, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3975, "src":"143", "dst":"619", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":143, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":619, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":143, "to":4}, {"from":6, "to":619}, {"from":143, "to":619, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3976, "src":"142", "dst":"620", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":142, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":620, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":142, "to":4}, {"from":6, "to":620}, {"from":142, "to":620, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3977, "src":"141", "dst":"621", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":141, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":621, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":141, "to":4}, {"from":6, "to":621}, {"from":141, "to":621, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3978, "src":"140", "dst":"622", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":140, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":622, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":140, "to":4}, {"from":6, "to":622}, {"from":140, "to":622, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3979, "src":"139", "dst":"623", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":139, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":623, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":139, "to":4}, {"from":6, "to":623}, {"from":139, "to":623, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3980, "src":"138", "dst":"624", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":138, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":624, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":138, "to":4}, {"from":6, "to":624}, {"from":138, "to":624, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3981, "src":"137", "dst":"625", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":137, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":625, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":137, "to":4}, {"from":6, "to":625}, {"from":137, "to":625, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3982, "src":"136", "dst":"626", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":136, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":626, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":136, "to":4}, {"from":6, "to":626}, {"from":136, "to":626, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3983, "src":"135", "dst":"627", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":135, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":627, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":135, "to":4}, {"from":6, "to":627}, {"from":135, "to":627, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3984, "src":"134", "dst":"628", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":134, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":628, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":134, "to":4}, {"from":6, "to":628}, {"from":134, "to":628, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3985, "src":"133", "dst":"629", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":133, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":629, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":133, "to":4}, {"from":6, "to":629}, {"from":133, "to":629, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3986, "src":"132", "dst":"630", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":132, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":630, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":132, "to":4}, {"from":6, "to":630}, {"from":132, "to":630, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3987, "src":"131", "dst":"631", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":131, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":631, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":131, "to":4}, {"from":6, "to":631}, {"from":131, "to":631, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3988, "src":"130", "dst":"632", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":130, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":632, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":130, "to":4}, {"from":6, "to":632}, {"from":130, "to":632, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3989, "src":"129", "dst":"633", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":129, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":633, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":129, "to":4}, {"from":6, "to":633}, {"from":129, "to":633, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3990, "src":"128", "dst":"634", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":128, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":634, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":128, "to":4}, {"from":6, "to":634}, {"from":128, "to":634, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3991, "src":"127", "dst":"635", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":127, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":635, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":127, "to":4}, {"from":6, "to":635}, {"from":127, "to":635, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3992, "src":"126", "dst":"636", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":126, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":636, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":126, "to":4}, {"from":6, "to":636}, {"from":126, "to":636, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3993, "src":"125", "dst":"637", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":125, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":637, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":125, "to":4}, {"from":6, "to":637}, {"from":125, "to":637, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3994, "src":"124", "dst":"638", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":124, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":638, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":124, "to":4}, {"from":6, "to":638}, {"from":124, "to":638, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3995, "src":"123", "dst":"639", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":123, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":639, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":123, "to":4}, {"from":6, "to":639}, {"from":123, "to":639, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3996, "src":"122", "dst":"640", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":122, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":640, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":122, "to":4}, {"from":6, "to":640}, {"from":122, "to":640, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3997, "src":"121", "dst":"641", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":121, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":641, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":121, "to":4}, {"from":6, "to":641}, {"from":121, "to":641, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3998, "src":"120", "dst":"642", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":120, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":642, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":120, "to":4}, {"from":6, "to":642}, {"from":120, "to":642, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":3999, "src":"119", "dst":"643", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":119, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":643, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":119, "to":4}, {"from":6, "to":643}, {"from":119, "to":643, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4000, "src":"118", "dst":"644", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":118, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":644, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":118, "to":4}, {"from":6, "to":644}, {"from":118, "to":644, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4001, "src":"117", "dst":"645", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":117, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":645, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":117, "to":4}, {"from":6, "to":645}, {"from":117, "to":645, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4002, "src":"116", "dst":"646", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":116, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":646, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":116, "to":4}, {"from":6, "to":646}, {"from":116, "to":646, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4003, "src":"115", "dst":"647", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":115, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":647, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":115, "to":4}, {"from":6, "to":647}, {"from":115, "to":647, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4004, "src":"114", "dst":"648", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":114, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":648, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":114, "to":4}, {"from":6, "to":648}, {"from":114, "to":648, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4005, "src":"113", "dst":"649", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":113, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":649, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":113, "to":4}, {"from":6, "to":649}, {"from":113, "to":649, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4006, "src":"112", "dst":"650", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":112, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":650, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":112, "to":4}, {"from":6, "to":650}, {"from":112, "to":650, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4007, "src":"111", "dst":"651", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":111, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":651, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":111, "to":4}, {"from":6, "to":651}, {"from":111, "to":651, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4008, "src":"110", "dst":"652", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":110, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":652, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":110, "to":4}, {"from":6, "to":652}, {"from":110, "to":652, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4009, "src":"109", "dst":"653", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":109, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":653, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":109, "to":4}, {"from":6, "to":653}, {"from":109, "to":653, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4010, "src":"108", "dst":"654", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":108, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":654, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":108, "to":4}, {"from":6, "to":654}, {"from":108, "to":654, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4011, "src":"107", "dst":"655", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":107, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":655, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":107, "to":4}, {"from":6, "to":655}, {"from":107, "to":655, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4012, "src":"106", "dst":"656", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":106, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":656, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":106, "to":4}, {"from":6, "to":656}, {"from":106, "to":656, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4013, "src":"105", "dst":"657", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":105, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":657, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":105, "to":4}, {"from":6, "to":657}, {"from":105, "to":657, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4014, "src":"104", "dst":"658", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":104, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":658, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":104, "to":4}, {"from":6, "to":658}, {"from":104, "to":658, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4015, "src":"103", "dst":"659", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":103, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":659, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":103, "to":4}, {"from":6, "to":659}, {"from":103, "to":659, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4016, "src":"102", "dst":"660", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":102, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":660, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":102, "to":4}, {"from":6, "to":660}, {"from":102, "to":660, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4017, "src":"101", "dst":"661", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":101, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":661, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":101, "to":4}, {"from":6, "to":661}, {"from":101, "to":661, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4018, "src":"100", "dst":"662", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":100, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":662, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":100, "to":4}, {"from":6, "to":662}, {"from":100, "to":662, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4019, "src":"99", "dst":"663", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":99, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":663, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":99, "to":4}, {"from":6, "to":663}, {"from":99, "to":663, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4020, "src":"98", "dst":"664", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":98, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":664, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":98, "to":4}, {"from":6, "to":664}, {"from":98, "to":664, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4021, "src":"97", "dst":"665", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":97, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":665, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":97, "to":4}, {"from":6, "to":665}, {"from":97, "to":665, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4022, "src":"96", "dst":"666", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":96, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":666, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":96, "to":4}, {"from":6, "to":666}, {"from":96, "to":666, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4023, "src":"95", "dst":"667", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":95, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":667, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":95, "to":4}, {"from":6, "to":667}, {"from":95, "to":667, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4024, "src":"94", "dst":"668", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":94, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":668, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":94, "to":4}, {"from":6, "to":668}, {"from":94, "to":668, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4025, "src":"93", "dst":"669", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":93, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":669, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":93, "to":4}, {"from":6, "to":669}, {"from":93, "to":669, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4026, "src":"92", "dst":"670", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":92, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":670, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":92, "to":4}, {"from":6, "to":670}, {"from":92, "to":670, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4027, "src":"91", "dst":"671", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":91, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":671, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":91, "to":4}, {"from":6, "to":671}, {"from":91, "to":671, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4028, "src":"90", "dst":"672", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":90, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":672, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":90, "to":4}, {"from":6, "to":672}, {"from":90, "to":672, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4029, "src":"89", "dst":"673", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":89, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":673, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":89, "to":4}, {"from":6, "to":673}, {"from":89, "to":673, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4030, "src":"88", "dst":"674", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":88, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":674, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":88, "to":4}, {"from":6, "to":674}, {"from":88, "to":674, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4031, "src":"87", "dst":"675", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":87, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":675, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":87, "to":4}, {"from":6, "to":675}, {"from":87, "to":675, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4032, "src":"86", "dst":"676", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":86, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":676, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":86, "to":4}, {"from":6, "to":676}, {"from":86, "to":676, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4033, "src":"85", "dst":"677", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":85, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":677, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":85, "to":4}, {"from":6, "to":677}, {"from":85, "to":677, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4034, "src":"84", "dst":"678", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":84, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":678, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":84, "to":4}, {"from":6, "to":678}, {"from":84, "to":678, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4035, "src":"83", "dst":"679", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":83, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":679, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":83, "to":4}, {"from":6, "to":679}, {"from":83, "to":679, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4036, "src":"82", "dst":"680", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":82, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":680, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":82, "to":4}, {"from":6, "to":680}, {"from":82, "to":680, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4037, "src":"81", "dst":"681", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":81, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":681, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":81, "to":4}, {"from":6, "to":681}, {"from":81, "to":681, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4038, "src":"80", "dst":"682", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":80, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":682, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":80, "to":4}, {"from":6, "to":682}, {"from":80, "to":682, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4039, "src":"79", "dst":"683", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":79, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":683, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":79, "to":4}, {"from":6, "to":683}, {"from":79, "to":683, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4040, "src":"78", "dst":"684", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":78, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":684, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":78, "to":4}, {"from":6, "to":684}, {"from":78, "to":684, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4041, "src":"77", "dst":"685", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":77, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":685, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":77, "to":4}, {"from":6, "to":685}, {"from":77, "to":685, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4042, "src":"76", "dst":"686", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":76, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":686, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":76, "to":4}, {"from":6, "to":686}, {"from":76, "to":686, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4043, "src":"75", "dst":"687", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":75, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":687, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":75, "to":4}, {"from":6, "to":687}, {"from":75, "to":687, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4044, "src":"74", "dst":"688", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":74, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":688, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":74, "to":4}, {"from":6, "to":688}, {"from":74, "to":688, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4045, "src":"73", "dst":"689", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":73, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":689, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":73, "to":4}, {"from":6, "to":689}, {"from":73, "to":689, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4046, "src":"72", "dst":"690", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":72, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":690, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":72, "to":4}, {"from":6, "to":690}, {"from":72, "to":690, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4047, "src":"71", "dst":"691", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":71, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":691, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":71, "to":4}, {"from":6, "to":691}, {"from":71, "to":691, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4048, "src":"70", "dst":"692", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":70, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":692, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":70, "to":4}, {"from":6, "to":692}, {"from":70, "to":692, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4049, "src":"69", "dst":"693", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":69, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":693, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":69, "to":4}, {"from":6, "to":693}, {"from":69, "to":693, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4050, "src":"68", "dst":"694", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":68, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":694, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":68, "to":4}, {"from":6, "to":694}, {"from":68, "to":694, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4051, "src":"67", "dst":"695", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":67, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":695, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":67, "to":4}, {"from":6, "to":695}, {"from":67, "to":695, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4052, "src":"66", "dst":"696", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":66, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":696, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":66, "to":4}, {"from":6, "to":696}, {"from":66, "to":696, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4053, "src":"65", "dst":"697", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":65, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":697, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":65, "to":4}, {"from":6, "to":697}, {"from":65, "to":697, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4054, "src":"64", "dst":"698", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":64, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":698, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":64, "to":4}, {"from":6, "to":698}, {"from":64, "to":698, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4055, "src":"63", "dst":"699", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":63, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":699, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":63, "to":4}, {"from":6, "to":699}, {"from":63, "to":699, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4056, "src":"62", "dst":"700", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":62, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":700, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":62, "to":4}, {"from":6, "to":700}, {"from":62, "to":700, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4057, "src":"61", "dst":"701", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":61, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":701, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":61, "to":4}, {"from":6, "to":701}, {"from":61, "to":701, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4058, "src":"60", "dst":"702", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":60, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":702, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":60, "to":4}, {"from":6, "to":702}, {"from":60, "to":702, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4059, "src":"59", "dst":"703", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":59, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":703, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":59, "to":4}, {"from":6, "to":703}, {"from":59, "to":703, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4060, "src":"58", "dst":"704", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":58, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":704, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":58, "to":4}, {"from":6, "to":704}, {"from":58, "to":704, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4061, "src":"57", "dst":"705", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":57, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":705, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":57, "to":4}, {"from":6, "to":705}, {"from":57, "to":705, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4062, "src":"56", "dst":"706", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":56, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":706, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":56, "to":4}, {"from":6, "to":706}, {"from":56, "to":706, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4063, "src":"55", "dst":"707", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":55, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":707, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":55, "to":4}, {"from":6, "to":707}, {"from":55, "to":707, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4064, "src":"54", "dst":"708", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":54, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":708, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":54, "to":4}, {"from":6, "to":708}, {"from":54, "to":708, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4065, "src":"53", "dst":"709", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":53, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":709, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":53, "to":4}, {"from":6, "to":709}, {"from":53, "to":709, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4066, "src":"52", "dst":"710", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":52, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":710, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":52, "to":4}, {"from":6, "to":710}, {"from":52, "to":710, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4067, "src":"51", "dst":"711", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":51, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":711, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":51, "to":4}, {"from":6, "to":711}, {"from":51, "to":711, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4068, "src":"50", "dst":"712", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":50, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":712, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":50, "to":4}, {"from":6, "to":712}, {"from":50, "to":712, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4069, "src":"49", "dst":"713", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":49, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":713, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":49, "to":4}, {"from":6, "to":713}, {"from":49, "to":713, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4070, "src":"48", "dst":"714", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":48, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":714, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":48, "to":4}, {"from":6, "to":714}, {"from":48, "to":714, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4071, "src":"47", "dst":"715", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":47, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":715, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":47, "to":4}, {"from":6, "to":715}, {"from":47, "to":715, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4072, "src":"46", "dst":"716", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":46, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":716, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":46, "to":4}, {"from":6, "to":716}, {"from":46, "to":716, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4073, "src":"45", "dst":"717", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":45, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":717, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":45, "to":4}, {"from":6, "to":717}, {"from":45, "to":717, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4074, "src":"44", "dst":"718", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":44, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":718, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":44, "to":4}, {"from":6, "to":718}, {"from":44, "to":718, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4075, "src":"43", "dst":"719", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":43, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":719, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":43, "to":4}, {"from":6, "to":719}, {"from":43, "to":719, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4076, "src":"42", "dst":"720", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":42, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":720, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":42, "to":4}, {"from":6, "to":720}, {"from":42, "to":720, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4077, "src":"41", "dst":"721", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":41, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":721, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":41, "to":4}, {"from":6, "to":721}, {"from":41, "to":721, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4078, "src":"40", "dst":"722", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":40, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":722, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":40, "to":4}, {"from":6, "to":722}, {"from":40, "to":722, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4079, "src":"39", "dst":"723", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":39, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":723, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":39, "to":4}, {"from":6, "to":723}, {"from":39, "to":723, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4080, "src":"38", "dst":"724", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":38, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":724, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":38, "to":4}, {"from":6, "to":724}, {"from":38, "to":724, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4081, "src":"37", "dst":"725", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":37, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":725, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":37, "to":4}, {"from":6, "to":725}, {"from":37, "to":725, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4082, "src":"36", "dst":"726", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":36, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":726, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":36, "to":4}, {"from":6, "to":726}, {"from":36, "to":726, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4083, "src":"35", "dst":"727", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":35, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":727, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":35, "to":4}, {"from":6, "to":727}, {"from":35, "to":727, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4084, "src":"34", "dst":"728", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":34, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":728, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":34, "to":4}, {"from":6, "to":728}, {"from":34, "to":728, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4085, "src":"33", "dst":"729", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":33, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":729, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":33, "to":4}, {"from":6, "to":729}, {"from":33, "to":729, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4086, "src":"32", "dst":"730", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":32, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":730, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":32, "to":4}, {"from":6, "to":730}, {"from":32, "to":730, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4087, "src":"31", "dst":"731", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":31, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":731, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":31, "to":4}, {"from":6, "to":731}, {"from":31, "to":731, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4088, "src":"30", "dst":"732", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":30, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":732, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":30, "to":4}, {"from":6, "to":732}, {"from":30, "to":732, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4089, "src":"29", "dst":"733", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":29, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":733, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":29, "to":4}, {"from":6, "to":733}, {"from":29, "to":733, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4090, "src":"28", "dst":"734", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":28, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":734, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":28, "to":4}, {"from":6, "to":734}, {"from":28, "to":734, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4091, "src":"27", "dst":"735", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":27, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":735, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":27, "to":4}, {"from":6, "to":735}, {"from":27, "to":735, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4092, "src":"26", "dst":"736", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":26, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":736, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":26, "to":4}, {"from":6, "to":736}, {"from":26, "to":736, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4093, "src":"25", "dst":"737", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":25, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":737, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":25, "to":4}, {"from":6, "to":737}, {"from":25, "to":737, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4094, "src":"24", "dst":"738", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":24, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":738, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":24, "to":4}, {"from":6, "to":738}, {"from":24, "to":738, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4095, "src":"23", "dst":"739", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":23, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":739, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":23, "to":4}, {"from":6, "to":739}, {"from":23, "to":739, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4096, "src":"22", "dst":"740", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":22, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":740, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":22, "to":4}, {"from":6, "to":740}, {"from":22, "to":740, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4097, "src":"21", "dst":"741", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":21, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":741, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":21, "to":4}, {"from":6, "to":741}, {"from":21, "to":741, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4098, "src":"20", "dst":"742", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":20, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":742, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":20, "to":4}, {"from":6, "to":742}, {"from":20, "to":742, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4099, "src":"19", "dst":"743", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":19, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":743, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":19, "to":4}, {"from":6, "to":743}, {"from":19, "to":743, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4100, "src":"18", "dst":"744", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":18, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":744, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":18, "to":4}, {"from":6, "to":744}, {"from":18, "to":744, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4101, "src":"17", "dst":"745", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":17, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":745, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":17, "to":4}, {"from":6, "to":745}, {"from":17, "to":745, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4102, "src":"16", "dst":"746", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":16, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":746, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":16, "to":4}, {"from":6, "to":746}, {"from":16, "to":746, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4103, "src":"15", "dst":"747", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":15, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":747, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":15, "to":4}, {"from":6, "to":747}, {"from":15, "to":747, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4104, "src":"14", "dst":"748", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":14, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":748, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":14, "to":4}, {"from":6, "to":748}, {"from":14, "to":748, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4105, "src":"13", "dst":"749", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_Product_class.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"580"}]}, {"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":13, "start":"8.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B2", "id":4, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"loop"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"kernel_Product_class.B4", "id":6, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":580}]], "type":"bb"}, {"name":"Feedback", "id":749, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}], "links":[{"from":4, "to":7}, {"from":7, "to":7}, {"from":7, "to":6}, {"from":13, "to":4}, {"from":6, "to":749}, {"from":13, "to":749, "reverse":1}]}, {"name":"\'Z_pipe_base\'", "id":4106, "src":"455", "dst":"1045", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_base\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"576"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_base\'", "id":455, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":576}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1045, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":455, "to":7}, {"from":7, "to":1045}, {"from":455, "to":1045, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4107, "src":"454", "dst":"1046", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":454, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1046, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":454, "to":7}, {"from":7, "to":1046}, {"from":454, "to":1046, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4108, "src":"453", "dst":"1047", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":453, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1047, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":453, "to":7}, {"from":7, "to":1047}, {"from":453, "to":1047, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4109, "src":"452", "dst":"1048", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":452, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1048, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":452, "to":7}, {"from":7, "to":1048}, {"from":452, "to":1048, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4110, "src":"451", "dst":"1049", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":451, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1049, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":451, "to":7}, {"from":7, "to":1049}, {"from":451, "to":1049, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4111, "src":"450", "dst":"1050", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":450, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1050, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":450, "to":7}, {"from":7, "to":1050}, {"from":450, "to":1050, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4112, "src":"449", "dst":"1051", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":449, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1051, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":449, "to":7}, {"from":7, "to":1051}, {"from":449, "to":1051, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4113, "src":"448", "dst":"1052", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":448, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1052, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":448, "to":7}, {"from":7, "to":1052}, {"from":448, "to":1052, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4114, "src":"447", "dst":"1053", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":447, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1053, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":447, "to":7}, {"from":7, "to":1053}, {"from":447, "to":1053, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4115, "src":"446", "dst":"1054", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":446, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1054, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":446, "to":7}, {"from":7, "to":1054}, {"from":446, "to":1054, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4116, "src":"445", "dst":"1055", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":445, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1055, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":445, "to":7}, {"from":7, "to":1055}, {"from":445, "to":1055, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4117, "src":"444", "dst":"1056", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":444, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1056, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":444, "to":7}, {"from":7, "to":1056}, {"from":444, "to":1056, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4118, "src":"443", "dst":"1057", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":443, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1057, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":443, "to":7}, {"from":7, "to":1057}, {"from":443, "to":1057, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4119, "src":"442", "dst":"1058", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":442, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1058, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":442, "to":7}, {"from":7, "to":1058}, {"from":442, "to":1058, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4120, "src":"441", "dst":"1059", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":441, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1059, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":441, "to":7}, {"from":7, "to":1059}, {"from":441, "to":1059, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4121, "src":"440", "dst":"1060", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":440, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1060, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":440, "to":7}, {"from":7, "to":1060}, {"from":440, "to":1060, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4122, "src":"439", "dst":"1061", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":439, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1061, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":439, "to":7}, {"from":7, "to":1061}, {"from":439, "to":1061, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4123, "src":"438", "dst":"1062", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":438, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1062, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":438, "to":7}, {"from":7, "to":1062}, {"from":438, "to":1062, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4124, "src":"437", "dst":"1063", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":437, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1063, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":437, "to":7}, {"from":7, "to":1063}, {"from":437, "to":1063, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4125, "src":"436", "dst":"1064", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":436, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1064, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":436, "to":7}, {"from":7, "to":1064}, {"from":436, "to":1064, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4126, "src":"435", "dst":"1065", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":435, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1065, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":435, "to":7}, {"from":7, "to":1065}, {"from":435, "to":1065, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4127, "src":"434", "dst":"1066", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":434, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1066, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":434, "to":7}, {"from":7, "to":1066}, {"from":434, "to":1066, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4128, "src":"433", "dst":"1067", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":433, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1067, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":433, "to":7}, {"from":7, "to":1067}, {"from":433, "to":1067, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4129, "src":"432", "dst":"1068", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":432, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1068, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":432, "to":7}, {"from":7, "to":1068}, {"from":432, "to":1068, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4130, "src":"431", "dst":"1069", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":431, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1069, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":431, "to":7}, {"from":7, "to":1069}, {"from":431, "to":1069, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4131, "src":"430", "dst":"1070", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":430, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1070, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":430, "to":7}, {"from":7, "to":1070}, {"from":430, "to":1070, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4132, "src":"429", "dst":"1071", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":429, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1071, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":429, "to":7}, {"from":7, "to":1071}, {"from":429, "to":1071, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4133, "src":"428", "dst":"1072", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":428, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1072, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":428, "to":7}, {"from":7, "to":1072}, {"from":428, "to":1072, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4134, "src":"427", "dst":"1073", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":427, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1073, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":427, "to":7}, {"from":7, "to":1073}, {"from":427, "to":1073, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4135, "src":"426", "dst":"1074", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":426, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1074, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":426, "to":7}, {"from":7, "to":1074}, {"from":426, "to":1074, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4136, "src":"425", "dst":"1075", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":425, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1075, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":425, "to":7}, {"from":7, "to":1075}, {"from":425, "to":1075, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4137, "src":"424", "dst":"1076", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":424, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1076, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":424, "to":7}, {"from":7, "to":1076}, {"from":424, "to":1076, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4138, "src":"423", "dst":"1077", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":423, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1077, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":423, "to":7}, {"from":7, "to":1077}, {"from":423, "to":1077, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4139, "src":"422", "dst":"1078", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":422, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1078, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":422, "to":7}, {"from":7, "to":1078}, {"from":422, "to":1078, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4140, "src":"421", "dst":"1079", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":421, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1079, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":421, "to":7}, {"from":7, "to":1079}, {"from":421, "to":1079, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4141, "src":"420", "dst":"1080", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":420, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1080, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":420, "to":7}, {"from":7, "to":1080}, {"from":420, "to":1080, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4142, "src":"419", "dst":"1081", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":419, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1081, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":419, "to":7}, {"from":7, "to":1081}, {"from":419, "to":1081, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4143, "src":"418", "dst":"1082", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":418, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1082, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":418, "to":7}, {"from":7, "to":1082}, {"from":418, "to":1082, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4144, "src":"417", "dst":"1083", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":417, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1083, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":417, "to":7}, {"from":7, "to":1083}, {"from":417, "to":1083, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4145, "src":"416", "dst":"1084", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":416, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1084, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":416, "to":7}, {"from":7, "to":1084}, {"from":416, "to":1084, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4146, "src":"415", "dst":"1085", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":415, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1085, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":415, "to":7}, {"from":7, "to":1085}, {"from":415, "to":1085, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4147, "src":"414", "dst":"1086", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":414, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1086, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":414, "to":7}, {"from":7, "to":1086}, {"from":414, "to":1086, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4148, "src":"413", "dst":"1087", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":413, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1087, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":413, "to":7}, {"from":7, "to":1087}, {"from":413, "to":1087, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4149, "src":"412", "dst":"1088", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":412, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1088, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":412, "to":7}, {"from":7, "to":1088}, {"from":412, "to":1088, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4150, "src":"411", "dst":"1089", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":411, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1089, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":411, "to":7}, {"from":7, "to":1089}, {"from":411, "to":1089, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4151, "src":"410", "dst":"1090", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":410, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1090, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":410, "to":7}, {"from":7, "to":1090}, {"from":410, "to":1090, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4152, "src":"409", "dst":"1091", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":409, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1091, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":409, "to":7}, {"from":7, "to":1091}, {"from":409, "to":1091, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4153, "src":"408", "dst":"1092", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":408, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1092, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":408, "to":7}, {"from":7, "to":1092}, {"from":408, "to":1092, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4154, "src":"407", "dst":"1093", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":407, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1093, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":407, "to":7}, {"from":7, "to":1093}, {"from":407, "to":1093, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4155, "src":"406", "dst":"1094", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":406, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1094, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":406, "to":7}, {"from":7, "to":1094}, {"from":406, "to":1094, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4156, "src":"405", "dst":"1095", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":405, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1095, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":405, "to":7}, {"from":7, "to":1095}, {"from":405, "to":1095, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4157, "src":"404", "dst":"1096", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":404, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1096, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":404, "to":7}, {"from":7, "to":1096}, {"from":404, "to":1096, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4158, "src":"403", "dst":"1097", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":403, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1097, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":403, "to":7}, {"from":7, "to":1097}, {"from":403, "to":1097, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4159, "src":"402", "dst":"1098", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":402, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1098, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":402, "to":7}, {"from":7, "to":1098}, {"from":402, "to":1098, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4160, "src":"401", "dst":"1099", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":401, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1099, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":401, "to":7}, {"from":7, "to":1099}, {"from":401, "to":1099, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4161, "src":"400", "dst":"1100", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":400, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1100, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":400, "to":7}, {"from":7, "to":1100}, {"from":400, "to":1100, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4162, "src":"399", "dst":"1101", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":399, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1101, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":399, "to":7}, {"from":7, "to":1101}, {"from":399, "to":1101, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4163, "src":"398", "dst":"1102", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":398, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1102, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":398, "to":7}, {"from":7, "to":1102}, {"from":398, "to":1102, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4164, "src":"397", "dst":"1103", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":397, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1103, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":397, "to":7}, {"from":7, "to":1103}, {"from":397, "to":1103, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4165, "src":"396", "dst":"1104", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":396, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1104, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":396, "to":7}, {"from":7, "to":1104}, {"from":396, "to":1104, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4166, "src":"395", "dst":"1105", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":395, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1105, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":395, "to":7}, {"from":7, "to":1105}, {"from":395, "to":1105, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4167, "src":"394", "dst":"1106", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":394, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1106, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":394, "to":7}, {"from":7, "to":1106}, {"from":394, "to":1106, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4168, "src":"393", "dst":"1107", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":393, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1107, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":393, "to":7}, {"from":7, "to":1107}, {"from":393, "to":1107, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4169, "src":"392", "dst":"1108", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":392, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1108, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":392, "to":7}, {"from":7, "to":1108}, {"from":392, "to":1108, "reverse":1}]}, {"name":"\'Z_pipe_shreg\'", "id":4170, "src":"391", "dst":"1109", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_pipe_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"572"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_pipe_shreg\'", "id":391, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":572}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1109, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":391, "to":7}, {"from":7, "to":1109}, {"from":391, "to":1109, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4171, "src":"390", "dst":"1110", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":390, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1110, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":390, "to":7}, {"from":7, "to":1110}, {"from":390, "to":1110, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4172, "src":"389", "dst":"1111", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":389, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1111, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":389, "to":7}, {"from":7, "to":1111}, {"from":389, "to":1111, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4173, "src":"388", "dst":"1112", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":388, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1112, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":388, "to":7}, {"from":7, "to":1112}, {"from":388, "to":1112, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4174, "src":"387", "dst":"1113", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":387, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1113, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":387, "to":7}, {"from":7, "to":1113}, {"from":387, "to":1113, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4175, "src":"386", "dst":"1114", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":386, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1114, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":386, "to":7}, {"from":7, "to":1114}, {"from":386, "to":1114, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4176, "src":"385", "dst":"1115", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":385, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1115, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":385, "to":7}, {"from":7, "to":1115}, {"from":385, "to":1115, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4177, "src":"384", "dst":"1116", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":384, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1116, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":384, "to":7}, {"from":7, "to":1116}, {"from":384, "to":1116, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4178, "src":"383", "dst":"1117", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":383, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1117, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":383, "to":7}, {"from":7, "to":1117}, {"from":383, "to":1117, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4179, "src":"382", "dst":"1118", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":382, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1118, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":382, "to":7}, {"from":7, "to":1118}, {"from":382, "to":1118, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4180, "src":"381", "dst":"1119", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":381, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1119, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":381, "to":7}, {"from":7, "to":1119}, {"from":381, "to":1119, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4181, "src":"380", "dst":"1120", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":380, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1120, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":380, "to":7}, {"from":7, "to":1120}, {"from":380, "to":1120, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4182, "src":"379", "dst":"1121", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":379, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1121, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":379, "to":7}, {"from":7, "to":1121}, {"from":379, "to":1121, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4183, "src":"378", "dst":"1122", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":378, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1122, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":378, "to":7}, {"from":7, "to":1122}, {"from":378, "to":1122, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4184, "src":"377", "dst":"1123", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":377, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1123, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":377, "to":7}, {"from":7, "to":1123}, {"from":377, "to":1123, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4185, "src":"376", "dst":"1124", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":376, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1124, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":376, "to":7}, {"from":7, "to":1124}, {"from":376, "to":1124, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4186, "src":"375", "dst":"1125", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":375, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1125, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":375, "to":7}, {"from":7, "to":1125}, {"from":375, "to":1125, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4187, "src":"374", "dst":"1126", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":374, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1126, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":374, "to":7}, {"from":7, "to":1126}, {"from":374, "to":1126, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4188, "src":"373", "dst":"1127", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":373, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1127, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":373, "to":7}, {"from":7, "to":1127}, {"from":373, "to":1127, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4189, "src":"372", "dst":"1128", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":372, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1128, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":372, "to":7}, {"from":7, "to":1128}, {"from":372, "to":1128, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4190, "src":"371", "dst":"1129", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":371, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1129, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":371, "to":7}, {"from":7, "to":1129}, {"from":371, "to":1129, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4191, "src":"370", "dst":"1130", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":370, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1130, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":370, "to":7}, {"from":7, "to":1130}, {"from":370, "to":1130, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4192, "src":"369", "dst":"1131", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":369, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1131, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":369, "to":7}, {"from":7, "to":1131}, {"from":369, "to":1131, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4193, "src":"368", "dst":"1132", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":368, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1132, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":368, "to":7}, {"from":7, "to":1132}, {"from":368, "to":1132, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4194, "src":"367", "dst":"1133", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":367, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1133, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":367, "to":7}, {"from":7, "to":1133}, {"from":367, "to":1133, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4195, "src":"366", "dst":"1134", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":366, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1134, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":366, "to":7}, {"from":7, "to":1134}, {"from":366, "to":1134, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4196, "src":"365", "dst":"1135", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":365, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1135, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":365, "to":7}, {"from":7, "to":1135}, {"from":365, "to":1135, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4197, "src":"364", "dst":"1136", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":364, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1136, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":364, "to":7}, {"from":7, "to":1136}, {"from":364, "to":1136, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4198, "src":"363", "dst":"1137", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":363, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1137, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":363, "to":7}, {"from":7, "to":1137}, {"from":363, "to":1137, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4199, "src":"362", "dst":"1138", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":362, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1138, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":362, "to":7}, {"from":7, "to":1138}, {"from":362, "to":1138, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4200, "src":"361", "dst":"1139", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":361, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1139, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":361, "to":7}, {"from":7, "to":1139}, {"from":361, "to":1139, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4201, "src":"360", "dst":"1140", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":360, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1140, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":360, "to":7}, {"from":7, "to":1140}, {"from":360, "to":1140, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4202, "src":"359", "dst":"1141", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":359, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1141, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":359, "to":7}, {"from":7, "to":1141}, {"from":359, "to":1141, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4203, "src":"358", "dst":"1142", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":358, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1142, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":358, "to":7}, {"from":7, "to":1142}, {"from":358, "to":1142, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4204, "src":"357", "dst":"1143", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":357, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1143, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":357, "to":7}, {"from":7, "to":1143}, {"from":357, "to":1143, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4205, "src":"356", "dst":"1144", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":356, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1144, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":356, "to":7}, {"from":7, "to":1144}, {"from":356, "to":1144, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4206, "src":"355", "dst":"1145", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":355, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1145, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":355, "to":7}, {"from":7, "to":1145}, {"from":355, "to":1145, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4207, "src":"354", "dst":"1146", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":354, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1146, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":354, "to":7}, {"from":7, "to":1146}, {"from":354, "to":1146, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4208, "src":"353", "dst":"1147", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":353, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1147, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":353, "to":7}, {"from":7, "to":1147}, {"from":353, "to":1147, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4209, "src":"352", "dst":"1148", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":352, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1148, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":352, "to":7}, {"from":7, "to":1148}, {"from":352, "to":1148, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4210, "src":"351", "dst":"1149", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":351, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1149, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":351, "to":7}, {"from":7, "to":1149}, {"from":351, "to":1149, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4211, "src":"350", "dst":"1150", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":350, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1150, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":350, "to":7}, {"from":7, "to":1150}, {"from":350, "to":1150, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4212, "src":"349", "dst":"1151", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":349, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1151, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":349, "to":7}, {"from":7, "to":1151}, {"from":349, "to":1151, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4213, "src":"348", "dst":"1152", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":348, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1152, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":348, "to":7}, {"from":7, "to":1152}, {"from":348, "to":1152, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4214, "src":"347", "dst":"1153", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":347, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1153, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":347, "to":7}, {"from":7, "to":1153}, {"from":347, "to":1153, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4215, "src":"346", "dst":"1154", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":346, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1154, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":346, "to":7}, {"from":7, "to":1154}, {"from":346, "to":1154, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4216, "src":"345", "dst":"1155", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":345, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1155, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":345, "to":7}, {"from":7, "to":1155}, {"from":345, "to":1155, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4217, "src":"344", "dst":"1156", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":344, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1156, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":344, "to":7}, {"from":7, "to":1156}, {"from":344, "to":1156, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4218, "src":"343", "dst":"1157", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":343, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1157, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":343, "to":7}, {"from":7, "to":1157}, {"from":343, "to":1157, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4219, "src":"342", "dst":"1158", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":342, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1158, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":342, "to":7}, {"from":7, "to":1158}, {"from":342, "to":1158, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4220, "src":"341", "dst":"1159", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":341, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1159, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":341, "to":7}, {"from":7, "to":1159}, {"from":341, "to":1159, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4221, "src":"340", "dst":"1160", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":340, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1160, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":340, "to":7}, {"from":7, "to":1160}, {"from":340, "to":1160, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4222, "src":"339", "dst":"1161", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":339, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1161, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":339, "to":7}, {"from":7, "to":1161}, {"from":339, "to":1161, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4223, "src":"338", "dst":"1162", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":338, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1162, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":338, "to":7}, {"from":7, "to":1162}, {"from":338, "to":1162, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4224, "src":"337", "dst":"1163", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":337, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1163, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":337, "to":7}, {"from":7, "to":1163}, {"from":337, "to":1163, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4225, "src":"336", "dst":"1164", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":336, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1164, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":336, "to":7}, {"from":7, "to":1164}, {"from":336, "to":1164, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4226, "src":"335", "dst":"1165", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":335, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1165, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":335, "to":7}, {"from":7, "to":1165}, {"from":335, "to":1165, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4227, "src":"334", "dst":"1166", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":334, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1166, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":334, "to":7}, {"from":7, "to":1166}, {"from":334, "to":1166, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4228, "src":"333", "dst":"1167", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":333, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1167, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":333, "to":7}, {"from":7, "to":1167}, {"from":333, "to":1167, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4229, "src":"332", "dst":"1168", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":332, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1168, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":332, "to":7}, {"from":7, "to":1168}, {"from":332, "to":1168, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4230, "src":"331", "dst":"1169", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":331, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1169, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":331, "to":7}, {"from":7, "to":1169}, {"from":331, "to":1169, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4231, "src":"330", "dst":"1170", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":330, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1170, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":330, "to":7}, {"from":7, "to":1170}, {"from":330, "to":1170, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4232, "src":"329", "dst":"1171", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":329, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1171, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":329, "to":7}, {"from":7, "to":1171}, {"from":329, "to":1171, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4233, "src":"328", "dst":"1172", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":328, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1172, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":328, "to":7}, {"from":7, "to":1172}, {"from":328, "to":1172, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4234, "src":"327", "dst":"1173", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":327, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":571}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1173, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":327, "to":7}, {"from":7, "to":1173}, {"from":327, "to":1173, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4235, "src":"326", "dst":"1174", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":326, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1174, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":326, "to":7}, {"from":7, "to":1174}, {"from":326, "to":1174, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4236, "src":"325", "dst":"1175", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":325, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1175, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":325, "to":7}, {"from":7, "to":1175}, {"from":325, "to":1175, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4237, "src":"324", "dst":"1176", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":324, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1176, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":324, "to":7}, {"from":7, "to":1176}, {"from":324, "to":1176, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4238, "src":"323", "dst":"1177", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":323, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1177, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":323, "to":7}, {"from":7, "to":1177}, {"from":323, "to":1177, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4239, "src":"322", "dst":"1178", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":322, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1178, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":322, "to":7}, {"from":7, "to":1178}, {"from":322, "to":1178, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4240, "src":"321", "dst":"1179", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":321, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1179, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":321, "to":7}, {"from":7, "to":1179}, {"from":321, "to":1179, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4241, "src":"320", "dst":"1180", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":320, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1180, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":320, "to":7}, {"from":7, "to":1180}, {"from":320, "to":1180, "reverse":1}]}, {"name":"\'aFeeder_channel_array\'", "id":4242, "src":"319", "dst":"1181", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'aFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"570"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'aFeeder_channel_array\'", "id":319, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":570}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1181, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":319, "to":7}, {"from":7, "to":1181}, {"from":319, "to":1181, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4243, "src":"318", "dst":"1182", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":318, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1182, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":318, "to":7}, {"from":7, "to":1182}, {"from":318, "to":1182, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4244, "src":"317", "dst":"1183", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":317, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1183, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":317, "to":7}, {"from":7, "to":1183}, {"from":317, "to":1183, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4245, "src":"316", "dst":"1184", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":316, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1184, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":316, "to":7}, {"from":7, "to":1184}, {"from":316, "to":1184, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4246, "src":"315", "dst":"1185", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":315, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1185, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":315, "to":7}, {"from":7, "to":1185}, {"from":315, "to":1185, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4247, "src":"314", "dst":"1186", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":314, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1186, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":314, "to":7}, {"from":7, "to":1186}, {"from":314, "to":1186, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4248, "src":"313", "dst":"1187", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":313, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1187, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":313, "to":7}, {"from":7, "to":1187}, {"from":313, "to":1187, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4249, "src":"312", "dst":"1188", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":312, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1188, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":312, "to":7}, {"from":7, "to":1188}, {"from":312, "to":1188, "reverse":1}]}, {"name":"\'bFeeder_channel_array\'", "id":4250, "src":"311", "dst":"1189", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_Product_class.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'bFeeder_channel_array\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"569"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: kernel_Product_class.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"581"}]}]}], "nodes":[{"name":"\'bFeeder_channel_array\'", "id":311, "start":"7.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":569}]], "type":"inst"}, {"name":"kernel_Product_class.B5", "id":7, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":581}]], "type":"loop"}, {"name":"Feedback", "id":1189, "end":"2.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":619}]], "type":"inst"}], "links":[{"from":7, "to":7}, {"from":311, "to":7}, {"from":7, "to":1189}, {"from":311, "to":1189, "reverse":1}]}, {"name":"\'Z_shreg\'", "id":4251, "src":"2173", "dst":"2176", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_Product_class.B5", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'Z_shreg\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"571"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}, {"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":"594"}]}]}], "nodes":[{"name":"\'Z_shreg\'", "id":2173, "start":"11.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B5", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2174, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2175, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2184, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2185, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2194, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2195, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2204, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2205, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2214, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2215, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2224, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2225, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2234, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2235, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2244, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2245, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2254, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2255, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2264, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2265, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2274, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2275, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2284, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2285, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2294, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2295, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2304, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2305, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2314, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2315, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2324, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2325, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2334, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2335, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2344, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2345, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2354, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2355, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2364, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2365, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2374, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2375, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2384, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2385, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2394, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2395, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2404, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2405, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2414, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2415, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2424, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2425, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2434, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2435, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2444, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2445, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2454, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2455, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2464, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2465, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2474, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2475, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2484, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2485, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2494, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2495, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2504, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2505, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2514, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2515, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2524, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2525, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2534, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2535, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2544, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2545, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2554, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2555, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2564, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2565, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2574, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2575, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2584, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2585, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2594, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2595, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2604, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2605, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2614, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2615, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2624, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2625, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2634, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2635, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2644, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2645, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2654, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2655, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2664, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2665, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2674, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2675, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2684, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2685, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2694, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2695, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2704, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2705, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2714, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2715, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2724, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2725, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2734, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2735, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2745, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2746, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2756, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2757, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2767, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2768, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2778, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2779, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2789, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2790, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2800, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2801, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Select", "id":2811, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"f32 FP *+", "id":2812, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}, {"name":"Feedback", "id":2176, "end":"15.00", "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E20kernel_Product_class.B5", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h", "line":594}]], "type":"inst"}], "links":[{"from":2173, "to":2174}, {"from":2174, "to":2175}, {"from":2184, "to":2185}, {"from":2194, "to":2195}, {"from":2204, "to":2205}, {"from":2214, "to":2215}, {"from":2224, "to":2225}, {"from":2234, "to":2235}, {"from":2244, "to":2245}, {"from":2254, "to":2255}, {"from":2264, "to":2265}, {"from":2274, "to":2275}, {"from":2284, "to":2285}, {"from":2294, "to":2295}, {"from":2304, "to":2305}, {"from":2314, "to":2315}, {"from":2324, "to":2325}, {"from":2334, "to":2335}, {"from":2344, "to":2345}, {"from":2354, "to":2355}, {"from":2364, "to":2365}, {"from":2374, "to":2375}, {"from":2384, "to":2385}, {"from":2394, "to":2395}, {"from":2404, "to":2405}, {"from":2414, "to":2415}, {"from":2424, "to":2425}, {"from":2434, "to":2435}, {"from":2444, "to":2445}, {"from":2454, "to":2455}, {"from":2464, "to":2465}, {"from":2474, "to":2475}, {"from":2484, "to":2485}, {"from":2494, "to":2495}, {"from":2504, "to":2505}, {"from":2514, "to":2515}, {"from":2524, "to":2525}, {"from":2534, "to":2535}, {"from":2544, "to":2545}, {"from":2554, "to":2555}, {"from":2564, "to":2565}, {"from":2574, "to":2575}, {"from":2584, "to":2585}, {"from":2594, "to":2595}, {"from":2604, "to":2605}, {"from":2614, "to":2615}, {"from":2624, "to":2625}, {"from":2634, "to":2635}, {"from":2644, "to":2645}, {"from":2654, "to":2655}, {"from":2664, "to":2665}, {"from":2674, "to":2675}, {"from":2684, "to":2685}, {"from":2694, "to":2695}, {"from":2704, "to":2705}, {"from":2714, "to":2715}, {"from":2724, "to":2725}, {"from":2734, "to":2735}, {"from":2745, "to":2746}, {"from":2756, "to":2757}, {"from":2767, "to":2768}, {"from":2778, "to":2779}, {"from":2789, "to":2790}, {"from":2800, "to":2801}, {"from":2811, "to":2812}, {"from":2175, "to":2176}, {"from":2173, "to":2176, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"__default__", "id":4260, "details":[{"type":"table", "Interleaving":"No", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel __default__ Width (bits)":"512"}], "type":"memsys", "children":[{"name":"__default__", "id":4262, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x0"}], "type":"bb"}]}, {"name":"Memory Controller", "id":4261, "parent":"4260", "bw":"0.00", "num_channels":"1", "interleave":"0", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4263, "parent":"4260", "type":"bb", "children":[{"name":"SHARE", "id":4264, "type":"arb"}]}], "links":[{"from":4262, "to":4261}, {"from":4261, "to":4262}, {"from":4264, "to":4261}]};
