arch                       	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision 	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common       	4.28                 	     	0.05           	9168        	9        	0.01          	-1          	-1          	33060      	-1      	-1         	69     	99    	1           	0       	9a78810-dirty	success   	63800      	99                	130                	363                	493                  	1                 	265                 	299                   	12          	12           	144              	clb                      	auto       	0.20     	1918                 	0.62      	1.96124       	-200.52             	-1.96124            	50            	1533             	11                                    	5.66058e+06           	4.26669e+06          	406292.                          	2821.48                             	1.45                     	1398                       	10                               	2.57827            	-238.54  	-2.57827 	0       	0       	539112.                     	3743.83                        	0.16                
