[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: repair_setup1.def
[INFO ODB-0128] Design: reg1
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 17 components and 92 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 34 connections.
[INFO ODB-0133]     Created 7 nets and 30 connections.
[INFO ODB-0134] Finished DEF file: repair_setup1.def
[INFO RSZ-0061] Signal/clock wire resistance 3.571 ohms/um capacitance 0.052 ff/um.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.194    0.194 ^ r1/Q (DFF_X1)
   0.023    0.217 ^ u1/A (BUF_X1)
   0.047    0.264 ^ u1/Z (BUF_X1)
   0.001    0.265 ^ u2/A (BUF_X1)
   0.036    0.301 ^ u2/Z (BUF_X1)
   0.001    0.302 ^ u3/A (BUF_X1)
   0.036    0.338 ^ u3/Z (BUF_X1)
   0.001    0.339 ^ u4/A (BUF_X1)
   0.036    0.375 ^ u4/Z (BUF_X1)
   0.001    0.376 ^ u5/A (BUF_X1)
   0.094    0.470 ^ u5/Z (BUF_X1)
   0.045    0.515 ^ r2/D (DFF_X1)
            0.515   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.046    0.254   library setup time
            0.254   data required time
-----------------------------------------------------------
            0.254   data required time
           -0.515   data arrival time
-----------------------------------------------------------
           -0.261   slack (VIOLATED)


Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             1.27e-04   1.51e-05   9.49e-07   1.43e-04  89.4%
Combinational          4.30e-06   1.26e-05   1.07e-07   1.70e-05  10.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.32e-04   2.78e-05   1.06e-06   1.61e-04 100.0%
                          82.1%      17.3%       0.7%
[INFO RSZ-0040] Inserted 6 buffers.
[INFO RSZ-0041] Resized 7 instances.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.112    0.112 ^ r1/Q (DFF_X1)
   0.004    0.116 ^ u1/A (BUF_X2)
   0.032    0.147 ^ u1/Z (BUF_X2)
   0.002    0.149 ^ u2/A (BUF_X2)
   0.026    0.175 ^ u2/Z (BUF_X2)
   0.002    0.177 ^ u3/A (BUF_X2)
   0.026    0.203 ^ u3/Z (BUF_X2)
   0.002    0.204 ^ u4/A (BUF_X2)
   0.028    0.232 ^ u4/Z (BUF_X2)
   0.002    0.234 ^ u5/A (BUF_X4)
   0.032    0.266 ^ u5/Z (BUF_X4)
   0.039    0.305 ^ r2/D (DFF_X1)
            0.305   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.042    0.258   library setup time
            0.258   data required time
-----------------------------------------------------------
            0.258   data required time
           -0.305   data arrival time
-----------------------------------------------------------
           -0.047   slack (VIOLATED)


Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             1.27e-04   2.94e-06   9.49e-07   1.31e-04  78.2%
Combinational          1.82e-05   1.78e-05   4.87e-07   3.64e-05  21.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.45e-04   2.07e-05   1.44e-06   1.67e-04 100.0%
                          86.8%      12.4%       0.9%
