// Seed: 1373266161
module module_0 ();
  module_2();
endmodule
module module_1 (
    output uwire id_0
    , id_4,
    output tri   id_1,
    input  wor   id_2
);
  tri0 id_6 = id_2;
  module_0();
endmodule
module module_2 ();
  assign id_1 = 1;
endmodule
module module_3 (
    input wire  id_0,
    input uwire id_1,
    input tri1  id_2
);
  wire id_4;
  module_2();
endmodule
module module_4 (
    output tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri1 id_5
    , id_18,
    input wand id_6,
    output supply0 id_7,
    input wand id_8,
    output wor id_9,
    output supply1 id_10,
    input uwire id_11,
    input supply1 id_12,
    output tri0 id_13,
    output tri0 id_14,
    input supply1 id_15,
    input supply0 id_16
);
  assign id_18 = (id_11) < 1'h0;
  module_2();
  assign id_10 = id_18;
endmodule
