Loading plugins phase: Elapsed time ==> 0s.720ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\Proc_VentBLE.cyprj -d CYBL11573-56LQXI -s C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: ADC_SAR_Seq_1. The actual sample rate (10195 SPS) differs from the desired sample rate (10000 SPS) due to the clock configuration in the DWR.
 * C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_Seq_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.539ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Proc_VentBLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\Proc_VentBLE.cyprj -dcpsoc3 Proc_VentBLE.v -verilog
======================================================================

======================================================================
Compiling:  Proc_VentBLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\Proc_VentBLE.cyprj -dcpsoc3 Proc_VentBLE.v -verilog
======================================================================

======================================================================
Compiling:  Proc_VentBLE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\Proc_VentBLE.cyprj -dcpsoc3 -verilog Proc_VentBLE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 26 17:14:46 2017


======================================================================
Compiling:  Proc_VentBLE.v
Program  :   vpp
Options  :    -yv2 -q10 Proc_VentBLE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 26 17:14:46 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Proc_VentBLE.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 387, col 104):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 389, col 118):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 391, col 105):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 412, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 412, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 413, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 413, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 414, col 39):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 414, col 66):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 415, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 415, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Proc_VentBLE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\Proc_VentBLE.cyprj -dcpsoc3 -verilog Proc_VentBLE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 26 17:14:46 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\codegentemp\Proc_VentBLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\codegentemp\Proc_VentBLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Proc_VentBLE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\Proc_VentBLE.cyprj -dcpsoc3 -verilog Proc_VentBLE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 26 17:14:46 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\codegentemp\Proc_VentBLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\codegentemp\Proc_VentBLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_SAR_Seq_1:Net_3125\
	\ADC_SAR_Seq_1:Net_3126\
	\I2S_1:bI2S:dyn_data_width_1\
	\I2S_1:bI2S:dyn_data_width_0\
	\I2S_1:bI2S:tx_lch_active\
	\I2S_1:bI2S:tx_rch_active\
	\I2S_1:bI2S:tx_stereo_data\
	\I2S_1:bI2S:rx_stereo_data\
	\I2S_1:bI2S:tx_lch_load_3\
	\I2S_1:bI2S:tx_lch_load_2\
	\I2S_1:bI2S:tx_lch_load_1\
	\I2S_1:bI2S:tx_lch_load_0\
	\I2S_1:bI2S:tx_rch_load_3\
	\I2S_1:bI2S:tx_rch_load_2\
	\I2S_1:bI2S:tx_rch_load_1\
	\I2S_1:bI2S:tx_rch_load_0\
	\I2S_1:bI2S:data_trunc\
	Net_3329
	\I2S_1:rx_drq0_0\
	\I2S_1:rx_drq1_0\
	\I2S_1:rx_line_4\
	\I2S_1:rx_line_3\
	\I2S_1:rx_line_2\
	\I2S_1:rx_line_1\
	\I2S_1:sdo_4\
	\I2S_1:sdo_3\
	\I2S_1:sdo_2\
	\I2S_1:sdo_1\
	Net_3324_0
	\I2S_1:rx_dma0_4\
	\I2S_1:rx_dma0_3\
	\I2S_1:rx_dma0_2\
	\I2S_1:rx_dma0_1\
	Net_3325_0
	\I2S_1:rx_dma1_4\
	\I2S_1:rx_dma1_3\
	\I2S_1:rx_dma1_2\
	\I2S_1:rx_dma1_1\
	Net_3326_0
	\I2S_1:tx_dma0_4\
	\I2S_1:tx_dma0_3\
	\I2S_1:tx_dma0_2\
	\I2S_1:tx_dma0_1\
	Net_3327_0
	\I2S_1:tx_dma1_4\
	\I2S_1:tx_dma1_3\
	\I2S_1:tx_dma1_2\
	\I2S_1:tx_dma1_1\
	Net_3328_0
	\I2S_1:clip_4\
	\I2S_1:clip_3\
	\I2S_1:clip_2\
	\I2S_1:clip_1\
	Net_3331_0
	Net_3360
	\BLE:Net_55\


Deleted 56 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_1_net_0
Aliasing \TCPWM_1:Net_75\ to zero
Aliasing \TCPWM_1:Net_69\ to tmpOE__LED_1_net_0
Aliasing \TCPWM_1:Net_66\ to zero
Aliasing \TCPWM_1:Net_82\ to zero
Aliasing \TCPWM_1:Net_72\ to zero
Aliasing tmpOE__LED_Scan_net_0 to tmpOE__LED_1_net_0
Aliasing \ADC_SAR_Seq_1:Net_3107\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3106\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3105\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3104\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3103\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3207_1\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3207_0\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3235\ to zero
Aliasing tmpOE__ADC_In_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__SW2_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__SW5_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__SW3_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__SW4_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__LED_2_net_0 to tmpOE__LED_1_net_0
Aliasing \I2S_1:bI2S:rx_lch_active\ to tmpOE__LED_1_net_0
Aliasing \I2S_1:bI2S:rx_rch_active\ to tmpOE__LED_1_net_0
Aliasing \I2S_1:bI2S:data_width_8\ to tmpOE__LED_1_net_0
Aliasing \I2S_1:bI2S:data_width_16\ to tmpOE__LED_1_net_0
Aliasing \I2S_1:bI2S:data_width_24\ to zero
Aliasing \I2S_1:bI2S:data_width_32\ to zero
Aliasing \I2S_1:bI2S:Rx:STS[0]:status_2\ to zero
Aliasing \I2S_1:bI2S:Rx:STS[0]:status_5\ to zero
Aliasing \I2S_1:bI2S:Rx:STS[0]:status_4\ to zero
Aliasing \I2S_1:bI2S:Rx:STS[0]:status_3\ to zero
Aliasing tmpOE__SCK_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__WS_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__SDI_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__LED_Conf_net_0 to tmpOE__LED_1_net_0
Aliasing \PWM_Servo:Net_75\ to zero
Aliasing \PWM_Servo:Net_69\ to tmpOE__LED_1_net_0
Aliasing \PWM_Servo:Net_66\ to zero
Aliasing \PWM_Servo:Net_82\ to zero
Aliasing \PWM_Servo:Net_72\ to zero
Aliasing tmpOE__Servo_net_0 to tmpOE__LED_1_net_0
Aliasing \I2S_1:bI2S:rx_f1_load\\D\ to zero
Removing Lhs of wire one[16] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \TCPWM_1:Net_81\[19] = Net_1704[31]
Removing Lhs of wire \TCPWM_1:Net_75\[20] = zero[11]
Removing Lhs of wire \TCPWM_1:Net_69\[21] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \TCPWM_1:Net_66\[22] = zero[11]
Removing Lhs of wire \TCPWM_1:Net_82\[23] = zero[11]
Removing Lhs of wire \TCPWM_1:Net_72\[24] = zero[11]
Removing Lhs of wire tmpOE__LED_Scan_net_0[43] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3107\[119] = zero[11]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3106\[120] = zero[11]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3105\[121] = zero[11]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3104\[122] = zero[11]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3103\[123] = zero[11]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_17\[165] = \ADC_SAR_Seq_1:Net_1845\[50]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_1\[187] = zero[11]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_0\[188] = zero[11]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3235\[189] = zero[11]
Removing Lhs of wire tmpOE__ADC_In_net_0[258] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire tmpOE__SW1_net_0[272] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire tmpOE__SW2_net_0[280] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire tmpOE__SW5_net_0[288] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire tmpOE__SW3_net_0[296] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire tmpOE__SW4_net_0[304] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire tmpOE__LED_2_net_0[312] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \I2S_1:bI2S:ctrl_2\[329] = \I2S_1:bI2S:ctrl_reg_out_2\[326]
Removing Lhs of wire \I2S_1:bI2S:enable\[332] = \I2S_1:bI2S:ctrl_reg_out_2\[326]
Removing Rhs of wire Net_2349[343] = \I2S_1:bI2S:count_0\[341]
Removing Rhs of wire Net_2350[344] = \I2S_1:bI2S:channel\[342]
Removing Lhs of wire \I2S_1:bI2S:rx_lch_active\[348] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \I2S_1:bI2S:rx_rch_active\[349] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \I2S_1:bI2S:data_width_8\[351] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \I2S_1:bI2S:data_width_16\[352] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \I2S_1:bI2S:data_width_24\[353] = zero[11]
Removing Lhs of wire \I2S_1:bI2S:data_width_32\[354] = zero[11]
Removing Lhs of wire \I2S_1:bI2S:rx_lch_load_1\[365] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \I2S_1:bI2S:rx_lch_load_0\[366] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \I2S_1:bI2S:rx_rch_load_1\[369] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \I2S_1:bI2S:rx_rch_load_0\[370] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \I2S_1:bI2S:ctrl_1\[372] = \I2S_1:bI2S:ctrl_reg_out_1\[327]
Removing Lhs of wire \I2S_1:bI2S:Rx:STS[0]:status_0\[381] = \I2S_1:bI2S:rx_overflow_0\[379]
Removing Lhs of wire \I2S_1:bI2S:Rx:STS[0]:status_1\[382] = \I2S_1:bI2S:rx_f0_n_empty_0\[383]
Removing Lhs of wire \I2S_1:bI2S:Rx:STS[0]:status_2\[384] = zero[11]
Removing Lhs of wire \I2S_1:bI2S:Rx:STS[0]:status_5\[385] = zero[11]
Removing Lhs of wire \I2S_1:bI2S:Rx:STS[0]:status_4\[386] = zero[11]
Removing Lhs of wire \I2S_1:bI2S:Rx:STS[0]:status_3\[387] = zero[11]
Removing Lhs of wire \I2S_1:rx_line_0\[397] = Net_2348[432]
Removing Lhs of wire tmpOE__SCK_net_0[492] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire tmpOE__WS_net_0[498] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire tmpOE__SDI_net_0[504] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire tmpOE__LED_Conf_net_0[518] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \PWM_Servo:Net_81\[524] = Net_3373[536]
Removing Lhs of wire \PWM_Servo:Net_75\[525] = zero[11]
Removing Lhs of wire \PWM_Servo:Net_69\[526] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \PWM_Servo:Net_66\[527] = zero[11]
Removing Lhs of wire \PWM_Servo:Net_82\[528] = zero[11]
Removing Lhs of wire \PWM_Servo:Net_72\[529] = zero[11]
Removing Lhs of wire tmpOE__Servo_net_0[539] = tmpOE__LED_1_net_0[10]
Removing Lhs of wire \I2S_1:bI2S:rx_f1_load\\D\[550] = zero[11]
Removing Lhs of wire \I2S_1:bI2S:rx_int_reg\\D\[553] = \I2S_1:bI2S:rx_int_out_0\[389]

------------------------------------------------------
Aliased 0 equations, 59 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED_1_net_0' (cost = 0):
tmpOE__LED_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:rx_lch_load_3\' (cost = 0):
\I2S_1:bI2S:rx_lch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:rx_lch_load_2\' (cost = 0):
\I2S_1:bI2S:rx_lch_load_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:rx_rch_load_3\' (cost = 0):
\I2S_1:bI2S:rx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:rx_rch_load_2\' (cost = 0):
\I2S_1:bI2S:rx_rch_load_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:rx_overflow_0\' (cost = 1):
\I2S_1:bI2S:rx_overflow_0\ <= ((\I2S_1:bI2S:rx_f0_load\ and \I2S_1:bI2S:rx_f0_full_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 7 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\Proc_VentBLE.cyprj -dcpsoc3 Proc_VentBLE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.827ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Wednesday, 26 April 2017 17:14:46
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\Proc_VentBLE.cydsn\Proc_VentBLE.cyprj -d CYBL11573-56LQXI Proc_VentBLE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \I2S_1:bI2S:rx_f1_load\ from registered to combinatorial
Assigning clock BLE_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'ADC_SAR_Seq_1_intClock'. Signal=\ADC_SAR_Seq_1:Net_1845_ff6\
    Digital Clock 0: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_2347_digital
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_8'. Signal=Net_3373_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_1'. Signal=Net_1704_ff8
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2S_1:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
ADD: pft.M0040: information: The following 11 pin(s) will be assigned a location by the fitter: ADC_In(0), LED_1(0), LED_2(0), SCK(0), SDI(0), SW1(0), SW2(0), SW3(0), SW4(0), SW5(0), WS(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            annotation => Net_3283 ,
            pad => LED_1(0)_PAD );

    Pin : Name = LED_Scan(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Scan(0)__PA ,
            pad => LED_Scan(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADC_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_In(0)__PA ,
            analog_term => Net_3223 ,
            annotation => Net_3224 ,
            pad => ADC_In(0)_PAD );

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            annotation => Net_2260 ,
            pad => SW1(0)_PAD );

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            annotation => Net_2259 ,
            pad => SW2(0)_PAD );

    Pin : Name = SW5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW5(0)__PA ,
            annotation => Net_2257 ,
            pad => SW5(0)_PAD );

    Pin : Name = SW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW3(0)__PA ,
            annotation => Net_2255 ,
            pad => SW3(0)_PAD );

    Pin : Name = SW4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW4(0)__PA ,
            annotation => Net_2253 ,
            pad => SW4(0)_PAD );

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            annotation => Net_3323 ,
            pad => LED_2(0)_PAD );

    Pin : Name = SCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCK(0)__PA ,
            input => Net_2349 ,
            pad => SCK(0)_PAD );

    Pin : Name = WS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => WS(0)__PA ,
            input => Net_2350 ,
            pad => WS(0)_PAD );

    Pin : Name = SDI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDI(0)__PA ,
            fb => Net_2348 ,
            pad => SDI(0)_PAD );

    Pin : Name = LED_Conf(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Conf(0)__PA ,
            pad => LED_Conf(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo(0)__PA ,
            input => Net_3371 ,
            pad => Servo(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2S_1:bI2S:rx_overflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S_1:bI2S:rx_f0_load\ * \I2S_1:bI2S:rx_f0_full_0\
        );
        Output = \I2S_1:bI2S:rx_overflow_0\ (fanout=1)

    MacroCell: Name=\I2S_1:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:ctrl_reg_out_2\
        );
        Output = \I2S_1:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_2350, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:reset\ * !\I2S_1:bI2S:count_6\
        );
        Output = Net_2350 (fanout=1)

    MacroCell: Name=\I2S_1:bI2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S_1:bI2S:rx_state_2\ * !\I2S_1:bI2S:rx_state_1\ * 
              \I2S_1:bI2S:rx_state_0\
            + \I2S_1:bI2S:rx_state_1\ * !\I2S_1:bI2S:rx_state_0\
        );
        Output = \I2S_1:bI2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2S_1:bI2S:rx_state_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S_1:bI2S:rx_state_2\ * !\I2S_1:bI2S:rx_state_1\ * 
              \I2S_1:bI2S:rx_state_0\ * \I2S_1:bI2S:rxenable\
        );
        Output = \I2S_1:bI2S:rx_state_2\ (fanout=5)

    MacroCell: Name=\I2S_1:bI2S:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2S_1:bI2S:count_5\ * \I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * !\I2S_1:bI2S:rx_state_2\ * 
              !\I2S_1:bI2S:rx_state_1\ * !\I2S_1:bI2S:rx_state_0\ * 
              \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * !\I2S_1:bI2S:rx_state_2\ * 
              !\I2S_1:bI2S:rx_state_1\ * !\I2S_1:bI2S:rx_state_0\ * 
              \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:rx_state_2\ * !\I2S_1:bI2S:rx_state_1\ * 
              \I2S_1:bI2S:rx_state_0\ * \I2S_1:bI2S:rxenable\
        );
        Output = \I2S_1:bI2S:rx_state_1\ (fanout=5)

    MacroCell: Name=\I2S_1:bI2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2S_1:bI2S:count_5\ * \I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * !\I2S_1:bI2S:rx_state_2\ * 
              \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * !\I2S_1:bI2S:rx_state_2\ * 
              \I2S_1:bI2S:rxenable\
            + !\I2S_1:bI2S:rx_state_2\ * \I2S_1:bI2S:rx_state_1\ * 
              \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:rx_state_2\ * !\I2S_1:bI2S:rx_state_1\ * 
              \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:rx_state_0\ * \I2S_1:bI2S:rxenable\
        );
        Output = \I2S_1:bI2S:rx_state_0\ (fanout=5)

    MacroCell: Name=\I2S_1:bI2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S_1:bI2S:ctrl_reg_out_1\ * \I2S_1:bI2S:rx_f0_load\ * 
              \I2S_1:bI2S:rx_f0_full_0\
            + \I2S_1:bI2S:ctrl_reg_out_1\ * \I2S_1:bI2S:rx_overflow_sticky\
        );
        Output = \I2S_1:bI2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2S_1:bI2S:rxenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2S_1:bI2S:ctrl_reg_out_2\ * !\I2S_1:bI2S:count_6\ * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * !\I2S_1:bI2S:count_5\ * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * !\I2S_1:bI2S:count_4\ * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * !\I2S_1:bI2S:count_3\ * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * !\I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:ctrl_reg_out_1\ * \I2S_1:bI2S:count_6\ * 
              \I2S_1:bI2S:count_5\ * \I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * Net_2349 * 
              !\I2S_1:bI2S:rx_overflow_sticky\
            + \I2S_1:bI2S:count_6\ * \I2S_1:bI2S:count_5\ * 
              \I2S_1:bI2S:count_4\ * \I2S_1:bI2S:count_3\ * 
              \I2S_1:bI2S:count_2\ * !\I2S_1:bI2S:count_1\ * !Net_2349 * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
        );
        Output = \I2S_1:bI2S:rxenable\ (fanout=4)

    MacroCell: Name=\I2S_1:bI2S:rx_data_in_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2349 * Net_2348
            + Net_2349 * \I2S_1:bI2S:rx_data_in_0\
        );
        Output = \I2S_1:bI2S:rx_data_in_0\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\
        PORT MAP (
            clock => Net_2347_digital ,
            cs_addr_2 => \I2S_1:bI2S:rx_state_2\ ,
            cs_addr_1 => \I2S_1:bI2S:rx_state_1\ ,
            cs_addr_0 => \I2S_1:bI2S:rx_state_0\ ,
            route_si => \I2S_1:bI2S:rx_data_in_0\ ,
            f0_load => \I2S_1:bI2S:rx_f0_load\ ,
            f0_bus_stat_comb => \I2S_1:bI2S:rx_f0_n_empty_0\ ,
            f0_blk_stat_comb => \I2S_1:bI2S:rx_f0_full_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2S_1:bI2S:Rx:STS[0]:Sts\
        PORT MAP (
            clock => Net_2347_digital ,
            status_1 => \I2S_1:bI2S:rx_f0_n_empty_0\ ,
            status_0 => \I2S_1:bI2S:rx_overflow_0\ ,
            interrupt => \I2S_1:bI2S:rx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2S_1:bI2S:CtlReg\
        PORT MAP (
            clock => Net_2347_digital ,
            control_7 => \I2S_1:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2S_1:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2S_1:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2S_1:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2S_1:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2S_1:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2S_1:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2S_1:bI2S:ctrl_reg_out_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\I2S_1:bI2S:BitCounter\
        PORT MAP (
            clock => Net_2347_digital ,
            enable => \I2S_1:bI2S:ctrl_reg_out_2\ ,
            count_6 => \I2S_1:bI2S:count_6\ ,
            count_5 => \I2S_1:bI2S:count_5\ ,
            count_4 => \I2S_1:bI2S:count_4\ ,
            count_3 => \I2S_1:bI2S:count_3\ ,
            count_2 => \I2S_1:bI2S:count_2\ ,
            count_1 => \I2S_1:bI2S:count_1\ ,
            count_0 => Net_2349 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_3289 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   18 :   20 :   38 : 47.37 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
Pre-configured Blocks         :    1 :    3 :    4 : 25.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.050ms
Tech Mapping phase: Elapsed time ==> 0s.114ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1493847s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.402ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0019947 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_3223 {
    PASS0_sarmux_vplus
    PASS0_SARMUX0_sw4
    p3_4
  }
  Net: \ADC_SAR_Seq_1:Net_3113\ {
  }
  Net: \ADC_SAR_Seq_1:Net_3227\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_1\ {
  }
}
Map of item to net {
  PASS0_sarmux_vplus                               -> Net_3223
  PASS0_SARMUX0_sw4                                -> Net_3223
  p3_4                                             -> Net_3223
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.25
                   Pterms :            6.25
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :      13.50 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S_1:bI2S:rxenable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2S_1:bI2S:ctrl_reg_out_2\ * !\I2S_1:bI2S:count_6\ * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * !\I2S_1:bI2S:count_5\ * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * !\I2S_1:bI2S:count_4\ * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * !\I2S_1:bI2S:count_3\ * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * !\I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:ctrl_reg_out_1\ * \I2S_1:bI2S:count_6\ * 
              \I2S_1:bI2S:count_5\ * \I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * Net_2349 * 
              !\I2S_1:bI2S:rx_overflow_sticky\
            + \I2S_1:bI2S:count_6\ * \I2S_1:bI2S:count_5\ * 
              \I2S_1:bI2S:count_4\ * \I2S_1:bI2S:count_3\ * 
              \I2S_1:bI2S:count_2\ * !\I2S_1:bI2S:count_1\ * !Net_2349 * 
              !\I2S_1:bI2S:rx_overflow_sticky\ * \I2S_1:bI2S:rxenable\
        );
        Output = \I2S_1:bI2S:rxenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S_1:bI2S:rx_state_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2S_1:bI2S:count_5\ * \I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * !\I2S_1:bI2S:rx_state_2\ * 
              \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * !\I2S_1:bI2S:rx_state_2\ * 
              \I2S_1:bI2S:rxenable\
            + !\I2S_1:bI2S:rx_state_2\ * \I2S_1:bI2S:rx_state_1\ * 
              \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:rx_state_2\ * !\I2S_1:bI2S:rx_state_1\ * 
              \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:rx_state_0\ * \I2S_1:bI2S:rxenable\
        );
        Output = \I2S_1:bI2S:rx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S_1:bI2S:rx_state_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2S_1:bI2S:count_5\ * \I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * !\I2S_1:bI2S:rx_state_2\ * 
              !\I2S_1:bI2S:rx_state_1\ * !\I2S_1:bI2S:rx_state_0\ * 
              \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * !\I2S_1:bI2S:rx_state_2\ * 
              !\I2S_1:bI2S:rx_state_1\ * !\I2S_1:bI2S:rx_state_0\ * 
              \I2S_1:bI2S:rxenable\
            + \I2S_1:bI2S:rx_state_2\ * !\I2S_1:bI2S:rx_state_1\ * 
              \I2S_1:bI2S:rx_state_0\ * \I2S_1:bI2S:rxenable\
        );
        Output = \I2S_1:bI2S:rx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2S_1:bI2S:rx_state_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S_1:bI2S:rx_state_2\ * !\I2S_1:bI2S:rx_state_1\ * 
              \I2S_1:bI2S:rx_state_0\ * \I2S_1:bI2S:rxenable\
        );
        Output = \I2S_1:bI2S:rx_state_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\I2S_1:bI2S:BitCounter\
    PORT MAP (
        clock => Net_2347_digital ,
        enable => \I2S_1:bI2S:ctrl_reg_out_2\ ,
        count_6 => \I2S_1:bI2S:count_6\ ,
        count_5 => \I2S_1:bI2S:count_5\ ,
        count_4 => \I2S_1:bI2S:count_4\ ,
        count_3 => \I2S_1:bI2S:count_3\ ,
        count_2 => \I2S_1:bI2S:count_2\ ,
        count_1 => \I2S_1:bI2S:count_1\ ,
        count_0 => Net_2349 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2S_1:bI2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S_1:bI2S:ctrl_reg_out_1\ * \I2S_1:bI2S:rx_f0_load\ * 
              \I2S_1:bI2S:rx_f0_full_0\
            + \I2S_1:bI2S:ctrl_reg_out_1\ * \I2S_1:bI2S:rx_overflow_sticky\
        );
        Output = \I2S_1:bI2S:rx_overflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S_1:bI2S:rx_overflow_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S_1:bI2S:rx_f0_load\ * \I2S_1:bI2S:rx_f0_full_0\
        );
        Output = \I2S_1:bI2S:rx_overflow_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2S_1:bI2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S_1:bI2S:rx_state_2\ * !\I2S_1:bI2S:rx_state_1\ * 
              \I2S_1:bI2S:rx_state_0\
            + \I2S_1:bI2S:rx_state_1\ * !\I2S_1:bI2S:rx_state_0\
        );
        Output = \I2S_1:bI2S:rx_f0_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2S_1:bI2S:rx_data_in_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2349 * Net_2348
            + Net_2349 * \I2S_1:bI2S:rx_data_in_0\
        );
        Output = \I2S_1:bI2S:rx_data_in_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2350, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:reset\ * !\I2S_1:bI2S:count_6\
        );
        Output = Net_2350 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S_1:bI2S:reset\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2347_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:ctrl_reg_out_2\
        );
        Output = \I2S_1:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2S_1:bI2S:Rx:CH[0]:dpRx:u0\
    PORT MAP (
        clock => Net_2347_digital ,
        cs_addr_2 => \I2S_1:bI2S:rx_state_2\ ,
        cs_addr_1 => \I2S_1:bI2S:rx_state_1\ ,
        cs_addr_0 => \I2S_1:bI2S:rx_state_0\ ,
        route_si => \I2S_1:bI2S:rx_data_in_0\ ,
        f0_load => \I2S_1:bI2S:rx_f0_load\ ,
        f0_bus_stat_comb => \I2S_1:bI2S:rx_f0_n_empty_0\ ,
        f0_blk_stat_comb => \I2S_1:bI2S:rx_f0_full_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2S_1:bI2S:Rx:STS[0]:Sts\
    PORT MAP (
        clock => Net_2347_digital ,
        status_1 => \I2S_1:bI2S:rx_f0_n_empty_0\ ,
        status_0 => \I2S_1:bI2S:rx_overflow_0\ ,
        interrupt => \I2S_1:bI2S:rx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2S_1:bI2S:CtlReg\
    PORT MAP (
        clock => Net_2347_digital ,
        control_7 => \I2S_1:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2S_1:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2S_1:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2S_1:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2S_1:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2S_1:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2S_1:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2S_1:bI2S:ctrl_reg_out_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_3289 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SDI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDI(0)__PA ,
        fb => Net_2348 ,
        pad => SDI(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCK(0)__PA ,
        input => Net_2349 ,
        pad => SCK(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = WS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => WS(0)__PA ,
        input => Net_2350 ,
        pad => WS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SW3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW3(0)__PA ,
        annotation => Net_2255 ,
        pad => SW3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SW5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW5(0)__PA ,
        annotation => Net_2257 ,
        pad => SW5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        annotation => Net_2260 ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = SW4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW4(0)__PA ,
        annotation => Net_2253 ,
        pad => SW4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        annotation => Net_2259 ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        annotation => Net_3283 ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        annotation => Net_3323 ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo(0)__PA ,
        input => Net_3371 ,
        pad => Servo(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_Conf(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Conf(0)__PA ,
        pad => LED_Conf(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_Scan(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Scan(0)__PA ,
        pad => LED_Scan(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = ADC_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_In(0)__PA ,
        analog_term => Net_3223 ,
        annotation => Net_3224 ,
        pad => ADC_In(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_6 => \ADC_SAR_Seq_1:Net_1845_ff6\ ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_7 => Net_3373_ff7 ,
            ff_div_8 => Net_1704_ff8 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Serial Communication (SCB) group 0: empty
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_Servo:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_3373_ff7 ,
            capture => zero ,
            count => tmpOE__LED_1_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_3369 ,
            tr_overflow => Net_3368 ,
            tr_compare_match => Net_3370 ,
            line_out => Net_3371 ,
            line_out_compl => Net_3372 ,
            interrupt => Net_3367 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\TCPWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1704_ff8 ,
            capture => zero ,
            count => tmpOE__LED_1_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_3291 ,
            tr_overflow => Net_3290 ,
            tr_compare_match => Net_3292 ,
            line_out => Net_3293 ,
            line_out_compl => Net_3294 ,
            interrupt => Net_3289 );
        Properties:
        {
            cy_registers = ""
        }
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR_Seq_1:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_3223 ,
            vminus => \ADC_SAR_Seq_1:mux_bus_minus_0\ ,
            vref => \ADC_SAR_Seq_1:Net_3113\ ,
            ext_vref => \ADC_SAR_Seq_1:Net_3227\ ,
            clock => \ADC_SAR_Seq_1:Net_1845_ff6\ ,
            sample_done => Net_3300 ,
            chan_id_valid => \ADC_SAR_Seq_1:Net_3108\ ,
            chan_id_3 => \ADC_SAR_Seq_1:Net_3109_3\ ,
            chan_id_2 => \ADC_SAR_Seq_1:Net_3109_2\ ,
            chan_id_1 => \ADC_SAR_Seq_1:Net_3109_1\ ,
            chan_id_0 => \ADC_SAR_Seq_1:Net_3109_0\ ,
            data_valid => \ADC_SAR_Seq_1:Net_3110\ ,
            data_11 => \ADC_SAR_Seq_1:Net_3111_11\ ,
            data_10 => \ADC_SAR_Seq_1:Net_3111_10\ ,
            data_9 => \ADC_SAR_Seq_1:Net_3111_9\ ,
            data_8 => \ADC_SAR_Seq_1:Net_3111_8\ ,
            data_7 => \ADC_SAR_Seq_1:Net_3111_7\ ,
            data_6 => \ADC_SAR_Seq_1:Net_3111_6\ ,
            data_5 => \ADC_SAR_Seq_1:Net_3111_5\ ,
            data_4 => \ADC_SAR_Seq_1:Net_3111_4\ ,
            data_3 => \ADC_SAR_Seq_1:Net_3111_3\ ,
            data_2 => \ADC_SAR_Seq_1:Net_3111_2\ ,
            data_1 => \ADC_SAR_Seq_1:Net_3111_1\ ,
            data_0 => \ADC_SAR_Seq_1:Net_3111_0\ ,
            tr_sar_out => Net_3301 ,
            irq => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_2347_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ ,
            rfctrl_extpa_en => Net_3361 );
        Properties:
        {
            cy_registers = ""
        }
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-----------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL |      SDI(0) | FB(Net_2348)
     |   1 |       |      NONE |         CMOS_OUT |      SCK(0) | In(Net_2349)
     |   2 |       |      NONE |         CMOS_OUT |       WS(0) | In(Net_2350)
     |   3 |       |      NONE |      RES_PULL_UP |      SW3(0) | 
     |   4 |       |      NONE |      RES_PULL_UP |      SW5(0) | 
     |   5 |       |      NONE |      RES_PULL_UP |      SW1(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------
   1 |   0 |       |      NONE |      RES_PULL_UP |      SW4(0) | 
     |   1 |       |      NONE |      RES_PULL_UP |      SW2(0) | 
     |   2 |       |      NONE |    OPEN_DRAIN_LO |    LED_1(0) | 
     |   3 |       |      NONE |    OPEN_DRAIN_LO |    LED_2(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    Servo(0) | In(Net_3371)
     |   6 |     * |      NONE |         CMOS_OUT | LED_Conf(0) | 
     |   7 |     * |      NONE |         CMOS_OUT | LED_Scan(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------
   3 |   4 |       |      NONE |      HI_Z_ANALOG |   ADC_In(0) | Analog(Net_3223)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 0s.696ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.979ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.330ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Proc_VentBLE_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.311ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.227ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.229ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.230ms
API generation phase: Elapsed time ==> 2s.411ms
Dependency generation phase: Elapsed time ==> 0s.042ms
Cleanup phase: Elapsed time ==> 0s.003ms
