<stg><name>CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4</name>


<trans_list>

<trans id="959" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten69 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten69"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln119 = store i5 0, i5 %n

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln121 = store i7 0, i7 %y

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body4.i235

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body4.i235:0 %indvar_flatten69_load = load i11 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="indvar_flatten69_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i235:1 %icmp_ln119 = icmp_eq  i11 %indvar_flatten69_load, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i235:2 %add_ln119 = add i11 %indvar_flatten69_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i235:3 %br_ln119 = br i1 %icmp_ln119, void %for.inc45.i277, void %for.body4.i283.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc45.i277:0 %y_load = load i7 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc45.i277:1 %n_load = load i5 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i277:4 %icmp_ln121 = icmp_eq  i7 %y_load, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc45.i277:5 %select_ln119 = select i1 %icmp_ln121, i7 0, i7 %y_load

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc45.i277:6 %add_ln119_1 = add i5 %n_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i277:25 %zext_ln121_1 = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:35 %OutPadConv4_addr = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:36 %OutPadConv4_load = load i10 %OutPadConv4_addr

]]></Node>
<StgValue><ssdm name="OutPadConv4_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i277:39 %add_ln127_1 = add i7 %select_ln119, i7 1

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i277:40 %zext_ln127_1 = zext i7 %add_ln127_1

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:46 %OutPadConv4_addr_1 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:47 %OutPadConv4_load_1 = load i10 %OutPadConv4_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i277:605 %store_ln119 = store i11 %add_ln119, i11 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i277:607 %store_ln121 = store i7 %add_ln127_1, i7 %y

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc45.i277:7 %select_ln119_1 = select i1 %icmp_ln121, i5 %add_ln119_1, i5 %n_load

]]></Node>
<StgValue><ssdm name="select_ln119_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="5">
<![CDATA[
for.inc45.i277:9 %empty = trunc i5 %select_ln119_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
for.inc45.i277:10 %p_shl22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0

]]></Node>
<StgValue><ssdm name="p_shl22"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="9">
<![CDATA[
for.inc45.i277:11 %p_shl33_cast = zext i9 %p_shl22

]]></Node>
<StgValue><ssdm name="p_shl33_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc45.i277:12 %p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="7">
<![CDATA[
for.inc45.i277:13 %p_shl34_cast = zext i7 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl34_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:14 %empty_162 = add i10 %p_shl33_cast, i10 %p_shl34_cast

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="10">
<![CDATA[
for.inc45.i277:15 %p_cast109 = zext i10 %empty_162

]]></Node>
<StgValue><ssdm name="p_cast109"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:30 %add_ln127 = add i11 %p_cast109, i11 604

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:31 %zext_ln127 = zext i11 %add_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:32 %Weights_addr_90 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="Weights_addr_90"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:33 %Weights_load_90 = load i14 %Weights_addr_90

]]></Node>
<StgValue><ssdm name="Weights_load_90"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:36 %OutPadConv4_load = load i10 %OutPadConv4_addr

]]></Node>
<StgValue><ssdm name="OutPadConv4_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:41 %add_ln127_2 = add i11 %p_cast109, i11 605

]]></Node>
<StgValue><ssdm name="add_ln127_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:42 %zext_ln127_2 = zext i11 %add_ln127_2

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:43 %Weights_addr = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="Weights_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:44 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:47 %OutPadConv4_load_1 = load i10 %OutPadConv4_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i277:53 %add_ln127_4 = add i7 %select_ln119, i7 2

]]></Node>
<StgValue><ssdm name="add_ln127_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i277:54 %zext_ln127_3 = zext i7 %add_ln127_4

]]></Node>
<StgValue><ssdm name="zext_ln127_3"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:60 %OutPadConv4_addr_2 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_3

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:61 %OutPadConv4_load_2 = load i10 %OutPadConv4_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i277:67 %add_ln127_7 = add i7 %select_ln119, i7 3

]]></Node>
<StgValue><ssdm name="add_ln127_7"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i277:68 %zext_ln127_5 = zext i7 %add_ln127_7

]]></Node>
<StgValue><ssdm name="zext_ln127_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:74 %OutPadConv4_addr_3 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:75 %OutPadConv4_load_3 = load i10 %OutPadConv4_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_3"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i277:606 %store_ln119 = store i5 %select_ln119_1, i5 %n

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="7">
<![CDATA[
for.inc45.i277:28 %zext_ln121_4 = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln121_4"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:33 %Weights_load_90 = load i14 %Weights_addr_90

]]></Node>
<StgValue><ssdm name="Weights_load_90"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:34 %sext_ln127 = sext i16 %Weights_load_90

]]></Node>
<StgValue><ssdm name="sext_ln127"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:37 %sext_ln127_1 = sext i16 %OutPadConv4_load

]]></Node>
<StgValue><ssdm name="sext_ln127_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:38 %mul_ln127 = mul i24 %sext_ln127_1, i24 %sext_ln127

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:44 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:45 %sext_ln127_2 = sext i16 %Weights_load

]]></Node>
<StgValue><ssdm name="sext_ln127_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:48 %sext_ln127_3 = sext i16 %OutPadConv4_load_1

]]></Node>
<StgValue><ssdm name="sext_ln127_3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:49 %mul_ln127_1 = mul i24 %sext_ln127_3, i24 %sext_ln127_2

]]></Node>
<StgValue><ssdm name="mul_ln127_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:50 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln127, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:55 %add_ln127_5 = add i11 %p_cast109, i11 606

]]></Node>
<StgValue><ssdm name="add_ln127_5"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:56 %zext_ln127_4 = zext i11 %add_ln127_5

]]></Node>
<StgValue><ssdm name="zext_ln127_4"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:57 %Weights_addr_91 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_4

]]></Node>
<StgValue><ssdm name="Weights_addr_91"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:58 %Weights_load_91 = load i14 %Weights_addr_91

]]></Node>
<StgValue><ssdm name="Weights_load_91"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:61 %OutPadConv4_load_2 = load i10 %OutPadConv4_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:69 %add_ln127_8 = add i11 %p_cast109, i11 607

]]></Node>
<StgValue><ssdm name="add_ln127_8"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:70 %zext_ln127_6 = zext i11 %add_ln127_8

]]></Node>
<StgValue><ssdm name="zext_ln127_6"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:71 %Weights_addr_92 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_6

]]></Node>
<StgValue><ssdm name="Weights_addr_92"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:72 %Weights_load_92 = load i14 %Weights_addr_92

]]></Node>
<StgValue><ssdm name="Weights_load_92"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:75 %OutPadConv4_load_3 = load i10 %OutPadConv4_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i277:81 %add_ln127_10 = add i7 %select_ln119, i7 4

]]></Node>
<StgValue><ssdm name="add_ln127_10"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i277:82 %zext_ln127_7 = zext i7 %add_ln127_10

]]></Node>
<StgValue><ssdm name="zext_ln127_7"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:88 %OutPadConv4_addr_4 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_4"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:89 %OutPadConv4_load_4 = load i10 %OutPadConv4_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_4"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:95 %add_ln127_13 = add i8 %zext_ln121_4, i8 84

]]></Node>
<StgValue><ssdm name="add_ln127_13"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i277:96 %zext_ln127_9 = zext i8 %add_ln127_13

]]></Node>
<StgValue><ssdm name="zext_ln127_9"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:102 %OutPadConv4_addr_5 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_5"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:103 %OutPadConv4_load_5 = load i10 %OutPadConv4_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="128" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:49 %mul_ln127_1 = mul i24 %sext_ln127_3, i24 %sext_ln127_2

]]></Node>
<StgValue><ssdm name="mul_ln127_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:58 %Weights_load_91 = load i14 %Weights_addr_91

]]></Node>
<StgValue><ssdm name="Weights_load_91"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:59 %sext_ln127_4 = sext i16 %Weights_load_91

]]></Node>
<StgValue><ssdm name="sext_ln127_4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:62 %sext_ln127_5 = sext i16 %OutPadConv4_load_2

]]></Node>
<StgValue><ssdm name="sext_ln127_5"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:63 %mul_ln127_2 = mul i24 %sext_ln127_5, i24 %sext_ln127_4

]]></Node>
<StgValue><ssdm name="mul_ln127_2"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:72 %Weights_load_92 = load i14 %Weights_addr_92

]]></Node>
<StgValue><ssdm name="Weights_load_92"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:83 %add_ln127_11 = add i11 %p_cast109, i11 608

]]></Node>
<StgValue><ssdm name="add_ln127_11"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:84 %zext_ln127_8 = zext i11 %add_ln127_11

]]></Node>
<StgValue><ssdm name="zext_ln127_8"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:85 %Weights_addr_93 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_8

]]></Node>
<StgValue><ssdm name="Weights_addr_93"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:86 %Weights_load_93 = load i14 %Weights_addr_93

]]></Node>
<StgValue><ssdm name="Weights_load_93"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:89 %OutPadConv4_load_4 = load i10 %OutPadConv4_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_4"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:97 %add_ln127_14 = add i11 %p_cast109, i11 609

]]></Node>
<StgValue><ssdm name="add_ln127_14"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:98 %zext_ln127_10 = zext i11 %add_ln127_14

]]></Node>
<StgValue><ssdm name="zext_ln127_10"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:99 %Weights_addr_94 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_10

]]></Node>
<StgValue><ssdm name="Weights_addr_94"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:100 %Weights_load_94 = load i14 %Weights_addr_94

]]></Node>
<StgValue><ssdm name="Weights_load_94"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:103 %OutPadConv4_load_5 = load i10 %OutPadConv4_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_5"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:111 %add_ln127_16 = add i8 %zext_ln121_4, i8 85

]]></Node>
<StgValue><ssdm name="add_ln127_16"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i277:112 %zext_ln127_12 = zext i8 %add_ln127_16

]]></Node>
<StgValue><ssdm name="zext_ln127_12"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:118 %OutPadConv4_addr_6 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_6"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:119 %OutPadConv4_load_6 = load i10 %OutPadConv4_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_6"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:127 %add_ln127_19 = add i8 %zext_ln121_4, i8 86

]]></Node>
<StgValue><ssdm name="add_ln127_19"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i277:128 %zext_ln127_15 = zext i8 %add_ln127_19

]]></Node>
<StgValue><ssdm name="zext_ln127_15"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:134 %OutPadConv4_addr_7 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_7"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:135 %OutPadConv4_load_7 = load i10 %OutPadConv4_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="152" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:49 %mul_ln127_1 = mul i24 %sext_ln127_3, i24 %sext_ln127_2

]]></Node>
<StgValue><ssdm name="mul_ln127_1"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:51 %shl_ln4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:52 %add_ln127_3 = add i24 %shl_ln4, i24 %mul_ln127_1

]]></Node>
<StgValue><ssdm name="add_ln127_3"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:63 %mul_ln127_2 = mul i24 %sext_ln127_5, i24 %sext_ln127_4

]]></Node>
<StgValue><ssdm name="mul_ln127_2"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:73 %sext_ln127_6 = sext i16 %Weights_load_92

]]></Node>
<StgValue><ssdm name="sext_ln127_6"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:76 %sext_ln127_7 = sext i16 %OutPadConv4_load_3

]]></Node>
<StgValue><ssdm name="sext_ln127_7"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:77 %mul_ln127_3 = mul i24 %sext_ln127_7, i24 %sext_ln127_6

]]></Node>
<StgValue><ssdm name="mul_ln127_3"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:86 %Weights_load_93 = load i14 %Weights_addr_93

]]></Node>
<StgValue><ssdm name="Weights_load_93"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:100 %Weights_load_94 = load i14 %Weights_addr_94

]]></Node>
<StgValue><ssdm name="Weights_load_94"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:109 %or_ln127 = or i10 %empty_162, i10 6

]]></Node>
<StgValue><ssdm name="or_ln127"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="10">
<![CDATA[
for.inc45.i277:110 %zext_ln127_11 = zext i10 %or_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127_11"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:113 %add_ln127_17 = add i11 %zext_ln127_11, i11 604

]]></Node>
<StgValue><ssdm name="add_ln127_17"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:114 %zext_ln127_13 = zext i11 %add_ln127_17

]]></Node>
<StgValue><ssdm name="zext_ln127_13"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:115 %Weights_addr_95 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_13

]]></Node>
<StgValue><ssdm name="Weights_addr_95"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:116 %Weights_load_95 = load i14 %Weights_addr_95

]]></Node>
<StgValue><ssdm name="Weights_load_95"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:119 %OutPadConv4_load_6 = load i10 %OutPadConv4_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_6"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:125 %or_ln127_1 = or i10 %empty_162, i10 7

]]></Node>
<StgValue><ssdm name="or_ln127_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="10">
<![CDATA[
for.inc45.i277:126 %zext_ln127_14 = zext i10 %or_ln127_1

]]></Node>
<StgValue><ssdm name="zext_ln127_14"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:129 %add_ln127_20 = add i11 %zext_ln127_14, i11 604

]]></Node>
<StgValue><ssdm name="add_ln127_20"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:130 %zext_ln127_16 = zext i11 %add_ln127_20

]]></Node>
<StgValue><ssdm name="zext_ln127_16"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:131 %Weights_addr_96 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_16

]]></Node>
<StgValue><ssdm name="Weights_addr_96"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:132 %Weights_load_96 = load i14 %Weights_addr_96

]]></Node>
<StgValue><ssdm name="Weights_load_96"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:135 %OutPadConv4_load_7 = load i10 %OutPadConv4_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_7"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:141 %add_ln127_22 = add i8 %zext_ln121_4, i8 87

]]></Node>
<StgValue><ssdm name="add_ln127_22"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i277:142 %zext_ln127_17 = zext i8 %add_ln127_22

]]></Node>
<StgValue><ssdm name="zext_ln127_17"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:148 %OutPadConv4_addr_8 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_8"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:149 %OutPadConv4_load_8 = load i10 %OutPadConv4_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_8"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:155 %add_ln127_25 = add i8 %zext_ln121_4, i8 88

]]></Node>
<StgValue><ssdm name="add_ln127_25"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i277:156 %zext_ln127_19 = zext i8 %add_ln127_25

]]></Node>
<StgValue><ssdm name="zext_ln127_19"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:162 %OutPadConv4_addr_9 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_9"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:163 %OutPadConv4_load_9 = load i10 %OutPadConv4_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="183" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:52 %add_ln127_3 = add i24 %shl_ln4, i24 %mul_ln127_1

]]></Node>
<StgValue><ssdm name="add_ln127_3"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:63 %mul_ln127_2 = mul i24 %sext_ln127_5, i24 %sext_ln127_4

]]></Node>
<StgValue><ssdm name="mul_ln127_2"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:64 %tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:65 %shl_ln127_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_87, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_1"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:66 %add_ln127_6 = add i24 %shl_ln127_1, i24 %mul_ln127_2

]]></Node>
<StgValue><ssdm name="add_ln127_6"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:77 %mul_ln127_3 = mul i24 %sext_ln127_7, i24 %sext_ln127_6

]]></Node>
<StgValue><ssdm name="mul_ln127_3"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:87 %sext_ln127_8 = sext i16 %Weights_load_93

]]></Node>
<StgValue><ssdm name="sext_ln127_8"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:90 %sext_ln127_9 = sext i16 %OutPadConv4_load_4

]]></Node>
<StgValue><ssdm name="sext_ln127_9"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:91 %mul_ln127_4 = mul i24 %sext_ln127_9, i24 %sext_ln127_8

]]></Node>
<StgValue><ssdm name="mul_ln127_4"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:116 %Weights_load_95 = load i14 %Weights_addr_95

]]></Node>
<StgValue><ssdm name="Weights_load_95"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:132 %Weights_load_96 = load i14 %Weights_addr_96

]]></Node>
<StgValue><ssdm name="Weights_load_96"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:143 %add_ln127_23 = add i11 %p_cast109, i11 612

]]></Node>
<StgValue><ssdm name="add_ln127_23"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:144 %zext_ln127_18 = zext i11 %add_ln127_23

]]></Node>
<StgValue><ssdm name="zext_ln127_18"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:145 %Weights_addr_97 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_18

]]></Node>
<StgValue><ssdm name="Weights_addr_97"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:146 %Weights_load_97 = load i14 %Weights_addr_97

]]></Node>
<StgValue><ssdm name="Weights_load_97"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:149 %OutPadConv4_load_8 = load i10 %OutPadConv4_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_8"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:157 %add_ln127_26 = add i11 %p_cast109, i11 613

]]></Node>
<StgValue><ssdm name="add_ln127_26"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:158 %zext_ln127_20 = zext i11 %add_ln127_26

]]></Node>
<StgValue><ssdm name="zext_ln127_20"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:159 %Weights_addr_98 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_20

]]></Node>
<StgValue><ssdm name="Weights_addr_98"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:160 %Weights_load_98 = load i14 %Weights_addr_98

]]></Node>
<StgValue><ssdm name="Weights_load_98"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:163 %OutPadConv4_load_9 = load i10 %OutPadConv4_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_9"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:169 %add_ln127_28 = add i8 %zext_ln121_4, i8 168

]]></Node>
<StgValue><ssdm name="add_ln127_28"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i277:170 %zext_ln127_21 = zext i8 %add_ln127_28

]]></Node>
<StgValue><ssdm name="zext_ln127_21"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:176 %OutPadConv4_addr_10 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_21

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_10"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:177 %OutPadConv4_load_10 = load i10 %OutPadConv4_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_10"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:183 %add_ln127_31 = add i8 %zext_ln121_4, i8 169

]]></Node>
<StgValue><ssdm name="add_ln127_31"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i277:184 %zext_ln127_23 = zext i8 %add_ln127_31

]]></Node>
<StgValue><ssdm name="zext_ln127_23"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:190 %OutPadConv4_addr_11 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_11"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:191 %OutPadConv4_load_11 = load i10 %OutPadConv4_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="212" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:66 %add_ln127_6 = add i24 %shl_ln127_1, i24 %mul_ln127_2

]]></Node>
<StgValue><ssdm name="add_ln127_6"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:77 %mul_ln127_3 = mul i24 %sext_ln127_7, i24 %sext_ln127_6

]]></Node>
<StgValue><ssdm name="mul_ln127_3"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:78 %tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:79 %shl_ln127_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_88, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_2"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:80 %add_ln127_9 = add i24 %shl_ln127_2, i24 %mul_ln127_3

]]></Node>
<StgValue><ssdm name="add_ln127_9"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:91 %mul_ln127_4 = mul i24 %sext_ln127_9, i24 %sext_ln127_8

]]></Node>
<StgValue><ssdm name="mul_ln127_4"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:101 %sext_ln127_10 = sext i16 %Weights_load_94

]]></Node>
<StgValue><ssdm name="sext_ln127_10"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:104 %sext_ln127_11 = sext i16 %OutPadConv4_load_5

]]></Node>
<StgValue><ssdm name="sext_ln127_11"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:105 %mul_ln127_5 = mul i24 %sext_ln127_11, i24 %sext_ln127_10

]]></Node>
<StgValue><ssdm name="mul_ln127_5"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:146 %Weights_load_97 = load i14 %Weights_addr_97

]]></Node>
<StgValue><ssdm name="Weights_load_97"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:160 %Weights_load_98 = load i14 %Weights_addr_98

]]></Node>
<StgValue><ssdm name="Weights_load_98"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:171 %add_ln127_29 = add i11 %p_cast109, i11 614

]]></Node>
<StgValue><ssdm name="add_ln127_29"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:172 %zext_ln127_22 = zext i11 %add_ln127_29

]]></Node>
<StgValue><ssdm name="zext_ln127_22"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:173 %Weights_addr_99 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_22

]]></Node>
<StgValue><ssdm name="Weights_addr_99"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:174 %Weights_load_99 = load i14 %Weights_addr_99

]]></Node>
<StgValue><ssdm name="Weights_load_99"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:177 %OutPadConv4_load_10 = load i10 %OutPadConv4_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_10"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:185 %add_ln127_32 = add i11 %p_cast109, i11 615

]]></Node>
<StgValue><ssdm name="add_ln127_32"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:186 %zext_ln127_24 = zext i11 %add_ln127_32

]]></Node>
<StgValue><ssdm name="zext_ln127_24"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:187 %Weights_addr_100 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_24

]]></Node>
<StgValue><ssdm name="Weights_addr_100"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:188 %Weights_load_100 = load i14 %Weights_addr_100

]]></Node>
<StgValue><ssdm name="Weights_load_100"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:191 %OutPadConv4_load_11 = load i10 %OutPadConv4_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_11"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:197 %add_ln127_34 = add i8 %zext_ln121_4, i8 170

]]></Node>
<StgValue><ssdm name="add_ln127_34"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i277:198 %zext_ln127_25 = zext i8 %add_ln127_34

]]></Node>
<StgValue><ssdm name="zext_ln127_25"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:204 %OutPadConv4_addr_12 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_12"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:205 %OutPadConv4_load_12 = load i10 %OutPadConv4_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_12"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:211 %add_ln127_37 = add i8 %zext_ln121_4, i8 171

]]></Node>
<StgValue><ssdm name="add_ln127_37"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i277:212 %zext_ln127_27 = zext i8 %add_ln127_37

]]></Node>
<StgValue><ssdm name="zext_ln127_27"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:218 %OutPadConv4_addr_13 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_13"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:219 %OutPadConv4_load_13 = load i10 %OutPadConv4_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="7">
<![CDATA[
for.inc45.i277:27 %zext_ln121_3 = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln121_3"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:80 %add_ln127_9 = add i24 %shl_ln127_2, i24 %mul_ln127_3

]]></Node>
<StgValue><ssdm name="add_ln127_9"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:91 %mul_ln127_4 = mul i24 %sext_ln127_9, i24 %sext_ln127_8

]]></Node>
<StgValue><ssdm name="mul_ln127_4"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:92 %tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:93 %shl_ln127_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_89, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_3"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:94 %add_ln127_12 = add i24 %shl_ln127_3, i24 %mul_ln127_4

]]></Node>
<StgValue><ssdm name="add_ln127_12"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:105 %mul_ln127_5 = mul i24 %sext_ln127_11, i24 %sext_ln127_10

]]></Node>
<StgValue><ssdm name="mul_ln127_5"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:117 %sext_ln127_12 = sext i16 %Weights_load_95

]]></Node>
<StgValue><ssdm name="sext_ln127_12"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:120 %sext_ln127_13 = sext i16 %OutPadConv4_load_6

]]></Node>
<StgValue><ssdm name="sext_ln127_13"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:121 %mul_ln127_6 = mul i24 %sext_ln127_13, i24 %sext_ln127_12

]]></Node>
<StgValue><ssdm name="mul_ln127_6"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:174 %Weights_load_99 = load i14 %Weights_addr_99

]]></Node>
<StgValue><ssdm name="Weights_load_99"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:188 %Weights_load_100 = load i14 %Weights_addr_100

]]></Node>
<StgValue><ssdm name="Weights_load_100"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:199 %add_ln127_35 = add i11 %p_cast109, i11 616

]]></Node>
<StgValue><ssdm name="add_ln127_35"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:200 %zext_ln127_26 = zext i11 %add_ln127_35

]]></Node>
<StgValue><ssdm name="zext_ln127_26"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:201 %Weights_addr_101 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_26

]]></Node>
<StgValue><ssdm name="Weights_addr_101"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:202 %Weights_load_101 = load i14 %Weights_addr_101

]]></Node>
<StgValue><ssdm name="Weights_load_101"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:205 %OutPadConv4_load_12 = load i10 %OutPadConv4_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_12"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:213 %add_ln127_38 = add i11 %p_cast109, i11 617

]]></Node>
<StgValue><ssdm name="add_ln127_38"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:214 %zext_ln127_28 = zext i11 %add_ln127_38

]]></Node>
<StgValue><ssdm name="zext_ln127_28"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:215 %Weights_addr_102 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_28

]]></Node>
<StgValue><ssdm name="Weights_addr_102"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:216 %Weights_load_102 = load i14 %Weights_addr_102

]]></Node>
<StgValue><ssdm name="Weights_load_102"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:219 %OutPadConv4_load_13 = load i10 %OutPadConv4_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_13"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:225 %add_ln127_40 = add i8 %zext_ln121_4, i8 172

]]></Node>
<StgValue><ssdm name="add_ln127_40"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i277:226 %zext_ln127_29 = zext i8 %add_ln127_40

]]></Node>
<StgValue><ssdm name="zext_ln127_29"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:232 %OutPadConv4_addr_14 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_29

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_14"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:233 %OutPadConv4_load_14 = load i10 %OutPadConv4_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_14"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i277:239 %add_ln127_43 = add i9 %zext_ln121_3, i9 252

]]></Node>
<StgValue><ssdm name="add_ln127_43"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:240 %zext_ln127_31 = zext i9 %add_ln127_43

]]></Node>
<StgValue><ssdm name="zext_ln127_31"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:246 %OutPadConv4_addr_15 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_15"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:247 %OutPadConv4_load_15 = load i10 %OutPadConv4_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="271" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:94 %add_ln127_12 = add i24 %shl_ln127_3, i24 %mul_ln127_4

]]></Node>
<StgValue><ssdm name="add_ln127_12"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:105 %mul_ln127_5 = mul i24 %sext_ln127_11, i24 %sext_ln127_10

]]></Node>
<StgValue><ssdm name="mul_ln127_5"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:106 %tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:107 %shl_ln127_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_90, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_4"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:108 %add_ln127_15 = add i24 %shl_ln127_4, i24 %mul_ln127_5

]]></Node>
<StgValue><ssdm name="add_ln127_15"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:121 %mul_ln127_6 = mul i24 %sext_ln127_13, i24 %sext_ln127_12

]]></Node>
<StgValue><ssdm name="mul_ln127_6"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:133 %sext_ln127_14 = sext i16 %Weights_load_96

]]></Node>
<StgValue><ssdm name="sext_ln127_14"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:136 %sext_ln127_15 = sext i16 %OutPadConv4_load_7

]]></Node>
<StgValue><ssdm name="sext_ln127_15"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:137 %mul_ln127_7 = mul i24 %sext_ln127_15, i24 %sext_ln127_14

]]></Node>
<StgValue><ssdm name="mul_ln127_7"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:202 %Weights_load_101 = load i14 %Weights_addr_101

]]></Node>
<StgValue><ssdm name="Weights_load_101"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:216 %Weights_load_102 = load i14 %Weights_addr_102

]]></Node>
<StgValue><ssdm name="Weights_load_102"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:227 %add_ln127_41 = add i11 %p_cast109, i11 618

]]></Node>
<StgValue><ssdm name="add_ln127_41"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:228 %zext_ln127_30 = zext i11 %add_ln127_41

]]></Node>
<StgValue><ssdm name="zext_ln127_30"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:229 %Weights_addr_103 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_30

]]></Node>
<StgValue><ssdm name="Weights_addr_103"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:230 %Weights_load_103 = load i14 %Weights_addr_103

]]></Node>
<StgValue><ssdm name="Weights_load_103"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:233 %OutPadConv4_load_14 = load i10 %OutPadConv4_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_14"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:241 %add_ln127_44 = add i11 %p_cast109, i11 619

]]></Node>
<StgValue><ssdm name="add_ln127_44"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:242 %zext_ln127_32 = zext i11 %add_ln127_44

]]></Node>
<StgValue><ssdm name="zext_ln127_32"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:243 %Weights_addr_104 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_32

]]></Node>
<StgValue><ssdm name="Weights_addr_104"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:244 %Weights_load_104 = load i14 %Weights_addr_104

]]></Node>
<StgValue><ssdm name="Weights_load_104"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:247 %OutPadConv4_load_15 = load i10 %OutPadConv4_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_15"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i277:253 %add_ln127_46 = add i9 %zext_ln121_3, i9 253

]]></Node>
<StgValue><ssdm name="add_ln127_46"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:254 %zext_ln127_33 = zext i9 %add_ln127_46

]]></Node>
<StgValue><ssdm name="zext_ln127_33"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:260 %OutPadConv4_addr_16 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_16"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:261 %OutPadConv4_load_16 = load i10 %OutPadConv4_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_16"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i277:267 %add_ln127_49 = add i9 %zext_ln121_3, i9 254

]]></Node>
<StgValue><ssdm name="add_ln127_49"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:268 %zext_ln127_35 = zext i9 %add_ln127_49

]]></Node>
<StgValue><ssdm name="zext_ln127_35"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:274 %OutPadConv4_addr_17 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_17"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:275 %OutPadConv4_load_17 = load i10 %OutPadConv4_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="300" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:108 %add_ln127_15 = add i24 %shl_ln127_4, i24 %mul_ln127_5

]]></Node>
<StgValue><ssdm name="add_ln127_15"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:121 %mul_ln127_6 = mul i24 %sext_ln127_13, i24 %sext_ln127_12

]]></Node>
<StgValue><ssdm name="mul_ln127_6"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:122 %tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:123 %shl_ln127_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_91, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_5"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:124 %add_ln127_18 = add i24 %shl_ln127_5, i24 %mul_ln127_6

]]></Node>
<StgValue><ssdm name="add_ln127_18"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:137 %mul_ln127_7 = mul i24 %sext_ln127_15, i24 %sext_ln127_14

]]></Node>
<StgValue><ssdm name="mul_ln127_7"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:147 %sext_ln127_16 = sext i16 %Weights_load_97

]]></Node>
<StgValue><ssdm name="sext_ln127_16"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:150 %sext_ln127_17 = sext i16 %OutPadConv4_load_8

]]></Node>
<StgValue><ssdm name="sext_ln127_17"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:151 %mul_ln127_8 = mul i24 %sext_ln127_17, i24 %sext_ln127_16

]]></Node>
<StgValue><ssdm name="mul_ln127_8"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:230 %Weights_load_103 = load i14 %Weights_addr_103

]]></Node>
<StgValue><ssdm name="Weights_load_103"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:244 %Weights_load_104 = load i14 %Weights_addr_104

]]></Node>
<StgValue><ssdm name="Weights_load_104"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:255 %add_ln127_47 = add i11 %p_cast109, i11 620

]]></Node>
<StgValue><ssdm name="add_ln127_47"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:256 %zext_ln127_34 = zext i11 %add_ln127_47

]]></Node>
<StgValue><ssdm name="zext_ln127_34"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:257 %Weights_addr_105 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_34

]]></Node>
<StgValue><ssdm name="Weights_addr_105"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:258 %Weights_load_105 = load i14 %Weights_addr_105

]]></Node>
<StgValue><ssdm name="Weights_load_105"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:261 %OutPadConv4_load_16 = load i10 %OutPadConv4_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_16"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:269 %add_ln127_50 = add i11 %p_cast109, i11 621

]]></Node>
<StgValue><ssdm name="add_ln127_50"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:270 %zext_ln127_36 = zext i11 %add_ln127_50

]]></Node>
<StgValue><ssdm name="zext_ln127_36"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:271 %Weights_addr_106 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_36

]]></Node>
<StgValue><ssdm name="Weights_addr_106"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:272 %Weights_load_106 = load i14 %Weights_addr_106

]]></Node>
<StgValue><ssdm name="Weights_load_106"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:275 %OutPadConv4_load_17 = load i10 %OutPadConv4_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_17"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i277:281 %add_ln127_52 = add i9 %zext_ln121_3, i9 255

]]></Node>
<StgValue><ssdm name="add_ln127_52"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:282 %zext_ln127_37 = zext i9 %add_ln127_52

]]></Node>
<StgValue><ssdm name="zext_ln127_37"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:288 %OutPadConv4_addr_18 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_37

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_18"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:289 %OutPadConv4_load_18 = load i10 %OutPadConv4_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_18"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
for.inc45.i277:295 %zext_ln127_39_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln127_39_cast"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:296 %zext_ln127_39 = zext i9 %zext_ln127_39_cast

]]></Node>
<StgValue><ssdm name="zext_ln127_39"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:302 %OutPadConv4_addr_19 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_19"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:303 %OutPadConv4_load_19 = load i10 %OutPadConv4_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="329" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:124 %add_ln127_18 = add i24 %shl_ln127_5, i24 %mul_ln127_6

]]></Node>
<StgValue><ssdm name="add_ln127_18"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:137 %mul_ln127_7 = mul i24 %sext_ln127_15, i24 %sext_ln127_14

]]></Node>
<StgValue><ssdm name="mul_ln127_7"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:138 %tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:139 %shl_ln127_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_92, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_6"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:140 %add_ln127_21 = add i24 %shl_ln127_6, i24 %mul_ln127_7

]]></Node>
<StgValue><ssdm name="add_ln127_21"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:151 %mul_ln127_8 = mul i24 %sext_ln127_17, i24 %sext_ln127_16

]]></Node>
<StgValue><ssdm name="mul_ln127_8"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:161 %sext_ln127_18 = sext i16 %Weights_load_98

]]></Node>
<StgValue><ssdm name="sext_ln127_18"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:164 %sext_ln127_19 = sext i16 %OutPadConv4_load_9

]]></Node>
<StgValue><ssdm name="sext_ln127_19"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:165 %mul_ln127_9 = mul i24 %sext_ln127_19, i24 %sext_ln127_18

]]></Node>
<StgValue><ssdm name="mul_ln127_9"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:258 %Weights_load_105 = load i14 %Weights_addr_105

]]></Node>
<StgValue><ssdm name="Weights_load_105"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:272 %Weights_load_106 = load i14 %Weights_addr_106

]]></Node>
<StgValue><ssdm name="Weights_load_106"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:283 %add_ln127_53 = add i11 %p_cast109, i11 622

]]></Node>
<StgValue><ssdm name="add_ln127_53"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:284 %zext_ln127_38 = zext i11 %add_ln127_53

]]></Node>
<StgValue><ssdm name="zext_ln127_38"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:285 %Weights_addr_107 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_38

]]></Node>
<StgValue><ssdm name="Weights_addr_107"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:286 %Weights_load_107 = load i14 %Weights_addr_107

]]></Node>
<StgValue><ssdm name="Weights_load_107"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:289 %OutPadConv4_load_18 = load i10 %OutPadConv4_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_18"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:297 %add_ln127_55 = add i11 %p_cast109, i11 623

]]></Node>
<StgValue><ssdm name="add_ln127_55"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:298 %zext_ln127_40 = zext i11 %add_ln127_55

]]></Node>
<StgValue><ssdm name="zext_ln127_40"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:299 %Weights_addr_108 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_40

]]></Node>
<StgValue><ssdm name="Weights_addr_108"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:300 %Weights_load_108 = load i14 %Weights_addr_108

]]></Node>
<StgValue><ssdm name="Weights_load_108"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:303 %OutPadConv4_load_19 = load i10 %OutPadConv4_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_19"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i277:309 %add_ln127_57 = add i9 %zext_ln121_3, i9 336

]]></Node>
<StgValue><ssdm name="add_ln127_57"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:310 %zext_ln127_41 = zext i9 %add_ln127_57

]]></Node>
<StgValue><ssdm name="zext_ln127_41"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:316 %OutPadConv4_addr_20 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_41

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_20"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:317 %OutPadConv4_load_20 = load i10 %OutPadConv4_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_20"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i277:323 %add_ln127_60 = add i9 %zext_ln121_3, i9 337

]]></Node>
<StgValue><ssdm name="add_ln127_60"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:324 %zext_ln127_43 = zext i9 %add_ln127_60

]]></Node>
<StgValue><ssdm name="zext_ln127_43"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:330 %OutPadConv4_addr_21 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_43

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_21"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:331 %OutPadConv4_load_21 = load i10 %OutPadConv4_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="358" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:140 %add_ln127_21 = add i24 %shl_ln127_6, i24 %mul_ln127_7

]]></Node>
<StgValue><ssdm name="add_ln127_21"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:151 %mul_ln127_8 = mul i24 %sext_ln127_17, i24 %sext_ln127_16

]]></Node>
<StgValue><ssdm name="mul_ln127_8"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:152 %tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:153 %shl_ln127_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_93, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_7"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:154 %add_ln127_24 = add i24 %shl_ln127_7, i24 %mul_ln127_8

]]></Node>
<StgValue><ssdm name="add_ln127_24"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:165 %mul_ln127_9 = mul i24 %sext_ln127_19, i24 %sext_ln127_18

]]></Node>
<StgValue><ssdm name="mul_ln127_9"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:175 %sext_ln127_20 = sext i16 %Weights_load_99

]]></Node>
<StgValue><ssdm name="sext_ln127_20"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:178 %sext_ln127_21 = sext i16 %OutPadConv4_load_10

]]></Node>
<StgValue><ssdm name="sext_ln127_21"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:179 %mul_ln127_10 = mul i24 %sext_ln127_21, i24 %sext_ln127_20

]]></Node>
<StgValue><ssdm name="mul_ln127_10"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:286 %Weights_load_107 = load i14 %Weights_addr_107

]]></Node>
<StgValue><ssdm name="Weights_load_107"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:300 %Weights_load_108 = load i14 %Weights_addr_108

]]></Node>
<StgValue><ssdm name="Weights_load_108"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:311 %add_ln127_58 = add i11 %p_cast109, i11 624

]]></Node>
<StgValue><ssdm name="add_ln127_58"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:312 %zext_ln127_42 = zext i11 %add_ln127_58

]]></Node>
<StgValue><ssdm name="zext_ln127_42"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:313 %Weights_addr_109 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_42

]]></Node>
<StgValue><ssdm name="Weights_addr_109"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:314 %Weights_load_109 = load i14 %Weights_addr_109

]]></Node>
<StgValue><ssdm name="Weights_load_109"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:317 %OutPadConv4_load_20 = load i10 %OutPadConv4_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_20"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:325 %add_ln127_61 = add i11 %p_cast109, i11 625

]]></Node>
<StgValue><ssdm name="add_ln127_61"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:326 %zext_ln127_44 = zext i11 %add_ln127_61

]]></Node>
<StgValue><ssdm name="zext_ln127_44"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:327 %Weights_addr_110 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_44

]]></Node>
<StgValue><ssdm name="Weights_addr_110"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:328 %Weights_load_110 = load i14 %Weights_addr_110

]]></Node>
<StgValue><ssdm name="Weights_load_110"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:331 %OutPadConv4_load_21 = load i10 %OutPadConv4_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_21"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i277:337 %add_ln127_63 = add i9 %zext_ln121_3, i9 338

]]></Node>
<StgValue><ssdm name="add_ln127_63"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:338 %zext_ln127_45 = zext i9 %add_ln127_63

]]></Node>
<StgValue><ssdm name="zext_ln127_45"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:344 %OutPadConv4_addr_22 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_45

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_22"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:345 %OutPadConv4_load_22 = load i10 %OutPadConv4_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_22"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i277:351 %add_ln127_66 = add i9 %zext_ln121_3, i9 339

]]></Node>
<StgValue><ssdm name="add_ln127_66"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:352 %zext_ln127_47 = zext i9 %add_ln127_66

]]></Node>
<StgValue><ssdm name="zext_ln127_47"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:358 %OutPadConv4_addr_23 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_47

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_23"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:359 %OutPadConv4_load_23 = load i10 %OutPadConv4_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc45.i277:21 %p_shl23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0

]]></Node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="10">
<![CDATA[
for.inc45.i277:22 %p_shl31_cast = zext i10 %p_shl23

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc45.i277:23 %p_shl24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0

]]></Node>
<StgValue><ssdm name="p_shl24"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i277:24 %zext_ln121 = zext i8 %p_shl24

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:154 %add_ln127_24 = add i24 %shl_ln127_7, i24 %mul_ln127_8

]]></Node>
<StgValue><ssdm name="add_ln127_24"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:165 %mul_ln127_9 = mul i24 %sext_ln127_19, i24 %sext_ln127_18

]]></Node>
<StgValue><ssdm name="mul_ln127_9"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:166 %tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:167 %shl_ln127_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_94, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_8"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:168 %add_ln127_27 = add i24 %shl_ln127_8, i24 %mul_ln127_9

]]></Node>
<StgValue><ssdm name="add_ln127_27"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:179 %mul_ln127_10 = mul i24 %sext_ln127_21, i24 %sext_ln127_20

]]></Node>
<StgValue><ssdm name="mul_ln127_10"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:189 %sext_ln127_22 = sext i16 %Weights_load_100

]]></Node>
<StgValue><ssdm name="sext_ln127_22"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:192 %sext_ln127_23 = sext i16 %OutPadConv4_load_11

]]></Node>
<StgValue><ssdm name="sext_ln127_23"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:193 %mul_ln127_11 = mul i24 %sext_ln127_23, i24 %sext_ln127_22

]]></Node>
<StgValue><ssdm name="mul_ln127_11"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:314 %Weights_load_109 = load i14 %Weights_addr_109

]]></Node>
<StgValue><ssdm name="Weights_load_109"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:328 %Weights_load_110 = load i14 %Weights_addr_110

]]></Node>
<StgValue><ssdm name="Weights_load_110"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:339 %add_ln127_64 = add i11 %p_cast109, i11 626

]]></Node>
<StgValue><ssdm name="add_ln127_64"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:340 %zext_ln127_46 = zext i11 %add_ln127_64

]]></Node>
<StgValue><ssdm name="zext_ln127_46"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:341 %Weights_addr_111 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_46

]]></Node>
<StgValue><ssdm name="Weights_addr_111"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:342 %Weights_load_111 = load i14 %Weights_addr_111

]]></Node>
<StgValue><ssdm name="Weights_load_111"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:345 %OutPadConv4_load_22 = load i10 %OutPadConv4_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_22"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:353 %add_ln127_67 = add i11 %p_cast109, i11 627

]]></Node>
<StgValue><ssdm name="add_ln127_67"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:354 %zext_ln127_48 = zext i11 %add_ln127_67

]]></Node>
<StgValue><ssdm name="zext_ln127_48"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:355 %Weights_addr_112 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_48

]]></Node>
<StgValue><ssdm name="Weights_addr_112"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:356 %Weights_load_112 = load i14 %Weights_addr_112

]]></Node>
<StgValue><ssdm name="Weights_load_112"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:359 %OutPadConv4_load_23 = load i10 %OutPadConv4_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_23"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i277:365 %add_ln127_69 = add i9 %zext_ln121_3, i9 340

]]></Node>
<StgValue><ssdm name="add_ln127_69"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:366 %zext_ln127_49 = zext i9 %add_ln127_69

]]></Node>
<StgValue><ssdm name="zext_ln127_49"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:372 %OutPadConv4_addr_24 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_49

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_24"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:373 %OutPadConv4_load_24 = load i10 %OutPadConv4_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_24"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:379 %add_ln127_72 = add i8 %zext_ln121_4, i8 164

]]></Node>
<StgValue><ssdm name="add_ln127_72"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i277:380 %sext_ln127_50 = sext i8 %add_ln127_72

]]></Node>
<StgValue><ssdm name="sext_ln127_50"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:381 %zext_ln127_51 = zext i9 %sext_ln127_50

]]></Node>
<StgValue><ssdm name="zext_ln127_51"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:387 %OutPadConv4_addr_25 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_51

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_25"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:388 %OutPadConv4_load_25 = load i10 %OutPadConv4_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_25"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i277:597 %add_ln129_3 = add i9 %zext_ln121, i9 %zext_ln121_3

]]></Node>
<StgValue><ssdm name="add_ln129_3"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="9">
<![CDATA[
for.inc45.i277:598 %zext_ln129 = zext i9 %add_ln129_3

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:599 %add_ln129_1 = add i11 %zext_ln129, i11 %p_shl31_cast

]]></Node>
<StgValue><ssdm name="add_ln129_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="424" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:168 %add_ln127_27 = add i24 %shl_ln127_8, i24 %mul_ln127_9

]]></Node>
<StgValue><ssdm name="add_ln127_27"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:179 %mul_ln127_10 = mul i24 %sext_ln127_21, i24 %sext_ln127_20

]]></Node>
<StgValue><ssdm name="mul_ln127_10"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:180 %tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:181 %shl_ln127_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_95, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_9"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:182 %add_ln127_30 = add i24 %shl_ln127_9, i24 %mul_ln127_10

]]></Node>
<StgValue><ssdm name="add_ln127_30"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:193 %mul_ln127_11 = mul i24 %sext_ln127_23, i24 %sext_ln127_22

]]></Node>
<StgValue><ssdm name="mul_ln127_11"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:203 %sext_ln127_24 = sext i16 %Weights_load_101

]]></Node>
<StgValue><ssdm name="sext_ln127_24"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:206 %sext_ln127_25 = sext i16 %OutPadConv4_load_12

]]></Node>
<StgValue><ssdm name="sext_ln127_25"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:207 %mul_ln127_12 = mul i24 %sext_ln127_25, i24 %sext_ln127_24

]]></Node>
<StgValue><ssdm name="mul_ln127_12"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:342 %Weights_load_111 = load i14 %Weights_addr_111

]]></Node>
<StgValue><ssdm name="Weights_load_111"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:356 %Weights_load_112 = load i14 %Weights_addr_112

]]></Node>
<StgValue><ssdm name="Weights_load_112"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:367 %add_ln127_70 = add i11 %p_cast109, i11 628

]]></Node>
<StgValue><ssdm name="add_ln127_70"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:368 %zext_ln127_50 = zext i11 %add_ln127_70

]]></Node>
<StgValue><ssdm name="zext_ln127_50"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:369 %Weights_addr_113 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_50

]]></Node>
<StgValue><ssdm name="Weights_addr_113"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:370 %Weights_load_113 = load i14 %Weights_addr_113

]]></Node>
<StgValue><ssdm name="Weights_load_113"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:373 %OutPadConv4_load_24 = load i10 %OutPadConv4_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_24"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:382 %add_ln127_73 = add i11 %p_cast109, i11 629

]]></Node>
<StgValue><ssdm name="add_ln127_73"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:383 %zext_ln127_52 = zext i11 %add_ln127_73

]]></Node>
<StgValue><ssdm name="zext_ln127_52"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:384 %Weights_addr_114 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_52

]]></Node>
<StgValue><ssdm name="Weights_addr_114"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:385 %Weights_load_114 = load i14 %Weights_addr_114

]]></Node>
<StgValue><ssdm name="Weights_load_114"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:388 %OutPadConv4_load_25 = load i10 %OutPadConv4_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_25"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:394 %add_ln127_75 = add i8 %zext_ln121_4, i8 165

]]></Node>
<StgValue><ssdm name="add_ln127_75"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i277:395 %sext_ln127_53 = sext i8 %add_ln127_75

]]></Node>
<StgValue><ssdm name="sext_ln127_53"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:396 %zext_ln127_53 = zext i9 %sext_ln127_53

]]></Node>
<StgValue><ssdm name="zext_ln127_53"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:402 %OutPadConv4_addr_26 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_53

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_26"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:403 %OutPadConv4_load_26 = load i10 %OutPadConv4_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_26"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:409 %add_ln127_78 = add i8 %zext_ln121_4, i8 166

]]></Node>
<StgValue><ssdm name="add_ln127_78"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i277:410 %sext_ln127_56 = sext i8 %add_ln127_78

]]></Node>
<StgValue><ssdm name="sext_ln127_56"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:411 %zext_ln127_55 = zext i9 %sext_ln127_56

]]></Node>
<StgValue><ssdm name="zext_ln127_55"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:417 %OutPadConv4_addr_27 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_55

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_27"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:418 %OutPadConv4_load_27 = load i10 %OutPadConv4_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="455" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:182 %add_ln127_30 = add i24 %shl_ln127_9, i24 %mul_ln127_10

]]></Node>
<StgValue><ssdm name="add_ln127_30"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:193 %mul_ln127_11 = mul i24 %sext_ln127_23, i24 %sext_ln127_22

]]></Node>
<StgValue><ssdm name="mul_ln127_11"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:194 %tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_30, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:195 %shl_ln127_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_96, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_s"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:196 %add_ln127_33 = add i24 %shl_ln127_s, i24 %mul_ln127_11

]]></Node>
<StgValue><ssdm name="add_ln127_33"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:207 %mul_ln127_12 = mul i24 %sext_ln127_25, i24 %sext_ln127_24

]]></Node>
<StgValue><ssdm name="mul_ln127_12"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:217 %sext_ln127_26 = sext i16 %Weights_load_102

]]></Node>
<StgValue><ssdm name="sext_ln127_26"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:220 %sext_ln127_27 = sext i16 %OutPadConv4_load_13

]]></Node>
<StgValue><ssdm name="sext_ln127_27"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:221 %mul_ln127_13 = mul i24 %sext_ln127_27, i24 %sext_ln127_26

]]></Node>
<StgValue><ssdm name="mul_ln127_13"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:370 %Weights_load_113 = load i14 %Weights_addr_113

]]></Node>
<StgValue><ssdm name="Weights_load_113"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:385 %Weights_load_114 = load i14 %Weights_addr_114

]]></Node>
<StgValue><ssdm name="Weights_load_114"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:397 %add_ln127_76 = add i11 %p_cast109, i11 630

]]></Node>
<StgValue><ssdm name="add_ln127_76"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:398 %zext_ln127_54 = zext i11 %add_ln127_76

]]></Node>
<StgValue><ssdm name="zext_ln127_54"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:399 %Weights_addr_115 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_54

]]></Node>
<StgValue><ssdm name="Weights_addr_115"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:400 %Weights_load_115 = load i14 %Weights_addr_115

]]></Node>
<StgValue><ssdm name="Weights_load_115"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:403 %OutPadConv4_load_26 = load i10 %OutPadConv4_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_26"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:412 %add_ln127_79 = add i11 %p_cast109, i11 631

]]></Node>
<StgValue><ssdm name="add_ln127_79"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:413 %zext_ln127_56 = zext i11 %add_ln127_79

]]></Node>
<StgValue><ssdm name="zext_ln127_56"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:414 %Weights_addr_116 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_56

]]></Node>
<StgValue><ssdm name="Weights_addr_116"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:415 %Weights_load_116 = load i14 %Weights_addr_116

]]></Node>
<StgValue><ssdm name="Weights_load_116"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:418 %OutPadConv4_load_27 = load i10 %OutPadConv4_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_27"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i277:424 %add_ln127_81 = add i8 %zext_ln121_4, i8 167

]]></Node>
<StgValue><ssdm name="add_ln127_81"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i277:425 %sext_ln127_59 = sext i8 %add_ln127_81

]]></Node>
<StgValue><ssdm name="sext_ln127_59"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:426 %zext_ln127_57 = zext i9 %sext_ln127_59

]]></Node>
<StgValue><ssdm name="zext_ln127_57"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:432 %OutPadConv4_addr_28 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_57

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_28"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:433 %OutPadConv4_load_28 = load i10 %OutPadConv4_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_28"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i277:439 %sext_ln127_62 = sext i8 %add_ln127_28

]]></Node>
<StgValue><ssdm name="sext_ln127_62"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i277:440 %zext_ln127_59 = zext i9 %sext_ln127_62

]]></Node>
<StgValue><ssdm name="zext_ln127_59"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:446 %OutPadConv4_addr_29 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_59

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_29"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:447 %OutPadConv4_load_29 = load i10 %OutPadConv4_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="485" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="7">
<![CDATA[
for.inc45.i277:26 %zext_ln121_2 = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:196 %add_ln127_33 = add i24 %shl_ln127_s, i24 %mul_ln127_11

]]></Node>
<StgValue><ssdm name="add_ln127_33"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:207 %mul_ln127_12 = mul i24 %sext_ln127_25, i24 %sext_ln127_24

]]></Node>
<StgValue><ssdm name="mul_ln127_12"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:208 %tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:209 %shl_ln127_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_97, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_10"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:210 %add_ln127_36 = add i24 %shl_ln127_10, i24 %mul_ln127_12

]]></Node>
<StgValue><ssdm name="add_ln127_36"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:221 %mul_ln127_13 = mul i24 %sext_ln127_27, i24 %sext_ln127_26

]]></Node>
<StgValue><ssdm name="mul_ln127_13"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:231 %sext_ln127_28 = sext i16 %Weights_load_103

]]></Node>
<StgValue><ssdm name="sext_ln127_28"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:234 %sext_ln127_29 = sext i16 %OutPadConv4_load_14

]]></Node>
<StgValue><ssdm name="sext_ln127_29"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:235 %mul_ln127_14 = mul i24 %sext_ln127_29, i24 %sext_ln127_28

]]></Node>
<StgValue><ssdm name="mul_ln127_14"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:400 %Weights_load_115 = load i14 %Weights_addr_115

]]></Node>
<StgValue><ssdm name="Weights_load_115"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:415 %Weights_load_116 = load i14 %Weights_addr_116

]]></Node>
<StgValue><ssdm name="Weights_load_116"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:427 %add_ln127_82 = add i11 %p_cast109, i11 632

]]></Node>
<StgValue><ssdm name="add_ln127_82"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:428 %zext_ln127_58 = zext i11 %add_ln127_82

]]></Node>
<StgValue><ssdm name="zext_ln127_58"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:429 %Weights_addr_117 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_58

]]></Node>
<StgValue><ssdm name="Weights_addr_117"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:430 %Weights_load_117 = load i14 %Weights_addr_117

]]></Node>
<StgValue><ssdm name="Weights_load_117"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:433 %OutPadConv4_load_28 = load i10 %OutPadConv4_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_28"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:441 %add_ln127_84 = add i11 %p_cast109, i11 633

]]></Node>
<StgValue><ssdm name="add_ln127_84"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:442 %zext_ln127_60 = zext i11 %add_ln127_84

]]></Node>
<StgValue><ssdm name="zext_ln127_60"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:443 %Weights_addr_118 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_60

]]></Node>
<StgValue><ssdm name="Weights_addr_118"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:444 %Weights_load_118 = load i14 %Weights_addr_118

]]></Node>
<StgValue><ssdm name="Weights_load_118"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:447 %OutPadConv4_load_29 = load i10 %OutPadConv4_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_29"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:453 %add_ln127_86 = add i10 %zext_ln121_2, i10 504

]]></Node>
<StgValue><ssdm name="add_ln127_86"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i277:454 %zext_ln127_61 = zext i10 %add_ln127_86

]]></Node>
<StgValue><ssdm name="zext_ln127_61"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:460 %OutPadConv4_addr_30 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_61

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_30"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:461 %OutPadConv4_load_30 = load i10 %OutPadConv4_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_30"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:467 %add_ln127_89 = add i10 %zext_ln121_2, i10 505

]]></Node>
<StgValue><ssdm name="add_ln127_89"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i277:468 %zext_ln127_63 = zext i10 %add_ln127_89

]]></Node>
<StgValue><ssdm name="zext_ln127_63"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:474 %OutPadConv4_addr_31 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_63

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_31"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:475 %OutPadConv4_load_31 = load i10 %OutPadConv4_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="515" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:210 %add_ln127_36 = add i24 %shl_ln127_10, i24 %mul_ln127_12

]]></Node>
<StgValue><ssdm name="add_ln127_36"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:221 %mul_ln127_13 = mul i24 %sext_ln127_27, i24 %sext_ln127_26

]]></Node>
<StgValue><ssdm name="mul_ln127_13"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:222 %tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_36, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:223 %shl_ln127_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_98, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_11"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:224 %add_ln127_39 = add i24 %shl_ln127_11, i24 %mul_ln127_13

]]></Node>
<StgValue><ssdm name="add_ln127_39"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:235 %mul_ln127_14 = mul i24 %sext_ln127_29, i24 %sext_ln127_28

]]></Node>
<StgValue><ssdm name="mul_ln127_14"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:245 %sext_ln127_30 = sext i16 %Weights_load_104

]]></Node>
<StgValue><ssdm name="sext_ln127_30"/></StgValue>
</operation>

<operation id="522" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:248 %sext_ln127_31 = sext i16 %OutPadConv4_load_15

]]></Node>
<StgValue><ssdm name="sext_ln127_31"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:249 %mul_ln127_15 = mul i24 %sext_ln127_31, i24 %sext_ln127_30

]]></Node>
<StgValue><ssdm name="mul_ln127_15"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:430 %Weights_load_117 = load i14 %Weights_addr_117

]]></Node>
<StgValue><ssdm name="Weights_load_117"/></StgValue>
</operation>

<operation id="525" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:444 %Weights_load_118 = load i14 %Weights_addr_118

]]></Node>
<StgValue><ssdm name="Weights_load_118"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:455 %add_ln127_87 = add i11 %p_cast109, i11 634

]]></Node>
<StgValue><ssdm name="add_ln127_87"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:456 %zext_ln127_62 = zext i11 %add_ln127_87

]]></Node>
<StgValue><ssdm name="zext_ln127_62"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:457 %Weights_addr_119 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_62

]]></Node>
<StgValue><ssdm name="Weights_addr_119"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:458 %Weights_load_119 = load i14 %Weights_addr_119

]]></Node>
<StgValue><ssdm name="Weights_load_119"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:461 %OutPadConv4_load_30 = load i10 %OutPadConv4_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_30"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:469 %add_ln127_90 = add i11 %p_cast109, i11 635

]]></Node>
<StgValue><ssdm name="add_ln127_90"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:470 %zext_ln127_64 = zext i11 %add_ln127_90

]]></Node>
<StgValue><ssdm name="zext_ln127_64"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:471 %Weights_addr_120 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_64

]]></Node>
<StgValue><ssdm name="Weights_addr_120"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:472 %Weights_load_120 = load i14 %Weights_addr_120

]]></Node>
<StgValue><ssdm name="Weights_load_120"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:475 %OutPadConv4_load_31 = load i10 %OutPadConv4_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_31"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:481 %add_ln127_92 = add i10 %zext_ln121_2, i10 506

]]></Node>
<StgValue><ssdm name="add_ln127_92"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i277:482 %zext_ln127_65 = zext i10 %add_ln127_92

]]></Node>
<StgValue><ssdm name="zext_ln127_65"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:488 %OutPadConv4_addr_32 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_65

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_32"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:489 %OutPadConv4_load_32 = load i10 %OutPadConv4_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_32"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:495 %add_ln127_95 = add i10 %zext_ln121_2, i10 507

]]></Node>
<StgValue><ssdm name="add_ln127_95"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i277:496 %zext_ln127_67 = zext i10 %add_ln127_95

]]></Node>
<StgValue><ssdm name="zext_ln127_67"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:502 %OutPadConv4_addr_33 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_67

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_33"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:503 %OutPadConv4_load_33 = load i10 %OutPadConv4_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="544" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:224 %add_ln127_39 = add i24 %shl_ln127_11, i24 %mul_ln127_13

]]></Node>
<StgValue><ssdm name="add_ln127_39"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:235 %mul_ln127_14 = mul i24 %sext_ln127_29, i24 %sext_ln127_28

]]></Node>
<StgValue><ssdm name="mul_ln127_14"/></StgValue>
</operation>

<operation id="546" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:236 %tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_39, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:237 %shl_ln127_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_99, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_12"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:238 %add_ln127_42 = add i24 %shl_ln127_12, i24 %mul_ln127_14

]]></Node>
<StgValue><ssdm name="add_ln127_42"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:249 %mul_ln127_15 = mul i24 %sext_ln127_31, i24 %sext_ln127_30

]]></Node>
<StgValue><ssdm name="mul_ln127_15"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:259 %sext_ln127_32 = sext i16 %Weights_load_105

]]></Node>
<StgValue><ssdm name="sext_ln127_32"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:262 %sext_ln127_33 = sext i16 %OutPadConv4_load_16

]]></Node>
<StgValue><ssdm name="sext_ln127_33"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:263 %mul_ln127_16 = mul i24 %sext_ln127_33, i24 %sext_ln127_32

]]></Node>
<StgValue><ssdm name="mul_ln127_16"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:458 %Weights_load_119 = load i14 %Weights_addr_119

]]></Node>
<StgValue><ssdm name="Weights_load_119"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:472 %Weights_load_120 = load i14 %Weights_addr_120

]]></Node>
<StgValue><ssdm name="Weights_load_120"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:483 %add_ln127_93 = add i11 %p_cast109, i11 636

]]></Node>
<StgValue><ssdm name="add_ln127_93"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:484 %zext_ln127_66 = zext i11 %add_ln127_93

]]></Node>
<StgValue><ssdm name="zext_ln127_66"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:485 %Weights_addr_121 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_66

]]></Node>
<StgValue><ssdm name="Weights_addr_121"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:486 %Weights_load_121 = load i14 %Weights_addr_121

]]></Node>
<StgValue><ssdm name="Weights_load_121"/></StgValue>
</operation>

<operation id="559" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:489 %OutPadConv4_load_32 = load i10 %OutPadConv4_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_32"/></StgValue>
</operation>

<operation id="560" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:497 %add_ln127_96 = add i11 %p_cast109, i11 637

]]></Node>
<StgValue><ssdm name="add_ln127_96"/></StgValue>
</operation>

<operation id="561" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:498 %zext_ln127_68 = zext i11 %add_ln127_96

]]></Node>
<StgValue><ssdm name="zext_ln127_68"/></StgValue>
</operation>

<operation id="562" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:499 %Weights_addr_122 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_68

]]></Node>
<StgValue><ssdm name="Weights_addr_122"/></StgValue>
</operation>

<operation id="563" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:500 %Weights_load_122 = load i14 %Weights_addr_122

]]></Node>
<StgValue><ssdm name="Weights_load_122"/></StgValue>
</operation>

<operation id="564" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:503 %OutPadConv4_load_33 = load i10 %OutPadConv4_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_33"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:509 %add_ln127_98 = add i10 %zext_ln121_2, i10 508

]]></Node>
<StgValue><ssdm name="add_ln127_98"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i277:510 %zext_ln127_69 = zext i10 %add_ln127_98

]]></Node>
<StgValue><ssdm name="zext_ln127_69"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:516 %OutPadConv4_addr_34 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_69

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_34"/></StgValue>
</operation>

<operation id="568" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:517 %OutPadConv4_load_34 = load i10 %OutPadConv4_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_34"/></StgValue>
</operation>

<operation id="569" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:523 %add_ln127_101 = add i10 %zext_ln121_2, i10 588

]]></Node>
<StgValue><ssdm name="add_ln127_101"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i277:524 %zext_ln127_71 = zext i10 %add_ln127_101

]]></Node>
<StgValue><ssdm name="zext_ln127_71"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:530 %OutPadConv4_addr_35 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_71

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_35"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:531 %OutPadConv4_load_35 = load i10 %OutPadConv4_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="573" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:238 %add_ln127_42 = add i24 %shl_ln127_12, i24 %mul_ln127_14

]]></Node>
<StgValue><ssdm name="add_ln127_42"/></StgValue>
</operation>

<operation id="574" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:249 %mul_ln127_15 = mul i24 %sext_ln127_31, i24 %sext_ln127_30

]]></Node>
<StgValue><ssdm name="mul_ln127_15"/></StgValue>
</operation>

<operation id="575" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:250 %tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_42, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="576" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:251 %shl_ln127_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_100, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_13"/></StgValue>
</operation>

<operation id="577" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:252 %add_ln127_45 = add i24 %shl_ln127_13, i24 %mul_ln127_15

]]></Node>
<StgValue><ssdm name="add_ln127_45"/></StgValue>
</operation>

<operation id="578" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:263 %mul_ln127_16 = mul i24 %sext_ln127_33, i24 %sext_ln127_32

]]></Node>
<StgValue><ssdm name="mul_ln127_16"/></StgValue>
</operation>

<operation id="579" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:273 %sext_ln127_34 = sext i16 %Weights_load_106

]]></Node>
<StgValue><ssdm name="sext_ln127_34"/></StgValue>
</operation>

<operation id="580" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:276 %sext_ln127_35 = sext i16 %OutPadConv4_load_17

]]></Node>
<StgValue><ssdm name="sext_ln127_35"/></StgValue>
</operation>

<operation id="581" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:277 %mul_ln127_17 = mul i24 %sext_ln127_35, i24 %sext_ln127_34

]]></Node>
<StgValue><ssdm name="mul_ln127_17"/></StgValue>
</operation>

<operation id="582" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:486 %Weights_load_121 = load i14 %Weights_addr_121

]]></Node>
<StgValue><ssdm name="Weights_load_121"/></StgValue>
</operation>

<operation id="583" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:500 %Weights_load_122 = load i14 %Weights_addr_122

]]></Node>
<StgValue><ssdm name="Weights_load_122"/></StgValue>
</operation>

<operation id="584" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:511 %add_ln127_99 = add i11 %p_cast109, i11 638

]]></Node>
<StgValue><ssdm name="add_ln127_99"/></StgValue>
</operation>

<operation id="585" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:512 %zext_ln127_70 = zext i11 %add_ln127_99

]]></Node>
<StgValue><ssdm name="zext_ln127_70"/></StgValue>
</operation>

<operation id="586" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:513 %Weights_addr_123 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_70

]]></Node>
<StgValue><ssdm name="Weights_addr_123"/></StgValue>
</operation>

<operation id="587" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:514 %Weights_load_123 = load i14 %Weights_addr_123

]]></Node>
<StgValue><ssdm name="Weights_load_123"/></StgValue>
</operation>

<operation id="588" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:517 %OutPadConv4_load_34 = load i10 %OutPadConv4_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_34"/></StgValue>
</operation>

<operation id="589" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:525 %add_ln127_102 = add i11 %p_cast109, i11 639

]]></Node>
<StgValue><ssdm name="add_ln127_102"/></StgValue>
</operation>

<operation id="590" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:526 %zext_ln127_72 = zext i11 %add_ln127_102

]]></Node>
<StgValue><ssdm name="zext_ln127_72"/></StgValue>
</operation>

<operation id="591" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:527 %Weights_addr_124 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_72

]]></Node>
<StgValue><ssdm name="Weights_addr_124"/></StgValue>
</operation>

<operation id="592" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:528 %Weights_load_124 = load i14 %Weights_addr_124

]]></Node>
<StgValue><ssdm name="Weights_load_124"/></StgValue>
</operation>

<operation id="593" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:531 %OutPadConv4_load_35 = load i10 %OutPadConv4_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_35"/></StgValue>
</operation>

<operation id="594" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:537 %add_ln127_104 = add i10 %zext_ln121_2, i10 589

]]></Node>
<StgValue><ssdm name="add_ln127_104"/></StgValue>
</operation>

<operation id="595" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i277:538 %zext_ln127_73 = zext i10 %add_ln127_104

]]></Node>
<StgValue><ssdm name="zext_ln127_73"/></StgValue>
</operation>

<operation id="596" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:544 %OutPadConv4_addr_36 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_73

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_36"/></StgValue>
</operation>

<operation id="597" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:545 %OutPadConv4_load_36 = load i10 %OutPadConv4_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_36"/></StgValue>
</operation>

<operation id="598" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:551 %add_ln127_107 = add i10 %zext_ln121_2, i10 590

]]></Node>
<StgValue><ssdm name="add_ln127_107"/></StgValue>
</operation>

<operation id="599" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i277:552 %zext_ln127_75 = zext i10 %add_ln127_107

]]></Node>
<StgValue><ssdm name="zext_ln127_75"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:558 %OutPadConv4_addr_37 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_75

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_37"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:559 %OutPadConv4_load_37 = load i10 %OutPadConv4_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="602" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:252 %add_ln127_45 = add i24 %shl_ln127_13, i24 %mul_ln127_15

]]></Node>
<StgValue><ssdm name="add_ln127_45"/></StgValue>
</operation>

<operation id="603" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:263 %mul_ln127_16 = mul i24 %sext_ln127_33, i24 %sext_ln127_32

]]></Node>
<StgValue><ssdm name="mul_ln127_16"/></StgValue>
</operation>

<operation id="604" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:264 %tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_45, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="605" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:265 %shl_ln127_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_101, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_14"/></StgValue>
</operation>

<operation id="606" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:266 %add_ln127_48 = add i24 %shl_ln127_14, i24 %mul_ln127_16

]]></Node>
<StgValue><ssdm name="add_ln127_48"/></StgValue>
</operation>

<operation id="607" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:277 %mul_ln127_17 = mul i24 %sext_ln127_35, i24 %sext_ln127_34

]]></Node>
<StgValue><ssdm name="mul_ln127_17"/></StgValue>
</operation>

<operation id="608" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:287 %sext_ln127_36 = sext i16 %Weights_load_107

]]></Node>
<StgValue><ssdm name="sext_ln127_36"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:290 %sext_ln127_37 = sext i16 %OutPadConv4_load_18

]]></Node>
<StgValue><ssdm name="sext_ln127_37"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:291 %mul_ln127_18 = mul i24 %sext_ln127_37, i24 %sext_ln127_36

]]></Node>
<StgValue><ssdm name="mul_ln127_18"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:514 %Weights_load_123 = load i14 %Weights_addr_123

]]></Node>
<StgValue><ssdm name="Weights_load_123"/></StgValue>
</operation>

<operation id="612" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:528 %Weights_load_124 = load i14 %Weights_addr_124

]]></Node>
<StgValue><ssdm name="Weights_load_124"/></StgValue>
</operation>

<operation id="613" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:539 %add_ln127_105 = add i11 %p_cast109, i11 640

]]></Node>
<StgValue><ssdm name="add_ln127_105"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:540 %zext_ln127_74 = zext i11 %add_ln127_105

]]></Node>
<StgValue><ssdm name="zext_ln127_74"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:541 %Weights_addr_125 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_74

]]></Node>
<StgValue><ssdm name="Weights_addr_125"/></StgValue>
</operation>

<operation id="616" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:542 %Weights_load_125 = load i14 %Weights_addr_125

]]></Node>
<StgValue><ssdm name="Weights_load_125"/></StgValue>
</operation>

<operation id="617" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:545 %OutPadConv4_load_36 = load i10 %OutPadConv4_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_36"/></StgValue>
</operation>

<operation id="618" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:553 %add_ln127_108 = add i11 %p_cast109, i11 641

]]></Node>
<StgValue><ssdm name="add_ln127_108"/></StgValue>
</operation>

<operation id="619" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:554 %zext_ln127_76 = zext i11 %add_ln127_108

]]></Node>
<StgValue><ssdm name="zext_ln127_76"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:555 %Weights_addr_126 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_76

]]></Node>
<StgValue><ssdm name="Weights_addr_126"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:556 %Weights_load_126 = load i14 %Weights_addr_126

]]></Node>
<StgValue><ssdm name="Weights_load_126"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:559 %OutPadConv4_load_37 = load i10 %OutPadConv4_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_37"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:565 %add_ln127_110 = add i10 %zext_ln121_2, i10 591

]]></Node>
<StgValue><ssdm name="add_ln127_110"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i277:566 %zext_ln127_77 = zext i10 %add_ln127_110

]]></Node>
<StgValue><ssdm name="zext_ln127_77"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:572 %OutPadConv4_addr_38 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_77

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_38"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:573 %OutPadConv4_load_38 = load i10 %OutPadConv4_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_38"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i277:579 %add_ln127_113 = add i10 %zext_ln121_2, i10 592

]]></Node>
<StgValue><ssdm name="add_ln127_113"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i277:580 %zext_ln127_79 = zext i10 %add_ln127_113

]]></Node>
<StgValue><ssdm name="zext_ln127_79"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:586 %OutPadConv4_addr_39 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_79

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_39"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:587 %OutPadConv4_load_39 = load i10 %OutPadConv4_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="631" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:266 %add_ln127_48 = add i24 %shl_ln127_14, i24 %mul_ln127_16

]]></Node>
<StgValue><ssdm name="add_ln127_48"/></StgValue>
</operation>

<operation id="632" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:277 %mul_ln127_17 = mul i24 %sext_ln127_35, i24 %sext_ln127_34

]]></Node>
<StgValue><ssdm name="mul_ln127_17"/></StgValue>
</operation>

<operation id="633" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:278 %tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_48, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="634" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:279 %shl_ln127_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_102, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_15"/></StgValue>
</operation>

<operation id="635" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:280 %add_ln127_51 = add i24 %shl_ln127_15, i24 %mul_ln127_17

]]></Node>
<StgValue><ssdm name="add_ln127_51"/></StgValue>
</operation>

<operation id="636" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:291 %mul_ln127_18 = mul i24 %sext_ln127_37, i24 %sext_ln127_36

]]></Node>
<StgValue><ssdm name="mul_ln127_18"/></StgValue>
</operation>

<operation id="637" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:301 %sext_ln127_38 = sext i16 %Weights_load_108

]]></Node>
<StgValue><ssdm name="sext_ln127_38"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:304 %sext_ln127_39 = sext i16 %OutPadConv4_load_19

]]></Node>
<StgValue><ssdm name="sext_ln127_39"/></StgValue>
</operation>

<operation id="639" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:305 %mul_ln127_19 = mul i24 %sext_ln127_39, i24 %sext_ln127_38

]]></Node>
<StgValue><ssdm name="mul_ln127_19"/></StgValue>
</operation>

<operation id="640" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:542 %Weights_load_125 = load i14 %Weights_addr_125

]]></Node>
<StgValue><ssdm name="Weights_load_125"/></StgValue>
</operation>

<operation id="641" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:556 %Weights_load_126 = load i14 %Weights_addr_126

]]></Node>
<StgValue><ssdm name="Weights_load_126"/></StgValue>
</operation>

<operation id="642" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:567 %add_ln127_111 = add i11 %p_cast109, i11 642

]]></Node>
<StgValue><ssdm name="add_ln127_111"/></StgValue>
</operation>

<operation id="643" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:568 %zext_ln127_78 = zext i11 %add_ln127_111

]]></Node>
<StgValue><ssdm name="zext_ln127_78"/></StgValue>
</operation>

<operation id="644" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:569 %Weights_addr_127 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_78

]]></Node>
<StgValue><ssdm name="Weights_addr_127"/></StgValue>
</operation>

<operation id="645" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:570 %Weights_load_127 = load i14 %Weights_addr_127

]]></Node>
<StgValue><ssdm name="Weights_load_127"/></StgValue>
</operation>

<operation id="646" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:573 %OutPadConv4_load_38 = load i10 %OutPadConv4_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_38"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:581 %add_ln127_114 = add i11 %p_cast109, i11 643

]]></Node>
<StgValue><ssdm name="add_ln127_114"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:582 %zext_ln127_80 = zext i11 %add_ln127_114

]]></Node>
<StgValue><ssdm name="zext_ln127_80"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:583 %Weights_addr_128 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_80

]]></Node>
<StgValue><ssdm name="Weights_addr_128"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:584 %Weights_load_128 = load i14 %Weights_addr_128

]]></Node>
<StgValue><ssdm name="Weights_load_128"/></StgValue>
</operation>

<operation id="651" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i277:587 %OutPadConv4_load_39 = load i10 %OutPadConv4_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="652" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="5">
<![CDATA[
for.inc45.i277:8 %zext_ln119 = zext i5 %select_ln119_1

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="653" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i277:16 %arrayidx31_sum = add i11 %zext_ln119, i11 1244

]]></Node>
<StgValue><ssdm name="arrayidx31_sum"/></StgValue>
</operation>

<operation id="654" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:17 %arrayidx31_sum_cast = zext i11 %arrayidx31_sum

]]></Node>
<StgValue><ssdm name="arrayidx31_sum_cast"/></StgValue>
</operation>

<operation id="655" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:18 %Weights_addr_89 = getelementptr i16 %Weights, i64 0, i64 %arrayidx31_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_89"/></StgValue>
</operation>

<operation id="656" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:19 %Weights_load_89 = load i14 %Weights_addr_89

]]></Node>
<StgValue><ssdm name="Weights_load_89"/></StgValue>
</operation>

<operation id="657" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:280 %add_ln127_51 = add i24 %shl_ln127_15, i24 %mul_ln127_17

]]></Node>
<StgValue><ssdm name="add_ln127_51"/></StgValue>
</operation>

<operation id="658" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:291 %mul_ln127_18 = mul i24 %sext_ln127_37, i24 %sext_ln127_36

]]></Node>
<StgValue><ssdm name="mul_ln127_18"/></StgValue>
</operation>

<operation id="659" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:292 %tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_51, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="660" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:293 %shl_ln127_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_103, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_16"/></StgValue>
</operation>

<operation id="661" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:294 %add_ln127_54 = add i24 %shl_ln127_16, i24 %mul_ln127_18

]]></Node>
<StgValue><ssdm name="add_ln127_54"/></StgValue>
</operation>

<operation id="662" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:305 %mul_ln127_19 = mul i24 %sext_ln127_39, i24 %sext_ln127_38

]]></Node>
<StgValue><ssdm name="mul_ln127_19"/></StgValue>
</operation>

<operation id="663" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:315 %sext_ln127_40 = sext i16 %Weights_load_109

]]></Node>
<StgValue><ssdm name="sext_ln127_40"/></StgValue>
</operation>

<operation id="664" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:318 %sext_ln127_41 = sext i16 %OutPadConv4_load_20

]]></Node>
<StgValue><ssdm name="sext_ln127_41"/></StgValue>
</operation>

<operation id="665" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:319 %mul_ln127_20 = mul i24 %sext_ln127_41, i24 %sext_ln127_40

]]></Node>
<StgValue><ssdm name="mul_ln127_20"/></StgValue>
</operation>

<operation id="666" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:570 %Weights_load_127 = load i14 %Weights_addr_127

]]></Node>
<StgValue><ssdm name="Weights_load_127"/></StgValue>
</operation>

<operation id="667" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:584 %Weights_load_128 = load i14 %Weights_addr_128

]]></Node>
<StgValue><ssdm name="Weights_load_128"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="668" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i277:19 %Weights_load_89 = load i14 %Weights_addr_89

]]></Node>
<StgValue><ssdm name="Weights_load_89"/></StgValue>
</operation>

<operation id="669" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:294 %add_ln127_54 = add i24 %shl_ln127_16, i24 %mul_ln127_18

]]></Node>
<StgValue><ssdm name="add_ln127_54"/></StgValue>
</operation>

<operation id="670" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:305 %mul_ln127_19 = mul i24 %sext_ln127_39, i24 %sext_ln127_38

]]></Node>
<StgValue><ssdm name="mul_ln127_19"/></StgValue>
</operation>

<operation id="671" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:306 %tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_54, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="672" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:307 %shl_ln127_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_104, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_17"/></StgValue>
</operation>

<operation id="673" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:308 %add_ln127_56 = add i24 %shl_ln127_17, i24 %mul_ln127_19

]]></Node>
<StgValue><ssdm name="add_ln127_56"/></StgValue>
</operation>

<operation id="674" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:319 %mul_ln127_20 = mul i24 %sext_ln127_41, i24 %sext_ln127_40

]]></Node>
<StgValue><ssdm name="mul_ln127_20"/></StgValue>
</operation>

<operation id="675" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:329 %sext_ln127_42 = sext i16 %Weights_load_110

]]></Node>
<StgValue><ssdm name="sext_ln127_42"/></StgValue>
</operation>

<operation id="676" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:332 %sext_ln127_43 = sext i16 %OutPadConv4_load_21

]]></Node>
<StgValue><ssdm name="sext_ln127_43"/></StgValue>
</operation>

<operation id="677" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:333 %mul_ln127_21 = mul i24 %sext_ln127_43, i24 %sext_ln127_42

]]></Node>
<StgValue><ssdm name="mul_ln127_21"/></StgValue>
</operation>

<operation id="866" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0">
<![CDATA[
for.body4.i283.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="678" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:308 %add_ln127_56 = add i24 %shl_ln127_17, i24 %mul_ln127_19

]]></Node>
<StgValue><ssdm name="add_ln127_56"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:319 %mul_ln127_20 = mul i24 %sext_ln127_41, i24 %sext_ln127_40

]]></Node>
<StgValue><ssdm name="mul_ln127_20"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:320 %tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_56, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:321 %shl_ln127_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_105, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_18"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:322 %add_ln127_59 = add i24 %shl_ln127_18, i24 %mul_ln127_20

]]></Node>
<StgValue><ssdm name="add_ln127_59"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:333 %mul_ln127_21 = mul i24 %sext_ln127_43, i24 %sext_ln127_42

]]></Node>
<StgValue><ssdm name="mul_ln127_21"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:343 %sext_ln127_44 = sext i16 %Weights_load_111

]]></Node>
<StgValue><ssdm name="sext_ln127_44"/></StgValue>
</operation>

<operation id="685" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:346 %sext_ln127_45 = sext i16 %OutPadConv4_load_22

]]></Node>
<StgValue><ssdm name="sext_ln127_45"/></StgValue>
</operation>

<operation id="686" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:347 %mul_ln127_22 = mul i24 %sext_ln127_45, i24 %sext_ln127_44

]]></Node>
<StgValue><ssdm name="mul_ln127_22"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="687" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:322 %add_ln127_59 = add i24 %shl_ln127_18, i24 %mul_ln127_20

]]></Node>
<StgValue><ssdm name="add_ln127_59"/></StgValue>
</operation>

<operation id="688" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:333 %mul_ln127_21 = mul i24 %sext_ln127_43, i24 %sext_ln127_42

]]></Node>
<StgValue><ssdm name="mul_ln127_21"/></StgValue>
</operation>

<operation id="689" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:334 %tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_59, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="690" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:335 %shl_ln127_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_106, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_19"/></StgValue>
</operation>

<operation id="691" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:336 %add_ln127_62 = add i24 %shl_ln127_19, i24 %mul_ln127_21

]]></Node>
<StgValue><ssdm name="add_ln127_62"/></StgValue>
</operation>

<operation id="692" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:347 %mul_ln127_22 = mul i24 %sext_ln127_45, i24 %sext_ln127_44

]]></Node>
<StgValue><ssdm name="mul_ln127_22"/></StgValue>
</operation>

<operation id="693" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:357 %sext_ln127_46 = sext i16 %Weights_load_112

]]></Node>
<StgValue><ssdm name="sext_ln127_46"/></StgValue>
</operation>

<operation id="694" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:360 %sext_ln127_47 = sext i16 %OutPadConv4_load_23

]]></Node>
<StgValue><ssdm name="sext_ln127_47"/></StgValue>
</operation>

<operation id="695" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:361 %mul_ln127_23 = mul i24 %sext_ln127_47, i24 %sext_ln127_46

]]></Node>
<StgValue><ssdm name="mul_ln127_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="696" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:336 %add_ln127_62 = add i24 %shl_ln127_19, i24 %mul_ln127_21

]]></Node>
<StgValue><ssdm name="add_ln127_62"/></StgValue>
</operation>

<operation id="697" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:347 %mul_ln127_22 = mul i24 %sext_ln127_45, i24 %sext_ln127_44

]]></Node>
<StgValue><ssdm name="mul_ln127_22"/></StgValue>
</operation>

<operation id="698" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:348 %tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_62, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="699" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:349 %shl_ln127_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_107, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_20"/></StgValue>
</operation>

<operation id="700" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:350 %add_ln127_65 = add i24 %shl_ln127_20, i24 %mul_ln127_22

]]></Node>
<StgValue><ssdm name="add_ln127_65"/></StgValue>
</operation>

<operation id="701" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:361 %mul_ln127_23 = mul i24 %sext_ln127_47, i24 %sext_ln127_46

]]></Node>
<StgValue><ssdm name="mul_ln127_23"/></StgValue>
</operation>

<operation id="702" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:371 %sext_ln127_48 = sext i16 %Weights_load_113

]]></Node>
<StgValue><ssdm name="sext_ln127_48"/></StgValue>
</operation>

<operation id="703" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:374 %sext_ln127_49 = sext i16 %OutPadConv4_load_24

]]></Node>
<StgValue><ssdm name="sext_ln127_49"/></StgValue>
</operation>

<operation id="704" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:375 %mul_ln127_24 = mul i24 %sext_ln127_49, i24 %sext_ln127_48

]]></Node>
<StgValue><ssdm name="mul_ln127_24"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="705" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:350 %add_ln127_65 = add i24 %shl_ln127_20, i24 %mul_ln127_22

]]></Node>
<StgValue><ssdm name="add_ln127_65"/></StgValue>
</operation>

<operation id="706" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:361 %mul_ln127_23 = mul i24 %sext_ln127_47, i24 %sext_ln127_46

]]></Node>
<StgValue><ssdm name="mul_ln127_23"/></StgValue>
</operation>

<operation id="707" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:362 %tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_65, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="708" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:363 %shl_ln127_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_108, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_21"/></StgValue>
</operation>

<operation id="709" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:364 %add_ln127_68 = add i24 %shl_ln127_21, i24 %mul_ln127_23

]]></Node>
<StgValue><ssdm name="add_ln127_68"/></StgValue>
</operation>

<operation id="710" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:375 %mul_ln127_24 = mul i24 %sext_ln127_49, i24 %sext_ln127_48

]]></Node>
<StgValue><ssdm name="mul_ln127_24"/></StgValue>
</operation>

<operation id="711" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:386 %sext_ln127_51 = sext i16 %Weights_load_114

]]></Node>
<StgValue><ssdm name="sext_ln127_51"/></StgValue>
</operation>

<operation id="712" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:389 %sext_ln127_52 = sext i16 %OutPadConv4_load_25

]]></Node>
<StgValue><ssdm name="sext_ln127_52"/></StgValue>
</operation>

<operation id="713" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:390 %mul_ln127_25 = mul i24 %sext_ln127_52, i24 %sext_ln127_51

]]></Node>
<StgValue><ssdm name="mul_ln127_25"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="714" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:364 %add_ln127_68 = add i24 %shl_ln127_21, i24 %mul_ln127_23

]]></Node>
<StgValue><ssdm name="add_ln127_68"/></StgValue>
</operation>

<operation id="715" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:375 %mul_ln127_24 = mul i24 %sext_ln127_49, i24 %sext_ln127_48

]]></Node>
<StgValue><ssdm name="mul_ln127_24"/></StgValue>
</operation>

<operation id="716" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:376 %tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_68, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="717" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:377 %shl_ln127_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_109, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_22"/></StgValue>
</operation>

<operation id="718" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:378 %add_ln127_71 = add i24 %shl_ln127_22, i24 %mul_ln127_24

]]></Node>
<StgValue><ssdm name="add_ln127_71"/></StgValue>
</operation>

<operation id="719" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:390 %mul_ln127_25 = mul i24 %sext_ln127_52, i24 %sext_ln127_51

]]></Node>
<StgValue><ssdm name="mul_ln127_25"/></StgValue>
</operation>

<operation id="720" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:401 %sext_ln127_54 = sext i16 %Weights_load_115

]]></Node>
<StgValue><ssdm name="sext_ln127_54"/></StgValue>
</operation>

<operation id="721" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:404 %sext_ln127_55 = sext i16 %OutPadConv4_load_26

]]></Node>
<StgValue><ssdm name="sext_ln127_55"/></StgValue>
</operation>

<operation id="722" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:405 %mul_ln127_26 = mul i24 %sext_ln127_55, i24 %sext_ln127_54

]]></Node>
<StgValue><ssdm name="mul_ln127_26"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="723" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:378 %add_ln127_71 = add i24 %shl_ln127_22, i24 %mul_ln127_24

]]></Node>
<StgValue><ssdm name="add_ln127_71"/></StgValue>
</operation>

<operation id="724" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:390 %mul_ln127_25 = mul i24 %sext_ln127_52, i24 %sext_ln127_51

]]></Node>
<StgValue><ssdm name="mul_ln127_25"/></StgValue>
</operation>

<operation id="725" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:391 %tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_71, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="726" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:392 %shl_ln127_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_110, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_23"/></StgValue>
</operation>

<operation id="727" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:393 %add_ln127_74 = add i24 %shl_ln127_23, i24 %mul_ln127_25

]]></Node>
<StgValue><ssdm name="add_ln127_74"/></StgValue>
</operation>

<operation id="728" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:405 %mul_ln127_26 = mul i24 %sext_ln127_55, i24 %sext_ln127_54

]]></Node>
<StgValue><ssdm name="mul_ln127_26"/></StgValue>
</operation>

<operation id="729" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:416 %sext_ln127_57 = sext i16 %Weights_load_116

]]></Node>
<StgValue><ssdm name="sext_ln127_57"/></StgValue>
</operation>

<operation id="730" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:419 %sext_ln127_58 = sext i16 %OutPadConv4_load_27

]]></Node>
<StgValue><ssdm name="sext_ln127_58"/></StgValue>
</operation>

<operation id="731" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:420 %mul_ln127_27 = mul i24 %sext_ln127_58, i24 %sext_ln127_57

]]></Node>
<StgValue><ssdm name="mul_ln127_27"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="732" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:393 %add_ln127_74 = add i24 %shl_ln127_23, i24 %mul_ln127_25

]]></Node>
<StgValue><ssdm name="add_ln127_74"/></StgValue>
</operation>

<operation id="733" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:405 %mul_ln127_26 = mul i24 %sext_ln127_55, i24 %sext_ln127_54

]]></Node>
<StgValue><ssdm name="mul_ln127_26"/></StgValue>
</operation>

<operation id="734" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:406 %tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_74, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="735" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:407 %shl_ln127_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_111, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_24"/></StgValue>
</operation>

<operation id="736" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:408 %add_ln127_77 = add i24 %shl_ln127_24, i24 %mul_ln127_26

]]></Node>
<StgValue><ssdm name="add_ln127_77"/></StgValue>
</operation>

<operation id="737" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:420 %mul_ln127_27 = mul i24 %sext_ln127_58, i24 %sext_ln127_57

]]></Node>
<StgValue><ssdm name="mul_ln127_27"/></StgValue>
</operation>

<operation id="738" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:431 %sext_ln127_60 = sext i16 %Weights_load_117

]]></Node>
<StgValue><ssdm name="sext_ln127_60"/></StgValue>
</operation>

<operation id="739" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:434 %sext_ln127_61 = sext i16 %OutPadConv4_load_28

]]></Node>
<StgValue><ssdm name="sext_ln127_61"/></StgValue>
</operation>

<operation id="740" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:435 %mul_ln127_28 = mul i24 %sext_ln127_61, i24 %sext_ln127_60

]]></Node>
<StgValue><ssdm name="mul_ln127_28"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="741" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:408 %add_ln127_77 = add i24 %shl_ln127_24, i24 %mul_ln127_26

]]></Node>
<StgValue><ssdm name="add_ln127_77"/></StgValue>
</operation>

<operation id="742" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:420 %mul_ln127_27 = mul i24 %sext_ln127_58, i24 %sext_ln127_57

]]></Node>
<StgValue><ssdm name="mul_ln127_27"/></StgValue>
</operation>

<operation id="743" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:421 %tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_77, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="744" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:422 %shl_ln127_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_25"/></StgValue>
</operation>

<operation id="745" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:423 %add_ln127_80 = add i24 %shl_ln127_25, i24 %mul_ln127_27

]]></Node>
<StgValue><ssdm name="add_ln127_80"/></StgValue>
</operation>

<operation id="746" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:435 %mul_ln127_28 = mul i24 %sext_ln127_61, i24 %sext_ln127_60

]]></Node>
<StgValue><ssdm name="mul_ln127_28"/></StgValue>
</operation>

<operation id="747" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:445 %sext_ln127_63 = sext i16 %Weights_load_118

]]></Node>
<StgValue><ssdm name="sext_ln127_63"/></StgValue>
</operation>

<operation id="748" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:448 %sext_ln127_64 = sext i16 %OutPadConv4_load_29

]]></Node>
<StgValue><ssdm name="sext_ln127_64"/></StgValue>
</operation>

<operation id="749" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:449 %mul_ln127_29 = mul i24 %sext_ln127_64, i24 %sext_ln127_63

]]></Node>
<StgValue><ssdm name="mul_ln127_29"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="750" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:423 %add_ln127_80 = add i24 %shl_ln127_25, i24 %mul_ln127_27

]]></Node>
<StgValue><ssdm name="add_ln127_80"/></StgValue>
</operation>

<operation id="751" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:435 %mul_ln127_28 = mul i24 %sext_ln127_61, i24 %sext_ln127_60

]]></Node>
<StgValue><ssdm name="mul_ln127_28"/></StgValue>
</operation>

<operation id="752" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:436 %tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_80, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="753" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:437 %shl_ln127_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_113, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_26"/></StgValue>
</operation>

<operation id="754" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:438 %add_ln127_83 = add i24 %shl_ln127_26, i24 %mul_ln127_28

]]></Node>
<StgValue><ssdm name="add_ln127_83"/></StgValue>
</operation>

<operation id="755" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:449 %mul_ln127_29 = mul i24 %sext_ln127_64, i24 %sext_ln127_63

]]></Node>
<StgValue><ssdm name="mul_ln127_29"/></StgValue>
</operation>

<operation id="756" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:459 %sext_ln127_65 = sext i16 %Weights_load_119

]]></Node>
<StgValue><ssdm name="sext_ln127_65"/></StgValue>
</operation>

<operation id="757" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:462 %sext_ln127_66 = sext i16 %OutPadConv4_load_30

]]></Node>
<StgValue><ssdm name="sext_ln127_66"/></StgValue>
</operation>

<operation id="758" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:463 %mul_ln127_30 = mul i24 %sext_ln127_66, i24 %sext_ln127_65

]]></Node>
<StgValue><ssdm name="mul_ln127_30"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="759" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:438 %add_ln127_83 = add i24 %shl_ln127_26, i24 %mul_ln127_28

]]></Node>
<StgValue><ssdm name="add_ln127_83"/></StgValue>
</operation>

<operation id="760" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:449 %mul_ln127_29 = mul i24 %sext_ln127_64, i24 %sext_ln127_63

]]></Node>
<StgValue><ssdm name="mul_ln127_29"/></StgValue>
</operation>

<operation id="761" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:450 %tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_83, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="762" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:451 %shl_ln127_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_114, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_27"/></StgValue>
</operation>

<operation id="763" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:452 %add_ln127_85 = add i24 %shl_ln127_27, i24 %mul_ln127_29

]]></Node>
<StgValue><ssdm name="add_ln127_85"/></StgValue>
</operation>

<operation id="764" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:463 %mul_ln127_30 = mul i24 %sext_ln127_66, i24 %sext_ln127_65

]]></Node>
<StgValue><ssdm name="mul_ln127_30"/></StgValue>
</operation>

<operation id="765" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:473 %sext_ln127_67 = sext i16 %Weights_load_120

]]></Node>
<StgValue><ssdm name="sext_ln127_67"/></StgValue>
</operation>

<operation id="766" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:476 %sext_ln127_68 = sext i16 %OutPadConv4_load_31

]]></Node>
<StgValue><ssdm name="sext_ln127_68"/></StgValue>
</operation>

<operation id="767" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:477 %mul_ln127_31 = mul i24 %sext_ln127_68, i24 %sext_ln127_67

]]></Node>
<StgValue><ssdm name="mul_ln127_31"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="768" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:452 %add_ln127_85 = add i24 %shl_ln127_27, i24 %mul_ln127_29

]]></Node>
<StgValue><ssdm name="add_ln127_85"/></StgValue>
</operation>

<operation id="769" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:463 %mul_ln127_30 = mul i24 %sext_ln127_66, i24 %sext_ln127_65

]]></Node>
<StgValue><ssdm name="mul_ln127_30"/></StgValue>
</operation>

<operation id="770" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:464 %tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_85, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="771" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:465 %shl_ln127_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_115, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_28"/></StgValue>
</operation>

<operation id="772" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:466 %add_ln127_88 = add i24 %shl_ln127_28, i24 %mul_ln127_30

]]></Node>
<StgValue><ssdm name="add_ln127_88"/></StgValue>
</operation>

<operation id="773" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:477 %mul_ln127_31 = mul i24 %sext_ln127_68, i24 %sext_ln127_67

]]></Node>
<StgValue><ssdm name="mul_ln127_31"/></StgValue>
</operation>

<operation id="774" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:487 %sext_ln127_69 = sext i16 %Weights_load_121

]]></Node>
<StgValue><ssdm name="sext_ln127_69"/></StgValue>
</operation>

<operation id="775" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:490 %sext_ln127_70 = sext i16 %OutPadConv4_load_32

]]></Node>
<StgValue><ssdm name="sext_ln127_70"/></StgValue>
</operation>

<operation id="776" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:491 %mul_ln127_32 = mul i24 %sext_ln127_70, i24 %sext_ln127_69

]]></Node>
<StgValue><ssdm name="mul_ln127_32"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="777" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:466 %add_ln127_88 = add i24 %shl_ln127_28, i24 %mul_ln127_30

]]></Node>
<StgValue><ssdm name="add_ln127_88"/></StgValue>
</operation>

<operation id="778" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:477 %mul_ln127_31 = mul i24 %sext_ln127_68, i24 %sext_ln127_67

]]></Node>
<StgValue><ssdm name="mul_ln127_31"/></StgValue>
</operation>

<operation id="779" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:478 %tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_88, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="780" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:479 %shl_ln127_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_116, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_29"/></StgValue>
</operation>

<operation id="781" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:480 %add_ln127_91 = add i24 %shl_ln127_29, i24 %mul_ln127_31

]]></Node>
<StgValue><ssdm name="add_ln127_91"/></StgValue>
</operation>

<operation id="782" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:491 %mul_ln127_32 = mul i24 %sext_ln127_70, i24 %sext_ln127_69

]]></Node>
<StgValue><ssdm name="mul_ln127_32"/></StgValue>
</operation>

<operation id="783" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:501 %sext_ln127_71 = sext i16 %Weights_load_122

]]></Node>
<StgValue><ssdm name="sext_ln127_71"/></StgValue>
</operation>

<operation id="784" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:504 %sext_ln127_72 = sext i16 %OutPadConv4_load_33

]]></Node>
<StgValue><ssdm name="sext_ln127_72"/></StgValue>
</operation>

<operation id="785" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:505 %mul_ln127_33 = mul i24 %sext_ln127_72, i24 %sext_ln127_71

]]></Node>
<StgValue><ssdm name="mul_ln127_33"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="786" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:480 %add_ln127_91 = add i24 %shl_ln127_29, i24 %mul_ln127_31

]]></Node>
<StgValue><ssdm name="add_ln127_91"/></StgValue>
</operation>

<operation id="787" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:491 %mul_ln127_32 = mul i24 %sext_ln127_70, i24 %sext_ln127_69

]]></Node>
<StgValue><ssdm name="mul_ln127_32"/></StgValue>
</operation>

<operation id="788" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:492 %tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_91, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="789" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:493 %shl_ln127_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_117, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_30"/></StgValue>
</operation>

<operation id="790" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:494 %add_ln127_94 = add i24 %shl_ln127_30, i24 %mul_ln127_32

]]></Node>
<StgValue><ssdm name="add_ln127_94"/></StgValue>
</operation>

<operation id="791" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:505 %mul_ln127_33 = mul i24 %sext_ln127_72, i24 %sext_ln127_71

]]></Node>
<StgValue><ssdm name="mul_ln127_33"/></StgValue>
</operation>

<operation id="792" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:515 %sext_ln127_73 = sext i16 %Weights_load_123

]]></Node>
<StgValue><ssdm name="sext_ln127_73"/></StgValue>
</operation>

<operation id="793" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:518 %sext_ln127_74 = sext i16 %OutPadConv4_load_34

]]></Node>
<StgValue><ssdm name="sext_ln127_74"/></StgValue>
</operation>

<operation id="794" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:519 %mul_ln127_34 = mul i24 %sext_ln127_74, i24 %sext_ln127_73

]]></Node>
<StgValue><ssdm name="mul_ln127_34"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="795" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:494 %add_ln127_94 = add i24 %shl_ln127_30, i24 %mul_ln127_32

]]></Node>
<StgValue><ssdm name="add_ln127_94"/></StgValue>
</operation>

<operation id="796" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:505 %mul_ln127_33 = mul i24 %sext_ln127_72, i24 %sext_ln127_71

]]></Node>
<StgValue><ssdm name="mul_ln127_33"/></StgValue>
</operation>

<operation id="797" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:506 %tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_94, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="798" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:507 %shl_ln127_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_118, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_31"/></StgValue>
</operation>

<operation id="799" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:508 %add_ln127_97 = add i24 %shl_ln127_31, i24 %mul_ln127_33

]]></Node>
<StgValue><ssdm name="add_ln127_97"/></StgValue>
</operation>

<operation id="800" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:519 %mul_ln127_34 = mul i24 %sext_ln127_74, i24 %sext_ln127_73

]]></Node>
<StgValue><ssdm name="mul_ln127_34"/></StgValue>
</operation>

<operation id="801" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:529 %sext_ln127_75 = sext i16 %Weights_load_124

]]></Node>
<StgValue><ssdm name="sext_ln127_75"/></StgValue>
</operation>

<operation id="802" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:532 %sext_ln127_76 = sext i16 %OutPadConv4_load_35

]]></Node>
<StgValue><ssdm name="sext_ln127_76"/></StgValue>
</operation>

<operation id="803" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:533 %mul_ln127_35 = mul i24 %sext_ln127_76, i24 %sext_ln127_75

]]></Node>
<StgValue><ssdm name="mul_ln127_35"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="804" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:508 %add_ln127_97 = add i24 %shl_ln127_31, i24 %mul_ln127_33

]]></Node>
<StgValue><ssdm name="add_ln127_97"/></StgValue>
</operation>

<operation id="805" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:519 %mul_ln127_34 = mul i24 %sext_ln127_74, i24 %sext_ln127_73

]]></Node>
<StgValue><ssdm name="mul_ln127_34"/></StgValue>
</operation>

<operation id="806" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:520 %tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_97, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="807" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:521 %shl_ln127_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_119, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_32"/></StgValue>
</operation>

<operation id="808" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:522 %add_ln127_100 = add i24 %shl_ln127_32, i24 %mul_ln127_34

]]></Node>
<StgValue><ssdm name="add_ln127_100"/></StgValue>
</operation>

<operation id="809" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:533 %mul_ln127_35 = mul i24 %sext_ln127_76, i24 %sext_ln127_75

]]></Node>
<StgValue><ssdm name="mul_ln127_35"/></StgValue>
</operation>

<operation id="810" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:543 %sext_ln127_77 = sext i16 %Weights_load_125

]]></Node>
<StgValue><ssdm name="sext_ln127_77"/></StgValue>
</operation>

<operation id="811" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:546 %sext_ln127_78 = sext i16 %OutPadConv4_load_36

]]></Node>
<StgValue><ssdm name="sext_ln127_78"/></StgValue>
</operation>

<operation id="812" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:547 %mul_ln127_36 = mul i24 %sext_ln127_78, i24 %sext_ln127_77

]]></Node>
<StgValue><ssdm name="mul_ln127_36"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="813" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:522 %add_ln127_100 = add i24 %shl_ln127_32, i24 %mul_ln127_34

]]></Node>
<StgValue><ssdm name="add_ln127_100"/></StgValue>
</operation>

<operation id="814" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:533 %mul_ln127_35 = mul i24 %sext_ln127_76, i24 %sext_ln127_75

]]></Node>
<StgValue><ssdm name="mul_ln127_35"/></StgValue>
</operation>

<operation id="815" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:534 %tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_100, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="816" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:535 %shl_ln127_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_120, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_33"/></StgValue>
</operation>

<operation id="817" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:536 %add_ln127_103 = add i24 %shl_ln127_33, i24 %mul_ln127_35

]]></Node>
<StgValue><ssdm name="add_ln127_103"/></StgValue>
</operation>

<operation id="818" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:547 %mul_ln127_36 = mul i24 %sext_ln127_78, i24 %sext_ln127_77

]]></Node>
<StgValue><ssdm name="mul_ln127_36"/></StgValue>
</operation>

<operation id="819" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:557 %sext_ln127_79 = sext i16 %Weights_load_126

]]></Node>
<StgValue><ssdm name="sext_ln127_79"/></StgValue>
</operation>

<operation id="820" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:560 %sext_ln127_80 = sext i16 %OutPadConv4_load_37

]]></Node>
<StgValue><ssdm name="sext_ln127_80"/></StgValue>
</operation>

<operation id="821" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:561 %mul_ln127_37 = mul i24 %sext_ln127_80, i24 %sext_ln127_79

]]></Node>
<StgValue><ssdm name="mul_ln127_37"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="822" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:536 %add_ln127_103 = add i24 %shl_ln127_33, i24 %mul_ln127_35

]]></Node>
<StgValue><ssdm name="add_ln127_103"/></StgValue>
</operation>

<operation id="823" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:547 %mul_ln127_36 = mul i24 %sext_ln127_78, i24 %sext_ln127_77

]]></Node>
<StgValue><ssdm name="mul_ln127_36"/></StgValue>
</operation>

<operation id="824" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:548 %tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_103, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="825" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:549 %shl_ln127_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_121, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_34"/></StgValue>
</operation>

<operation id="826" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:550 %add_ln127_106 = add i24 %shl_ln127_34, i24 %mul_ln127_36

]]></Node>
<StgValue><ssdm name="add_ln127_106"/></StgValue>
</operation>

<operation id="827" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:561 %mul_ln127_37 = mul i24 %sext_ln127_80, i24 %sext_ln127_79

]]></Node>
<StgValue><ssdm name="mul_ln127_37"/></StgValue>
</operation>

<operation id="828" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:571 %sext_ln127_81 = sext i16 %Weights_load_127

]]></Node>
<StgValue><ssdm name="sext_ln127_81"/></StgValue>
</operation>

<operation id="829" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:574 %sext_ln127_82 = sext i16 %OutPadConv4_load_38

]]></Node>
<StgValue><ssdm name="sext_ln127_82"/></StgValue>
</operation>

<operation id="830" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:575 %mul_ln127_38 = mul i24 %sext_ln127_82, i24 %sext_ln127_81

]]></Node>
<StgValue><ssdm name="mul_ln127_38"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="831" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:550 %add_ln127_106 = add i24 %shl_ln127_34, i24 %mul_ln127_36

]]></Node>
<StgValue><ssdm name="add_ln127_106"/></StgValue>
</operation>

<operation id="832" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:561 %mul_ln127_37 = mul i24 %sext_ln127_80, i24 %sext_ln127_79

]]></Node>
<StgValue><ssdm name="mul_ln127_37"/></StgValue>
</operation>

<operation id="833" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:562 %tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_106, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="834" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:563 %shl_ln127_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_122, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_35"/></StgValue>
</operation>

<operation id="835" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:564 %add_ln127_109 = add i24 %shl_ln127_35, i24 %mul_ln127_37

]]></Node>
<StgValue><ssdm name="add_ln127_109"/></StgValue>
</operation>

<operation id="836" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:575 %mul_ln127_38 = mul i24 %sext_ln127_82, i24 %sext_ln127_81

]]></Node>
<StgValue><ssdm name="mul_ln127_38"/></StgValue>
</operation>

<operation id="837" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:585 %sext_ln127_83 = sext i16 %Weights_load_128

]]></Node>
<StgValue><ssdm name="sext_ln127_83"/></StgValue>
</operation>

<operation id="838" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i277:588 %sext_ln127_84 = sext i16 %OutPadConv4_load_39

]]></Node>
<StgValue><ssdm name="sext_ln127_84"/></StgValue>
</operation>

<operation id="839" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:589 %mul_ln127_39 = mul i24 %sext_ln127_84, i24 %sext_ln127_83

]]></Node>
<StgValue><ssdm name="mul_ln127_39"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="840" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:564 %add_ln127_109 = add i24 %shl_ln127_35, i24 %mul_ln127_37

]]></Node>
<StgValue><ssdm name="add_ln127_109"/></StgValue>
</operation>

<operation id="841" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:575 %mul_ln127_38 = mul i24 %sext_ln127_82, i24 %sext_ln127_81

]]></Node>
<StgValue><ssdm name="mul_ln127_38"/></StgValue>
</operation>

<operation id="842" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:576 %tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_109, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="843" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:577 %shl_ln127_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_123, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_36"/></StgValue>
</operation>

<operation id="844" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:578 %add_ln127_112 = add i24 %shl_ln127_36, i24 %mul_ln127_38

]]></Node>
<StgValue><ssdm name="add_ln127_112"/></StgValue>
</operation>

<operation id="845" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:589 %mul_ln127_39 = mul i24 %sext_ln127_84, i24 %sext_ln127_83

]]></Node>
<StgValue><ssdm name="mul_ln127_39"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="846" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:578 %add_ln127_112 = add i24 %shl_ln127_36, i24 %mul_ln127_38

]]></Node>
<StgValue><ssdm name="add_ln127_112"/></StgValue>
</operation>

<operation id="847" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:589 %mul_ln127_39 = mul i24 %sext_ln127_84, i24 %sext_ln127_83

]]></Node>
<StgValue><ssdm name="mul_ln127_39"/></StgValue>
</operation>

<operation id="848" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:590 %tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_112, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="849" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i277:591 %shl_ln127_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_124, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_37"/></StgValue>
</operation>

<operation id="850" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:592 %add_ln127_115 = add i24 %shl_ln127_37, i24 %mul_ln127_39

]]></Node>
<StgValue><ssdm name="add_ln127_115"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="851" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45.i277:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_119_1_loop_for_ap_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="852" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45.i277:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="853" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i277:20 %conv_i_i13_i93_i232 = sext i16 %Weights_load_89

]]></Node>
<StgValue><ssdm name="conv_i_i13_i93_i232"/></StgValue>
</operation>

<operation id="854" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45.i277:29 %specpipeline_ln121 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln121"/></StgValue>
</operation>

<operation id="855" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i277:592 %add_ln127_115 = add i24 %shl_ln127_37, i24 %mul_ln127_39

]]></Node>
<StgValue><ssdm name="add_ln127_115"/></StgValue>
</operation>

<operation id="856" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i277:593 %s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_115, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="857" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i277:594 %sext_ln129 = sext i16 %s

]]></Node>
<StgValue><ssdm name="sext_ln129"/></StgValue>
</operation>

<operation id="858" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i277:595 %add_ln129 = add i17 %sext_ln129, i17 %conv_i_i13_i93_i232

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="859" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc45.i277:596 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln129, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="860" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i277:600 %zext_ln129_1 = zext i11 %add_ln129_1

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="861" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i277:601 %OutConv4_addr = getelementptr i16 %OutConv4, i64 0, i64 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="OutConv4_addr"/></StgValue>
</operation>

<operation id="862" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45.i277:602 %add_ln129_2 = add i16 %Weights_load_89, i16 %s

]]></Node>
<StgValue><ssdm name="add_ln129_2"/></StgValue>
</operation>

<operation id="863" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc45.i277:603 %select_ln129 = select i1 %tmp, i16 0, i16 %add_ln129_2

]]></Node>
<StgValue><ssdm name="select_ln129"/></StgValue>
</operation>

<operation id="864" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc45.i277:604 %store_ln129 = store i16 %select_ln129, i11 %OutConv4_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="865" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
for.inc45.i277:608 %br_ln121 = br void %for.body4.i235

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
