<!--
GitHub Profile README
Repository name must be exactly your GitHub username.
-->

<h2 align="center">Hi there, I'm <YOUR_NAME> ğŸ‘‹</h2>

<p align="center">
  <i>Undergraduate @ Sichuan University (Class of 2021) Â· MSc Candidate @ Peking University (Class of 2025)</i><br/>
  <i>Transitioning into Software Engineering Â· Interested in LLM Agents & Digital Circuit Design</i>
</p>

<p align="center">
  <a href="mailto:1244883769@qq.com"><img src="https://img.shields.io/badge/Email-1244883769%40qq.com-blue?style=flat-square&logo=gmail&logoColor=white" /></a>
  <img src="https://img.shields.io/badge/Status-Coding%20Transition-orange?style=flat-square" />
  <img src="https://img.shields.io/badge/Focus-LLM%20Agents%20%26%20Digital%20Design-green?style=flat-square" />
</p>

---

### About Me

- ğŸ“ **B.Eng.** @ **Sichuan University** (Class of **2021**)  
- ğŸ“ **MSc** @ **Peking University** (Class of **2025**)  
- ğŸ” Currently **transitioning into software engineering** (coding-focused)  
- ğŸ”¬ Research interests: **LLM Agents**, **Digital Circuit Design**  
- ğŸ“« Contact: **1244883769@qq.com**

---

### What I'm Working On

- ğŸ¤– Building / exploring **LLM Agent systems** (planning, tool-use, memory, evaluation)
- ğŸ§  Reading & implementing papers related to **agent frameworks** and **reasoning**
- âš¡ Practicing foundations for SWE: **DSA**, **Python/CPP**, and engineering workflows
- ğŸ”§ Digital design topics: **RTL**, **Verilog/SystemVerilog**, **timing**, and **verification**

---

### Tech Stack (in progress)

**Languages**
- Python Â· C/C++ Â· Verilog/SystemVerilog *(learning/using)*

**Tools**
- Git Â· Linux Â· Docker *(learning/using)*
- VS Code Â· Jupyter

**Interests**
- LLM Agent Architectures Â· Tool-augmented LLMs Â· Digital IC Design

---
