INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sim_1/new/lab6_SMtestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_SMtestbench
