==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'LURAM-Test/TEST_REF.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.215 ; gain = 45.508
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 101.254 ; gain = 45.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)6, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)6, (ap_o_mode)0, 0>::ap_fixed_base<26, 10, true, (ap_q_mode)6, (ap_o_mode)0, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)6, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)6, (ap_o_mode)0, 0>::ap_fixed_base<26, 10, true, (ap_q_mode)6, (ap_o_mode)0, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 10, true, (ap_q_mode)6, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<26, 10, true, (ap_q_mode)6, (ap_o_mode)0, 0>::ap_fixed_base<34, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 10, true, (ap_q_mode)6, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<26, 10, true, (ap_q_mode)6, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 10, true, (ap_q_mode)6, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<26, 10, true, (ap_q_mode)6, (ap_o_mode)0, 0>::ap_fixed_base<27, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 10, true, (ap_q_mode)6, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<26, 10, true, (ap_q_mode)6, (ap_o_mode)0, 0>::ap_fixed_base<34, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 115.750 ; gain = 60.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 125.309 ; gain = 69.602
INFO: [XFORM 203-1101] Packing variable 'output_dma_O.V.data' (LURAM-Test/TEST_REF.cpp:176) into a 52-bit variable.
INFO: [XFORM 203-1101] Packing variable 'input_dma_I.V.data' (LURAM-Test/TEST_REF.cpp:174) into a 52-bit variable.
INFO: [XFORM 203-1101] Packing variable 'input_dma_W.V.data' (LURAM-Test/TEST_REF.cpp:173) into a 52-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (LURAM-Test/TEST_REF.cpp:74) in function 'FIRE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (LURAM-Test/TEST_REF.cpp:128) in function 'OFM_STORE' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (LURAM-Test/TEST_REF.cpp:78) in function 'FIRE' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (LURAM-Test/TEST_REF.cpp:79) in function 'FIRE' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (LURAM-Test/TEST_REF.cpp:131) in function 'OFM_STORE' completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1_DB.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'IFM.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'IFM_DB.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OFM.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OFM_DB.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1.V.0'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1.V.6'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1.V.7'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1_DB.V.0'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1_DB.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1_DB.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1_DB.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1_DB.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1_DB.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1_DB.V.6'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WEIGHT1_DB.V.7'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LURAM-Test/TEST_REF.cpp:74:45) to (LURAM-Test/TEST_REF.cpp:74:38) in function 'FIRE'... converting 449 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LURAM-Test/TEST_REF.cpp:112:31) to (LURAM-Test/TEST_REF.cpp:112:26) in function 'OFM_STORE'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LURAM-Test/TEST_REF.cpp:14:30) to (LURAM-Test/TEST_REF.cpp:20:6) in function 'LOAD_WEIGHT_DMA'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LURAM-Test/TEST_REF.cpp:23:7) to (LURAM-Test/TEST_REF.cpp:23:7) in function 'LOAD_WEIGHT_DMA'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 185.211 ; gain = 129.504
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (LURAM-Test/TEST_REF.cpp:110:14) in function 'OFM_STORE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LURAM-Test/TEST_REF.cpp:109:13) in function 'OFM_STORE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (LURAM-Test/TEST_REF.cpp:126:13) in function 'OFM_STORE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (LURAM-Test/TEST_REF.cpp:12:15) in function 'LOAD_WEIGHT_DMA'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (LURAM-Test/TEST_REF.cpp:11:14) in function 'LOAD_WEIGHT_DMA'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LURAM-Test/TEST_REF.cpp:10:13) in function 'LOAD_WEIGHT_DMA'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (LURAM-Test/TEST_REF.cpp:38:14) in function 'LOAD_IFM'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LURAM-Test/TEST_REF.cpp:37:13) in function 'LOAD_IFM'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (LURAM-Test/TEST_REF.cpp:72:17) in function 'FIRE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (LURAM-Test/TEST_REF.cpp:70:13) in function 'FIRE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LURAM-Test/TEST_REF.cpp:68:13) in function 'FIRE'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'OFM[2].V' (LURAM-Test/TEST_REF.cpp:95).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'OFM[3].V' (LURAM-Test/TEST_REF.cpp:95).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'OFM[1].V' (LURAM-Test/TEST_REF.cpp:95).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'OFM[0].V' (LURAM-Test/TEST_REF.cpp:95).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'OFM[6].V' (LURAM-Test/TEST_REF.cpp:95).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'OFM[7].V' (LURAM-Test/TEST_REF.cpp:95).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'OFM[4].V' (LURAM-Test/TEST_REF.cpp:95).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'OFM[5].V' (LURAM-Test/TEST_REF.cpp:95).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[2][2].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[1][6].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[0][1].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[0][4].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[1][4].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[0][3].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[2][1].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[2][3].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[0][2].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[0][6].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[1][0].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[1][1].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[0][5].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[1][2].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[0][0].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[1][3].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[1][5].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[2][0].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[6][5].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[5][1].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[7][1].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[4][4].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[3][3].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[5][3].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[4][2].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[6][4].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[4][3].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[6][1].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[3][0].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[3][6].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[6][3].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[2][4].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[2][6].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[4][5].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[7][6].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[3][2].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[5][4].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[7][3].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[7][5].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[3][1].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[5][5].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[4][1].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[7][2].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[2][5].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[4][0].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[3][4].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[5][6].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[6][6].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[7][4].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[6][2].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[5][2].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[7][0].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[4][6].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[5][0].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[6][0].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'WEIGHT1[3][5].V' (LURAM-Test/TEST_REF.cpp:5).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'IFM[6].V' (LURAM-Test/TEST_REF.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'IFM[4].V' (LURAM-Test/TEST_REF.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'IFM[5].V' (LURAM-Test/TEST_REF.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'IFM[1].V' (LURAM-Test/TEST_REF.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'IFM[3].V' (LURAM-Test/TEST_REF.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'IFM[2].V' (LURAM-Test/TEST_REF.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'IFM[0].V' (LURAM-Test/TEST_REF.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OFM[6].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OFM[7].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OFM[4].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OFM[2].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OFM[3].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OFM[5].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OFM[1].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OFM[0].V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 233.195 ; gain = 177.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOAD_WEIGHT_DMA'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.995 seconds; current allocated memory: 179.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 180.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOAD_IFM'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 180.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 181.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIRE4'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.465 seconds; current allocated memory: 188.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.905 seconds; current allocated memory: 196.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Load_Fire'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.682 seconds; current allocated memory: 199.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 201.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OFM_STORE'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.642 seconds; current allocated memory: 203.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 204.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 204.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.932 seconds; current allocated memory: 207.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOAD_WEIGHT_DMA'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_5ns_8s_8ns_8_1_1' to 'top_mac_muladd_5nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_5nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOAD_WEIGHT_DMA'.
INFO: [HLS 200-111]  Elapsed time: 1.717 seconds; current allocated memory: 210.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOAD_IFM'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_5ns_9s_9ns_9_1_1' to 'top_mac_muladd_5ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_5ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOAD_IFM'.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 212.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIRE4'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_8s_26s_34_1_1' to 'top_mul_mul_8s_26dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_5nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_5ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_8s_26dEe': 56 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIRE4'.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 228.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Load_Fire'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_0_0' to 'Load_Fire_WEIGHT1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_0_1' to 'Load_Fire_WEIGHT1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_0_2' to 'Load_Fire_WEIGHT1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_0_3' to 'Load_Fire_WEIGHT1hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_0_4' to 'Load_Fire_WEIGHT1ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_0_5' to 'Load_Fire_WEIGHT1jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_0_6' to 'Load_Fire_WEIGHT1kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_1_0' to 'Load_Fire_WEIGHT1lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_1_1' to 'Load_Fire_WEIGHT1mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_1_2' to 'Load_Fire_WEIGHT1ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_1_3' to 'Load_Fire_WEIGHT1ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_1_4' to 'Load_Fire_WEIGHT1pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_1_5' to 'Load_Fire_WEIGHT1qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_1_6' to 'Load_Fire_WEIGHT1rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_2_0' to 'Load_Fire_WEIGHT1sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_2_1' to 'Load_Fire_WEIGHT1tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_2_2' to 'Load_Fire_WEIGHT1udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_2_3' to 'Load_Fire_WEIGHT1vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_2_4' to 'Load_Fire_WEIGHT1wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_2_5' to 'Load_Fire_WEIGHT1xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_2_6' to 'Load_Fire_WEIGHT1yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_3_0' to 'Load_Fire_WEIGHT1zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_3_1' to 'Load_Fire_WEIGHT1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_3_2' to 'Load_Fire_WEIGHT1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_3_3' to 'Load_Fire_WEIGHT1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_3_4' to 'Load_Fire_WEIGHT1DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_3_5' to 'Load_Fire_WEIGHT1Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_3_6' to 'Load_Fire_WEIGHT1Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_4_0' to 'Load_Fire_WEIGHT1Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_4_1' to 'Load_Fire_WEIGHT1Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_4_2' to 'Load_Fire_WEIGHT1IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_4_3' to 'Load_Fire_WEIGHT1JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_4_4' to 'Load_Fire_WEIGHT1KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_4_5' to 'Load_Fire_WEIGHT1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_4_6' to 'Load_Fire_WEIGHT1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_5_0' to 'Load_Fire_WEIGHT1Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_5_1' to 'Load_Fire_WEIGHT1OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_5_2' to 'Load_Fire_WEIGHT1PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_5_3' to 'Load_Fire_WEIGHT1QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_5_4' to 'Load_Fire_WEIGHT1Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_5_5' to 'Load_Fire_WEIGHT1Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_5_6' to 'Load_Fire_WEIGHT1Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_6_0' to 'Load_Fire_WEIGHT1UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_6_1' to 'Load_Fire_WEIGHT1VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_6_2' to 'Load_Fire_WEIGHT1WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_6_3' to 'Load_Fire_WEIGHT1Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_6_4' to 'Load_Fire_WEIGHT1Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_6_5' to 'Load_Fire_WEIGHT1Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_6_6' to 'Load_Fire_WEIGHT10iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_7_0' to 'Load_Fire_WEIGHT11iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_7_1' to 'Load_Fire_WEIGHT12iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_7_2' to 'Load_Fire_WEIGHT13i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_7_3' to 'Load_Fire_WEIGHT14jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_7_4' to 'Load_Fire_WEIGHT15jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_7_5' to 'Load_Fire_WEIGHT16jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_V_7_6' to 'Load_Fire_WEIGHT17jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_0_0' to 'Load_Fire_WEIGHT18jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_0_1' to 'Load_Fire_WEIGHT19j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_0_2' to 'Load_Fire_WEIGHT1bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_0_3' to 'Load_Fire_WEIGHT1bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_0_4' to 'Load_Fire_WEIGHT1bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_0_5' to 'Load_Fire_WEIGHT1bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_0_6' to 'Load_Fire_WEIGHT1bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_1_0' to 'Load_Fire_WEIGHT1bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_1_1' to 'Load_Fire_WEIGHT1bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_1_2' to 'Load_Fire_WEIGHT1bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_1_3' to 'Load_Fire_WEIGHT1bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_1_4' to 'Load_Fire_WEIGHT1bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_1_5' to 'Load_Fire_WEIGHT1bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_1_6' to 'Load_Fire_WEIGHT1bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_2_0' to 'Load_Fire_WEIGHT1bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_2_1' to 'Load_Fire_WEIGHT1bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_2_2' to 'Load_Fire_WEIGHT1bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_2_3' to 'Load_Fire_WEIGHT1bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_2_4' to 'Load_Fire_WEIGHT1bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_2_5' to 'Load_Fire_WEIGHT1brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_2_6' to 'Load_Fire_WEIGHT1bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_3_0' to 'Load_Fire_WEIGHT1btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_3_1' to 'Load_Fire_WEIGHT1bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_3_2' to 'Load_Fire_WEIGHT1bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_3_3' to 'Load_Fire_WEIGHT1bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_3_4' to 'Load_Fire_WEIGHT1bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_3_5' to 'Load_Fire_WEIGHT1byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_3_6' to 'Load_Fire_WEIGHT1bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_4_0' to 'Load_Fire_WEIGHT1bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_4_1' to 'Load_Fire_WEIGHT1bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_4_2' to 'Load_Fire_WEIGHT1bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_4_3' to 'Load_Fire_WEIGHT1bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_4_4' to 'Load_Fire_WEIGHT1bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_4_5' to 'Load_Fire_WEIGHT1bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_4_6' to 'Load_Fire_WEIGHT1bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_5_0' to 'Load_Fire_WEIGHT1bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_5_1' to 'Load_Fire_WEIGHT1bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_5_2' to 'Load_Fire_WEIGHT1bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_5_3' to 'Load_Fire_WEIGHT1bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_5_4' to 'Load_Fire_WEIGHT1bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_5_5' to 'Load_Fire_WEIGHT1bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_5_6' to 'Load_Fire_WEIGHT1bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_6_0' to 'Load_Fire_WEIGHT1bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_6_1' to 'Load_Fire_WEIGHT1bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_6_2' to 'Load_Fire_WEIGHT1bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_6_3' to 'Load_Fire_WEIGHT1bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_6_4' to 'Load_Fire_WEIGHT1bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_6_5' to 'Load_Fire_WEIGHT1bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_6_6' to 'Load_Fire_WEIGHT1bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_7_0' to 'Load_Fire_WEIGHT1bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_7_1' to 'Load_Fire_WEIGHT1bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_7_2' to 'Load_Fire_WEIGHT1bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_7_3' to 'Load_Fire_WEIGHT1bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_7_4' to 'Load_Fire_WEIGHT1bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_7_5' to 'Load_Fire_WEIGHT1b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_WEIGHT1_DB_V_7_6' to 'Load_Fire_WEIGHT1b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_IFM_DB_V_0' to 'Load_Fire_IFM_DB_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_IFM_DB_V_1' to 'Load_Fire_IFM_DB_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_IFM_DB_V_2' to 'Load_Fire_IFM_DB_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_IFM_DB_V_3' to 'Load_Fire_IFM_DB_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_IFM_DB_V_4' to 'Load_Fire_IFM_DB_b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_IFM_DB_V_5' to 'Load_Fire_IFM_DB_b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Load_Fire_IFM_DB_V_6' to 'Load_Fire_IFM_DB_b8t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Load_Fire'.
INFO: [HLS 200-111]  Elapsed time: 10.294 seconds; current allocated memory: 241.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OFM_STORE'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_5ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'OFM_STORE'.
INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 245.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_dma_W_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_dma_W_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_dma_I_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_dma_I_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_dma_B_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_dma_B_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_dma_O_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_dma_O_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/custom_k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/custom_Tr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/custom_Tc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'row', 'col', 'flag', 'num', 'N', 'custom_k', 'custom_Tr' and 'custom_Tc' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.981 seconds; current allocated memory: 248.904 MB.
INFO: [RTMG 210-278] Implementing memory 'Load_Fire_WEIGHT1eOg_ram (RAM_1P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Load_Fire_IFM_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_OFM_V_0_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_BIAS_DB_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 367.363 ; gain = 311.656
INFO: [SYSC 207-301] Generating SystemC RTL for top.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 69.061 seconds; peak allocated memory: 248.904 MB.
