#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d7cb24b5120 .scope module, "SoC_tb" "SoC_tb" 2 1;
 .timescale 0 0;
v0x5d7cb24ea020_0 .var "HCLK", 0 0;
v0x5d7cb24ea0c0_0 .var "HRESETn", 0 0;
S_0x5d7cb249f5d0 .scope module, "MUV" "SoC" 2 26, 3 1 0, S_0x5d7cb24b5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
v0x5d7cb24e8f80_0 .net "HADDR", 31 0, v0x5d7cb247e9f0_0;  1 drivers
v0x5d7cb24e9060_0 .net "HCLK", 0 0, v0x5d7cb24ea020_0;  1 drivers
v0x5d7cb24e9120_0 .net "HRDATA", 31 0, L_0x5d7cb24fd560;  1 drivers
v0x5d7cb24e91c0_0 .net "HREADY", 0 0, L_0x5d7cb24fce00;  1 drivers
v0x5d7cb24e9260_0 .net "HRESETn", 0 0, v0x5d7cb24ea0c0_0;  1 drivers
v0x5d7cb24e9300_0 .net "HSIZE", 2 0, v0x5d7cb24e2d00_0;  1 drivers
v0x5d7cb24e93a0_0 .net "HTRANS", 1 0, v0x5d7cb24e2de0_0;  1 drivers
v0x5d7cb24e9460_0 .net "HWDATA", 31 0, v0x5d7cb24e2ec0_0;  1 drivers
v0x5d7cb24e9520_0 .net "HWRITE", 0 0, v0x5d7cb24e2fa0_0;  1 drivers
v0x5d7cb24e96e0_0 .net "P0_HRDATA", 31 0, v0x5d7cb24e37c0_0;  1 drivers
L_0x770b454d0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d7cb24e97a0_0 .net "P0_HREADYOUT", 0 0, L_0x770b454d0018;  1 drivers
v0x5d7cb24e9840_0 .net "P0_HSEL", 0 0, L_0x5d7cb24fc690;  1 drivers
v0x5d7cb24e98e0_0 .net "S0_HRDATA", 0 0, L_0x5d7cb24fc1c0;  1 drivers
L_0x770b454d0060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d7cb24e99a0_0 .net "S0_HREADYOUT", 0 0, L_0x770b454d0060;  1 drivers
v0x5d7cb24e9a40_0 .net "S0_HSEL", 0 0, L_0x5d7cb24fc500;  1 drivers
L_0x770b454d0138 .functor BUFT 1, C4<10101011110011011110111100000010>, C4<0>, C4<0>, C4<0>;
v0x5d7cb24e9ae0_0 .net "S1_HRDATA", 31 0, L_0x770b454d0138;  1 drivers
L_0x770b454d00f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d7cb24e9bf0_0 .net "S1_HREADYOUT", 0 0, L_0x770b454d00f0;  1 drivers
v0x5d7cb24e9df0_0 .net "S1_HSEL", 0 0, L_0x5d7cb24fc5a0;  1 drivers
L_0x770b454d0210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d7cb24e9ee0_0 .net *"_ivl_5", 30 0, L_0x770b454d0210;  1 drivers
L_0x770b454d00a8 .functor BUFT 1, C4<10101011110011011110111100000001>, C4<0>, C4<0>, C4<0>;
L_0x5d7cb24fc1c0 .part L_0x770b454d00a8, 0, 1;
L_0x5d7cb24fd650 .concat [ 1 31 0 0], L_0x5d7cb24fc1c0, L_0x770b454d0210;
S_0x5d7cb249f760 .scope module, "M" "ahbl_master" 3 18, 4 1 0, S_0x5d7cb249f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /OUTPUT 32 "HADDR";
    .port_info 3 /OUTPUT 2 "HTRANS";
    .port_info 4 /OUTPUT 3 "HSIZE";
    .port_info 5 /OUTPUT 1 "HWRITE";
    .port_info 6 /OUTPUT 32 "HWDATA";
    .port_info 7 /INPUT 1 "HREADY";
    .port_info 8 /INPUT 32 "HRDATA";
v0x5d7cb247e9f0_0 .var "HADDR", 31 0;
v0x5d7cb247ed20_0 .net "HCLK", 0 0, v0x5d7cb24ea020_0;  alias, 1 drivers
v0x5d7cb24e2a70_0 .net "HRDATA", 31 0, L_0x5d7cb24fd560;  alias, 1 drivers
v0x5d7cb24e2b30_0 .net "HREADY", 0 0, L_0x5d7cb24fce00;  alias, 1 drivers
v0x5d7cb24e2bf0_0 .net "HRESETn", 0 0, v0x5d7cb24ea0c0_0;  alias, 1 drivers
v0x5d7cb24e2d00_0 .var "HSIZE", 2 0;
v0x5d7cb24e2de0_0 .var "HTRANS", 1 0;
v0x5d7cb24e2ec0_0 .var "HWDATA", 31 0;
v0x5d7cb24e2fa0_0 .var "HWRITE", 0 0;
E_0x5d7cb2482470 .event posedge, v0x5d7cb24e2bf0_0;
S_0x5d7cb24a83c0 .scope task, "ahbl_read" "ahbl_read" 4 13, 4 13 0, S_0x5d7cb249f760;
 .timescale 0 0;
v0x5d7cb24b3ff0_0 .var "addr", 31 0;
v0x5d7cb24ae8d0_0 .var "size", 2 0;
E_0x5d7cb2481fa0 .event negedge, v0x5d7cb247ed20_0;
E_0x5d7cb246bab0 .event edge, v0x5d7cb24e2b30_0;
E_0x5d7cb24c8db0 .event posedge, v0x5d7cb247ed20_0;
TD_SoC_tb.MUV.M.ahbl_read ;
T_0.0 ;
    %load/vec4 v0x5d7cb24e2b30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5d7cb246bab0;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x5d7cb24c8db0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d7cb24e2de0_0, 0, 2;
    %load/vec4 v0x5d7cb24b3ff0_0;
    %store/vec4 v0x5d7cb247e9f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7cb24e2fa0_0, 0, 1;
    %load/vec4 v0x5d7cb24ae8d0_0;
    %store/vec4 v0x5d7cb24e2d00_0, 0, 3;
    %wait E_0x5d7cb24c8db0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d7cb24e2de0_0, 0, 2;
    %delay 5, 0;
T_0.2 ;
    %load/vec4 v0x5d7cb24e2b30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0x5d7cb246bab0;
    %jmp T_0.2;
T_0.3 ;
    %wait E_0x5d7cb2481fa0;
    %load/vec4 v0x5d7cb24ae8d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %delay 1, 0;
    %load/vec4 v0x5d7cb24e2a70_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %vpi_call 4 31 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v0x5d7cb24b3ff0_0 {1 0 0};
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5d7cb24ae8d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %delay 1, 0;
    %load/vec4 v0x5d7cb24e2a70_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %vpi_call 4 33 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v0x5d7cb24b3ff0_0 {1 0 0};
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5d7cb24ae8d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %delay 1, 0;
    %vpi_call 4 35 "$display", "Read 0x%8x from 0x%8x", v0x5d7cb24e2a70_0, v0x5d7cb24b3ff0_0 {0 0 0};
T_0.8 ;
T_0.7 ;
T_0.5 ;
    %end;
S_0x5d7cb24e2750 .scope task, "ahbl_w_write" "ahbl_w_write" 4 40, 4 40 0, S_0x5d7cb249f760;
 .timescale 0 0;
v0x5d7cb24aec60_0 .var "addr", 31 0;
v0x5d7cb24af250_0 .var "data", 31 0;
v0x5d7cb24af7f0_0 .var "size", 2 0;
TD_SoC_tb.MUV.M.ahbl_w_write ;
T_1.10 ;
    %load/vec4 v0x5d7cb24e2b30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.11, 6;
    %wait E_0x5d7cb246bab0;
    %jmp T_1.10;
T_1.11 ;
    %wait E_0x5d7cb24c8db0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d7cb24e2de0_0, 0, 2;
    %load/vec4 v0x5d7cb24aec60_0;
    %store/vec4 v0x5d7cb247e9f0_0, 0, 32;
    %load/vec4 v0x5d7cb24af7f0_0;
    %store/vec4 v0x5d7cb24e2d00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d7cb24e2fa0_0, 0, 1;
    %wait E_0x5d7cb24c8db0;
    %load/vec4 v0x5d7cb24af250_0;
    %store/vec4 v0x5d7cb24e2ec0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d7cb24e2de0_0, 0, 2;
    %delay 2, 0;
T_1.12 ;
    %load/vec4 v0x5d7cb24e2b30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.13, 6;
    %wait E_0x5d7cb246bab0;
    %jmp T_1.12;
T_1.13 ;
    %end;
S_0x5d7cb24e3180 .scope module, "P0" "ahbl_peripheral" 3 31, 5 1 0, S_0x5d7cb249f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 1 "HWRITE";
    .port_info 6 /INPUT 1 "HSEL";
    .port_info 7 /INPUT 32 "HWDATA";
    .port_info 8 /OUTPUT 1 "HREADYOUT";
    .port_info 9 /OUTPUT 32 "HRDATA";
P_0x5d7cb24e3330 .param/l "ID" 0 5 1, C4<10101011110011011110111100000000>;
L_0x5d7cb24b28d0 .functor AND 1, L_0x5d7cb24ebdf0, v0x5d7cb24e3b60_0, C4<1>, C4<1>;
v0x5d7cb24e3580_0 .net "HADDR", 31 0, v0x5d7cb247e9f0_0;  alias, 1 drivers
v0x5d7cb24e3660_0 .var "HADDR_d", 31 0;
v0x5d7cb24e3720_0 .net "HCLK", 0 0, v0x5d7cb24ea020_0;  alias, 1 drivers
v0x5d7cb24e37c0_0 .var "HRDATA", 31 0;
v0x5d7cb24e3860_0 .net "HREADY", 0 0, L_0x5d7cb24fce00;  alias, 1 drivers
v0x5d7cb24e3950_0 .net "HREADYOUT", 0 0, L_0x770b454d0018;  alias, 1 drivers
v0x5d7cb24e39f0_0 .net "HRESETn", 0 0, v0x5d7cb24ea0c0_0;  alias, 1 drivers
v0x5d7cb24e3ac0_0 .net "HSEL", 0 0, L_0x5d7cb24fc690;  alias, 1 drivers
v0x5d7cb24e3b60_0 .var "HSEL_d", 0 0;
v0x5d7cb24e3c20_0 .net "HTRANS", 1 0, v0x5d7cb24e2de0_0;  alias, 1 drivers
v0x5d7cb24e3d10_0 .var "HTRANS_d", 1 0;
v0x5d7cb24e3dd0_0 .net "HWDATA", 31 0, v0x5d7cb24e2ec0_0;  alias, 1 drivers
v0x5d7cb24e3ec0_0 .net "HWRITE", 0 0, v0x5d7cb24e2fa0_0;  alias, 1 drivers
v0x5d7cb24e3f90_0 .var "HWRITE_d", 0 0;
v0x5d7cb24e4030_0 .net *"_ivl_1", 0 0, L_0x5d7cb24ebdf0;  1 drivers
v0x5d7cb24e40f0_0 .net "ahbl_we", 0 0, L_0x5d7cb24b28d0;  1 drivers
v0x5d7cb24e41b0 .array "registers", 0 2, 31 0;
E_0x5d7cb24c8ed0/0 .event negedge, v0x5d7cb24e2bf0_0;
E_0x5d7cb24c8ed0/1 .event posedge, v0x5d7cb247ed20_0;
E_0x5d7cb24c8ed0 .event/or E_0x5d7cb24c8ed0/0, E_0x5d7cb24c8ed0/1;
L_0x5d7cb24ebdf0 .part v0x5d7cb24e3d10_0, 1, 1;
S_0x5d7cb24e43b0 .scope module, "S" "ahbl_splitter_3" 3 76, 6 1 0, S_0x5d7cb249f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /OUTPUT 1 "HREADY";
    .port_info 5 /OUTPUT 32 "HRDATA";
    .port_info 6 /OUTPUT 1 "P0_HSEL";
    .port_info 7 /INPUT 32 "P0_HRDATA";
    .port_info 8 /INPUT 1 "P0_HREADYOUT";
    .port_info 9 /OUTPUT 1 "S0_HSEL";
    .port_info 10 /INPUT 32 "S0_HRDATA";
    .port_info 11 /INPUT 1 "S0_HREADYOUT";
    .port_info 12 /OUTPUT 1 "S1_HSEL";
    .port_info 13 /INPUT 32 "S1_HRDATA";
    .port_info 14 /INPUT 1 "S1_HREADYOUT";
P_0x5d7cb2449620 .param/l "P0" 0 6 3, C4<0100>;
P_0x5d7cb2449660 .param/l "S0" 0 6 1, C4<0000>;
P_0x5d7cb24496a0 .param/l "S1" 0 6 2, C4<0010>;
v0x5d7cb24e4890_0 .net "HADDR", 31 0, v0x5d7cb247e9f0_0;  alias, 1 drivers
v0x5d7cb24e49c0_0 .net "HCLK", 0 0, v0x5d7cb24ea020_0;  alias, 1 drivers
v0x5d7cb24e4ad0_0 .net "HRDATA", 31 0, L_0x5d7cb24fd560;  alias, 1 drivers
v0x5d7cb24e4b70_0 .net "HREADY", 0 0, L_0x5d7cb24fce00;  alias, 1 drivers
v0x5d7cb24e4c60_0 .net "HRESETn", 0 0, v0x5d7cb24ea0c0_0;  alias, 1 drivers
v0x5d7cb24e4da0_0 .net "HTRANS", 1 0, v0x5d7cb24e2de0_0;  alias, 1 drivers
v0x5d7cb24e4e90_0 .net "P0_HRDATA", 31 0, v0x5d7cb24e37c0_0;  alias, 1 drivers
v0x5d7cb24e4f30_0 .net "P0_HREADYOUT", 0 0, L_0x770b454d0018;  alias, 1 drivers
v0x5d7cb24e4fd0_0 .net "P0_HSEL", 0 0, L_0x5d7cb24fc690;  alias, 1 drivers
v0x5d7cb24e5070_0 .net "S0_HRDATA", 31 0, L_0x5d7cb24fd650;  1 drivers
v0x5d7cb24e5110_0 .net "S0_HREADYOUT", 0 0, L_0x770b454d0060;  alias, 1 drivers
v0x5d7cb24e51b0_0 .net "S0_HSEL", 0 0, L_0x5d7cb24fc500;  alias, 1 drivers
v0x5d7cb24e5270_0 .net "S1_HRDATA", 31 0, L_0x770b454d0138;  alias, 1 drivers
v0x5d7cb24e5350_0 .net "S1_HREADYOUT", 0 0, L_0x770b454d00f0;  alias, 1 drivers
v0x5d7cb24e5410_0 .net "S1_HSEL", 0 0, L_0x5d7cb24fc5a0;  alias, 1 drivers
v0x5d7cb24e54d0_0 .net *"_ivl_11", 0 0, L_0x5d7cb24fc950;  1 drivers
L_0x770b454d0180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d7cb24e55b0_0 .net/2u *"_ivl_12", 0 0, L_0x770b454d0180;  1 drivers
v0x5d7cb24e5690_0 .net *"_ivl_14", 0 0, L_0x5d7cb24fca30;  1 drivers
v0x5d7cb24e5770_0 .net *"_ivl_16", 0 0, L_0x5d7cb24fcc30;  1 drivers
v0x5d7cb24e5850_0 .net *"_ivl_21", 0 0, L_0x5d7cb24fcf80;  1 drivers
v0x5d7cb24e5930_0 .net *"_ivl_23", 0 0, L_0x5d7cb24fd110;  1 drivers
v0x5d7cb24e5a10_0 .net *"_ivl_25", 0 0, L_0x5d7cb24fd1b0;  1 drivers
L_0x770b454d01c8 .functor BUFT 1, C4<10111010110111011011111011101111>, C4<0>, C4<0>, C4<0>;
v0x5d7cb24e5af0_0 .net/2u *"_ivl_26", 31 0, L_0x770b454d01c8;  1 drivers
v0x5d7cb24e5bd0_0 .net *"_ivl_28", 31 0, L_0x5d7cb24fd2c0;  1 drivers
v0x5d7cb24e5cb0_0 .net *"_ivl_30", 31 0, L_0x5d7cb24fd360;  1 drivers
v0x5d7cb24e5d90_0 .net *"_ivl_7", 0 0, L_0x5d7cb24fc730;  1 drivers
v0x5d7cb24e5e70_0 .net *"_ivl_9", 0 0, L_0x5d7cb24fc830;  1 drivers
v0x5d7cb24e5f50_0 .var "sel", 2 0;
v0x5d7cb24e6030_0 .var "sel_d", 2 0;
E_0x5d7cb24e4830 .event edge, v0x5d7cb247e9f0_0;
L_0x5d7cb24fc500 .part v0x5d7cb24e5f50_0, 0, 1;
L_0x5d7cb24fc5a0 .part v0x5d7cb24e5f50_0, 1, 1;
L_0x5d7cb24fc690 .part v0x5d7cb24e5f50_0, 2, 1;
L_0x5d7cb24fc730 .part v0x5d7cb24e6030_0, 0, 1;
L_0x5d7cb24fc830 .part v0x5d7cb24e6030_0, 1, 1;
L_0x5d7cb24fc950 .part v0x5d7cb24e6030_0, 2, 1;
L_0x5d7cb24fca30 .functor MUXZ 1, L_0x770b454d0180, L_0x770b454d0018, L_0x5d7cb24fc950, C4<>;
L_0x5d7cb24fcc30 .functor MUXZ 1, L_0x5d7cb24fca30, L_0x770b454d00f0, L_0x5d7cb24fc830, C4<>;
L_0x5d7cb24fce00 .functor MUXZ 1, L_0x5d7cb24fcc30, L_0x770b454d0060, L_0x5d7cb24fc730, C4<>;
L_0x5d7cb24fcf80 .part v0x5d7cb24e6030_0, 0, 1;
L_0x5d7cb24fd110 .part v0x5d7cb24e6030_0, 1, 1;
L_0x5d7cb24fd1b0 .part v0x5d7cb24e6030_0, 2, 1;
L_0x5d7cb24fd2c0 .functor MUXZ 32, L_0x770b454d01c8, v0x5d7cb24e37c0_0, L_0x5d7cb24fd1b0, C4<>;
L_0x5d7cb24fd360 .functor MUXZ 32, L_0x5d7cb24fd2c0, L_0x770b454d0138, L_0x5d7cb24fd110, C4<>;
L_0x5d7cb24fd560 .functor MUXZ 32, L_0x5d7cb24fd360, L_0x5d7cb24fd650, L_0x5d7cb24fcf80, C4<>;
S_0x5d7cb24e62f0 .scope module, "S1" "ahbl_slave" 3 46, 7 1 0, S_0x5d7cb249f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 3 "HSIZE";
    .port_info 6 /INPUT 1 "HWRITE";
    .port_info 7 /INPUT 1 "HSEL";
    .port_info 8 /INPUT 32 "HWDATA";
    .port_info 9 /OUTPUT 1 "HREADYOUT";
    .port_info 10 /OUTPUT 32 "HRDATA";
P_0x5d7cb24e6480 .param/l "ID" 0 7 1, C4<10101011110011011110111100000001>;
L_0x5d7cb24ae780 .functor AND 1, L_0x5d7cb24ebf20, v0x5d7cb24e6c80_0, C4<1>, C4<1>;
L_0x5d7cb24aea80 .functor AND 1, L_0x5d7cb24ae780, v0x5d7cb24e7200_0, C4<1>, C4<1>;
v0x5d7cb24e6630_0 .net "HADDR", 31 0, v0x5d7cb247e9f0_0;  alias, 1 drivers
v0x5d7cb24e6710_0 .var "HADDR_d", 31 0;
v0x5d7cb24e67f0_0 .net "HCLK", 0 0, v0x5d7cb24ea020_0;  alias, 1 drivers
v0x5d7cb24e68c0_0 .net "HRDATA", 31 0, L_0x770b454d00a8;  1 drivers
v0x5d7cb24e6980_0 .net "HREADY", 0 0, L_0x5d7cb24fce00;  alias, 1 drivers
v0x5d7cb24e6a70_0 .net "HREADYOUT", 0 0, L_0x770b454d0060;  alias, 1 drivers
v0x5d7cb24e6b10_0 .net "HRESETn", 0 0, v0x5d7cb24ea0c0_0;  alias, 1 drivers
v0x5d7cb24e6bb0_0 .net "HSEL", 0 0, L_0x5d7cb24fc500;  alias, 1 drivers
v0x5d7cb24e6c80_0 .var "HSEL_d", 0 0;
v0x5d7cb24e6d20_0 .net "HSIZE", 2 0, v0x5d7cb24e2d00_0;  alias, 1 drivers
v0x5d7cb24e6df0_0 .var "HSIZE_d", 2 0;
v0x5d7cb24e6eb0_0 .net "HTRANS", 1 0, v0x5d7cb24e2de0_0;  alias, 1 drivers
v0x5d7cb24e6f70_0 .var "HTRANS_d", 1 0;
v0x5d7cb24e7050_0 .net "HWDATA", 31 0, v0x5d7cb24e2ec0_0;  alias, 1 drivers
v0x5d7cb24e7110_0 .net "HWRITE", 0 0, v0x5d7cb24e2fa0_0;  alias, 1 drivers
v0x5d7cb24e7200_0 .var "HWRITE_d", 0 0;
v0x5d7cb24e72c0_0 .net *"_ivl_1", 0 0, L_0x5d7cb24ebf20;  1 drivers
v0x5d7cb24e74b0_0 .net *"_ivl_2", 0 0, L_0x5d7cb24ae780;  1 drivers
v0x5d7cb24e7590_0 .net "ahbl_we", 0 0, L_0x5d7cb24aea80;  1 drivers
L_0x5d7cb24ebf20 .part v0x5d7cb24e6f70_0, 1, 1;
S_0x5d7cb24e7810 .scope module, "S2" "ahbl_slave" 3 61, 7 1 0, S_0x5d7cb249f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 3 "HSIZE";
    .port_info 6 /INPUT 1 "HWRITE";
    .port_info 7 /INPUT 1 "HSEL";
    .port_info 8 /INPUT 32 "HWDATA";
    .port_info 9 /OUTPUT 1 "HREADYOUT";
    .port_info 10 /OUTPUT 32 "HRDATA";
P_0x5d7cb24e7a40 .param/l "ID" 0 7 1, C4<10101011110011011110111100000010>;
L_0x5d7cb24af0f0 .functor AND 1, L_0x5d7cb24fc2e0, v0x5d7cb24e8350_0, C4<1>, C4<1>;
L_0x5d7cb24af670 .functor AND 1, L_0x5d7cb24af0f0, v0x5d7cb24e8970_0, C4<1>, C4<1>;
v0x5d7cb24e7bf0_0 .net "HADDR", 31 0, v0x5d7cb247e9f0_0;  alias, 1 drivers
v0x5d7cb24e7cd0_0 .var "HADDR_d", 31 0;
v0x5d7cb24e7db0_0 .net "HCLK", 0 0, v0x5d7cb24ea020_0;  alias, 1 drivers
v0x5d7cb24e7ee0_0 .net "HRDATA", 31 0, L_0x770b454d0138;  alias, 1 drivers
v0x5d7cb24e7f80_0 .net "HREADY", 0 0, L_0x5d7cb24fce00;  alias, 1 drivers
v0x5d7cb24e80b0_0 .net "HREADYOUT", 0 0, L_0x770b454d00f0;  alias, 1 drivers
v0x5d7cb24e8150_0 .net "HRESETn", 0 0, v0x5d7cb24ea0c0_0;  alias, 1 drivers
v0x5d7cb24e8280_0 .net "HSEL", 0 0, L_0x5d7cb24fc5a0;  alias, 1 drivers
v0x5d7cb24e8350_0 .var "HSEL_d", 0 0;
v0x5d7cb24e8480_0 .net "HSIZE", 2 0, v0x5d7cb24e2d00_0;  alias, 1 drivers
v0x5d7cb24e8520_0 .var "HSIZE_d", 2 0;
v0x5d7cb24e85e0_0 .net "HTRANS", 1 0, v0x5d7cb24e2de0_0;  alias, 1 drivers
v0x5d7cb24e8730_0 .var "HTRANS_d", 1 0;
v0x5d7cb24e8810_0 .net "HWDATA", 31 0, v0x5d7cb24e2ec0_0;  alias, 1 drivers
v0x5d7cb24e88d0_0 .net "HWRITE", 0 0, v0x5d7cb24e2fa0_0;  alias, 1 drivers
v0x5d7cb24e8970_0 .var "HWRITE_d", 0 0;
v0x5d7cb24e8a30_0 .net *"_ivl_1", 0 0, L_0x5d7cb24fc2e0;  1 drivers
v0x5d7cb24e8c20_0 .net *"_ivl_2", 0 0, L_0x5d7cb24af0f0;  1 drivers
v0x5d7cb24e8d00_0 .net "ahbl_we", 0 0, L_0x5d7cb24af670;  1 drivers
L_0x5d7cb24fc2e0 .part v0x5d7cb24e8730_0, 1, 1;
S_0x5d7cb24ba620 .scope module, "ahbl_master_tb" "ahbl_master_tb" 8 1;
 .timescale 0 0;
v0x5d7cb24eb780_0 .net "HADDR", 31 0, v0x5d7cb24eaeb0_0;  1 drivers
v0x5d7cb24eb860_0 .var "HCLK", 0 0;
v0x5d7cb24eb900_0 .var "HRDATA", 31 0;
v0x5d7cb24eb9a0_0 .var "HREADY", 0 0;
v0x5d7cb24eba40_0 .var "HRESETn", 0 0;
v0x5d7cb24ebae0_0 .net "HSIZE", 2 0, v0x5d7cb24eb300_0;  1 drivers
v0x5d7cb24ebb80_0 .net "HTRANS", 1 0, v0x5d7cb24eb3e0_0;  1 drivers
v0x5d7cb24ebc20_0 .net "HWDATA", 31 0, v0x5d7cb24eb4c0_0;  1 drivers
v0x5d7cb24ebcc0_0 .net "HWRITE", 0 0, v0x5d7cb24eb5a0_0;  1 drivers
S_0x5d7cb24ea180 .scope module, "MASTER" "ahbl_master" 8 38, 4 1 0, S_0x5d7cb24ba620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /OUTPUT 32 "HADDR";
    .port_info 3 /OUTPUT 2 "HTRANS";
    .port_info 4 /OUTPUT 3 "HSIZE";
    .port_info 5 /OUTPUT 1 "HWRITE";
    .port_info 6 /OUTPUT 32 "HWDATA";
    .port_info 7 /INPUT 1 "HREADY";
    .port_info 8 /INPUT 32 "HRDATA";
v0x5d7cb24eaeb0_0 .var "HADDR", 31 0;
v0x5d7cb24eafb0_0 .net "HCLK", 0 0, v0x5d7cb24eb860_0;  1 drivers
v0x5d7cb24eb070_0 .net "HRDATA", 31 0, v0x5d7cb24eb900_0;  1 drivers
v0x5d7cb24eb130_0 .net "HREADY", 0 0, v0x5d7cb24eb9a0_0;  1 drivers
v0x5d7cb24eb1f0_0 .net "HRESETn", 0 0, v0x5d7cb24eba40_0;  1 drivers
v0x5d7cb24eb300_0 .var "HSIZE", 2 0;
v0x5d7cb24eb3e0_0 .var "HTRANS", 1 0;
v0x5d7cb24eb4c0_0 .var "HWDATA", 31 0;
v0x5d7cb24eb5a0_0 .var "HWRITE", 0 0;
E_0x5d7cb24ea490 .event posedge, v0x5d7cb24eb1f0_0;
S_0x5d7cb24ea510 .scope task, "ahbl_read" "ahbl_read" 4 13, 4 13 0, S_0x5d7cb24ea180;
 .timescale 0 0;
v0x5d7cb24ea850_0 .var "addr", 31 0;
v0x5d7cb24ea950_0 .var "size", 2 0;
E_0x5d7cb24ea710 .event negedge, v0x5d7cb24eafb0_0;
E_0x5d7cb24ea790 .event edge, v0x5d7cb24eb130_0;
E_0x5d7cb24ea7f0 .event posedge, v0x5d7cb24eafb0_0;
TD_ahbl_master_tb.MASTER.ahbl_read ;
T_2.14 ;
    %load/vec4 v0x5d7cb24eb130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.15, 6;
    %wait E_0x5d7cb24ea790;
    %jmp T_2.14;
T_2.15 ;
    %wait E_0x5d7cb24ea7f0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d7cb24eb3e0_0, 0, 2;
    %load/vec4 v0x5d7cb24ea850_0;
    %store/vec4 v0x5d7cb24eaeb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7cb24eb5a0_0, 0, 1;
    %load/vec4 v0x5d7cb24ea950_0;
    %store/vec4 v0x5d7cb24eb300_0, 0, 3;
    %wait E_0x5d7cb24ea7f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d7cb24eb3e0_0, 0, 2;
    %delay 5, 0;
T_2.16 ;
    %load/vec4 v0x5d7cb24eb130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.17, 6;
    %wait E_0x5d7cb24ea790;
    %jmp T_2.16;
T_2.17 ;
    %wait E_0x5d7cb24ea710;
    %load/vec4 v0x5d7cb24ea950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %delay 1, 0;
    %load/vec4 v0x5d7cb24eb070_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %vpi_call 4 31 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v0x5d7cb24ea850_0 {1 0 0};
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x5d7cb24ea950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %delay 1, 0;
    %load/vec4 v0x5d7cb24eb070_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %vpi_call 4 33 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v0x5d7cb24ea850_0 {1 0 0};
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x5d7cb24ea950_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %delay 1, 0;
    %vpi_call 4 35 "$display", "Read 0x%8x from 0x%8x", v0x5d7cb24eb070_0, v0x5d7cb24ea850_0 {0 0 0};
T_2.22 ;
T_2.21 ;
T_2.19 ;
    %end;
S_0x5d7cb24eaa30 .scope task, "ahbl_w_write" "ahbl_w_write" 4 40, 4 40 0, S_0x5d7cb24ea180;
 .timescale 0 0;
v0x5d7cb24eac30_0 .var "addr", 31 0;
v0x5d7cb24ead10_0 .var "data", 31 0;
v0x5d7cb24eadf0_0 .var "size", 2 0;
TD_ahbl_master_tb.MASTER.ahbl_w_write ;
T_3.24 ;
    %load/vec4 v0x5d7cb24eb130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.25, 6;
    %wait E_0x5d7cb24ea790;
    %jmp T_3.24;
T_3.25 ;
    %wait E_0x5d7cb24ea7f0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d7cb24eb3e0_0, 0, 2;
    %load/vec4 v0x5d7cb24eac30_0;
    %store/vec4 v0x5d7cb24eaeb0_0, 0, 32;
    %load/vec4 v0x5d7cb24eadf0_0;
    %store/vec4 v0x5d7cb24eb300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d7cb24eb5a0_0, 0, 1;
    %wait E_0x5d7cb24ea7f0;
    %load/vec4 v0x5d7cb24ead10_0;
    %store/vec4 v0x5d7cb24eb4c0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d7cb24eb3e0_0, 0, 2;
    %delay 2, 0;
T_3.26 ;
    %load/vec4 v0x5d7cb24eb130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.27, 6;
    %wait E_0x5d7cb24ea790;
    %jmp T_3.26;
T_3.27 ;
    %end;
    .scope S_0x5d7cb249f760;
T_4 ;
    %wait E_0x5d7cb2482470;
    %delay 100, 0;
    %pushi/vec4 1090519040, 0, 32;
    %store/vec4 v0x5d7cb24aec60_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5d7cb24af250_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5d7cb24af7f0_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_w_write, S_0x5d7cb24e2750;
    %join;
    %pushi/vec4 1090519040, 0, 32;
    %store/vec4 v0x5d7cb24b3ff0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5d7cb24ae8d0_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_read, S_0x5d7cb24a83c0;
    %join;
    %delay 100, 0;
    %vpi_call 4 74 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5d7cb24e3180;
T_5 ;
    %wait E_0x5d7cb24c8ed0;
    %load/vec4 v0x5d7cb24e39f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d7cb24e3660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d7cb24e3d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d7cb24e3f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d7cb24e3b60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5d7cb24e3860_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5d7cb24e3580_0;
    %assign/vec4 v0x5d7cb24e3660_0, 0;
    %load/vec4 v0x5d7cb24e3c20_0;
    %assign/vec4 v0x5d7cb24e3d10_0, 0;
    %load/vec4 v0x5d7cb24e3ec0_0;
    %assign/vec4 v0x5d7cb24e3f90_0, 0;
    %load/vec4 v0x5d7cb24e3ac0_0;
    %assign/vec4 v0x5d7cb24e3b60_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5d7cb24e3180;
T_6 ;
    %wait E_0x5d7cb24c8db0;
    %load/vec4 v0x5d7cb24e39f0_0;
    %load/vec4 v0x5d7cb24e40f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5d7cb24e3f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_call 5 38 "$display", "Peripheral %h: WRITE 0x%8x to 0x%32b to register 0b%2b", P_0x5d7cb24e3330, v0x5d7cb24e3dd0_0, v0x5d7cb24e3660_0, &PV<v0x5d7cb24e3660_0, 24, 2> {0 0 0};
    %load/vec4 v0x5d7cb24e3dd0_0;
    %load/vec4 v0x5d7cb24e3660_0;
    %parti/s 2, 24, 6;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d7cb24e41b0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5d7cb24e3660_0;
    %parti/s 2, 24, 6;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5d7cb24e41b0, 4;
    %vpi_call 5 41 "$display", "Peripheral %h: READ 0x%8x from 0x%32b from register 0b%2b", P_0x5d7cb24e3330, S<0,vec4,u32>, v0x5d7cb24e3660_0, &PV<v0x5d7cb24e3660_0, 24, 2> {1 0 0};
    %load/vec4 v0x5d7cb24e3660_0;
    %parti/s 2, 24, 6;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5d7cb24e41b0, 4;
    %assign/vec4 v0x5d7cb24e37c0_0, 0;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5d7cb24e62f0;
T_7 ;
    %wait E_0x5d7cb24c8ed0;
    %load/vec4 v0x5d7cb24e6b10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d7cb24e6710_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d7cb24e6f70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d7cb24e6df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d7cb24e7200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d7cb24e6c80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5d7cb24e6980_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5d7cb24e6630_0;
    %assign/vec4 v0x5d7cb24e6710_0, 0;
    %load/vec4 v0x5d7cb24e6eb0_0;
    %assign/vec4 v0x5d7cb24e6f70_0, 0;
    %load/vec4 v0x5d7cb24e6d20_0;
    %assign/vec4 v0x5d7cb24e6df0_0, 0;
    %load/vec4 v0x5d7cb24e7110_0;
    %assign/vec4 v0x5d7cb24e7200_0, 0;
    %load/vec4 v0x5d7cb24e6bb0_0;
    %assign/vec4 v0x5d7cb24e6c80_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5d7cb24e62f0;
T_8 ;
    %wait E_0x5d7cb24c8db0;
    %load/vec4 v0x5d7cb24e6b10_0;
    %load/vec4 v0x5d7cb24e7590_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 7 41 "$display", "Slave %h: WRITE 0x%8x to 0x%8x", P_0x5d7cb24e6480, v0x5d7cb24e7050_0, v0x5d7cb24e6710_0 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5d7cb24e7810;
T_9 ;
    %wait E_0x5d7cb24c8ed0;
    %load/vec4 v0x5d7cb24e8150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d7cb24e7cd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d7cb24e8730_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d7cb24e8520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d7cb24e8970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d7cb24e8350_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5d7cb24e7f80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x5d7cb24e7bf0_0;
    %assign/vec4 v0x5d7cb24e7cd0_0, 0;
    %load/vec4 v0x5d7cb24e85e0_0;
    %assign/vec4 v0x5d7cb24e8730_0, 0;
    %load/vec4 v0x5d7cb24e8480_0;
    %assign/vec4 v0x5d7cb24e8520_0, 0;
    %load/vec4 v0x5d7cb24e88d0_0;
    %assign/vec4 v0x5d7cb24e8970_0, 0;
    %load/vec4 v0x5d7cb24e8280_0;
    %assign/vec4 v0x5d7cb24e8350_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5d7cb24e7810;
T_10 ;
    %wait E_0x5d7cb24c8db0;
    %load/vec4 v0x5d7cb24e8150_0;
    %load/vec4 v0x5d7cb24e8d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 7 41 "$display", "Slave %h: WRITE 0x%8x to 0x%8x", P_0x5d7cb24e7a40, v0x5d7cb24e8810_0, v0x5d7cb24e7cd0_0 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5d7cb24e43b0;
T_11 ;
    %wait E_0x5d7cb24e4830;
    %load/vec4 v0x5d7cb24e4890_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d7cb24e5f50_0, 0, 3;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5d7cb24e5f50_0, 0, 3;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5d7cb24e5f50_0, 0, 3;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d7cb24e5f50_0, 0, 3;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5d7cb24e43b0;
T_12 ;
    %wait E_0x5d7cb24c8ed0;
    %load/vec4 v0x5d7cb24e4c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d7cb24e6030_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5d7cb24e4da0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5d7cb24e4b70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5d7cb24e5f50_0;
    %assign/vec4 v0x5d7cb24e6030_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5d7cb24b5120;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7cb24ea020_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5d7cb24b5120;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0x5d7cb24ea020_0;
    %inv;
    %store/vec4 v0x5d7cb24ea020_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5d7cb24b5120;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7cb24ea0c0_0, 0, 1;
    %delay 47, 0;
    %wait E_0x5d7cb24c8db0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d7cb24ea0c0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5d7cb24b5120;
T_16 ;
    %vpi_call 2 20 "$dumpfile", "SoC_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d7cb24b5120 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5d7cb24ea180;
T_17 ;
    %wait E_0x5d7cb24ea490;
    %delay 100, 0;
    %pushi/vec4 1090519040, 0, 32;
    %store/vec4 v0x5d7cb24eac30_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5d7cb24ead10_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5d7cb24eadf0_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_w_write, S_0x5d7cb24eaa30;
    %join;
    %pushi/vec4 1090519040, 0, 32;
    %store/vec4 v0x5d7cb24ea850_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5d7cb24ea950_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_read, S_0x5d7cb24ea510;
    %join;
    %delay 100, 0;
    %vpi_call 4 74 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5d7cb24ba620;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7cb24eb860_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5d7cb24ba620;
T_19 ;
    %delay 5, 0;
    %load/vec4 v0x5d7cb24eb860_0;
    %inv;
    %store/vec4 v0x5d7cb24eb860_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5d7cb24ba620;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7cb24eba40_0, 0, 1;
    %delay 100, 0;
    %wait E_0x5d7cb24ea7f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d7cb24eba40_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x5d7cb24ba620;
T_21 ;
    %vpi_call 8 26 "$dumpfile", "ahbl_master_tb.vcd" {0 0 0};
    %vpi_call 8 27 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 10000, 0;
    %vpi_call 8 29 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5d7cb24ba620;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d7cb24eb9a0_0, 0, 1;
    %pushi/vec4 3135094511, 0, 32;
    %store/vec4 v0x5d7cb24eb900_0, 0, 32;
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SoC_tb.v";
    "SoC.v";
    "ahbl_master.v";
    "ahbl_peripheral.v";
    "ahbl_splitter_3.v";
    "ahbl_slave.v";
    "ahbl_master_tb.v";
