

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_4_1'
================================================================
* Date:           Mon Aug 12 18:57:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    43004|    43004|  0.215 ms|  0.215 ms|  43004|  43004|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |    43002|    43002|        46|         43|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 43, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 43, D = 46, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 49 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 50 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 51 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln4 = store i10 0, i10 %i" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 52 'store' 'store_ln4' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 56 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.73ns)   --->   "%icmp_ln4 = icmp_eq  i10 %i_1, i10 1000" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 57 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln4_8 = add i10 %i_1, i10 1" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 58 'add' 'add_ln4_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %for.inc.i.split, void %_Z8vecTransPiS_.exit.exitStub" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 59 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i10 %i_1" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 60 'zext' 'zext_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln4" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:5->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 61 'getelementptr' 'A_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:5->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 62 'load' 'A_load' <Predicate = (!icmp_ln4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i10 %b, i64 0, i64 %zext_ln4" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 63 'getelementptr' 'b_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (3.25ns)   --->   "%b_load = load i10 %b_addr" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 64 'load' 'b_load' <Predicate = (!icmp_ln4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln4 = store i10 %add_ln4_8, i10 %i" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 65 'store' 'store_ln4' <Predicate = (!icmp_ln4)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 66 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:5->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 67 'load' 'A_load' <Predicate = (!icmp_ln4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 68 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln4" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 68 'icmp' 'addr_cmp' <Predicate = (!icmp_ln4)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%b_load = load i10 %b_addr" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 69 'load' 'b_load' <Predicate = (!icmp_ln4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 70 'load' 'reuse_reg_load' <Predicate = (!icmp_ln4 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.69ns)   --->   "%d = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 71 'select' 'd' <Predicate = (!icmp_ln4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln4 = add i32 %d, i32 112" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 72 'add' 'add_ln4' <Predicate = (!icmp_ln4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 73 [5/5] (3.87ns)   --->   "%mul_ln4 = mul i32 %d, i32 %add_ln4" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 73 'mul' 'mul_ln4' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 74 [4/5] (3.87ns)   --->   "%mul_ln4 = mul i32 %d, i32 %add_ln4" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 74 'mul' 'mul_ln4' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 75 [3/5] (3.87ns)   --->   "%mul_ln4 = mul i32 %d, i32 %add_ln4" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 75 'mul' 'mul_ln4' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.87>
ST_7 : Operation 76 [2/5] (3.87ns)   --->   "%mul_ln4 = mul i32 %d, i32 %add_ln4" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 76 'mul' 'mul_ln4' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 77 [1/5] (3.87ns)   --->   "%mul_ln4 = mul i32 %d, i32 %add_ln4" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 77 'mul' 'mul_ln4' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln4_1 = add i32 %mul_ln4, i32 23" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 78 'add' 'add_ln4_1' <Predicate = (!icmp_ln4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.87>
ST_10 : Operation 79 [5/5] (3.87ns)   --->   "%mul_ln4_1 = mul i32 %d, i32 %add_ln4_1" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 79 'mul' 'mul_ln4_1' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.87>
ST_11 : Operation 80 [4/5] (3.87ns)   --->   "%mul_ln4_1 = mul i32 %d, i32 %add_ln4_1" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 80 'mul' 'mul_ln4_1' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.87>
ST_12 : Operation 81 [3/5] (3.87ns)   --->   "%mul_ln4_1 = mul i32 %d, i32 %add_ln4_1" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 81 'mul' 'mul_ln4_1' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.87>
ST_13 : Operation 82 [2/5] (3.87ns)   --->   "%mul_ln4_1 = mul i32 %d, i32 %add_ln4_1" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 82 'mul' 'mul_ln4_1' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.87>
ST_14 : Operation 83 [1/5] (3.87ns)   --->   "%mul_ln4_1 = mul i32 %d, i32 %add_ln4_1" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 83 'mul' 'mul_ln4_1' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.55>
ST_15 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln4_2 = add i32 %mul_ln4_1, i32 36" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 84 'add' 'add_ln4_2' <Predicate = (!icmp_ln4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.87>
ST_16 : Operation 85 [5/5] (3.87ns)   --->   "%mul_ln4_2 = mul i32 %d, i32 %add_ln4_2" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 85 'mul' 'mul_ln4_2' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.87>
ST_17 : Operation 86 [4/5] (3.87ns)   --->   "%mul_ln4_2 = mul i32 %d, i32 %add_ln4_2" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 86 'mul' 'mul_ln4_2' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.87>
ST_18 : Operation 87 [3/5] (3.87ns)   --->   "%mul_ln4_2 = mul i32 %d, i32 %add_ln4_2" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 87 'mul' 'mul_ln4_2' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.87>
ST_19 : Operation 88 [2/5] (3.87ns)   --->   "%mul_ln4_2 = mul i32 %d, i32 %add_ln4_2" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 88 'mul' 'mul_ln4_2' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.87>
ST_20 : Operation 89 [1/5] (3.87ns)   --->   "%mul_ln4_2 = mul i32 %d, i32 %add_ln4_2" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 89 'mul' 'mul_ln4_2' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.55>
ST_21 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln4_3 = add i32 %mul_ln4_2, i32 82" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 90 'add' 'add_ln4_3' <Predicate = (!icmp_ln4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.87>
ST_22 : Operation 91 [5/5] (3.87ns)   --->   "%mul_ln4_3 = mul i32 %d, i32 %add_ln4_3" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 91 'mul' 'mul_ln4_3' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.87>
ST_23 : Operation 92 [4/5] (3.87ns)   --->   "%mul_ln4_3 = mul i32 %d, i32 %add_ln4_3" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 92 'mul' 'mul_ln4_3' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.87>
ST_24 : Operation 93 [3/5] (3.87ns)   --->   "%mul_ln4_3 = mul i32 %d, i32 %add_ln4_3" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 93 'mul' 'mul_ln4_3' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.87>
ST_25 : Operation 94 [2/5] (3.87ns)   --->   "%mul_ln4_3 = mul i32 %d, i32 %add_ln4_3" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 94 'mul' 'mul_ln4_3' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.87>
ST_26 : Operation 95 [1/5] (3.87ns)   --->   "%mul_ln4_3 = mul i32 %d, i32 %add_ln4_3" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 95 'mul' 'mul_ln4_3' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.55>
ST_27 : Operation 96 [1/1] (2.55ns)   --->   "%add_ln4_4 = add i32 %mul_ln4_3, i32 127" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 96 'add' 'add_ln4_4' <Predicate = (!icmp_ln4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.87>
ST_28 : Operation 97 [5/5] (3.87ns)   --->   "%mul_ln4_4 = mul i32 %d, i32 %add_ln4_4" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 97 'mul' 'mul_ln4_4' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.87>
ST_29 : Operation 98 [4/5] (3.87ns)   --->   "%mul_ln4_4 = mul i32 %d, i32 %add_ln4_4" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 98 'mul' 'mul_ln4_4' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.87>
ST_30 : Operation 99 [3/5] (3.87ns)   --->   "%mul_ln4_4 = mul i32 %d, i32 %add_ln4_4" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 99 'mul' 'mul_ln4_4' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.87>
ST_31 : Operation 100 [2/5] (3.87ns)   --->   "%mul_ln4_4 = mul i32 %d, i32 %add_ln4_4" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 100 'mul' 'mul_ln4_4' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.87>
ST_32 : Operation 101 [1/5] (3.87ns)   --->   "%mul_ln4_4 = mul i32 %d, i32 %add_ln4_4" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 101 'mul' 'mul_ln4_4' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.55>
ST_33 : Operation 102 [1/1] (2.55ns)   --->   "%add_ln4_5 = add i32 %mul_ln4_4, i32 2" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 102 'add' 'add_ln4_5' <Predicate = (!icmp_ln4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.87>
ST_34 : Operation 103 [5/5] (3.87ns)   --->   "%mul_ln4_5 = mul i32 %d, i32 %add_ln4_5" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 103 'mul' 'mul_ln4_5' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.87>
ST_35 : Operation 104 [4/5] (3.87ns)   --->   "%mul_ln4_5 = mul i32 %d, i32 %add_ln4_5" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 104 'mul' 'mul_ln4_5' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.87>
ST_36 : Operation 105 [3/5] (3.87ns)   --->   "%mul_ln4_5 = mul i32 %d, i32 %add_ln4_5" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 105 'mul' 'mul_ln4_5' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.87>
ST_37 : Operation 106 [2/5] (3.87ns)   --->   "%mul_ln4_5 = mul i32 %d, i32 %add_ln4_5" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 106 'mul' 'mul_ln4_5' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.87>
ST_38 : Operation 107 [1/5] (3.87ns)   --->   "%mul_ln4_5 = mul i32 %d, i32 %add_ln4_5" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 107 'mul' 'mul_ln4_5' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.55>
ST_39 : Operation 108 [1/1] (2.55ns)   --->   "%add_ln4_6 = add i32 %mul_ln4_5, i32 20" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 108 'add' 'add_ln4_6' <Predicate = (!icmp_ln4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.87>
ST_40 : Operation 109 [5/5] (3.87ns)   --->   "%mul_ln4_6 = mul i32 %d, i32 %add_ln4_6" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 109 'mul' 'mul_ln4_6' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.87>
ST_41 : Operation 110 [4/5] (3.87ns)   --->   "%mul_ln4_6 = mul i32 %d, i32 %add_ln4_6" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 110 'mul' 'mul_ln4_6' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.87>
ST_42 : Operation 111 [3/5] (3.87ns)   --->   "%mul_ln4_6 = mul i32 %d, i32 %add_ln4_6" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 111 'mul' 'mul_ln4_6' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.87>
ST_43 : Operation 112 [2/5] (3.87ns)   --->   "%mul_ln4_6 = mul i32 %d, i32 %add_ln4_6" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 112 'mul' 'mul_ln4_6' <Predicate = (!icmp_ln4)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.87>
ST_44 : Operation 113 [1/5] (3.87ns)   --->   "%mul_ln4_6 = mul i32 %d, i32 %add_ln4_6" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 113 'mul' 'mul_ln4_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i10 %b_load" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 114 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln6 = store i64 %zext_ln6, i64 %reuse_addr_reg" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 115 'store' 'store_ln6' <Predicate = true> <Delay = 1.58>

State 45 <SV = 44> <Delay = 2.55>
ST_45 : Operation 116 [1/1] (2.55ns)   --->   "%add_ln4_7 = add i32 %mul_ln4_6, i32 100" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 116 'add' 'add_ln4_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.25>
ST_46 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 117 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 119 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 120 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln6" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 120 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln6 = store i32 %add_ln4_7, i10 %A_addr_1" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 121 'store' 'store_ln6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln4 = store i32 %add_ln4_7, i32 %reuse_reg" [benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 122 'store' 'store_ln4' <Predicate = true> <Delay = 1.58>
ST_46 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln4 = br void %for.inc.i" [benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23]   --->   Operation 123 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.907ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln4', benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) of constant 0 on local variable 'i', benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23 [6]  (1.588 ns)
	'load' operation 10 bit ('i', benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) on local variable 'i', benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln4', benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [12]  (1.731 ns)
	'store' operation 0 bit ('store_ln4', benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) of variable 'add_ln4_8', benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23 on local variable 'i', benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23 [48]  (1.588 ns)

 <State 2>: 3.520ns
The critical path consists of the following:
	'load' operation 64 bit ('reuse_addr_reg_load') on local variable 'reuse_addr_reg' [22]  (0.000 ns)
	'icmp' operation 1 bit ('addr_cmp', benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [24]  (3.520 ns)

 <State 3>: 3.250ns
The critical path consists of the following:
	'load' operation 32 bit ('reuse_reg_load') on local variable 'reuse_reg' [21]  (0.000 ns)
	'select' operation 32 bit ('d', benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [25]  (0.698 ns)
	'add' operation 32 bit ('add_ln4', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [26]  (2.552 ns)

 <State 4>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [27]  (3.871 ns)

 <State 5>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [27]  (3.871 ns)

 <State 6>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [27]  (3.871 ns)

 <State 7>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [27]  (3.871 ns)

 <State 8>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [27]  (3.871 ns)

 <State 9>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln4_1', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [28]  (2.552 ns)

 <State 10>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_1', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [29]  (3.871 ns)

 <State 11>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_1', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [29]  (3.871 ns)

 <State 12>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_1', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [29]  (3.871 ns)

 <State 13>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_1', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [29]  (3.871 ns)

 <State 14>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_1', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [29]  (3.871 ns)

 <State 15>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln4_2', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [30]  (2.552 ns)

 <State 16>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_2', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [31]  (3.871 ns)

 <State 17>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_2', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [31]  (3.871 ns)

 <State 18>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_2', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [31]  (3.871 ns)

 <State 19>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_2', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [31]  (3.871 ns)

 <State 20>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_2', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [31]  (3.871 ns)

 <State 21>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln4_3', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [32]  (2.552 ns)

 <State 22>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_3', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [33]  (3.871 ns)

 <State 23>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_3', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [33]  (3.871 ns)

 <State 24>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_3', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [33]  (3.871 ns)

 <State 25>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_3', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [33]  (3.871 ns)

 <State 26>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_3', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [33]  (3.871 ns)

 <State 27>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln4_4', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [34]  (2.552 ns)

 <State 28>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_4', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [35]  (3.871 ns)

 <State 29>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_4', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [35]  (3.871 ns)

 <State 30>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_4', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [35]  (3.871 ns)

 <State 31>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_4', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [35]  (3.871 ns)

 <State 32>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_4', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [35]  (3.871 ns)

 <State 33>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln4_5', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [36]  (2.552 ns)

 <State 34>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_5', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [37]  (3.871 ns)

 <State 35>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_5', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [37]  (3.871 ns)

 <State 36>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_5', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [37]  (3.871 ns)

 <State 37>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_5', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [37]  (3.871 ns)

 <State 38>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_5', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [37]  (3.871 ns)

 <State 39>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln4_6', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [38]  (2.552 ns)

 <State 40>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_6', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [39]  (3.871 ns)

 <State 41>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_6', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [39]  (3.871 ns)

 <State 42>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_6', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [39]  (3.871 ns)

 <State 43>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_6', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [39]  (3.871 ns)

 <State 44>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln4_6', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [39]  (3.871 ns)

 <State 45>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln4_7', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [40]  (2.552 ns)

 <State 46>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('A_addr_1', benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) [44]  (0.000 ns)
	'store' operation 0 bit ('store_ln6', benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23) of variable 'add_ln4_7', benchmarks/jianyicheng/vecTrans/src/g.cpp:4->benchmarks/jianyicheng/vecTrans/src/vecTrans.cpp:6->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:23 on array 'A' [45]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
