

================================================================
== Vivado HLS Report for 'eq'
================================================================
* Date:           Tue Sep 25 09:44:49 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.91|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|   51|    4|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |   49|   49|         7|          -|          -|     7|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    391|    305|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|     20|   1117|    706|
|Memory           |        2|      -|    132|      8|
|Multiplexer      |        -|      -|      -|    252|
|Register         |        -|      -|    619|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|     20|   2259|   1271|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|     25|      6|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+---------------------+---------+-------+-----+-----+
    |eq_eqio_s_axi_U         |eq_eqio_s_axi        |        0|      0|  292|  456|
    |eq_mul_16s_32s_32_2_U0  |eq_mul_16s_32s_32_2  |        0|      4|  165|   50|
    |eq_mul_16s_32s_32_2_U1  |eq_mul_16s_32s_32_2  |        0|      4|  165|   50|
    |eq_mul_16s_32s_32_2_U2  |eq_mul_16s_32s_32_2  |        0|      4|  165|   50|
    |eq_mul_17s_32s_32_2_U3  |eq_mul_17s_32s_32_2  |        0|      4|  165|   50|
    |eq_mul_17s_32s_32_2_U4  |eq_mul_17s_32s_32_2  |        0|      4|  165|   50|
    +------------------------+---------------------+---------+-------+-----+-----+
    |Total                   |                     |        0|     20| 1117|  706|
    +------------------------+---------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-----------+---------+----+----+------+-----+------+-------------+
    |  Memory  |   Module  | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------+---------+----+----+------+-----+------+-------------+
    |coeff_U   |eq_coeff   |        2|   0|   0|    35|   32|     1|         1120|
    |x1_fix_U  |eq_x1_fix  |        0|  32|   2|     7|   16|     1|          112|
    |x2_fix_U  |eq_x1_fix  |        0|  32|   2|     7|   16|     1|          112|
    |y1_fix_U  |eq_y1_fix  |        0|  34|   2|     7|   17|     1|          119|
    |y2_fix_U  |eq_y1_fix  |        0|  34|   2|     7|   17|     1|          119|
    +----------+-----------+---------+----+----+------+-----+------+-------------+
    |Total     |           |        2| 132|   8|    63|   98|     5|         1582|
    +----------+-----------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |b_fu_375_p2         |     +    |      0|  14|   9|           3|           1|
    |i_1_fu_530_p2       |     +    |      0|  53|  21|           1|          16|
    |i_2_fu_535_p2       |     +    |      0|  53|  21|           2|          16|
    |i_3_fu_550_p2       |     +    |      0|  53|  21|           2|          16|
    |i_4_fu_555_p2       |     +    |      0|  53|  21|           3|          16|
    |i_5_fu_452_p2       |     +    |      0|  23|  11|           3|           6|
    |i_fu_358_p2         |     +    |      0|  53|  21|          16|          16|
    |tmp_10_fu_420_p2    |     +    |      0|  23|  11|           2|           6|
    |tmp_11_fu_431_p2    |     +    |      0|  23|  11|           3|           6|
    |tmp_7_i_fu_495_p2   |     +    |      0|   0|  32|          32|          32|
    |tmp_8_fu_390_p2     |     +    |      0|  20|  10|           1|           5|
    |tmp_9_fu_401_p2     |     +    |      0|  23|  11|           2|           6|
    |tmp_fu_491_p2       |     +    |      0|   0|  32|          32|          32|
    |out_fu_504_p2       |     -    |      0|   0|  32|          32|          32|
    |tmp_8_i_fu_500_p2   |     -    |      0|   0|  32|          32|          32|
    |exitcond_fu_369_p2  |   icmp   |      0|   0|   1|           3|           2|
    |tmp_s_fu_346_p2     |   icmp   |      0|   0|   8|          16|           3|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0| 391| 305|         185|         243|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  65|         12|    1|         12|
    |band_assign_reg_305    |   9|          2|    3|          6|
    |coeff_address0         |  40|          7|    6|         42|
    |coeff_address1         |  27|          5|    6|         30|
    |coeff_d0               |  21|          4|   32|        128|
    |coeff_d1               |  15|          3|   32|         96|
    |i5_reg_293             |   9|          2|    6|         12|
    |reg_341                |   9|          2|   32|         64|
    |sample_assign_reg_317  |   9|          2|   16|         32|
    |tmp_12_reg_328         |   9|          2|   16|         32|
    |tmp_6_reg_281          |   9|          2|   16|         32|
    |x1_fix_address0        |  15|          3|    3|          9|
    |x2_fix_address0        |  15|          3|    3|          9|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 252|         49|  172|        504|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |a1_read_reg_580        |  32|   0|   32|          0|
    |a2_read_reg_575        |  32|   0|   32|          0|
    |ap_CS_fsm              |  11|   0|   11|          0|
    |b1_read_reg_590        |  32|   0|   32|          0|
    |b2_read_reg_585        |  32|   0|   32|          0|
    |b_reg_609              |   3|   0|    3|          0|
    |band_assign_reg_305    |   3|   0|    3|          0|
    |coeff_load_1_reg_649   |  32|   0|   32|          0|
    |coeff_load_2_reg_654   |  32|   0|   32|          0|
    |coeff_load_4_reg_689   |  32|   0|   32|          0|
    |i5_reg_293             |   6|   0|    6|          0|
    |i_5_reg_684            |   6|   0|    6|          0|
    |i_reg_598              |  16|   0|   16|          0|
    |reg_341                |  32|   0|   32|          0|
    |sample_assign_reg_317  |  16|   0|   16|          0|
    |tmp_12_reg_328         |  16|   0|   16|          0|
    |tmp_2_i_reg_719        |  32|   0|   32|          0|
    |tmp_3_i_reg_724        |  32|   0|   32|          0|
    |tmp_4_i_reg_739        |  32|   0|   32|          0|
    |tmp_5_i_reg_744        |  32|   0|   32|          0|
    |tmp_6_reg_281          |  16|   0|   16|          0|
    |tmp_7_i_reg_749        |  32|   0|   32|          0|
    |tmp_i_reg_694          |  32|   0|   32|          0|
    |x1_fix_addr_reg_629    |   3|   0|    3|          0|
    |x1_fix_load_reg_674    |  16|   0|   16|          0|
    |x2_fix_addr_reg_634    |   3|   0|    3|          0|
    |x2_fix_load_reg_679    |  16|   0|   16|          0|
    |y1_fix_addr_reg_639    |   3|   0|    3|          0|
    |y1_fix_load_reg_709    |  17|   0|   17|          0|
    |y2_fix_addr_reg_644    |   3|   0|    3|          0|
    |y2_fix_load_reg_714    |  17|   0|   17|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 619|   0|  619|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_eqio_AWVALID  |  in |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_AWREADY  | out |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_AWADDR   |  in |    7|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_WVALID   |  in |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_WREADY   | out |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_WDATA    |  in |   32|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_WSTRB    |  in |    4|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_ARVALID  |  in |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_ARREADY  | out |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_ARADDR   |  in |    7|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_RVALID   | out |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_RREADY   |  in |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_RDATA    | out |   32|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_RRESP    | out |    2|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_BVALID   | out |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_BREADY   |  in |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_BRESP    | out |    2|    s_axi   |     eqio     |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs |      eq      | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |      eq      | return value |
|interrupt           | out |    1| ap_ctrl_hs |      eq      | return value |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	9  / (tmp_s)
	2  / (!tmp_s)
2 --> 
	3  / (!exitcond)
	11  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
* FSM state operations: 

 <State 1>: 6.64ns
ST_1: StgValue_12 (14)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b0) nounwind, !map !9

ST_1: StgValue_13 (15)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b1) nounwind, !map !15

ST_1: StgValue_14 (16)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b2) nounwind, !map !19

ST_1: StgValue_15 (17)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a1) nounwind, !map !23

ST_1: StgValue_16 (18)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a2) nounwind, !map !27

ST_1: StgValue_17 (19)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i16 %band) nounwind, !map !31

ST_1: StgValue_18 (20)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16 %sampleIn) nounwind, !map !35

ST_1: StgValue_19 (21)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %sampleOut) nounwind, !map !39

ST_1: StgValue_20 (22)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @eq_str) nounwind

ST_1: sampleIn_read (23)  [1/1] 1.00ns
:9  %sampleIn_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %sampleIn) nounwind

ST_1: band_read (24)  [1/1] 1.00ns
:10  %band_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %band) nounwind

ST_1: a2_read (25)  [1/1] 1.00ns
:11  %a2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a2) nounwind

ST_1: a1_read (26)  [1/1] 1.00ns
:12  %a1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a1) nounwind

ST_1: b2_read (27)  [1/1] 1.00ns
:13  %b2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b2) nounwind

ST_1: b1_read (28)  [1/1] 1.00ns
:14  %b1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b1) nounwind

ST_1: b0_read (29)  [1/1] 1.00ns
:15  %b0_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b0) nounwind

ST_1: StgValue_28 (30)  [1/1] 0.00ns  loc: EQ.c:32
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %b0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_29 (31)  [1/1] 0.00ns  loc: EQ.c:32
:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_30 (32)  [1/1] 0.00ns  loc: EQ.c:32
:18  call void (...)* @_ssdm_op_SpecInterface(i32 %b1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_31 (33)  [1/1] 0.00ns  loc: EQ.c:32
:19  call void (...)* @_ssdm_op_SpecInterface(i32 %b2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_32 (34)  [1/1] 0.00ns  loc: EQ.c:32
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %a1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_33 (35)  [1/1] 0.00ns  loc: EQ.c:32
:21  call void (...)* @_ssdm_op_SpecInterface(i32 %a2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_34 (36)  [1/1] 0.00ns  loc: EQ.c:32
:22  call void (...)* @_ssdm_op_SpecInterface(i16 %band, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_35 (37)  [1/1] 0.00ns  loc: EQ.c:32
:23  call void (...)* @_ssdm_op_SpecInterface(i16 %sampleIn, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_36 (38)  [1/1] 0.00ns  loc: EQ.c:32
:24  call void (...)* @_ssdm_op_SpecInterface(i16* %sampleOut, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: tmp_s (39)  [1/1] 3.03ns  loc: EQ.c:38
:25  %tmp_s = icmp slt i16 %band_read, 7

ST_1: StgValue_38 (40)  [1/1] 0.00ns  loc: EQ.c:38
:26  br i1 %tmp_s, label %1, label %.preheader.preheader

ST_1: StgValue_39 (42)  [1/1] 1.59ns  loc: EQ.c:49
.preheader.preheader:0  br label %.preheader

ST_1: tmp_13 (108)  [1/1] 0.00ns  loc: EQ.c:40 (grouped into LUT with out node i)
:0  %tmp_13 = shl i16 %band_read, 2

ST_1: i (109)  [1/1] 2.39ns  loc: EQ.c:40 (out node of the LUT)
:1  %i = add i16 %band_read, %tmp_13

ST_1: tmp_1 (111)  [1/1] 0.00ns  loc: EQ.c:41
:3  %tmp_1 = sext i16 %i to i32

ST_1: coeff_addr (112)  [1/1] 0.00ns  loc: EQ.c:41
:4  %coeff_addr = getelementptr inbounds [35 x i32]* @coeff, i32 0, i32 %tmp_1

ST_1: StgValue_44 (113)  [1/1] 3.25ns  loc: EQ.c:41
:5  store i32 %b0_read, i32* %coeff_addr, align 4


 <State 2>: 3.25ns
ST_2: tmp_6 (44)  [1/1] 0.00ns
.preheader:0  %tmp_6 = phi i16 [ %input, %2 ], [ 0, %.preheader.preheader ]

ST_2: i5 (45)  [1/1] 0.00ns
.preheader:1  %i5 = phi i6 [ %i_5, %2 ], [ 0, %.preheader.preheader ]

ST_2: band_assign (46)  [1/1] 0.00ns
.preheader:2  %band_assign = phi i3 [ %b, %2 ], [ 0, %.preheader.preheader ]

ST_2: sample_assign (47)  [1/1] 0.00ns
.preheader:3  %sample_assign = phi i16 [ %input, %2 ], [ %sampleIn_read, %.preheader.preheader ]

ST_2: exitcond (48)  [1/1] 2.07ns  loc: EQ.c:49
.preheader:4  %exitcond = icmp eq i3 %band_assign, -1

ST_2: empty (49)  [1/1] 0.00ns
.preheader:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7) nounwind

ST_2: b (50)  [1/1] 2.26ns  loc: EQ.c:54
.preheader:6  %b = add i3 %band_assign, 1

ST_2: StgValue_52 (51)  [1/1] 0.00ns  loc: EQ.c:49
.preheader:7  br i1 %exitcond, label %.loopexit.loopexit, label %2

ST_2: tmp_7 (54)  [1/1] 0.00ns  loc: EQ.c:50
:1  %tmp_7 = zext i6 %i5 to i32

ST_2: coeff_addr_5 (56)  [1/1] 0.00ns  loc: EQ.c:50
:3  %coeff_addr_5 = getelementptr inbounds [35 x i32]* @coeff, i32 0, i32 %tmp_7

ST_2: coeff_load (57)  [2/2] 3.25ns  loc: EQ.c:50
:4  %coeff_load = load i32* %coeff_addr_5, align 4

ST_2: StgValue_56 (106)  [1/1] 1.59ns
.loopexit.loopexit:0  br label %.loopexit


 <State 3>: 5.59ns
ST_3: tmp_14 (55)  [1/1] 0.00ns  loc: EQ.c:50
:2  %tmp_14 = trunc i6 %i5 to i5

ST_3: coeff_load (57)  [1/2] 3.25ns  loc: EQ.c:50
:4  %coeff_load = load i32* %coeff_addr_5, align 4

ST_3: tmp_8 (58)  [1/1] 2.33ns  loc: EQ.c:50
:5  %tmp_8 = add i5 1, %tmp_14

ST_3: tmp_8_cast (59)  [1/1] 0.00ns  loc: EQ.c:50
:6  %tmp_8_cast = zext i5 %tmp_8 to i32

ST_3: coeff_addr_6 (60)  [1/1] 0.00ns  loc: EQ.c:50
:7  %coeff_addr_6 = getelementptr inbounds [35 x i32]* @coeff, i32 0, i32 %tmp_8_cast

ST_3: coeff_load_1 (61)  [2/2] 3.25ns  loc: EQ.c:50
:8  %coeff_load_1 = load i32* %coeff_addr_6, align 4

ST_3: tmp_9 (62)  [1/1] 2.31ns  loc: EQ.c:50
:9  %tmp_9 = add i6 2, %i5

ST_3: tmp_9_cast (63)  [1/1] 0.00ns  loc: EQ.c:50
:10  %tmp_9_cast = zext i6 %tmp_9 to i32

ST_3: coeff_addr_7 (64)  [1/1] 0.00ns  loc: EQ.c:50
:11  %coeff_addr_7 = getelementptr inbounds [35 x i32]* @coeff, i32 0, i32 %tmp_9_cast

ST_3: coeff_load_2 (65)  [2/2] 3.25ns  loc: EQ.c:50
:12  %coeff_load_2 = load i32* %coeff_addr_7, align 4

ST_3: tmp_1_i (76)  [1/1] 0.00ns  loc: EQ.c:13->EQ.c:50
:23  %tmp_1_i = zext i3 %band_assign to i32

ST_3: x1_fix_addr (77)  [1/1] 0.00ns  loc: EQ.c:13->EQ.c:50
:24  %x1_fix_addr = getelementptr [7 x i16]* @x1_fix, i32 0, i32 %tmp_1_i

ST_3: x1_fix_load (78)  [2/2] 2.32ns  loc: EQ.c:13->EQ.c:50
:25  %x1_fix_load = load i16* %x1_fix_addr, align 2

ST_3: x2_fix_addr (81)  [1/1] 0.00ns  loc: EQ.c:13->EQ.c:50
:28  %x2_fix_addr = getelementptr [7 x i16]* @x2_fix, i32 0, i32 %tmp_1_i

ST_3: x2_fix_load (82)  [2/2] 2.32ns  loc: EQ.c:13->EQ.c:50
:29  %x2_fix_load = load i16* %x2_fix_addr, align 2

ST_3: y1_fix_addr (85)  [1/1] 0.00ns  loc: EQ.c:13->EQ.c:50
:32  %y1_fix_addr = getelementptr [7 x i17]* @y1_fix, i32 0, i32 %tmp_1_i

ST_3: y2_fix_addr (89)  [1/1] 0.00ns  loc: EQ.c:13->EQ.c:50
:36  %y2_fix_addr = getelementptr [7 x i17]* @y2_fix, i32 0, i32 %tmp_1_i


 <State 4>: 6.91ns
ST_4: coeff_load_1 (61)  [1/2] 3.25ns  loc: EQ.c:50
:8  %coeff_load_1 = load i32* %coeff_addr_6, align 4

ST_4: coeff_load_2 (65)  [1/2] 3.25ns  loc: EQ.c:50
:12  %coeff_load_2 = load i32* %coeff_addr_7, align 4

ST_4: tmp_10 (66)  [1/1] 2.31ns  loc: EQ.c:50
:13  %tmp_10 = add i6 3, %i5

ST_4: tmp_10_cast (67)  [1/1] 0.00ns  loc: EQ.c:50
:14  %tmp_10_cast = zext i6 %tmp_10 to i32

ST_4: coeff_addr_8 (68)  [1/1] 0.00ns  loc: EQ.c:50
:15  %coeff_addr_8 = getelementptr inbounds [35 x i32]* @coeff, i32 0, i32 %tmp_10_cast

ST_4: coeff_load_3 (69)  [2/2] 3.25ns  loc: EQ.c:50
:16  %coeff_load_3 = load i32* %coeff_addr_8, align 4

ST_4: tmp_11 (70)  [1/1] 2.31ns  loc: EQ.c:50
:17  %tmp_11 = add i6 4, %i5

ST_4: tmp_11_cast (71)  [1/1] 0.00ns  loc: EQ.c:50
:18  %tmp_11_cast = zext i6 %tmp_11 to i32

ST_4: coeff_addr_9 (72)  [1/1] 0.00ns  loc: EQ.c:50
:19  %coeff_addr_9 = getelementptr inbounds [35 x i32]* @coeff, i32 0, i32 %tmp_11_cast

ST_4: coeff_load_4 (73)  [2/2] 3.25ns  loc: EQ.c:50
:20  %coeff_load_4 = load i32* %coeff_addr_9, align 4

ST_4: in (74)  [1/1] 0.00ns  loc: EQ.c:8->EQ.c:50
:21  %in = sext i16 %sample_assign to i32

ST_4: tmp_i (75)  [2/2] 6.91ns  loc: EQ.c:13->EQ.c:50
:22  %tmp_i = mul nsw i32 %in, %coeff_load

ST_4: x1_fix_load (78)  [1/2] 2.32ns  loc: EQ.c:13->EQ.c:50
:25  %x1_fix_load = load i16* %x1_fix_addr, align 2

ST_4: x2_fix_load (82)  [1/2] 2.32ns  loc: EQ.c:13->EQ.c:50
:29  %x2_fix_load = load i16* %x2_fix_addr, align 2

ST_4: y1_fix_load (86)  [2/2] 2.32ns  loc: EQ.c:13->EQ.c:50
:33  %y1_fix_load = load i17* %y1_fix_addr, align 4

ST_4: y2_fix_load (90)  [2/2] 2.32ns  loc: EQ.c:13->EQ.c:50
:37  %y2_fix_load = load i17* %y2_fix_addr, align 4

ST_4: StgValue_90 (98)  [1/1] 2.32ns  loc: EQ.c:18->EQ.c:50
:45  store i16 %x1_fix_load, i16* %x2_fix_addr, align 2

ST_4: StgValue_91 (99)  [1/1] 2.32ns  loc: EQ.c:19->EQ.c:50
:46  store i16 %sample_assign, i16* %x1_fix_addr, align 2

ST_4: i_5 (103)  [1/1] 2.31ns  loc: EQ.c:49
:50  %i_5 = add i6 5, %i5


 <State 5>: 6.91ns
ST_5: coeff_load_3 (69)  [1/2] 3.25ns  loc: EQ.c:50
:16  %coeff_load_3 = load i32* %coeff_addr_8, align 4

ST_5: coeff_load_4 (73)  [1/2] 3.25ns  loc: EQ.c:50
:20  %coeff_load_4 = load i32* %coeff_addr_9, align 4

ST_5: tmp_i (75)  [1/2] 6.91ns  loc: EQ.c:13->EQ.c:50
:22  %tmp_i = mul nsw i32 %in, %coeff_load

ST_5: extLd (79)  [1/1] 0.00ns  loc: EQ.c:13->EQ.c:50
:26  %extLd = sext i16 %x1_fix_load to i32

ST_5: tmp_2_i (80)  [2/2] 6.91ns  loc: EQ.c:13->EQ.c:50
:27  %tmp_2_i = mul nsw i32 %extLd, %coeff_load_1

ST_5: extLd1 (83)  [1/1] 0.00ns  loc: EQ.c:13->EQ.c:50
:30  %extLd1 = sext i16 %x2_fix_load to i32

ST_5: tmp_3_i (84)  [2/2] 6.91ns  loc: EQ.c:13->EQ.c:50
:31  %tmp_3_i = mul nsw i32 %extLd1, %coeff_load_2

ST_5: y1_fix_load (86)  [1/2] 2.32ns  loc: EQ.c:13->EQ.c:50
:33  %y1_fix_load = load i17* %y1_fix_addr, align 4

ST_5: y2_fix_load (90)  [1/2] 2.32ns  loc: EQ.c:13->EQ.c:50
:37  %y2_fix_load = load i17* %y2_fix_addr, align 4

ST_5: StgValue_102 (100)  [1/1] 2.32ns  loc: EQ.c:20->EQ.c:50
:47  store i17 %y1_fix_load, i17* %y2_fix_addr, align 4


 <State 6>: 6.91ns
ST_6: tmp_2_i (80)  [1/2] 6.91ns  loc: EQ.c:13->EQ.c:50
:27  %tmp_2_i = mul nsw i32 %extLd, %coeff_load_1

ST_6: tmp_3_i (84)  [1/2] 6.91ns  loc: EQ.c:13->EQ.c:50
:31  %tmp_3_i = mul nsw i32 %extLd1, %coeff_load_2

ST_6: extLd7 (87)  [1/1] 0.00ns  loc: EQ.c:13->EQ.c:50
:34  %extLd7 = sext i17 %y1_fix_load to i32

ST_6: tmp_4_i (88)  [2/2] 6.91ns  loc: EQ.c:13->EQ.c:50
:35  %tmp_4_i = mul nsw i32 %extLd7, %coeff_load_3

ST_6: extLd2 (91)  [1/1] 0.00ns  loc: EQ.c:13->EQ.c:50
:38  %extLd2 = sext i17 %y2_fix_load to i32

ST_6: tmp_5_i (92)  [2/2] 6.91ns  loc: EQ.c:13->EQ.c:50
:39  %tmp_5_i = mul nsw i32 %extLd2, %coeff_load_4


 <State 7>: 6.91ns
ST_7: tmp_4_i (88)  [1/2] 6.91ns  loc: EQ.c:13->EQ.c:50
:35  %tmp_4_i = mul nsw i32 %extLd7, %coeff_load_3

ST_7: tmp_5_i (92)  [1/2] 6.91ns  loc: EQ.c:13->EQ.c:50
:39  %tmp_5_i = mul nsw i32 %extLd2, %coeff_load_4

ST_7: tmp (93)  [1/1] 2.19ns  loc: EQ.c:13->EQ.c:50
:40  %tmp = add i32 %tmp_3_i, %tmp_i

ST_7: tmp_7_i (94)  [1/1] 2.19ns  loc: EQ.c:13->EQ.c:50
:41  %tmp_7_i = add i32 %tmp_2_i, %tmp


 <State 8>: 6.69ns
ST_8: StgValue_113 (53)  [1/1] 0.00ns  loc: EQ.c:49
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str3) nounwind

ST_8: tmp_8_i (95)  [1/1] 2.19ns  loc: EQ.c:13->EQ.c:50
:42  %tmp_8_i = sub i32 %tmp_7_i, %tmp_4_i

ST_8: out (96)  [1/1] 2.19ns  loc: EQ.c:13->EQ.c:50
:43  %out = sub i32 %tmp_8_i, %tmp_5_i

ST_8: tmp_10_i (97)  [1/1] 0.00ns  loc: EQ.c:16->EQ.c:50
:44  %tmp_10_i = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %out, i32 15, i32 31)

ST_8: StgValue_117 (101)  [1/1] 2.32ns  loc: EQ.c:21->EQ.c:50
:48  store i17 %tmp_10_i, i17* %y1_fix_addr, align 4

ST_8: input (102)  [1/1] 0.00ns  loc: EQ.c:23->EQ.c:50
:49  %input = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %out, i32 15, i32 30)

ST_8: StgValue_119 (104)  [1/1] 0.00ns  loc: EQ.c:49
:51  br label %.preheader


 <State 9>: 5.64ns
ST_9: i_1 (110)  [1/1] 2.39ns  loc: EQ.c:41
:2  %i_1 = add i16 1, %i

ST_9: i_2 (114)  [1/1] 2.39ns  loc: EQ.c:42
:6  %i_2 = add i16 2, %i

ST_9: tmp_2 (115)  [1/1] 0.00ns  loc: EQ.c:42
:7  %tmp_2 = sext i16 %i_1 to i32

ST_9: coeff_addr_1 (116)  [1/1] 0.00ns  loc: EQ.c:42
:8  %coeff_addr_1 = getelementptr inbounds [35 x i32]* @coeff, i32 0, i32 %tmp_2

ST_9: StgValue_124 (117)  [1/1] 3.25ns  loc: EQ.c:42
:9  store i32 %b1_read, i32* %coeff_addr_1, align 4

ST_9: tmp_3 (119)  [1/1] 0.00ns  loc: EQ.c:43
:11  %tmp_3 = sext i16 %i_2 to i32

ST_9: coeff_addr_2 (120)  [1/1] 0.00ns  loc: EQ.c:43
:12  %coeff_addr_2 = getelementptr inbounds [35 x i32]* @coeff, i32 0, i32 %tmp_3

ST_9: StgValue_127 (121)  [1/1] 3.25ns  loc: EQ.c:43
:13  store i32 %b2_read, i32* %coeff_addr_2, align 4


 <State 10>: 5.64ns
ST_10: i_3 (118)  [1/1] 2.39ns  loc: EQ.c:43
:10  %i_3 = add i16 3, %i

ST_10: i_4 (122)  [1/1] 2.39ns  loc: EQ.c:44
:14  %i_4 = add i16 4, %i

ST_10: tmp_4 (123)  [1/1] 0.00ns  loc: EQ.c:44
:15  %tmp_4 = sext i16 %i_3 to i32

ST_10: coeff_addr_3 (124)  [1/1] 0.00ns  loc: EQ.c:44
:16  %coeff_addr_3 = getelementptr inbounds [35 x i32]* @coeff, i32 0, i32 %tmp_4

ST_10: StgValue_132 (125)  [1/1] 3.25ns  loc: EQ.c:44
:17  store i32 %a1_read, i32* %coeff_addr_3, align 4

ST_10: tmp_5 (126)  [1/1] 0.00ns  loc: EQ.c:45
:18  %tmp_5 = sext i16 %i_4 to i32

ST_10: coeff_addr_4 (127)  [1/1] 0.00ns  loc: EQ.c:45
:19  %coeff_addr_4 = getelementptr inbounds [35 x i32]* @coeff, i32 0, i32 %tmp_5

ST_10: StgValue_135 (128)  [1/1] 3.25ns  loc: EQ.c:45
:20  store i32 %a2_read, i32* %coeff_addr_4, align 4

ST_10: StgValue_136 (129)  [1/1] 1.59ns  loc: EQ.c:46
:21  br label %.loopexit


 <State 11>: 1.00ns
ST_11: tmp_12 (131)  [1/1] 0.00ns  loc: EQ.c:23->EQ.c:50
.loopexit:0  %tmp_12 = phi i16 [ 0, %1 ], [ %tmp_6, %.loopexit.loopexit ]

ST_11: StgValue_138 (132)  [1/1] 1.00ns  loc: EQ.c:57
.loopexit:1  call void @_ssdm_op_Write.s_axilite.i16P(i16* %sampleOut, i16 %tmp_12) nounwind

ST_11: StgValue_139 (133)  [1/1] 0.00ns  loc: EQ.c:58
.loopexit:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ band]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sampleIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sampleOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ coeff]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ x1_fix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x2_fix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ y1_fix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ y2_fix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12   (specbitsmap      ) [ 000000000000]
StgValue_13   (specbitsmap      ) [ 000000000000]
StgValue_14   (specbitsmap      ) [ 000000000000]
StgValue_15   (specbitsmap      ) [ 000000000000]
StgValue_16   (specbitsmap      ) [ 000000000000]
StgValue_17   (specbitsmap      ) [ 000000000000]
StgValue_18   (specbitsmap      ) [ 000000000000]
StgValue_19   (specbitsmap      ) [ 000000000000]
StgValue_20   (spectopmodule    ) [ 000000000000]
sampleIn_read (read             ) [ 011111111000]
band_read     (read             ) [ 000000000000]
a2_read       (read             ) [ 000000000110]
a1_read       (read             ) [ 000000000110]
b2_read       (read             ) [ 000000000100]
b1_read       (read             ) [ 000000000100]
b0_read       (read             ) [ 000000000000]
StgValue_28   (specinterface    ) [ 000000000000]
StgValue_29   (specinterface    ) [ 000000000000]
StgValue_30   (specinterface    ) [ 000000000000]
StgValue_31   (specinterface    ) [ 000000000000]
StgValue_32   (specinterface    ) [ 000000000000]
StgValue_33   (specinterface    ) [ 000000000000]
StgValue_34   (specinterface    ) [ 000000000000]
StgValue_35   (specinterface    ) [ 000000000000]
StgValue_36   (specinterface    ) [ 000000000000]
tmp_s         (icmp             ) [ 010000000000]
StgValue_38   (br               ) [ 000000000000]
StgValue_39   (br               ) [ 011111111000]
tmp_13        (shl              ) [ 000000000000]
i             (add              ) [ 000000000110]
tmp_1         (sext             ) [ 000000000000]
coeff_addr    (getelementptr    ) [ 000000000000]
StgValue_44   (store            ) [ 000000000000]
tmp_6         (phi              ) [ 001000000111]
i5            (phi              ) [ 001110000000]
band_assign   (phi              ) [ 001100000000]
sample_assign (phi              ) [ 001110000000]
exitcond      (icmp             ) [ 001111111000]
empty         (speclooptripcount) [ 000000000000]
b             (add              ) [ 011111111000]
StgValue_52   (br               ) [ 000000000000]
tmp_7         (zext             ) [ 000000000000]
coeff_addr_5  (getelementptr    ) [ 000100000000]
StgValue_56   (br               ) [ 001111111011]
tmp_14        (trunc            ) [ 000000000000]
coeff_load    (load             ) [ 000011000000]
tmp_8         (add              ) [ 000000000000]
tmp_8_cast    (zext             ) [ 000000000000]
coeff_addr_6  (getelementptr    ) [ 000010000000]
tmp_9         (add              ) [ 000000000000]
tmp_9_cast    (zext             ) [ 000000000000]
coeff_addr_7  (getelementptr    ) [ 000010000000]
tmp_1_i       (zext             ) [ 000000000000]
x1_fix_addr   (getelementptr    ) [ 000010000000]
x2_fix_addr   (getelementptr    ) [ 000010000000]
y1_fix_addr   (getelementptr    ) [ 000011111000]
y2_fix_addr   (getelementptr    ) [ 000011000000]
coeff_load_1  (load             ) [ 000001100000]
coeff_load_2  (load             ) [ 000001100000]
tmp_10        (add              ) [ 000000000000]
tmp_10_cast   (zext             ) [ 000000000000]
coeff_addr_8  (getelementptr    ) [ 000001000000]
tmp_11        (add              ) [ 000000000000]
tmp_11_cast   (zext             ) [ 000000000000]
coeff_addr_9  (getelementptr    ) [ 000001000000]
in            (sext             ) [ 000001000000]
x1_fix_load   (load             ) [ 000001000000]
x2_fix_load   (load             ) [ 000001000000]
StgValue_90   (store            ) [ 000000000000]
StgValue_91   (store            ) [ 000000000000]
i_5           (add              ) [ 011001111000]
coeff_load_3  (load             ) [ 000000110000]
coeff_load_4  (load             ) [ 000000110000]
tmp_i         (mul              ) [ 000000110000]
extLd         (sext             ) [ 000000100000]
extLd1        (sext             ) [ 000000100000]
y1_fix_load   (load             ) [ 000000100000]
y2_fix_load   (load             ) [ 000000100000]
StgValue_102  (store            ) [ 000000000000]
tmp_2_i       (mul              ) [ 000000010000]
tmp_3_i       (mul              ) [ 000000010000]
extLd7        (sext             ) [ 000000010000]
extLd2        (sext             ) [ 000000010000]
tmp_4_i       (mul              ) [ 000000001000]
tmp_5_i       (mul              ) [ 000000001000]
tmp           (add              ) [ 000000000000]
tmp_7_i       (add              ) [ 000000001000]
StgValue_113  (specloopname     ) [ 000000000000]
tmp_8_i       (sub              ) [ 000000000000]
out           (sub              ) [ 000000000000]
tmp_10_i      (partselect       ) [ 000000000000]
StgValue_117  (store            ) [ 000000000000]
input         (partselect       ) [ 011111111000]
StgValue_119  (br               ) [ 011111111000]
i_1           (add              ) [ 000000000000]
i_2           (add              ) [ 000000000000]
tmp_2         (sext             ) [ 000000000000]
coeff_addr_1  (getelementptr    ) [ 000000000000]
StgValue_124  (store            ) [ 000000000000]
tmp_3         (sext             ) [ 000000000000]
coeff_addr_2  (getelementptr    ) [ 000000000000]
StgValue_127  (store            ) [ 000000000000]
i_3           (add              ) [ 000000000000]
i_4           (add              ) [ 000000000000]
tmp_4         (sext             ) [ 000000000000]
coeff_addr_3  (getelementptr    ) [ 000000000000]
StgValue_132  (store            ) [ 000000000000]
tmp_5         (sext             ) [ 000000000000]
coeff_addr_4  (getelementptr    ) [ 000000000000]
StgValue_135  (store            ) [ 000000000000]
StgValue_136  (br               ) [ 001000000011]
tmp_12        (phi              ) [ 000000000001]
StgValue_138  (write            ) [ 000000000000]
StgValue_139  (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="band">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="band"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sampleIn">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sampleIn"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sampleOut">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sampleOut"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coeff">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x1_fix">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1_fix"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x2_fix">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2_fix"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="y1_fix">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_fix"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="y2_fix">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2_fix"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i16P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="sampleIn_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sampleIn_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="band_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="band_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="a2_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a2_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="a1_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a1_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="b2_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="b1_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="b0_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="StgValue_138_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="16" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_138/11 "/>
</bind>
</comp>

<comp id="145" class="1004" name="coeff_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="16" slack="0"/>
<pin id="149" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="3" bw="6" slack="0"/>
<pin id="182" dir="0" index="4" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
<pin id="183" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_44/1 coeff_load/2 coeff_load_1/3 coeff_load_2/3 coeff_load_3/4 coeff_load_4/4 StgValue_124/9 StgValue_127/9 StgValue_132/10 StgValue_135/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="coeff_addr_5_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr_5/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="coeff_addr_6_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr_6/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="coeff_addr_7_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr_7/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="x1_fix_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x1_fix_addr/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="2"/>
<pin id="195" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x1_fix_load/3 StgValue_91/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="x2_fix_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x2_fix_addr/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x2_fix_load/3 StgValue_90/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="y1_fix_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="17" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="3" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y1_fix_addr/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="y2_fix_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="17" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y2_fix_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="coeff_addr_8_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr_8/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="coeff_addr_9_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr_9/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="1"/>
<pin id="241" dir="0" index="1" bw="17" slack="0"/>
<pin id="242" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="y1_fix_load/4 StgValue_117/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="0" index="1" bw="17" slack="0"/>
<pin id="246" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="y2_fix_load/4 StgValue_102/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="coeff_addr_1_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="16" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr_1/9 "/>
</bind>
</comp>

<comp id="257" class="1004" name="coeff_addr_2_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="16" slack="0"/>
<pin id="261" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr_2/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="coeff_addr_3_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="16" slack="0"/>
<pin id="269" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr_3/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="coeff_addr_4_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="16" slack="0"/>
<pin id="277" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr_4/10 "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp_6_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_6_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i5_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="1"/>
<pin id="295" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="i5_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="band_assign_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="1"/>
<pin id="307" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="band_assign (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="band_assign_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="band_assign/2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="sample_assign_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="2"/>
<pin id="319" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_assign (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="sample_assign_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="16" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sample_assign/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_12_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="1"/>
<pin id="330" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_12_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="16" slack="2"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="341" class="1005" name="reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_load coeff_load_3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_s_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_13_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="i_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="exitcond_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="3" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="b_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_7_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_14_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="1"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_8_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="5" slack="0"/>
<pin id="393" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_8_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_9_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="1"/>
<pin id="404" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_9_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_1_i_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_10_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="0" index="1" bw="6" slack="2"/>
<pin id="423" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_10_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_11_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="6" slack="2"/>
<pin id="434" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_11_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="in_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="2"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="i_5_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="2"/>
<pin id="455" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="extLd_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_i/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="extLd1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd1/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="1"/>
<pin id="472" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_i/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="extLd7_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="17" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd7/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="grp_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="17" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="1"/>
<pin id="480" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4_i/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="extLd2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="17" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd2/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="17" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_i/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="0" index="1" bw="32" slack="2"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_7_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7_i/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_8_i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="0" index="1" bw="32" slack="1"/>
<pin id="503" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_i/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="out_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="1"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_10_i_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="17" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="5" slack="0"/>
<pin id="513" dir="0" index="3" bw="6" slack="0"/>
<pin id="514" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10_i/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="input_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="0" index="3" bw="6" slack="0"/>
<pin id="525" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="i_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="1"/>
<pin id="533" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="i_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="0" index="1" bw="16" slack="1"/>
<pin id="538" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="i_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="2"/>
<pin id="553" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="i_4_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="0"/>
<pin id="557" dir="0" index="1" bw="16" slack="2"/>
<pin id="558" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_5_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="570" class="1005" name="sampleIn_read_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="1"/>
<pin id="572" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sampleIn_read "/>
</bind>
</comp>

<comp id="575" class="1005" name="a2_read_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="2"/>
<pin id="577" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a2_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="a1_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="2"/>
<pin id="582" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a1_read "/>
</bind>
</comp>

<comp id="585" class="1005" name="b2_read_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_read "/>
</bind>
</comp>

<comp id="590" class="1005" name="b1_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_read "/>
</bind>
</comp>

<comp id="598" class="1005" name="i_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="16" slack="1"/>
<pin id="600" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="609" class="1005" name="b_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="0"/>
<pin id="611" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="614" class="1005" name="coeff_addr_5_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="1"/>
<pin id="616" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr_5 "/>
</bind>
</comp>

<comp id="619" class="1005" name="coeff_addr_6_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="1"/>
<pin id="621" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr_6 "/>
</bind>
</comp>

<comp id="624" class="1005" name="coeff_addr_7_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="1"/>
<pin id="626" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr_7 "/>
</bind>
</comp>

<comp id="629" class="1005" name="x1_fix_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="1"/>
<pin id="631" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x1_fix_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="x2_fix_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="1"/>
<pin id="636" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x2_fix_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="y1_fix_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="1"/>
<pin id="641" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y1_fix_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="y2_fix_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="3" slack="1"/>
<pin id="646" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y2_fix_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="coeff_load_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_load_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="coeff_load_2_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_load_2 "/>
</bind>
</comp>

<comp id="659" class="1005" name="coeff_addr_8_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="1"/>
<pin id="661" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr_8 "/>
</bind>
</comp>

<comp id="664" class="1005" name="coeff_addr_9_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="1"/>
<pin id="666" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr_9 "/>
</bind>
</comp>

<comp id="669" class="1005" name="in_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in "/>
</bind>
</comp>

<comp id="674" class="1005" name="x1_fix_load_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="1"/>
<pin id="676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x1_fix_load "/>
</bind>
</comp>

<comp id="679" class="1005" name="x2_fix_load_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="1"/>
<pin id="681" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x2_fix_load "/>
</bind>
</comp>

<comp id="684" class="1005" name="i_5_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="1"/>
<pin id="686" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="689" class="1005" name="coeff_load_4_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_load_4 "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_i_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="2"/>
<pin id="696" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="699" class="1005" name="extLd_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="extLd "/>
</bind>
</comp>

<comp id="704" class="1005" name="extLd1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="extLd1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="y1_fix_load_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="17" slack="1"/>
<pin id="711" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="y1_fix_load "/>
</bind>
</comp>

<comp id="714" class="1005" name="y2_fix_load_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="17" slack="1"/>
<pin id="716" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="y2_fix_load "/>
</bind>
</comp>

<comp id="719" class="1005" name="tmp_2_i_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_3_i_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="729" class="1005" name="extLd7_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="extLd7 "/>
</bind>
</comp>

<comp id="734" class="1005" name="extLd2_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="extLd2 "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp_4_i_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_5_i_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_7_i_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="754" class="1005" name="input_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="94" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="132" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="3"/><net_sink comp="152" pin=3"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="152" pin=3"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="247"><net_src comp="192" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="152" pin=3"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="265" pin="3"/><net_sink comp="152" pin=3"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="296"><net_src comp="52" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="316"><net_src comp="309" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="327"><net_src comp="321" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="281" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="332" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="344"><net_src comp="152" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="152" pin="5"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="102" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="102" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="102" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="373"><net_src comp="309" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="56" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="309" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="297" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="389"><net_src comp="293" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="64" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="293" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="415"><net_src comp="305" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="293" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="435"><net_src comp="70" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="293" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="445"><net_src comp="317" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="341" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="72" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="293" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="341" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="490"><net_src comp="483" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="499"><net_src comp="491" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="515"><net_src comp="78" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="504" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="80" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="82" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="519"><net_src comp="509" pin="4"/><net_sink comp="239" pin=1"/></net>

<net id="526"><net_src comp="84" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="504" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="80" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="529"><net_src comp="86" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="534"><net_src comp="88" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="48" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="530" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="548"><net_src comp="535" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="554"><net_src comp="90" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="92" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="550" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="568"><net_src comp="555" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="573"><net_src comp="96" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="578"><net_src comp="108" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="583"><net_src comp="114" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="588"><net_src comp="120" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="593"><net_src comp="126" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="601"><net_src comp="358" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="612"><net_src comp="375" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="617"><net_src comp="158" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="622"><net_src comp="166" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="627"><net_src comp="174" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="632"><net_src comp="185" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="637"><net_src comp="197" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="642"><net_src comp="209" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="647"><net_src comp="216" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="652"><net_src comp="152" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="657"><net_src comp="152" pin="5"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="662"><net_src comp="223" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="667"><net_src comp="231" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="672"><net_src comp="442" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="677"><net_src comp="192" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="682"><net_src comp="204" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="687"><net_src comp="452" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="692"><net_src comp="152" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="697"><net_src comp="446" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="702"><net_src comp="458" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="707"><net_src comp="466" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="712"><net_src comp="239" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="717"><net_src comp="243" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="722"><net_src comp="461" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="727"><net_src comp="469" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="732"><net_src comp="474" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="737"><net_src comp="483" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="742"><net_src comp="477" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="747"><net_src comp="486" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="752"><net_src comp="495" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="757"><net_src comp="520" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="321" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sampleOut | {11 }
	Port: coeff | {1 9 10 }
	Port: x1_fix | {4 }
	Port: x2_fix | {4 }
	Port: y1_fix | {8 }
	Port: y2_fix | {5 }
 - Input state : 
	Port: eq : b0 | {1 }
	Port: eq : b1 | {1 }
	Port: eq : b2 | {1 }
	Port: eq : a1 | {1 }
	Port: eq : a2 | {1 }
	Port: eq : band | {1 }
	Port: eq : sampleIn | {1 }
	Port: eq : coeff | {2 3 4 5 }
	Port: eq : x1_fix | {3 4 }
	Port: eq : x2_fix | {3 4 }
	Port: eq : y1_fix | {4 5 }
	Port: eq : y2_fix | {4 5 }
  - Chain level:
	State 1
		StgValue_38 : 1
		tmp_1 : 1
		coeff_addr : 2
		StgValue_44 : 3
	State 2
		exitcond : 1
		b : 1
		StgValue_52 : 2
		tmp_7 : 1
		coeff_addr_5 : 2
		coeff_load : 3
	State 3
		tmp_8 : 1
		tmp_8_cast : 2
		coeff_addr_6 : 3
		coeff_load_1 : 4
		tmp_9_cast : 1
		coeff_addr_7 : 2
		coeff_load_2 : 3
		x1_fix_addr : 1
		x1_fix_load : 2
		x2_fix_addr : 1
		x2_fix_load : 2
		y1_fix_addr : 1
		y2_fix_addr : 1
	State 4
		tmp_10_cast : 1
		coeff_addr_8 : 2
		coeff_load_3 : 3
		tmp_11_cast : 1
		coeff_addr_9 : 2
		coeff_load_4 : 3
		tmp_i : 1
		StgValue_90 : 1
	State 5
		tmp_2_i : 1
		tmp_3_i : 1
		StgValue_102 : 1
	State 6
		tmp_4_i : 1
		tmp_5_i : 1
	State 7
		tmp_7_i : 1
	State 8
		out : 1
		tmp_10_i : 2
		StgValue_117 : 3
		input : 2
	State 9
		tmp_2 : 1
		coeff_addr_1 : 2
		StgValue_124 : 3
		tmp_3 : 1
		coeff_addr_2 : 2
		StgValue_127 : 3
	State 10
		tmp_4 : 1
		coeff_addr_3 : 2
		StgValue_132 : 3
		tmp_5 : 1
		coeff_addr_4 : 2
		StgValue_135 : 3
	State 11
		StgValue_138 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_446        |    4    |   165   |    50   |
|          |         grp_fu_461        |    4    |   165   |    50   |
|    mul   |         grp_fu_469        |    4    |   165   |    50   |
|          |         grp_fu_477        |    4    |   165   |    50   |
|          |         grp_fu_486        |    4    |   165   |    50   |
|----------|---------------------------|---------|---------|---------|
|          |          i_fu_358         |    0    |    53   |    21   |
|          |          b_fu_375         |    0    |    14   |    9    |
|          |        tmp_8_fu_390       |    0    |    20   |    10   |
|          |        tmp_9_fu_401       |    0    |    23   |    11   |
|          |       tmp_10_fu_420       |    0    |    23   |    11   |
|          |       tmp_11_fu_431       |    0    |    23   |    11   |
|    add   |         i_5_fu_452        |    0    |    23   |    11   |
|          |         tmp_fu_491        |    0    |    0    |    32   |
|          |       tmp_7_i_fu_495      |    0    |    0    |    32   |
|          |         i_1_fu_530        |    0    |    53   |    21   |
|          |         i_2_fu_535        |    0    |    53   |    21   |
|          |         i_3_fu_550        |    0    |    53   |    21   |
|          |         i_4_fu_555        |    0    |    53   |    21   |
|----------|---------------------------|---------|---------|---------|
|    sub   |       tmp_8_i_fu_500      |    0    |    0    |    32   |
|          |         out_fu_504        |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |        tmp_s_fu_346       |    0    |    0    |    8    |
|          |      exitcond_fu_369      |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|          |  sampleIn_read_read_fu_96 |    0    |    0    |    0    |
|          |   band_read_read_fu_102   |    0    |    0    |    0    |
|          |    a2_read_read_fu_108    |    0    |    0    |    0    |
|   read   |    a1_read_read_fu_114    |    0    |    0    |    0    |
|          |    b2_read_read_fu_120    |    0    |    0    |    0    |
|          |    b1_read_read_fu_126    |    0    |    0    |    0    |
|          |    b0_read_read_fu_132    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_138_write_fu_138 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    shl   |       tmp_13_fu_352       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_1_fu_364       |    0    |    0    |    0    |
|          |         in_fu_442         |    0    |    0    |    0    |
|          |        extLd_fu_458       |    0    |    0    |    0    |
|          |       extLd1_fu_466       |    0    |    0    |    0    |
|   sext   |       extLd7_fu_474       |    0    |    0    |    0    |
|          |       extLd2_fu_483       |    0    |    0    |    0    |
|          |        tmp_2_fu_540       |    0    |    0    |    0    |
|          |        tmp_3_fu_545       |    0    |    0    |    0    |
|          |        tmp_4_fu_560       |    0    |    0    |    0    |
|          |        tmp_5_fu_565       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_7_fu_381       |    0    |    0    |    0    |
|          |     tmp_8_cast_fu_396     |    0    |    0    |    0    |
|   zext   |     tmp_9_cast_fu_407     |    0    |    0    |    0    |
|          |       tmp_1_i_fu_412      |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_426    |    0    |    0    |    0    |
|          |     tmp_11_cast_fu_437    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |       tmp_14_fu_386       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|      tmp_10_i_fu_509      |    0    |    0    |    0    |
|          |        input_fu_520       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    20   |   1216  |   555   |
|----------|---------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| coeff|    2   |    0   |    0   |
|x1_fix|    0   |   32   |    2   |
|x2_fix|    0   |   32   |    2   |
|y1_fix|    0   |   34   |    2   |
|y2_fix|    0   |   34   |    2   |
+------+--------+--------+--------+
| Total|    2   |   132  |    8   |
+------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   a1_read_reg_580   |   32   |
|   a2_read_reg_575   |   32   |
|   b1_read_reg_590   |   32   |
|   b2_read_reg_585   |   32   |
|      b_reg_609      |    3   |
| band_assign_reg_305 |    3   |
| coeff_addr_5_reg_614|    6   |
| coeff_addr_6_reg_619|    6   |
| coeff_addr_7_reg_624|    6   |
| coeff_addr_8_reg_659|    6   |
| coeff_addr_9_reg_664|    6   |
| coeff_load_1_reg_649|   32   |
| coeff_load_2_reg_654|   32   |
| coeff_load_4_reg_689|   32   |
|    extLd1_reg_704   |   32   |
|    extLd2_reg_734   |   32   |
|    extLd7_reg_729   |   32   |
|    extLd_reg_699    |   32   |
|      i5_reg_293     |    6   |
|     i_5_reg_684     |    6   |
|      i_reg_598      |   16   |
|      in_reg_669     |   32   |
|    input_reg_754    |   16   |
|       reg_341       |   32   |
|sampleIn_read_reg_570|   16   |
|sample_assign_reg_317|   16   |
|    tmp_12_reg_328   |   16   |
|   tmp_2_i_reg_719   |   32   |
|   tmp_3_i_reg_724   |   32   |
|   tmp_4_i_reg_739   |   32   |
|   tmp_5_i_reg_744   |   32   |
|    tmp_6_reg_281    |   16   |
|   tmp_7_i_reg_749   |   32   |
|    tmp_i_reg_694    |   32   |
| x1_fix_addr_reg_629 |    3   |
| x1_fix_load_reg_674 |   16   |
| x2_fix_addr_reg_634 |    3   |
| x2_fix_load_reg_679 |   16   |
| y1_fix_addr_reg_639 |    3   |
| y1_fix_load_reg_709 |   17   |
| y2_fix_addr_reg_644 |    3   |
| y2_fix_load_reg_714 |   17   |
+---------------------+--------+
|        Total        |   830  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_152  |  p0  |   9  |   6  |   54   ||    50   |
|  grp_access_fu_152  |  p1  |   3  |  32  |   96   ||    15   |
|  grp_access_fu_152  |  p3  |   6  |   6  |   36   ||    33   |
|  grp_access_fu_152  |  p4  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_192  |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_204  |  p0  |   2  |   3  |    6   ||    9    |
|    tmp_6_reg_281    |  p0  |   2  |  16  |   32   ||    9    |
|      i5_reg_293     |  p0  |   2  |   6  |   12   ||    9    |
| band_assign_reg_305 |  p0  |   2  |   3  |    6   ||    9    |
|       reg_341       |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_446     |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_461     |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_469     |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_477     |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_486     |  p0  |   2  |  17  |   34   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   540  || 25.7115 ||   206   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   20   |    -   |  1216  |   555  |
|   Memory  |    2   |    -   |    -   |   132  |    8   |
|Multiplexer|    -   |    -   |   25   |    -   |   206  |
|  Register |    -   |    -   |    -   |   830  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   20   |   25   |  2178  |   769  |
+-----------+--------+--------+--------+--------+--------+
