

================================================================
== Vitis HLS Report for 'modp_NTT2_ext_1'
================================================================
* Date:           Mon Mar  4 11:08:46 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  47.294 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |y_modp_montymul_fu_200  |modp_montymul  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1231_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_1236_2    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_1244_3  |        ?|        ?|         3|          -|          -|     ?|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 3 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p0i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p0i"   --->   Operation 10 'read' 'p0i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p"   --->   Operation 11 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn"   --->   Operation 12 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gm_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %gm"   --->   Operation 13 'read' 'gm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stride_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %stride"   --->   Operation 14 'read' 'stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %a"   --->   Operation 15 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stride_cast2 = zext i8 %stride_read"   --->   Operation 16 'zext' 'stride_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p0i_cast = zext i31 %p0i_read"   --->   Operation 17 'zext' 'p0i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i25 %p_read"   --->   Operation 18 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_cast_cast_cast_cast = zext i31 %p_cast_cast_cast"   --->   Operation 19 'zext' 'p_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stride_cast = zext i8 %stride_read"   --->   Operation 20 'zext' 'stride_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 21 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 22 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln1226 = icmp_eq  i32 %logn_read, i32 0" [../FalconHLS/code_hls/keygen.c:1226]   --->   Operation 23 'icmp' 'icmp_ln1226' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln1226 = br i1 %icmp_ln1226, void %if.end, void %cleanup.cont" [../FalconHLS/code_hls/keygen.c:1226]   --->   Operation 24 'br' 'br_ln1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 25 'alloca' 't' <Predicate = (!icmp_ln1226)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 26 'alloca' 'm' <Predicate = (!icmp_ln1226)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1229 = zext i32 %logn_read" [../FalconHLS/code_hls/keygen.c:1229]   --->   Operation 27 'zext' 'zext_ln1229' <Predicate = (!icmp_ln1226)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln1229" [../FalconHLS/code_hls/keygen.c:1229]   --->   Operation 28 'shl' 'n' <Predicate = (!icmp_ln1226)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln1231 = store i64 1, i64 %m" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 29 'store' 'store_ln1231' <Predicate = (!icmp_ln1226)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln1231 = store i64 %n, i64 %t" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 30 'store' 'store_ln1231' <Predicate = (!icmp_ln1226)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln1231 = br void %for.cond" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 31 'br' 'br_ln1231' <Predicate = (!icmp_ln1226)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%m_11 = load i64 %m" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 32 'load' 'm_11' <Predicate = (!icmp_ln1226)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.77ns)   --->   "%icmp_ln1231 = icmp_ult  i64 %m_11, i64 %n" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 33 'icmp' 'icmp_ln1231' <Predicate = (!icmp_ln1226)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1231 = br i1 %icmp_ln1231, void %cleanup.cont.loopexit, void %VITIS_LOOP_1236_2" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 34 'br' 'br_ln1231' <Predicate = (!icmp_ln1226)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%t_load = load i64 %t" [../FalconHLS/code_hls/keygen.c:1235]   --->   Operation 35 'load' 't_load' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln1235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_98" [../FalconHLS/code_hls/keygen.c:1235]   --->   Operation 36 'specloopname' 'specloopname_ln1235' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ht = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %t_load, i32 1, i32 63" [../FalconHLS/code_hls/keygen.c:1235]   --->   Operation 37 'partselect' 'ht' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1235 = zext i63 %ht" [../FalconHLS/code_hls/keygen.c:1235]   --->   Operation 38 'zext' 'zext_ln1235' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1233_1 = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %t_load, i32 1, i32 13" [../FalconHLS/code_hls/keygen.c:1233]   --->   Operation 39 'partselect' 'trunc_ln1233_1' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1241 = trunc i64 %m_11" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 40 'trunc' 'trunc_ln1241' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln1236 = br void %VITIS_LOOP_1244_3" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 41 'br' 'br_ln1236' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln1226 & !icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln1255 = ret" [../FalconHLS/code_hls/keygen.c:1255]   --->   Operation 43 'ret' 'ret_ln1255' <Predicate = (!icmp_ln1231) | (icmp_ln1226)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.36>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%v1 = phi i64 0, void %VITIS_LOOP_1236_2, i64 %v1_3, void %for.inc14.loopexit"   --->   Operation 44 'phi' 'v1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%u_07 = phi i64 0, void %VITIS_LOOP_1236_2, i64 %u, void %for.inc14.loopexit"   --->   Operation 45 'phi' 'u_07' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.77ns)   --->   "%icmp_ln1236 = icmp_eq  i64 %u_07, i64 %m_11" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 46 'icmp' 'icmp_ln1236' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (3.52ns)   --->   "%u = add i64 %u_07, i64 1" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 47 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1236 = br i1 %icmp_ln1236, void %VITIS_LOOP_1244_3.split, void %for.inc18.loopexit" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 48 'br' 'br_ln1236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1241_1 = trunc i64 %u_07" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 49 'trunc' 'trunc_ln1241_1' <Predicate = (!icmp_ln1236)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.67ns)   --->   "%add_ln1241 = add i13 %trunc_ln1241_1, i13 %trunc_ln1241" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 50 'add' 'add_ln1241' <Predicate = (!icmp_ln1236)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1241, i2 0" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1236)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.94ns)   --->   "%add_ln1241_1 = add i15 %shl_ln, i15 %gm_read" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 52 'add' 'add_ln1241_1' <Predicate = (!icmp_ln1236)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1241_1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 53 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1236)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1236 = trunc i64 %v1" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 54 'trunc' 'trunc_ln1236' <Predicate = (!icmp_ln1236)> <Delay = 0.00>
ST_3 : Operation 55 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1242]   --->   Operation 55 'mul' 'mul_ln1242' <Predicate = (!icmp_ln1236)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (1.67ns)   --->   "%add_ln1243 = add i13 %trunc_ln1236, i13 %trunc_ln1233_1" [../FalconHLS/code_hls/keygen.c:1243]   --->   Operation 56 'add' 'add_ln1243' <Predicate = (!icmp_ln1236)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1243]   --->   Operation 57 'mul' 'mul_ln1243' <Predicate = (!icmp_ln1236)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%m_12 = shl i64 %m_11, i64 1" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 58 'shl' 'm_12' <Predicate = (icmp_ln1236)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln1231 = store i64 %m_12, i64 %m" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 59 'store' 'store_ln1231' <Predicate = (icmp_ln1236)> <Delay = 1.58>
ST_3 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln1231 = store i64 %zext_ln1235, i64 %t" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 60 'store' 'store_ln1231' <Predicate = (icmp_ln1236)> <Delay = 1.58>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1231 = br void %for.cond" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 61 'br' 'br_ln1231' <Predicate = (icmp_ln1236)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 62 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1242]   --->   Operation 62 'mul' 'mul_ln1242' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1243]   --->   Operation 63 'mul' 'mul_ln1243' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1241 = zext i13 %lshr_ln" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 64 'zext' 'zext_ln1241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1241" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 65 'getelementptr' 'vla18_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (3.25ns)   --->   "%s = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 66 'load' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 67 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1242]   --->   Operation 67 'mul' 'mul_ln1242' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1243]   --->   Operation 68 'mul' 'mul_ln1243' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln1233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97" [../FalconHLS/code_hls/keygen.c:1233]   --->   Operation 69 'specloopname' 'specloopname_ln1233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/2] (3.25ns)   --->   "%s = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 70 'load' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 71 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1242]   --->   Operation 71 'mul' 'mul_ln1242' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 72 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1243]   --->   Operation 72 'mul' 'mul_ln1243' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln1244 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 73 'br' 'br_ln1244' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 6.87>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%v_03 = phi i63 0, void %VITIS_LOOP_1244_3.split, i63 %v, void %for.inc.split"   --->   Operation 74 'phi' 'v_03' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%idx = phi i64 0, void %VITIS_LOOP_1244_3.split, i64 %add_ln1244_1, void %for.inc.split" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 75 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.78ns)   --->   "%icmp_ln1244 = icmp_eq  i63 %v_03, i63 %ht" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 76 'icmp' 'icmp_ln1244' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (3.49ns)   --->   "%v = add i63 %v_03, i63 1" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 77 'add' 'v' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln1244 = br i1 %icmp_ln1244, void %for.inc.split, void %for.inc14.loopexit" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 78 'br' 'br_ln1244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1244 = trunc i64 %idx" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 79 'trunc' 'trunc_ln1244' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.67ns)   --->   "%add_ln1238 = add i13 %trunc_ln1244, i13 %mul_ln1242" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 80 'add' 'add_ln1238' <Predicate = (!icmp_ln1244)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln68 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1238, i2 0" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 81 'bitconcatenate' 'shl_ln68' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.94ns)   --->   "%r1 = add i15 %shl_ln68, i15 %a_read" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 82 'add' 'r1' <Predicate = (!icmp_ln1244)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (1.67ns)   --->   "%add_ln1238_2 = add i13 %trunc_ln1244, i13 %mul_ln1243" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 83 'add' 'add_ln1238_2' <Predicate = (!icmp_ln1244)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1238_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1238_2, i2 0" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 84 'bitconcatenate' 'shl_ln1238_1' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.94ns)   --->   "%r2 = add i15 %shl_ln1238_1, i15 %a_read" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 85 'add' 'r2' <Predicate = (!icmp_ln1244)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln66 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1247]   --->   Operation 86 'partselect' 'lshr_ln66' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1247 = zext i13 %lshr_ln66" [../FalconHLS/code_hls/keygen.c:1247]   --->   Operation 87 'zext' 'zext_ln1247' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%vla18_addr_318 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1247" [../FalconHLS/code_hls/keygen.c:1247]   --->   Operation 88 'getelementptr' 'vla18_addr_318' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (3.25ns)   --->   "%x = load i13 %vla18_addr_318" [../FalconHLS/code_hls/keygen.c:1247]   --->   Operation 89 'load' 'x' <Predicate = (!icmp_ln1244)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln67 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r2, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1248]   --->   Operation 90 'partselect' 'lshr_ln67' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1248 = zext i13 %lshr_ln67" [../FalconHLS/code_hls/keygen.c:1248]   --->   Operation 91 'zext' 'zext_ln1248' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%vla18_addr_319 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1248" [../FalconHLS/code_hls/keygen.c:1248]   --->   Operation 92 'getelementptr' 'vla18_addr_319' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr_319" [../FalconHLS/code_hls/keygen.c:1248]   --->   Operation 93 'load' 'vla18_load' <Predicate = (!icmp_ln1244)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 94 [1/1] (3.52ns)   --->   "%add_ln1244_1 = add i64 %idx, i64 %stride_cast2" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 94 'add' 'add_ln1244_1' <Predicate = (!icmp_ln1244)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%t_load_5 = load i64 %t" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 95 'load' 't_load_5' <Predicate = (icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (3.52ns)   --->   "%v1_3 = add i64 %t_load_5, i64 %v1" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 96 'add' 'v1_3' <Predicate = (icmp_ln1244)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln1236 = br void %VITIS_LOOP_1244_3" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 97 'br' 'br_ln1236' <Predicate = (icmp_ln1244)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 47.2>
ST_8 : Operation 98 [1/2] (3.25ns)   --->   "%x = load i13 %vla18_addr_318" [../FalconHLS/code_hls/keygen.c:1247]   --->   Operation 98 'load' 'x' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 99 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr_319" [../FalconHLS/code_hls/keygen.c:1248]   --->   Operation 99 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 100 [1/1] (33.8ns)   --->   "%y = call i32 @modp_montymul, i32 %vla18_load, i32 %s, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:1248]   --->   Operation 100 'call' 'y' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln685 = sub i32 %x, i32 %p_cast_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 101 'sub' 'sub_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln685 = add i32 %y, i32 %sub_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 102 'add' 'add_ln685' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_15)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685, i32 31" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 103 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_15)   --->   "%select_ln685 = select i1 %tmp, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 104 'select' 'select_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_15)   --->   "%and_ln685 = and i25 %select_ln685, i25 %p_read" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 105 'and' 'and_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_15)   --->   "%sext_ln685 = sext i25 %and_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 106 'sext' 'sext_ln685' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_15)   --->   "%zext_ln685 = zext i31 %sext_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 107 'zext' 'zext_ln685' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln685_15 = add i32 %zext_ln685, i32 %add_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 108 'add' 'add_ln685_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln1249 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_318, i32 %add_ln685_15, i4 15" [../FalconHLS/code_hls/keygen.c:1249]   --->   Operation 109 'store' 'store_ln1249' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 110 [1/1] (2.55ns)   --->   "%sub_ln697 = sub i32 %x, i32 %y" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 110 'sub' 'sub_ln697' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 111 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%select_ln697 = select i1 %tmp_194, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 112 'select' 'select_ln697' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%and_ln697 = and i25 %select_ln697, i25 %p_read" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 113 'and' 'and_ln697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%sext_ln697 = sext i25 %and_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 114 'sext' 'sext_ln697' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%zext_ln697 = zext i31 %sext_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 115 'zext' 'zext_ln697' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln697 = add i32 %zext_ln697, i32 %sub_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 116 'add' 'add_ln697' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln1238 = specloopname void @_ssdm_op_SpecLoopName, void @empty_96" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 117 'specloopname' 'specloopname_ln1238' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln1250 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_319, i32 %add_ln697, i4 15" [../FalconHLS/code_hls/keygen.c:1250]   --->   Operation 118 'store' 'store_ln1250' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln1244 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 119 'br' 'br_ln1244' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vla18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ logn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p0i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p0i_read                   (read                  ) [ 0000000000]
p_read                     (read                  ) [ 0011111111]
logn_read                  (read                  ) [ 0000000000]
gm_read                    (read                  ) [ 0011111111]
stride_read                (read                  ) [ 0000000000]
a_read                     (read                  ) [ 0011111111]
stride_cast2               (zext                  ) [ 0011111111]
p0i_cast                   (zext                  ) [ 0011111111]
p_cast_cast_cast           (sext                  ) [ 0000000000]
p_cast_cast_cast_cast      (zext                  ) [ 0011111111]
stride_cast                (zext                  ) [ 0011111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
icmp_ln1226                (icmp                  ) [ 0111111111]
br_ln1226                  (br                    ) [ 0000000000]
t                          (alloca                ) [ 0111111111]
m                          (alloca                ) [ 0111111111]
zext_ln1229                (zext                  ) [ 0000000000]
n                          (shl                   ) [ 0011111111]
store_ln1231               (store                 ) [ 0000000000]
store_ln1231               (store                 ) [ 0000000000]
br_ln1231                  (br                    ) [ 0000000000]
m_11                       (load                  ) [ 0001111111]
icmp_ln1231                (icmp                  ) [ 0011111111]
br_ln1231                  (br                    ) [ 0000000000]
t_load                     (load                  ) [ 0000000000]
specloopname_ln1235        (specloopname          ) [ 0000000000]
ht                         (partselect            ) [ 0001111111]
zext_ln1235                (zext                  ) [ 0001111111]
trunc_ln1233_1             (partselect            ) [ 0001111111]
trunc_ln1241               (trunc                 ) [ 0001111111]
br_ln1236                  (br                    ) [ 0011111111]
br_ln0                     (br                    ) [ 0000000000]
ret_ln1255                 (ret                   ) [ 0000000000]
v1                         (phi                   ) [ 0001111111]
u_07                       (phi                   ) [ 0001000000]
icmp_ln1236                (icmp                  ) [ 0011111111]
u                          (add                   ) [ 0011111111]
br_ln1236                  (br                    ) [ 0000000000]
trunc_ln1241_1             (trunc                 ) [ 0000000000]
add_ln1241                 (add                   ) [ 0000000000]
shl_ln                     (bitconcatenate        ) [ 0000000000]
add_ln1241_1               (add                   ) [ 0000000000]
lshr_ln                    (partselect            ) [ 0000110000]
trunc_ln1236               (trunc                 ) [ 0000111000]
add_ln1243                 (add                   ) [ 0000111000]
m_12                       (shl                   ) [ 0000000000]
store_ln1231               (store                 ) [ 0000000000]
store_ln1231               (store                 ) [ 0000000000]
br_ln1231                  (br                    ) [ 0000000000]
zext_ln1241                (zext                  ) [ 0000000000]
vla18_addr                 (getelementptr         ) [ 0000001000]
specloopname_ln1233        (specloopname          ) [ 0000000000]
s                          (load                  ) [ 0000000111]
mul_ln1242                 (mul                   ) [ 0000000111]
mul_ln1243                 (mul                   ) [ 0000000111]
br_ln1244                  (br                    ) [ 0011111111]
v_03                       (phi                   ) [ 0000000100]
idx                        (phi                   ) [ 0000000100]
icmp_ln1244                (icmp                  ) [ 0011111111]
v                          (add                   ) [ 0011111111]
br_ln1244                  (br                    ) [ 0000000000]
trunc_ln1244               (trunc                 ) [ 0000000000]
add_ln1238                 (add                   ) [ 0000000000]
shl_ln68                   (bitconcatenate        ) [ 0000000000]
r1                         (add                   ) [ 0000000000]
add_ln1238_2               (add                   ) [ 0000000000]
shl_ln1238_1               (bitconcatenate        ) [ 0000000000]
r2                         (add                   ) [ 0000000000]
lshr_ln66                  (partselect            ) [ 0000000000]
zext_ln1247                (zext                  ) [ 0000000000]
vla18_addr_318             (getelementptr         ) [ 0000000010]
lshr_ln67                  (partselect            ) [ 0000000000]
zext_ln1248                (zext                  ) [ 0000000000]
vla18_addr_319             (getelementptr         ) [ 0000000011]
add_ln1244_1               (add                   ) [ 0011111111]
t_load_5                   (load                  ) [ 0000000000]
v1_3                       (add                   ) [ 0011111111]
br_ln1236                  (br                    ) [ 0011111111]
x                          (load                  ) [ 0000000000]
vla18_load                 (load                  ) [ 0000000000]
y                          (call                  ) [ 0000000000]
sub_ln685                  (sub                   ) [ 0000000000]
add_ln685                  (add                   ) [ 0000000000]
tmp                        (bitselect             ) [ 0000000000]
select_ln685               (select                ) [ 0000000000]
and_ln685                  (and                   ) [ 0000000000]
sext_ln685                 (sext                  ) [ 0000000000]
zext_ln685                 (zext                  ) [ 0000000000]
add_ln685_15               (add                   ) [ 0000000000]
store_ln1249               (store                 ) [ 0000000000]
sub_ln697                  (sub                   ) [ 0000000000]
tmp_194                    (bitselect             ) [ 0000000000]
select_ln697               (select                ) [ 0000000000]
and_ln697                  (and                   ) [ 0000000000]
sext_ln697                 (sext                  ) [ 0000000000]
zext_ln697                 (zext                  ) [ 0000000000]
add_ln697                  (add                   ) [ 0000000001]
specloopname_ln1238        (specloopname          ) [ 0000000000]
store_ln1250               (store                 ) [ 0000000000]
br_ln1244                  (br                    ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vla18">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla18"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stride">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="logn">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logn"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p0i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p0i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_98"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_97"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="modp_montymul"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_96"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="t_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="m_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p0i_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="31" slack="0"/>
<pin id="88" dir="0" index="1" bw="31" slack="0"/>
<pin id="89" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p0i_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="25" slack="0"/>
<pin id="94" dir="0" index="1" bw="25" slack="0"/>
<pin id="95" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="logn_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="logn_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="gm_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="0" index="1" bw="15" slack="0"/>
<pin id="107" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gm_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="stride_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="a_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="15" slack="0"/>
<pin id="118" dir="0" index="1" bw="15" slack="0"/>
<pin id="119" dir="1" index="2" bw="15" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="vla18_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="13" slack="0"/>
<pin id="126" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="13" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="142" dir="0" index="4" bw="13" slack="1"/>
<pin id="143" dir="0" index="5" bw="32" slack="0"/>
<pin id="144" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
<pin id="145" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s/5 x/7 vla18_load/7 store_ln1249/8 store_ln1250/9 "/>
</bind>
</comp>

<comp id="135" class="1004" name="vla18_addr_318_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="13" slack="0"/>
<pin id="139" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_318/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="vla18_addr_319_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="13" slack="0"/>
<pin id="151" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_319/7 "/>
</bind>
</comp>

<comp id="155" class="1005" name="v1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v1 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="v1_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="64" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="u_07_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_07 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="u_07_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="64" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="u_07/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="v_03_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="63" slack="1"/>
<pin id="180" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="v_03 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="v_03_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="63" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_03/7 "/>
</bind>
</comp>

<comp id="189" class="1005" name="idx_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="idx_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="64" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="y_modp_montymul_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="2"/>
<pin id="204" dir="0" index="3" bw="31" slack="7"/>
<pin id="205" dir="0" index="4" bw="31" slack="7"/>
<pin id="206" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="y/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/2 t_load_5/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="stride_cast2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stride_cast2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p0i_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p0i_cast/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_cast_cast_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="25" slack="0"/>
<pin id="222" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_cast_cast_cast_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="25" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="stride_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stride_cast/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln1226_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1226/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln1229_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1229/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="n_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln1231_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1231/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln1231_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1231/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="m_11_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_11/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln1231_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="1"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1231/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="ht_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="63" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="0" index="3" bw="7" slack="0"/>
<pin id="271" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ht/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln1235_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="63" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1235/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln1233_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="13" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="0" index="3" bw="5" slack="0"/>
<pin id="285" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1233_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln1241_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1241/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln1236_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1236/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="u_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln1241_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1241_1/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln1241_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="13" slack="0"/>
<pin id="311" dir="0" index="1" bw="13" slack="1"/>
<pin id="312" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1241/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="shl_ln_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="15" slack="0"/>
<pin id="316" dir="0" index="1" bw="13" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln1241_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="15" slack="0"/>
<pin id="324" dir="0" index="1" bw="15" slack="2"/>
<pin id="325" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1241_1/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="lshr_ln_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="13" slack="0"/>
<pin id="329" dir="0" index="1" bw="15" slack="0"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="0" index="3" bw="5" slack="0"/>
<pin id="332" dir="1" index="4" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln1236_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1236/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln1243_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="0"/>
<pin id="343" dir="0" index="1" bw="13" slack="1"/>
<pin id="344" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1243/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="m_12_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m_12/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln1231_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="2"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1231/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln1231_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="63" slack="1"/>
<pin id="358" dir="0" index="1" bw="64" slack="2"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1231/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln1241_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="13" slack="2"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1241/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln1244_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="63" slack="0"/>
<pin id="366" dir="0" index="1" bw="63" slack="5"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1244/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="v_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="63" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln1244_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="0"/>
<pin id="377" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1244/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln1238_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="13" slack="0"/>
<pin id="381" dir="0" index="1" bw="13" slack="1"/>
<pin id="382" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1238/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="shl_ln68_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="0"/>
<pin id="386" dir="0" index="1" bw="13" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln68/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="r1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="15" slack="0"/>
<pin id="394" dir="0" index="1" bw="15" slack="6"/>
<pin id="395" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r1/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln1238_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="13" slack="0"/>
<pin id="399" dir="0" index="1" bw="13" slack="1"/>
<pin id="400" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1238_2/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="shl_ln1238_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="15" slack="0"/>
<pin id="404" dir="0" index="1" bw="13" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1238_1/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="r2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="15" slack="0"/>
<pin id="412" dir="0" index="1" bw="15" slack="6"/>
<pin id="413" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r2/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="lshr_ln66_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="13" slack="0"/>
<pin id="417" dir="0" index="1" bw="15" slack="0"/>
<pin id="418" dir="0" index="2" bw="3" slack="0"/>
<pin id="419" dir="0" index="3" bw="5" slack="0"/>
<pin id="420" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln66/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln1247_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="13" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1247/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="lshr_ln67_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="0"/>
<pin id="432" dir="0" index="1" bw="15" slack="0"/>
<pin id="433" dir="0" index="2" bw="3" slack="0"/>
<pin id="434" dir="0" index="3" bw="5" slack="0"/>
<pin id="435" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln67/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln1248_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="13" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1248/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln1244_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="6"/>
<pin id="448" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1244_1/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="v1_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="4"/>
<pin id="453" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v1_3/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sub_ln685_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="31" slack="7"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln685/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln685_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln685/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="6" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln685_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln685/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="and_ln685_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="25" slack="0"/>
<pin id="485" dir="0" index="1" bw="25" slack="7"/>
<pin id="486" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln685/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln685_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="25" slack="0"/>
<pin id="490" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln685/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln685_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="25" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln685/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln685_15_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="31" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln685_15/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sub_ln697_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln697/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_194_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_194/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln697_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln697/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="and_ln697_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="25" slack="0"/>
<pin id="527" dir="0" index="1" bw="25" slack="7"/>
<pin id="528" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln697/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sext_ln697_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="25" slack="0"/>
<pin id="532" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln697/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln697_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="25" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln697/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln697_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="31" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln697/8 "/>
</bind>
</comp>

<comp id="544" class="1007" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="13" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="2"/>
<pin id="547" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1242/3 "/>
</bind>
</comp>

<comp id="549" class="1007" name="grp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="13" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="2"/>
<pin id="552" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1243/3 "/>
</bind>
</comp>

<comp id="554" class="1005" name="p_read_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="25" slack="7"/>
<pin id="556" dir="1" index="1" bw="25" slack="7"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="560" class="1005" name="gm_read_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="15" slack="2"/>
<pin id="562" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="gm_read "/>
</bind>
</comp>

<comp id="565" class="1005" name="a_read_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="15" slack="6"/>
<pin id="567" dir="1" index="1" bw="15" slack="6"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="571" class="1005" name="stride_cast2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="6"/>
<pin id="573" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="stride_cast2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="p0i_cast_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="7"/>
<pin id="578" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p0i_cast "/>
</bind>
</comp>

<comp id="581" class="1005" name="p_cast_cast_cast_cast_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="7"/>
<pin id="583" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="587" class="1005" name="stride_cast_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="13" slack="2"/>
<pin id="589" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="stride_cast "/>
</bind>
</comp>

<comp id="593" class="1005" name="icmp_ln1226_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1226 "/>
</bind>
</comp>

<comp id="597" class="1005" name="t_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="604" class="1005" name="m_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="611" class="1005" name="n_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="622" class="1005" name="ht_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="63" slack="5"/>
<pin id="624" dir="1" index="1" bw="63" slack="5"/>
</pin_list>
<bind>
<opset="ht "/>
</bind>
</comp>

<comp id="627" class="1005" name="zext_ln1235_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="1"/>
<pin id="629" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1235 "/>
</bind>
</comp>

<comp id="632" class="1005" name="trunc_ln1233_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="13" slack="1"/>
<pin id="634" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1233_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="trunc_ln1241_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="13" slack="1"/>
<pin id="639" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1241 "/>
</bind>
</comp>

<comp id="645" class="1005" name="u_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="650" class="1005" name="lshr_ln_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="13" slack="2"/>
<pin id="652" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="655" class="1005" name="trunc_ln1236_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="13" slack="1"/>
<pin id="657" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1236 "/>
</bind>
</comp>

<comp id="660" class="1005" name="add_ln1243_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="13" slack="1"/>
<pin id="662" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1243 "/>
</bind>
</comp>

<comp id="665" class="1005" name="vla18_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="13" slack="1"/>
<pin id="667" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="s_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="2"/>
<pin id="672" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="675" class="1005" name="mul_ln1242_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="13" slack="1"/>
<pin id="677" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1242 "/>
</bind>
</comp>

<comp id="680" class="1005" name="mul_ln1243_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="13" slack="1"/>
<pin id="682" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1243 "/>
</bind>
</comp>

<comp id="688" class="1005" name="v_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="63" slack="0"/>
<pin id="690" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="693" class="1005" name="vla18_addr_318_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="13" slack="1"/>
<pin id="695" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_318 "/>
</bind>
</comp>

<comp id="699" class="1005" name="vla18_addr_319_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="13" slack="1"/>
<pin id="701" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_319 "/>
</bind>
</comp>

<comp id="704" class="1005" name="add_ln1244_1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1244_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="v1_3_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v1_3 "/>
</bind>
</comp>

<comp id="714" class="1005" name="add_ln697_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln697 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="129" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="215"><net_src comp="110" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="86" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="92" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="110" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="98" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="98" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="242" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="209" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="266" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="209" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="258" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="171" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="171" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="171" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="322" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="54" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="340"><net_src comp="159" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="368"><net_src comp="182" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="182" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="60" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="193" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="375" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="392" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="52" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="415" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="410" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="52" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="54" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="443"><net_src comp="430" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="449"><net_src comp="193" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="209" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="155" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="129" pin="7"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="200" pin="5"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="64" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="66" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="68" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="70" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="461" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="496" pin="2"/><net_sink comp="129" pin=5"/></net>

<net id="507"><net_src comp="129" pin="7"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="200" pin="5"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="64" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="66" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="509" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="68" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="70" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="503" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="337" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="341" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="92" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="563"><net_src comp="104" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="568"><net_src comp="116" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="574"><net_src comp="212" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="579"><net_src comp="216" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="584"><net_src comp="224" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="200" pin=3"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="590"><net_src comp="228" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="596"><net_src comp="232" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="78" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="603"><net_src comp="597" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="607"><net_src comp="82" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="614"><net_src comp="242" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="625"><net_src comp="266" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="630"><net_src comp="276" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="635"><net_src comp="280" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="640"><net_src comp="290" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="648"><net_src comp="299" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="653"><net_src comp="327" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="658"><net_src comp="337" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="663"><net_src comp="341" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="668"><net_src comp="122" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="673"><net_src comp="129" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="678"><net_src comp="544" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="683"><net_src comp="549" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="691"><net_src comp="369" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="696"><net_src comp="135" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="702"><net_src comp="147" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="707"><net_src comp="445" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="712"><net_src comp="450" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="717"><net_src comp="538" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="129" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vla18 | {8 9 }
 - Input state : 
	Port: modp_NTT2_ext.1 : vla18 | {5 6 7 8 }
	Port: modp_NTT2_ext.1 : a | {1 }
	Port: modp_NTT2_ext.1 : stride | {1 }
	Port: modp_NTT2_ext.1 : gm | {1 }
	Port: modp_NTT2_ext.1 : logn | {1 }
	Port: modp_NTT2_ext.1 : p | {1 }
	Port: modp_NTT2_ext.1 : p0i | {1 }
  - Chain level:
	State 1
		p_cast_cast_cast_cast : 1
		br_ln1226 : 1
		n : 1
		store_ln1231 : 1
		store_ln1231 : 2
	State 2
		icmp_ln1231 : 1
		br_ln1231 : 2
		ht : 1
		zext_ln1235 : 2
		trunc_ln1233_1 : 1
		trunc_ln1241 : 1
	State 3
		icmp_ln1236 : 1
		u : 1
		br_ln1236 : 2
		trunc_ln1241_1 : 1
		add_ln1241 : 2
		shl_ln : 3
		add_ln1241_1 : 4
		lshr_ln : 5
		trunc_ln1236 : 1
		mul_ln1242 : 2
		add_ln1243 : 2
		mul_ln1243 : 3
	State 4
	State 5
		vla18_addr : 1
		s : 2
	State 6
	State 7
		icmp_ln1244 : 1
		v : 1
		br_ln1244 : 2
		trunc_ln1244 : 1
		add_ln1238 : 2
		shl_ln68 : 3
		r1 : 4
		add_ln1238_2 : 2
		shl_ln1238_1 : 3
		r2 : 4
		lshr_ln66 : 5
		zext_ln1247 : 6
		vla18_addr_318 : 7
		x : 8
		lshr_ln67 : 5
		zext_ln1248 : 6
		vla18_addr_319 : 7
		vla18_load : 8
		add_ln1244_1 : 1
		v1_3 : 1
	State 8
		y : 1
		sub_ln685 : 1
		add_ln685 : 2
		tmp : 3
		select_ln685 : 4
		and_ln685 : 5
		sext_ln685 : 5
		zext_ln685 : 6
		add_ln685_15 : 7
		store_ln1249 : 8
		sub_ln697 : 2
		tmp_194 : 3
		select_ln697 : 4
		and_ln697 : 5
		sext_ln697 : 5
		zext_ln697 : 6
		add_ln697 : 7
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |           u_fu_299           |    0    |    0    |    71   |
|          |       add_ln1241_fu_309      |    0    |    0    |    14   |
|          |      add_ln1241_1_fu_322     |    0    |    0    |    20   |
|          |       add_ln1243_fu_341      |    0    |    0    |    14   |
|          |           v_fu_369           |    0    |    0    |    70   |
|          |       add_ln1238_fu_379      |    0    |    0    |    14   |
|    add   |           r1_fu_392          |    0    |    0    |    20   |
|          |      add_ln1238_2_fu_397     |    0    |    0    |    14   |
|          |           r2_fu_410          |    0    |    0    |    20   |
|          |      add_ln1244_1_fu_445     |    0    |    0    |    71   |
|          |          v1_3_fu_450         |    0    |    0    |    71   |
|          |       add_ln685_fu_461       |    0    |    0    |    32   |
|          |      add_ln685_15_fu_496     |    0    |    0    |    39   |
|          |       add_ln697_fu_538       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|   call   |    y_modp_montymul_fu_200    |    9    |    0    |   244   |
|----------|------------------------------|---------|---------|---------|
|          |      icmp_ln1226_fu_232      |    0    |    0    |    18   |
|   icmp   |      icmp_ln1231_fu_261      |    0    |    0    |    29   |
|          |      icmp_ln1236_fu_294      |    0    |    0    |    29   |
|          |      icmp_ln1244_fu_364      |    0    |    0    |    28   |
|----------|------------------------------|---------|---------|---------|
|    shl   |           n_fu_242           |    0    |    0    |   100   |
|          |          m_12_fu_346         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln685_fu_456       |    0    |    0    |    32   |
|          |       sub_ln697_fu_503       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln685_fu_483       |    0    |    0    |    25   |
|          |       and_ln697_fu_525       |    0    |    0    |    25   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln685_fu_475     |    0    |    0    |    2    |
|          |      select_ln697_fu_517     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_544          |    1    |    0    |    0    |
|          |          grp_fu_549          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p0i_read_read_fu_86     |    0    |    0    |    0    |
|          |       p_read_read_fu_92      |    0    |    0    |    0    |
|   read   |     logn_read_read_fu_98     |    0    |    0    |    0    |
|          |      gm_read_read_fu_104     |    0    |    0    |    0    |
|          |    stride_read_read_fu_110   |    0    |    0    |    0    |
|          |      a_read_read_fu_116      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      stride_cast2_fu_212     |    0    |    0    |    0    |
|          |        p0i_cast_fu_216       |    0    |    0    |    0    |
|          | p_cast_cast_cast_cast_fu_224 |    0    |    0    |    0    |
|          |      stride_cast_fu_228      |    0    |    0    |    0    |
|          |      zext_ln1229_fu_238      |    0    |    0    |    0    |
|   zext   |      zext_ln1235_fu_276      |    0    |    0    |    0    |
|          |      zext_ln1241_fu_360      |    0    |    0    |    0    |
|          |      zext_ln1247_fu_425      |    0    |    0    |    0    |
|          |      zext_ln1248_fu_440      |    0    |    0    |    0    |
|          |       zext_ln685_fu_492      |    0    |    0    |    0    |
|          |       zext_ln697_fu_534      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    p_cast_cast_cast_fu_220   |    0    |    0    |    0    |
|   sext   |       sext_ln685_fu_488      |    0    |    0    |    0    |
|          |       sext_ln697_fu_530      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           ht_fu_266          |    0    |    0    |    0    |
|          |     trunc_ln1233_1_fu_280    |    0    |    0    |    0    |
|partselect|        lshr_ln_fu_327        |    0    |    0    |    0    |
|          |       lshr_ln66_fu_415       |    0    |    0    |    0    |
|          |       lshr_ln67_fu_430       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln1241_fu_290     |    0    |    0    |    0    |
|   trunc  |     trunc_ln1241_1_fu_305    |    0    |    0    |    0    |
|          |      trunc_ln1236_fu_337     |    0    |    0    |    0    |
|          |      trunc_ln1244_fu_375     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_314        |    0    |    0    |    0    |
|bitconcatenate|        shl_ln68_fu_384       |    0    |    0    |    0    |
|          |      shl_ln1238_1_fu_402     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_467          |    0    |    0    |    0    |
|          |        tmp_194_fu_509        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    11   |    0    |   1082  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        a_read_reg_565       |   15   |
|      add_ln1243_reg_660     |   13   |
|     add_ln1244_1_reg_704    |   64   |
|      add_ln697_reg_714      |   32   |
|       gm_read_reg_560       |   15   |
|          ht_reg_622         |   63   |
|     icmp_ln1226_reg_593     |    1   |
|         idx_reg_189         |   64   |
|       lshr_ln_reg_650       |   13   |
|          m_reg_604          |   64   |
|      mul_ln1242_reg_675     |   13   |
|      mul_ln1243_reg_680     |   13   |
|          n_reg_611          |   64   |
|       p0i_cast_reg_576      |   32   |
|p_cast_cast_cast_cast_reg_581|   32   |
|        p_read_reg_554       |   25   |
|          s_reg_670          |   32   |
|     stride_cast2_reg_571    |   64   |
|     stride_cast_reg_587     |   13   |
|          t_reg_597          |   64   |
|    trunc_ln1233_1_reg_632   |   13   |
|     trunc_ln1236_reg_655    |   13   |
|     trunc_ln1241_reg_637    |   13   |
|         u_07_reg_167        |   64   |
|          u_reg_645          |   64   |
|         v1_3_reg_709        |   64   |
|          v1_reg_155         |   64   |
|         v_03_reg_178        |   63   |
|          v_reg_688          |   63   |
|    vla18_addr_318_reg_693   |   13   |
|    vla18_addr_319_reg_699   |   13   |
|      vla18_addr_reg_665     |   13   |
|     zext_ln1235_reg_627     |   64   |
+-----------------------------+--------+
|            Total            |  1220  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   4  |  13  |   52   ||    20   |
| grp_access_fu_129 |  p2  |   2  |   0  |    0   ||    9    |
|     v1_reg_155    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_544    |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_549    |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   232  ||  8.1786 ||    56   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |    0   |  1082  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   56   |
|  Register |    -   |    -   |  1220  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    8   |  1220  |  1138  |
+-----------+--------+--------+--------+--------+
