[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~GenericMux|GenericMux>io_inputs_1_valueout",
    "sources":[
      "~GenericMux|GenericMux>io_output_valueout"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~GenericMux|GenericMux>io_inputs_2_valueout",
    "sources":[
      "~GenericMux|GenericMux>io_output_valueout"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~GenericMux|GenericMux>io_output_valuein",
    "sources":[
      "~GenericMux|GenericMux>io_inputs_2_valuein",
      "~GenericMux|GenericMux>io_inputs_0_valuein",
      "~GenericMux|GenericMux>io_inputs_1_valuein",
      "~GenericMux|GenericMux>io_select"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~GenericMux|GenericMux>io_inputs_0_valueout",
    "sources":[
      "~GenericMux|GenericMux>io_output_valueout"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/media/nuno/HDD/work/projects/specs-chisel/./utils/output"
  }
]