//--------------------------------------------------------------------------------
// Auto-generated by LiteX (e426e78e) on 2023-11-09 00:08:31
//--------------------------------------------------------------------------------
#ifndef __GENERATED_MEM_H
#define __GENERATED_MEM_H

#ifndef OPENSBI_BASE
#define OPENSBI_BASE 0x40f00000L
#define OPENSBI_SIZE 0x00080000
#endif

#ifndef PLIC_BASE
#define PLIC_BASE 0xf0c00000L
#define PLIC_SIZE 0x00400000
#endif

#ifndef CLINT_BASE
#define CLINT_BASE 0xf0010000L
#define CLINT_SIZE 0x00010000
#endif

#ifndef ROM_BASE
#define ROM_BASE 0x00000000L
#define ROM_SIZE 0x00010000
#endif

#ifndef SRAM_BASE
#define SRAM_BASE 0x10000000L
#define SRAM_SIZE 0x00001800
#endif

#ifndef MAIN_RAM_BASE
#define MAIN_RAM_BASE 0x40000000L
#define MAIN_RAM_SIZE 0x08000000
#endif

#ifndef CSR_BASE
#define CSR_BASE 0xf0000000L
#define CSR_SIZE 0x00010000
#endif

#ifndef MEM_REGIONS
#define MEM_REGIONS "OPENSBI   0x40f00000 0x80000 \nPLIC      0xf0c00000 0x400000 \nCLINT     0xf0010000 0x10000 \nROM       0x00000000 0x10000 \nSRAM      0x10000000 0x1800 \nMAIN_RAM  0x40000000 0x8000000 \nCSR       0xf0000000 0x10000 "
#endif
#endif
