
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v
# synth_design -part xc7z020clg484-3 -top func1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top func1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 288924 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 253094 ; free virtual = 313957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'func1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v:10]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v:22]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v:27]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v:27]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v:22]
INFO: [Synth 8-6157] synthesizing module 'func4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v:42]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'func4' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v:42]
INFO: [Synth 8-6155] done synthesizing module 'func1' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 253062 ; free virtual = 313925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 253056 ; free virtual = 313919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 80.656 ; free physical = 253055 ; free virtual = 313918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.297 ; gain = 88.660 ; free physical = 253071 ; free virtual = 313935
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1747.066 ; gain = 273.430 ; free physical = 253076 ; free virtual = 313938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1747.066 ; gain = 273.430 ; free physical = 252939 ; free virtual = 313801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1747.066 ; gain = 273.430 ; free physical = 252801 ; free virtual = 313664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1747.066 ; gain = 273.430 ; free physical = 252468 ; free virtual = 313335
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1747.066 ; gain = 273.430 ; free physical = 252468 ; free virtual = 313335
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1747.066 ; gain = 273.430 ; free physical = 252468 ; free virtual = 313335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1747.066 ; gain = 273.430 ; free physical = 252468 ; free virtual = 313335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1747.066 ; gain = 273.430 ; free physical = 252470 ; free virtual = 313333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1747.066 ; gain = 273.430 ; free physical = 252469 ; free virtual = 313333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT6 |   196|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   198|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1747.066 ; gain = 273.430 ; free physical = 252469 ; free virtual = 313333
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1747.066 ; gain = 273.430 ; free physical = 252471 ; free virtual = 313335
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1747.066 ; gain = 273.430 ; free physical = 252477 ; free virtual = 313340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1796.195 ; gain = 0.000 ; free physical = 252200 ; free virtual = 313067
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1796.195 ; gain = 322.656 ; free physical = 252249 ; free virtual = 313116
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.879 ; gain = 617.684 ; free physical = 251451 ; free virtual = 312319
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.879 ; gain = 0.000 ; free physical = 251452 ; free virtual = 312320
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.891 ; gain = 0.000 ; free physical = 251494 ; free virtual = 312362
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func1/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251370 ; free virtual = 312240

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251370 ; free virtual = 312239

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251223 ; free virtual = 312095
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251221 ; free virtual = 312094
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251221 ; free virtual = 312093
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251221 ; free virtual = 312093
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251218 ; free virtual = 312091
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251217 ; free virtual = 312090
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251217 ; free virtual = 312090
Ending Logic Optimization Task | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251217 ; free virtual = 312090

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251211 ; free virtual = 312084

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251211 ; free virtual = 312084

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251211 ; free virtual = 312084
Ending Netlist Obfuscation Task | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 251211 ; free virtual = 312084
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 3a8c5d2a
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module func1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2522.934 ; gain = 0.000 ; free physical = 251194 ; free virtual = 312067
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.934 ; gain = 0.000 ; free physical = 251194 ; free virtual = 312066
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.934 ; gain = 0.000 ; free physical = 251193 ; free virtual = 312066
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2522.934 ; gain = 0.000 ; free physical = 251193 ; free virtual = 312066
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2522.934 ; gain = 0.000 ; free physical = 251159 ; free virtual = 312031
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 251143 ; free virtual = 312013


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design func1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 251150 ; free virtual = 312020
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 3a8c5d2a
Power optimization: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2642.992 ; gain = 136.039 ; free physical = 251161 ; free virtual = 312031
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27643184 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 251189 ; free virtual = 312059
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 251187 ; free virtual = 312057
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 251184 ; free virtual = 312055
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 251184 ; free virtual = 312055
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 251184 ; free virtual = 312054

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 251184 ; free virtual = 312054
Ending Netlist Obfuscation Task | Checksum: 3a8c5d2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 251184 ; free virtual = 312054
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250688 ; free virtual = 311559
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250688 ; free virtual = 311559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250683 ; free virtual = 311553

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250638 ; free virtual = 311508

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f6ea28b8

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250652 ; free virtual = 311523

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f6ea28b8

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250657 ; free virtual = 311528
Phase 1 Placer Initialization | Checksum: f6ea28b8

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250654 ; free virtual = 311524

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f6ea28b8

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250650 ; free virtual = 311521
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: e84cb174

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250585 ; free virtual = 311456

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e84cb174

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250581 ; free virtual = 311451

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c4c769c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250576 ; free virtual = 311446

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a2d24605

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250573 ; free virtual = 311443

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a2d24605

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250572 ; free virtual = 311443

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1205bf170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250535 ; free virtual = 311405

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1205bf170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250534 ; free virtual = 311404

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1205bf170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250533 ; free virtual = 311404
Phase 3 Detail Placement | Checksum: 1205bf170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250533 ; free virtual = 311404

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1205bf170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250532 ; free virtual = 311403

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1205bf170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250534 ; free virtual = 311405

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1205bf170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250534 ; free virtual = 311404

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250534 ; free virtual = 311404
Phase 4.4 Final Placement Cleanup | Checksum: 1205bf170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250534 ; free virtual = 311404
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1205bf170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250533 ; free virtual = 311404
Ending Placer Task | Checksum: 68fe88a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250546 ; free virtual = 311417
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 99.0% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250497 ; free virtual = 311368
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250488 ; free virtual = 311359
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 250459 ; free virtual = 311331
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func1/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 68fe88a6 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "R[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 151d8bb26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252206 ; free virtual = 313075
Post Restoration Checksum: NetGraph: 84988051 NumContArr: cd403ad5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 151d8bb26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252208 ; free virtual = 313077

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 151d8bb26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252171 ; free virtual = 313041

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 151d8bb26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252171 ; free virtual = 313041

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 151d8bb26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252152 ; free virtual = 313021
Phase 2 Router Initialization | Checksum: 151d8bb26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252151 ; free virtual = 313020

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c4600826

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252113 ; free virtual = 312982

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: c4600826

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252112 ; free virtual = 312981
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: c4600826

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252109 ; free virtual = 312978

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 1119b45a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252087 ; free virtual = 312956
Phase 4 Rip-up And Reroute | Checksum: 1119b45a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252087 ; free virtual = 312956

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1119b45a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252086 ; free virtual = 312955

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1119b45a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252085 ; free virtual = 312954
Phase 5 Delay and Skew Optimization | Checksum: 1119b45a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252084 ; free virtual = 312953

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1119b45a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252081 ; free virtual = 312950
Phase 6.1 Hold Fix Iter | Checksum: 1119b45a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252080 ; free virtual = 312949
Phase 6 Post Hold Fix | Checksum: 1119b45a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252080 ; free virtual = 312949

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00616133 %
  Global Horizontal Routing Utilization  = 0.00862069 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1119b45a0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252064 ; free virtual = 312933

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1119b45a0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252062 ; free virtual = 312931

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1119b45a0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252058 ; free virtual = 312927

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1119b45a0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252058 ; free virtual = 312926
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252089 ; free virtual = 312958

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252087 ; free virtual = 312956
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252084 ; free virtual = 312953
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252087 ; free virtual = 312958
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 252072 ; free virtual = 312943
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func1/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2807.148 ; gain = 0.000 ; free physical = 251921 ; free virtual = 312797
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:31:34 2022...
