
BootLoader_f103c8t6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026a0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080027ac  080027ac  000127ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027d0  080027d0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080027d0  080027d0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027d0  080027d0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027d0  080027d0  000127d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027d4  080027d4  000127d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080027d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  20000010  080027e4  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  080027e4  000200f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   000063c9  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bee  00000000  00000000  00026441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000728  00000000  00000000  00028030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000053b  00000000  00000000  00028758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016ac8  00000000  00000000  00028c93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008dac  00000000  00000000  0003f75b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00080182  00000000  00000000  00048507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001a9c  00000000  00000000  000c868c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000ca128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08002794 	.word	0x08002794

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08002794 	.word	0x08002794

0800014c <BL_u32ReadAddressData>:
#define Debug
//**************************Include***************************//
#include "BL_Header.h"
#include "Can_Interface.h"
//**************************Include***************************//
static uint32_t BL_u32ReadAddressData(uint32_t address){
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	uint32_t Local_u32AddressData = *((volatile uint32_t*)(address));
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	681b      	ldr	r3, [r3, #0]
 8000158:	60fb      	str	r3, [r7, #12]
	return Local_u32AddressData;
 800015a:	68fb      	ldr	r3, [r7, #12]
}
 800015c:	4618      	mov	r0, r3
 800015e:	3714      	adds	r7, #20
 8000160:	46bd      	mov	sp, r7
 8000162:	bc80      	pop	{r7}
 8000164:	4770      	bx	lr
	...

08000168 <BL_voidBootLoader_Init>:
//**************************Function Define***************************//
void BL_voidBootLoader_Init(void)
{
 8000168:	b580      	push	{r7, lr}
 800016a:	b082      	sub	sp, #8
 800016c:	af00      	add	r7, sp, #0
	// Read Branching Request Update Flag.
	uint32_t Local_u32Flag = BL_u32ReadAddressData(FLAG_STATUS_BOOTLOADER);
 800016e:	480a      	ldr	r0, [pc, #40]	; (8000198 <BL_voidBootLoader_Init+0x30>)
 8000170:	f7ff ffec 	bl	800014c <BL_u32ReadAddressData>
 8000174:	6078      	str	r0, [r7, #4]
	if(Local_u32Flag == BL_BRANCHING_FLAG_RESET)
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800017c:	d102      	bne.n	8000184 <BL_voidBootLoader_Init+0x1c>
	{
		// Check images existence, status (and CRC).
		BL_voidCheckActiveRegion();
 800017e:	f000 f80d 	bl	800019c <BL_voidCheckActiveRegion>
	}
	else
	{
		// Do nothing
	}
}
 8000182:	e004      	b.n	800018e <BL_voidBootLoader_Init+0x26>
	else if(Local_u32Flag == BL_BRANCHING_FLAG_SET)
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	2b00      	cmp	r3, #0
 8000188:	d101      	bne.n	800018e <BL_voidBootLoader_Init+0x26>
	    BL_voidJumpToBootloader();
 800018a:	f000 f887 	bl	800029c <BL_voidJumpToBootloader>
}
 800018e:	bf00      	nop
 8000190:	3708      	adds	r7, #8
 8000192:	46bd      	mov	sp, r7
 8000194:	bd80      	pop	{r7, pc}
 8000196:	bf00      	nop
 8000198:	0801fc00 	.word	0x0801fc00

0800019c <BL_voidCheckActiveRegion>:

void BL_voidCheckActiveRegion(void)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b082      	sub	sp, #8
 80001a0:	af00      	add	r7, sp, #0
    // Read Images Status To Determine Which Image Will Be Excuted.
	uint32_t Local_u32ActiveImageStatus = BL_u32ReadAddressData(FLAG_STATUS_ACTIVE_REGION_ADDRESS);
 80001a2:	4818      	ldr	r0, [pc, #96]	; (8000204 <BL_voidCheckActiveRegion+0x68>)
 80001a4:	f7ff ffd2 	bl	800014c <BL_u32ReadAddressData>
 80001a8:	6078      	str	r0, [r7, #4]
	//uint32_t Local_u32ReceivedCRC       = BL_u32ReadAddressData(FLAG_STATUS_CRC_ACTIVE_REGION_ADDRESS);
	uint32_t Local_u32BackupStatus      = BL_INITIALIZE_EITH_CORRUPTED;
 80001aa:	f06f 030c 	mvn.w	r3, #12
 80001ae:	603b      	str	r3, [r7, #0]

    // if 
    if(Local_u32ActiveImageStatus == BR_IMAGE_IS_ACTIVE)
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	f113 0f0f 	cmn.w	r3, #15
 80001b6:	d102      	bne.n	80001be <BL_voidCheckActiveRegion+0x22>
	{
		BL_voidJumpToActiveRegion();
 80001b8:	f000 f846 	bl	8000248 <BL_voidJumpToActiveRegion>
	}
    else
    {
        // Do nothing
    }
}
 80001bc:	e01d      	b.n	80001fa <BL_voidCheckActiveRegion+0x5e>
    else if(Local_u32ActiveImageStatus == BR_IMAGE_IS_CORRUPTED || Local_u32ActiveImageStatus == BR_IMAGE_IS_NOT_EXISTING)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f113 0f0c 	cmn.w	r3, #12
 80001c4:	d003      	beq.n	80001ce <BL_voidCheckActiveRegion+0x32>
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001cc:	d115      	bne.n	80001fa <BL_voidCheckActiveRegion+0x5e>
    	Local_u32BackupStatus    = BL_32CheckBackupRegion();
 80001ce:	f000 f81b 	bl	8000208 <BL_32CheckBackupRegion>
 80001d2:	6038      	str	r0, [r7, #0]
		if(Local_u32BackupStatus == BR_IMAGE_IS_CORRECT)
 80001d4:	683b      	ldr	r3, [r7, #0]
 80001d6:	f113 0f0e 	cmn.w	r3, #14
 80001da:	d104      	bne.n	80001e6 <BL_voidCheckActiveRegion+0x4a>
			BL_voidCopyImageToActiveRegion();
 80001dc:	f000 f866 	bl	80002ac <BL_voidCopyImageToActiveRegion>
			BL_voidJumpToActiveRegion();
 80001e0:	f000 f832 	bl	8000248 <BL_voidJumpToActiveRegion>
}
 80001e4:	e009      	b.n	80001fa <BL_voidCheckActiveRegion+0x5e>
		else if(Local_u32BackupStatus == BR_IMAGE_IS_CORRUPTED || Local_u32BackupStatus == BR_IMAGE_IS_NOT_EXISTING)
 80001e6:	683b      	ldr	r3, [r7, #0]
 80001e8:	f113 0f0c 	cmn.w	r3, #12
 80001ec:	d003      	beq.n	80001f6 <BL_voidCheckActiveRegion+0x5a>
 80001ee:	683b      	ldr	r3, [r7, #0]
 80001f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001f4:	d101      	bne.n	80001fa <BL_voidCheckActiveRegion+0x5e>
			BL_voidSetBranchingFlagAndMakeSWR();
 80001f6:	f000 f9c3 	bl	8000580 <BL_voidSetBranchingFlagAndMakeSWR>
}
 80001fa:	bf00      	nop
 80001fc:	3708      	adds	r7, #8
 80001fe:	46bd      	mov	sp, r7
 8000200:	bd80      	pop	{r7, pc}
 8000202:	bf00      	nop
 8000204:	0801fc14 	.word	0x0801fc14

08000208 <BL_32CheckBackupRegion>:

uint32_t BL_32CheckBackupRegion(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
	uint32_t Local_u32BackupStatus =BL_u32ReadAddressData(FLAG_STATUS_BACKUP_REGION_ADDRESS);
 800020e:	480d      	ldr	r0, [pc, #52]	; (8000244 <BL_32CheckBackupRegion+0x3c>)
 8000210:	f7ff ff9c 	bl	800014c <BL_u32ReadAddressData>
 8000214:	6078      	str	r0, [r7, #4]
	// if exist Backup image
	if(Local_u32BackupStatus == BR_IMAGE_IS_BACKUP)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	f113 0f0d 	cmn.w	r3, #13
 800021c:	d102      	bne.n	8000224 <BL_32CheckBackupRegion+0x1c>
	{
		return BR_IMAGE_IS_CORRECT;
 800021e:	f06f 030d 	mvn.w	r3, #13
 8000222:	e00b      	b.n	800023c <BL_32CheckBackupRegion+0x34>
	}
	else if(Local_u32BackupStatus == BR_IMAGE_IS_CORRUPTED || Local_u32BackupStatus == BR_IMAGE_IS_NOT_EXISTING)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	f113 0f0c 	cmn.w	r3, #12
 800022a:	d003      	beq.n	8000234 <BL_32CheckBackupRegion+0x2c>
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000232:	d102      	bne.n	800023a <BL_32CheckBackupRegion+0x32>
	{
		return BR_IMAGE_IS_CORRUPTED;
 8000234:	f06f 030b 	mvn.w	r3, #11
 8000238:	e000      	b.n	800023c <BL_32CheckBackupRegion+0x34>
	}
	else
	{
		//Do nothing here
	}
	return Local_u32BackupStatus;
 800023a:	687b      	ldr	r3, [r7, #4]
}
 800023c:	4618      	mov	r0, r3
 800023e:	3708      	adds	r7, #8
 8000240:	46bd      	mov	sp, r7
 8000242:	bd80      	pop	{r7, pc}
 8000244:	0801fc34 	.word	0x0801fc34

08000248 <BL_voidJumpToActiveRegion>:

void BL_voidJumpToActiveRegion(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
	//MX_GPIO_Deinit();
	SysTick->CTRL = 0x0; //Disables SysTick timer and its related interrupt
 800024e:	4b0e      	ldr	r3, [pc, #56]	; (8000288 <BL_voidJumpToActiveRegion+0x40>)
 8000250:	2200      	movs	r2, #0
 8000252:	601a      	str	r2, [r3, #0]
	HAL_DeInit();
 8000254:	f000 fd70 	bl	8000d38 <HAL_DeInit>
	RCC->CIR = 0x00000000; //Disable all interrupts related to clock
 8000258:	4b0c      	ldr	r3, [pc, #48]	; (800028c <BL_voidJumpToActiveRegion+0x44>)
 800025a:	2200      	movs	r2, #0
 800025c:	609a      	str	r2, [r3, #8]

	Application_t AddressToCall = 0 ;
 800025e:	2300      	movs	r3, #0
 8000260:	607b      	str	r3, [r7, #4]
	AddressToCall = *(Application_t*)(ACTIVE_IMAGE + 4); // Point to Reset Handler
 8000262:	4b0b      	ldr	r3, [pc, #44]	; (8000290 <BL_voidJumpToActiveRegion+0x48>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	607b      	str	r3, [r7, #4]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000268:	f3bf 8f5f 	dmb	sy
}
 800026c:	bf00      	nop

	__DMB(); //ARM says to use a DMB instruction before relocating VTOR *
	SCB->VTOR = ACTIVE_IMAGE; //We relocate vector table to the sector 1
 800026e:	4b09      	ldr	r3, [pc, #36]	; (8000294 <BL_voidJumpToActiveRegion+0x4c>)
 8000270:	4a09      	ldr	r2, [pc, #36]	; (8000298 <BL_voidJumpToActiveRegion+0x50>)
 8000272:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000274:	f3bf 8f4f 	dsb	sy
}
 8000278:	bf00      	nop
	__DSB(); //ARM says to use a DSB instruction just after 	relocating VTOR */

	AddressToCall();
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	4798      	blx	r3
}
 800027e:	bf00      	nop
 8000280:	3708      	adds	r7, #8
 8000282:	46bd      	mov	sp, r7
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	e000e010 	.word	0xe000e010
 800028c:	40021000 	.word	0x40021000
 8000290:	08005004 	.word	0x08005004
 8000294:	e000ed00 	.word	0xe000ed00
 8000298:	08005000 	.word	0x08005000

0800029c <BL_voidJumpToBootloader>:

void BL_voidJumpToBootloader(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
	//@TODO: In develop
	BL_voidUpdateHeaders();
 80002a0:	f000 f97a 	bl	8000598 <BL_voidUpdateHeaders>
	BL_voidReceiveUpdate();
 80002a4:	f000 f9c6 	bl	8000634 <BL_voidReceiveUpdate>

}
 80002a8:	bf00      	nop
 80002aa:	bd80      	pop	{r7, pc}

080002ac <BL_voidCopyImageToActiveRegion>:

void BL_voidCopyImageToActiveRegion(void)
{
 80002ac:	b5b0      	push	{r4, r5, r7, lr}
 80002ae:	b08a      	sub	sp, #40	; 0x28
 80002b0:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	uint32_t Local_u32BackupDataAddress = BL_INITIALIZE_WITH_ZERO;
 80002b2:	2300      	movs	r3, #0
 80002b4:	623b      	str	r3, [r7, #32]
	uint32_t Local_u32ActiveDataAddress = BL_INITIALIZE_WITH_ZERO;
 80002b6:	2300      	movs	r3, #0
 80002b8:	61fb      	str	r3, [r7, #28]
	uint32_t Local_u32BackUpDataWord 	= BL_INITIALIZE_WITH_ZERO;
 80002ba:	2300      	movs	r3, #0
 80002bc:	61bb      	str	r3, [r7, #24]
	uint32_t Local_u32BackupSizeInWord 	= BL_u32ReadAddressData(FLAG_STATUS_SIZE_BACKUP_REGION_ADDRESS);
 80002be:	482b      	ldr	r0, [pc, #172]	; (800036c <BL_voidCopyImageToActiveRegion+0xc0>)
 80002c0:	f7ff ff44 	bl	800014c <BL_u32ReadAddressData>
 80002c4:	6178      	str	r0, [r7, #20]
	Local_u32BackupSizeInWord = Local_u32BackupSizeInWord / 4;
 80002c6:	697b      	ldr	r3, [r7, #20]
 80002c8:	089b      	lsrs	r3, r3, #2
 80002ca:	617b      	str	r3, [r7, #20]
	// Erase the Active region.
	Local_eraseInfo.TypeErase = FLASH_TYPEERASE_PAGES;
 80002cc:	2300      	movs	r3, #0
 80002ce:	607b      	str	r3, [r7, #4]
	Local_eraseInfo.Banks = FLASH_BANK_1;
 80002d0:	2301      	movs	r3, #1
 80002d2:	60bb      	str	r3, [r7, #8]
	Local_eraseInfo.PageAddress = ACTIVE_IMAGE;
 80002d4:	4b26      	ldr	r3, [pc, #152]	; (8000370 <BL_voidCopyImageToActiveRegion+0xc4>)
 80002d6:	60fb      	str	r3, [r7, #12]
	Local_eraseInfo.NbPages =	FLASH_BANK_NUMOFPAGE;
 80002d8:	2316      	movs	r3, #22
 80002da:	613b      	str	r3, [r7, #16]

	HAL_FLASH_Unlock(); //Unlocks the flash memory
 80002dc:	f001 fae2 	bl	80018a4 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 80002e0:	463a      	mov	r2, r7
 80002e2:	1d3b      	adds	r3, r7, #4
 80002e4:	4611      	mov	r1, r2
 80002e6:	4618      	mov	r0, r3
 80002e8:	f001 fbc4 	bl	8001a74 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();  //Locks again the flash memory
 80002ec:	f001 fb00 	bl	80018f0 <HAL_FLASH_Lock>

	//Copy data from backup to active region.
	HAL_FLASH_Unlock();
 80002f0:	f001 fad8 	bl	80018a4 <HAL_FLASH_Unlock>
	for(uint32_t Local_uint32Count = 0 ; Local_uint32Count  < Local_u32BackupSizeInWord ; Local_uint32Count++)
 80002f4:	2300      	movs	r3, #0
 80002f6:	627b      	str	r3, [r7, #36]	; 0x24
 80002f8:	e01d      	b.n	8000336 <BL_voidCopyImageToActiveRegion+0x8a>
	{
		Local_u32ActiveDataAddress = (ACTIVE_IMAGE + (WORD_SIZE_IN_BYTE * Local_uint32Count));
 80002fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002fc:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8000300:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8000304:	009b      	lsls	r3, r3, #2
 8000306:	61fb      	str	r3, [r7, #28]
		Local_u32BackupDataAddress = (BACKUP_IMAGE + (WORD_SIZE_IN_BYTE * Local_uint32Count));
 8000308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800030a:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 800030e:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 8000312:	009b      	lsls	r3, r3, #2
 8000314:	623b      	str	r3, [r7, #32]
		Local_u32BackUpDataWord    = *((volatile uint32_t*)(Local_u32BackupDataAddress));
 8000316:	6a3b      	ldr	r3, [r7, #32]
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	61bb      	str	r3, [r7, #24]
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32ActiveDataAddress, Local_u32BackUpDataWord);
 800031c:	69bb      	ldr	r3, [r7, #24]
 800031e:	2200      	movs	r2, #0
 8000320:	461c      	mov	r4, r3
 8000322:	4615      	mov	r5, r2
 8000324:	4622      	mov	r2, r4
 8000326:	462b      	mov	r3, r5
 8000328:	69f9      	ldr	r1, [r7, #28]
 800032a:	2002      	movs	r0, #2
 800032c:	f001 fa4a 	bl	80017c4 <HAL_FLASH_Program>
	for(uint32_t Local_uint32Count = 0 ; Local_uint32Count  < Local_u32BackupSizeInWord ; Local_uint32Count++)
 8000330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000332:	3301      	adds	r3, #1
 8000334:	627b      	str	r3, [r7, #36]	; 0x24
 8000336:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000338:	697b      	ldr	r3, [r7, #20]
 800033a:	429a      	cmp	r2, r3
 800033c:	d3dd      	bcc.n	80002fa <BL_voidCopyImageToActiveRegion+0x4e>
	}
	HAL_FLASH_Lock();
 800033e:	f001 fad7 	bl	80018f0 <HAL_FLASH_Lock>

	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_SIZE_ACTIVE_REGION_ADDRESS , Local_u32BackupSizeInWord*4);
 8000342:	697b      	ldr	r3, [r7, #20]
 8000344:	009b      	lsls	r3, r3, #2
 8000346:	4619      	mov	r1, r3
 8000348:	480a      	ldr	r0, [pc, #40]	; (8000374 <BL_voidCopyImageToActiveRegion+0xc8>)
 800034a:	f000 f883 	bl	8000454 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_ACTIVE_REGION_ADDRESS , BR_SET_IMAGE_ACTIVE );
 800034e:	f06f 010e 	mvn.w	r1, #14
 8000352:	4809      	ldr	r0, [pc, #36]	; (8000378 <BL_voidCopyImageToActiveRegion+0xcc>)
 8000354:	f000 f87e 	bl	8000454 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BACKUP_REGION_ADDRESS , BR_SET_IMAGE_BACKUP);
 8000358:	f06f 010c 	mvn.w	r1, #12
 800035c:	4807      	ldr	r0, [pc, #28]	; (800037c <BL_voidCopyImageToActiveRegion+0xd0>)
 800035e:	f000 f879 	bl	8000454 <BL_voidEraseRestoreHeaderPage>
}
 8000362:	bf00      	nop
 8000364:	3728      	adds	r7, #40	; 0x28
 8000366:	46bd      	mov	sp, r7
 8000368:	bdb0      	pop	{r4, r5, r7, pc}
 800036a:	bf00      	nop
 800036c:	0801fc38 	.word	0x0801fc38
 8000370:	08005000 	.word	0x08005000
 8000374:	0801fc18 	.word	0x0801fc18
 8000378:	0801fc14 	.word	0x0801fc14
 800037c:	0801fc34 	.word	0x0801fc34

08000380 <BL_voidCopyImageToBackupRegion>:

void BL_voidCopyImageToBackupRegion(void)
{
 8000380:	b5b0      	push	{r4, r5, r7, lr}
 8000382:	b08a      	sub	sp, #40	; 0x28
 8000384:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	uint32_t Local_u32BackupDataAddress 		= BL_INITIALIZE_WITH_ZERO;
 8000386:	2300      	movs	r3, #0
 8000388:	623b      	str	r3, [r7, #32]
	uint32_t Local_u32ActiveDataAddress 		= BL_INITIALIZE_WITH_ZERO;
 800038a:	2300      	movs	r3, #0
 800038c:	61fb      	str	r3, [r7, #28]
	uint32_t Local_u32ActiveDataWord 			= BL_INITIALIZE_WITH_ZERO;
 800038e:	2300      	movs	r3, #0
 8000390:	61bb      	str	r3, [r7, #24]
	uint32_t Local_u32ActiveSizeInWord 			= BL_u32ReadAddressData(FLAG_STATUS_SIZE_ACTIVE_REGION_ADDRESS);
 8000392:	482b      	ldr	r0, [pc, #172]	; (8000440 <BL_voidCopyImageToBackupRegion+0xc0>)
 8000394:	f7ff feda 	bl	800014c <BL_u32ReadAddressData>
 8000398:	6178      	str	r0, [r7, #20]
	Local_u32ActiveSizeInWord = Local_u32ActiveSizeInWord / 4;
 800039a:	697b      	ldr	r3, [r7, #20]
 800039c:	089b      	lsrs	r3, r3, #2
 800039e:	617b      	str	r3, [r7, #20]

	// Erase the Backup region.
	Local_eraseInfo.TypeErase 	= FLASH_TYPEERASE_PAGES;
 80003a0:	2300      	movs	r3, #0
 80003a2:	607b      	str	r3, [r7, #4]
	Local_eraseInfo.Banks 		= FLASH_BANK_1;
 80003a4:	2301      	movs	r3, #1
 80003a6:	60bb      	str	r3, [r7, #8]
	Local_eraseInfo.PageAddress = BACKUP_IMAGE;
 80003a8:	4b26      	ldr	r3, [pc, #152]	; (8000444 <BL_voidCopyImageToBackupRegion+0xc4>)
 80003aa:	60fb      	str	r3, [r7, #12]
	Local_eraseInfo.NbPages 	= FLASH_BANK_NUMOFPAGE;
 80003ac:	2316      	movs	r3, #22
 80003ae:	613b      	str	r3, [r7, #16]

	HAL_FLASH_Unlock(); //Unlocks the flash memory
 80003b0:	f001 fa78 	bl	80018a4 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 80003b4:	463a      	mov	r2, r7
 80003b6:	1d3b      	adds	r3, r7, #4
 80003b8:	4611      	mov	r1, r2
 80003ba:	4618      	mov	r0, r3
 80003bc:	f001 fb5a 	bl	8001a74 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();  //Locks again the flash memory
 80003c0:	f001 fa96 	bl	80018f0 <HAL_FLASH_Lock>

	//Copy data from active region to backup region
	HAL_FLASH_Unlock();
 80003c4:	f001 fa6e 	bl	80018a4 <HAL_FLASH_Unlock>
	for(uint32_t Local_uint32Count = 0 ; Local_uint32Count  < Local_u32ActiveSizeInWord ; Local_uint32Count++)
 80003c8:	2300      	movs	r3, #0
 80003ca:	627b      	str	r3, [r7, #36]	; 0x24
 80003cc:	e01d      	b.n	800040a <BL_voidCopyImageToBackupRegion+0x8a>
	{
		Local_u32ActiveDataAddress = (ACTIVE_IMAGE + (WORD_SIZE_IN_BYTE * Local_uint32Count));
 80003ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003d0:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80003d4:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 80003d8:	009b      	lsls	r3, r3, #2
 80003da:	61fb      	str	r3, [r7, #28]
		Local_u32BackupDataAddress = (BACKUP_IMAGE + (WORD_SIZE_IN_BYTE * Local_uint32Count));
 80003dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003de:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80003e2:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 80003e6:	009b      	lsls	r3, r3, #2
 80003e8:	623b      	str	r3, [r7, #32]
		Local_u32ActiveDataWord    = *((volatile uint32_t*)(Local_u32ActiveDataAddress));
 80003ea:	69fb      	ldr	r3, [r7, #28]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	61bb      	str	r3, [r7, #24]
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32BackupDataAddress, Local_u32ActiveDataWord);
 80003f0:	69bb      	ldr	r3, [r7, #24]
 80003f2:	2200      	movs	r2, #0
 80003f4:	461c      	mov	r4, r3
 80003f6:	4615      	mov	r5, r2
 80003f8:	4622      	mov	r2, r4
 80003fa:	462b      	mov	r3, r5
 80003fc:	6a39      	ldr	r1, [r7, #32]
 80003fe:	2002      	movs	r0, #2
 8000400:	f001 f9e0 	bl	80017c4 <HAL_FLASH_Program>
	for(uint32_t Local_uint32Count = 0 ; Local_uint32Count  < Local_u32ActiveSizeInWord ; Local_uint32Count++)
 8000404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000406:	3301      	adds	r3, #1
 8000408:	627b      	str	r3, [r7, #36]	; 0x24
 800040a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800040c:	697b      	ldr	r3, [r7, #20]
 800040e:	429a      	cmp	r2, r3
 8000410:	d3dd      	bcc.n	80003ce <BL_voidCopyImageToBackupRegion+0x4e>
	}
	HAL_FLASH_Lock();
 8000412:	f001 fa6d 	bl	80018f0 <HAL_FLASH_Lock>

	// Set
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_SIZE_BACKUP_REGION_ADDRESS , Local_u32ActiveSizeInWord*4 );
 8000416:	697b      	ldr	r3, [r7, #20]
 8000418:	009b      	lsls	r3, r3, #2
 800041a:	4619      	mov	r1, r3
 800041c:	480a      	ldr	r0, [pc, #40]	; (8000448 <BL_voidCopyImageToBackupRegion+0xc8>)
 800041e:	f000 f819 	bl	8000454 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_ACTIVE_REGION_ADDRESS , BR_SET_IMAGE_ACTIVE);
 8000422:	f06f 010e 	mvn.w	r1, #14
 8000426:	4809      	ldr	r0, [pc, #36]	; (800044c <BL_voidCopyImageToBackupRegion+0xcc>)
 8000428:	f000 f814 	bl	8000454 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BACKUP_REGION_ADDRESS , BR_SET_IMAGE_BACKUP);
 800042c:	f06f 010c 	mvn.w	r1, #12
 8000430:	4807      	ldr	r0, [pc, #28]	; (8000450 <BL_voidCopyImageToBackupRegion+0xd0>)
 8000432:	f000 f80f 	bl	8000454 <BL_voidEraseRestoreHeaderPage>
}
 8000436:	bf00      	nop
 8000438:	3728      	adds	r7, #40	; 0x28
 800043a:	46bd      	mov	sp, r7
 800043c:	bdb0      	pop	{r4, r5, r7, pc}
 800043e:	bf00      	nop
 8000440:	0801fc18 	.word	0x0801fc18
 8000444:	0800a800 	.word	0x0800a800
 8000448:	0801fc38 	.word	0x0801fc38
 800044c:	0801fc14 	.word	0x0801fc14
 8000450:	0801fc34 	.word	0x0801fc34

08000454 <BL_voidEraseRestoreHeaderPage>:

void BL_voidEraseRestoreHeaderPage(uint32_t Copy_u32Address, uint32_t Copy_u32NewData)
{
 8000454:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000458:	b0b2      	sub	sp, #200	; 0xc8
 800045a:	af00      	add	r7, sp, #0
 800045c:	6078      	str	r0, [r7, #4]
 800045e:	6039      	str	r1, [r7, #0]
	uint32_t Local_u32AddressArray	[NUMBER_OF_FLAGS];
	uint32_t Local_u32DataArray		[NUMBER_OF_FLAGS];
	uint16_t Local_u16DataIndex        = 0;
 8000460:	2300      	movs	r3, #0
 8000462:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
	uint16_t Local_u16DataCounter      = 0;
 8000466:	2300      	movs	r3, #0
 8000468:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
	uint32_t Local_u32AddressCounter   = 0;
 800046c:	2300      	movs	r3, #0
 800046e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0

	//Copy all flag to array before erase
	for( Local_u32AddressCounter = START_OF_FLAG_REGION ;Local_u32AddressCounter < END_OF_FLAG_REGION;)
 8000472:	4b41      	ldr	r3, [pc, #260]	; (8000578 <BL_voidEraseRestoreHeaderPage+0x124>)
 8000474:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8000478:	e031      	b.n	80004de <BL_voidEraseRestoreHeaderPage+0x8a>
	{
		if( (Local_u32AddressCounter != Copy_u32Address) & (*((volatile uint32_t*)(Local_u32AddressCounter)) != ERASED_VALUE))
 800047a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	429a      	cmp	r2, r3
 8000482:	bf14      	ite	ne
 8000484:	2301      	movne	r3, #1
 8000486:	2300      	moveq	r3, #0
 8000488:	b2da      	uxtb	r2, r3
 800048a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000494:	bf14      	ite	ne
 8000496:	2301      	movne	r3, #1
 8000498:	2300      	moveq	r3, #0
 800049a:	b2db      	uxtb	r3, r3
 800049c:	4013      	ands	r3, r2
 800049e:	b2db      	uxtb	r3, r3
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d017      	beq.n	80004d4 <BL_voidEraseRestoreHeaderPage+0x80>
		{
			Local_u32AddressArray[Local_u16DataIndex] = Local_u32AddressCounter;
 80004a4:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80004a8:	009b      	lsls	r3, r3, #2
 80004aa:	33c8      	adds	r3, #200	; 0xc8
 80004ac:	443b      	add	r3, r7
 80004ae:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80004b2:	f843 2c58 	str.w	r2, [r3, #-88]
			Local_u32DataArray[Local_u16DataIndex] = *((volatile uint32_t*)(Local_u32AddressCounter));
 80004b6:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80004ba:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80004be:	6812      	ldr	r2, [r2, #0]
 80004c0:	009b      	lsls	r3, r3, #2
 80004c2:	33c8      	adds	r3, #200	; 0xc8
 80004c4:	443b      	add	r3, r7
 80004c6:	f843 2ca8 	str.w	r2, [r3, #-168]
			Local_u16DataIndex++ ;
 80004ca:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80004ce:	3301      	adds	r3, #1
 80004d0:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
		}
		Local_u32AddressCounter = Local_u32AddressCounter + WORD_SIZE_IN_BYTE;
 80004d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80004d8:	3304      	adds	r3, #4
 80004da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	for( Local_u32AddressCounter = START_OF_FLAG_REGION ;Local_u32AddressCounter < END_OF_FLAG_REGION;)
 80004de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80004e2:	4a26      	ldr	r2, [pc, #152]	; (800057c <BL_voidEraseRestoreHeaderPage+0x128>)
 80004e4:	4293      	cmp	r3, r2
 80004e6:	d9c8      	bls.n	800047a <BL_voidEraseRestoreHeaderPage+0x26>
	}

	// Erase the Flag region.
	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	Local_eraseInfo.TypeErase = FLASH_TYPEERASE_PAGES;
 80004e8:	2300      	movs	r3, #0
 80004ea:	613b      	str	r3, [r7, #16]
	Local_eraseInfo.Banks = FLASH_BANK_1;
 80004ec:	2301      	movs	r3, #1
 80004ee:	617b      	str	r3, [r7, #20]
	Local_eraseInfo.PageAddress = FLAG_IMAGE;
 80004f0:	4b21      	ldr	r3, [pc, #132]	; (8000578 <BL_voidEraseRestoreHeaderPage+0x124>)
 80004f2:	61bb      	str	r3, [r7, #24]
	Local_eraseInfo.NbPages = 1;
 80004f4:	2301      	movs	r3, #1
 80004f6:	61fb      	str	r3, [r7, #28]

	HAL_FLASH_Unlock(); //Unlocks the flash memory
 80004f8:	f001 f9d4 	bl	80018a4 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 80004fc:	f107 020c 	add.w	r2, r7, #12
 8000500:	f107 0310 	add.w	r3, r7, #16
 8000504:	4611      	mov	r1, r2
 8000506:	4618      	mov	r0, r3
 8000508:	f001 fab4 	bl	8001a74 <HAL_FLASHEx_Erase>
	for (Local_u16DataCounter = 0 ; Local_u16DataCounter < Local_u16DataIndex ; Local_u16DataCounter++ )
 800050c:	2300      	movs	r3, #0
 800050e:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 8000512:	e01a      	b.n	800054a <BL_voidEraseRestoreHeaderPage+0xf6>
	{
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Local_u32AddressArray[Local_u16DataCounter], Local_u32DataArray[Local_u16DataCounter]);
 8000514:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8000518:	009b      	lsls	r3, r3, #2
 800051a:	33c8      	adds	r3, #200	; 0xc8
 800051c:	443b      	add	r3, r7
 800051e:	f853 1c58 	ldr.w	r1, [r3, #-88]
 8000522:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8000526:	009b      	lsls	r3, r3, #2
 8000528:	33c8      	adds	r3, #200	; 0xc8
 800052a:	443b      	add	r3, r7
 800052c:	f853 3ca8 	ldr.w	r3, [r3, #-168]
 8000530:	2200      	movs	r2, #0
 8000532:	4698      	mov	r8, r3
 8000534:	4691      	mov	r9, r2
 8000536:	4642      	mov	r2, r8
 8000538:	464b      	mov	r3, r9
 800053a:	2002      	movs	r0, #2
 800053c:	f001 f942 	bl	80017c4 <HAL_FLASH_Program>
	for (Local_u16DataCounter = 0 ; Local_u16DataCounter < Local_u16DataIndex ; Local_u16DataCounter++ )
 8000540:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8000544:	3301      	adds	r3, #1
 8000546:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 800054a:	f8b7 20c4 	ldrh.w	r2, [r7, #196]	; 0xc4
 800054e:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8000552:	429a      	cmp	r2, r3
 8000554:	d3de      	bcc.n	8000514 <BL_voidEraseRestoreHeaderPage+0xc0>
	}
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Copy_u32Address, Copy_u32NewData); //Replace new data to flash
 8000556:	683b      	ldr	r3, [r7, #0]
 8000558:	2200      	movs	r2, #0
 800055a:	461c      	mov	r4, r3
 800055c:	4615      	mov	r5, r2
 800055e:	4622      	mov	r2, r4
 8000560:	462b      	mov	r3, r5
 8000562:	6879      	ldr	r1, [r7, #4]
 8000564:	2002      	movs	r0, #2
 8000566:	f001 f92d 	bl	80017c4 <HAL_FLASH_Program>
	HAL_FLASH_Lock();  //Locks again the flash memory
 800056a:	f001 f9c1 	bl	80018f0 <HAL_FLASH_Lock>
}
 800056e:	bf00      	nop
 8000570:	37c8      	adds	r7, #200	; 0xc8
 8000572:	46bd      	mov	sp, r7
 8000574:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000578:	0801fc00 	.word	0x0801fc00
 800057c:	0801fc4f 	.word	0x0801fc4f

08000580 <BL_voidSetBranchingFlagAndMakeSWR>:

void BL_voidSetBranchingFlagAndMakeSWR(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	// Set Branching Flag To Receive New Code.
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BOOTLOADER, BL_SET_BRANCHING_FLAG);
 8000584:	2100      	movs	r1, #0
 8000586:	4803      	ldr	r0, [pc, #12]	; (8000594 <BL_voidSetBranchingFlagAndMakeSWR+0x14>)
 8000588:	f7ff ff64 	bl	8000454 <BL_voidEraseRestoreHeaderPage>
	// Make Software Reset.
	BL_voidMakeSoftWareReset();
 800058c:	f000 f94a 	bl	8000824 <BL_voidMakeSoftWareReset>
}
 8000590:	bf00      	nop
 8000592:	bd80      	pop	{r7, pc}
 8000594:	0801fc00 	.word	0x0801fc00

08000598 <BL_voidUpdateHeaders>:

void BL_voidUpdateHeaders(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b086      	sub	sp, #24
 800059c:	af00      	add	r7, sp, #0
	uint8_t  Local_u8DataArray[8]              = {BL_INITIALIZE_WITH_ZERO};
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	2300      	movs	r3, #0
 80005a4:	60fb      	str	r3, [r7, #12]
	uint32_t Local_u32ActiveRegionStatus       = BL_INITIALIZE_WITH_ZERO;
 80005a6:	2300      	movs	r3, #0
 80005a8:	617b      	str	r3, [r7, #20]
	uint32_t Local_u32ImageSizeInBytes         = BL_INITIALIZE_WITH_ZERO;
 80005aa:	2300      	movs	r3, #0
 80005ac:	613b      	str	r3, [r7, #16]
	uint8_t	 Local_u8HeaderFlag                = BL_INITIALIZE_WITH_ZERO;
 80005ae:	2300      	movs	r3, #0
 80005b0:	71fb      	strb	r3, [r7, #7]

	Local_u32ActiveRegionStatus = BL_u32ReadAddressData(FLAG_STATUS_ACTIVE_REGION_ADDRESS);
 80005b2:	481d      	ldr	r0, [pc, #116]	; (8000628 <BL_voidUpdateHeaders+0x90>)
 80005b4:	f7ff fdca 	bl	800014c <BL_u32ReadAddressData>
 80005b8:	6178      	str	r0, [r7, #20]

	//Structure CAN Transmit
	CAN_IF_Transmit_UDS_Request(NODE_ID_ONE, UDS_MCU_ACKNOWLEDGE_UPGRADE_REQUEST);
 80005ba:	2150      	movs	r1, #80	; 0x50
 80005bc:	2010      	movs	r0, #16
 80005be:	f000 f953 	bl	8000868 <CAN_IF_Transmit_UDS_Request>

	// Wait until FIFO 0 become pending state
	CAN_IF_Receive_UDS_Respond(&Local_u8HeaderFlag);
 80005c2:	1dfb      	adds	r3, r7, #7
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 f987 	bl	80008d8 <CAN_IF_Receive_UDS_Respond>

	if(Local_u8HeaderFlag == UDS_GWY_PROVIDE_HEADER)
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	2b34      	cmp	r3, #52	; 0x34
 80005ce:	d127      	bne.n	8000620 <BL_voidUpdateHeaders+0x88>
	{
		CAN_IF_Transmit_UDS_Request(NODE_ID_ONE, UDS_MCU_ACCEPT_RECEIVING_HEADER);
 80005d0:	2173      	movs	r1, #115	; 0x73
 80005d2:	2010      	movs	r0, #16
 80005d4:	f000 f948 	bl	8000868 <CAN_IF_Transmit_UDS_Request>
		// Wait until FIFO 0 become pending state
		CAN_IF_Receive_Data_Frame(Local_u8DataArray);
 80005d8:	f107 0308 	add.w	r3, r7, #8
 80005dc:	4618      	mov	r0, r3
 80005de:	f000 f99d 	bl	800091c <CAN_IF_Receive_Data_Frame>

		Local_u32ImageSizeInBytes = (Local_u8DataArray[3] << SHIFT_24_BIT) | (Local_u8DataArray[2] << SHIFT_16_BIT) | 		\
 80005e2:	7afb      	ldrb	r3, [r7, #11]
 80005e4:	061a      	lsls	r2, r3, #24
 80005e6:	7abb      	ldrb	r3, [r7, #10]
 80005e8:	041b      	lsls	r3, r3, #16
 80005ea:	431a      	orrs	r2, r3
									(Local_u8DataArray[1] << SHIFT_8_BIT) | (Local_u8DataArray[0] << SHIFT_0_BIT);
 80005ec:	7a7b      	ldrb	r3, [r7, #9]
 80005ee:	021b      	lsls	r3, r3, #8
		Local_u32ImageSizeInBytes = (Local_u8DataArray[3] << SHIFT_24_BIT) | (Local_u8DataArray[2] << SHIFT_16_BIT) | 		\
 80005f0:	4313      	orrs	r3, r2
									(Local_u8DataArray[1] << SHIFT_8_BIT) | (Local_u8DataArray[0] << SHIFT_0_BIT);
 80005f2:	7a3a      	ldrb	r2, [r7, #8]
 80005f4:	4313      	orrs	r3, r2
		Local_u32ImageSizeInBytes = (Local_u8DataArray[3] << SHIFT_24_BIT) | (Local_u8DataArray[2] << SHIFT_16_BIT) | 		\
 80005f6:	613b      	str	r3, [r7, #16]

		if(Local_u32ActiveRegionStatus == BR_IMAGE_IS_ACTIVE )
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	f113 0f0f 	cmn.w	r3, #15
 80005fe:	d101      	bne.n	8000604 <BL_voidUpdateHeaders+0x6c>
		{
			BL_voidCopyImageToBackupRegion();
 8000600:	f7ff febe 	bl	8000380 <BL_voidCopyImageToBackupRegion>
		}

		BL_voidEraseRestoreHeaderPage(FLAG_STATUS_ACTIVE_REGION_ADDRESS,BR_SET_IMAGE_CORRUPTED);
 8000604:	f06f 010b 	mvn.w	r1, #11
 8000608:	4807      	ldr	r0, [pc, #28]	; (8000628 <BL_voidUpdateHeaders+0x90>)
 800060a:	f7ff ff23 	bl	8000454 <BL_voidEraseRestoreHeaderPage>
		BL_voidEraseRestoreHeaderPage(FLAG_STATUS_SIZE_ACTIVE_REGION_ADDRESS,Local_u32ImageSizeInBytes);
 800060e:	6939      	ldr	r1, [r7, #16]
 8000610:	4806      	ldr	r0, [pc, #24]	; (800062c <BL_voidUpdateHeaders+0x94>)
 8000612:	f7ff ff1f 	bl	8000454 <BL_voidEraseRestoreHeaderPage>
		BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BOOTLOADER,BL_RESET_BRANCHING_FLAG);
 8000616:	f04f 31ff 	mov.w	r1, #4294967295
 800061a:	4805      	ldr	r0, [pc, #20]	; (8000630 <BL_voidUpdateHeaders+0x98>)
 800061c:	f7ff ff1a 	bl	8000454 <BL_voidEraseRestoreHeaderPage>
	}
}
 8000620:	bf00      	nop
 8000622:	3718      	adds	r7, #24
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	0801fc14 	.word	0x0801fc14
 800062c:	0801fc18 	.word	0x0801fc18
 8000630:	0801fc00 	.word	0x0801fc00

08000634 <BL_voidReceiveUpdate>:

void BL_voidReceiveUpdate(void)
{
 8000634:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000638:	b08e      	sub	sp, #56	; 0x38
 800063a:	af00      	add	r7, sp, #0
	uint8_t  Local_u8DataArray[8]              					  = {BL_INITIALIZE_WITH_ZERO};
 800063c:	2300      	movs	r3, #0
 800063e:	623b      	str	r3, [r7, #32]
 8000640:	2300      	movs	r3, #0
 8000642:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t Local_u32HighByteDataReceive  						  = BL_INITIALIZE_WITH_ZERO;
 8000644:	2300      	movs	r3, #0
 8000646:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t Local_u32LowByteDataReceive  						  = BL_INITIALIZE_WITH_ZERO;
 8000648:	2300      	movs	r3, #0
 800064a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t Local_u32InactiveImageAddressCounter                 = ACTIVE_IMAGE_START_ADDRESS;
 800064c:	4b66      	ldr	r3, [pc, #408]	; (80007e8 <BL_voidReceiveUpdate+0x1b4>)
 800064e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Local_u32SizeOfCode 								  = BL_u32ReadAddressData(FLAG_STATUS_SIZE_ACTIVE_REGION_ADDRESS);
 8000650:	4866      	ldr	r0, [pc, #408]	; (80007ec <BL_voidReceiveUpdate+0x1b8>)
 8000652:	f7ff fd7b 	bl	800014c <BL_u32ReadAddressData>
 8000656:	6338      	str	r0, [r7, #48]	; 0x30
	uint8_t	 Local_u8HeaderFlag                					  = BL_INITIALIZE_WITH_ZERO;
 8000658:	2300      	movs	r3, #0
 800065a:	77fb      	strb	r3, [r7, #31]

	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	// Erase the Active region.
	Local_eraseInfo.TypeErase = FLASH_TYPEERASE_PAGES;
 800065c:	2300      	movs	r3, #0
 800065e:	60fb      	str	r3, [r7, #12]
	Local_eraseInfo.Banks = FLASH_BANK_1;
 8000660:	2301      	movs	r3, #1
 8000662:	613b      	str	r3, [r7, #16]
	Local_eraseInfo.PageAddress = ACTIVE_IMAGE;
 8000664:	4b60      	ldr	r3, [pc, #384]	; (80007e8 <BL_voidReceiveUpdate+0x1b4>)
 8000666:	617b      	str	r3, [r7, #20]
	Local_eraseInfo.NbPages =	FLASH_BANK_NUMOFPAGE;
 8000668:	2316      	movs	r3, #22
 800066a:	61bb      	str	r3, [r7, #24]

	HAL_FLASH_Unlock(); //Unlocks the flash memory
 800066c:	f001 f91a 	bl	80018a4 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 8000670:	f107 0208 	add.w	r2, r7, #8
 8000674:	f107 030c 	add.w	r3, r7, #12
 8000678:	4611      	mov	r1, r2
 800067a:	4618      	mov	r0, r3
 800067c:	f001 f9fa 	bl	8001a74 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();  //Locks again the flash memory
 8000680:	f001 f936 	bl	80018f0 <HAL_FLASH_Lock>

	//Structure CAN Transmit
	CAN_IF_Transmit_UDS_Request(NODE_ID_ONE,UDS_MCU_ACKNOWLEDGE_HEADER_RECEIVED);
 8000684:	2174      	movs	r1, #116	; 0x74
 8000686:	2010      	movs	r0, #16
 8000688:	f000 f8ee 	bl	8000868 <CAN_IF_Transmit_UDS_Request>
	//Loop to receive code update
	while(Local_u32SizeOfCode)
 800068c:	e098      	b.n	80007c0 <BL_voidReceiveUpdate+0x18c>
	{
		// Wait until FIFO 0 become pending state
		CAN_IF_Receive_UDS_Respond(&Local_u8HeaderFlag);
 800068e:	f107 031f 	add.w	r3, r7, #31
 8000692:	4618      	mov	r0, r3
 8000694:	f000 f920 	bl	80008d8 <CAN_IF_Receive_UDS_Respond>
		//Check UDS ID
		if(Local_u8HeaderFlag == UDS_GWY_REQUEST_SENDING_LINE_OF_CODE)
 8000698:	7ffb      	ldrb	r3, [r7, #31]
 800069a:	2b36      	cmp	r3, #54	; 0x36
 800069c:	f040 8090 	bne.w	80007c0 <BL_voidReceiveUpdate+0x18c>
		{
			CAN_IF_Transmit_UDS_Request(NODE_ID_ONE, UDS_MCU_ACCEPT_RECEIVING_PACKET_OF_CODE);
 80006a0:	2175      	movs	r1, #117	; 0x75
 80006a2:	2010      	movs	r0, #16
 80006a4:	f000 f8e0 	bl	8000868 <CAN_IF_Transmit_UDS_Request>

			if (Local_u32SizeOfCode > 8){
 80006a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006aa:	2b08      	cmp	r3, #8
 80006ac:	d942      	bls.n	8000734 <BL_voidReceiveUpdate+0x100>
				CAN_IF_Receive_Data_Frame(Local_u8DataArray);
 80006ae:	f107 0320 	add.w	r3, r7, #32
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 f932 	bl	800091c <CAN_IF_Receive_Data_Frame>
				Local_u32HighByteDataReceive = (Local_u8DataArray[7] << SHIFT_24_BIT) | (Local_u8DataArray[6] << SHIFT_16_BIT)
 80006b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80006bc:	061a      	lsls	r2, r3, #24
 80006be:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80006c2:	041b      	lsls	r3, r3, #16
 80006c4:	431a      	orrs	r2, r3
											| (Local_u8DataArray[5] << SHIFT_8_BIT) | (Local_u8DataArray[4] << SHIFT_0_BIT) ;
 80006c6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80006ca:	021b      	lsls	r3, r3, #8
 80006cc:	4313      	orrs	r3, r2
 80006ce:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80006d2:	4313      	orrs	r3, r2
				Local_u32HighByteDataReceive = (Local_u8DataArray[7] << SHIFT_24_BIT) | (Local_u8DataArray[6] << SHIFT_16_BIT)
 80006d4:	62fb      	str	r3, [r7, #44]	; 0x2c
				Local_u32LowByteDataReceive  = (Local_u8DataArray[3] << SHIFT_24_BIT) | (Local_u8DataArray[2] << SHIFT_16_BIT)
 80006d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80006da:	061a      	lsls	r2, r3, #24
 80006dc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80006e0:	041b      	lsls	r3, r3, #16
 80006e2:	431a      	orrs	r2, r3
											| (Local_u8DataArray[1] << SHIFT_8_BIT) | (Local_u8DataArray[0] << SHIFT_0_BIT) ;
 80006e4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80006e8:	021b      	lsls	r3, r3, #8
 80006ea:	4313      	orrs	r3, r2
 80006ec:	f897 2020 	ldrb.w	r2, [r7, #32]
 80006f0:	4313      	orrs	r3, r2
				Local_u32LowByteDataReceive  = (Local_u8DataArray[3] << SHIFT_24_BIT) | (Local_u8DataArray[2] << SHIFT_16_BIT)
 80006f2:	62bb      	str	r3, [r7, #40]	; 0x28

				HAL_FLASH_Unlock(); //Unlocks the flash memory
 80006f4:	f001 f8d6 	bl	80018a4 <HAL_FLASH_Unlock>
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter, Local_u32LowByteDataReceive);
 80006f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006fa:	2200      	movs	r2, #0
 80006fc:	461c      	mov	r4, r3
 80006fe:	4615      	mov	r5, r2
 8000700:	4622      	mov	r2, r4
 8000702:	462b      	mov	r3, r5
 8000704:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000706:	2002      	movs	r0, #2
 8000708:	f001 f85c 	bl	80017c4 <HAL_FLASH_Program>
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter + 4, Local_u32HighByteDataReceive);
 800070c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800070e:	1d19      	adds	r1, r3, #4
 8000710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000712:	2200      	movs	r2, #0
 8000714:	4698      	mov	r8, r3
 8000716:	4691      	mov	r9, r2
 8000718:	4642      	mov	r2, r8
 800071a:	464b      	mov	r3, r9
 800071c:	2002      	movs	r0, #2
 800071e:	f001 f851 	bl	80017c4 <HAL_FLASH_Program>
				HAL_FLASH_Lock();  //Locks again the flash memory
 8000722:	f001 f8e5 	bl	80018f0 <HAL_FLASH_Lock>

				Local_u32InactiveImageAddressCounter += 8;
 8000726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000728:	3308      	adds	r3, #8
 800072a:	637b      	str	r3, [r7, #52]	; 0x34
				Local_u32SizeOfCode -= 8;
 800072c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800072e:	3b08      	subs	r3, #8
 8000730:	633b      	str	r3, [r7, #48]	; 0x30
 8000732:	e041      	b.n	80007b8 <BL_voidReceiveUpdate+0x184>
			}
			else{
				CAN_IF_Receive_Data_Frame(Local_u8DataArray);
 8000734:	f107 0320 	add.w	r3, r7, #32
 8000738:	4618      	mov	r0, r3
 800073a:	f000 f8ef 	bl	800091c <CAN_IF_Receive_Data_Frame>

				Local_u32HighByteDataReceive = (Local_u8DataArray[7] << SHIFT_24_BIT) | (Local_u8DataArray[6] << SHIFT_16_BIT)
 800073e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000742:	061a      	lsls	r2, r3, #24
 8000744:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000748:	041b      	lsls	r3, r3, #16
 800074a:	431a      	orrs	r2, r3
											| (Local_u8DataArray[5] << SHIFT_8_BIT) | (Local_u8DataArray[4] << SHIFT_0_BIT) ;
 800074c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000750:	021b      	lsls	r3, r3, #8
 8000752:	4313      	orrs	r3, r2
 8000754:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000758:	4313      	orrs	r3, r2
				Local_u32HighByteDataReceive = (Local_u8DataArray[7] << SHIFT_24_BIT) | (Local_u8DataArray[6] << SHIFT_16_BIT)
 800075a:	62fb      	str	r3, [r7, #44]	; 0x2c
				Local_u32LowByteDataReceive  = (Local_u8DataArray[3] << SHIFT_24_BIT) | (Local_u8DataArray[2] << SHIFT_16_BIT)
 800075c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000760:	061a      	lsls	r2, r3, #24
 8000762:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000766:	041b      	lsls	r3, r3, #16
 8000768:	431a      	orrs	r2, r3
											| (Local_u8DataArray[1] << SHIFT_8_BIT) | (Local_u8DataArray[0] << SHIFT_0_BIT) ;
 800076a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800076e:	021b      	lsls	r3, r3, #8
 8000770:	4313      	orrs	r3, r2
 8000772:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000776:	4313      	orrs	r3, r2
				Local_u32LowByteDataReceive  = (Local_u8DataArray[3] << SHIFT_24_BIT) | (Local_u8DataArray[2] << SHIFT_16_BIT)
 8000778:	62bb      	str	r3, [r7, #40]	; 0x28

				HAL_FLASH_Unlock(); //Unlocks the flash memory
 800077a:	f001 f893 	bl	80018a4 <HAL_FLASH_Unlock>
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter, Local_u32LowByteDataReceive);
 800077e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000780:	2200      	movs	r2, #0
 8000782:	469a      	mov	sl, r3
 8000784:	4693      	mov	fp, r2
 8000786:	4652      	mov	r2, sl
 8000788:	465b      	mov	r3, fp
 800078a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800078c:	2002      	movs	r0, #2
 800078e:	f001 f819 	bl	80017c4 <HAL_FLASH_Program>
				if(RxHeader.DLC > 4){
 8000792:	4b17      	ldr	r3, [pc, #92]	; (80007f0 <BL_voidReceiveUpdate+0x1bc>)
 8000794:	691b      	ldr	r3, [r3, #16]
 8000796:	2b04      	cmp	r3, #4
 8000798:	d90a      	bls.n	80007b0 <BL_voidReceiveUpdate+0x17c>
					HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter + 4, Local_u32HighByteDataReceive);
 800079a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800079c:	1d19      	adds	r1, r3, #4
 800079e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007a0:	2200      	movs	r2, #0
 80007a2:	603b      	str	r3, [r7, #0]
 80007a4:	607a      	str	r2, [r7, #4]
 80007a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80007aa:	2002      	movs	r0, #2
 80007ac:	f001 f80a 	bl	80017c4 <HAL_FLASH_Program>
				}
				HAL_FLASH_Lock();  //Locks again the flash memory
 80007b0:	f001 f89e 	bl	80018f0 <HAL_FLASH_Lock>

				Local_u32SizeOfCode -= Local_u32SizeOfCode ;
 80007b4:	2300      	movs	r3, #0
 80007b6:	633b      	str	r3, [r7, #48]	; 0x30
			}
			CAN_IF_Transmit_UDS_Request(NODE_ID_ONE, UDS_MCU_ACKNOWLEDGE_LINE_OF_CODE_RECEIVED);
 80007b8:	2176      	movs	r1, #118	; 0x76
 80007ba:	2010      	movs	r0, #16
 80007bc:	f000 f854 	bl	8000868 <CAN_IF_Transmit_UDS_Request>
	while(Local_u32SizeOfCode)
 80007c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	f47f af63 	bne.w	800068e <BL_voidReceiveUpdate+0x5a>
		}
	}
	// Wait for finish code of GW
	CAN_IF_Receive_UDS_Respond(&Local_u8HeaderFlag);
 80007c8:	f107 031f 	add.w	r3, r7, #31
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 f883 	bl	80008d8 <CAN_IF_Receive_UDS_Respond>

	if (Local_u8HeaderFlag == UDS_GWY_ACKNOWLEDGE_FINISHING_SENDING_CODE)
 80007d2:	7ffb      	ldrb	r3, [r7, #31]
 80007d4:	2b37      	cmp	r3, #55	; 0x37
 80007d6:	d101      	bne.n	80007dc <BL_voidReceiveUpdate+0x1a8>
	{
		BL_voidFinishBootLoader();
 80007d8:	f000 f80c 	bl	80007f4 <BL_voidFinishBootLoader>
	}
}
 80007dc:	bf00      	nop
 80007de:	3738      	adds	r7, #56	; 0x38
 80007e0:	46bd      	mov	sp, r7
 80007e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80007e6:	bf00      	nop
 80007e8:	08005000 	.word	0x08005000
 80007ec:	0801fc18 	.word	0x0801fc18
 80007f0:	200000a0 	.word	0x200000a0

080007f4 <BL_voidFinishBootLoader>:

void BL_voidFinishBootLoader(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
	//Structure CAN Transmit
	CAN_IF_Transmit_UDS_Request(NODE_ID_ONE, UDS_MCU_ACKNOWLEDGE_FINISHING);
 80007f8:	2177      	movs	r1, #119	; 0x77
 80007fa:	2010      	movs	r0, #16
 80007fc:	f000 f834 	bl	8000868 <CAN_IF_Transmit_UDS_Request>

	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_ACTIVE_REGION_ADDRESS , BR_SET_IMAGE_ACTIVE);
 8000800:	f06f 010e 	mvn.w	r1, #14
 8000804:	4805      	ldr	r0, [pc, #20]	; (800081c <BL_voidFinishBootLoader+0x28>)
 8000806:	f7ff fe25 	bl	8000454 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BOOTLOADER , BL_RESET_BRANCHING_FLAG);
 800080a:	f04f 31ff 	mov.w	r1, #4294967295
 800080e:	4804      	ldr	r0, [pc, #16]	; (8000820 <BL_voidFinishBootLoader+0x2c>)
 8000810:	f7ff fe20 	bl	8000454 <BL_voidEraseRestoreHeaderPage>
	BL_voidMakeSoftWareReset();
 8000814:	f000 f806 	bl	8000824 <BL_voidMakeSoftWareReset>
}
 8000818:	bf00      	nop
 800081a:	bd80      	pop	{r7, pc}
 800081c:	0801fc14 	.word	0x0801fc14
 8000820:	0801fc00 	.word	0x0801fc00

08000824 <BL_voidMakeSoftWareReset>:

void BL_voidMakeSoftWareReset(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
#ifdef Debug
	__HAL_DBGMCU_FREEZE_IWDG();
 8000828:	4b0c      	ldr	r3, [pc, #48]	; (800085c <BL_voidMakeSoftWareReset+0x38>)
 800082a:	685b      	ldr	r3, [r3, #4]
 800082c:	4a0b      	ldr	r2, [pc, #44]	; (800085c <BL_voidMakeSoftWareReset+0x38>)
 800082e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000832:	6053      	str	r3, [r2, #4]
#endif

	hiwdg.Instance = IWDG;
 8000834:	4b0a      	ldr	r3, [pc, #40]	; (8000860 <BL_voidMakeSoftWareReset+0x3c>)
 8000836:	4a0b      	ldr	r2, [pc, #44]	; (8000864 <BL_voidMakeSoftWareReset+0x40>)
 8000838:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800083a:	4b09      	ldr	r3, [pc, #36]	; (8000860 <BL_voidMakeSoftWareReset+0x3c>)
 800083c:	2200      	movs	r2, #0
 800083e:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Reload = 9;
 8000840:	4b07      	ldr	r3, [pc, #28]	; (8000860 <BL_voidMakeSoftWareReset+0x3c>)
 8000842:	2209      	movs	r2, #9
 8000844:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000846:	4806      	ldr	r0, [pc, #24]	; (8000860 <BL_voidMakeSoftWareReset+0x3c>)
 8000848:	f001 fb58 	bl	8001efc <HAL_IWDG_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <BL_voidMakeSoftWareReset+0x32>
	{
		Error_Handler();
 8000852:	f000 f993 	bl	8000b7c <Error_Handler>
	}
}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	e0042000 	.word	0xe0042000
 8000860:	20000054 	.word	0x20000054
 8000864:	40003000 	.word	0x40003000

08000868 <CAN_IF_Transmit_UDS_Request>:
 *  Created on: Mar 6, 2024
 *      Author: CHD9HC
 */
#include <Can_Interface.h>

HAL_StatusTypeDef CAN_IF_Transmit_UDS_Request(uint8_t Node, uint8_t UDS_Req){
 8000868:	b580      	push	{r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af00      	add	r7, sp, #0
 800086e:	4603      	mov	r3, r0
 8000870:	460a      	mov	r2, r1
 8000872:	71fb      	strb	r3, [r7, #7]
 8000874:	4613      	mov	r3, r2
 8000876:	71bb      	strb	r3, [r7, #6]
   //Modify CAN frame
   uint8_t Local_u8SendToNode;
   if(Node == 0x01){
 8000878:	79fb      	ldrb	r3, [r7, #7]
 800087a:	2b01      	cmp	r3, #1
 800087c:	d102      	bne.n	8000884 <CAN_IF_Transmit_UDS_Request+0x1c>
	   Local_u8SendToNode = 0x50;
 800087e:	2350      	movs	r3, #80	; 0x50
 8000880:	73fb      	strb	r3, [r7, #15]
 8000882:	e007      	b.n	8000894 <CAN_IF_Transmit_UDS_Request+0x2c>
   }
   else if (Node == 0x02) {
 8000884:	79fb      	ldrb	r3, [r7, #7]
 8000886:	2b02      	cmp	r3, #2
 8000888:	d102      	bne.n	8000890 <CAN_IF_Transmit_UDS_Request+0x28>
	   Local_u8SendToNode = 0x60;
 800088a:	2360      	movs	r3, #96	; 0x60
 800088c:	73fb      	strb	r3, [r7, #15]
 800088e:	e001      	b.n	8000894 <CAN_IF_Transmit_UDS_Request+0x2c>
   }
   else{
	   Local_u8SendToNode = Node;
 8000890:	79fb      	ldrb	r3, [r7, #7]
 8000892:	73fb      	strb	r3, [r7, #15]
   }
   TxHeader.IDE = CAN_ID_STD;
 8000894:	4b0c      	ldr	r3, [pc, #48]	; (80008c8 <CAN_IF_Transmit_UDS_Request+0x60>)
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
   TxHeader.RTR = CAN_RTR_DATA;
 800089a:	4b0b      	ldr	r3, [pc, #44]	; (80008c8 <CAN_IF_Transmit_UDS_Request+0x60>)
 800089c:	2200      	movs	r2, #0
 800089e:	60da      	str	r2, [r3, #12]
   TxHeader.StdId = Local_u8SendToNode;  // ID
 80008a0:	7bfb      	ldrb	r3, [r7, #15]
 80008a2:	4a09      	ldr	r2, [pc, #36]	; (80008c8 <CAN_IF_Transmit_UDS_Request+0x60>)
 80008a4:	6013      	str	r3, [r2, #0]
   TxHeader.DLC = 1;  // data length
 80008a6:	4b08      	ldr	r3, [pc, #32]	; (80008c8 <CAN_IF_Transmit_UDS_Request+0x60>)
 80008a8:	2201      	movs	r2, #1
 80008aa:	611a      	str	r2, [r3, #16]
   TxData[0] = UDS_Req;
 80008ac:	4a07      	ldr	r2, [pc, #28]	; (80008cc <CAN_IF_Transmit_UDS_Request+0x64>)
 80008ae:	79bb      	ldrb	r3, [r7, #6]
 80008b0:	7013      	strb	r3, [r2, #0]

   // Request Program control.
   return HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 80008b2:	4b07      	ldr	r3, [pc, #28]	; (80008d0 <CAN_IF_Transmit_UDS_Request+0x68>)
 80008b4:	4a05      	ldr	r2, [pc, #20]	; (80008cc <CAN_IF_Transmit_UDS_Request+0x64>)
 80008b6:	4904      	ldr	r1, [pc, #16]	; (80008c8 <CAN_IF_Transmit_UDS_Request+0x60>)
 80008b8:	4806      	ldr	r0, [pc, #24]	; (80008d4 <CAN_IF_Transmit_UDS_Request+0x6c>)
 80008ba:	f000 fcaf 	bl	800121c <HAL_CAN_AddTxMessage>
 80008be:	4603      	mov	r3, r0
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3710      	adds	r7, #16
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	20000088 	.word	0x20000088
 80008cc:	200000bc 	.word	0x200000bc
 80008d0:	200000cc 	.word	0x200000cc
 80008d4:	2000002c 	.word	0x2000002c

080008d8 <CAN_IF_Receive_UDS_Respond>:
   }
   // Request Program control.
   return HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
}

HAL_StatusTypeDef CAN_IF_Receive_UDS_Respond(uint8_t *UDS_Req){
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
	// Block until get respond from Bootloader
	while(!(hcan.Instance->RF0R & CAN_RF0R_FMP0));
 80008e0:	bf00      	nop
 80008e2:	4b0b      	ldr	r3, [pc, #44]	; (8000910 <CAN_IF_Receive_UDS_Respond+0x38>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	f003 0303 	and.w	r3, r3, #3
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d0f8      	beq.n	80008e2 <CAN_IF_Receive_UDS_Respond+0xa>
	HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 80008f0:	4b08      	ldr	r3, [pc, #32]	; (8000914 <CAN_IF_Receive_UDS_Respond+0x3c>)
 80008f2:	4a09      	ldr	r2, [pc, #36]	; (8000918 <CAN_IF_Receive_UDS_Respond+0x40>)
 80008f4:	2100      	movs	r1, #0
 80008f6:	4806      	ldr	r0, [pc, #24]	; (8000910 <CAN_IF_Receive_UDS_Respond+0x38>)
 80008f8:	f000 fd5f 	bl	80013ba <HAL_CAN_GetRxMessage>
	// Get respond from Bootloader
	*UDS_Req = RxData[0];
 80008fc:	4b05      	ldr	r3, [pc, #20]	; (8000914 <CAN_IF_Receive_UDS_Respond+0x3c>)
 80008fe:	781a      	ldrb	r2, [r3, #0]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	701a      	strb	r2, [r3, #0]
	return HAL_OK;
 8000904:	2300      	movs	r3, #0
}
 8000906:	4618      	mov	r0, r3
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	2000002c 	.word	0x2000002c
 8000914:	200000c4 	.word	0x200000c4
 8000918:	200000a0 	.word	0x200000a0

0800091c <CAN_IF_Receive_Data_Frame>:

HAL_StatusTypeDef CAN_IF_Receive_Data_Frame(uint8_t *DataBuffer){
 800091c:	b580      	push	{r7, lr}
 800091e:	b084      	sub	sp, #16
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
	// Block until get respond from Bootloader
	while(!(hcan.Instance->RF0R & CAN_RF0R_FMP0));
 8000924:	bf00      	nop
 8000926:	4b12      	ldr	r3, [pc, #72]	; (8000970 <CAN_IF_Receive_Data_Frame+0x54>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	68db      	ldr	r3, [r3, #12]
 800092c:	f003 0303 	and.w	r3, r3, #3
 8000930:	2b00      	cmp	r3, #0
 8000932:	d0f8      	beq.n	8000926 <CAN_IF_Receive_Data_Frame+0xa>
	HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8000934:	4b0f      	ldr	r3, [pc, #60]	; (8000974 <CAN_IF_Receive_Data_Frame+0x58>)
 8000936:	4a10      	ldr	r2, [pc, #64]	; (8000978 <CAN_IF_Receive_Data_Frame+0x5c>)
 8000938:	2100      	movs	r1, #0
 800093a:	480d      	ldr	r0, [pc, #52]	; (8000970 <CAN_IF_Receive_Data_Frame+0x54>)
 800093c:	f000 fd3d 	bl	80013ba <HAL_CAN_GetRxMessage>
	// Get respond from Bootloader
	uint8_t Local_u8DataLength = 8;
 8000940:	2308      	movs	r3, #8
 8000942:	73bb      	strb	r3, [r7, #14]
	for(uint8_t index = 0 ; index < Local_u8DataLength ; index++ ){
 8000944:	2300      	movs	r3, #0
 8000946:	73fb      	strb	r3, [r7, #15]
 8000948:	e009      	b.n	800095e <CAN_IF_Receive_Data_Frame+0x42>
	   DataBuffer[index] = RxData[index];
 800094a:	7bfa      	ldrb	r2, [r7, #15]
 800094c:	7bfb      	ldrb	r3, [r7, #15]
 800094e:	6879      	ldr	r1, [r7, #4]
 8000950:	440b      	add	r3, r1
 8000952:	4908      	ldr	r1, [pc, #32]	; (8000974 <CAN_IF_Receive_Data_Frame+0x58>)
 8000954:	5c8a      	ldrb	r2, [r1, r2]
 8000956:	701a      	strb	r2, [r3, #0]
	for(uint8_t index = 0 ; index < Local_u8DataLength ; index++ ){
 8000958:	7bfb      	ldrb	r3, [r7, #15]
 800095a:	3301      	adds	r3, #1
 800095c:	73fb      	strb	r3, [r7, #15]
 800095e:	7bfa      	ldrb	r2, [r7, #15]
 8000960:	7bbb      	ldrb	r3, [r7, #14]
 8000962:	429a      	cmp	r2, r3
 8000964:	d3f1      	bcc.n	800094a <CAN_IF_Receive_Data_Frame+0x2e>
    }
	return HAL_OK;
 8000966:	2300      	movs	r3, #0
}
 8000968:	4618      	mov	r0, r3
 800096a:	3710      	adds	r7, #16
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	2000002c 	.word	0x2000002c
 8000974:	200000c4 	.word	0x200000c4
 8000978:	200000a0 	.word	0x200000a0

0800097c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000980:	f000 f9c4 	bl	8000d0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000984:	f000 f80c 	bl	80009a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000988:	f000 f8ac 	bl	8000ae4 <MX_GPIO_Init>
  MX_CAN_Init();
 800098c:	f000 f850 	bl	8000a30 <MX_CAN_Init>

  HAL_CAN_Start(&hcan);
 8000990:	4802      	ldr	r0, [pc, #8]	; (800099c <main+0x20>)
 8000992:	f000 fbff 	bl	8001194 <HAL_CAN_Start>
  /* USER CODE BEGIN 2 */
  BL_voidBootLoader_Init();
 8000996:	f7ff fbe7 	bl	8000168 <BL_voidBootLoader_Init>
  /* USER CODE END 2 */


  /* USER CODE BEGIN WHILE */
  while (1)
 800099a:	e7fe      	b.n	800099a <main+0x1e>
 800099c:	2000002c 	.word	0x2000002c

080009a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b090      	sub	sp, #64	; 0x40
 80009a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009a6:	f107 0318 	add.w	r3, r7, #24
 80009aa:	2228      	movs	r2, #40	; 0x28
 80009ac:	2100      	movs	r1, #0
 80009ae:	4618      	mov	r0, r3
 80009b0:	f001 fec4 	bl	800273c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b4:	1d3b      	adds	r3, r7, #4
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	605a      	str	r2, [r3, #4]
 80009bc:	609a      	str	r2, [r3, #8]
 80009be:	60da      	str	r2, [r3, #12]
 80009c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80009c2:	2309      	movs	r3, #9
 80009c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009ca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80009cc:	2300      	movs	r3, #0
 80009ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009d0:	2301      	movs	r3, #1
 80009d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80009d4:	2301      	movs	r3, #1
 80009d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009d8:	2302      	movs	r3, #2
 80009da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009e2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80009e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e8:	f107 0318 	add.w	r3, r7, #24
 80009ec:	4618      	mov	r0, r3
 80009ee:	f001 fac7 	bl	8001f80 <HAL_RCC_OscConfig>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80009f8:	f000 f8c0 	bl	8000b7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009fc:	230f      	movs	r3, #15
 80009fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a00:	2302      	movs	r3, #2
 8000a02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a04:	2300      	movs	r3, #0
 8000a06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	2102      	movs	r1, #2
 8000a16:	4618      	mov	r0, r3
 8000a18:	f001 fd34 	bl	8002484 <HAL_RCC_ClockConfig>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000a22:	f000 f8ab 	bl	8000b7c <Error_Handler>
  }
}
 8000a26:	bf00      	nop
 8000a28:	3740      	adds	r7, #64	; 0x40
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
	...

08000a30 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000a34:	4b28      	ldr	r3, [pc, #160]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a36:	4a29      	ldr	r2, [pc, #164]	; (8000adc <MX_CAN_Init+0xac>)
 8000a38:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000a3a:	4b27      	ldr	r3, [pc, #156]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a3c:	2204      	movs	r2, #4
 8000a3e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000a40:	4b25      	ldr	r3, [pc, #148]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a46:	4b24      	ldr	r3, [pc, #144]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 8000a4c:	4b22      	ldr	r3, [pc, #136]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a4e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000a52:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000a54:	4b20      	ldr	r3, [pc, #128]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a56:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000a5a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000a5c:	4b1e      	ldr	r3, [pc, #120]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000a62:	4b1d      	ldr	r3, [pc, #116]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000a68:	4b1b      	ldr	r3, [pc, #108]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000a6e:	4b1a      	ldr	r3, [pc, #104]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000a74:	4b18      	ldr	r3, [pc, #96]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000a7a:	4b17      	ldr	r3, [pc, #92]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000a80:	4815      	ldr	r0, [pc, #84]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000a82:	f000 f9c3 	bl	8000e0c <HAL_CAN_Init>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000a8c:	f000 f876 	bl	8000b7c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8000a90:	4b13      	ldr	r3, [pc, #76]	; (8000ae0 <MX_CAN_Init+0xb0>)
 8000a92:	2201      	movs	r2, #1
 8000a94:	621a      	str	r2, [r3, #32]
  canfilterconfig.FilterBank = 0;  // which filter bank to use from the assigned ones
 8000a96:	4b12      	ldr	r3, [pc, #72]	; (8000ae0 <MX_CAN_Init+0xb0>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	615a      	str	r2, [r3, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000a9c:	4b10      	ldr	r3, [pc, #64]	; (8000ae0 <MX_CAN_Init+0xb0>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	611a      	str	r2, [r3, #16]
  canfilterconfig.FilterIdHigh = 0x000;
 8000aa2:	4b0f      	ldr	r3, [pc, #60]	; (8000ae0 <MX_CAN_Init+0xb0>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
  canfilterconfig.FilterIdLow = 0;
 8000aa8:	4b0d      	ldr	r3, [pc, #52]	; (8000ae0 <MX_CAN_Init+0xb0>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	605a      	str	r2, [r3, #4]
  canfilterconfig.FilterMaskIdHigh = 0;
 8000aae:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <MX_CAN_Init+0xb0>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	609a      	str	r2, [r3, #8]
  canfilterconfig.FilterMaskIdLow = 0;
 8000ab4:	4b0a      	ldr	r3, [pc, #40]	; (8000ae0 <MX_CAN_Init+0xb0>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	60da      	str	r2, [r3, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000aba:	4b09      	ldr	r3, [pc, #36]	; (8000ae0 <MX_CAN_Init+0xb0>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	619a      	str	r2, [r3, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000ac0:	4b07      	ldr	r3, [pc, #28]	; (8000ae0 <MX_CAN_Init+0xb0>)
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	61da      	str	r2, [r3, #28]
  canfilterconfig.SlaveStartFilterBank = 10;  // how many filters to assign to the CAN1 (master can)
 8000ac6:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <MX_CAN_Init+0xb0>)
 8000ac8:	220a      	movs	r2, #10
 8000aca:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8000acc:	4904      	ldr	r1, [pc, #16]	; (8000ae0 <MX_CAN_Init+0xb0>)
 8000ace:	4802      	ldr	r0, [pc, #8]	; (8000ad8 <MX_CAN_Init+0xa8>)
 8000ad0:	f000 fa97 	bl	8001002 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN_Init 2 */

}
 8000ad4:	bf00      	nop
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	2000002c 	.word	0x2000002c
 8000adc:	40006400 	.word	0x40006400
 8000ae0:	20000060 	.word	0x20000060

08000ae4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b088      	sub	sp, #32
 8000ae8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aea:	f107 0310 	add.w	r3, r7, #16
 8000aee:	2200      	movs	r2, #0
 8000af0:	601a      	str	r2, [r3, #0]
 8000af2:	605a      	str	r2, [r3, #4]
 8000af4:	609a      	str	r2, [r3, #8]
 8000af6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af8:	4b1e      	ldr	r3, [pc, #120]	; (8000b74 <MX_GPIO_Init+0x90>)
 8000afa:	699b      	ldr	r3, [r3, #24]
 8000afc:	4a1d      	ldr	r2, [pc, #116]	; (8000b74 <MX_GPIO_Init+0x90>)
 8000afe:	f043 0310 	orr.w	r3, r3, #16
 8000b02:	6193      	str	r3, [r2, #24]
 8000b04:	4b1b      	ldr	r3, [pc, #108]	; (8000b74 <MX_GPIO_Init+0x90>)
 8000b06:	699b      	ldr	r3, [r3, #24]
 8000b08:	f003 0310 	and.w	r3, r3, #16
 8000b0c:	60fb      	str	r3, [r7, #12]
 8000b0e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b10:	4b18      	ldr	r3, [pc, #96]	; (8000b74 <MX_GPIO_Init+0x90>)
 8000b12:	699b      	ldr	r3, [r3, #24]
 8000b14:	4a17      	ldr	r2, [pc, #92]	; (8000b74 <MX_GPIO_Init+0x90>)
 8000b16:	f043 0320 	orr.w	r3, r3, #32
 8000b1a:	6193      	str	r3, [r2, #24]
 8000b1c:	4b15      	ldr	r3, [pc, #84]	; (8000b74 <MX_GPIO_Init+0x90>)
 8000b1e:	699b      	ldr	r3, [r3, #24]
 8000b20:	f003 0320 	and.w	r3, r3, #32
 8000b24:	60bb      	str	r3, [r7, #8]
 8000b26:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b28:	4b12      	ldr	r3, [pc, #72]	; (8000b74 <MX_GPIO_Init+0x90>)
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	4a11      	ldr	r2, [pc, #68]	; (8000b74 <MX_GPIO_Init+0x90>)
 8000b2e:	f043 0304 	orr.w	r3, r3, #4
 8000b32:	6193      	str	r3, [r2, #24]
 8000b34:	4b0f      	ldr	r3, [pc, #60]	; (8000b74 <MX_GPIO_Init+0x90>)
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	f003 0304 	and.w	r3, r3, #4
 8000b3c:	607b      	str	r3, [r7, #4]
 8000b3e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000b40:	2200      	movs	r2, #0
 8000b42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b46:	480c      	ldr	r0, [pc, #48]	; (8000b78 <MX_GPIO_Init+0x94>)
 8000b48:	f001 f9c0 	bl	8001ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000b4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b52:	2301      	movs	r3, #1
 8000b54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000b5e:	f107 0310 	add.w	r3, r7, #16
 8000b62:	4619      	mov	r1, r3
 8000b64:	4804      	ldr	r0, [pc, #16]	; (8000b78 <MX_GPIO_Init+0x94>)
 8000b66:	f001 f82d 	bl	8001bc4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b6a:	bf00      	nop
 8000b6c:	3720      	adds	r7, #32
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40021000 	.word	0x40021000
 8000b78:	40011000 	.word	0x40011000

08000b7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b80:	b672      	cpsid	i
}
 8000b82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <Error_Handler+0x8>
	...

08000b88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b8e:	4b0e      	ldr	r3, [pc, #56]	; (8000bc8 <HAL_MspInit+0x40>)
 8000b90:	699b      	ldr	r3, [r3, #24]
 8000b92:	4a0d      	ldr	r2, [pc, #52]	; (8000bc8 <HAL_MspInit+0x40>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6193      	str	r3, [r2, #24]
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	; (8000bc8 <HAL_MspInit+0x40>)
 8000b9c:	699b      	ldr	r3, [r3, #24]
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba6:	4b08      	ldr	r3, [pc, #32]	; (8000bc8 <HAL_MspInit+0x40>)
 8000ba8:	69db      	ldr	r3, [r3, #28]
 8000baa:	4a07      	ldr	r2, [pc, #28]	; (8000bc8 <HAL_MspInit+0x40>)
 8000bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bb0:	61d3      	str	r3, [r2, #28]
 8000bb2:	4b05      	ldr	r3, [pc, #20]	; (8000bc8 <HAL_MspInit+0x40>)
 8000bb4:	69db      	ldr	r3, [r3, #28]
 8000bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bba:	603b      	str	r3, [r7, #0]
 8000bbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bc80      	pop	{r7}
 8000bc6:	4770      	bx	lr
 8000bc8:	40021000 	.word	0x40021000

08000bcc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b088      	sub	sp, #32
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd4:	f107 0310 	add.w	r3, r7, #16
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	605a      	str	r2, [r3, #4]
 8000bde:	609a      	str	r2, [r3, #8]
 8000be0:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a1c      	ldr	r2, [pc, #112]	; (8000c58 <HAL_CAN_MspInit+0x8c>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d131      	bne.n	8000c50 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000bec:	4b1b      	ldr	r3, [pc, #108]	; (8000c5c <HAL_CAN_MspInit+0x90>)
 8000bee:	69db      	ldr	r3, [r3, #28]
 8000bf0:	4a1a      	ldr	r2, [pc, #104]	; (8000c5c <HAL_CAN_MspInit+0x90>)
 8000bf2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000bf6:	61d3      	str	r3, [r2, #28]
 8000bf8:	4b18      	ldr	r3, [pc, #96]	; (8000c5c <HAL_CAN_MspInit+0x90>)
 8000bfa:	69db      	ldr	r3, [r3, #28]
 8000bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c04:	4b15      	ldr	r3, [pc, #84]	; (8000c5c <HAL_CAN_MspInit+0x90>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	4a14      	ldr	r2, [pc, #80]	; (8000c5c <HAL_CAN_MspInit+0x90>)
 8000c0a:	f043 0304 	orr.w	r3, r3, #4
 8000c0e:	6193      	str	r3, [r2, #24]
 8000c10:	4b12      	ldr	r3, [pc, #72]	; (8000c5c <HAL_CAN_MspInit+0x90>)
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	f003 0304 	and.w	r3, r3, #4
 8000c18:	60bb      	str	r3, [r7, #8]
 8000c1a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000c1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c22:	2300      	movs	r3, #0
 8000c24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2a:	f107 0310 	add.w	r3, r7, #16
 8000c2e:	4619      	mov	r1, r3
 8000c30:	480b      	ldr	r0, [pc, #44]	; (8000c60 <HAL_CAN_MspInit+0x94>)
 8000c32:	f000 ffc7 	bl	8001bc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000c36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c40:	2303      	movs	r3, #3
 8000c42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c44:	f107 0310 	add.w	r3, r7, #16
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4805      	ldr	r0, [pc, #20]	; (8000c60 <HAL_CAN_MspInit+0x94>)
 8000c4c:	f000 ffba 	bl	8001bc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000c50:	bf00      	nop
 8000c52:	3720      	adds	r7, #32
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	40006400 	.word	0x40006400
 8000c5c:	40021000 	.word	0x40021000
 8000c60:	40010800 	.word	0x40010800

08000c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c68:	e7fe      	b.n	8000c68 <NMI_Handler+0x4>

08000c6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c6e:	e7fe      	b.n	8000c6e <HardFault_Handler+0x4>

08000c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c74:	e7fe      	b.n	8000c74 <MemManage_Handler+0x4>

08000c76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c76:	b480      	push	{r7}
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c7a:	e7fe      	b.n	8000c7a <BusFault_Handler+0x4>

08000c7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c80:	e7fe      	b.n	8000c80 <UsageFault_Handler+0x4>

08000c82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c82:	b480      	push	{r7}
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bc80      	pop	{r7}
 8000c8c:	4770      	bx	lr

08000c8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c8e:	b480      	push	{r7}
 8000c90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c92:	bf00      	nop
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bc80      	pop	{r7}
 8000c98:	4770      	bx	lr

08000c9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c9a:	b480      	push	{r7}
 8000c9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c9e:	bf00      	nop
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bc80      	pop	{r7}
 8000ca4:	4770      	bx	lr

08000ca6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000caa:	f000 f893 	bl	8000dd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cb6:	bf00      	nop
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bc80      	pop	{r7}
 8000cbc:	4770      	bx	lr
	...

08000cc0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cc0:	f7ff fff7 	bl	8000cb2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cc4:	480b      	ldr	r0, [pc, #44]	; (8000cf4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000cc6:	490c      	ldr	r1, [pc, #48]	; (8000cf8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000cc8:	4a0c      	ldr	r2, [pc, #48]	; (8000cfc <LoopFillZerobss+0x16>)
  movs r3, #0
 8000cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ccc:	e002      	b.n	8000cd4 <LoopCopyDataInit>

08000cce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cd2:	3304      	adds	r3, #4

08000cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cd8:	d3f9      	bcc.n	8000cce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cda:	4a09      	ldr	r2, [pc, #36]	; (8000d00 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000cdc:	4c09      	ldr	r4, [pc, #36]	; (8000d04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ce0:	e001      	b.n	8000ce6 <LoopFillZerobss>

08000ce2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ce4:	3204      	adds	r2, #4

08000ce6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ce8:	d3fb      	bcc.n	8000ce2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cea:	f001 fd2f 	bl	800274c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cee:	f7ff fe45 	bl	800097c <main>
  bx lr
 8000cf2:	4770      	bx	lr
  ldr r0, =_sdata
 8000cf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cf8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000cfc:	080027d8 	.word	0x080027d8
  ldr r2, =_sbss
 8000d00:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000d04:	200000f8 	.word	0x200000f8

08000d08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d08:	e7fe      	b.n	8000d08 <ADC1_2_IRQHandler>
	...

08000d0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d10:	4b08      	ldr	r3, [pc, #32]	; (8000d34 <HAL_Init+0x28>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a07      	ldr	r2, [pc, #28]	; (8000d34 <HAL_Init+0x28>)
 8000d16:	f043 0310 	orr.w	r3, r3, #16
 8000d1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d1c:	2003      	movs	r0, #3
 8000d1e:	f000 fd1d 	bl	800175c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d22:	200f      	movs	r0, #15
 8000d24:	f000 f826 	bl	8000d74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d28:	f7ff ff2e 	bl	8000b88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d2c:	2300      	movs	r3, #0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40022000 	.word	0x40022000

08000d38 <HAL_DeInit>:
  *        of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000d3c:	4b09      	ldr	r3, [pc, #36]	; (8000d64 <HAL_DeInit+0x2c>)
 8000d3e:	f04f 32ff 	mov.w	r2, #4294967295
 8000d42:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000d44:	4b07      	ldr	r3, [pc, #28]	; (8000d64 <HAL_DeInit+0x2c>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	611a      	str	r2, [r3, #16]

  __HAL_RCC_APB2_FORCE_RESET();
 8000d4a:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <HAL_DeInit+0x2c>)
 8000d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d50:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 8000d52:	4b04      	ldr	r3, [pc, #16]	; (8000d64 <HAL_DeInit+0x2c>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	60da      	str	r2, [r3, #12]
  __HAL_RCC_AHB_FORCE_RESET();
  __HAL_RCC_AHB_RELEASE_RESET();
#endif

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000d58:	f000 f806 	bl	8000d68 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000d5c:	2300      	movs	r3, #0
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40021000 	.word	0x40021000

08000d68 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bc80      	pop	{r7}
 8000d72:	4770      	bx	lr

08000d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d7c:	4b12      	ldr	r3, [pc, #72]	; (8000dc8 <HAL_InitTick+0x54>)
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	4b12      	ldr	r3, [pc, #72]	; (8000dcc <HAL_InitTick+0x58>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	4619      	mov	r1, r3
 8000d86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 fd09 	bl	80017aa <HAL_SYSTICK_Config>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e00e      	b.n	8000dc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	2b0f      	cmp	r3, #15
 8000da6:	d80a      	bhi.n	8000dbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000da8:	2200      	movs	r2, #0
 8000daa:	6879      	ldr	r1, [r7, #4]
 8000dac:	f04f 30ff 	mov.w	r0, #4294967295
 8000db0:	f000 fcdf 	bl	8001772 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000db4:	4a06      	ldr	r2, [pc, #24]	; (8000dd0 <HAL_InitTick+0x5c>)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	e000      	b.n	8000dc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dbe:	2301      	movs	r3, #1
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	20000000 	.word	0x20000000
 8000dcc:	20000008 	.word	0x20000008
 8000dd0:	20000004 	.word	0x20000004

08000dd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dd8:	4b05      	ldr	r3, [pc, #20]	; (8000df0 <HAL_IncTick+0x1c>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	461a      	mov	r2, r3
 8000dde:	4b05      	ldr	r3, [pc, #20]	; (8000df4 <HAL_IncTick+0x20>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4413      	add	r3, r2
 8000de4:	4a03      	ldr	r2, [pc, #12]	; (8000df4 <HAL_IncTick+0x20>)
 8000de6:	6013      	str	r3, [r2, #0]
}
 8000de8:	bf00      	nop
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bc80      	pop	{r7}
 8000dee:	4770      	bx	lr
 8000df0:	20000008 	.word	0x20000008
 8000df4:	200000d0 	.word	0x200000d0

08000df8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  return uwTick;
 8000dfc:	4b02      	ldr	r3, [pc, #8]	; (8000e08 <HAL_GetTick+0x10>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bc80      	pop	{r7}
 8000e06:	4770      	bx	lr
 8000e08:	200000d0 	.word	0x200000d0

08000e0c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d101      	bne.n	8000e1e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e0ed      	b.n	8000ffa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d102      	bne.n	8000e30 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff fece 	bl	8000bcc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f042 0201 	orr.w	r2, r2, #1
 8000e3e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e40:	f7ff ffda 	bl	8000df8 <HAL_GetTick>
 8000e44:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e46:	e012      	b.n	8000e6e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e48:	f7ff ffd6 	bl	8000df8 <HAL_GetTick>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	2b0a      	cmp	r3, #10
 8000e54:	d90b      	bls.n	8000e6e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2205      	movs	r2, #5
 8000e66:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e0c5      	b.n	8000ffa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f003 0301 	and.w	r3, r3, #1
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d0e5      	beq.n	8000e48 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f022 0202 	bic.w	r2, r2, #2
 8000e8a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e8c:	f7ff ffb4 	bl	8000df8 <HAL_GetTick>
 8000e90:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e92:	e012      	b.n	8000eba <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e94:	f7ff ffb0 	bl	8000df8 <HAL_GetTick>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	2b0a      	cmp	r3, #10
 8000ea0:	d90b      	bls.n	8000eba <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ea6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2205      	movs	r2, #5
 8000eb2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e09f      	b.n	8000ffa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f003 0302 	and.w	r3, r3, #2
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d1e5      	bne.n	8000e94 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	7e1b      	ldrb	r3, [r3, #24]
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	d108      	bne.n	8000ee2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	e007      	b.n	8000ef2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000ef0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	7e5b      	ldrb	r3, [r3, #25]
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d108      	bne.n	8000f0c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	e007      	b.n	8000f1c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000f1a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	7e9b      	ldrb	r3, [r3, #26]
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d108      	bne.n	8000f36 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f042 0220 	orr.w	r2, r2, #32
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	e007      	b.n	8000f46 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f022 0220 	bic.w	r2, r2, #32
 8000f44:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	7edb      	ldrb	r3, [r3, #27]
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d108      	bne.n	8000f60 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f022 0210 	bic.w	r2, r2, #16
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	e007      	b.n	8000f70 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f042 0210 	orr.w	r2, r2, #16
 8000f6e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	7f1b      	ldrb	r3, [r3, #28]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d108      	bne.n	8000f8a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f042 0208 	orr.w	r2, r2, #8
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	e007      	b.n	8000f9a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f022 0208 	bic.w	r2, r2, #8
 8000f98:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	7f5b      	ldrb	r3, [r3, #29]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d108      	bne.n	8000fb4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f042 0204 	orr.w	r2, r2, #4
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	e007      	b.n	8000fc4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f022 0204 	bic.w	r2, r2, #4
 8000fc2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	689a      	ldr	r2, [r3, #8]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	431a      	orrs	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	691b      	ldr	r3, [r3, #16]
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	695b      	ldr	r3, [r3, #20]
 8000fd8:	ea42 0103 	orr.w	r1, r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	1e5a      	subs	r2, r3, #1
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2200      	movs	r2, #0
 8000fee:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001002:	b480      	push	{r7}
 8001004:	b087      	sub	sp, #28
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
 800100a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001018:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800101a:	7cfb      	ldrb	r3, [r7, #19]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d003      	beq.n	8001028 <HAL_CAN_ConfigFilter+0x26>
 8001020:	7cfb      	ldrb	r3, [r7, #19]
 8001022:	2b02      	cmp	r3, #2
 8001024:	f040 80aa 	bne.w	800117c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800102e:	f043 0201 	orr.w	r2, r3, #1
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	695b      	ldr	r3, [r3, #20]
 800103c:	f003 031f 	and.w	r3, r3, #31
 8001040:	2201      	movs	r2, #1
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	43db      	mvns	r3, r3
 8001052:	401a      	ands	r2, r3
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	69db      	ldr	r3, [r3, #28]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d123      	bne.n	80010aa <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	43db      	mvns	r3, r3
 800106c:	401a      	ands	r2, r3
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001080:	683a      	ldr	r2, [r7, #0]
 8001082:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001084:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	3248      	adds	r2, #72	; 0x48
 800108a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800109e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010a0:	6979      	ldr	r1, [r7, #20]
 80010a2:	3348      	adds	r3, #72	; 0x48
 80010a4:	00db      	lsls	r3, r3, #3
 80010a6:	440b      	add	r3, r1
 80010a8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d122      	bne.n	80010f8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	431a      	orrs	r2, r3
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80010ce:	683a      	ldr	r2, [r7, #0]
 80010d0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80010d2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	3248      	adds	r2, #72	; 0x48
 80010d8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	68db      	ldr	r3, [r3, #12]
 80010e6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010ec:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010ee:	6979      	ldr	r1, [r7, #20]
 80010f0:	3348      	adds	r3, #72	; 0x48
 80010f2:	00db      	lsls	r3, r3, #3
 80010f4:	440b      	add	r3, r1
 80010f6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d109      	bne.n	8001114 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	43db      	mvns	r3, r3
 800110a:	401a      	ands	r2, r3
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001112:	e007      	b.n	8001124 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	431a      	orrs	r2, r3
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	691b      	ldr	r3, [r3, #16]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d109      	bne.n	8001140 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	43db      	mvns	r3, r3
 8001136:	401a      	ands	r2, r3
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800113e:	e007      	b.n	8001150 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	431a      	orrs	r2, r3
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	6a1b      	ldr	r3, [r3, #32]
 8001154:	2b01      	cmp	r3, #1
 8001156:	d107      	bne.n	8001168 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	431a      	orrs	r2, r3
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800116e:	f023 0201 	bic.w	r2, r3, #1
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001178:	2300      	movs	r3, #0
 800117a:	e006      	b.n	800118a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001180:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
  }
}
 800118a:	4618      	mov	r0, r3
 800118c:	371c      	adds	r7, #28
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr

08001194 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d12e      	bne.n	8001206 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2202      	movs	r2, #2
 80011ac:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f022 0201 	bic.w	r2, r2, #1
 80011be:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80011c0:	f7ff fe1a 	bl	8000df8 <HAL_GetTick>
 80011c4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80011c6:	e012      	b.n	80011ee <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011c8:	f7ff fe16 	bl	8000df8 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	2b0a      	cmp	r3, #10
 80011d4:	d90b      	bls.n	80011ee <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011da:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2205      	movs	r2, #5
 80011e6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e012      	b.n	8001214 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f003 0301 	and.w	r3, r3, #1
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1e5      	bne.n	80011c8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001202:	2300      	movs	r3, #0
 8001204:	e006      	b.n	8001214 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
  }
}
 8001214:	4618      	mov	r0, r3
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800121c:	b480      	push	{r7}
 800121e:	b089      	sub	sp, #36	; 0x24
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
 8001228:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001230:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800123a:	7ffb      	ldrb	r3, [r7, #31]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d003      	beq.n	8001248 <HAL_CAN_AddTxMessage+0x2c>
 8001240:	7ffb      	ldrb	r3, [r7, #31]
 8001242:	2b02      	cmp	r3, #2
 8001244:	f040 80ad 	bne.w	80013a2 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d10a      	bne.n	8001268 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001258:	2b00      	cmp	r3, #0
 800125a:	d105      	bne.n	8001268 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001262:	2b00      	cmp	r3, #0
 8001264:	f000 8095 	beq.w	8001392 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	0e1b      	lsrs	r3, r3, #24
 800126c:	f003 0303 	and.w	r3, r3, #3
 8001270:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001272:	2201      	movs	r2, #1
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	409a      	lsls	r2, r3
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d10d      	bne.n	80012a0 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800128e:	68f9      	ldr	r1, [r7, #12]
 8001290:	6809      	ldr	r1, [r1, #0]
 8001292:	431a      	orrs	r2, r3
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	3318      	adds	r3, #24
 8001298:	011b      	lsls	r3, r3, #4
 800129a:	440b      	add	r3, r1
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	e00f      	b.n	80012c0 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012aa:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012b0:	68f9      	ldr	r1, [r7, #12]
 80012b2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80012b4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	3318      	adds	r3, #24
 80012ba:	011b      	lsls	r3, r3, #4
 80012bc:	440b      	add	r3, r1
 80012be:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	6819      	ldr	r1, [r3, #0]
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	691a      	ldr	r2, [r3, #16]
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	3318      	adds	r3, #24
 80012cc:	011b      	lsls	r3, r3, #4
 80012ce:	440b      	add	r3, r1
 80012d0:	3304      	adds	r3, #4
 80012d2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	7d1b      	ldrb	r3, [r3, #20]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d111      	bne.n	8001300 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	3318      	adds	r3, #24
 80012e4:	011b      	lsls	r3, r3, #4
 80012e6:	4413      	add	r3, r2
 80012e8:	3304      	adds	r3, #4
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	68fa      	ldr	r2, [r7, #12]
 80012ee:	6811      	ldr	r1, [r2, #0]
 80012f0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	3318      	adds	r3, #24
 80012f8:	011b      	lsls	r3, r3, #4
 80012fa:	440b      	add	r3, r1
 80012fc:	3304      	adds	r3, #4
 80012fe:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3307      	adds	r3, #7
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	061a      	lsls	r2, r3, #24
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3306      	adds	r3, #6
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	041b      	lsls	r3, r3, #16
 8001310:	431a      	orrs	r2, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	3305      	adds	r3, #5
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	021b      	lsls	r3, r3, #8
 800131a:	4313      	orrs	r3, r2
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	3204      	adds	r2, #4
 8001320:	7812      	ldrb	r2, [r2, #0]
 8001322:	4610      	mov	r0, r2
 8001324:	68fa      	ldr	r2, [r7, #12]
 8001326:	6811      	ldr	r1, [r2, #0]
 8001328:	ea43 0200 	orr.w	r2, r3, r0
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	011b      	lsls	r3, r3, #4
 8001330:	440b      	add	r3, r1
 8001332:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001336:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	3303      	adds	r3, #3
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	061a      	lsls	r2, r3, #24
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3302      	adds	r3, #2
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	041b      	lsls	r3, r3, #16
 8001348:	431a      	orrs	r2, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	3301      	adds	r3, #1
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	021b      	lsls	r3, r3, #8
 8001352:	4313      	orrs	r3, r2
 8001354:	687a      	ldr	r2, [r7, #4]
 8001356:	7812      	ldrb	r2, [r2, #0]
 8001358:	4610      	mov	r0, r2
 800135a:	68fa      	ldr	r2, [r7, #12]
 800135c:	6811      	ldr	r1, [r2, #0]
 800135e:	ea43 0200 	orr.w	r2, r3, r0
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	011b      	lsls	r3, r3, #4
 8001366:	440b      	add	r3, r1
 8001368:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800136c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	3318      	adds	r3, #24
 8001376:	011b      	lsls	r3, r3, #4
 8001378:	4413      	add	r3, r2
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	68fa      	ldr	r2, [r7, #12]
 800137e:	6811      	ldr	r1, [r2, #0]
 8001380:	f043 0201 	orr.w	r2, r3, #1
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	3318      	adds	r3, #24
 8001388:	011b      	lsls	r3, r3, #4
 800138a:	440b      	add	r3, r1
 800138c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800138e:	2300      	movs	r3, #0
 8001390:	e00e      	b.n	80013b0 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001396:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e006      	b.n	80013b0 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
  }
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3724      	adds	r7, #36	; 0x24
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc80      	pop	{r7}
 80013b8:	4770      	bx	lr

080013ba <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80013ba:	b480      	push	{r7}
 80013bc:	b087      	sub	sp, #28
 80013be:	af00      	add	r7, sp, #0
 80013c0:	60f8      	str	r0, [r7, #12]
 80013c2:	60b9      	str	r1, [r7, #8]
 80013c4:	607a      	str	r2, [r7, #4]
 80013c6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013ce:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80013d0:	7dfb      	ldrb	r3, [r7, #23]
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d003      	beq.n	80013de <HAL_CAN_GetRxMessage+0x24>
 80013d6:	7dfb      	ldrb	r3, [r7, #23]
 80013d8:	2b02      	cmp	r3, #2
 80013da:	f040 8103 	bne.w	80015e4 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d10e      	bne.n	8001402 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	68db      	ldr	r3, [r3, #12]
 80013ea:	f003 0303 	and.w	r3, r3, #3
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d116      	bne.n	8001420 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e0f7      	b.n	80015f2 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	691b      	ldr	r3, [r3, #16]
 8001408:	f003 0303 	and.w	r3, r3, #3
 800140c:	2b00      	cmp	r3, #0
 800140e:	d107      	bne.n	8001420 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001414:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	e0e8      	b.n	80015f2 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	331b      	adds	r3, #27
 8001428:	011b      	lsls	r3, r3, #4
 800142a:	4413      	add	r3, r2
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0204 	and.w	r2, r3, #4
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d10c      	bne.n	8001458 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	331b      	adds	r3, #27
 8001446:	011b      	lsls	r3, r3, #4
 8001448:	4413      	add	r3, r2
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	0d5b      	lsrs	r3, r3, #21
 800144e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	e00b      	b.n	8001470 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	331b      	adds	r3, #27
 8001460:	011b      	lsls	r3, r3, #4
 8001462:	4413      	add	r3, r2
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	08db      	lsrs	r3, r3, #3
 8001468:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	331b      	adds	r3, #27
 8001478:	011b      	lsls	r3, r3, #4
 800147a:	4413      	add	r3, r2
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0202 	and.w	r2, r3, #2
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	331b      	adds	r3, #27
 800148e:	011b      	lsls	r3, r3, #4
 8001490:	4413      	add	r3, r2
 8001492:	3304      	adds	r3, #4
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0308 	and.w	r3, r3, #8
 800149a:	2b00      	cmp	r3, #0
 800149c:	d003      	beq.n	80014a6 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2208      	movs	r2, #8
 80014a2:	611a      	str	r2, [r3, #16]
 80014a4:	e00b      	b.n	80014be <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	331b      	adds	r3, #27
 80014ae:	011b      	lsls	r3, r3, #4
 80014b0:	4413      	add	r3, r2
 80014b2:	3304      	adds	r3, #4
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 020f 	and.w	r2, r3, #15
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	331b      	adds	r3, #27
 80014c6:	011b      	lsls	r3, r3, #4
 80014c8:	4413      	add	r3, r2
 80014ca:	3304      	adds	r3, #4
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	0a1b      	lsrs	r3, r3, #8
 80014d0:	b2da      	uxtb	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	331b      	adds	r3, #27
 80014de:	011b      	lsls	r3, r3, #4
 80014e0:	4413      	add	r3, r2
 80014e2:	3304      	adds	r3, #4
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	0c1b      	lsrs	r3, r3, #16
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	011b      	lsls	r3, r3, #4
 80014f6:	4413      	add	r3, r2
 80014f8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	b2da      	uxtb	r2, r3
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	011b      	lsls	r3, r3, #4
 800150c:	4413      	add	r3, r2
 800150e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	0a1a      	lsrs	r2, r3, #8
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	3301      	adds	r3, #1
 800151a:	b2d2      	uxtb	r2, r2
 800151c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	011b      	lsls	r3, r3, #4
 8001526:	4413      	add	r3, r2
 8001528:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	0c1a      	lsrs	r2, r3, #16
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	3302      	adds	r3, #2
 8001534:	b2d2      	uxtb	r2, r2
 8001536:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	011b      	lsls	r3, r3, #4
 8001540:	4413      	add	r3, r2
 8001542:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	0e1a      	lsrs	r2, r3, #24
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	3303      	adds	r3, #3
 800154e:	b2d2      	uxtb	r2, r2
 8001550:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	011b      	lsls	r3, r3, #4
 800155a:	4413      	add	r3, r2
 800155c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	3304      	adds	r3, #4
 8001566:	b2d2      	uxtb	r2, r2
 8001568:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	011b      	lsls	r3, r3, #4
 8001572:	4413      	add	r3, r2
 8001574:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	0a1a      	lsrs	r2, r3, #8
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	3305      	adds	r3, #5
 8001580:	b2d2      	uxtb	r2, r2
 8001582:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	011b      	lsls	r3, r3, #4
 800158c:	4413      	add	r3, r2
 800158e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	0c1a      	lsrs	r2, r3, #16
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	3306      	adds	r3, #6
 800159a:	b2d2      	uxtb	r2, r2
 800159c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	011b      	lsls	r3, r3, #4
 80015a6:	4413      	add	r3, r2
 80015a8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	0e1a      	lsrs	r2, r3, #24
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	3307      	adds	r3, #7
 80015b4:	b2d2      	uxtb	r2, r2
 80015b6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d108      	bne.n	80015d0 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	68da      	ldr	r2, [r3, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f042 0220 	orr.w	r2, r2, #32
 80015cc:	60da      	str	r2, [r3, #12]
 80015ce:	e007      	b.n	80015e0 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	691a      	ldr	r2, [r3, #16]
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f042 0220 	orr.w	r2, r2, #32
 80015de:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80015e0:	2300      	movs	r3, #0
 80015e2:	e006      	b.n	80015f2 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
  }
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	371c      	adds	r7, #28
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f003 0307 	and.w	r3, r3, #7
 800160a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800160c:	4b0c      	ldr	r3, [pc, #48]	; (8001640 <__NVIC_SetPriorityGrouping+0x44>)
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001612:	68ba      	ldr	r2, [r7, #8]
 8001614:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001618:	4013      	ands	r3, r2
 800161a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001624:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001628:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800162c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800162e:	4a04      	ldr	r2, [pc, #16]	; (8001640 <__NVIC_SetPriorityGrouping+0x44>)
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	60d3      	str	r3, [r2, #12]
}
 8001634:	bf00      	nop
 8001636:	3714      	adds	r7, #20
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	e000ed00 	.word	0xe000ed00

08001644 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001648:	4b04      	ldr	r3, [pc, #16]	; (800165c <__NVIC_GetPriorityGrouping+0x18>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	0a1b      	lsrs	r3, r3, #8
 800164e:	f003 0307 	and.w	r3, r3, #7
}
 8001652:	4618      	mov	r0, r3
 8001654:	46bd      	mov	sp, r7
 8001656:	bc80      	pop	{r7}
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	e000ed00 	.word	0xe000ed00

08001660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	6039      	str	r1, [r7, #0]
 800166a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800166c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001670:	2b00      	cmp	r3, #0
 8001672:	db0a      	blt.n	800168a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	b2da      	uxtb	r2, r3
 8001678:	490c      	ldr	r1, [pc, #48]	; (80016ac <__NVIC_SetPriority+0x4c>)
 800167a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167e:	0112      	lsls	r2, r2, #4
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	440b      	add	r3, r1
 8001684:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001688:	e00a      	b.n	80016a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	b2da      	uxtb	r2, r3
 800168e:	4908      	ldr	r1, [pc, #32]	; (80016b0 <__NVIC_SetPriority+0x50>)
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	f003 030f 	and.w	r3, r3, #15
 8001696:	3b04      	subs	r3, #4
 8001698:	0112      	lsls	r2, r2, #4
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	440b      	add	r3, r1
 800169e:	761a      	strb	r2, [r3, #24]
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bc80      	pop	{r7}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	e000e100 	.word	0xe000e100
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b089      	sub	sp, #36	; 0x24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	f1c3 0307 	rsb	r3, r3, #7
 80016ce:	2b04      	cmp	r3, #4
 80016d0:	bf28      	it	cs
 80016d2:	2304      	movcs	r3, #4
 80016d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	3304      	adds	r3, #4
 80016da:	2b06      	cmp	r3, #6
 80016dc:	d902      	bls.n	80016e4 <NVIC_EncodePriority+0x30>
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3b03      	subs	r3, #3
 80016e2:	e000      	b.n	80016e6 <NVIC_EncodePriority+0x32>
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e8:	f04f 32ff 	mov.w	r2, #4294967295
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	43da      	mvns	r2, r3
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	401a      	ands	r2, r3
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	fa01 f303 	lsl.w	r3, r1, r3
 8001706:	43d9      	mvns	r1, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170c:	4313      	orrs	r3, r2
         );
}
 800170e:	4618      	mov	r0, r3
 8001710:	3724      	adds	r7, #36	; 0x24
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr

08001718 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3b01      	subs	r3, #1
 8001724:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001728:	d301      	bcc.n	800172e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800172a:	2301      	movs	r3, #1
 800172c:	e00f      	b.n	800174e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800172e:	4a0a      	ldr	r2, [pc, #40]	; (8001758 <SysTick_Config+0x40>)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3b01      	subs	r3, #1
 8001734:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001736:	210f      	movs	r1, #15
 8001738:	f04f 30ff 	mov.w	r0, #4294967295
 800173c:	f7ff ff90 	bl	8001660 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001740:	4b05      	ldr	r3, [pc, #20]	; (8001758 <SysTick_Config+0x40>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001746:	4b04      	ldr	r3, [pc, #16]	; (8001758 <SysTick_Config+0x40>)
 8001748:	2207      	movs	r2, #7
 800174a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	e000e010 	.word	0xe000e010

0800175c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f7ff ff49 	bl	80015fc <__NVIC_SetPriorityGrouping>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001772:	b580      	push	{r7, lr}
 8001774:	b086      	sub	sp, #24
 8001776:	af00      	add	r7, sp, #0
 8001778:	4603      	mov	r3, r0
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	607a      	str	r2, [r7, #4]
 800177e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001780:	2300      	movs	r3, #0
 8001782:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001784:	f7ff ff5e 	bl	8001644 <__NVIC_GetPriorityGrouping>
 8001788:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	68b9      	ldr	r1, [r7, #8]
 800178e:	6978      	ldr	r0, [r7, #20]
 8001790:	f7ff ff90 	bl	80016b4 <NVIC_EncodePriority>
 8001794:	4602      	mov	r2, r0
 8001796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ff5f 	bl	8001660 <__NVIC_SetPriority>
}
 80017a2:	bf00      	nop
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff ffb0 	bl	8001718 <SysTick_Config>
 80017b8:	4603      	mov	r3, r0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80017c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017c6:	b087      	sub	sp, #28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80017d6:	2300      	movs	r3, #0
 80017d8:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80017da:	2300      	movs	r3, #0
 80017dc:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80017de:	4b2f      	ldr	r3, [pc, #188]	; (800189c <HAL_FLASH_Program+0xd8>)
 80017e0:	7e1b      	ldrb	r3, [r3, #24]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d101      	bne.n	80017ea <HAL_FLASH_Program+0x26>
 80017e6:	2302      	movs	r3, #2
 80017e8:	e054      	b.n	8001894 <HAL_FLASH_Program+0xd0>
 80017ea:	4b2c      	ldr	r3, [pc, #176]	; (800189c <HAL_FLASH_Program+0xd8>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80017f0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017f4:	f000 f8a8 	bl	8001948 <FLASH_WaitForLastOperation>
 80017f8:	4603      	mov	r3, r0
 80017fa:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80017fc:	7dfb      	ldrb	r3, [r7, #23]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d144      	bne.n	800188c <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d102      	bne.n	800180e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001808:	2301      	movs	r3, #1
 800180a:	757b      	strb	r3, [r7, #21]
 800180c:	e007      	b.n	800181e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	2b02      	cmp	r3, #2
 8001812:	d102      	bne.n	800181a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001814:	2302      	movs	r3, #2
 8001816:	757b      	strb	r3, [r7, #21]
 8001818:	e001      	b.n	800181e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800181a:	2304      	movs	r3, #4
 800181c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800181e:	2300      	movs	r3, #0
 8001820:	75bb      	strb	r3, [r7, #22]
 8001822:	e02d      	b.n	8001880 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001824:	7dbb      	ldrb	r3, [r7, #22]
 8001826:	005a      	lsls	r2, r3, #1
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	eb02 0c03 	add.w	ip, r2, r3
 800182e:	7dbb      	ldrb	r3, [r7, #22]
 8001830:	0119      	lsls	r1, r3, #4
 8001832:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001836:	f1c1 0620 	rsb	r6, r1, #32
 800183a:	f1a1 0020 	sub.w	r0, r1, #32
 800183e:	fa22 f401 	lsr.w	r4, r2, r1
 8001842:	fa03 f606 	lsl.w	r6, r3, r6
 8001846:	4334      	orrs	r4, r6
 8001848:	fa23 f000 	lsr.w	r0, r3, r0
 800184c:	4304      	orrs	r4, r0
 800184e:	fa23 f501 	lsr.w	r5, r3, r1
 8001852:	b2a3      	uxth	r3, r4
 8001854:	4619      	mov	r1, r3
 8001856:	4660      	mov	r0, ip
 8001858:	f000 f85a 	bl	8001910 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800185c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001860:	f000 f872 	bl	8001948 <FLASH_WaitForLastOperation>
 8001864:	4603      	mov	r3, r0
 8001866:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001868:	4b0d      	ldr	r3, [pc, #52]	; (80018a0 <HAL_FLASH_Program+0xdc>)
 800186a:	691b      	ldr	r3, [r3, #16]
 800186c:	4a0c      	ldr	r2, [pc, #48]	; (80018a0 <HAL_FLASH_Program+0xdc>)
 800186e:	f023 0301 	bic.w	r3, r3, #1
 8001872:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001874:	7dfb      	ldrb	r3, [r7, #23]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d107      	bne.n	800188a <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800187a:	7dbb      	ldrb	r3, [r7, #22]
 800187c:	3301      	adds	r3, #1
 800187e:	75bb      	strb	r3, [r7, #22]
 8001880:	7dba      	ldrb	r2, [r7, #22]
 8001882:	7d7b      	ldrb	r3, [r7, #21]
 8001884:	429a      	cmp	r2, r3
 8001886:	d3cd      	bcc.n	8001824 <HAL_FLASH_Program+0x60>
 8001888:	e000      	b.n	800188c <HAL_FLASH_Program+0xc8>
      {
        break;
 800188a:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800188c:	4b03      	ldr	r3, [pc, #12]	; (800189c <HAL_FLASH_Program+0xd8>)
 800188e:	2200      	movs	r2, #0
 8001890:	761a      	strb	r2, [r3, #24]

  return status;
 8001892:	7dfb      	ldrb	r3, [r7, #23]
}
 8001894:	4618      	mov	r0, r3
 8001896:	371c      	adds	r7, #28
 8001898:	46bd      	mov	sp, r7
 800189a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800189c:	200000d8 	.word	0x200000d8
 80018a0:	40022000 	.word	0x40022000

080018a4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80018aa:	2300      	movs	r3, #0
 80018ac:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80018ae:	4b0d      	ldr	r3, [pc, #52]	; (80018e4 <HAL_FLASH_Unlock+0x40>)
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d00d      	beq.n	80018d6 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80018ba:	4b0a      	ldr	r3, [pc, #40]	; (80018e4 <HAL_FLASH_Unlock+0x40>)
 80018bc:	4a0a      	ldr	r2, [pc, #40]	; (80018e8 <HAL_FLASH_Unlock+0x44>)
 80018be:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80018c0:	4b08      	ldr	r3, [pc, #32]	; (80018e4 <HAL_FLASH_Unlock+0x40>)
 80018c2:	4a0a      	ldr	r2, [pc, #40]	; (80018ec <HAL_FLASH_Unlock+0x48>)
 80018c4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80018c6:	4b07      	ldr	r3, [pc, #28]	; (80018e4 <HAL_FLASH_Unlock+0x40>)
 80018c8:	691b      	ldr	r3, [r3, #16]
 80018ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80018d6:	79fb      	ldrb	r3, [r7, #7]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	bc80      	pop	{r7}
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	40022000 	.word	0x40022000
 80018e8:	45670123 	.word	0x45670123
 80018ec:	cdef89ab 	.word	0xcdef89ab

080018f0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80018f4:	4b05      	ldr	r3, [pc, #20]	; (800190c <HAL_FLASH_Lock+0x1c>)
 80018f6:	691b      	ldr	r3, [r3, #16]
 80018f8:	4a04      	ldr	r2, [pc, #16]	; (800190c <HAL_FLASH_Lock+0x1c>)
 80018fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018fe:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	40022000 	.word	0x40022000

08001910 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	460b      	mov	r3, r1
 800191a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800191c:	4b08      	ldr	r3, [pc, #32]	; (8001940 <FLASH_Program_HalfWord+0x30>)
 800191e:	2200      	movs	r2, #0
 8001920:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001922:	4b08      	ldr	r3, [pc, #32]	; (8001944 <FLASH_Program_HalfWord+0x34>)
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	4a07      	ldr	r2, [pc, #28]	; (8001944 <FLASH_Program_HalfWord+0x34>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	887a      	ldrh	r2, [r7, #2]
 8001932:	801a      	strh	r2, [r3, #0]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	200000d8 	.word	0x200000d8
 8001944:	40022000 	.word	0x40022000

08001948 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001950:	f7ff fa52 	bl	8000df8 <HAL_GetTick>
 8001954:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001956:	e010      	b.n	800197a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800195e:	d00c      	beq.n	800197a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d007      	beq.n	8001976 <FLASH_WaitForLastOperation+0x2e>
 8001966:	f7ff fa47 	bl	8000df8 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	429a      	cmp	r2, r3
 8001974:	d201      	bcs.n	800197a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e025      	b.n	80019c6 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800197a:	4b15      	ldr	r3, [pc, #84]	; (80019d0 <FLASH_WaitForLastOperation+0x88>)
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	2b00      	cmp	r3, #0
 8001984:	d1e8      	bne.n	8001958 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001986:	4b12      	ldr	r3, [pc, #72]	; (80019d0 <FLASH_WaitForLastOperation+0x88>)
 8001988:	68db      	ldr	r3, [r3, #12]
 800198a:	f003 0320 	and.w	r3, r3, #32
 800198e:	2b00      	cmp	r3, #0
 8001990:	d002      	beq.n	8001998 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001992:	4b0f      	ldr	r3, [pc, #60]	; (80019d0 <FLASH_WaitForLastOperation+0x88>)
 8001994:	2220      	movs	r2, #32
 8001996:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001998:	4b0d      	ldr	r3, [pc, #52]	; (80019d0 <FLASH_WaitForLastOperation+0x88>)
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	f003 0310 	and.w	r3, r3, #16
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d10b      	bne.n	80019bc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80019a4:	4b0a      	ldr	r3, [pc, #40]	; (80019d0 <FLASH_WaitForLastOperation+0x88>)
 80019a6:	69db      	ldr	r3, [r3, #28]
 80019a8:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d105      	bne.n	80019bc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80019b0:	4b07      	ldr	r3, [pc, #28]	; (80019d0 <FLASH_WaitForLastOperation+0x88>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d003      	beq.n	80019c4 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80019bc:	f000 f80a 	bl	80019d4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	e000      	b.n	80019c6 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3710      	adds	r7, #16
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40022000 	.word	0x40022000

080019d4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80019da:	2300      	movs	r3, #0
 80019dc:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80019de:	4b23      	ldr	r3, [pc, #140]	; (8001a6c <FLASH_SetErrorCode+0x98>)
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	f003 0310 	and.w	r3, r3, #16
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d009      	beq.n	80019fe <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80019ea:	4b21      	ldr	r3, [pc, #132]	; (8001a70 <FLASH_SetErrorCode+0x9c>)
 80019ec:	69db      	ldr	r3, [r3, #28]
 80019ee:	f043 0302 	orr.w	r3, r3, #2
 80019f2:	4a1f      	ldr	r2, [pc, #124]	; (8001a70 <FLASH_SetErrorCode+0x9c>)
 80019f4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f043 0310 	orr.w	r3, r3, #16
 80019fc:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80019fe:	4b1b      	ldr	r3, [pc, #108]	; (8001a6c <FLASH_SetErrorCode+0x98>)
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	f003 0304 	and.w	r3, r3, #4
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d009      	beq.n	8001a1e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001a0a:	4b19      	ldr	r3, [pc, #100]	; (8001a70 <FLASH_SetErrorCode+0x9c>)
 8001a0c:	69db      	ldr	r3, [r3, #28]
 8001a0e:	f043 0301 	orr.w	r3, r3, #1
 8001a12:	4a17      	ldr	r2, [pc, #92]	; (8001a70 <FLASH_SetErrorCode+0x9c>)
 8001a14:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f043 0304 	orr.w	r3, r3, #4
 8001a1c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001a1e:	4b13      	ldr	r3, [pc, #76]	; (8001a6c <FLASH_SetErrorCode+0x98>)
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d00b      	beq.n	8001a42 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001a2a:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <FLASH_SetErrorCode+0x9c>)
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	f043 0304 	orr.w	r3, r3, #4
 8001a32:	4a0f      	ldr	r2, [pc, #60]	; (8001a70 <FLASH_SetErrorCode+0x9c>)
 8001a34:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001a36:	4b0d      	ldr	r3, [pc, #52]	; (8001a6c <FLASH_SetErrorCode+0x98>)
 8001a38:	69db      	ldr	r3, [r3, #28]
 8001a3a:	4a0c      	ldr	r2, [pc, #48]	; (8001a6c <FLASH_SetErrorCode+0x98>)
 8001a3c:	f023 0301 	bic.w	r3, r3, #1
 8001a40:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f240 1201 	movw	r2, #257	; 0x101
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d106      	bne.n	8001a5a <FLASH_SetErrorCode+0x86>
 8001a4c:	4b07      	ldr	r3, [pc, #28]	; (8001a6c <FLASH_SetErrorCode+0x98>)
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	4a06      	ldr	r2, [pc, #24]	; (8001a6c <FLASH_SetErrorCode+0x98>)
 8001a52:	f023 0301 	bic.w	r3, r3, #1
 8001a56:	61d3      	str	r3, [r2, #28]
}  
 8001a58:	e002      	b.n	8001a60 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001a5a:	4a04      	ldr	r2, [pc, #16]	; (8001a6c <FLASH_SetErrorCode+0x98>)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	60d3      	str	r3, [r2, #12]
}  
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	40022000 	.word	0x40022000
 8001a70:	200000d8 	.word	0x200000d8

08001a74 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8001a82:	2300      	movs	r3, #0
 8001a84:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001a86:	4b2f      	ldr	r3, [pc, #188]	; (8001b44 <HAL_FLASHEx_Erase+0xd0>)
 8001a88:	7e1b      	ldrb	r3, [r3, #24]
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d101      	bne.n	8001a92 <HAL_FLASHEx_Erase+0x1e>
 8001a8e:	2302      	movs	r3, #2
 8001a90:	e053      	b.n	8001b3a <HAL_FLASHEx_Erase+0xc6>
 8001a92:	4b2c      	ldr	r3, [pc, #176]	; (8001b44 <HAL_FLASHEx_Erase+0xd0>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d116      	bne.n	8001ace <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001aa0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001aa4:	f7ff ff50 	bl	8001948 <FLASH_WaitForLastOperation>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d141      	bne.n	8001b32 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8001aae:	2001      	movs	r0, #1
 8001ab0:	f000 f84c 	bl	8001b4c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ab4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ab8:	f7ff ff46 	bl	8001948 <FLASH_WaitForLastOperation>
 8001abc:	4603      	mov	r3, r0
 8001abe:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001ac0:	4b21      	ldr	r3, [pc, #132]	; (8001b48 <HAL_FLASHEx_Erase+0xd4>)
 8001ac2:	691b      	ldr	r3, [r3, #16]
 8001ac4:	4a20      	ldr	r2, [pc, #128]	; (8001b48 <HAL_FLASHEx_Erase+0xd4>)
 8001ac6:	f023 0304 	bic.w	r3, r3, #4
 8001aca:	6113      	str	r3, [r2, #16]
 8001acc:	e031      	b.n	8001b32 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001ace:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ad2:	f7ff ff39 	bl	8001948 <FLASH_WaitForLastOperation>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d12a      	bne.n	8001b32 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae2:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	60bb      	str	r3, [r7, #8]
 8001aea:	e019      	b.n	8001b20 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001aec:	68b8      	ldr	r0, [r7, #8]
 8001aee:	f000 f849 	bl	8001b84 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001af2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001af6:	f7ff ff27 	bl	8001948 <FLASH_WaitForLastOperation>
 8001afa:	4603      	mov	r3, r0
 8001afc:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001afe:	4b12      	ldr	r3, [pc, #72]	; (8001b48 <HAL_FLASHEx_Erase+0xd4>)
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	4a11      	ldr	r2, [pc, #68]	; (8001b48 <HAL_FLASHEx_Erase+0xd4>)
 8001b04:	f023 0302 	bic.w	r3, r3, #2
 8001b08:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	68ba      	ldr	r2, [r7, #8]
 8001b14:	601a      	str	r2, [r3, #0]
            break;
 8001b16:	e00c      	b.n	8001b32 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001b1e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	029a      	lsls	r2, r3, #10
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	68ba      	ldr	r2, [r7, #8]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d3dc      	bcc.n	8001aec <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001b32:	4b04      	ldr	r3, [pc, #16]	; (8001b44 <HAL_FLASHEx_Erase+0xd0>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	761a      	strb	r2, [r3, #24]

  return status;
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200000d8 	.word	0x200000d8
 8001b48:	40022000 	.word	0x40022000

08001b4c <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b54:	4b09      	ldr	r3, [pc, #36]	; (8001b7c <FLASH_MassErase+0x30>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001b5a:	4b09      	ldr	r3, [pc, #36]	; (8001b80 <FLASH_MassErase+0x34>)
 8001b5c:	691b      	ldr	r3, [r3, #16]
 8001b5e:	4a08      	ldr	r2, [pc, #32]	; (8001b80 <FLASH_MassErase+0x34>)
 8001b60:	f043 0304 	orr.w	r3, r3, #4
 8001b64:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001b66:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <FLASH_MassErase+0x34>)
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	4a05      	ldr	r2, [pc, #20]	; (8001b80 <FLASH_MassErase+0x34>)
 8001b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b70:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001b72:	bf00      	nop
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bc80      	pop	{r7}
 8001b7a:	4770      	bx	lr
 8001b7c:	200000d8 	.word	0x200000d8
 8001b80:	40022000 	.word	0x40022000

08001b84 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b8c:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <FLASH_PageErase+0x38>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001b92:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <FLASH_PageErase+0x3c>)
 8001b94:	691b      	ldr	r3, [r3, #16]
 8001b96:	4a0a      	ldr	r2, [pc, #40]	; (8001bc0 <FLASH_PageErase+0x3c>)
 8001b98:	f043 0302 	orr.w	r3, r3, #2
 8001b9c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001b9e:	4a08      	ldr	r2, [pc, #32]	; (8001bc0 <FLASH_PageErase+0x3c>)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001ba4:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <FLASH_PageErase+0x3c>)
 8001ba6:	691b      	ldr	r3, [r3, #16]
 8001ba8:	4a05      	ldr	r2, [pc, #20]	; (8001bc0 <FLASH_PageErase+0x3c>)
 8001baa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bae:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bc80      	pop	{r7}
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	200000d8 	.word	0x200000d8
 8001bc0:	40022000 	.word	0x40022000

08001bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b08b      	sub	sp, #44	; 0x2c
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bd6:	e169      	b.n	8001eac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bd8:	2201      	movs	r2, #1
 8001bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	69fa      	ldr	r2, [r7, #28]
 8001be8:	4013      	ands	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	f040 8158 	bne.w	8001ea6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	4a9a      	ldr	r2, [pc, #616]	; (8001e64 <HAL_GPIO_Init+0x2a0>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d05e      	beq.n	8001cbe <HAL_GPIO_Init+0xfa>
 8001c00:	4a98      	ldr	r2, [pc, #608]	; (8001e64 <HAL_GPIO_Init+0x2a0>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d875      	bhi.n	8001cf2 <HAL_GPIO_Init+0x12e>
 8001c06:	4a98      	ldr	r2, [pc, #608]	; (8001e68 <HAL_GPIO_Init+0x2a4>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d058      	beq.n	8001cbe <HAL_GPIO_Init+0xfa>
 8001c0c:	4a96      	ldr	r2, [pc, #600]	; (8001e68 <HAL_GPIO_Init+0x2a4>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d86f      	bhi.n	8001cf2 <HAL_GPIO_Init+0x12e>
 8001c12:	4a96      	ldr	r2, [pc, #600]	; (8001e6c <HAL_GPIO_Init+0x2a8>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d052      	beq.n	8001cbe <HAL_GPIO_Init+0xfa>
 8001c18:	4a94      	ldr	r2, [pc, #592]	; (8001e6c <HAL_GPIO_Init+0x2a8>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d869      	bhi.n	8001cf2 <HAL_GPIO_Init+0x12e>
 8001c1e:	4a94      	ldr	r2, [pc, #592]	; (8001e70 <HAL_GPIO_Init+0x2ac>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d04c      	beq.n	8001cbe <HAL_GPIO_Init+0xfa>
 8001c24:	4a92      	ldr	r2, [pc, #584]	; (8001e70 <HAL_GPIO_Init+0x2ac>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d863      	bhi.n	8001cf2 <HAL_GPIO_Init+0x12e>
 8001c2a:	4a92      	ldr	r2, [pc, #584]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d046      	beq.n	8001cbe <HAL_GPIO_Init+0xfa>
 8001c30:	4a90      	ldr	r2, [pc, #576]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d85d      	bhi.n	8001cf2 <HAL_GPIO_Init+0x12e>
 8001c36:	2b12      	cmp	r3, #18
 8001c38:	d82a      	bhi.n	8001c90 <HAL_GPIO_Init+0xcc>
 8001c3a:	2b12      	cmp	r3, #18
 8001c3c:	d859      	bhi.n	8001cf2 <HAL_GPIO_Init+0x12e>
 8001c3e:	a201      	add	r2, pc, #4	; (adr r2, 8001c44 <HAL_GPIO_Init+0x80>)
 8001c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c44:	08001cbf 	.word	0x08001cbf
 8001c48:	08001c99 	.word	0x08001c99
 8001c4c:	08001cab 	.word	0x08001cab
 8001c50:	08001ced 	.word	0x08001ced
 8001c54:	08001cf3 	.word	0x08001cf3
 8001c58:	08001cf3 	.word	0x08001cf3
 8001c5c:	08001cf3 	.word	0x08001cf3
 8001c60:	08001cf3 	.word	0x08001cf3
 8001c64:	08001cf3 	.word	0x08001cf3
 8001c68:	08001cf3 	.word	0x08001cf3
 8001c6c:	08001cf3 	.word	0x08001cf3
 8001c70:	08001cf3 	.word	0x08001cf3
 8001c74:	08001cf3 	.word	0x08001cf3
 8001c78:	08001cf3 	.word	0x08001cf3
 8001c7c:	08001cf3 	.word	0x08001cf3
 8001c80:	08001cf3 	.word	0x08001cf3
 8001c84:	08001cf3 	.word	0x08001cf3
 8001c88:	08001ca1 	.word	0x08001ca1
 8001c8c:	08001cb5 	.word	0x08001cb5
 8001c90:	4a79      	ldr	r2, [pc, #484]	; (8001e78 <HAL_GPIO_Init+0x2b4>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d013      	beq.n	8001cbe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c96:	e02c      	b.n	8001cf2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	623b      	str	r3, [r7, #32]
          break;
 8001c9e:	e029      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	3304      	adds	r3, #4
 8001ca6:	623b      	str	r3, [r7, #32]
          break;
 8001ca8:	e024      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	3308      	adds	r3, #8
 8001cb0:	623b      	str	r3, [r7, #32]
          break;
 8001cb2:	e01f      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	330c      	adds	r3, #12
 8001cba:	623b      	str	r3, [r7, #32]
          break;
 8001cbc:	e01a      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d102      	bne.n	8001ccc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001cc6:	2304      	movs	r3, #4
 8001cc8:	623b      	str	r3, [r7, #32]
          break;
 8001cca:	e013      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d105      	bne.n	8001ce0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cd4:	2308      	movs	r3, #8
 8001cd6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	69fa      	ldr	r2, [r7, #28]
 8001cdc:	611a      	str	r2, [r3, #16]
          break;
 8001cde:	e009      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ce0:	2308      	movs	r3, #8
 8001ce2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69fa      	ldr	r2, [r7, #28]
 8001ce8:	615a      	str	r2, [r3, #20]
          break;
 8001cea:	e003      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cec:	2300      	movs	r3, #0
 8001cee:	623b      	str	r3, [r7, #32]
          break;
 8001cf0:	e000      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          break;
 8001cf2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	2bff      	cmp	r3, #255	; 0xff
 8001cf8:	d801      	bhi.n	8001cfe <HAL_GPIO_Init+0x13a>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	e001      	b.n	8001d02 <HAL_GPIO_Init+0x13e>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	3304      	adds	r3, #4
 8001d02:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	2bff      	cmp	r3, #255	; 0xff
 8001d08:	d802      	bhi.n	8001d10 <HAL_GPIO_Init+0x14c>
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	e002      	b.n	8001d16 <HAL_GPIO_Init+0x152>
 8001d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d12:	3b08      	subs	r3, #8
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	210f      	movs	r1, #15
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	fa01 f303 	lsl.w	r3, r1, r3
 8001d24:	43db      	mvns	r3, r3
 8001d26:	401a      	ands	r2, r3
 8001d28:	6a39      	ldr	r1, [r7, #32]
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d30:	431a      	orrs	r2, r3
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 80b1 	beq.w	8001ea6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d44:	4b4d      	ldr	r3, [pc, #308]	; (8001e7c <HAL_GPIO_Init+0x2b8>)
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	4a4c      	ldr	r2, [pc, #304]	; (8001e7c <HAL_GPIO_Init+0x2b8>)
 8001d4a:	f043 0301 	orr.w	r3, r3, #1
 8001d4e:	6193      	str	r3, [r2, #24]
 8001d50:	4b4a      	ldr	r3, [pc, #296]	; (8001e7c <HAL_GPIO_Init+0x2b8>)
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d5c:	4a48      	ldr	r2, [pc, #288]	; (8001e80 <HAL_GPIO_Init+0x2bc>)
 8001d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d60:	089b      	lsrs	r3, r3, #2
 8001d62:	3302      	adds	r3, #2
 8001d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d68:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6c:	f003 0303 	and.w	r3, r3, #3
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	220f      	movs	r2, #15
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	68fa      	ldr	r2, [r7, #12]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	4a40      	ldr	r2, [pc, #256]	; (8001e84 <HAL_GPIO_Init+0x2c0>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d013      	beq.n	8001db0 <HAL_GPIO_Init+0x1ec>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4a3f      	ldr	r2, [pc, #252]	; (8001e88 <HAL_GPIO_Init+0x2c4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d00d      	beq.n	8001dac <HAL_GPIO_Init+0x1e8>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a3e      	ldr	r2, [pc, #248]	; (8001e8c <HAL_GPIO_Init+0x2c8>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d007      	beq.n	8001da8 <HAL_GPIO_Init+0x1e4>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a3d      	ldr	r2, [pc, #244]	; (8001e90 <HAL_GPIO_Init+0x2cc>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d101      	bne.n	8001da4 <HAL_GPIO_Init+0x1e0>
 8001da0:	2303      	movs	r3, #3
 8001da2:	e006      	b.n	8001db2 <HAL_GPIO_Init+0x1ee>
 8001da4:	2304      	movs	r3, #4
 8001da6:	e004      	b.n	8001db2 <HAL_GPIO_Init+0x1ee>
 8001da8:	2302      	movs	r3, #2
 8001daa:	e002      	b.n	8001db2 <HAL_GPIO_Init+0x1ee>
 8001dac:	2301      	movs	r3, #1
 8001dae:	e000      	b.n	8001db2 <HAL_GPIO_Init+0x1ee>
 8001db0:	2300      	movs	r3, #0
 8001db2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001db4:	f002 0203 	and.w	r2, r2, #3
 8001db8:	0092      	lsls	r2, r2, #2
 8001dba:	4093      	lsls	r3, r2
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001dc2:	492f      	ldr	r1, [pc, #188]	; (8001e80 <HAL_GPIO_Init+0x2bc>)
 8001dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc6:	089b      	lsrs	r3, r3, #2
 8001dc8:	3302      	adds	r3, #2
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d006      	beq.n	8001dea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ddc:	4b2d      	ldr	r3, [pc, #180]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	492c      	ldr	r1, [pc, #176]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	608b      	str	r3, [r1, #8]
 8001de8:	e006      	b.n	8001df8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001dea:	4b2a      	ldr	r3, [pc, #168]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001dec:	689a      	ldr	r2, [r3, #8]
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	43db      	mvns	r3, r3
 8001df2:	4928      	ldr	r1, [pc, #160]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001df4:	4013      	ands	r3, r2
 8001df6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d006      	beq.n	8001e12 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e04:	4b23      	ldr	r3, [pc, #140]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e06:	68da      	ldr	r2, [r3, #12]
 8001e08:	4922      	ldr	r1, [pc, #136]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	60cb      	str	r3, [r1, #12]
 8001e10:	e006      	b.n	8001e20 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e12:	4b20      	ldr	r3, [pc, #128]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e14:	68da      	ldr	r2, [r3, #12]
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	491e      	ldr	r1, [pc, #120]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d006      	beq.n	8001e3a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e2c:	4b19      	ldr	r3, [pc, #100]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	4918      	ldr	r1, [pc, #96]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	604b      	str	r3, [r1, #4]
 8001e38:	e006      	b.n	8001e48 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e3a:	4b16      	ldr	r3, [pc, #88]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e3c:	685a      	ldr	r2, [r3, #4]
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	43db      	mvns	r3, r3
 8001e42:	4914      	ldr	r1, [pc, #80]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e44:	4013      	ands	r3, r2
 8001e46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d021      	beq.n	8001e98 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e54:	4b0f      	ldr	r3, [pc, #60]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	490e      	ldr	r1, [pc, #56]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	600b      	str	r3, [r1, #0]
 8001e60:	e021      	b.n	8001ea6 <HAL_GPIO_Init+0x2e2>
 8001e62:	bf00      	nop
 8001e64:	10320000 	.word	0x10320000
 8001e68:	10310000 	.word	0x10310000
 8001e6c:	10220000 	.word	0x10220000
 8001e70:	10210000 	.word	0x10210000
 8001e74:	10120000 	.word	0x10120000
 8001e78:	10110000 	.word	0x10110000
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	40010000 	.word	0x40010000
 8001e84:	40010800 	.word	0x40010800
 8001e88:	40010c00 	.word	0x40010c00
 8001e8c:	40011000 	.word	0x40011000
 8001e90:	40011400 	.word	0x40011400
 8001e94:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e98:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <HAL_GPIO_Init+0x304>)
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	43db      	mvns	r3, r3
 8001ea0:	4909      	ldr	r1, [pc, #36]	; (8001ec8 <HAL_GPIO_Init+0x304>)
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f47f ae8e 	bne.w	8001bd8 <HAL_GPIO_Init+0x14>
  }
}
 8001ebc:	bf00      	nop
 8001ebe:	bf00      	nop
 8001ec0:	372c      	adds	r7, #44	; 0x2c
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr
 8001ec8:	40010400 	.word	0x40010400

08001ecc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	807b      	strh	r3, [r7, #2]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001edc:	787b      	ldrb	r3, [r7, #1]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d003      	beq.n	8001eea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ee2:	887a      	ldrh	r2, [r7, #2]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ee8:	e003      	b.n	8001ef2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001eea:	887b      	ldrh	r3, [r7, #2]
 8001eec:	041a      	lsls	r2, r3, #16
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	611a      	str	r2, [r3, #16]
}
 8001ef2:	bf00      	nop
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr

08001efc <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d101      	bne.n	8001f0e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e034      	b.n	8001f78 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8001f16:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f245 5255 	movw	r2, #21845	; 0x5555
 8001f20:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	6852      	ldr	r2, [r2, #4]
 8001f2a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	687a      	ldr	r2, [r7, #4]
 8001f32:	6892      	ldr	r2, [r2, #8]
 8001f34:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001f36:	f7fe ff5f 	bl	8000df8 <HAL_GetTick>
 8001f3a:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001f3c:	e00f      	b.n	8001f5e <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001f3e:	f7fe ff5b 	bl	8000df8 <HAL_GetTick>
 8001f42:	4602      	mov	r2, r0
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	2b27      	cmp	r3, #39	; 0x27
 8001f4a:	d908      	bls.n	8001f5e <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	f003 0303 	and.w	r3, r3, #3
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e00c      	b.n	8001f78 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	f003 0303 	and.w	r3, r3, #3
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d1e8      	bne.n	8001f3e <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001f74:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001f76:	2300      	movs	r3, #0
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b086      	sub	sp, #24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d101      	bne.n	8001f92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e272      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	f000 8087 	beq.w	80020ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fa0:	4b92      	ldr	r3, [pc, #584]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f003 030c 	and.w	r3, r3, #12
 8001fa8:	2b04      	cmp	r3, #4
 8001faa:	d00c      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fac:	4b8f      	ldr	r3, [pc, #572]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f003 030c 	and.w	r3, r3, #12
 8001fb4:	2b08      	cmp	r3, #8
 8001fb6:	d112      	bne.n	8001fde <HAL_RCC_OscConfig+0x5e>
 8001fb8:	4b8c      	ldr	r3, [pc, #560]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fc4:	d10b      	bne.n	8001fde <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fc6:	4b89      	ldr	r3, [pc, #548]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d06c      	beq.n	80020ac <HAL_RCC_OscConfig+0x12c>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d168      	bne.n	80020ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e24c      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fe6:	d106      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x76>
 8001fe8:	4b80      	ldr	r3, [pc, #512]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a7f      	ldr	r2, [pc, #508]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8001fee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ff2:	6013      	str	r3, [r2, #0]
 8001ff4:	e02e      	b.n	8002054 <HAL_RCC_OscConfig+0xd4>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d10c      	bne.n	8002018 <HAL_RCC_OscConfig+0x98>
 8001ffe:	4b7b      	ldr	r3, [pc, #492]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a7a      	ldr	r2, [pc, #488]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002004:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002008:	6013      	str	r3, [r2, #0]
 800200a:	4b78      	ldr	r3, [pc, #480]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a77      	ldr	r2, [pc, #476]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002010:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002014:	6013      	str	r3, [r2, #0]
 8002016:	e01d      	b.n	8002054 <HAL_RCC_OscConfig+0xd4>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002020:	d10c      	bne.n	800203c <HAL_RCC_OscConfig+0xbc>
 8002022:	4b72      	ldr	r3, [pc, #456]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a71      	ldr	r2, [pc, #452]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002028:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800202c:	6013      	str	r3, [r2, #0]
 800202e:	4b6f      	ldr	r3, [pc, #444]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a6e      	ldr	r2, [pc, #440]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002034:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002038:	6013      	str	r3, [r2, #0]
 800203a:	e00b      	b.n	8002054 <HAL_RCC_OscConfig+0xd4>
 800203c:	4b6b      	ldr	r3, [pc, #428]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a6a      	ldr	r2, [pc, #424]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002042:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002046:	6013      	str	r3, [r2, #0]
 8002048:	4b68      	ldr	r3, [pc, #416]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a67      	ldr	r2, [pc, #412]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 800204e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002052:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d013      	beq.n	8002084 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205c:	f7fe fecc 	bl	8000df8 <HAL_GetTick>
 8002060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002064:	f7fe fec8 	bl	8000df8 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b64      	cmp	r3, #100	; 0x64
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e200      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002076:	4b5d      	ldr	r3, [pc, #372]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d0f0      	beq.n	8002064 <HAL_RCC_OscConfig+0xe4>
 8002082:	e014      	b.n	80020ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002084:	f7fe feb8 	bl	8000df8 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800208c:	f7fe feb4 	bl	8000df8 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b64      	cmp	r3, #100	; 0x64
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e1ec      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209e:	4b53      	ldr	r3, [pc, #332]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d1f0      	bne.n	800208c <HAL_RCC_OscConfig+0x10c>
 80020aa:	e000      	b.n	80020ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d063      	beq.n	8002182 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020ba:	4b4c      	ldr	r3, [pc, #304]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f003 030c 	and.w	r3, r3, #12
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d00b      	beq.n	80020de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80020c6:	4b49      	ldr	r3, [pc, #292]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f003 030c 	and.w	r3, r3, #12
 80020ce:	2b08      	cmp	r3, #8
 80020d0:	d11c      	bne.n	800210c <HAL_RCC_OscConfig+0x18c>
 80020d2:	4b46      	ldr	r3, [pc, #280]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d116      	bne.n	800210c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020de:	4b43      	ldr	r3, [pc, #268]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d005      	beq.n	80020f6 <HAL_RCC_OscConfig+0x176>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d001      	beq.n	80020f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e1c0      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020f6:	4b3d      	ldr	r3, [pc, #244]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	695b      	ldr	r3, [r3, #20]
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	4939      	ldr	r1, [pc, #228]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002106:	4313      	orrs	r3, r2
 8002108:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800210a:	e03a      	b.n	8002182 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	691b      	ldr	r3, [r3, #16]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d020      	beq.n	8002156 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002114:	4b36      	ldr	r3, [pc, #216]	; (80021f0 <HAL_RCC_OscConfig+0x270>)
 8002116:	2201      	movs	r2, #1
 8002118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211a:	f7fe fe6d 	bl	8000df8 <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002122:	f7fe fe69 	bl	8000df8 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e1a1      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002134:	4b2d      	ldr	r3, [pc, #180]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0f0      	beq.n	8002122 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002140:	4b2a      	ldr	r3, [pc, #168]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	695b      	ldr	r3, [r3, #20]
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	4927      	ldr	r1, [pc, #156]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002150:	4313      	orrs	r3, r2
 8002152:	600b      	str	r3, [r1, #0]
 8002154:	e015      	b.n	8002182 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002156:	4b26      	ldr	r3, [pc, #152]	; (80021f0 <HAL_RCC_OscConfig+0x270>)
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215c:	f7fe fe4c 	bl	8000df8 <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002164:	f7fe fe48 	bl	8000df8 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e180      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002176:	4b1d      	ldr	r3, [pc, #116]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0302 	and.w	r3, r3, #2
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f0      	bne.n	8002164 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0308 	and.w	r3, r3, #8
 800218a:	2b00      	cmp	r3, #0
 800218c:	d03a      	beq.n	8002204 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d019      	beq.n	80021ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002196:	4b17      	ldr	r3, [pc, #92]	; (80021f4 <HAL_RCC_OscConfig+0x274>)
 8002198:	2201      	movs	r2, #1
 800219a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800219c:	f7fe fe2c 	bl	8000df8 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021a4:	f7fe fe28 	bl	8000df8 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e160      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021b6:	4b0d      	ldr	r3, [pc, #52]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80021b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d0f0      	beq.n	80021a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80021c2:	2001      	movs	r0, #1
 80021c4:	f000 fa9c 	bl	8002700 <RCC_Delay>
 80021c8:	e01c      	b.n	8002204 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ca:	4b0a      	ldr	r3, [pc, #40]	; (80021f4 <HAL_RCC_OscConfig+0x274>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021d0:	f7fe fe12 	bl	8000df8 <HAL_GetTick>
 80021d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021d6:	e00f      	b.n	80021f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021d8:	f7fe fe0e 	bl	8000df8 <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	2b02      	cmp	r3, #2
 80021e4:	d908      	bls.n	80021f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e146      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
 80021ea:	bf00      	nop
 80021ec:	40021000 	.word	0x40021000
 80021f0:	42420000 	.word	0x42420000
 80021f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021f8:	4b92      	ldr	r3, [pc, #584]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80021fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1e9      	bne.n	80021d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0304 	and.w	r3, r3, #4
 800220c:	2b00      	cmp	r3, #0
 800220e:	f000 80a6 	beq.w	800235e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002212:	2300      	movs	r3, #0
 8002214:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002216:	4b8b      	ldr	r3, [pc, #556]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 8002218:	69db      	ldr	r3, [r3, #28]
 800221a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d10d      	bne.n	800223e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002222:	4b88      	ldr	r3, [pc, #544]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	4a87      	ldr	r2, [pc, #540]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 8002228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800222c:	61d3      	str	r3, [r2, #28]
 800222e:	4b85      	ldr	r3, [pc, #532]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 8002230:	69db      	ldr	r3, [r3, #28]
 8002232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002236:	60bb      	str	r3, [r7, #8]
 8002238:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800223a:	2301      	movs	r3, #1
 800223c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800223e:	4b82      	ldr	r3, [pc, #520]	; (8002448 <HAL_RCC_OscConfig+0x4c8>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002246:	2b00      	cmp	r3, #0
 8002248:	d118      	bne.n	800227c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800224a:	4b7f      	ldr	r3, [pc, #508]	; (8002448 <HAL_RCC_OscConfig+0x4c8>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a7e      	ldr	r2, [pc, #504]	; (8002448 <HAL_RCC_OscConfig+0x4c8>)
 8002250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002254:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002256:	f7fe fdcf 	bl	8000df8 <HAL_GetTick>
 800225a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800225c:	e008      	b.n	8002270 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800225e:	f7fe fdcb 	bl	8000df8 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	2b64      	cmp	r3, #100	; 0x64
 800226a:	d901      	bls.n	8002270 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e103      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002270:	4b75      	ldr	r3, [pc, #468]	; (8002448 <HAL_RCC_OscConfig+0x4c8>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0f0      	beq.n	800225e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d106      	bne.n	8002292 <HAL_RCC_OscConfig+0x312>
 8002284:	4b6f      	ldr	r3, [pc, #444]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	4a6e      	ldr	r2, [pc, #440]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 800228a:	f043 0301 	orr.w	r3, r3, #1
 800228e:	6213      	str	r3, [r2, #32]
 8002290:	e02d      	b.n	80022ee <HAL_RCC_OscConfig+0x36e>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10c      	bne.n	80022b4 <HAL_RCC_OscConfig+0x334>
 800229a:	4b6a      	ldr	r3, [pc, #424]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 800229c:	6a1b      	ldr	r3, [r3, #32]
 800229e:	4a69      	ldr	r2, [pc, #420]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80022a0:	f023 0301 	bic.w	r3, r3, #1
 80022a4:	6213      	str	r3, [r2, #32]
 80022a6:	4b67      	ldr	r3, [pc, #412]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80022a8:	6a1b      	ldr	r3, [r3, #32]
 80022aa:	4a66      	ldr	r2, [pc, #408]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80022ac:	f023 0304 	bic.w	r3, r3, #4
 80022b0:	6213      	str	r3, [r2, #32]
 80022b2:	e01c      	b.n	80022ee <HAL_RCC_OscConfig+0x36e>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	2b05      	cmp	r3, #5
 80022ba:	d10c      	bne.n	80022d6 <HAL_RCC_OscConfig+0x356>
 80022bc:	4b61      	ldr	r3, [pc, #388]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80022be:	6a1b      	ldr	r3, [r3, #32]
 80022c0:	4a60      	ldr	r2, [pc, #384]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80022c2:	f043 0304 	orr.w	r3, r3, #4
 80022c6:	6213      	str	r3, [r2, #32]
 80022c8:	4b5e      	ldr	r3, [pc, #376]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	4a5d      	ldr	r2, [pc, #372]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80022ce:	f043 0301 	orr.w	r3, r3, #1
 80022d2:	6213      	str	r3, [r2, #32]
 80022d4:	e00b      	b.n	80022ee <HAL_RCC_OscConfig+0x36e>
 80022d6:	4b5b      	ldr	r3, [pc, #364]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80022d8:	6a1b      	ldr	r3, [r3, #32]
 80022da:	4a5a      	ldr	r2, [pc, #360]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80022dc:	f023 0301 	bic.w	r3, r3, #1
 80022e0:	6213      	str	r3, [r2, #32]
 80022e2:	4b58      	ldr	r3, [pc, #352]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80022e4:	6a1b      	ldr	r3, [r3, #32]
 80022e6:	4a57      	ldr	r2, [pc, #348]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80022e8:	f023 0304 	bic.w	r3, r3, #4
 80022ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d015      	beq.n	8002322 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022f6:	f7fe fd7f 	bl	8000df8 <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022fc:	e00a      	b.n	8002314 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022fe:	f7fe fd7b 	bl	8000df8 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	f241 3288 	movw	r2, #5000	; 0x1388
 800230c:	4293      	cmp	r3, r2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e0b1      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002314:	4b4b      	ldr	r3, [pc, #300]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 8002316:	6a1b      	ldr	r3, [r3, #32]
 8002318:	f003 0302 	and.w	r3, r3, #2
 800231c:	2b00      	cmp	r3, #0
 800231e:	d0ee      	beq.n	80022fe <HAL_RCC_OscConfig+0x37e>
 8002320:	e014      	b.n	800234c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002322:	f7fe fd69 	bl	8000df8 <HAL_GetTick>
 8002326:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002328:	e00a      	b.n	8002340 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800232a:	f7fe fd65 	bl	8000df8 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	f241 3288 	movw	r2, #5000	; 0x1388
 8002338:	4293      	cmp	r3, r2
 800233a:	d901      	bls.n	8002340 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e09b      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002340:	4b40      	ldr	r3, [pc, #256]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 8002342:	6a1b      	ldr	r3, [r3, #32]
 8002344:	f003 0302 	and.w	r3, r3, #2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d1ee      	bne.n	800232a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800234c:	7dfb      	ldrb	r3, [r7, #23]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d105      	bne.n	800235e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002352:	4b3c      	ldr	r3, [pc, #240]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 8002354:	69db      	ldr	r3, [r3, #28]
 8002356:	4a3b      	ldr	r2, [pc, #236]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 8002358:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800235c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	2b00      	cmp	r3, #0
 8002364:	f000 8087 	beq.w	8002476 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002368:	4b36      	ldr	r3, [pc, #216]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f003 030c 	and.w	r3, r3, #12
 8002370:	2b08      	cmp	r3, #8
 8002372:	d061      	beq.n	8002438 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	2b02      	cmp	r3, #2
 800237a:	d146      	bne.n	800240a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800237c:	4b33      	ldr	r3, [pc, #204]	; (800244c <HAL_RCC_OscConfig+0x4cc>)
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002382:	f7fe fd39 	bl	8000df8 <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800238a:	f7fe fd35 	bl	8000df8 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e06d      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800239c:	4b29      	ldr	r3, [pc, #164]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d1f0      	bne.n	800238a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a1b      	ldr	r3, [r3, #32]
 80023ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023b0:	d108      	bne.n	80023c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023b2:	4b24      	ldr	r3, [pc, #144]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	4921      	ldr	r1, [pc, #132]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023c4:	4b1f      	ldr	r3, [pc, #124]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a19      	ldr	r1, [r3, #32]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d4:	430b      	orrs	r3, r1
 80023d6:	491b      	ldr	r1, [pc, #108]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023dc:	4b1b      	ldr	r3, [pc, #108]	; (800244c <HAL_RCC_OscConfig+0x4cc>)
 80023de:	2201      	movs	r2, #1
 80023e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e2:	f7fe fd09 	bl	8000df8 <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ea:	f7fe fd05 	bl	8000df8 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e03d      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023fc:	4b11      	ldr	r3, [pc, #68]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0f0      	beq.n	80023ea <HAL_RCC_OscConfig+0x46a>
 8002408:	e035      	b.n	8002476 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800240a:	4b10      	ldr	r3, [pc, #64]	; (800244c <HAL_RCC_OscConfig+0x4cc>)
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002410:	f7fe fcf2 	bl	8000df8 <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002418:	f7fe fcee 	bl	8000df8 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e026      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800242a:	4b06      	ldr	r3, [pc, #24]	; (8002444 <HAL_RCC_OscConfig+0x4c4>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1f0      	bne.n	8002418 <HAL_RCC_OscConfig+0x498>
 8002436:	e01e      	b.n	8002476 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	69db      	ldr	r3, [r3, #28]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d107      	bne.n	8002450 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e019      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
 8002444:	40021000 	.word	0x40021000
 8002448:	40007000 	.word	0x40007000
 800244c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002450:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <HAL_RCC_OscConfig+0x500>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a1b      	ldr	r3, [r3, #32]
 8002460:	429a      	cmp	r2, r3
 8002462:	d106      	bne.n	8002472 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800246e:	429a      	cmp	r2, r3
 8002470:	d001      	beq.n	8002476 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e000      	b.n	8002478 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40021000 	.word	0x40021000

08002484 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d101      	bne.n	8002498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e0d0      	b.n	800263a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002498:	4b6a      	ldr	r3, [pc, #424]	; (8002644 <HAL_RCC_ClockConfig+0x1c0>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0307 	and.w	r3, r3, #7
 80024a0:	683a      	ldr	r2, [r7, #0]
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d910      	bls.n	80024c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024a6:	4b67      	ldr	r3, [pc, #412]	; (8002644 <HAL_RCC_ClockConfig+0x1c0>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f023 0207 	bic.w	r2, r3, #7
 80024ae:	4965      	ldr	r1, [pc, #404]	; (8002644 <HAL_RCC_ClockConfig+0x1c0>)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024b6:	4b63      	ldr	r3, [pc, #396]	; (8002644 <HAL_RCC_ClockConfig+0x1c0>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0307 	and.w	r3, r3, #7
 80024be:	683a      	ldr	r2, [r7, #0]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d001      	beq.n	80024c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e0b8      	b.n	800263a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d020      	beq.n	8002516 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0304 	and.w	r3, r3, #4
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d005      	beq.n	80024ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024e0:	4b59      	ldr	r3, [pc, #356]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	4a58      	ldr	r2, [pc, #352]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 80024e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80024ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0308 	and.w	r3, r3, #8
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d005      	beq.n	8002504 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024f8:	4b53      	ldr	r3, [pc, #332]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	4a52      	ldr	r2, [pc, #328]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 80024fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002502:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002504:	4b50      	ldr	r3, [pc, #320]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	494d      	ldr	r1, [pc, #308]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 8002512:	4313      	orrs	r3, r2
 8002514:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b00      	cmp	r3, #0
 8002520:	d040      	beq.n	80025a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d107      	bne.n	800253a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800252a:	4b47      	ldr	r3, [pc, #284]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d115      	bne.n	8002562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e07f      	b.n	800263a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	2b02      	cmp	r3, #2
 8002540:	d107      	bne.n	8002552 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002542:	4b41      	ldr	r3, [pc, #260]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d109      	bne.n	8002562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e073      	b.n	800263a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002552:	4b3d      	ldr	r3, [pc, #244]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e06b      	b.n	800263a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002562:	4b39      	ldr	r3, [pc, #228]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f023 0203 	bic.w	r2, r3, #3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	4936      	ldr	r1, [pc, #216]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 8002570:	4313      	orrs	r3, r2
 8002572:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002574:	f7fe fc40 	bl	8000df8 <HAL_GetTick>
 8002578:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800257a:	e00a      	b.n	8002592 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800257c:	f7fe fc3c 	bl	8000df8 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	f241 3288 	movw	r2, #5000	; 0x1388
 800258a:	4293      	cmp	r3, r2
 800258c:	d901      	bls.n	8002592 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e053      	b.n	800263a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002592:	4b2d      	ldr	r3, [pc, #180]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f003 020c 	and.w	r2, r3, #12
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d1eb      	bne.n	800257c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025a4:	4b27      	ldr	r3, [pc, #156]	; (8002644 <HAL_RCC_ClockConfig+0x1c0>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0307 	and.w	r3, r3, #7
 80025ac:	683a      	ldr	r2, [r7, #0]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d210      	bcs.n	80025d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025b2:	4b24      	ldr	r3, [pc, #144]	; (8002644 <HAL_RCC_ClockConfig+0x1c0>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f023 0207 	bic.w	r2, r3, #7
 80025ba:	4922      	ldr	r1, [pc, #136]	; (8002644 <HAL_RCC_ClockConfig+0x1c0>)
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	4313      	orrs	r3, r2
 80025c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025c2:	4b20      	ldr	r3, [pc, #128]	; (8002644 <HAL_RCC_ClockConfig+0x1c0>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	683a      	ldr	r2, [r7, #0]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d001      	beq.n	80025d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e032      	b.n	800263a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0304 	and.w	r3, r3, #4
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d008      	beq.n	80025f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025e0:	4b19      	ldr	r3, [pc, #100]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	4916      	ldr	r1, [pc, #88]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 80025ee:	4313      	orrs	r3, r2
 80025f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0308 	and.w	r3, r3, #8
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d009      	beq.n	8002612 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025fe:	4b12      	ldr	r3, [pc, #72]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	490e      	ldr	r1, [pc, #56]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 800260e:	4313      	orrs	r3, r2
 8002610:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002612:	f000 f821 	bl	8002658 <HAL_RCC_GetSysClockFreq>
 8002616:	4602      	mov	r2, r0
 8002618:	4b0b      	ldr	r3, [pc, #44]	; (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	091b      	lsrs	r3, r3, #4
 800261e:	f003 030f 	and.w	r3, r3, #15
 8002622:	490a      	ldr	r1, [pc, #40]	; (800264c <HAL_RCC_ClockConfig+0x1c8>)
 8002624:	5ccb      	ldrb	r3, [r1, r3]
 8002626:	fa22 f303 	lsr.w	r3, r2, r3
 800262a:	4a09      	ldr	r2, [pc, #36]	; (8002650 <HAL_RCC_ClockConfig+0x1cc>)
 800262c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800262e:	4b09      	ldr	r3, [pc, #36]	; (8002654 <HAL_RCC_ClockConfig+0x1d0>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4618      	mov	r0, r3
 8002634:	f7fe fb9e 	bl	8000d74 <HAL_InitTick>

  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40022000 	.word	0x40022000
 8002648:	40021000 	.word	0x40021000
 800264c:	080027ac 	.word	0x080027ac
 8002650:	20000000 	.word	0x20000000
 8002654:	20000004 	.word	0x20000004

08002658 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002658:	b480      	push	{r7}
 800265a:	b087      	sub	sp, #28
 800265c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800265e:	2300      	movs	r3, #0
 8002660:	60fb      	str	r3, [r7, #12]
 8002662:	2300      	movs	r3, #0
 8002664:	60bb      	str	r3, [r7, #8]
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
 800266a:	2300      	movs	r3, #0
 800266c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800266e:	2300      	movs	r3, #0
 8002670:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002672:	4b1e      	ldr	r3, [pc, #120]	; (80026ec <HAL_RCC_GetSysClockFreq+0x94>)
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f003 030c 	and.w	r3, r3, #12
 800267e:	2b04      	cmp	r3, #4
 8002680:	d002      	beq.n	8002688 <HAL_RCC_GetSysClockFreq+0x30>
 8002682:	2b08      	cmp	r3, #8
 8002684:	d003      	beq.n	800268e <HAL_RCC_GetSysClockFreq+0x36>
 8002686:	e027      	b.n	80026d8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002688:	4b19      	ldr	r3, [pc, #100]	; (80026f0 <HAL_RCC_GetSysClockFreq+0x98>)
 800268a:	613b      	str	r3, [r7, #16]
      break;
 800268c:	e027      	b.n	80026de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	0c9b      	lsrs	r3, r3, #18
 8002692:	f003 030f 	and.w	r3, r3, #15
 8002696:	4a17      	ldr	r2, [pc, #92]	; (80026f4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002698:	5cd3      	ldrb	r3, [r2, r3]
 800269a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d010      	beq.n	80026c8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80026a6:	4b11      	ldr	r3, [pc, #68]	; (80026ec <HAL_RCC_GetSysClockFreq+0x94>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	0c5b      	lsrs	r3, r3, #17
 80026ac:	f003 0301 	and.w	r3, r3, #1
 80026b0:	4a11      	ldr	r2, [pc, #68]	; (80026f8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80026b2:	5cd3      	ldrb	r3, [r2, r3]
 80026b4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a0d      	ldr	r2, [pc, #52]	; (80026f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80026ba:	fb03 f202 	mul.w	r2, r3, r2
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c4:	617b      	str	r3, [r7, #20]
 80026c6:	e004      	b.n	80026d2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a0c      	ldr	r2, [pc, #48]	; (80026fc <HAL_RCC_GetSysClockFreq+0xa4>)
 80026cc:	fb02 f303 	mul.w	r3, r2, r3
 80026d0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	613b      	str	r3, [r7, #16]
      break;
 80026d6:	e002      	b.n	80026de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026d8:	4b05      	ldr	r3, [pc, #20]	; (80026f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80026da:	613b      	str	r3, [r7, #16]
      break;
 80026dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026de:	693b      	ldr	r3, [r7, #16]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	371c      	adds	r7, #28
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	40021000 	.word	0x40021000
 80026f0:	007a1200 	.word	0x007a1200
 80026f4:	080027bc 	.word	0x080027bc
 80026f8:	080027cc 	.word	0x080027cc
 80026fc:	003d0900 	.word	0x003d0900

08002700 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002708:	4b0a      	ldr	r3, [pc, #40]	; (8002734 <RCC_Delay+0x34>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a0a      	ldr	r2, [pc, #40]	; (8002738 <RCC_Delay+0x38>)
 800270e:	fba2 2303 	umull	r2, r3, r2, r3
 8002712:	0a5b      	lsrs	r3, r3, #9
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	fb02 f303 	mul.w	r3, r2, r3
 800271a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800271c:	bf00      	nop
  }
  while (Delay --);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	1e5a      	subs	r2, r3, #1
 8002722:	60fa      	str	r2, [r7, #12]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1f9      	bne.n	800271c <RCC_Delay+0x1c>
}
 8002728:	bf00      	nop
 800272a:	bf00      	nop
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr
 8002734:	20000000 	.word	0x20000000
 8002738:	10624dd3 	.word	0x10624dd3

0800273c <memset>:
 800273c:	4603      	mov	r3, r0
 800273e:	4402      	add	r2, r0
 8002740:	4293      	cmp	r3, r2
 8002742:	d100      	bne.n	8002746 <memset+0xa>
 8002744:	4770      	bx	lr
 8002746:	f803 1b01 	strb.w	r1, [r3], #1
 800274a:	e7f9      	b.n	8002740 <memset+0x4>

0800274c <__libc_init_array>:
 800274c:	b570      	push	{r4, r5, r6, lr}
 800274e:	2600      	movs	r6, #0
 8002750:	4d0c      	ldr	r5, [pc, #48]	; (8002784 <__libc_init_array+0x38>)
 8002752:	4c0d      	ldr	r4, [pc, #52]	; (8002788 <__libc_init_array+0x3c>)
 8002754:	1b64      	subs	r4, r4, r5
 8002756:	10a4      	asrs	r4, r4, #2
 8002758:	42a6      	cmp	r6, r4
 800275a:	d109      	bne.n	8002770 <__libc_init_array+0x24>
 800275c:	f000 f81a 	bl	8002794 <_init>
 8002760:	2600      	movs	r6, #0
 8002762:	4d0a      	ldr	r5, [pc, #40]	; (800278c <__libc_init_array+0x40>)
 8002764:	4c0a      	ldr	r4, [pc, #40]	; (8002790 <__libc_init_array+0x44>)
 8002766:	1b64      	subs	r4, r4, r5
 8002768:	10a4      	asrs	r4, r4, #2
 800276a:	42a6      	cmp	r6, r4
 800276c:	d105      	bne.n	800277a <__libc_init_array+0x2e>
 800276e:	bd70      	pop	{r4, r5, r6, pc}
 8002770:	f855 3b04 	ldr.w	r3, [r5], #4
 8002774:	4798      	blx	r3
 8002776:	3601      	adds	r6, #1
 8002778:	e7ee      	b.n	8002758 <__libc_init_array+0xc>
 800277a:	f855 3b04 	ldr.w	r3, [r5], #4
 800277e:	4798      	blx	r3
 8002780:	3601      	adds	r6, #1
 8002782:	e7f2      	b.n	800276a <__libc_init_array+0x1e>
 8002784:	080027d0 	.word	0x080027d0
 8002788:	080027d0 	.word	0x080027d0
 800278c:	080027d0 	.word	0x080027d0
 8002790:	080027d4 	.word	0x080027d4

08002794 <_init>:
 8002794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002796:	bf00      	nop
 8002798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800279a:	bc08      	pop	{r3}
 800279c:	469e      	mov	lr, r3
 800279e:	4770      	bx	lr

080027a0 <_fini>:
 80027a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027a2:	bf00      	nop
 80027a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027a6:	bc08      	pop	{r3}
 80027a8:	469e      	mov	lr, r3
 80027aa:	4770      	bx	lr
