INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/testbenches/clk_div/clk_div.ip_user_files/bd/design_1/ipshared/74e0/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/testbenches/clk_div/clk_div.ip_user_files/bd/design_1/ip/design_1_clk_div_0_0/sim/design_1_clk_div_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_div_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/testbenches/clk_div/clk_div.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/testbenches/clk_div/clk_div.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/testbenches/clk_div/clk_div.srcs/sources_1/new/clk_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_tb
