
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -241.76

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.94

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.94

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    75    0.27    0.29    0.26    0.46 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.29    0.00    0.46 ^ ext_data_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.46   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.38    0.38   library removal time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: mem_valid (input port clocked by core_clock)
Endpoint: mem_ready$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.00    0.00    0.00    0.20 ^ mem_valid (in)
                                         mem_valid (net)
                  0.00    0.00    0.20 ^ mem_ready$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem_ready$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    75    0.27    0.29    0.26    0.46 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.29    0.00    0.46 ^ ext_data_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.46   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.15    5.15   library recovery time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  4.69   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[12][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.01    0.08    0.39    0.39 v rd_ptr[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rd_ptr[3] (net)
                  0.08    0.00    0.39 v _0996_/A (sky130_fd_sc_hd__buf_4)
    10    0.02    0.04    0.17    0.56 v _0996_/X (sky130_fd_sc_hd__buf_4)
                                         _0781_ (net)
                  0.04    0.00    0.56 v _0997_/A (sky130_fd_sc_hd__inv_1)
     3    0.01    0.07    0.07    0.63 ^ _0997_/Y (sky130_fd_sc_hd__inv_1)
                                         _0782_ (net)
                  0.07    0.00    0.63 ^ _0998_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.02    0.27    0.24    0.87 ^ _0998_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0783_ (net)
                  0.27    0.00    0.87 ^ _0999_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.02    0.29    0.30    1.16 ^ _0999_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0881_ (net)
                  0.29    0.00    1.16 ^ _1789_/A (sky130_fd_sc_hd__ha_1)
     3    0.02    0.11    0.34    1.51 v _1789_/SUM (sky130_fd_sc_hd__ha_1)
                                         _0883_ (net)
                  0.11    0.00    1.51 v _0906_/A1 (sky130_fd_sc_hd__a21oi_4)
     1    0.02    0.17    0.20    1.71 ^ _0906_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _0742_ (net)
                  0.17    0.00    1.71 ^ _0908_/A (sky130_fd_sc_hd__xnor2_4)
     8    0.03    0.30    0.19    1.90 ^ _0908_/Y (sky130_fd_sc_hd__xnor2_4)
                                         _0744_ (net)
                  0.30    0.00    1.90 ^ _0921_/A1 (sky130_fd_sc_hd__o32ai_4)
    10    0.03    0.13    0.19    2.09 v _0921_/Y (sky130_fd_sc_hd__o32ai_4)
                                         _0756_ (net)
                  0.13    0.00    2.09 v _0922_/A (sky130_fd_sc_hd__buf_6)
    10    0.02    0.04    0.17    2.25 v _0922_/X (sky130_fd_sc_hd__buf_6)
                                         _0757_ (net)
                  0.04    0.00    2.25 v _0935_/A (sky130_fd_sc_hd__nor4_1)
    32    0.11    4.09    3.19    5.44 ^ _0935_/Y (sky130_fd_sc_hd__nor4_1)
                                         _0003_ (net)
                  4.09    0.00    5.44 ^ mem[12][0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  5.44   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ mem[12][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.50    4.50   library setup time
                                  4.50   data required time
-----------------------------------------------------------------------------
                                  4.50   data required time
                                 -5.44   data arrival time
-----------------------------------------------------------------------------
                                 -0.94   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    75    0.27    0.29    0.26    0.46 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.29    0.00    0.46 ^ ext_data_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.46   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.15    5.15   library recovery time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  4.69   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[12][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.01    0.08    0.39    0.39 v rd_ptr[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rd_ptr[3] (net)
                  0.08    0.00    0.39 v _0996_/A (sky130_fd_sc_hd__buf_4)
    10    0.02    0.04    0.17    0.56 v _0996_/X (sky130_fd_sc_hd__buf_4)
                                         _0781_ (net)
                  0.04    0.00    0.56 v _0997_/A (sky130_fd_sc_hd__inv_1)
     3    0.01    0.07    0.07    0.63 ^ _0997_/Y (sky130_fd_sc_hd__inv_1)
                                         _0782_ (net)
                  0.07    0.00    0.63 ^ _0998_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.02    0.27    0.24    0.87 ^ _0998_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0783_ (net)
                  0.27    0.00    0.87 ^ _0999_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.02    0.29    0.30    1.16 ^ _0999_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0881_ (net)
                  0.29    0.00    1.16 ^ _1789_/A (sky130_fd_sc_hd__ha_1)
     3    0.02    0.11    0.34    1.51 v _1789_/SUM (sky130_fd_sc_hd__ha_1)
                                         _0883_ (net)
                  0.11    0.00    1.51 v _0906_/A1 (sky130_fd_sc_hd__a21oi_4)
     1    0.02    0.17    0.20    1.71 ^ _0906_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _0742_ (net)
                  0.17    0.00    1.71 ^ _0908_/A (sky130_fd_sc_hd__xnor2_4)
     8    0.03    0.30    0.19    1.90 ^ _0908_/Y (sky130_fd_sc_hd__xnor2_4)
                                         _0744_ (net)
                  0.30    0.00    1.90 ^ _0921_/A1 (sky130_fd_sc_hd__o32ai_4)
    10    0.03    0.13    0.19    2.09 v _0921_/Y (sky130_fd_sc_hd__o32ai_4)
                                         _0756_ (net)
                  0.13    0.00    2.09 v _0922_/A (sky130_fd_sc_hd__buf_6)
    10    0.02    0.04    0.17    2.25 v _0922_/X (sky130_fd_sc_hd__buf_6)
                                         _0757_ (net)
                  0.04    0.00    2.25 v _0935_/A (sky130_fd_sc_hd__nor4_1)
    32    0.11    4.09    3.19    5.44 ^ _0935_/Y (sky130_fd_sc_hd__nor4_1)
                                         _0003_ (net)
                  4.09    0.00    5.44 ^ mem[12][0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  5.44   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ mem[12][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.50    4.50   library setup time
                                  4.50   data required time
-----------------------------------------------------------------------------
                                  4.50   data required time
                                 -5.44   data arrival time
-----------------------------------------------------------------------------
                                 -0.94   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.94e-03   1.07e-04   5.57e-09   6.05e-03  62.0%
Combinational          1.79e-03   1.92e-03   2.18e-09   3.71e-03  38.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.74e-03   2.03e-03   7.75e-09   9.77e-03 100.0%
                          79.2%      20.8%       0.0%
