#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 20 20:34:01 2021
# Process ID: 19744
# Current directory: E:/code/vscode/6 pipelinemips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6996 E:\code\vscode\6 pipelinemips\pipelinemips.xpr
# Log file: E:/code/vscode/6 pipelinemips/vivado.log
# Journal file: E:/code/vscode/6 pipelinemips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/code/vscode/6 pipelinemips/pipelinemips.xpr}
INFO: [Project 1-313] Project file moved from 'D:/6 pipelinemips' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 936.195 ; gain = 253.047
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Apr 20 20:35:04 2021] Launched synth_1...
Run output will be captured here: E:/code/vscode/6 pipelinemips/pipelinemips.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Apr 20 20:38:26 2021] Launched synth_1...
Run output will be captured here: E:/code/vscode/6 pipelinemips/pipelinemips.runs/synth_1/runme.log
[Tue Apr 20 20:38:26 2021] Launched impl_1...
Run output will be captured here: E:/code/vscode/6 pipelinemips/pipelinemips.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1267.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1973.793 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1973.793 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1973.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2179.027 ; gain = 1197.094
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
generate_target Simulation [get_files {E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/code/vscode/6'
WARNING: [Vivado 12-818] No files matched 'pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci'
export_ip_user_files -of_objects [get_files {E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/code/vscode/6'
WARNING: [Vivado 12-818] No files matched 'pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci'
export_simulation -of_objects [get_files {{E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci}}] -directory {E:/code/vscode/6 pipelinemips/pipelinemips.ip_user_files/sim_scripts} -ip_user_files_dir {E:/code/vscode/6 pipelinemips/pipelinemips.ip_user_files} -ipstatic_source_dir {E:/code/vscode/6 pipelinemips/pipelinemips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/code/vscode/6 pipelinemips/pipelinemips.cache/compile_simlib/modelsim} {questa=E:/code/vscode/6 pipelinemips/pipelinemips.cache/compile_simlib/questa} {riviera=E:/code/vscode/6 pipelinemips/pipelinemips.cache/compile_simlib/riviera} {activehdl=E:/code/vscode/6 pipelinemips/pipelinemips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/code/vscode/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/code/vscode/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/code/vscode/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim/irom.mif'
INFO: [SIM-utils-43] Exported 'E:/code/vscode/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim/romnew.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/code/vscode/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/ip/irom/sim/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/mycpu_top.v:18]
INFO: [VRFC 10-2458] undeclared symbol to_fs_valid, assumed default net type wire [E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/mycpu_top.v:147]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/sim/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/vscode/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
"xelab -wto b7003740a3e1477f81e4df257e5961a5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b7003740a3e1477f81e4df257e5961a5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/code/vscode/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -view {{E:/code/vscode/6 pipelinemips/simu_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {E:/code/vscode/6 pipelinemips/simu_behav.wcfg}
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in simu.test.irom.inst at time                35000 ns: 
Reading from out-of-range address. Max address in simu.test.irom.inst is        1023
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2300.812 ; gain = 1.414
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2300.812 ; gain = 1.414
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2302.961 ; gain = 0.000
