Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 13 11:43:54 2024
| Host         : DESKTOP-DA9DHSK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file coder_timing_summary_routed.rpt -pb coder_timing_summary_routed.pb -rpx coder_timing_summary_routed.rpx -warn_on_violation
| Design       : coder
| Device       : xa7a12t-cpg238
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: in[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: in[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: in[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: in[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 code_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            code[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.214ns  (logic 2.794ns (66.303%)  route 1.420ns (33.697%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           LDCE                         0.000     0.000 r  code_reg[0]/G
    SLICE_X0Y3           LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  code_reg[0]/Q
                         net (fo=1, routed)           1.420     1.884    code_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.330     4.214 r  code_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.214    code[0]
    U14                                                               r  code[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            code[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.195ns  (logic 2.806ns (66.886%)  route 1.389ns (33.114%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           LDCE                         0.000     0.000 r  code_reg[1]/G
    SLICE_X0Y3           LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  code_reg[1]/Q
                         net (fo=1, routed)           1.389     1.853    code_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.342     4.195 r  code_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.195    code[1]
    W16                                                               r  code[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            code_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.118ns  (logic 0.969ns (45.760%)  route 1.149ns (54.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.850     0.850 r  in_IBUF[3]_inst/O
                         net (fo=3, routed)           1.149     1.999    in_IBUF[3]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.119     2.118 r  code_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.118    code_reg[0]_i_1_n_0
    SLICE_X0Y3           LDCE                                         r  code_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            code_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.955ns (45.568%)  route 1.141ns (54.432%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.850     0.850 r  in_IBUF[3]_inst/O
                         net (fo=3, routed)           1.141     1.991    in_IBUF[3]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.105     2.096 r  code_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.096    code_reg[1]_i_1_n_0
    SLICE_X0Y3           LDCE                                         r  code_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            code_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.207ns (39.038%)  route 0.324ns (60.962%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.159     0.159 r  in_IBUF[1]_inst/O
                         net (fo=2, routed)           0.324     0.483    in_IBUF[1]
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.048     0.531 r  code_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.531    code_reg[0]_i_1_n_0
    SLICE_X0Y3           LDCE                                         r  code_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            code_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.198ns (36.505%)  route 0.344ns (63.495%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    V14                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  in_IBUF[2]_inst/O
                         net (fo=2, routed)           0.344     0.497    in_IBUF[2]
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.045     0.542 r  code_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.542    code_reg[1]_i_1_n_0
    SLICE_X0Y3           LDCE                                         r  code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            code[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.583ns  (logic 1.270ns (80.228%)  route 0.313ns (19.772%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           LDCE                         0.000     0.000 r  code_reg[1]/G
    SLICE_X0Y3           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  code_reg[1]/Q
                         net (fo=1, routed)           0.313     0.471    code_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.112     1.583 r  code_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.583    code[1]
    W16                                                               r  code[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            code[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.608ns  (logic 1.258ns (78.248%)  route 0.350ns (21.752%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           LDCE                         0.000     0.000 r  code_reg[0]/G
    SLICE_X0Y3           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  code_reg[0]/Q
                         net (fo=1, routed)           0.350     0.508    code_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.100     1.608 r  code_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.608    code[0]
    U14                                                               r  code[0] (OUT)
  -------------------------------------------------------------------    -------------------





