# -Implementation-of-6-Stage-Pipelined-RISC-Processor
 Implementation of 6-Stage Pipelined RISC Processor | Course : Processor Design  − Designed a 16 bit,6 Stage-Pipelined IITB-RISC processor for a custom ISA in Verilog.  − Incorporated Data Forwarding unit &amp; One-bit Branch Predictor to mitigate pipeline hazards.
