

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Aug  3 11:12:24 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution5
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122| 4.880 us | 4.880 us |  122|  122|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |      120|      120|        22|          9|          1|    12|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 9, D = 22, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 24 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %input_r) nounwind, !map !7"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x float]* %conv_out) nounwind, !map !14"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 6.04>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten45 = phi i4 [ 0, %0 ], [ %add_ln8, %Filter1_Loop ]" [conv.cpp:8]   --->   Operation 29 'phi' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln34_1, %Filter1_Loop ]" [conv.cpp:34]   --->   Operation 30 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln11, %Filter1_Loop ]" [conv.cpp:11]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %select_ln34_7, %Filter1_Loop ]" [conv.cpp:34]   --->   Operation 32 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %f, %Filter1_Loop ]"   --->   Operation 33 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.00ns)   --->   "%c = add i2 %c_0, 1" [conv.cpp:26]   --->   Operation 34 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.61ns)   --->   "%xor_ln26 = xor i2 %c_0, -2" [conv.cpp:26]   --->   Operation 35 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.12ns)   --->   "%icmp_ln8 = icmp eq i4 %indvar_flatten45, -4" [conv.cpp:8]   --->   Operation 36 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.36ns)   --->   "%add_ln8 = add i4 %indvar_flatten45, 1" [conv.cpp:8]   --->   Operation 37 'add' 'add_ln8' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Filter1_Loop" [conv.cpp:8]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.12ns)   --->   "%icmp_ln11 = icmp eq i4 %indvar_flatten, 6" [conv.cpp:11]   --->   Operation 39 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.62ns)   --->   "%select_ln34 = select i1 %icmp_ln11, i2 0, i2 %c_0" [conv.cpp:34]   --->   Operation 40 'select' 'select_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.00ns)   --->   "%add_ln26_4 = add i2 1, %r_0" [conv.cpp:26]   --->   Operation 41 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.62ns)   --->   "%select_ln34_1 = select i1 %icmp_ln11, i2 %add_ln26_4, i2 %r_0" [conv.cpp:34]   --->   Operation 42 'select' 'select_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.61ns)   --->   "%xor_ln26_1 = xor i2 %r_0, -2" [conv.cpp:26]   --->   Operation 43 'xor' 'xor_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.62ns)   --->   "%select_ln34_2 = select i1 %icmp_ln11, i2 %xor_ln26_1, i2 %add_ln26_4" [conv.cpp:34]   --->   Operation 44 'select' 'select_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 -1, %r_0" [conv.cpp:26]   --->   Operation 45 'add' 'add_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.62ns)   --->   "%select_ln34_3 = select i1 %icmp_ln11, i2 %add_ln26, i2 %xor_ln26_1" [conv.cpp:34]   --->   Operation 46 'select' 'select_ln34_3' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%select_ln34_4 = select i1 %icmp_ln11, i2 1, i2 %c" [conv.cpp:34]   --->   Operation 47 'select' 'select_ln34_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%select_ln34_5 = select i1 %icmp_ln11, i2 -2, i2 %xor_ln26" [conv.cpp:34]   --->   Operation 48 'select' 'select_ln34_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln11, true" [conv.cpp:34]   --->   Operation 49 'xor' 'xor_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i2 %f_0, -1" [conv.cpp:14]   --->   Operation 50 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln14, %xor_ln34" [conv.cpp:34]   --->   Operation 51 'and' 'and_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.00ns)   --->   "%add_ln26_2 = add i2 1, %select_ln34" [conv.cpp:26]   --->   Operation 52 'add' 'add_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%or_ln34 = or i1 %and_ln34, %icmp_ln11" [conv.cpp:34]   --->   Operation 53 'or' 'or_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln34_6 = select i1 %or_ln34, i2 0, i2 %f_0" [conv.cpp:34]   --->   Operation 54 'select' 'select_ln34_6' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.62ns)   --->   "%select_ln34_7 = select i1 %and_ln34, i2 %add_ln26_2, i2 %select_ln34" [conv.cpp:34]   --->   Operation 55 'select' 'select_ln34_7' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_1, i2 %select_ln34_7, i1 false)" [conv.cpp:26]   --->   Operation 56 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %tmp_2 to i64" [conv.cpp:26]   --->   Operation 57 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26" [conv.cpp:26]   --->   Operation 58 'getelementptr' 'input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %tmp_2, 1" [conv.cpp:26]   --->   Operation 59 'or' 'or_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln26_1 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26)" [conv.cpp:26]   --->   Operation 60 'bitconcatenate' 'or_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i7 %or_ln26_1 to i64" [conv.cpp:26]   --->   Operation 61 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_1" [conv.cpp:26]   --->   Operation 62 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%xor_ln26_2 = xor i2 %select_ln34, -2" [conv.cpp:26]   --->   Operation 63 'xor' 'xor_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln34_8 = select i1 %and_ln34, i2 %xor_ln26_2, i2 %select_ln34_4" [conv.cpp:34]   --->   Operation 64 'select' 'select_ln34_8' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.00ns)   --->   "%add_ln26_3 = add i2 -1, %select_ln34" [conv.cpp:26]   --->   Operation 65 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln34_9 = select i1 %and_ln34, i2 %add_ln26_3, i2 %select_ln34_5" [conv.cpp:34]   --->   Operation 66 'select' 'select_ln34_9' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 67 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 68 [2/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 68 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 69 [1/1] (1.36ns)   --->   "%add_ln11 = add i4 1, %indvar_flatten" [conv.cpp:11]   --->   Operation 69 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.65ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i4 1, i4 %add_ln11" [conv.cpp:11]   --->   Operation 70 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.7>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_26 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_1, i2 %select_ln34_8, i1 false)" [conv.cpp:26]   --->   Operation 71 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i5 %tmp_26 to i64" [conv.cpp:26]   --->   Operation 72 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_5" [conv.cpp:26]   --->   Operation 73 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln26_5 = or i5 %tmp_26, 1" [conv.cpp:26]   --->   Operation 74 'or' 'or_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln26_7 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_5)" [conv.cpp:26]   --->   Operation 75 'bitconcatenate' 'or_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %or_ln26_7 to i64" [conv.cpp:26]   --->   Operation 76 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_6" [conv.cpp:26]   --->   Operation 77 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.15ns)   --->   "%tmp = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC6FD8100000000, float 0x3FCC2B9280000000, float 0xBFD0A09820000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 78 'mux' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 79 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 80 [2/2] (10.1ns)   --->   "%tmp_s = fmul float %tmp, %input_load" [conv.cpp:26]   --->   Operation 80 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.15ns)   --->   "%tmp_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD4656E80000000, float 0x3FCF148380000000, float 0x3FD4D0A6C0000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 81 'mux' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 82 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 83 [2/2] (10.1ns)   --->   "%tmp_1_0_0_1 = fmul float %tmp_4, %input_load_1" [conv.cpp:26]   --->   Operation 83 'fmul' 'tmp_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [2/2] (2.66ns)   --->   "%input_load_2 = load float* %input_addr_6, align 4" [conv.cpp:26]   --->   Operation 84 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 85 [2/2] (2.66ns)   --->   "%input_load_3 = load float* %input_addr_7, align 4" [conv.cpp:26]   --->   Operation 85 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 26.1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_29 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_1, i2 %select_ln34_9, i1 false)" [conv.cpp:26]   --->   Operation 86 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i5 %tmp_29 to i64" [conv.cpp:26]   --->   Operation 87 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_10" [conv.cpp:26]   --->   Operation 88 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln26_10 = or i5 %tmp_29, 1" [conv.cpp:26]   --->   Operation 89 'or' 'or_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln26_s = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_10)" [conv.cpp:26]   --->   Operation 90 'bitconcatenate' 'or_ln26_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i7 %or_ln26_s to i64" [conv.cpp:26]   --->   Operation 91 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_11" [conv.cpp:26]   --->   Operation 92 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 93 [1/2] (10.1ns)   --->   "%tmp_s = fmul float %tmp, %input_load" [conv.cpp:26]   --->   Operation 93 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %tmp_s, 0.000000e+00" [conv.cpp:26]   --->   Operation 94 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/2] (10.1ns)   --->   "%tmp_1_0_0_1 = fmul float %tmp_4, %input_load_1" [conv.cpp:26]   --->   Operation 95 'fmul' 'tmp_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.15ns)   --->   "%tmp_5 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FBDD2D900000000, float 0xBFC9356020000000, float 0xBFD5038B40000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 96 'mux' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/2] (2.66ns)   --->   "%input_load_2 = load float* %input_addr_6, align 4" [conv.cpp:26]   --->   Operation 97 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 98 [2/2] (10.1ns)   --->   "%tmp_1_0_1 = fmul float %tmp_5, %input_load_2" [conv.cpp:26]   --->   Operation 98 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.15ns)   --->   "%tmp_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFBAEA2C00000000, float 0x3FCDE41C00000000, float 0x3FC128CC40000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 99 'mux' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/2] (2.66ns)   --->   "%input_load_3 = load float* %input_addr_7, align 4" [conv.cpp:26]   --->   Operation 100 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 101 [2/2] (10.1ns)   --->   "%tmp_1_0_1_1 = fmul float %tmp_6, %input_load_3" [conv.cpp:26]   --->   Operation 101 'fmul' 'tmp_1_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [2/2] (2.66ns)   --->   "%input_load_4 = load float* %input_addr_12, align 4" [conv.cpp:26]   --->   Operation 102 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 103 [2/2] (2.66ns)   --->   "%input_load_5 = load float* %input_addr_13, align 4" [conv.cpp:26]   --->   Operation 103 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 31.9>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_24 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_2, i2 %select_ln34_7, i1 false)" [conv.cpp:26]   --->   Operation 104 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i5 %tmp_24 to i64" [conv.cpp:26]   --->   Operation 105 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_2" [conv.cpp:26]   --->   Operation 106 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln26_2 = or i5 %tmp_24, 1" [conv.cpp:26]   --->   Operation 107 'or' 'or_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln26_3 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_2)" [conv.cpp:26]   --->   Operation 108 'bitconcatenate' 'or_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i7 %or_ln26_3 to i64" [conv.cpp:26]   --->   Operation 109 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_3" [conv.cpp:26]   --->   Operation 110 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 111 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %tmp_s, 0.000000e+00" [conv.cpp:26]   --->   Operation 111 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [2/2] (15.9ns)   --->   "%w_sum_3_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_1" [conv.cpp:26]   --->   Operation 112 'fadd' 'w_sum_3_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/2] (10.1ns)   --->   "%tmp_1_0_1 = fmul float %tmp_5, %input_load_2" [conv.cpp:26]   --->   Operation 113 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/2] (10.1ns)   --->   "%tmp_1_0_1_1 = fmul float %tmp_6, %input_load_3" [conv.cpp:26]   --->   Operation 114 'fmul' 'tmp_1_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.15ns)   --->   "%tmp_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC0015BC0000000, float 0xBFC2A44380000000, float 0x3FD6E164C0000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 115 'mux' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/2] (2.66ns)   --->   "%input_load_4 = load float* %input_addr_12, align 4" [conv.cpp:26]   --->   Operation 116 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 117 [2/2] (10.1ns)   --->   "%tmp_1_0_2 = fmul float %tmp_7, %input_load_4" [conv.cpp:26]   --->   Operation 117 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.15ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F9457BA00000000, float 0xBFBF417080000000, float 0x3FC60D0200000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 118 'mux' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/2] (2.66ns)   --->   "%input_load_5 = load float* %input_addr_13, align 4" [conv.cpp:26]   --->   Operation 119 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 120 [2/2] (10.1ns)   --->   "%tmp_1_0_2_1 = fmul float %tmp_8, %input_load_5" [conv.cpp:26]   --->   Operation 120 'fmul' 'tmp_1_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [2/2] (2.66ns)   --->   "%input_load_6 = load float* %input_addr_2, align 4" [conv.cpp:26]   --->   Operation 121 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 122 [2/2] (2.66ns)   --->   "%input_load_7 = load float* %input_addr_3, align 4" [conv.cpp:26]   --->   Operation 122 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 31.9>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_27 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_2, i2 %select_ln34_8, i1 false)" [conv.cpp:26]   --->   Operation 123 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i5 %tmp_27 to i64" [conv.cpp:26]   --->   Operation 124 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_7" [conv.cpp:26]   --->   Operation 125 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln26_6 = or i5 %tmp_27, 1" [conv.cpp:26]   --->   Operation 126 'or' 'or_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln26_9 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_6)" [conv.cpp:26]   --->   Operation 127 'bitconcatenate' 'or_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i7 %or_ln26_9 to i64" [conv.cpp:26]   --->   Operation 128 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_8" [conv.cpp:26]   --->   Operation 129 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 130 [1/2] (15.9ns)   --->   "%w_sum_3_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_1" [conv.cpp:26]   --->   Operation 130 'fadd' 'w_sum_3_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [2/2] (15.9ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3_0_0_1, %tmp_1_0_1" [conv.cpp:26]   --->   Operation 131 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/2] (10.1ns)   --->   "%tmp_1_0_2 = fmul float %tmp_7, %input_load_4" [conv.cpp:26]   --->   Operation 132 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/2] (10.1ns)   --->   "%tmp_1_0_2_1 = fmul float %tmp_8, %input_load_5" [conv.cpp:26]   --->   Operation 133 'fmul' 'tmp_1_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (1.15ns)   --->   "%tmp_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCEDBDB80000000, float 0xBFD523F380000000, float 0x3FB9E4F180000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 134 'mux' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/2] (2.66ns)   --->   "%input_load_6 = load float* %input_addr_2, align 4" [conv.cpp:26]   --->   Operation 135 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 136 [2/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %tmp_9, %input_load_6" [conv.cpp:26]   --->   Operation 136 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (1.15ns)   --->   "%tmp_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFBE9C8780000000, float 0xBFD5BBBBA0000000, float 0xBF9EE96200000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 137 'mux' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/2] (2.66ns)   --->   "%input_load_7 = load float* %input_addr_3, align 4" [conv.cpp:26]   --->   Operation 138 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 139 [2/2] (10.1ns)   --->   "%tmp_1_1_0_1 = fmul float %tmp_10, %input_load_7" [conv.cpp:26]   --->   Operation 139 'fmul' 'tmp_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [2/2] (2.66ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv.cpp:26]   --->   Operation 140 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 141 [2/2] (2.66ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv.cpp:26]   --->   Operation 141 'load' 'input_load_9' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 31.9>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_30 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_2, i2 %select_ln34_9, i1 false)" [conv.cpp:26]   --->   Operation 142 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i5 %tmp_30 to i64" [conv.cpp:26]   --->   Operation 143 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_12" [conv.cpp:26]   --->   Operation 144 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln26_11 = or i5 %tmp_30, 1" [conv.cpp:26]   --->   Operation 145 'or' 'or_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln26_12 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_11)" [conv.cpp:26]   --->   Operation 146 'bitconcatenate' 'or_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i7 %or_ln26_12 to i64" [conv.cpp:26]   --->   Operation 147 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_13" [conv.cpp:26]   --->   Operation 148 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 149 [1/2] (15.9ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3_0_0_1, %tmp_1_0_1" [conv.cpp:26]   --->   Operation 149 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [2/2] (15.9ns)   --->   "%w_sum_3_0_1_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_1" [conv.cpp:26]   --->   Operation 150 'fadd' 'w_sum_3_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %tmp_9, %input_load_6" [conv.cpp:26]   --->   Operation 151 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/2] (10.1ns)   --->   "%tmp_1_1_0_1 = fmul float %tmp_10, %input_load_7" [conv.cpp:26]   --->   Operation 152 'fmul' 'tmp_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (1.15ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCA07AF00000000, float 0x3FD0E1D1C0000000, float 0xBFD2580660000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 153 'mux' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/2] (2.66ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv.cpp:26]   --->   Operation 154 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 155 [2/2] (10.1ns)   --->   "%tmp_1_1_1 = fmul float %tmp_11, %input_load_8" [conv.cpp:26]   --->   Operation 155 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (1.15ns)   --->   "%tmp_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC887D600000000, float 0x3FD4DA0A80000000, float 0x3F9F50D9E0000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 156 'mux' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/2] (2.66ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv.cpp:26]   --->   Operation 157 'load' 'input_load_9' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 158 [2/2] (10.1ns)   --->   "%tmp_1_1_1_1 = fmul float %tmp_12, %input_load_9" [conv.cpp:26]   --->   Operation 158 'fmul' 'tmp_1_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [2/2] (2.66ns)   --->   "%input_load_10 = load float* %input_addr_14, align 4" [conv.cpp:26]   --->   Operation 159 'load' 'input_load_10' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 160 [2/2] (2.66ns)   --->   "%input_load_11 = load float* %input_addr_15, align 4" [conv.cpp:26]   --->   Operation 160 'load' 'input_load_11' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 31.9>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i2.i2.i1(i59 0, i2 %select_ln34_3, i2 %select_ln34_7, i1 false)" [conv.cpp:26]   --->   Operation 161 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_35_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %select_ln34_3, i2 %select_ln34_7, i1 false)" [conv.cpp:26]   --->   Operation 162 'bitconcatenate' 'tmp_35_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_25" [conv.cpp:26]   --->   Operation 163 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln26_4 = or i7 %tmp_35_cast, 1" [conv.cpp:26]   --->   Operation 164 'or' 'or_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %or_ln26_4 to i64" [conv.cpp:26]   --->   Operation 165 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_4" [conv.cpp:26]   --->   Operation 166 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 167 [1/2] (15.9ns)   --->   "%w_sum_3_0_1_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_1" [conv.cpp:26]   --->   Operation 167 'fadd' 'w_sum_3_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [2/2] (15.9ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1_1, %tmp_1_0_2" [conv.cpp:26]   --->   Operation 168 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/2] (10.1ns)   --->   "%tmp_1_1_1 = fmul float %tmp_11, %input_load_8" [conv.cpp:26]   --->   Operation 169 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/2] (10.1ns)   --->   "%tmp_1_1_1_1 = fmul float %tmp_12, %input_load_9" [conv.cpp:26]   --->   Operation 170 'fmul' 'tmp_1_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (1.15ns)   --->   "%tmp_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD7446280000000, float 0xBFC97480E0000000, float 0xBFD65E66A0000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 171 'mux' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/2] (2.66ns)   --->   "%input_load_10 = load float* %input_addr_14, align 4" [conv.cpp:26]   --->   Operation 172 'load' 'input_load_10' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 173 [2/2] (10.1ns)   --->   "%tmp_1_1_2 = fmul float %tmp_13, %input_load_10" [conv.cpp:26]   --->   Operation 173 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (1.15ns)   --->   "%tmp_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFBC2CF700000000, float 0x3FC95D1200000000, float 0xBFA17595E0000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 174 'mux' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/2] (2.66ns)   --->   "%input_load_11 = load float* %input_addr_15, align 4" [conv.cpp:26]   --->   Operation 175 'load' 'input_load_11' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 176 [2/2] (10.1ns)   --->   "%tmp_1_1_2_1 = fmul float %tmp_14, %input_load_11" [conv.cpp:26]   --->   Operation 176 'fmul' 'tmp_1_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [2/2] (2.66ns)   --->   "%input_load_12 = load float* %input_addr_4, align 4" [conv.cpp:26]   --->   Operation 177 'load' 'input_load_12' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 178 [2/2] (2.66ns)   --->   "%input_load_13 = load float* %input_addr_5, align 4" [conv.cpp:26]   --->   Operation 178 'load' 'input_load_13' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 8> <Delay = 31.9>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i2.i2.i1(i59 0, i2 %select_ln34_3, i2 %select_ln34_8, i1 false)" [conv.cpp:26]   --->   Operation 179 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_43_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %select_ln34_3, i2 %select_ln34_8, i1 false)" [conv.cpp:26]   --->   Operation 180 'bitconcatenate' 'tmp_43_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_28" [conv.cpp:26]   --->   Operation 181 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln26_8 = or i7 %tmp_43_cast, 1" [conv.cpp:26]   --->   Operation 182 'or' 'or_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i7 %or_ln26_8 to i64" [conv.cpp:26]   --->   Operation 183 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_9" [conv.cpp:26]   --->   Operation 184 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 185 [1/2] (15.9ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1_1, %tmp_1_0_2" [conv.cpp:26]   --->   Operation 185 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [2/2] (15.9ns)   --->   "%w_sum_3_0_2_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_1" [conv.cpp:26]   --->   Operation 186 'fadd' 'w_sum_3_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/2] (10.1ns)   --->   "%tmp_1_1_2 = fmul float %tmp_13, %input_load_10" [conv.cpp:26]   --->   Operation 187 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/2] (10.1ns)   --->   "%tmp_1_1_2_1 = fmul float %tmp_14, %input_load_11" [conv.cpp:26]   --->   Operation 188 'fmul' 'tmp_1_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (1.15ns)   --->   "%tmp_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD3564780000000, float 0x3FD03F6B40000000, float 0xBFCF882580000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 189 'mux' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/2] (2.66ns)   --->   "%input_load_12 = load float* %input_addr_4, align 4" [conv.cpp:26]   --->   Operation 190 'load' 'input_load_12' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 191 [2/2] (10.1ns)   --->   "%tmp_1_2 = fmul float %tmp_15, %input_load_12" [conv.cpp:26]   --->   Operation 191 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (1.15ns)   --->   "%tmp_16 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD5A9D440000000, float 0x3FA8B5CF00000000, float 0xBFA6DEFF20000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 192 'mux' 'tmp_16' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/2] (2.66ns)   --->   "%input_load_13 = load float* %input_addr_5, align 4" [conv.cpp:26]   --->   Operation 193 'load' 'input_load_13' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 194 [2/2] (10.1ns)   --->   "%tmp_1_2_0_1 = fmul float %tmp_16, %input_load_13" [conv.cpp:26]   --->   Operation 194 'fmul' 'tmp_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [2/2] (2.66ns)   --->   "%input_load_14 = load float* %input_addr_10, align 4" [conv.cpp:26]   --->   Operation 195 'load' 'input_load_14' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 196 [2/2] (2.66ns)   --->   "%input_load_15 = load float* %input_addr_11, align 4" [conv.cpp:26]   --->   Operation 196 'load' 'input_load_15' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 31.9>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i2.i2.i1(i59 0, i2 %select_ln34_3, i2 %select_ln34_9, i1 false)" [conv.cpp:26]   --->   Operation 197 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_50_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %select_ln34_3, i2 %select_ln34_9, i1 false)" [conv.cpp:26]   --->   Operation 198 'bitconcatenate' 'tmp_50_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_31" [conv.cpp:26]   --->   Operation 199 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%or_ln26_13 = or i7 %tmp_50_cast, 1" [conv.cpp:26]   --->   Operation 200 'or' 'or_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i7 %or_ln26_13 to i64" [conv.cpp:26]   --->   Operation 201 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_14" [conv.cpp:26]   --->   Operation 202 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 203 [1/2] (15.9ns)   --->   "%w_sum_3_0_2_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_1" [conv.cpp:26]   --->   Operation 203 'fadd' 'w_sum_3_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [2/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2_1, %tmp_1_1" [conv.cpp:26]   --->   Operation 204 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/2] (10.1ns)   --->   "%tmp_1_2 = fmul float %tmp_15, %input_load_12" [conv.cpp:26]   --->   Operation 205 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/2] (10.1ns)   --->   "%tmp_1_2_0_1 = fmul float %tmp_16, %input_load_13" [conv.cpp:26]   --->   Operation 206 'fmul' 'tmp_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (1.15ns)   --->   "%tmp_17 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFA4693420000000, float 0x3FCB92E280000000, float 0xBFC3F0DFC0000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 207 'mux' 'tmp_17' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/2] (2.66ns)   --->   "%input_load_14 = load float* %input_addr_10, align 4" [conv.cpp:26]   --->   Operation 208 'load' 'input_load_14' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 209 [2/2] (10.1ns)   --->   "%tmp_1_2_1 = fmul float %tmp_17, %input_load_14" [conv.cpp:26]   --->   Operation 209 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (1.15ns)   --->   "%tmp_18 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFB6F431E0000000, float 0xBFA9710420000000, float 0x3FC75C6800000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 210 'mux' 'tmp_18' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/2] (2.66ns)   --->   "%input_load_15 = load float* %input_addr_11, align 4" [conv.cpp:26]   --->   Operation 211 'load' 'input_load_15' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 212 [2/2] (10.1ns)   --->   "%tmp_1_2_1_1 = fmul float %tmp_18, %input_load_15" [conv.cpp:26]   --->   Operation 212 'fmul' 'tmp_1_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [2/2] (2.66ns)   --->   "%input_load_16 = load float* %input_addr_16, align 4" [conv.cpp:26]   --->   Operation 213 'load' 'input_load_16' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 214 [2/2] (2.66ns)   --->   "%input_load_17 = load float* %input_addr_17, align 4" [conv.cpp:26]   --->   Operation 214 'load' 'input_load_17' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 215 [1/1] (1.00ns)   --->   "%f = add i2 1, %select_ln34_6" [conv.cpp:14]   --->   Operation 215 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 31.9>
ST_11 : Operation 216 [1/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2_1, %tmp_1_1" [conv.cpp:26]   --->   Operation 216 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [2/2] (15.9ns)   --->   "%w_sum_3_1_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_1" [conv.cpp:26]   --->   Operation 217 'fadd' 'w_sum_3_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/2] (10.1ns)   --->   "%tmp_1_2_1 = fmul float %tmp_17, %input_load_14" [conv.cpp:26]   --->   Operation 218 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/2] (10.1ns)   --->   "%tmp_1_2_1_1 = fmul float %tmp_18, %input_load_15" [conv.cpp:26]   --->   Operation 219 'fmul' 'tmp_1_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (1.15ns)   --->   "%tmp_19 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC48B0F80000000, float 0x3FD0A41080000000, float 0xBFBE844DA0000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 220 'mux' 'tmp_19' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/2] (2.66ns)   --->   "%input_load_16 = load float* %input_addr_16, align 4" [conv.cpp:26]   --->   Operation 221 'load' 'input_load_16' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 222 [2/2] (10.1ns)   --->   "%tmp_1_2_2 = fmul float %tmp_19, %input_load_16" [conv.cpp:26]   --->   Operation 222 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (1.15ns)   --->   "%tmp_20 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD20E33C0000000, float 0xBFD6FFF920000000, float 0xBFCA8798E0000000, i2 %select_ln34_6) nounwind" [conv.cpp:26]   --->   Operation 223 'mux' 'tmp_20' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/2] (2.66ns)   --->   "%input_load_17 = load float* %input_addr_17, align 4" [conv.cpp:26]   --->   Operation 224 'load' 'input_load_17' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 225 [2/2] (10.1ns)   --->   "%tmp_1_2_2_1 = fmul float %tmp_20, %input_load_17" [conv.cpp:26]   --->   Operation 225 'fmul' 'tmp_1_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 31.9>
ST_12 : Operation 226 [1/2] (15.9ns)   --->   "%w_sum_3_1_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_1" [conv.cpp:26]   --->   Operation 226 'fadd' 'w_sum_3_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [2/2] (15.9ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1_0_1, %tmp_1_1_1" [conv.cpp:26]   --->   Operation 227 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 228 [1/2] (10.1ns)   --->   "%tmp_1_2_2 = fmul float %tmp_19, %input_load_16" [conv.cpp:26]   --->   Operation 228 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/2] (10.1ns)   --->   "%tmp_1_2_2_1 = fmul float %tmp_20, %input_load_17" [conv.cpp:26]   --->   Operation 229 'fmul' 'tmp_1_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 31.9>
ST_13 : Operation 230 [1/2] (15.9ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1_0_1, %tmp_1_1_1" [conv.cpp:26]   --->   Operation 230 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [2/2] (15.9ns)   --->   "%w_sum_3_1_1_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_1" [conv.cpp:26]   --->   Operation 231 'fadd' 'w_sum_3_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 31.9>
ST_14 : Operation 232 [1/2] (15.9ns)   --->   "%w_sum_3_1_1_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_1" [conv.cpp:26]   --->   Operation 232 'fadd' 'w_sum_3_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [2/2] (15.9ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1_1, %tmp_1_1_2" [conv.cpp:26]   --->   Operation 233 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 31.9>
ST_15 : Operation 234 [1/2] (15.9ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1_1, %tmp_1_1_2" [conv.cpp:26]   --->   Operation 234 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [2/2] (15.9ns)   --->   "%w_sum_3_1_2_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_1" [conv.cpp:26]   --->   Operation 235 'fadd' 'w_sum_3_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 31.9>
ST_16 : Operation 236 [1/2] (15.9ns)   --->   "%w_sum_3_1_2_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_1" [conv.cpp:26]   --->   Operation 236 'fadd' 'w_sum_3_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [2/2] (15.9ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2_1, %tmp_1_2" [conv.cpp:26]   --->   Operation 237 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 31.9>
ST_17 : Operation 238 [1/2] (15.9ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2_1, %tmp_1_2" [conv.cpp:26]   --->   Operation 238 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [2/2] (15.9ns)   --->   "%w_sum_3_2_0_1 = fadd float %w_sum_3_2, %tmp_1_2_0_1" [conv.cpp:26]   --->   Operation 239 'fadd' 'w_sum_3_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 31.9>
ST_18 : Operation 240 [1/2] (15.9ns)   --->   "%w_sum_3_2_0_1 = fadd float %w_sum_3_2, %tmp_1_2_0_1" [conv.cpp:26]   --->   Operation 240 'fadd' 'w_sum_3_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 241 [2/2] (15.9ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2_0_1, %tmp_1_2_1" [conv.cpp:26]   --->   Operation 241 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 31.9>
ST_19 : Operation 242 [1/2] (15.9ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2_0_1, %tmp_1_2_1" [conv.cpp:26]   --->   Operation 242 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 243 [2/2] (15.9ns)   --->   "%w_sum_3_2_1_1 = fadd float %w_sum_3_2_1, %tmp_1_2_1_1" [conv.cpp:26]   --->   Operation 243 'fadd' 'w_sum_3_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 31.9>
ST_20 : Operation 244 [1/2] (15.9ns)   --->   "%w_sum_3_2_1_1 = fadd float %w_sum_3_2_1, %tmp_1_2_1_1" [conv.cpp:26]   --->   Operation 244 'fadd' 'w_sum_3_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [2/2] (15.9ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1_1, %tmp_1_2_2" [conv.cpp:26]   --->   Operation 245 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 31.9>
ST_21 : Operation 246 [1/2] (15.9ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1_1, %tmp_1_2_2" [conv.cpp:26]   --->   Operation 246 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 247 [2/2] (15.9ns)   --->   "%w_sum_3_2_2_1 = fadd float %w_sum_3_2_2, %tmp_1_2_2_1" [conv.cpp:26]   --->   Operation 247 'fadd' 'w_sum_3_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 31.9>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln34_1, i1 false)" [conv.cpp:34]   --->   Operation 248 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i3 %tmp_1 to i64" [conv.cpp:34]   --->   Operation 249 'zext' 'zext_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i2 %select_ln34_7 to i64" [conv.cpp:34]   --->   Operation 250 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (1.18ns)   --->   "%add_ln34 = add i64 %zext_ln34, %zext_ln34_1" [conv.cpp:34]   --->   Operation 251 'add' 'add_ln34' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i64 %add_ln34 to i5" [conv.cpp:34]   --->   Operation 252 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i64 %add_ln34 to i3" [conv.cpp:34]   --->   Operation 253 'trunc' 'trunc_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%p_shl_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln34_1, i2 0)" [conv.cpp:34]   --->   Operation 254 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34 = sub i5 %p_shl_cast, %trunc_ln34" [conv.cpp:34]   --->   Operation 255 'sub' 'sub_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i2 %select_ln34_6 to i5" [conv.cpp:34]   --->   Operation 256 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (2.19ns) (root node of TernaryAdder)   --->   "%add_ln34_1 = add i5 %sub_ln34, %zext_ln34_2" [conv.cpp:34]   --->   Operation 257 'add' 'add_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 2.19> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 258 [1/2] (15.9ns)   --->   "%w_sum_3_2_2_1 = fadd float %w_sum_3_2_2, %tmp_1_2_2_1" [conv.cpp:26]   --->   Operation 258 'fadd' 'w_sum_3_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 259 [1/1] (1.15ns)   --->   "%tmp_21 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 1.000000e+00, float 2.000000e+00, float 1.500000e+00, i2 %select_ln34_6) nounwind" [conv.cpp:30]   --->   Operation 259 'mux' 'tmp_21' <Predicate = (!icmp_ln8)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [2/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_3_2_2_1, %tmp_21" [conv.cpp:30]   --->   Operation 260 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 33.7>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 261 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 262 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 263 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 264 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 265 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv.cpp:16]   --->   Operation 266 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i5 %add_ln34_1 to i64" [conv.cpp:34]   --->   Operation 267 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_3" [conv.cpp:34]   --->   Operation 268 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 269 [1/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_3_2_2_1, %tmp_21" [conv.cpp:30]   --->   Operation 269 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum to i32" [conv.cpp:33]   --->   Operation 270 'bitcast' 'bitcast_ln33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 271 'partselect' 'tmp_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 272 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp_22, -1" [conv.cpp:33]   --->   Operation 273 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln8)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 274 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 274 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln8)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 275 'or' 'or_ln33' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 276 [1/1] (15.7ns)   --->   "%tmp_23 = fcmp ogt float %w_sum, 0.000000e+00" [conv.cpp:33]   --->   Operation 276 'fcmp' 'tmp_23' <Predicate = (!icmp_ln8)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_23" [conv.cpp:33]   --->   Operation 277 'and' 'and_ln33' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 278 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln33, float %w_sum, float 0.000000e+00" [conv.cpp:33]   --->   Operation 278 'select' 'w_sum_1' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 279 [1/1] (1.42ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv.cpp:34]   --->   Operation 279 'store' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_23 : Operation 280 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv.cpp:38]   --->   Operation 280 'specregionend' 'empty_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 281 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.00>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 282 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten45', conv.cpp:8) with incoming values : ('add_ln8', conv.cpp:8) [8]  (1.18 ns)

 <State 2>: 6.04ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', conv.cpp:11) with incoming values : ('select_ln11', conv.cpp:11) [10]  (0 ns)
	'icmp' operation ('icmp_ln11', conv.cpp:11) [21]  (1.12 ns)
	'select' operation ('select_ln34', conv.cpp:34) [22]  (0.625 ns)
	'add' operation ('add_ln26_2', conv.cpp:26) [36]  (1.01 ns)
	'select' operation ('select_ln34_7', conv.cpp:34) [40]  (0.625 ns)
	'getelementptr' operation ('input_addr', conv.cpp:26) [44]  (0 ns)
	'load' operation ('input_load', conv.cpp:26) on array 'input_r' [119]  (2.66 ns)

 <State 3>: 12.8ns
The critical path consists of the following:
	'load' operation ('input_load', conv.cpp:26) on array 'input_r' [119]  (2.66 ns)
	'fmul' operation ('tmp_s', conv.cpp:26) [120]  (10.1 ns)

 <State 4>: 26.1ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv.cpp:26) [120]  (10.1 ns)
	'fadd' operation ('w_sum_3', conv.cpp:26) [121]  (16 ns)

 <State 5>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv.cpp:26) [121]  (16 ns)
	'fadd' operation ('w_sum_3_0_0_1', conv.cpp:26) [125]  (16 ns)

 <State 6>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_0_1', conv.cpp:26) [125]  (16 ns)
	'fadd' operation ('w_sum_3_0_1', conv.cpp:26) [129]  (16 ns)

 <State 7>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv.cpp:26) [129]  (16 ns)
	'fadd' operation ('w_sum_3_0_1_1', conv.cpp:26) [133]  (16 ns)

 <State 8>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_1', conv.cpp:26) [133]  (16 ns)
	'fadd' operation ('w_sum_3_0_2', conv.cpp:26) [137]  (16 ns)

 <State 9>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv.cpp:26) [137]  (16 ns)
	'fadd' operation ('w_sum_3_0_2_1', conv.cpp:26) [141]  (16 ns)

 <State 10>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_1', conv.cpp:26) [141]  (16 ns)
	'fadd' operation ('w_sum_3_1', conv.cpp:26) [145]  (16 ns)

 <State 11>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv.cpp:26) [145]  (16 ns)
	'fadd' operation ('w_sum_3_1_0_1', conv.cpp:26) [149]  (16 ns)

 <State 12>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_0_1', conv.cpp:26) [149]  (16 ns)
	'fadd' operation ('w_sum_3_1_1', conv.cpp:26) [153]  (16 ns)

 <State 13>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv.cpp:26) [153]  (16 ns)
	'fadd' operation ('w_sum_3_1_1_1', conv.cpp:26) [157]  (16 ns)

 <State 14>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1_1', conv.cpp:26) [157]  (16 ns)
	'fadd' operation ('w_sum_3_1_2', conv.cpp:26) [161]  (16 ns)

 <State 15>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv.cpp:26) [161]  (16 ns)
	'fadd' operation ('w_sum_3_1_2_1', conv.cpp:26) [165]  (16 ns)

 <State 16>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2_1', conv.cpp:26) [165]  (16 ns)
	'fadd' operation ('w_sum_3_2', conv.cpp:26) [169]  (16 ns)

 <State 17>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv.cpp:26) [169]  (16 ns)
	'fadd' operation ('w_sum_3_2_0_1', conv.cpp:26) [173]  (16 ns)

 <State 18>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_0_1', conv.cpp:26) [173]  (16 ns)
	'fadd' operation ('w_sum_3_2_1', conv.cpp:26) [177]  (16 ns)

 <State 19>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv.cpp:26) [177]  (16 ns)
	'fadd' operation ('w_sum_3_2_1_1', conv.cpp:26) [181]  (16 ns)

 <State 20>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1_1', conv.cpp:26) [181]  (16 ns)
	'fadd' operation ('w_sum_3_2_2', conv.cpp:26) [185]  (16 ns)

 <State 21>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv.cpp:26) [185]  (16 ns)
	'fadd' operation ('w_sum_3_2_2_1', conv.cpp:26) [189]  (16 ns)

 <State 22>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2_1', conv.cpp:26) [189]  (16 ns)
	'fadd' operation ('w_sum', conv.cpp:30) [191]  (16 ns)

 <State 23>: 33.8ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cpp:30) [191]  (16 ns)
	'fcmp' operation ('tmp_23', conv.cpp:33) [198]  (15.8 ns)
	'and' operation ('and_ln33', conv.cpp:33) [199]  (0 ns)
	'select' operation ('w_sum', conv.cpp:33) [200]  (0.616 ns)
	'store' operation ('store_ln34', conv.cpp:34) of variable 'w_sum', conv.cpp:33 on array 'conv_out' [201]  (1.43 ns)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
