INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghv/OneDrive/Desktop/Vivado/up_counter_4bit/up_counter_4bit.srcs/sources_1/new/up_counter_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghv/OneDrive/Desktop/Vivado/up_counter_4bit/up_counter_4bit.srcs/sim_1/new/tb_up_counter_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_up_counter_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghv/OneDrive/Desktop/Vivado/up_counter_4bit/up_counter_4bit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
