
Kontrol_SeaNatuners.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006168  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000034c  08006274  08006274  00016274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065c0  080065c0  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  080065c0  080065c0  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080065c0  080065c0  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065c0  080065c0  000165c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080065c4  080065c4  000165c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080065c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  2000007c  08006644  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08006644  00020358  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000135cc  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002733  00000000  00000000  00033671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010e8  00000000  00000000  00035da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001018  00000000  00000000  00036e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019a77  00000000  00000000  00037ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012d4b  00000000  00000000  0005191f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000904d7  00000000  00000000  0006466a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f4b41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005134  00000000  00000000  000f4b94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000007c 	.word	0x2000007c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800625c 	.word	0x0800625c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000080 	.word	0x20000080
 8000148:	0800625c 	.word	0x0800625c

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_frsub>:
 80008e8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80008ec:	e002      	b.n	80008f4 <__addsf3>
 80008ee:	bf00      	nop

080008f0 <__aeabi_fsub>:
 80008f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080008f4 <__addsf3>:
 80008f4:	0042      	lsls	r2, r0, #1
 80008f6:	bf1f      	itttt	ne
 80008f8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80008fc:	ea92 0f03 	teqne	r2, r3
 8000900:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000904:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000908:	d06a      	beq.n	80009e0 <__addsf3+0xec>
 800090a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800090e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000912:	bfc1      	itttt	gt
 8000914:	18d2      	addgt	r2, r2, r3
 8000916:	4041      	eorgt	r1, r0
 8000918:	4048      	eorgt	r0, r1
 800091a:	4041      	eorgt	r1, r0
 800091c:	bfb8      	it	lt
 800091e:	425b      	neglt	r3, r3
 8000920:	2b19      	cmp	r3, #25
 8000922:	bf88      	it	hi
 8000924:	4770      	bxhi	lr
 8000926:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800092a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800092e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000932:	bf18      	it	ne
 8000934:	4240      	negne	r0, r0
 8000936:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800093a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800093e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000942:	bf18      	it	ne
 8000944:	4249      	negne	r1, r1
 8000946:	ea92 0f03 	teq	r2, r3
 800094a:	d03f      	beq.n	80009cc <__addsf3+0xd8>
 800094c:	f1a2 0201 	sub.w	r2, r2, #1
 8000950:	fa41 fc03 	asr.w	ip, r1, r3
 8000954:	eb10 000c 	adds.w	r0, r0, ip
 8000958:	f1c3 0320 	rsb	r3, r3, #32
 800095c:	fa01 f103 	lsl.w	r1, r1, r3
 8000960:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000964:	d502      	bpl.n	800096c <__addsf3+0x78>
 8000966:	4249      	negs	r1, r1
 8000968:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800096c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000970:	d313      	bcc.n	800099a <__addsf3+0xa6>
 8000972:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000976:	d306      	bcc.n	8000986 <__addsf3+0x92>
 8000978:	0840      	lsrs	r0, r0, #1
 800097a:	ea4f 0131 	mov.w	r1, r1, rrx
 800097e:	f102 0201 	add.w	r2, r2, #1
 8000982:	2afe      	cmp	r2, #254	; 0xfe
 8000984:	d251      	bcs.n	8000a2a <__addsf3+0x136>
 8000986:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800098a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800098e:	bf08      	it	eq
 8000990:	f020 0001 	biceq.w	r0, r0, #1
 8000994:	ea40 0003 	orr.w	r0, r0, r3
 8000998:	4770      	bx	lr
 800099a:	0049      	lsls	r1, r1, #1
 800099c:	eb40 0000 	adc.w	r0, r0, r0
 80009a0:	3a01      	subs	r2, #1
 80009a2:	bf28      	it	cs
 80009a4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80009a8:	d2ed      	bcs.n	8000986 <__addsf3+0x92>
 80009aa:	fab0 fc80 	clz	ip, r0
 80009ae:	f1ac 0c08 	sub.w	ip, ip, #8
 80009b2:	ebb2 020c 	subs.w	r2, r2, ip
 80009b6:	fa00 f00c 	lsl.w	r0, r0, ip
 80009ba:	bfaa      	itet	ge
 80009bc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80009c0:	4252      	neglt	r2, r2
 80009c2:	4318      	orrge	r0, r3
 80009c4:	bfbc      	itt	lt
 80009c6:	40d0      	lsrlt	r0, r2
 80009c8:	4318      	orrlt	r0, r3
 80009ca:	4770      	bx	lr
 80009cc:	f092 0f00 	teq	r2, #0
 80009d0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80009d4:	bf06      	itte	eq
 80009d6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80009da:	3201      	addeq	r2, #1
 80009dc:	3b01      	subne	r3, #1
 80009de:	e7b5      	b.n	800094c <__addsf3+0x58>
 80009e0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80009e4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ee:	d021      	beq.n	8000a34 <__addsf3+0x140>
 80009f0:	ea92 0f03 	teq	r2, r3
 80009f4:	d004      	beq.n	8000a00 <__addsf3+0x10c>
 80009f6:	f092 0f00 	teq	r2, #0
 80009fa:	bf08      	it	eq
 80009fc:	4608      	moveq	r0, r1
 80009fe:	4770      	bx	lr
 8000a00:	ea90 0f01 	teq	r0, r1
 8000a04:	bf1c      	itt	ne
 8000a06:	2000      	movne	r0, #0
 8000a08:	4770      	bxne	lr
 8000a0a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000a0e:	d104      	bne.n	8000a1a <__addsf3+0x126>
 8000a10:	0040      	lsls	r0, r0, #1
 8000a12:	bf28      	it	cs
 8000a14:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000a18:	4770      	bx	lr
 8000a1a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000a1e:	bf3c      	itt	cc
 8000a20:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000a24:	4770      	bxcc	lr
 8000a26:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a2a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000a2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a32:	4770      	bx	lr
 8000a34:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a38:	bf16      	itet	ne
 8000a3a:	4608      	movne	r0, r1
 8000a3c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a40:	4601      	movne	r1, r0
 8000a42:	0242      	lsls	r2, r0, #9
 8000a44:	bf06      	itte	eq
 8000a46:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a4a:	ea90 0f01 	teqeq	r0, r1
 8000a4e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000a52:	4770      	bx	lr

08000a54 <__aeabi_ui2f>:
 8000a54:	f04f 0300 	mov.w	r3, #0
 8000a58:	e004      	b.n	8000a64 <__aeabi_i2f+0x8>
 8000a5a:	bf00      	nop

08000a5c <__aeabi_i2f>:
 8000a5c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000a60:	bf48      	it	mi
 8000a62:	4240      	negmi	r0, r0
 8000a64:	ea5f 0c00 	movs.w	ip, r0
 8000a68:	bf08      	it	eq
 8000a6a:	4770      	bxeq	lr
 8000a6c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000a70:	4601      	mov	r1, r0
 8000a72:	f04f 0000 	mov.w	r0, #0
 8000a76:	e01c      	b.n	8000ab2 <__aeabi_l2f+0x2a>

08000a78 <__aeabi_ul2f>:
 8000a78:	ea50 0201 	orrs.w	r2, r0, r1
 8000a7c:	bf08      	it	eq
 8000a7e:	4770      	bxeq	lr
 8000a80:	f04f 0300 	mov.w	r3, #0
 8000a84:	e00a      	b.n	8000a9c <__aeabi_l2f+0x14>
 8000a86:	bf00      	nop

08000a88 <__aeabi_l2f>:
 8000a88:	ea50 0201 	orrs.w	r2, r0, r1
 8000a8c:	bf08      	it	eq
 8000a8e:	4770      	bxeq	lr
 8000a90:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000a94:	d502      	bpl.n	8000a9c <__aeabi_l2f+0x14>
 8000a96:	4240      	negs	r0, r0
 8000a98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a9c:	ea5f 0c01 	movs.w	ip, r1
 8000aa0:	bf02      	ittt	eq
 8000aa2:	4684      	moveq	ip, r0
 8000aa4:	4601      	moveq	r1, r0
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000aac:	bf08      	it	eq
 8000aae:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ab2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ab6:	fabc f28c 	clz	r2, ip
 8000aba:	3a08      	subs	r2, #8
 8000abc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ac0:	db10      	blt.n	8000ae4 <__aeabi_l2f+0x5c>
 8000ac2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ac6:	4463      	add	r3, ip
 8000ac8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000acc:	f1c2 0220 	rsb	r2, r2, #32
 8000ad0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ad4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ad8:	eb43 0002 	adc.w	r0, r3, r2
 8000adc:	bf08      	it	eq
 8000ade:	f020 0001 	biceq.w	r0, r0, #1
 8000ae2:	4770      	bx	lr
 8000ae4:	f102 0220 	add.w	r2, r2, #32
 8000ae8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000aec:	f1c2 0220 	rsb	r2, r2, #32
 8000af0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000af4:	fa21 f202 	lsr.w	r2, r1, r2
 8000af8:	eb43 0002 	adc.w	r0, r3, r2
 8000afc:	bf08      	it	eq
 8000afe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_fmul>:
 8000b04:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b08:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b12:	ea92 0f0c 	teqne	r2, ip
 8000b16:	ea93 0f0c 	teqne	r3, ip
 8000b1a:	d06f      	beq.n	8000bfc <__aeabi_fmul+0xf8>
 8000b1c:	441a      	add	r2, r3
 8000b1e:	ea80 0c01 	eor.w	ip, r0, r1
 8000b22:	0240      	lsls	r0, r0, #9
 8000b24:	bf18      	it	ne
 8000b26:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b2a:	d01e      	beq.n	8000b6a <__aeabi_fmul+0x66>
 8000b2c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b30:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b34:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b38:	fba0 3101 	umull	r3, r1, r0, r1
 8000b3c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b40:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000b44:	bf3e      	ittt	cc
 8000b46:	0049      	lslcc	r1, r1, #1
 8000b48:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b4c:	005b      	lslcc	r3, r3, #1
 8000b4e:	ea40 0001 	orr.w	r0, r0, r1
 8000b52:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000b56:	2afd      	cmp	r2, #253	; 0xfd
 8000b58:	d81d      	bhi.n	8000b96 <__aeabi_fmul+0x92>
 8000b5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000b5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b62:	bf08      	it	eq
 8000b64:	f020 0001 	biceq.w	r0, r0, #1
 8000b68:	4770      	bx	lr
 8000b6a:	f090 0f00 	teq	r0, #0
 8000b6e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b72:	bf08      	it	eq
 8000b74:	0249      	lsleq	r1, r1, #9
 8000b76:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b7a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000b7e:	3a7f      	subs	r2, #127	; 0x7f
 8000b80:	bfc2      	ittt	gt
 8000b82:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000b86:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b8a:	4770      	bxgt	lr
 8000b8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b90:	f04f 0300 	mov.w	r3, #0
 8000b94:	3a01      	subs	r2, #1
 8000b96:	dc5d      	bgt.n	8000c54 <__aeabi_fmul+0x150>
 8000b98:	f112 0f19 	cmn.w	r2, #25
 8000b9c:	bfdc      	itt	le
 8000b9e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000ba2:	4770      	bxle	lr
 8000ba4:	f1c2 0200 	rsb	r2, r2, #0
 8000ba8:	0041      	lsls	r1, r0, #1
 8000baa:	fa21 f102 	lsr.w	r1, r1, r2
 8000bae:	f1c2 0220 	rsb	r2, r2, #32
 8000bb2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bb6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bba:	f140 0000 	adc.w	r0, r0, #0
 8000bbe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000bc2:	bf08      	it	eq
 8000bc4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bc8:	4770      	bx	lr
 8000bca:	f092 0f00 	teq	r2, #0
 8000bce:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000bd2:	bf02      	ittt	eq
 8000bd4:	0040      	lsleq	r0, r0, #1
 8000bd6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000bda:	3a01      	subeq	r2, #1
 8000bdc:	d0f9      	beq.n	8000bd2 <__aeabi_fmul+0xce>
 8000bde:	ea40 000c 	orr.w	r0, r0, ip
 8000be2:	f093 0f00 	teq	r3, #0
 8000be6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bea:	bf02      	ittt	eq
 8000bec:	0049      	lsleq	r1, r1, #1
 8000bee:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000bf2:	3b01      	subeq	r3, #1
 8000bf4:	d0f9      	beq.n	8000bea <__aeabi_fmul+0xe6>
 8000bf6:	ea41 010c 	orr.w	r1, r1, ip
 8000bfa:	e78f      	b.n	8000b1c <__aeabi_fmul+0x18>
 8000bfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c00:	ea92 0f0c 	teq	r2, ip
 8000c04:	bf18      	it	ne
 8000c06:	ea93 0f0c 	teqne	r3, ip
 8000c0a:	d00a      	beq.n	8000c22 <__aeabi_fmul+0x11e>
 8000c0c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c10:	bf18      	it	ne
 8000c12:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c16:	d1d8      	bne.n	8000bca <__aeabi_fmul+0xc6>
 8000c18:	ea80 0001 	eor.w	r0, r0, r1
 8000c1c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c20:	4770      	bx	lr
 8000c22:	f090 0f00 	teq	r0, #0
 8000c26:	bf17      	itett	ne
 8000c28:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000c2c:	4608      	moveq	r0, r1
 8000c2e:	f091 0f00 	teqne	r1, #0
 8000c32:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000c36:	d014      	beq.n	8000c62 <__aeabi_fmul+0x15e>
 8000c38:	ea92 0f0c 	teq	r2, ip
 8000c3c:	d101      	bne.n	8000c42 <__aeabi_fmul+0x13e>
 8000c3e:	0242      	lsls	r2, r0, #9
 8000c40:	d10f      	bne.n	8000c62 <__aeabi_fmul+0x15e>
 8000c42:	ea93 0f0c 	teq	r3, ip
 8000c46:	d103      	bne.n	8000c50 <__aeabi_fmul+0x14c>
 8000c48:	024b      	lsls	r3, r1, #9
 8000c4a:	bf18      	it	ne
 8000c4c:	4608      	movne	r0, r1
 8000c4e:	d108      	bne.n	8000c62 <__aeabi_fmul+0x15e>
 8000c50:	ea80 0001 	eor.w	r0, r0, r1
 8000c54:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c60:	4770      	bx	lr
 8000c62:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c66:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000c6a:	4770      	bx	lr

08000c6c <__aeabi_fdiv>:
 8000c6c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c70:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c74:	bf1e      	ittt	ne
 8000c76:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c7a:	ea92 0f0c 	teqne	r2, ip
 8000c7e:	ea93 0f0c 	teqne	r3, ip
 8000c82:	d069      	beq.n	8000d58 <__aeabi_fdiv+0xec>
 8000c84:	eba2 0203 	sub.w	r2, r2, r3
 8000c88:	ea80 0c01 	eor.w	ip, r0, r1
 8000c8c:	0249      	lsls	r1, r1, #9
 8000c8e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000c92:	d037      	beq.n	8000d04 <__aeabi_fdiv+0x98>
 8000c94:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000c98:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000c9c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ca0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ca4:	428b      	cmp	r3, r1
 8000ca6:	bf38      	it	cc
 8000ca8:	005b      	lslcc	r3, r3, #1
 8000caa:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000cae:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	bf24      	itt	cs
 8000cb6:	1a5b      	subcs	r3, r3, r1
 8000cb8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000cbc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000cc0:	bf24      	itt	cs
 8000cc2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000cc6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000cca:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000cce:	bf24      	itt	cs
 8000cd0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000cd4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000cd8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000cdc:	bf24      	itt	cs
 8000cde:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ce2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ce6:	011b      	lsls	r3, r3, #4
 8000ce8:	bf18      	it	ne
 8000cea:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000cee:	d1e0      	bne.n	8000cb2 <__aeabi_fdiv+0x46>
 8000cf0:	2afd      	cmp	r2, #253	; 0xfd
 8000cf2:	f63f af50 	bhi.w	8000b96 <__aeabi_fmul+0x92>
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cfc:	bf08      	it	eq
 8000cfe:	f020 0001 	biceq.w	r0, r0, #1
 8000d02:	4770      	bx	lr
 8000d04:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d08:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d0c:	327f      	adds	r2, #127	; 0x7f
 8000d0e:	bfc2      	ittt	gt
 8000d10:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d14:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d18:	4770      	bxgt	lr
 8000d1a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d1e:	f04f 0300 	mov.w	r3, #0
 8000d22:	3a01      	subs	r2, #1
 8000d24:	e737      	b.n	8000b96 <__aeabi_fmul+0x92>
 8000d26:	f092 0f00 	teq	r2, #0
 8000d2a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d2e:	bf02      	ittt	eq
 8000d30:	0040      	lsleq	r0, r0, #1
 8000d32:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d36:	3a01      	subeq	r2, #1
 8000d38:	d0f9      	beq.n	8000d2e <__aeabi_fdiv+0xc2>
 8000d3a:	ea40 000c 	orr.w	r0, r0, ip
 8000d3e:	f093 0f00 	teq	r3, #0
 8000d42:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d46:	bf02      	ittt	eq
 8000d48:	0049      	lsleq	r1, r1, #1
 8000d4a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d4e:	3b01      	subeq	r3, #1
 8000d50:	d0f9      	beq.n	8000d46 <__aeabi_fdiv+0xda>
 8000d52:	ea41 010c 	orr.w	r1, r1, ip
 8000d56:	e795      	b.n	8000c84 <__aeabi_fdiv+0x18>
 8000d58:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d5c:	ea92 0f0c 	teq	r2, ip
 8000d60:	d108      	bne.n	8000d74 <__aeabi_fdiv+0x108>
 8000d62:	0242      	lsls	r2, r0, #9
 8000d64:	f47f af7d 	bne.w	8000c62 <__aeabi_fmul+0x15e>
 8000d68:	ea93 0f0c 	teq	r3, ip
 8000d6c:	f47f af70 	bne.w	8000c50 <__aeabi_fmul+0x14c>
 8000d70:	4608      	mov	r0, r1
 8000d72:	e776      	b.n	8000c62 <__aeabi_fmul+0x15e>
 8000d74:	ea93 0f0c 	teq	r3, ip
 8000d78:	d104      	bne.n	8000d84 <__aeabi_fdiv+0x118>
 8000d7a:	024b      	lsls	r3, r1, #9
 8000d7c:	f43f af4c 	beq.w	8000c18 <__aeabi_fmul+0x114>
 8000d80:	4608      	mov	r0, r1
 8000d82:	e76e      	b.n	8000c62 <__aeabi_fmul+0x15e>
 8000d84:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d88:	bf18      	it	ne
 8000d8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d8e:	d1ca      	bne.n	8000d26 <__aeabi_fdiv+0xba>
 8000d90:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000d94:	f47f af5c 	bne.w	8000c50 <__aeabi_fmul+0x14c>
 8000d98:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000d9c:	f47f af3c 	bne.w	8000c18 <__aeabi_fmul+0x114>
 8000da0:	e75f      	b.n	8000c62 <__aeabi_fmul+0x15e>
 8000da2:	bf00      	nop

08000da4 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	4619      	mov	r1, r3
 8000db2:	2007      	movs	r0, #7
 8000db4:	f000 f9aa 	bl	800110c <bno055_writeData>
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	4619      	mov	r1, r3
 8000dce:	203d      	movs	r0, #61	; 0x3d
 8000dd0:	f000 f99c 	bl	800110c <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d103      	bne.n	8000de2 <bno055_setOperationMode+0x22>
    bno055_delay(19);
 8000dda:	2013      	movs	r0, #19
 8000ddc:	f000 f98a 	bl	80010f4 <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 8000de0:	e002      	b.n	8000de8 <bno055_setOperationMode+0x28>
    bno055_delay(7);
 8000de2:	2007      	movs	r0, #7
 8000de4:	f000 f986 	bl	80010f4 <bno055_delay>
}
 8000de8:	bf00      	nop
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8000df4:	2000      	movs	r0, #0
 8000df6:	f7ff ffe3 	bl	8000dc0 <bno055_setOperationMode>
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 8000e02:	200c      	movs	r0, #12
 8000e04:	f7ff ffdc 	bl	8000dc0 <bno055_setOperationMode>
}
 8000e08:	bf00      	nop
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 8000e10:	2120      	movs	r1, #32
 8000e12:	203f      	movs	r0, #63	; 0x3f
 8000e14:	f000 f97a 	bl	800110c <bno055_writeData>
  bno055_delay(700);
 8000e18:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8000e1c:	f000 f96a 	bl	80010f4 <bno055_delay>
}
 8000e20:	bf00      	nop
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
  bno055_reset();
 8000e2a:	f7ff ffef 	bl	8000e0c <bno055_reset>

  uint8_t id = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 8000e32:	1dfb      	adds	r3, r7, #7
 8000e34:	2201      	movs	r2, #1
 8000e36:	4619      	mov	r1, r3
 8000e38:	2000      	movs	r0, #0
 8000e3a:	f000 fa53 	bl	80012e4 <bno055_readData>
  if (id != BNO055_ID) {
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	2ba0      	cmp	r3, #160	; 0xa0
 8000e42:	d004      	beq.n	8000e4e <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	4619      	mov	r1, r3
 8000e48:	4809      	ldr	r0, [pc, #36]	; (8000e70 <bno055_setup+0x4c>)
 8000e4a:	f004 fa31 	bl	80052b0 <iprintf>
  }
  bno055_setPage(0);
 8000e4e:	2000      	movs	r0, #0
 8000e50:	f7ff ffa8 	bl	8000da4 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 8000e54:	2100      	movs	r1, #0
 8000e56:	203f      	movs	r0, #63	; 0x3f
 8000e58:	f000 f958 	bl	800110c <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 8000e5c:	f7ff ffc8 	bl	8000df0 <bno055_setOperationModeConfig>
  bno055_delay(10);
 8000e60:	200a      	movs	r0, #10
 8000e62:	f000 f947 	bl	80010f4 <bno055_delay>
}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	08006274 	.word	0x08006274

08000e74 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 8000e74:	b5b0      	push	{r4, r5, r7, lr}
 8000e76:	b08e      	sub	sp, #56	; 0x38
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	460b      	mov	r3, r1
 8000e7e:	70fb      	strb	r3, [r7, #3]
  bno055_setPage(0);
 8000e80:	2000      	movs	r0, #0
 8000e82:	f7ff ff8f 	bl	8000da4 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 8000e86:	78fb      	ldrb	r3, [r7, #3]
 8000e88:	2b20      	cmp	r3, #32
 8000e8a:	d107      	bne.n	8000e9c <bno055_getVector+0x28>
    bno055_readData(vec, buffer, 8);
 8000e8c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000e90:	78fb      	ldrb	r3, [r7, #3]
 8000e92:	2208      	movs	r2, #8
 8000e94:	4618      	mov	r0, r3
 8000e96:	f000 fa25 	bl	80012e4 <bno055_readData>
 8000e9a:	e006      	b.n	8000eaa <bno055_getVector+0x36>
  else
    bno055_readData(vec, buffer, 6);
 8000e9c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000ea0:	78fb      	ldrb	r3, [r7, #3]
 8000ea2:	2206      	movs	r2, #6
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f000 fa1d 	bl	80012e4 <bno055_readData>

  double scale = 1;
 8000eaa:	f04f 0200 	mov.w	r2, #0
 8000eae:	4b77      	ldr	r3, [pc, #476]	; (800108c <bno055_getVector+0x218>)
 8000eb0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 8000eb4:	78fb      	ldrb	r3, [r7, #3]
 8000eb6:	2b0e      	cmp	r3, #14
 8000eb8:	d109      	bne.n	8000ece <bno055_getVector+0x5a>
    scale = magScale;
 8000eba:	4b75      	ldr	r3, [pc, #468]	; (8001090 <bno055_getVector+0x21c>)
 8000ebc:	881b      	ldrh	r3, [r3, #0]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff fa86 	bl	80003d0 <__aeabi_ui2d>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8000ecc:	e038      	b.n	8000f40 <bno055_getVector+0xcc>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 8000ece:	78fb      	ldrb	r3, [r7, #3]
 8000ed0:	2b08      	cmp	r3, #8
 8000ed2:	d005      	beq.n	8000ee0 <bno055_getVector+0x6c>
 8000ed4:	78fb      	ldrb	r3, [r7, #3]
 8000ed6:	2b28      	cmp	r3, #40	; 0x28
 8000ed8:	d002      	beq.n	8000ee0 <bno055_getVector+0x6c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 8000eda:	78fb      	ldrb	r3, [r7, #3]
 8000edc:	2b2e      	cmp	r3, #46	; 0x2e
 8000ede:	d109      	bne.n	8000ef4 <bno055_getVector+0x80>
    scale = accelScale;
 8000ee0:	4b6c      	ldr	r3, [pc, #432]	; (8001094 <bno055_getVector+0x220>)
 8000ee2:	881b      	ldrh	r3, [r3, #0]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff fa73 	bl	80003d0 <__aeabi_ui2d>
 8000eea:	4602      	mov	r2, r0
 8000eec:	460b      	mov	r3, r1
 8000eee:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8000ef2:	e025      	b.n	8000f40 <bno055_getVector+0xcc>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 8000ef4:	78fb      	ldrb	r3, [r7, #3]
 8000ef6:	2b14      	cmp	r3, #20
 8000ef8:	d109      	bne.n	8000f0e <bno055_getVector+0x9a>
    scale = angularRateScale;
 8000efa:	4b67      	ldr	r3, [pc, #412]	; (8001098 <bno055_getVector+0x224>)
 8000efc:	881b      	ldrh	r3, [r3, #0]
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff fa66 	bl	80003d0 <__aeabi_ui2d>
 8000f04:	4602      	mov	r2, r0
 8000f06:	460b      	mov	r3, r1
 8000f08:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8000f0c:	e018      	b.n	8000f40 <bno055_getVector+0xcc>
  } else if (vec == BNO055_VECTOR_EULER) {
 8000f0e:	78fb      	ldrb	r3, [r7, #3]
 8000f10:	2b1a      	cmp	r3, #26
 8000f12:	d109      	bne.n	8000f28 <bno055_getVector+0xb4>
    scale = eulerScale;
 8000f14:	4b61      	ldr	r3, [pc, #388]	; (800109c <bno055_getVector+0x228>)
 8000f16:	881b      	ldrh	r3, [r3, #0]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff fa59 	bl	80003d0 <__aeabi_ui2d>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	460b      	mov	r3, r1
 8000f22:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8000f26:	e00b      	b.n	8000f40 <bno055_getVector+0xcc>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 8000f28:	78fb      	ldrb	r3, [r7, #3]
 8000f2a:	2b20      	cmp	r3, #32
 8000f2c:	d108      	bne.n	8000f40 <bno055_getVector+0xcc>
    scale = quaScale;
 8000f2e:	4b5c      	ldr	r3, [pc, #368]	; (80010a0 <bno055_getVector+0x22c>)
 8000f30:	881b      	ldrh	r3, [r3, #0]
 8000f32:	4618      	mov	r0, r3
 8000f34:	f7ff fa4c 	bl	80003d0 <__aeabi_ui2d>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	460b      	mov	r3, r1
 8000f3c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 8000f40:	f107 0308 	add.w	r3, r7, #8
 8000f44:	2220      	movs	r2, #32
 8000f46:	2100      	movs	r1, #0
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f004 f9a9 	bl	80052a0 <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 8000f4e:	78fb      	ldrb	r3, [r7, #3]
 8000f50:	2b20      	cmp	r3, #32
 8000f52:	d150      	bne.n	8000ff6 <bno055_getVector+0x182>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8000f54:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000f58:	021b      	lsls	r3, r3, #8
 8000f5a:	b21a      	sxth	r2, r3
 8000f5c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000f60:	b21b      	sxth	r3, r3
 8000f62:	4313      	orrs	r3, r2
 8000f64:	b21b      	sxth	r3, r3
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fa42 	bl	80003f0 <__aeabi_i2d>
 8000f6c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8000f70:	f7ff fbd2 	bl	8000718 <__aeabi_ddiv>
 8000f74:	4602      	mov	r2, r0
 8000f76:	460b      	mov	r3, r1
 8000f78:	e9c7 2302 	strd	r2, r3, [r7, #8]
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8000f7c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	b21a      	sxth	r2, r3
 8000f84:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000f88:	b21b      	sxth	r3, r3
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff fa2e 	bl	80003f0 <__aeabi_i2d>
 8000f94:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8000f98:	f7ff fbbe 	bl	8000718 <__aeabi_ddiv>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8000fa4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000fa8:	021b      	lsls	r3, r3, #8
 8000faa:	b21a      	sxth	r2, r3
 8000fac:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000fb0:	b21b      	sxth	r3, r3
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff fa1a 	bl	80003f0 <__aeabi_i2d>
 8000fbc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8000fc0:	f7ff fbaa 	bl	8000718 <__aeabi_ddiv>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 8000fcc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fd0:	021b      	lsls	r3, r3, #8
 8000fd2:	b21a      	sxth	r2, r3
 8000fd4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000fd8:	b21b      	sxth	r3, r3
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	b21b      	sxth	r3, r3
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff fa06 	bl	80003f0 <__aeabi_i2d>
 8000fe4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8000fe8:	f7ff fb96 	bl	8000718 <__aeabi_ddiv>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8000ff4:	e03b      	b.n	800106e <bno055_getVector+0x1fa>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8000ff6:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000ffa:	021b      	lsls	r3, r3, #8
 8000ffc:	b21a      	sxth	r2, r3
 8000ffe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001002:	b21b      	sxth	r3, r3
 8001004:	4313      	orrs	r3, r2
 8001006:	b21b      	sxth	r3, r3
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff f9f1 	bl	80003f0 <__aeabi_i2d>
 800100e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001012:	f7ff fb81 	bl	8000718 <__aeabi_ddiv>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 800101e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001022:	021b      	lsls	r3, r3, #8
 8001024:	b21a      	sxth	r2, r3
 8001026:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800102a:	b21b      	sxth	r3, r3
 800102c:	4313      	orrs	r3, r2
 800102e:	b21b      	sxth	r3, r3
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff f9dd 	bl	80003f0 <__aeabi_i2d>
 8001036:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800103a:	f7ff fb6d 	bl	8000718 <__aeabi_ddiv>
 800103e:	4602      	mov	r2, r0
 8001040:	460b      	mov	r3, r1
 8001042:	e9c7 2306 	strd	r2, r3, [r7, #24]
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8001046:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800104a:	021b      	lsls	r3, r3, #8
 800104c:	b21a      	sxth	r2, r3
 800104e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001052:	b21b      	sxth	r3, r3
 8001054:	4313      	orrs	r3, r2
 8001056:	b21b      	sxth	r3, r3
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff f9c9 	bl	80003f0 <__aeabi_i2d>
 800105e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001062:	f7ff fb59 	bl	8000718 <__aeabi_ddiv>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	e9c7 2308 	strd	r2, r3, [r7, #32]
  }

  return xyz;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	461d      	mov	r5, r3
 8001072:	f107 0408 	add.w	r4, r7, #8
 8001076:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001078:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800107a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800107e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	3738      	adds	r7, #56	; 0x38
 8001086:	46bd      	mov	sp, r7
 8001088:	bdb0      	pop	{r4, r5, r7, pc}
 800108a:	bf00      	nop
 800108c:	3ff00000 	.word	0x3ff00000
 8001090:	20000006 	.word	0x20000006
 8001094:	20000000 	.word	0x20000000
 8001098:	20000002 	.word	0x20000002
 800109c:	20000004 	.word	0x20000004
 80010a0:	20000008 	.word	0x20000008

080010a4 <bno055_getVectorEuler>:
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
}
bno055_vector_t bno055_getVectorEuler() {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  return bno055_getVector(BNO055_VECTOR_EULER);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	211a      	movs	r1, #26
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff fedf 	bl	8000e74 <bno055_getVector>
}
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <bno055_getVectorQuaternion>:
  return bno055_getVector(BNO055_VECTOR_LINEARACCEL);
}
bno055_vector_t bno055_getVectorGravity() {
  return bno055_getVector(BNO055_VECTOR_GRAVITY);
}
bno055_vector_t bno055_getVectorQuaternion() {
 80010be:	b580      	push	{r7, lr}
 80010c0:	b082      	sub	sp, #8
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  return bno055_getVector(BNO055_VECTOR_QUATERNION);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2120      	movs	r1, #32
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fed2 	bl	8000e74 <bno055_getVector>
}
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <bno055_assignI2C>:

#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 80010e0:	4a03      	ldr	r2, [pc, #12]	; (80010f0 <bno055_assignI2C+0x18>)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6013      	str	r3, [r2, #0]
}
 80010e6:	bf00      	nop
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr
 80010f0:	2000019c 	.word	0x2000019c

080010f4 <bno055_delay>:

void bno055_delay(int time) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	4618      	mov	r0, r3
 8001100:	f001 f980 	bl	8002404 <HAL_Delay>
#endif
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b088      	sub	sp, #32
 8001110:	af02      	add	r7, sp, #8
 8001112:	4603      	mov	r3, r0
 8001114:	460a      	mov	r2, r1
 8001116:	71fb      	strb	r3, [r7, #7]
 8001118:	4613      	mov	r3, r2
 800111a:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	733b      	strb	r3, [r7, #12]
 8001120:	79bb      	ldrb	r3, [r7, #6]
 8001122:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 8001124:	4b5a      	ldr	r3, [pc, #360]	; (8001290 <bno055_writeData+0x184>)
 8001126:	6818      	ldr	r0, [r3, #0]
 8001128:	f107 020c 	add.w	r2, r7, #12
 800112c:	230a      	movs	r3, #10
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	2302      	movs	r3, #2
 8001132:	2150      	movs	r1, #80	; 0x50
 8001134:	f001 fec0 	bl	8002eb8 <HAL_I2C_Master_Transmit>
 8001138:	4603      	mov	r3, r0
 800113a:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);
  if (status == HAL_OK) {
 800113c:	7dfb      	ldrb	r3, [r7, #23]
 800113e:	2b00      	cmp	r3, #0
 8001140:	f000 80a0 	beq.w	8001284 <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 8001144:	7dfb      	ldrb	r3, [r7, #23]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d103      	bne.n	8001152 <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 800114a:	4852      	ldr	r0, [pc, #328]	; (8001294 <bno055_writeData+0x188>)
 800114c:	f004 f936 	bl	80053bc <puts>
 8001150:	e012      	b.n	8001178 <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 8001152:	7dfb      	ldrb	r3, [r7, #23]
 8001154:	2b03      	cmp	r3, #3
 8001156:	d103      	bne.n	8001160 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 8001158:	484f      	ldr	r0, [pc, #316]	; (8001298 <bno055_writeData+0x18c>)
 800115a:	f004 f92f 	bl	80053bc <puts>
 800115e:	e00b      	b.n	8001178 <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 8001160:	7dfb      	ldrb	r3, [r7, #23]
 8001162:	2b02      	cmp	r3, #2
 8001164:	d103      	bne.n	800116e <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 8001166:	484d      	ldr	r0, [pc, #308]	; (800129c <bno055_writeData+0x190>)
 8001168:	f004 f928 	bl	80053bc <puts>
 800116c:	e004      	b.n	8001178 <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 800116e:	7dfb      	ldrb	r3, [r7, #23]
 8001170:	4619      	mov	r1, r3
 8001172:	484b      	ldr	r0, [pc, #300]	; (80012a0 <bno055_writeData+0x194>)
 8001174:	f004 f89c 	bl	80052b0 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 8001178:	4b45      	ldr	r3, [pc, #276]	; (8001290 <bno055_writeData+0x184>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4618      	mov	r0, r3
 800117e:	f002 fa12 	bl	80035a6 <HAL_I2C_GetError>
 8001182:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d07e      	beq.n	8001288 <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d103      	bne.n	8001198 <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 8001190:	4844      	ldr	r0, [pc, #272]	; (80012a4 <bno055_writeData+0x198>)
 8001192:	f004 f913 	bl	80053bc <puts>
 8001196:	e021      	b.n	80011dc <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	2b02      	cmp	r3, #2
 800119c:	d103      	bne.n	80011a6 <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 800119e:	4842      	ldr	r0, [pc, #264]	; (80012a8 <bno055_writeData+0x19c>)
 80011a0:	f004 f90c 	bl	80053bc <puts>
 80011a4:	e01a      	b.n	80011dc <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	2b04      	cmp	r3, #4
 80011aa:	d103      	bne.n	80011b4 <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 80011ac:	483f      	ldr	r0, [pc, #252]	; (80012ac <bno055_writeData+0x1a0>)
 80011ae:	f004 f905 	bl	80053bc <puts>
 80011b2:	e013      	b.n	80011dc <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	2b08      	cmp	r3, #8
 80011b8:	d103      	bne.n	80011c2 <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 80011ba:	483d      	ldr	r0, [pc, #244]	; (80012b0 <bno055_writeData+0x1a4>)
 80011bc:	f004 f8fe 	bl	80053bc <puts>
 80011c0:	e00c      	b.n	80011dc <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	2b10      	cmp	r3, #16
 80011c6:	d103      	bne.n	80011d0 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 80011c8:	483a      	ldr	r0, [pc, #232]	; (80012b4 <bno055_writeData+0x1a8>)
 80011ca:	f004 f8f7 	bl	80053bc <puts>
 80011ce:	e005      	b.n	80011dc <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	2b20      	cmp	r3, #32
 80011d4:	d102      	bne.n	80011dc <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 80011d6:	4838      	ldr	r0, [pc, #224]	; (80012b8 <bno055_writeData+0x1ac>)
 80011d8:	f004 f8f0 	bl	80053bc <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 80011dc:	4b2c      	ldr	r3, [pc, #176]	; (8001290 <bno055_writeData+0x184>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f002 f9d3 	bl	800358c <HAL_I2C_GetState>
 80011e6:	4603      	mov	r3, r0
 80011e8:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 80011ea:	7bfb      	ldrb	r3, [r7, #15]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d103      	bne.n	80011f8 <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 80011f0:	4832      	ldr	r0, [pc, #200]	; (80012bc <bno055_writeData+0x1b0>)
 80011f2:	f004 f8e3 	bl	80053bc <puts>
 80011f6:	e048      	b.n	800128a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 80011f8:	7bfb      	ldrb	r3, [r7, #15]
 80011fa:	2b20      	cmp	r3, #32
 80011fc:	d103      	bne.n	8001206 <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 80011fe:	482f      	ldr	r0, [pc, #188]	; (80012bc <bno055_writeData+0x1b0>)
 8001200:	f004 f8dc 	bl	80053bc <puts>
 8001204:	e041      	b.n	800128a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 8001206:	7bfb      	ldrb	r3, [r7, #15]
 8001208:	2b24      	cmp	r3, #36	; 0x24
 800120a:	d103      	bne.n	8001214 <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 800120c:	482c      	ldr	r0, [pc, #176]	; (80012c0 <bno055_writeData+0x1b4>)
 800120e:	f004 f8d5 	bl	80053bc <puts>
 8001212:	e03a      	b.n	800128a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 8001214:	7bfb      	ldrb	r3, [r7, #15]
 8001216:	2b21      	cmp	r3, #33	; 0x21
 8001218:	d103      	bne.n	8001222 <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 800121a:	482a      	ldr	r0, [pc, #168]	; (80012c4 <bno055_writeData+0x1b8>)
 800121c:	f004 f8ce 	bl	80053bc <puts>
 8001220:	e033      	b.n	800128a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	2b22      	cmp	r3, #34	; 0x22
 8001226:	d103      	bne.n	8001230 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 8001228:	4827      	ldr	r0, [pc, #156]	; (80012c8 <bno055_writeData+0x1bc>)
 800122a:	f004 f8c7 	bl	80053bc <puts>
 800122e:	e02c      	b.n	800128a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 8001230:	7bfb      	ldrb	r3, [r7, #15]
 8001232:	2b28      	cmp	r3, #40	; 0x28
 8001234:	d103      	bne.n	800123e <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 8001236:	4825      	ldr	r0, [pc, #148]	; (80012cc <bno055_writeData+0x1c0>)
 8001238:	f004 f8c0 	bl	80053bc <puts>
 800123c:	e025      	b.n	800128a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 800123e:	7bfb      	ldrb	r3, [r7, #15]
 8001240:	2b29      	cmp	r3, #41	; 0x29
 8001242:	d103      	bne.n	800124c <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 8001244:	4822      	ldr	r0, [pc, #136]	; (80012d0 <bno055_writeData+0x1c4>)
 8001246:	f004 f8b9 	bl	80053bc <puts>
 800124a:	e01e      	b.n	800128a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 800124c:	7bfb      	ldrb	r3, [r7, #15]
 800124e:	2b2a      	cmp	r3, #42	; 0x2a
 8001250:	d103      	bne.n	800125a <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 8001252:	4820      	ldr	r0, [pc, #128]	; (80012d4 <bno055_writeData+0x1c8>)
 8001254:	f004 f8b2 	bl	80053bc <puts>
 8001258:	e017      	b.n	800128a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 800125a:	7bfb      	ldrb	r3, [r7, #15]
 800125c:	2b60      	cmp	r3, #96	; 0x60
 800125e:	d103      	bne.n	8001268 <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 8001260:	481d      	ldr	r0, [pc, #116]	; (80012d8 <bno055_writeData+0x1cc>)
 8001262:	f004 f8ab 	bl	80053bc <puts>
 8001266:	e010      	b.n	800128a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 8001268:	7bfb      	ldrb	r3, [r7, #15]
 800126a:	2ba0      	cmp	r3, #160	; 0xa0
 800126c:	d103      	bne.n	8001276 <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 800126e:	481b      	ldr	r0, [pc, #108]	; (80012dc <bno055_writeData+0x1d0>)
 8001270:	f004 f8a4 	bl	80053bc <puts>
 8001274:	e009      	b.n	800128a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 8001276:	7bfb      	ldrb	r3, [r7, #15]
 8001278:	2be0      	cmp	r3, #224	; 0xe0
 800127a:	d106      	bne.n	800128a <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 800127c:	4818      	ldr	r0, [pc, #96]	; (80012e0 <bno055_writeData+0x1d4>)
 800127e:	f004 f89d 	bl	80053bc <puts>
 8001282:	e002      	b.n	800128a <bno055_writeData+0x17e>
    return;
 8001284:	bf00      	nop
 8001286:	e000      	b.n	800128a <bno055_writeData+0x17e>
    return;
 8001288:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	2000019c 	.word	0x2000019c
 8001294:	080062b0 	.word	0x080062b0
 8001298:	080062d4 	.word	0x080062d4
 800129c:	080062fc 	.word	0x080062fc
 80012a0:	08006320 	.word	0x08006320
 80012a4:	08006338 	.word	0x08006338
 80012a8:	0800634c 	.word	0x0800634c
 80012ac:	08006360 	.word	0x08006360
 80012b0:	08006374 	.word	0x08006374
 80012b4:	08006388 	.word	0x08006388
 80012b8:	0800639c 	.word	0x0800639c
 80012bc:	080063b4 	.word	0x080063b4
 80012c0:	080063cc 	.word	0x080063cc
 80012c4:	080063e0 	.word	0x080063e0
 80012c8:	080063f8 	.word	0x080063f8
 80012cc:	08006410 	.word	0x08006410
 80012d0:	08006428 	.word	0x08006428
 80012d4:	08006448 	.word	0x08006448
 80012d8:	08006468 	.word	0x08006468
 80012dc:	08006480 	.word	0x08006480
 80012e0:	08006498 	.word	0x08006498

080012e4 <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af02      	add	r7, sp, #8
 80012ea:	4603      	mov	r3, r0
 80012ec:	6039      	str	r1, [r7, #0]
 80012ee:	71fb      	strb	r3, [r7, #7]
 80012f0:	4613      	mov	r3, r2
 80012f2:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 80012f4:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <bno055_readData+0x40>)
 80012f6:	6818      	ldr	r0, [r3, #0]
 80012f8:	1dfa      	adds	r2, r7, #7
 80012fa:	2364      	movs	r3, #100	; 0x64
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	2301      	movs	r3, #1
 8001300:	2150      	movs	r1, #80	; 0x50
 8001302:	f001 fdd9 	bl	8002eb8 <HAL_I2C_Master_Transmit>
                          100);
  HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 8001306:	4b07      	ldr	r3, [pc, #28]	; (8001324 <bno055_readData+0x40>)
 8001308:	6818      	ldr	r0, [r3, #0]
 800130a:	79bb      	ldrb	r3, [r7, #6]
 800130c:	b29b      	uxth	r3, r3
 800130e:	2264      	movs	r2, #100	; 0x64
 8001310:	9200      	str	r2, [sp, #0]
 8001312:	683a      	ldr	r2, [r7, #0]
 8001314:	2150      	movs	r1, #80	; 0x50
 8001316:	f001 fecd 	bl	80030b4 <HAL_I2C_Master_Receive>
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	2000019c 	.word	0x2000019c

08001328 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001328:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800132c:	b09a      	sub	sp, #104	; 0x68
 800132e:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001330:	f001 f806 	bl	8002340 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001334:	f000 f8b0 	bl	8001498 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001338:	f000 fac6 	bl	80018c8 <MX_GPIO_Init>
  MX_DMA_Init();
 800133c:	f000 fa8e 	bl	800185c <MX_DMA_Init>
  MX_I2C1_Init();
 8001340:	f000 f8f0 	bl	8001524 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001344:	f000 f91c 	bl	8001580 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001348:	f000 f948 	bl	80015dc <MX_TIM2_Init>
  MX_TIM3_Init();
 800134c:	f000 f9c6 	bl	80016dc <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001350:	f000 fa5a 	bl	8001808 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	 TIM2->CCR2 = 30;
 8001354:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001358:	221e      	movs	r2, #30
 800135a:	639a      	str	r2, [r3, #56]	; 0x38
	 HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800135c:	2104      	movs	r1, #4
 800135e:	4846      	ldr	r0, [pc, #280]	; (8001478 <main+0x150>)
 8001360:	f003 f968 	bl	8004634 <HAL_TIM_PWM_Start>
	 TIM2->CCR3 = 30;
 8001364:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001368:	221e      	movs	r2, #30
 800136a:	63da      	str	r2, [r3, #60]	; 0x3c
	 HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800136c:	2108      	movs	r1, #8
 800136e:	4842      	ldr	r0, [pc, #264]	; (8001478 <main+0x150>)
 8001370:	f003 f960 	bl	8004634 <HAL_TIM_PWM_Start>
	 TIM3->CCR1 = 30;
 8001374:	4b41      	ldr	r3, [pc, #260]	; (800147c <main+0x154>)
 8001376:	221e      	movs	r2, #30
 8001378:	635a      	str	r2, [r3, #52]	; 0x34
	 HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800137a:	2100      	movs	r1, #0
 800137c:	4840      	ldr	r0, [pc, #256]	; (8001480 <main+0x158>)
 800137e:	f003 f959 	bl	8004634 <HAL_TIM_PWM_Start>
	 TIM3->CCR2 = 30;
 8001382:	4b3e      	ldr	r3, [pc, #248]	; (800147c <main+0x154>)
 8001384:	221e      	movs	r2, #30
 8001386:	639a      	str	r2, [r3, #56]	; 0x38
	 HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001388:	2104      	movs	r1, #4
 800138a:	483d      	ldr	r0, [pc, #244]	; (8001480 <main+0x158>)
 800138c:	f003 f952 	bl	8004634 <HAL_TIM_PWM_Start>
	 TIM3->CCR3 = 30;
 8001390:	4b3a      	ldr	r3, [pc, #232]	; (800147c <main+0x154>)
 8001392:	221e      	movs	r2, #30
 8001394:	63da      	str	r2, [r3, #60]	; 0x3c
	 HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001396:	2108      	movs	r1, #8
 8001398:	4839      	ldr	r0, [pc, #228]	; (8001480 <main+0x158>)
 800139a:	f003 f94b 	bl	8004634 <HAL_TIM_PWM_Start>
	 TIM3->CCR4 = 30;
 800139e:	4b37      	ldr	r3, [pc, #220]	; (800147c <main+0x154>)
 80013a0:	221e      	movs	r2, #30
 80013a2:	641a      	str	r2, [r3, #64]	; 0x40
	 HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80013a4:	210c      	movs	r1, #12
 80013a6:	4836      	ldr	r0, [pc, #216]	; (8001480 <main+0x158>)
 80013a8:	f003 f944 	bl	8004634 <HAL_TIM_PWM_Start>
  /* BNO055 setup */
	  bno055_assignI2C(&hi2c1);
 80013ac:	4835      	ldr	r0, [pc, #212]	; (8001484 <main+0x15c>)
 80013ae:	f7ff fe93 	bl	80010d8 <bno055_assignI2C>
	  bno055_setup();
 80013b2:	f7ff fd37 	bl	8000e24 <bno055_setup>
	  bno055_setOperationModeNDOF();
 80013b6:	f7ff fd22 	bl	8000dfe <bno055_setOperationModeNDOF>
  /* MS5803 TEST */
	  HAL_StatusTypeDef test = MS5803_reset(&hi2c2); //reset
 80013ba:	4833      	ldr	r0, [pc, #204]	; (8001488 <main+0x160>)
 80013bc:	f000 fae1 	bl	8001982 <MS5803_reset>
 80013c0:	4603      	mov	r3, r0
 80013c2:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	  while(test == HAL_ERROR) {
 80013c6:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d0fb      	beq.n	80013c6 <main+0x9e>
		  //if the test fails
	  }

	  for(int i = 1; i <= 6; i++) {
 80013ce:	2301      	movs	r3, #1
 80013d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80013d2:	e00d      	b.n	80013f0 <main+0xc8>
		  MS5803_coeff(&hi2c2, &MS5803_coefficient[i-1], i); //get coefficients
 80013d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013d6:	3b01      	subs	r3, #1
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	4a2c      	ldr	r2, [pc, #176]	; (800148c <main+0x164>)
 80013dc:	4413      	add	r3, r2
 80013de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80013e0:	b2d2      	uxtb	r2, r2
 80013e2:	4619      	mov	r1, r3
 80013e4:	4828      	ldr	r0, [pc, #160]	; (8001488 <main+0x160>)
 80013e6:	f000 fae6 	bl	80019b6 <MS5803_coeff>
	  for(int i = 1; i <= 6; i++) {
 80013ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013ec:	3301      	adds	r3, #1
 80013ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80013f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013f2:	2b06      	cmp	r3, #6
 80013f4:	ddee      	ble.n	80013d4 <main+0xac>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* BNO055 */
	    bno055_vector_t v = bno055_getVectorEuler();
 80013f6:	f107 0320 	add.w	r3, r7, #32
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff fe52 	bl	80010a4 <bno055_getVectorEuler>
	    printf("Heading: %.2f Roll: %.2f Pitch: %.2f\r\n", v.x, v.y, v.z);
 8001400:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001404:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001408:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800140c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001410:	e9cd 2300 	strd	r2, r3, [sp]
 8001414:	4622      	mov	r2, r4
 8001416:	462b      	mov	r3, r5
 8001418:	481d      	ldr	r0, [pc, #116]	; (8001490 <main+0x168>)
 800141a:	f003 ff49 	bl	80052b0 <iprintf>
	    v = bno055_getVectorQuaternion();
 800141e:	463b      	mov	r3, r7
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff fe4c 	bl	80010be <bno055_getVectorQuaternion>
 8001426:	f107 0420 	add.w	r4, r7, #32
 800142a:	463d      	mov	r5, r7
 800142c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800142e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001430:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001434:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	    printf("W: %.2f X: %.2f Y: %.2f Z: %.2f\r\n", v.w, v.x, v.y, v.z);
 8001438:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800143c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001440:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001444:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8001448:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800144c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001450:	e9cd 2300 	strd	r2, r3, [sp]
 8001454:	4642      	mov	r2, r8
 8001456:	464b      	mov	r3, r9
 8001458:	480e      	ldr	r0, [pc, #56]	; (8001494 <main+0x16c>)
 800145a:	f003 ff29 	bl	80052b0 <iprintf>
	    HAL_Delay(1000);
 800145e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001462:	f000 ffcf 	bl	8002404 <HAL_Delay>
	 /* MS5803 */
		float temperature;
		float pressure;

		MS5803_get_values(&hi2c2, ADC_4096, &temperature, &pressure); //get values.
 8001466:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800146a:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800146e:	2108      	movs	r1, #8
 8001470:	4805      	ldr	r0, [pc, #20]	; (8001488 <main+0x160>)
 8001472:	f000 fb37 	bl	8001ae4 <MS5803_get_values>
  {
 8001476:	e7be      	b.n	80013f6 <main+0xce>
 8001478:	200002fc 	.word	0x200002fc
 800147c:	40000400 	.word	0x40000400
 8001480:	200001a0 	.word	0x200001a0
 8001484:	200000e8 	.word	0x200000e8
 8001488:	20000148 	.word	0x20000148
 800148c:	2000013c 	.word	0x2000013c
 8001490:	080064b0 	.word	0x080064b0
 8001494:	080064d8 	.word	0x080064d8

08001498 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b090      	sub	sp, #64	; 0x40
 800149c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149e:	f107 0318 	add.w	r3, r7, #24
 80014a2:	2228      	movs	r2, #40	; 0x28
 80014a4:	2100      	movs	r1, #0
 80014a6:	4618      	mov	r0, r3
 80014a8:	f003 fefa 	bl	80052a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ac:	1d3b      	adds	r3, r7, #4
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
 80014b8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014ba:	2301      	movs	r3, #1
 80014bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014c4:	2300      	movs	r3, #0
 80014c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014c8:	2301      	movs	r3, #1
 80014ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014cc:	2302      	movs	r3, #2
 80014ce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014d6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80014da:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014dc:	f107 0318 	add.w	r3, r7, #24
 80014e0:	4618      	mov	r0, r3
 80014e2:	f002 fbf1 	bl	8003cc8 <HAL_RCC_OscConfig>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80014ec:	f000 fa1a 	bl	8001924 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014f0:	230f      	movs	r3, #15
 80014f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014f4:	2302      	movs	r3, #2
 80014f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f8:	2300      	movs	r3, #0
 80014fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001500:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001502:	2300      	movs	r3, #0
 8001504:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	2102      	movs	r1, #2
 800150a:	4618      	mov	r0, r3
 800150c:	f002 fe5c 	bl	80041c8 <HAL_RCC_ClockConfig>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001516:	f000 fa05 	bl	8001924 <Error_Handler>
  }
}
 800151a:	bf00      	nop
 800151c:	3740      	adds	r7, #64	; 0x40
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001528:	4b12      	ldr	r3, [pc, #72]	; (8001574 <MX_I2C1_Init+0x50>)
 800152a:	4a13      	ldr	r2, [pc, #76]	; (8001578 <MX_I2C1_Init+0x54>)
 800152c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800152e:	4b11      	ldr	r3, [pc, #68]	; (8001574 <MX_I2C1_Init+0x50>)
 8001530:	4a12      	ldr	r2, [pc, #72]	; (800157c <MX_I2C1_Init+0x58>)
 8001532:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001534:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <MX_I2C1_Init+0x50>)
 8001536:	2200      	movs	r2, #0
 8001538:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800153a:	4b0e      	ldr	r3, [pc, #56]	; (8001574 <MX_I2C1_Init+0x50>)
 800153c:	2200      	movs	r2, #0
 800153e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001540:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <MX_I2C1_Init+0x50>)
 8001542:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001546:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001548:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <MX_I2C1_Init+0x50>)
 800154a:	2200      	movs	r2, #0
 800154c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <MX_I2C1_Init+0x50>)
 8001550:	2200      	movs	r2, #0
 8001552:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001554:	4b07      	ldr	r3, [pc, #28]	; (8001574 <MX_I2C1_Init+0x50>)
 8001556:	2200      	movs	r2, #0
 8001558:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800155a:	4b06      	ldr	r3, [pc, #24]	; (8001574 <MX_I2C1_Init+0x50>)
 800155c:	2200      	movs	r2, #0
 800155e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001560:	4804      	ldr	r0, [pc, #16]	; (8001574 <MX_I2C1_Init+0x50>)
 8001562:	f001 fb65 	bl	8002c30 <HAL_I2C_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800156c:	f000 f9da 	bl	8001924 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}
 8001574:	200000e8 	.word	0x200000e8
 8001578:	40005400 	.word	0x40005400
 800157c:	000186a0 	.word	0x000186a0

08001580 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001584:	4b12      	ldr	r3, [pc, #72]	; (80015d0 <MX_I2C2_Init+0x50>)
 8001586:	4a13      	ldr	r2, [pc, #76]	; (80015d4 <MX_I2C2_Init+0x54>)
 8001588:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800158a:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <MX_I2C2_Init+0x50>)
 800158c:	4a12      	ldr	r2, [pc, #72]	; (80015d8 <MX_I2C2_Init+0x58>)
 800158e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001590:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <MX_I2C2_Init+0x50>)
 8001592:	2200      	movs	r2, #0
 8001594:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001596:	4b0e      	ldr	r3, [pc, #56]	; (80015d0 <MX_I2C2_Init+0x50>)
 8001598:	2200      	movs	r2, #0
 800159a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800159c:	4b0c      	ldr	r3, [pc, #48]	; (80015d0 <MX_I2C2_Init+0x50>)
 800159e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015a2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015a4:	4b0a      	ldr	r3, [pc, #40]	; (80015d0 <MX_I2C2_Init+0x50>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80015aa:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <MX_I2C2_Init+0x50>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015b0:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <MX_I2C2_Init+0x50>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015b6:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <MX_I2C2_Init+0x50>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80015bc:	4804      	ldr	r0, [pc, #16]	; (80015d0 <MX_I2C2_Init+0x50>)
 80015be:	f001 fb37 	bl	8002c30 <HAL_I2C_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80015c8:	f000 f9ac 	bl	8001924 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80015cc:	bf00      	nop
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	20000148 	.word	0x20000148
 80015d4:	40005800 	.word	0x40005800
 80015d8:	000186a0 	.word	0x000186a0

080015dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08e      	sub	sp, #56	; 0x38
 80015e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]
 80015ec:	609a      	str	r2, [r3, #8]
 80015ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f0:	f107 0320 	add.w	r3, r7, #32
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]
 8001608:	615a      	str	r2, [r3, #20]
 800160a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800160c:	4b32      	ldr	r3, [pc, #200]	; (80016d8 <MX_TIM2_Init+0xfc>)
 800160e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001612:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001614:	4b30      	ldr	r3, [pc, #192]	; (80016d8 <MX_TIM2_Init+0xfc>)
 8001616:	2247      	movs	r2, #71	; 0x47
 8001618:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800161a:	4b2f      	ldr	r3, [pc, #188]	; (80016d8 <MX_TIM2_Init+0xfc>)
 800161c:	2200      	movs	r2, #0
 800161e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001620:	4b2d      	ldr	r3, [pc, #180]	; (80016d8 <MX_TIM2_Init+0xfc>)
 8001622:	2263      	movs	r2, #99	; 0x63
 8001624:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001626:	4b2c      	ldr	r3, [pc, #176]	; (80016d8 <MX_TIM2_Init+0xfc>)
 8001628:	2200      	movs	r2, #0
 800162a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800162c:	4b2a      	ldr	r3, [pc, #168]	; (80016d8 <MX_TIM2_Init+0xfc>)
 800162e:	2200      	movs	r2, #0
 8001630:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001632:	4829      	ldr	r0, [pc, #164]	; (80016d8 <MX_TIM2_Init+0xfc>)
 8001634:	f002 ff56 	bl	80044e4 <HAL_TIM_Base_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800163e:	f000 f971 	bl	8001924 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001642:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001646:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001648:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800164c:	4619      	mov	r1, r3
 800164e:	4822      	ldr	r0, [pc, #136]	; (80016d8 <MX_TIM2_Init+0xfc>)
 8001650:	f003 f954 	bl	80048fc <HAL_TIM_ConfigClockSource>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800165a:	f000 f963 	bl	8001924 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800165e:	481e      	ldr	r0, [pc, #120]	; (80016d8 <MX_TIM2_Init+0xfc>)
 8001660:	f002 ff8f 	bl	8004582 <HAL_TIM_PWM_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800166a:	f000 f95b 	bl	8001924 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800166e:	2300      	movs	r3, #0
 8001670:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001672:	2300      	movs	r3, #0
 8001674:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001676:	f107 0320 	add.w	r3, r7, #32
 800167a:	4619      	mov	r1, r3
 800167c:	4816      	ldr	r0, [pc, #88]	; (80016d8 <MX_TIM2_Init+0xfc>)
 800167e:	f003 fca9 	bl	8004fd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001688:	f000 f94c 	bl	8001924 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800168c:	2360      	movs	r3, #96	; 0x60
 800168e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001690:	2300      	movs	r3, #0
 8001692:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001694:	2300      	movs	r3, #0
 8001696:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800169c:	1d3b      	adds	r3, r7, #4
 800169e:	2204      	movs	r2, #4
 80016a0:	4619      	mov	r1, r3
 80016a2:	480d      	ldr	r0, [pc, #52]	; (80016d8 <MX_TIM2_Init+0xfc>)
 80016a4:	f003 f868 	bl	8004778 <HAL_TIM_PWM_ConfigChannel>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80016ae:	f000 f939 	bl	8001924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	2208      	movs	r2, #8
 80016b6:	4619      	mov	r1, r3
 80016b8:	4807      	ldr	r0, [pc, #28]	; (80016d8 <MX_TIM2_Init+0xfc>)
 80016ba:	f003 f85d 	bl	8004778 <HAL_TIM_PWM_ConfigChannel>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 80016c4:	f000 f92e 	bl	8001924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80016c8:	4803      	ldr	r0, [pc, #12]	; (80016d8 <MX_TIM2_Init+0xfc>)
 80016ca:	f000 fc67 	bl	8001f9c <HAL_TIM_MspPostInit>

}
 80016ce:	bf00      	nop
 80016d0:	3738      	adds	r7, #56	; 0x38
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	200002fc 	.word	0x200002fc

080016dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b08e      	sub	sp, #56	; 0x38
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]
 80016ec:	609a      	str	r2, [r3, #8]
 80016ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f0:	f107 0320 	add.w	r3, r7, #32
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016fa:	1d3b      	adds	r3, r7, #4
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	611a      	str	r2, [r3, #16]
 8001708:	615a      	str	r2, [r3, #20]
 800170a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800170c:	4b3c      	ldr	r3, [pc, #240]	; (8001800 <MX_TIM3_Init+0x124>)
 800170e:	4a3d      	ldr	r2, [pc, #244]	; (8001804 <MX_TIM3_Init+0x128>)
 8001710:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001712:	4b3b      	ldr	r3, [pc, #236]	; (8001800 <MX_TIM3_Init+0x124>)
 8001714:	2247      	movs	r2, #71	; 0x47
 8001716:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001718:	4b39      	ldr	r3, [pc, #228]	; (8001800 <MX_TIM3_Init+0x124>)
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 800171e:	4b38      	ldr	r3, [pc, #224]	; (8001800 <MX_TIM3_Init+0x124>)
 8001720:	2263      	movs	r2, #99	; 0x63
 8001722:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001724:	4b36      	ldr	r3, [pc, #216]	; (8001800 <MX_TIM3_Init+0x124>)
 8001726:	2200      	movs	r2, #0
 8001728:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800172a:	4b35      	ldr	r3, [pc, #212]	; (8001800 <MX_TIM3_Init+0x124>)
 800172c:	2200      	movs	r2, #0
 800172e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001730:	4833      	ldr	r0, [pc, #204]	; (8001800 <MX_TIM3_Init+0x124>)
 8001732:	f002 fed7 	bl	80044e4 <HAL_TIM_Base_Init>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 800173c:	f000 f8f2 	bl	8001924 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001740:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001744:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001746:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800174a:	4619      	mov	r1, r3
 800174c:	482c      	ldr	r0, [pc, #176]	; (8001800 <MX_TIM3_Init+0x124>)
 800174e:	f003 f8d5 	bl	80048fc <HAL_TIM_ConfigClockSource>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8001758:	f000 f8e4 	bl	8001924 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800175c:	4828      	ldr	r0, [pc, #160]	; (8001800 <MX_TIM3_Init+0x124>)
 800175e:	f002 ff10 	bl	8004582 <HAL_TIM_PWM_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001768:	f000 f8dc 	bl	8001924 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800176c:	2300      	movs	r3, #0
 800176e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001770:	2300      	movs	r3, #0
 8001772:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001774:	f107 0320 	add.w	r3, r7, #32
 8001778:	4619      	mov	r1, r3
 800177a:	4821      	ldr	r0, [pc, #132]	; (8001800 <MX_TIM3_Init+0x124>)
 800177c:	f003 fc2a 	bl	8004fd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8001786:	f000 f8cd 	bl	8001924 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800178a:	2360      	movs	r3, #96	; 0x60
 800178c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001792:	2300      	movs	r3, #0
 8001794:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001796:	2300      	movs	r3, #0
 8001798:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	2200      	movs	r2, #0
 800179e:	4619      	mov	r1, r3
 80017a0:	4817      	ldr	r0, [pc, #92]	; (8001800 <MX_TIM3_Init+0x124>)
 80017a2:	f002 ffe9 	bl	8004778 <HAL_TIM_PWM_ConfigChannel>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80017ac:	f000 f8ba 	bl	8001924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017b0:	1d3b      	adds	r3, r7, #4
 80017b2:	2204      	movs	r2, #4
 80017b4:	4619      	mov	r1, r3
 80017b6:	4812      	ldr	r0, [pc, #72]	; (8001800 <MX_TIM3_Init+0x124>)
 80017b8:	f002 ffde 	bl	8004778 <HAL_TIM_PWM_ConfigChannel>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 80017c2:	f000 f8af 	bl	8001924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	2208      	movs	r2, #8
 80017ca:	4619      	mov	r1, r3
 80017cc:	480c      	ldr	r0, [pc, #48]	; (8001800 <MX_TIM3_Init+0x124>)
 80017ce:	f002 ffd3 	bl	8004778 <HAL_TIM_PWM_ConfigChannel>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM3_Init+0x100>
  {
    Error_Handler();
 80017d8:	f000 f8a4 	bl	8001924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017dc:	1d3b      	adds	r3, r7, #4
 80017de:	220c      	movs	r2, #12
 80017e0:	4619      	mov	r1, r3
 80017e2:	4807      	ldr	r0, [pc, #28]	; (8001800 <MX_TIM3_Init+0x124>)
 80017e4:	f002 ffc8 	bl	8004778 <HAL_TIM_PWM_ConfigChannel>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_TIM3_Init+0x116>
  {
    Error_Handler();
 80017ee:	f000 f899 	bl	8001924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80017f2:	4803      	ldr	r0, [pc, #12]	; (8001800 <MX_TIM3_Init+0x124>)
 80017f4:	f000 fbd2 	bl	8001f9c <HAL_TIM_MspPostInit>

}
 80017f8:	bf00      	nop
 80017fa:	3738      	adds	r7, #56	; 0x38
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	200001a0 	.word	0x200001a0
 8001804:	40000400 	.word	0x40000400

08001808 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800180c:	4b11      	ldr	r3, [pc, #68]	; (8001854 <MX_USART1_UART_Init+0x4c>)
 800180e:	4a12      	ldr	r2, [pc, #72]	; (8001858 <MX_USART1_UART_Init+0x50>)
 8001810:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001812:	4b10      	ldr	r3, [pc, #64]	; (8001854 <MX_USART1_UART_Init+0x4c>)
 8001814:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001818:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800181a:	4b0e      	ldr	r3, [pc, #56]	; (8001854 <MX_USART1_UART_Init+0x4c>)
 800181c:	2200      	movs	r2, #0
 800181e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001820:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <MX_USART1_UART_Init+0x4c>)
 8001822:	2200      	movs	r2, #0
 8001824:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001826:	4b0b      	ldr	r3, [pc, #44]	; (8001854 <MX_USART1_UART_Init+0x4c>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800182c:	4b09      	ldr	r3, [pc, #36]	; (8001854 <MX_USART1_UART_Init+0x4c>)
 800182e:	220c      	movs	r2, #12
 8001830:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001832:	4b08      	ldr	r3, [pc, #32]	; (8001854 <MX_USART1_UART_Init+0x4c>)
 8001834:	2200      	movs	r2, #0
 8001836:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001838:	4b06      	ldr	r3, [pc, #24]	; (8001854 <MX_USART1_UART_Init+0x4c>)
 800183a:	2200      	movs	r2, #0
 800183c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800183e:	4805      	ldr	r0, [pc, #20]	; (8001854 <MX_USART1_UART_Init+0x4c>)
 8001840:	f003 fc26 	bl	8005090 <HAL_UART_Init>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800184a:	f000 f86b 	bl	8001924 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20000270 	.word	0x20000270
 8001858:	40013800 	.word	0x40013800

0800185c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001862:	4b18      	ldr	r3, [pc, #96]	; (80018c4 <MX_DMA_Init+0x68>)
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	4a17      	ldr	r2, [pc, #92]	; (80018c4 <MX_DMA_Init+0x68>)
 8001868:	f043 0301 	orr.w	r3, r3, #1
 800186c:	6153      	str	r3, [r2, #20]
 800186e:	4b15      	ldr	r3, [pc, #84]	; (80018c4 <MX_DMA_Init+0x68>)
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2100      	movs	r1, #0
 800187e:	200e      	movs	r0, #14
 8001880:	f000 febb 	bl	80025fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001884:	200e      	movs	r0, #14
 8001886:	f000 fed4 	bl	8002632 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2100      	movs	r1, #0
 800188e:	200f      	movs	r0, #15
 8001890:	f000 feb3 	bl	80025fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001894:	200f      	movs	r0, #15
 8001896:	f000 fecc 	bl	8002632 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800189a:	2200      	movs	r2, #0
 800189c:	2100      	movs	r1, #0
 800189e:	2010      	movs	r0, #16
 80018a0:	f000 feab 	bl	80025fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80018a4:	2010      	movs	r0, #16
 80018a6:	f000 fec4 	bl	8002632 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2100      	movs	r1, #0
 80018ae:	2011      	movs	r0, #17
 80018b0:	f000 fea3 	bl	80025fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80018b4:	2011      	movs	r0, #17
 80018b6:	f000 febc 	bl	8002632 <HAL_NVIC_EnableIRQ>

}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40021000 	.word	0x40021000

080018c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ce:	4b14      	ldr	r3, [pc, #80]	; (8001920 <MX_GPIO_Init+0x58>)
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	4a13      	ldr	r2, [pc, #76]	; (8001920 <MX_GPIO_Init+0x58>)
 80018d4:	f043 0320 	orr.w	r3, r3, #32
 80018d8:	6193      	str	r3, [r2, #24]
 80018da:	4b11      	ldr	r3, [pc, #68]	; (8001920 <MX_GPIO_Init+0x58>)
 80018dc:	699b      	ldr	r3, [r3, #24]
 80018de:	f003 0320 	and.w	r3, r3, #32
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e6:	4b0e      	ldr	r3, [pc, #56]	; (8001920 <MX_GPIO_Init+0x58>)
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	4a0d      	ldr	r2, [pc, #52]	; (8001920 <MX_GPIO_Init+0x58>)
 80018ec:	f043 0304 	orr.w	r3, r3, #4
 80018f0:	6193      	str	r3, [r2, #24]
 80018f2:	4b0b      	ldr	r3, [pc, #44]	; (8001920 <MX_GPIO_Init+0x58>)
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	f003 0304 	and.w	r3, r3, #4
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018fe:	4b08      	ldr	r3, [pc, #32]	; (8001920 <MX_GPIO_Init+0x58>)
 8001900:	699b      	ldr	r3, [r3, #24]
 8001902:	4a07      	ldr	r2, [pc, #28]	; (8001920 <MX_GPIO_Init+0x58>)
 8001904:	f043 0308 	orr.w	r3, r3, #8
 8001908:	6193      	str	r3, [r2, #24]
 800190a:	4b05      	ldr	r3, [pc, #20]	; (8001920 <MX_GPIO_Init+0x58>)
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	f003 0308 	and.w	r3, r3, #8
 8001912:	607b      	str	r3, [r7, #4]
 8001914:	687b      	ldr	r3, [r7, #4]

}
 8001916:	bf00      	nop
 8001918:	3714      	adds	r7, #20
 800191a:	46bd      	mov	sp, r7
 800191c:	bc80      	pop	{r7}
 800191e:	4770      	bx	lr
 8001920:	40021000 	.word	0x40021000

08001924 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001928:	b672      	cpsid	i
}
 800192a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800192c:	e7fe      	b.n	800192c <Error_Handler+0x8>

0800192e <MS5803_read>:
 * @param handle The I2C handle being used
 * @param bufp The buffer to be read into
 * @param len The length of the buffer in 8-bit increments
 * @retval HAL Status
 */
HAL_StatusTypeDef MS5803_read(void *handle, uint8_t *bufp, uint16_t len) {
 800192e:	b580      	push	{r7, lr}
 8001930:	b086      	sub	sp, #24
 8001932:	af02      	add	r7, sp, #8
 8001934:	60f8      	str	r0, [r7, #12]
 8001936:	60b9      	str	r1, [r7, #8]
 8001938:	4613      	mov	r3, r2
 800193a:	80fb      	strh	r3, [r7, #6]
	return HAL_I2C_Master_Receive(handle, MS5803_ADDR, bufp, len, 1000);
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001942:	9200      	str	r2, [sp, #0]
 8001944:	68ba      	ldr	r2, [r7, #8]
 8001946:	21ee      	movs	r1, #238	; 0xee
 8001948:	68f8      	ldr	r0, [r7, #12]
 800194a:	f001 fbb3 	bl	80030b4 <HAL_I2C_Master_Receive>
 800194e:	4603      	mov	r3, r0
}
 8001950:	4618      	mov	r0, r3
 8001952:	3710      	adds	r7, #16
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <MS5803_write>:
 * @param handle The I2C handle being used
 * @param bufp The buffer to read from
 * @param len The length of the buffer in 8-bit increments
 * @retval HAL Status
 */
HAL_StatusTypeDef MS5803_write(void *handle, uint8_t *bufp, uint16_t len) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af02      	add	r7, sp, #8
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	4613      	mov	r3, r2
 8001964:	80fb      	strh	r3, [r7, #6]
	return HAL_I2C_Master_Transmit(handle, MS5803_ADDR, bufp, len, 1000);
 8001966:	88fb      	ldrh	r3, [r7, #6]
 8001968:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800196c:	9200      	str	r2, [sp, #0]
 800196e:	68ba      	ldr	r2, [r7, #8]
 8001970:	21ee      	movs	r1, #238	; 0xee
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	f001 faa0 	bl	8002eb8 <HAL_I2C_Master_Transmit>
 8001978:	4603      	mov	r3, r0
}
 800197a:	4618      	mov	r0, r3
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <MS5803_reset>:
/**
 * @brief Resets the MS5803
 * @param handle The I2C Handle being used
 * @retval HAL Status
 */
HAL_StatusTypeDef MS5803_reset(void *handle) {
 8001982:	b580      	push	{r7, lr}
 8001984:	b088      	sub	sp, #32
 8001986:	af02      	add	r7, sp, #8
 8001988:	6078      	str	r0, [r7, #4]
	uint8_t buf[12];
	buf[0] = MS5803_RESET;
 800198a:	231e      	movs	r3, #30
 800198c:	723b      	strb	r3, [r7, #8]
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(handle, MS5803_ADDR, buf, 1, 1000);
 800198e:	f107 0208 	add.w	r2, r7, #8
 8001992:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	2301      	movs	r3, #1
 800199a:	21ee      	movs	r1, #238	; 0xee
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f001 fa8b 	bl	8002eb8 <HAL_I2C_Master_Transmit>
 80019a2:	4603      	mov	r3, r0
 80019a4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(3);
 80019a6:	2003      	movs	r0, #3
 80019a8:	f000 fd2c 	bl	8002404 <HAL_Delay>
	return ret;
 80019ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3718      	adds	r7, #24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <MS5803_coeff>:
 * @param handle The I2C Handle being used
 * @param coeff The pointer to the coefficient being read in to
 * @param value The coefficient number
 * @return HAL Status
 */
HAL_StatusTypeDef MS5803_coeff(void *handle, uint16_t *coeff, uint8_t value) {
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b08a      	sub	sp, #40	; 0x28
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	60f8      	str	r0, [r7, #12]
 80019be:	60b9      	str	r1, [r7, #8]
 80019c0:	4613      	mov	r3, r2
 80019c2:	71fb      	strb	r3, [r7, #7]
	uint8_t buf[12];
	buf[0] = MS5803_PROM + (value << 1); //coefficient to read
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	3b60      	subs	r3, #96	; 0x60
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	763b      	strb	r3, [r7, #24]
	HAL_StatusTypeDef x = MS5803_write(handle, buf, 1); //tell MS5803 that we want it
 80019d0:	f107 0318 	add.w	r3, r7, #24
 80019d4:	2201      	movs	r2, #1
 80019d6:	4619      	mov	r1, r3
 80019d8:	68f8      	ldr	r0, [r7, #12]
 80019da:	f7ff ffbd 	bl	8001958 <MS5803_write>
 80019de:	4603      	mov	r3, r0
 80019e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	HAL_Delay(2); //delay until it is ready
 80019e4:	2002      	movs	r0, #2
 80019e6:	f000 fd0d 	bl	8002404 <HAL_Delay>
	uint8_t c[2];
	x = MS5803_read(handle, c, 2); //read the coefficient
 80019ea:	f107 0314 	add.w	r3, r7, #20
 80019ee:	2202      	movs	r2, #2
 80019f0:	4619      	mov	r1, r3
 80019f2:	68f8      	ldr	r0, [r7, #12]
 80019f4:	f7ff ff9b 	bl	800192e <MS5803_read>
 80019f8:	4603      	mov	r3, r0
 80019fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	*coeff = (c[0] << 8) + c[1]; //turn the two 8-bit values into one coherent value.
 80019fe:	7d3b      	ldrb	r3, [r7, #20]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	021b      	lsls	r3, r3, #8
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	7d7b      	ldrb	r3, [r7, #21]
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	4413      	add	r3, r2
 8001a0c:	b29a      	uxth	r2, r3
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	801a      	strh	r2, [r3, #0]
	return x;
 8001a12:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3728      	adds	r7, #40	; 0x28
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
	...

08001a20 <MS5803_ADC>:
 * @param handle The I2C Handle being used
 * @param type The measurement type, chosen from measurement enum
 * @param prec The precision to use, chosen from precision enum
 * @retval Raw 24-bit data from the ADC
 */
uint32_t MS5803_ADC(void *handle, measurement type, precision prec) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b088      	sub	sp, #32
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	460b      	mov	r3, r1
 8001a2a:	70fb      	strb	r3, [r7, #3]
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	70bb      	strb	r3, [r7, #2]
	uint32_t result;
	uint8_t buf[12];
	buf[0] = MS5803_ADC_CONV + type + prec; //tell the ADC to convert along with the precision and type
 8001a30:	78fa      	ldrb	r2, [r7, #3]
 8001a32:	78bb      	ldrb	r3, [r7, #2]
 8001a34:	4413      	add	r3, r2
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	3340      	adds	r3, #64	; 0x40
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	743b      	strb	r3, [r7, #16]
	MS5803_write(handle, buf, 1);
 8001a3e:	f107 0310 	add.w	r3, r7, #16
 8001a42:	2201      	movs	r2, #1
 8001a44:	4619      	mov	r1, r3
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f7ff ff86 	bl	8001958 <MS5803_write>
	HAL_Delay(1);
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	f000 fcd9 	bl	8002404 <HAL_Delay>
	switch(prec) {
 8001a52:	78bb      	ldrb	r3, [r7, #2]
 8001a54:	2b08      	cmp	r3, #8
 8001a56:	d824      	bhi.n	8001aa2 <MS5803_ADC+0x82>
 8001a58:	a201      	add	r2, pc, #4	; (adr r2, 8001a60 <MS5803_ADC+0x40>)
 8001a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a5e:	bf00      	nop
 8001a60:	08001a85 	.word	0x08001a85
 8001a64:	08001aa3 	.word	0x08001aa3
 8001a68:	08001a8b 	.word	0x08001a8b
 8001a6c:	08001aa3 	.word	0x08001aa3
 8001a70:	08001a91 	.word	0x08001a91
 8001a74:	08001aa3 	.word	0x08001aa3
 8001a78:	08001a97 	.word	0x08001a97
 8001a7c:	08001aa3 	.word	0x08001aa3
 8001a80:	08001a9d 	.word	0x08001a9d
		case ADC_256: HAL_Delay(1);
 8001a84:	2001      	movs	r0, #1
 8001a86:	f000 fcbd 	bl	8002404 <HAL_Delay>
		case ADC_512: HAL_Delay(3);
 8001a8a:	2003      	movs	r0, #3
 8001a8c:	f000 fcba 	bl	8002404 <HAL_Delay>
		case ADC_1024: HAL_Delay(4);
 8001a90:	2004      	movs	r0, #4
 8001a92:	f000 fcb7 	bl	8002404 <HAL_Delay>
		case ADC_2048: HAL_Delay(6);
 8001a96:	2006      	movs	r0, #6
 8001a98:	f000 fcb4 	bl	8002404 <HAL_Delay>
		case ADC_4096: HAL_Delay(10); //Delay longer if higher precision, as conversion takes longer.
 8001a9c:	200a      	movs	r0, #10
 8001a9e:	f000 fcb1 	bl	8002404 <HAL_Delay>
	}
	buf[0] = MS5803_ADC_READ; //Tell the MS5803 that we want to read the ADC
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	743b      	strb	r3, [r7, #16]
	MS5803_write(handle, buf, 1);
 8001aa6:	f107 0310 	add.w	r3, r7, #16
 8001aaa:	2201      	movs	r2, #1
 8001aac:	4619      	mov	r1, r3
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f7ff ff52 	bl	8001958 <MS5803_write>
	HAL_Delay(2);
 8001ab4:	2002      	movs	r0, #2
 8001ab6:	f000 fca5 	bl	8002404 <HAL_Delay>
	uint8_t c[3];
	MS5803_read(handle, c, 3); //Read out the ADC
 8001aba:	f107 030c 	add.w	r3, r7, #12
 8001abe:	2203      	movs	r2, #3
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7ff ff33 	bl	800192e <MS5803_read>
	result = (c[0] << 16) + (c[1] << 8) + c[2]; //Convert the three 8-bit values into one value.
 8001ac8:	7b3b      	ldrb	r3, [r7, #12]
 8001aca:	041a      	lsls	r2, r3, #16
 8001acc:	7b7b      	ldrb	r3, [r7, #13]
 8001ace:	021b      	lsls	r3, r3, #8
 8001ad0:	4413      	add	r3, r2
 8001ad2:	7bba      	ldrb	r2, [r7, #14]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	61fb      	str	r3, [r7, #28]
	return result;
 8001ad8:	69fb      	ldr	r3, [r7, #28]
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3720      	adds	r7, #32
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop

08001ae4 <MS5803_get_values>:
 * @param handle The I2C Handle being used
 * @param prec The precision to be used
 * @param temperature The pointer to the temperature variable being read in to.
 * @param pressure The pointer to the pressure variable being read in to.
 */
void MS5803_get_values(void *handle, precision prec, float *temperature, float *pressure) {
 8001ae4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ae8:	b095      	sub	sp, #84	; 0x54
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	60f8      	str	r0, [r7, #12]
 8001aee:	607a      	str	r2, [r7, #4]
 8001af0:	603b      	str	r3, [r7, #0]
 8001af2:	460b      	mov	r3, r1
 8001af4:	72fb      	strb	r3, [r7, #11]
	uint32_t temperature_raw = MS5803_ADC(handle, TEMPERATURE, prec);
 8001af6:	7afb      	ldrb	r3, [r7, #11]
 8001af8:	461a      	mov	r2, r3
 8001afa:	2110      	movs	r1, #16
 8001afc:	68f8      	ldr	r0, [r7, #12]
 8001afe:	f7ff ff8f 	bl	8001a20 <MS5803_ADC>
 8001b02:	64f8      	str	r0, [r7, #76]	; 0x4c
	uint32_t pressure_raw = MS5803_ADC(handle, PRESSURE, prec); //get temperature and pressure raw values
 8001b04:	7afb      	ldrb	r3, [r7, #11]
 8001b06:	461a      	mov	r2, r3
 8001b08:	2100      	movs	r1, #0
 8001b0a:	68f8      	ldr	r0, [r7, #12]
 8001b0c:	f7ff ff88 	bl	8001a20 <MS5803_ADC>
 8001b10:	64b8      	str	r0, [r7, #72]	; 0x48

	int32_t sub = MS5803_coefficient[4] * 256;
 8001b12:	4b62      	ldr	r3, [pc, #392]	; (8001c9c <MS5803_get_values+0x1b8>)
 8001b14:	891b      	ldrh	r3, [r3, #8]
 8001b16:	021b      	lsls	r3, r3, #8
 8001b18:	647b      	str	r3, [r7, #68]	; 0x44
	int32_t dT = temperature_raw - sub;
 8001b1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	643b      	str	r3, [r7, #64]	; 0x40
	int32_t temp = 2000 + (dT*MS5803_coefficient[5])/(8388608);
 8001b22:	4b5e      	ldr	r3, [pc, #376]	; (8001c9c <MS5803_get_values+0x1b8>)
 8001b24:	895b      	ldrh	r3, [r3, #10]
 8001b26:	461a      	mov	r2, r3
 8001b28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b2a:	fb03 f302 	mul.w	r3, r3, r2
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	da02      	bge.n	8001b38 <MS5803_get_values+0x54>
 8001b32:	4a5b      	ldr	r2, [pc, #364]	; (8001ca0 <MS5803_get_values+0x1bc>)
 8001b34:	441a      	add	r2, r3
 8001b36:	4613      	mov	r3, r2
 8001b38:	15db      	asrs	r3, r3, #23
 8001b3a:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
	*temperature = temp/100.f; //determine temperature according to datasheet
 8001b40:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001b42:	f7fe ff8b 	bl	8000a5c <__aeabi_i2f>
 8001b46:	4603      	mov	r3, r0
 8001b48:	4956      	ldr	r1, [pc, #344]	; (8001ca4 <MS5803_get_values+0x1c0>)
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff f88e 	bl	8000c6c <__aeabi_fdiv>
 8001b50:	4603      	mov	r3, r0
 8001b52:	461a      	mov	r2, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	601a      	str	r2, [r3, #0]

	int64_t add = ((int64_t)MS5803_coefficient[3])*((int64_t)(temperature_raw - sub))/128;
 8001b58:	4b50      	ldr	r3, [pc, #320]	; (8001c9c <MS5803_get_values+0x1b8>)
 8001b5a:	88db      	ldrh	r3, [r3, #6]
 8001b5c:	b298      	uxth	r0, r3
 8001b5e:	f04f 0100 	mov.w	r1, #0
 8001b62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	461a      	mov	r2, r3
 8001b6a:	f04f 0300 	mov.w	r3, #0
 8001b6e:	fb02 fc01 	mul.w	ip, r2, r1
 8001b72:	fb00 f603 	mul.w	r6, r0, r3
 8001b76:	4466      	add	r6, ip
 8001b78:	fba0 2302 	umull	r2, r3, r0, r2
 8001b7c:	18f1      	adds	r1, r6, r3
 8001b7e:	460b      	mov	r3, r1
 8001b80:	2a00      	cmp	r2, #0
 8001b82:	f173 0100 	sbcs.w	r1, r3, #0
 8001b86:	da02      	bge.n	8001b8e <MS5803_get_values+0xaa>
 8001b88:	327f      	adds	r2, #127	; 0x7f
 8001b8a:	f143 0300 	adc.w	r3, r3, #0
 8001b8e:	f04f 0000 	mov.w	r0, #0
 8001b92:	f04f 0100 	mov.w	r1, #0
 8001b96:	09d0      	lsrs	r0, r2, #7
 8001b98:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 8001b9c:	11d9      	asrs	r1, r3, #7
 8001b9e:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	int64_t OFF = ((int64_t)MS5803_coefficient[1])*65536+add;
 8001ba2:	4b3e      	ldr	r3, [pc, #248]	; (8001c9c <MS5803_get_values+0x1b8>)
 8001ba4:	885b      	ldrh	r3, [r3, #2]
 8001ba6:	b298      	uxth	r0, r3
 8001ba8:	f04f 0100 	mov.w	r1, #0
 8001bac:	f04f 0200 	mov.w	r2, #0
 8001bb0:	f04f 0300 	mov.w	r3, #0
 8001bb4:	040b      	lsls	r3, r1, #16
 8001bb6:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 8001bba:	0402      	lsls	r2, r0, #16
 8001bbc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001bc0:	1884      	adds	r4, r0, r2
 8001bc2:	eb41 0503 	adc.w	r5, r1, r3
 8001bc6:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
	int64_t SENS = MS5803_coefficient[0] * (32768) + (MS5803_coefficient[2]*dT)/(256);
 8001bca:	4b34      	ldr	r3, [pc, #208]	; (8001c9c <MS5803_get_values+0x1b8>)
 8001bcc:	881b      	ldrh	r3, [r3, #0]
 8001bce:	03da      	lsls	r2, r3, #15
 8001bd0:	4b32      	ldr	r3, [pc, #200]	; (8001c9c <MS5803_get_values+0x1b8>)
 8001bd2:	889b      	ldrh	r3, [r3, #4]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001bd8:	fb03 f301 	mul.w	r3, r3, r1
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	da00      	bge.n	8001be2 <MS5803_get_values+0xfe>
 8001be0:	33ff      	adds	r3, #255	; 0xff
 8001be2:	121b      	asrs	r3, r3, #8
 8001be4:	4413      	add	r3, r2
 8001be6:	461a      	mov	r2, r3
 8001be8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001bec:	e9c7 2308 	strd	r2, r3, [r7, #32]
	int64_t mult = pressure_raw*SENS/2097152;
 8001bf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	f04f 0300 	mov.w	r3, #0
 8001bf8:	6a39      	ldr	r1, [r7, #32]
 8001bfa:	fb03 f001 	mul.w	r0, r3, r1
 8001bfe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c00:	fb02 f101 	mul.w	r1, r2, r1
 8001c04:	4401      	add	r1, r0
 8001c06:	6a38      	ldr	r0, [r7, #32]
 8001c08:	fba0 2302 	umull	r2, r3, r0, r2
 8001c0c:	4419      	add	r1, r3
 8001c0e:	460b      	mov	r3, r1
 8001c10:	2a00      	cmp	r2, #0
 8001c12:	f173 0100 	sbcs.w	r1, r3, #0
 8001c16:	da05      	bge.n	8001c24 <MS5803_get_values+0x140>
 8001c18:	4823      	ldr	r0, [pc, #140]	; (8001ca8 <MS5803_get_values+0x1c4>)
 8001c1a:	f04f 0100 	mov.w	r1, #0
 8001c1e:	1812      	adds	r2, r2, r0
 8001c20:	eb41 0303 	adc.w	r3, r1, r3
 8001c24:	f04f 0000 	mov.w	r0, #0
 8001c28:	f04f 0100 	mov.w	r1, #0
 8001c2c:	0d50      	lsrs	r0, r2, #21
 8001c2e:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
 8001c32:	1559      	asrs	r1, r3, #21
 8001c34:	e9c7 0106 	strd	r0, r1, [r7, #24]
	int32_t pres = (mult-OFF)/32768;
 8001c38:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c3c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c40:	ebb0 0802 	subs.w	r8, r0, r2
 8001c44:	eb61 0903 	sbc.w	r9, r1, r3
 8001c48:	4642      	mov	r2, r8
 8001c4a:	464b      	mov	r3, r9
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	f173 0100 	sbcs.w	r1, r3, #0
 8001c52:	da06      	bge.n	8001c62 <MS5803_get_values+0x17e>
 8001c54:	f647 70ff 	movw	r0, #32767	; 0x7fff
 8001c58:	f04f 0100 	mov.w	r1, #0
 8001c5c:	1812      	adds	r2, r2, r0
 8001c5e:	eb41 0303 	adc.w	r3, r1, r3
 8001c62:	f04f 0000 	mov.w	r0, #0
 8001c66:	f04f 0100 	mov.w	r1, #0
 8001c6a:	0bd0      	lsrs	r0, r2, #15
 8001c6c:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8001c70:	13d9      	asrs	r1, r3, #15
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4613      	mov	r3, r2
 8001c78:	617b      	str	r3, [r7, #20]
	*pressure = pres/10.0f; //determine pressure according to datasheet
 8001c7a:	6978      	ldr	r0, [r7, #20]
 8001c7c:	f7fe feee 	bl	8000a5c <__aeabi_i2f>
 8001c80:	4603      	mov	r3, r0
 8001c82:	490a      	ldr	r1, [pc, #40]	; (8001cac <MS5803_get_values+0x1c8>)
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7fe fff1 	bl	8000c6c <__aeabi_fdiv>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	601a      	str	r2, [r3, #0]
}
 8001c92:	bf00      	nop
 8001c94:	3754      	adds	r7, #84	; 0x54
 8001c96:	46bd      	mov	sp, r7
 8001c98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c9c:	2000013c 	.word	0x2000013c
 8001ca0:	007fffff 	.word	0x007fffff
 8001ca4:	42c80000 	.word	0x42c80000
 8001ca8:	001fffff 	.word	0x001fffff
 8001cac:	41200000 	.word	0x41200000

08001cb0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cb6:	4b15      	ldr	r3, [pc, #84]	; (8001d0c <HAL_MspInit+0x5c>)
 8001cb8:	699b      	ldr	r3, [r3, #24]
 8001cba:	4a14      	ldr	r2, [pc, #80]	; (8001d0c <HAL_MspInit+0x5c>)
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	6193      	str	r3, [r2, #24]
 8001cc2:	4b12      	ldr	r3, [pc, #72]	; (8001d0c <HAL_MspInit+0x5c>)
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	60bb      	str	r3, [r7, #8]
 8001ccc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cce:	4b0f      	ldr	r3, [pc, #60]	; (8001d0c <HAL_MspInit+0x5c>)
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	4a0e      	ldr	r2, [pc, #56]	; (8001d0c <HAL_MspInit+0x5c>)
 8001cd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cd8:	61d3      	str	r3, [r2, #28]
 8001cda:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <HAL_MspInit+0x5c>)
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce2:	607b      	str	r3, [r7, #4]
 8001ce4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ce6:	4b0a      	ldr	r3, [pc, #40]	; (8001d10 <HAL_MspInit+0x60>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	60fb      	str	r3, [r7, #12]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	4a04      	ldr	r2, [pc, #16]	; (8001d10 <HAL_MspInit+0x60>)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d02:	bf00      	nop
 8001d04:	3714      	adds	r7, #20
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bc80      	pop	{r7}
 8001d0a:	4770      	bx	lr
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	40010000 	.word	0x40010000

08001d14 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08a      	sub	sp, #40	; 0x28
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1c:	f107 0318 	add.w	r3, r7, #24
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	605a      	str	r2, [r3, #4]
 8001d26:	609a      	str	r2, [r3, #8]
 8001d28:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a77      	ldr	r2, [pc, #476]	; (8001f0c <HAL_I2C_MspInit+0x1f8>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d170      	bne.n	8001e16 <HAL_I2C_MspInit+0x102>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d34:	4b76      	ldr	r3, [pc, #472]	; (8001f10 <HAL_I2C_MspInit+0x1fc>)
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	4a75      	ldr	r2, [pc, #468]	; (8001f10 <HAL_I2C_MspInit+0x1fc>)
 8001d3a:	f043 0308 	orr.w	r3, r3, #8
 8001d3e:	6193      	str	r3, [r2, #24]
 8001d40:	4b73      	ldr	r3, [pc, #460]	; (8001f10 <HAL_I2C_MspInit+0x1fc>)
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	f003 0308 	and.w	r3, r3, #8
 8001d48:	617b      	str	r3, [r7, #20]
 8001d4a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d4c:	23c0      	movs	r3, #192	; 0xc0
 8001d4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d50:	2312      	movs	r3, #18
 8001d52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d54:	2303      	movs	r3, #3
 8001d56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 0318 	add.w	r3, r7, #24
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	486d      	ldr	r0, [pc, #436]	; (8001f14 <HAL_I2C_MspInit+0x200>)
 8001d60:	f000 fde2 	bl	8002928 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d64:	4b6a      	ldr	r3, [pc, #424]	; (8001f10 <HAL_I2C_MspInit+0x1fc>)
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	4a69      	ldr	r2, [pc, #420]	; (8001f10 <HAL_I2C_MspInit+0x1fc>)
 8001d6a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d6e:	61d3      	str	r3, [r2, #28]
 8001d70:	4b67      	ldr	r3, [pc, #412]	; (8001f10 <HAL_I2C_MspInit+0x1fc>)
 8001d72:	69db      	ldr	r3, [r3, #28]
 8001d74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d78:	613b      	str	r3, [r7, #16]
 8001d7a:	693b      	ldr	r3, [r7, #16]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8001d7c:	4b66      	ldr	r3, [pc, #408]	; (8001f18 <HAL_I2C_MspInit+0x204>)
 8001d7e:	4a67      	ldr	r2, [pc, #412]	; (8001f1c <HAL_I2C_MspInit+0x208>)
 8001d80:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d82:	4b65      	ldr	r3, [pc, #404]	; (8001f18 <HAL_I2C_MspInit+0x204>)
 8001d84:	2210      	movs	r2, #16
 8001d86:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d88:	4b63      	ldr	r3, [pc, #396]	; (8001f18 <HAL_I2C_MspInit+0x204>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d8e:	4b62      	ldr	r3, [pc, #392]	; (8001f18 <HAL_I2C_MspInit+0x204>)
 8001d90:	2280      	movs	r2, #128	; 0x80
 8001d92:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d94:	4b60      	ldr	r3, [pc, #384]	; (8001f18 <HAL_I2C_MspInit+0x204>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d9a:	4b5f      	ldr	r3, [pc, #380]	; (8001f18 <HAL_I2C_MspInit+0x204>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001da0:	4b5d      	ldr	r3, [pc, #372]	; (8001f18 <HAL_I2C_MspInit+0x204>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001da6:	4b5c      	ldr	r3, [pc, #368]	; (8001f18 <HAL_I2C_MspInit+0x204>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001dac:	485a      	ldr	r0, [pc, #360]	; (8001f18 <HAL_I2C_MspInit+0x204>)
 8001dae:	f000 fc5b 	bl	8002668 <HAL_DMA_Init>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8001db8:	f7ff fdb4 	bl	8001924 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4a56      	ldr	r2, [pc, #344]	; (8001f18 <HAL_I2C_MspInit+0x204>)
 8001dc0:	635a      	str	r2, [r3, #52]	; 0x34
 8001dc2:	4a55      	ldr	r2, [pc, #340]	; (8001f18 <HAL_I2C_MspInit+0x204>)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8001dc8:	4b55      	ldr	r3, [pc, #340]	; (8001f20 <HAL_I2C_MspInit+0x20c>)
 8001dca:	4a56      	ldr	r2, [pc, #344]	; (8001f24 <HAL_I2C_MspInit+0x210>)
 8001dcc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dce:	4b54      	ldr	r3, [pc, #336]	; (8001f20 <HAL_I2C_MspInit+0x20c>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dd4:	4b52      	ldr	r3, [pc, #328]	; (8001f20 <HAL_I2C_MspInit+0x20c>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001dda:	4b51      	ldr	r3, [pc, #324]	; (8001f20 <HAL_I2C_MspInit+0x20c>)
 8001ddc:	2280      	movs	r2, #128	; 0x80
 8001dde:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001de0:	4b4f      	ldr	r3, [pc, #316]	; (8001f20 <HAL_I2C_MspInit+0x20c>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001de6:	4b4e      	ldr	r3, [pc, #312]	; (8001f20 <HAL_I2C_MspInit+0x20c>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001dec:	4b4c      	ldr	r3, [pc, #304]	; (8001f20 <HAL_I2C_MspInit+0x20c>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001df2:	4b4b      	ldr	r3, [pc, #300]	; (8001f20 <HAL_I2C_MspInit+0x20c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001df8:	4849      	ldr	r0, [pc, #292]	; (8001f20 <HAL_I2C_MspInit+0x20c>)
 8001dfa:	f000 fc35 	bl	8002668 <HAL_DMA_Init>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <HAL_I2C_MspInit+0xf4>
    {
      Error_Handler();
 8001e04:	f7ff fd8e 	bl	8001924 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4a45      	ldr	r2, [pc, #276]	; (8001f20 <HAL_I2C_MspInit+0x20c>)
 8001e0c:	639a      	str	r2, [r3, #56]	; 0x38
 8001e0e:	4a44      	ldr	r2, [pc, #272]	; (8001f20 <HAL_I2C_MspInit+0x20c>)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001e14:	e075      	b.n	8001f02 <HAL_I2C_MspInit+0x1ee>
  else if(hi2c->Instance==I2C2)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a43      	ldr	r2, [pc, #268]	; (8001f28 <HAL_I2C_MspInit+0x214>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d170      	bne.n	8001f02 <HAL_I2C_MspInit+0x1ee>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e20:	4b3b      	ldr	r3, [pc, #236]	; (8001f10 <HAL_I2C_MspInit+0x1fc>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	4a3a      	ldr	r2, [pc, #232]	; (8001f10 <HAL_I2C_MspInit+0x1fc>)
 8001e26:	f043 0308 	orr.w	r3, r3, #8
 8001e2a:	6193      	str	r3, [r2, #24]
 8001e2c:	4b38      	ldr	r3, [pc, #224]	; (8001f10 <HAL_I2C_MspInit+0x1fc>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	f003 0308 	and.w	r3, r3, #8
 8001e34:	60fb      	str	r3, [r7, #12]
 8001e36:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001e38:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e3e:	2312      	movs	r3, #18
 8001e40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e42:	2303      	movs	r3, #3
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e46:	f107 0318 	add.w	r3, r7, #24
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4831      	ldr	r0, [pc, #196]	; (8001f14 <HAL_I2C_MspInit+0x200>)
 8001e4e:	f000 fd6b 	bl	8002928 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e52:	4b2f      	ldr	r3, [pc, #188]	; (8001f10 <HAL_I2C_MspInit+0x1fc>)
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	4a2e      	ldr	r2, [pc, #184]	; (8001f10 <HAL_I2C_MspInit+0x1fc>)
 8001e58:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e5c:	61d3      	str	r3, [r2, #28]
 8001e5e:	4b2c      	ldr	r3, [pc, #176]	; (8001f10 <HAL_I2C_MspInit+0x1fc>)
 8001e60:	69db      	ldr	r3, [r3, #28]
 8001e62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e66:	60bb      	str	r3, [r7, #8]
 8001e68:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c2_rx.Instance = DMA1_Channel5;
 8001e6a:	4b30      	ldr	r3, [pc, #192]	; (8001f2c <HAL_I2C_MspInit+0x218>)
 8001e6c:	4a30      	ldr	r2, [pc, #192]	; (8001f30 <HAL_I2C_MspInit+0x21c>)
 8001e6e:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e70:	4b2e      	ldr	r3, [pc, #184]	; (8001f2c <HAL_I2C_MspInit+0x218>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e76:	4b2d      	ldr	r3, [pc, #180]	; (8001f2c <HAL_I2C_MspInit+0x218>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e7c:	4b2b      	ldr	r3, [pc, #172]	; (8001f2c <HAL_I2C_MspInit+0x218>)
 8001e7e:	2280      	movs	r2, #128	; 0x80
 8001e80:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e82:	4b2a      	ldr	r3, [pc, #168]	; (8001f2c <HAL_I2C_MspInit+0x218>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e88:	4b28      	ldr	r3, [pc, #160]	; (8001f2c <HAL_I2C_MspInit+0x218>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8001e8e:	4b27      	ldr	r3, [pc, #156]	; (8001f2c <HAL_I2C_MspInit+0x218>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e94:	4b25      	ldr	r3, [pc, #148]	; (8001f2c <HAL_I2C_MspInit+0x218>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8001e9a:	4824      	ldr	r0, [pc, #144]	; (8001f2c <HAL_I2C_MspInit+0x218>)
 8001e9c:	f000 fbe4 	bl	8002668 <HAL_DMA_Init>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <HAL_I2C_MspInit+0x196>
      Error_Handler();
 8001ea6:	f7ff fd3d 	bl	8001924 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a1f      	ldr	r2, [pc, #124]	; (8001f2c <HAL_I2C_MspInit+0x218>)
 8001eae:	639a      	str	r2, [r3, #56]	; 0x38
 8001eb0:	4a1e      	ldr	r2, [pc, #120]	; (8001f2c <HAL_I2C_MspInit+0x218>)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 8001eb6:	4b1f      	ldr	r3, [pc, #124]	; (8001f34 <HAL_I2C_MspInit+0x220>)
 8001eb8:	4a1f      	ldr	r2, [pc, #124]	; (8001f38 <HAL_I2C_MspInit+0x224>)
 8001eba:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ebc:	4b1d      	ldr	r3, [pc, #116]	; (8001f34 <HAL_I2C_MspInit+0x220>)
 8001ebe:	2210      	movs	r2, #16
 8001ec0:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ec2:	4b1c      	ldr	r3, [pc, #112]	; (8001f34 <HAL_I2C_MspInit+0x220>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ec8:	4b1a      	ldr	r3, [pc, #104]	; (8001f34 <HAL_I2C_MspInit+0x220>)
 8001eca:	2280      	movs	r2, #128	; 0x80
 8001ecc:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ece:	4b19      	ldr	r3, [pc, #100]	; (8001f34 <HAL_I2C_MspInit+0x220>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ed4:	4b17      	ldr	r3, [pc, #92]	; (8001f34 <HAL_I2C_MspInit+0x220>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8001eda:	4b16      	ldr	r3, [pc, #88]	; (8001f34 <HAL_I2C_MspInit+0x220>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ee0:	4b14      	ldr	r3, [pc, #80]	; (8001f34 <HAL_I2C_MspInit+0x220>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8001ee6:	4813      	ldr	r0, [pc, #76]	; (8001f34 <HAL_I2C_MspInit+0x220>)
 8001ee8:	f000 fbbe 	bl	8002668 <HAL_DMA_Init>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <HAL_I2C_MspInit+0x1e2>
      Error_Handler();
 8001ef2:	f7ff fd17 	bl	8001924 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a0e      	ldr	r2, [pc, #56]	; (8001f34 <HAL_I2C_MspInit+0x220>)
 8001efa:	635a      	str	r2, [r3, #52]	; 0x34
 8001efc:	4a0d      	ldr	r2, [pc, #52]	; (8001f34 <HAL_I2C_MspInit+0x220>)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001f02:	bf00      	nop
 8001f04:	3728      	adds	r7, #40	; 0x28
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40005400 	.word	0x40005400
 8001f10:	40021000 	.word	0x40021000
 8001f14:	40010c00 	.word	0x40010c00
 8001f18:	200000a4 	.word	0x200000a4
 8001f1c:	4002006c 	.word	0x4002006c
 8001f20:	200002b8 	.word	0x200002b8
 8001f24:	40020080 	.word	0x40020080
 8001f28:	40005800 	.word	0x40005800
 8001f2c:	200001e8 	.word	0x200001e8
 8001f30:	40020058 	.word	0x40020058
 8001f34:	2000022c 	.word	0x2000022c
 8001f38:	40020044 	.word	0x40020044

08001f3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f4c:	d10c      	bne.n	8001f68 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f4e:	4b11      	ldr	r3, [pc, #68]	; (8001f94 <HAL_TIM_Base_MspInit+0x58>)
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	4a10      	ldr	r2, [pc, #64]	; (8001f94 <HAL_TIM_Base_MspInit+0x58>)
 8001f54:	f043 0301 	orr.w	r3, r3, #1
 8001f58:	61d3      	str	r3, [r2, #28]
 8001f5a:	4b0e      	ldr	r3, [pc, #56]	; (8001f94 <HAL_TIM_Base_MspInit+0x58>)
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f66:	e010      	b.n	8001f8a <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a0a      	ldr	r2, [pc, #40]	; (8001f98 <HAL_TIM_Base_MspInit+0x5c>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d10b      	bne.n	8001f8a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f72:	4b08      	ldr	r3, [pc, #32]	; (8001f94 <HAL_TIM_Base_MspInit+0x58>)
 8001f74:	69db      	ldr	r3, [r3, #28]
 8001f76:	4a07      	ldr	r2, [pc, #28]	; (8001f94 <HAL_TIM_Base_MspInit+0x58>)
 8001f78:	f043 0302 	orr.w	r3, r3, #2
 8001f7c:	61d3      	str	r3, [r2, #28]
 8001f7e:	4b05      	ldr	r3, [pc, #20]	; (8001f94 <HAL_TIM_Base_MspInit+0x58>)
 8001f80:	69db      	ldr	r3, [r3, #28]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	60bb      	str	r3, [r7, #8]
 8001f88:	68bb      	ldr	r3, [r7, #8]
}
 8001f8a:	bf00      	nop
 8001f8c:	3714      	adds	r7, #20
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr
 8001f94:	40021000 	.word	0x40021000
 8001f98:	40000400 	.word	0x40000400

08001f9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b08a      	sub	sp, #40	; 0x28
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa4:	f107 0318 	add.w	r3, r7, #24
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	605a      	str	r2, [r3, #4]
 8001fae:	609a      	str	r2, [r3, #8]
 8001fb0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fba:	d118      	bne.n	8001fee <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fbc:	4b28      	ldr	r3, [pc, #160]	; (8002060 <HAL_TIM_MspPostInit+0xc4>)
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	4a27      	ldr	r2, [pc, #156]	; (8002060 <HAL_TIM_MspPostInit+0xc4>)
 8001fc2:	f043 0304 	orr.w	r3, r3, #4
 8001fc6:	6193      	str	r3, [r2, #24]
 8001fc8:	4b25      	ldr	r3, [pc, #148]	; (8002060 <HAL_TIM_MspPostInit+0xc4>)
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	617b      	str	r3, [r7, #20]
 8001fd2:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001fd4:	2306      	movs	r3, #6
 8001fd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd8:	2302      	movs	r3, #2
 8001fda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe0:	f107 0318 	add.w	r3, r7, #24
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	481f      	ldr	r0, [pc, #124]	; (8002064 <HAL_TIM_MspPostInit+0xc8>)
 8001fe8:	f000 fc9e 	bl	8002928 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001fec:	e034      	b.n	8002058 <HAL_TIM_MspPostInit+0xbc>
  else if(htim->Instance==TIM3)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a1d      	ldr	r2, [pc, #116]	; (8002068 <HAL_TIM_MspPostInit+0xcc>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d12f      	bne.n	8002058 <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff8:	4b19      	ldr	r3, [pc, #100]	; (8002060 <HAL_TIM_MspPostInit+0xc4>)
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	4a18      	ldr	r2, [pc, #96]	; (8002060 <HAL_TIM_MspPostInit+0xc4>)
 8001ffe:	f043 0304 	orr.w	r3, r3, #4
 8002002:	6193      	str	r3, [r2, #24]
 8002004:	4b16      	ldr	r3, [pc, #88]	; (8002060 <HAL_TIM_MspPostInit+0xc4>)
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	f003 0304 	and.w	r3, r3, #4
 800200c:	613b      	str	r3, [r7, #16]
 800200e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002010:	4b13      	ldr	r3, [pc, #76]	; (8002060 <HAL_TIM_MspPostInit+0xc4>)
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	4a12      	ldr	r2, [pc, #72]	; (8002060 <HAL_TIM_MspPostInit+0xc4>)
 8002016:	f043 0308 	orr.w	r3, r3, #8
 800201a:	6193      	str	r3, [r2, #24]
 800201c:	4b10      	ldr	r3, [pc, #64]	; (8002060 <HAL_TIM_MspPostInit+0xc4>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	f003 0308 	and.w	r3, r3, #8
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002028:	23c0      	movs	r3, #192	; 0xc0
 800202a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202c:	2302      	movs	r3, #2
 800202e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002030:	2302      	movs	r3, #2
 8002032:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002034:	f107 0318 	add.w	r3, r7, #24
 8002038:	4619      	mov	r1, r3
 800203a:	480a      	ldr	r0, [pc, #40]	; (8002064 <HAL_TIM_MspPostInit+0xc8>)
 800203c:	f000 fc74 	bl	8002928 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002040:	2303      	movs	r3, #3
 8002042:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002044:	2302      	movs	r3, #2
 8002046:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002048:	2302      	movs	r3, #2
 800204a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800204c:	f107 0318 	add.w	r3, r7, #24
 8002050:	4619      	mov	r1, r3
 8002052:	4806      	ldr	r0, [pc, #24]	; (800206c <HAL_TIM_MspPostInit+0xd0>)
 8002054:	f000 fc68 	bl	8002928 <HAL_GPIO_Init>
}
 8002058:	bf00      	nop
 800205a:	3728      	adds	r7, #40	; 0x28
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40021000 	.word	0x40021000
 8002064:	40010800 	.word	0x40010800
 8002068:	40000400 	.word	0x40000400
 800206c:	40010c00 	.word	0x40010c00

08002070 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b088      	sub	sp, #32
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002078:	f107 0310 	add.w	r3, r7, #16
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	609a      	str	r2, [r3, #8]
 8002084:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a1c      	ldr	r2, [pc, #112]	; (80020fc <HAL_UART_MspInit+0x8c>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d131      	bne.n	80020f4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002090:	4b1b      	ldr	r3, [pc, #108]	; (8002100 <HAL_UART_MspInit+0x90>)
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	4a1a      	ldr	r2, [pc, #104]	; (8002100 <HAL_UART_MspInit+0x90>)
 8002096:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800209a:	6193      	str	r3, [r2, #24]
 800209c:	4b18      	ldr	r3, [pc, #96]	; (8002100 <HAL_UART_MspInit+0x90>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a8:	4b15      	ldr	r3, [pc, #84]	; (8002100 <HAL_UART_MspInit+0x90>)
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	4a14      	ldr	r2, [pc, #80]	; (8002100 <HAL_UART_MspInit+0x90>)
 80020ae:	f043 0304 	orr.w	r3, r3, #4
 80020b2:	6193      	str	r3, [r2, #24]
 80020b4:	4b12      	ldr	r3, [pc, #72]	; (8002100 <HAL_UART_MspInit+0x90>)
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80020c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c6:	2302      	movs	r3, #2
 80020c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020ca:	2303      	movs	r3, #3
 80020cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ce:	f107 0310 	add.w	r3, r7, #16
 80020d2:	4619      	mov	r1, r3
 80020d4:	480b      	ldr	r0, [pc, #44]	; (8002104 <HAL_UART_MspInit+0x94>)
 80020d6:	f000 fc27 	bl	8002928 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e0:	2300      	movs	r3, #0
 80020e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e8:	f107 0310 	add.w	r3, r7, #16
 80020ec:	4619      	mov	r1, r3
 80020ee:	4805      	ldr	r0, [pc, #20]	; (8002104 <HAL_UART_MspInit+0x94>)
 80020f0:	f000 fc1a 	bl	8002928 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80020f4:	bf00      	nop
 80020f6:	3720      	adds	r7, #32
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40013800 	.word	0x40013800
 8002100:	40021000 	.word	0x40021000
 8002104:	40010800 	.word	0x40010800

08002108 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800210c:	e7fe      	b.n	800210c <NMI_Handler+0x4>

0800210e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002112:	e7fe      	b.n	8002112 <HardFault_Handler+0x4>

08002114 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002118:	e7fe      	b.n	8002118 <MemManage_Handler+0x4>

0800211a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800211e:	e7fe      	b.n	800211e <BusFault_Handler+0x4>

08002120 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002124:	e7fe      	b.n	8002124 <UsageFault_Handler+0x4>

08002126 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	46bd      	mov	sp, r7
 800212e:	bc80      	pop	{r7}
 8002130:	4770      	bx	lr

08002132 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002132:	b480      	push	{r7}
 8002134:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002136:	bf00      	nop
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr

0800213e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800213e:	b480      	push	{r7}
 8002140:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr

0800214a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800214e:	f000 f93d 	bl	80023cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
	...

08002158 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 800215c:	4802      	ldr	r0, [pc, #8]	; (8002168 <DMA1_Channel4_IRQHandler+0x10>)
 800215e:	f000 fadd 	bl	800271c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	2000022c 	.word	0x2000022c

0800216c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8002170:	4802      	ldr	r0, [pc, #8]	; (800217c <DMA1_Channel5_IRQHandler+0x10>)
 8002172:	f000 fad3 	bl	800271c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002176:	bf00      	nop
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	200001e8 	.word	0x200001e8

08002180 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002184:	4802      	ldr	r0, [pc, #8]	; (8002190 <DMA1_Channel6_IRQHandler+0x10>)
 8002186:	f000 fac9 	bl	800271c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	200000a4 	.word	0x200000a4

08002194 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002198:	4802      	ldr	r0, [pc, #8]	; (80021a4 <DMA1_Channel7_IRQHandler+0x10>)
 800219a:	f000 fabf 	bl	800271c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800219e:	bf00      	nop
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	200002b8 	.word	0x200002b8

080021a8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b4:	2300      	movs	r3, #0
 80021b6:	617b      	str	r3, [r7, #20]
 80021b8:	e00a      	b.n	80021d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80021ba:	f3af 8000 	nop.w
 80021be:	4601      	mov	r1, r0
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	1c5a      	adds	r2, r3, #1
 80021c4:	60ba      	str	r2, [r7, #8]
 80021c6:	b2ca      	uxtb	r2, r1
 80021c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	3301      	adds	r3, #1
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	697a      	ldr	r2, [r7, #20]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	dbf0      	blt.n	80021ba <_read+0x12>
	}

return len;
 80021d8:	687b      	ldr	r3, [r7, #4]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3718      	adds	r7, #24
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b086      	sub	sp, #24
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	60f8      	str	r0, [r7, #12]
 80021ea:	60b9      	str	r1, [r7, #8]
 80021ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ee:	2300      	movs	r3, #0
 80021f0:	617b      	str	r3, [r7, #20]
 80021f2:	e009      	b.n	8002208 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	1c5a      	adds	r2, r3, #1
 80021f8:	60ba      	str	r2, [r7, #8]
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	3301      	adds	r3, #1
 8002206:	617b      	str	r3, [r7, #20]
 8002208:	697a      	ldr	r2, [r7, #20]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	429a      	cmp	r2, r3
 800220e:	dbf1      	blt.n	80021f4 <_write+0x12>
	}
	return len;
 8002210:	687b      	ldr	r3, [r7, #4]
}
 8002212:	4618      	mov	r0, r3
 8002214:	3718      	adds	r7, #24
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <_close>:

int _close(int file)
{
 800221a:	b480      	push	{r7}
 800221c:	b083      	sub	sp, #12
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
	return -1;
 8002222:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002226:	4618      	mov	r0, r3
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	bc80      	pop	{r7}
 800222e:	4770      	bx	lr

08002230 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002240:	605a      	str	r2, [r3, #4]
	return 0;
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	bc80      	pop	{r7}
 800224c:	4770      	bx	lr

0800224e <_isatty>:

int _isatty(int file)
{
 800224e:	b480      	push	{r7}
 8002250:	b083      	sub	sp, #12
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
	return 1;
 8002256:	2301      	movs	r3, #1
}
 8002258:	4618      	mov	r0, r3
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	bc80      	pop	{r7}
 8002260:	4770      	bx	lr

08002262 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002262:	b480      	push	{r7}
 8002264:	b085      	sub	sp, #20
 8002266:	af00      	add	r7, sp, #0
 8002268:	60f8      	str	r0, [r7, #12]
 800226a:	60b9      	str	r1, [r7, #8]
 800226c:	607a      	str	r2, [r7, #4]
	return 0;
 800226e:	2300      	movs	r3, #0
}
 8002270:	4618      	mov	r0, r3
 8002272:	3714      	adds	r7, #20
 8002274:	46bd      	mov	sp, r7
 8002276:	bc80      	pop	{r7}
 8002278:	4770      	bx	lr
	...

0800227c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002284:	4a14      	ldr	r2, [pc, #80]	; (80022d8 <_sbrk+0x5c>)
 8002286:	4b15      	ldr	r3, [pc, #84]	; (80022dc <_sbrk+0x60>)
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002290:	4b13      	ldr	r3, [pc, #76]	; (80022e0 <_sbrk+0x64>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d102      	bne.n	800229e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002298:	4b11      	ldr	r3, [pc, #68]	; (80022e0 <_sbrk+0x64>)
 800229a:	4a12      	ldr	r2, [pc, #72]	; (80022e4 <_sbrk+0x68>)
 800229c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800229e:	4b10      	ldr	r3, [pc, #64]	; (80022e0 <_sbrk+0x64>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4413      	add	r3, r2
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d207      	bcs.n	80022bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022ac:	f002 ffce 	bl	800524c <__errno>
 80022b0:	4603      	mov	r3, r0
 80022b2:	220c      	movs	r2, #12
 80022b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022b6:	f04f 33ff 	mov.w	r3, #4294967295
 80022ba:	e009      	b.n	80022d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022bc:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <_sbrk+0x64>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022c2:	4b07      	ldr	r3, [pc, #28]	; (80022e0 <_sbrk+0x64>)
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4413      	add	r3, r2
 80022ca:	4a05      	ldr	r2, [pc, #20]	; (80022e0 <_sbrk+0x64>)
 80022cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022ce:	68fb      	ldr	r3, [r7, #12]
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	20005000 	.word	0x20005000
 80022dc:	00000400 	.word	0x00000400
 80022e0:	20000098 	.word	0x20000098
 80022e4:	20000358 	.word	0x20000358

080022e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022ec:	bf00      	nop
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr

080022f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022f4:	f7ff fff8 	bl	80022e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022f8:	480b      	ldr	r0, [pc, #44]	; (8002328 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80022fa:	490c      	ldr	r1, [pc, #48]	; (800232c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80022fc:	4a0c      	ldr	r2, [pc, #48]	; (8002330 <LoopFillZerobss+0x16>)
  movs r3, #0
 80022fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002300:	e002      	b.n	8002308 <LoopCopyDataInit>

08002302 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002302:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002304:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002306:	3304      	adds	r3, #4

08002308 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002308:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800230a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800230c:	d3f9      	bcc.n	8002302 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800230e:	4a09      	ldr	r2, [pc, #36]	; (8002334 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002310:	4c09      	ldr	r4, [pc, #36]	; (8002338 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002312:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002314:	e001      	b.n	800231a <LoopFillZerobss>

08002316 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002316:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002318:	3204      	adds	r2, #4

0800231a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800231a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800231c:	d3fb      	bcc.n	8002316 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800231e:	f002 ff9b 	bl	8005258 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002322:	f7ff f801 	bl	8001328 <main>
  bx lr
 8002326:	4770      	bx	lr
  ldr r0, =_sdata
 8002328:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800232c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002330:	080065c8 	.word	0x080065c8
  ldr r2, =_sbss
 8002334:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002338:	20000358 	.word	0x20000358

0800233c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800233c:	e7fe      	b.n	800233c <ADC1_2_IRQHandler>
	...

08002340 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002344:	4b08      	ldr	r3, [pc, #32]	; (8002368 <HAL_Init+0x28>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a07      	ldr	r2, [pc, #28]	; (8002368 <HAL_Init+0x28>)
 800234a:	f043 0310 	orr.w	r3, r3, #16
 800234e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002350:	2003      	movs	r0, #3
 8002352:	f000 f947 	bl	80025e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002356:	200f      	movs	r0, #15
 8002358:	f000 f808 	bl	800236c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800235c:	f7ff fca8 	bl	8001cb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40022000 	.word	0x40022000

0800236c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002374:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <HAL_InitTick+0x54>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <HAL_InitTick+0x58>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	4619      	mov	r1, r3
 800237e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002382:	fbb3 f3f1 	udiv	r3, r3, r1
 8002386:	fbb2 f3f3 	udiv	r3, r2, r3
 800238a:	4618      	mov	r0, r3
 800238c:	f000 f95f 	bl	800264e <HAL_SYSTICK_Config>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e00e      	b.n	80023b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2b0f      	cmp	r3, #15
 800239e:	d80a      	bhi.n	80023b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023a0:	2200      	movs	r2, #0
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	f04f 30ff 	mov.w	r0, #4294967295
 80023a8:	f000 f927 	bl	80025fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023ac:	4a06      	ldr	r2, [pc, #24]	; (80023c8 <HAL_InitTick+0x5c>)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
 80023b4:	e000      	b.n	80023b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	2000000c 	.word	0x2000000c
 80023c4:	20000014 	.word	0x20000014
 80023c8:	20000010 	.word	0x20000010

080023cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023d0:	4b05      	ldr	r3, [pc, #20]	; (80023e8 <HAL_IncTick+0x1c>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	461a      	mov	r2, r3
 80023d6:	4b05      	ldr	r3, [pc, #20]	; (80023ec <HAL_IncTick+0x20>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4413      	add	r3, r2
 80023dc:	4a03      	ldr	r2, [pc, #12]	; (80023ec <HAL_IncTick+0x20>)
 80023de:	6013      	str	r3, [r2, #0]
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bc80      	pop	{r7}
 80023e6:	4770      	bx	lr
 80023e8:	20000014 	.word	0x20000014
 80023ec:	20000344 	.word	0x20000344

080023f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  return uwTick;
 80023f4:	4b02      	ldr	r3, [pc, #8]	; (8002400 <HAL_GetTick+0x10>)
 80023f6:	681b      	ldr	r3, [r3, #0]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bc80      	pop	{r7}
 80023fe:	4770      	bx	lr
 8002400:	20000344 	.word	0x20000344

08002404 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800240c:	f7ff fff0 	bl	80023f0 <HAL_GetTick>
 8002410:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800241c:	d005      	beq.n	800242a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800241e:	4b0a      	ldr	r3, [pc, #40]	; (8002448 <HAL_Delay+0x44>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	461a      	mov	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	4413      	add	r3, r2
 8002428:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800242a:	bf00      	nop
 800242c:	f7ff ffe0 	bl	80023f0 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	68fa      	ldr	r2, [r7, #12]
 8002438:	429a      	cmp	r2, r3
 800243a:	d8f7      	bhi.n	800242c <HAL_Delay+0x28>
  {
  }
}
 800243c:	bf00      	nop
 800243e:	bf00      	nop
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	20000014 	.word	0x20000014

0800244c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800244c:	b480      	push	{r7}
 800244e:	b085      	sub	sp, #20
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800245c:	4b0c      	ldr	r3, [pc, #48]	; (8002490 <__NVIC_SetPriorityGrouping+0x44>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002468:	4013      	ands	r3, r2
 800246a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002474:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002478:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800247c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800247e:	4a04      	ldr	r2, [pc, #16]	; (8002490 <__NVIC_SetPriorityGrouping+0x44>)
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	60d3      	str	r3, [r2, #12]
}
 8002484:	bf00      	nop
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	bc80      	pop	{r7}
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	e000ed00 	.word	0xe000ed00

08002494 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002498:	4b04      	ldr	r3, [pc, #16]	; (80024ac <__NVIC_GetPriorityGrouping+0x18>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	0a1b      	lsrs	r3, r3, #8
 800249e:	f003 0307 	and.w	r3, r3, #7
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	db0b      	blt.n	80024da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024c2:	79fb      	ldrb	r3, [r7, #7]
 80024c4:	f003 021f 	and.w	r2, r3, #31
 80024c8:	4906      	ldr	r1, [pc, #24]	; (80024e4 <__NVIC_EnableIRQ+0x34>)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	095b      	lsrs	r3, r3, #5
 80024d0:	2001      	movs	r0, #1
 80024d2:	fa00 f202 	lsl.w	r2, r0, r2
 80024d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr
 80024e4:	e000e100 	.word	0xe000e100

080024e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	4603      	mov	r3, r0
 80024f0:	6039      	str	r1, [r7, #0]
 80024f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	db0a      	blt.n	8002512 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	b2da      	uxtb	r2, r3
 8002500:	490c      	ldr	r1, [pc, #48]	; (8002534 <__NVIC_SetPriority+0x4c>)
 8002502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002506:	0112      	lsls	r2, r2, #4
 8002508:	b2d2      	uxtb	r2, r2
 800250a:	440b      	add	r3, r1
 800250c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002510:	e00a      	b.n	8002528 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	b2da      	uxtb	r2, r3
 8002516:	4908      	ldr	r1, [pc, #32]	; (8002538 <__NVIC_SetPriority+0x50>)
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	f003 030f 	and.w	r3, r3, #15
 800251e:	3b04      	subs	r3, #4
 8002520:	0112      	lsls	r2, r2, #4
 8002522:	b2d2      	uxtb	r2, r2
 8002524:	440b      	add	r3, r1
 8002526:	761a      	strb	r2, [r3, #24]
}
 8002528:	bf00      	nop
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	bc80      	pop	{r7}
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	e000e100 	.word	0xe000e100
 8002538:	e000ed00 	.word	0xe000ed00

0800253c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800253c:	b480      	push	{r7}
 800253e:	b089      	sub	sp, #36	; 0x24
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f003 0307 	and.w	r3, r3, #7
 800254e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	f1c3 0307 	rsb	r3, r3, #7
 8002556:	2b04      	cmp	r3, #4
 8002558:	bf28      	it	cs
 800255a:	2304      	movcs	r3, #4
 800255c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	3304      	adds	r3, #4
 8002562:	2b06      	cmp	r3, #6
 8002564:	d902      	bls.n	800256c <NVIC_EncodePriority+0x30>
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	3b03      	subs	r3, #3
 800256a:	e000      	b.n	800256e <NVIC_EncodePriority+0x32>
 800256c:	2300      	movs	r3, #0
 800256e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002570:	f04f 32ff 	mov.w	r2, #4294967295
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43da      	mvns	r2, r3
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	401a      	ands	r2, r3
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002584:	f04f 31ff 	mov.w	r1, #4294967295
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	fa01 f303 	lsl.w	r3, r1, r3
 800258e:	43d9      	mvns	r1, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002594:	4313      	orrs	r3, r2
         );
}
 8002596:	4618      	mov	r0, r3
 8002598:	3724      	adds	r7, #36	; 0x24
 800259a:	46bd      	mov	sp, r7
 800259c:	bc80      	pop	{r7}
 800259e:	4770      	bx	lr

080025a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	3b01      	subs	r3, #1
 80025ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025b0:	d301      	bcc.n	80025b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025b2:	2301      	movs	r3, #1
 80025b4:	e00f      	b.n	80025d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025b6:	4a0a      	ldr	r2, [pc, #40]	; (80025e0 <SysTick_Config+0x40>)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025be:	210f      	movs	r1, #15
 80025c0:	f04f 30ff 	mov.w	r0, #4294967295
 80025c4:	f7ff ff90 	bl	80024e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025c8:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <SysTick_Config+0x40>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025ce:	4b04      	ldr	r3, [pc, #16]	; (80025e0 <SysTick_Config+0x40>)
 80025d0:	2207      	movs	r2, #7
 80025d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	e000e010 	.word	0xe000e010

080025e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f7ff ff2d 	bl	800244c <__NVIC_SetPriorityGrouping>
}
 80025f2:	bf00      	nop
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b086      	sub	sp, #24
 80025fe:	af00      	add	r7, sp, #0
 8002600:	4603      	mov	r3, r0
 8002602:	60b9      	str	r1, [r7, #8]
 8002604:	607a      	str	r2, [r7, #4]
 8002606:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800260c:	f7ff ff42 	bl	8002494 <__NVIC_GetPriorityGrouping>
 8002610:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	68b9      	ldr	r1, [r7, #8]
 8002616:	6978      	ldr	r0, [r7, #20]
 8002618:	f7ff ff90 	bl	800253c <NVIC_EncodePriority>
 800261c:	4602      	mov	r2, r0
 800261e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002622:	4611      	mov	r1, r2
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff ff5f 	bl	80024e8 <__NVIC_SetPriority>
}
 800262a:	bf00      	nop
 800262c:	3718      	adds	r7, #24
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	b082      	sub	sp, #8
 8002636:	af00      	add	r7, sp, #0
 8002638:	4603      	mov	r3, r0
 800263a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800263c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002640:	4618      	mov	r0, r3
 8002642:	f7ff ff35 	bl	80024b0 <__NVIC_EnableIRQ>
}
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b082      	sub	sp, #8
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f7ff ffa2 	bl	80025a0 <SysTick_Config>
 800265c:	4603      	mov	r3, r0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002670:	2300      	movs	r3, #0
 8002672:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d101      	bne.n	800267e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e043      	b.n	8002706 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	461a      	mov	r2, r3
 8002684:	4b22      	ldr	r3, [pc, #136]	; (8002710 <HAL_DMA_Init+0xa8>)
 8002686:	4413      	add	r3, r2
 8002688:	4a22      	ldr	r2, [pc, #136]	; (8002714 <HAL_DMA_Init+0xac>)
 800268a:	fba2 2303 	umull	r2, r3, r2, r3
 800268e:	091b      	lsrs	r3, r3, #4
 8002690:	009a      	lsls	r2, r3, #2
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4a1f      	ldr	r2, [pc, #124]	; (8002718 <HAL_DMA_Init+0xb0>)
 800269a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2202      	movs	r2, #2
 80026a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80026b2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80026b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80026c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	695b      	ldr	r3, [r3, #20]
 80026d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80026e0:	68fa      	ldr	r2, [r7, #12]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68fa      	ldr	r2, [r7, #12]
 80026ec:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3714      	adds	r7, #20
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr
 8002710:	bffdfff8 	.word	0xbffdfff8
 8002714:	cccccccd 	.word	0xcccccccd
 8002718:	40020000 	.word	0x40020000

0800271c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002738:	2204      	movs	r2, #4
 800273a:	409a      	lsls	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	4013      	ands	r3, r2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d04f      	beq.n	80027e4 <HAL_DMA_IRQHandler+0xc8>
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	f003 0304 	and.w	r3, r3, #4
 800274a:	2b00      	cmp	r3, #0
 800274c:	d04a      	beq.n	80027e4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0320 	and.w	r3, r3, #32
 8002758:	2b00      	cmp	r3, #0
 800275a:	d107      	bne.n	800276c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f022 0204 	bic.w	r2, r2, #4
 800276a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a66      	ldr	r2, [pc, #408]	; (800290c <HAL_DMA_IRQHandler+0x1f0>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d029      	beq.n	80027ca <HAL_DMA_IRQHandler+0xae>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a65      	ldr	r2, [pc, #404]	; (8002910 <HAL_DMA_IRQHandler+0x1f4>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d022      	beq.n	80027c6 <HAL_DMA_IRQHandler+0xaa>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a63      	ldr	r2, [pc, #396]	; (8002914 <HAL_DMA_IRQHandler+0x1f8>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d01a      	beq.n	80027c0 <HAL_DMA_IRQHandler+0xa4>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a62      	ldr	r2, [pc, #392]	; (8002918 <HAL_DMA_IRQHandler+0x1fc>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d012      	beq.n	80027ba <HAL_DMA_IRQHandler+0x9e>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a60      	ldr	r2, [pc, #384]	; (800291c <HAL_DMA_IRQHandler+0x200>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d00a      	beq.n	80027b4 <HAL_DMA_IRQHandler+0x98>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a5f      	ldr	r2, [pc, #380]	; (8002920 <HAL_DMA_IRQHandler+0x204>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d102      	bne.n	80027ae <HAL_DMA_IRQHandler+0x92>
 80027a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80027ac:	e00e      	b.n	80027cc <HAL_DMA_IRQHandler+0xb0>
 80027ae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80027b2:	e00b      	b.n	80027cc <HAL_DMA_IRQHandler+0xb0>
 80027b4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80027b8:	e008      	b.n	80027cc <HAL_DMA_IRQHandler+0xb0>
 80027ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027be:	e005      	b.n	80027cc <HAL_DMA_IRQHandler+0xb0>
 80027c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027c4:	e002      	b.n	80027cc <HAL_DMA_IRQHandler+0xb0>
 80027c6:	2340      	movs	r3, #64	; 0x40
 80027c8:	e000      	b.n	80027cc <HAL_DMA_IRQHandler+0xb0>
 80027ca:	2304      	movs	r3, #4
 80027cc:	4a55      	ldr	r2, [pc, #340]	; (8002924 <HAL_DMA_IRQHandler+0x208>)
 80027ce:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f000 8094 	beq.w	8002902 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80027e2:	e08e      	b.n	8002902 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e8:	2202      	movs	r2, #2
 80027ea:	409a      	lsls	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	4013      	ands	r3, r2
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d056      	beq.n	80028a2 <HAL_DMA_IRQHandler+0x186>
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d051      	beq.n	80028a2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0320 	and.w	r3, r3, #32
 8002808:	2b00      	cmp	r3, #0
 800280a:	d10b      	bne.n	8002824 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f022 020a 	bic.w	r2, r2, #10
 800281a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a38      	ldr	r2, [pc, #224]	; (800290c <HAL_DMA_IRQHandler+0x1f0>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d029      	beq.n	8002882 <HAL_DMA_IRQHandler+0x166>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a37      	ldr	r2, [pc, #220]	; (8002910 <HAL_DMA_IRQHandler+0x1f4>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d022      	beq.n	800287e <HAL_DMA_IRQHandler+0x162>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a35      	ldr	r2, [pc, #212]	; (8002914 <HAL_DMA_IRQHandler+0x1f8>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d01a      	beq.n	8002878 <HAL_DMA_IRQHandler+0x15c>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a34      	ldr	r2, [pc, #208]	; (8002918 <HAL_DMA_IRQHandler+0x1fc>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d012      	beq.n	8002872 <HAL_DMA_IRQHandler+0x156>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a32      	ldr	r2, [pc, #200]	; (800291c <HAL_DMA_IRQHandler+0x200>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d00a      	beq.n	800286c <HAL_DMA_IRQHandler+0x150>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a31      	ldr	r2, [pc, #196]	; (8002920 <HAL_DMA_IRQHandler+0x204>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d102      	bne.n	8002866 <HAL_DMA_IRQHandler+0x14a>
 8002860:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002864:	e00e      	b.n	8002884 <HAL_DMA_IRQHandler+0x168>
 8002866:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800286a:	e00b      	b.n	8002884 <HAL_DMA_IRQHandler+0x168>
 800286c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002870:	e008      	b.n	8002884 <HAL_DMA_IRQHandler+0x168>
 8002872:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002876:	e005      	b.n	8002884 <HAL_DMA_IRQHandler+0x168>
 8002878:	f44f 7300 	mov.w	r3, #512	; 0x200
 800287c:	e002      	b.n	8002884 <HAL_DMA_IRQHandler+0x168>
 800287e:	2320      	movs	r3, #32
 8002880:	e000      	b.n	8002884 <HAL_DMA_IRQHandler+0x168>
 8002882:	2302      	movs	r3, #2
 8002884:	4a27      	ldr	r2, [pc, #156]	; (8002924 <HAL_DMA_IRQHandler+0x208>)
 8002886:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002894:	2b00      	cmp	r3, #0
 8002896:	d034      	beq.n	8002902 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80028a0:	e02f      	b.n	8002902 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	2208      	movs	r2, #8
 80028a8:	409a      	lsls	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	4013      	ands	r3, r2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d028      	beq.n	8002904 <HAL_DMA_IRQHandler+0x1e8>
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	f003 0308 	and.w	r3, r3, #8
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d023      	beq.n	8002904 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 020e 	bic.w	r2, r2, #14
 80028ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d4:	2101      	movs	r1, #1
 80028d6:	fa01 f202 	lsl.w	r2, r1, r2
 80028da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2201      	movs	r2, #1
 80028e0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d004      	beq.n	8002904 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	4798      	blx	r3
    }
  }
  return;
 8002902:	bf00      	nop
 8002904:	bf00      	nop
}
 8002906:	3710      	adds	r7, #16
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	40020008 	.word	0x40020008
 8002910:	4002001c 	.word	0x4002001c
 8002914:	40020030 	.word	0x40020030
 8002918:	40020044 	.word	0x40020044
 800291c:	40020058 	.word	0x40020058
 8002920:	4002006c 	.word	0x4002006c
 8002924:	40020000 	.word	0x40020000

08002928 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002928:	b480      	push	{r7}
 800292a:	b08b      	sub	sp, #44	; 0x2c
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002932:	2300      	movs	r3, #0
 8002934:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002936:	2300      	movs	r3, #0
 8002938:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800293a:	e169      	b.n	8002c10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800293c:	2201      	movs	r2, #1
 800293e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	69fa      	ldr	r2, [r7, #28]
 800294c:	4013      	ands	r3, r2
 800294e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002950:	69ba      	ldr	r2, [r7, #24]
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	429a      	cmp	r2, r3
 8002956:	f040 8158 	bne.w	8002c0a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	4a9a      	ldr	r2, [pc, #616]	; (8002bc8 <HAL_GPIO_Init+0x2a0>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d05e      	beq.n	8002a22 <HAL_GPIO_Init+0xfa>
 8002964:	4a98      	ldr	r2, [pc, #608]	; (8002bc8 <HAL_GPIO_Init+0x2a0>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d875      	bhi.n	8002a56 <HAL_GPIO_Init+0x12e>
 800296a:	4a98      	ldr	r2, [pc, #608]	; (8002bcc <HAL_GPIO_Init+0x2a4>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d058      	beq.n	8002a22 <HAL_GPIO_Init+0xfa>
 8002970:	4a96      	ldr	r2, [pc, #600]	; (8002bcc <HAL_GPIO_Init+0x2a4>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d86f      	bhi.n	8002a56 <HAL_GPIO_Init+0x12e>
 8002976:	4a96      	ldr	r2, [pc, #600]	; (8002bd0 <HAL_GPIO_Init+0x2a8>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d052      	beq.n	8002a22 <HAL_GPIO_Init+0xfa>
 800297c:	4a94      	ldr	r2, [pc, #592]	; (8002bd0 <HAL_GPIO_Init+0x2a8>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d869      	bhi.n	8002a56 <HAL_GPIO_Init+0x12e>
 8002982:	4a94      	ldr	r2, [pc, #592]	; (8002bd4 <HAL_GPIO_Init+0x2ac>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d04c      	beq.n	8002a22 <HAL_GPIO_Init+0xfa>
 8002988:	4a92      	ldr	r2, [pc, #584]	; (8002bd4 <HAL_GPIO_Init+0x2ac>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d863      	bhi.n	8002a56 <HAL_GPIO_Init+0x12e>
 800298e:	4a92      	ldr	r2, [pc, #584]	; (8002bd8 <HAL_GPIO_Init+0x2b0>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d046      	beq.n	8002a22 <HAL_GPIO_Init+0xfa>
 8002994:	4a90      	ldr	r2, [pc, #576]	; (8002bd8 <HAL_GPIO_Init+0x2b0>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d85d      	bhi.n	8002a56 <HAL_GPIO_Init+0x12e>
 800299a:	2b12      	cmp	r3, #18
 800299c:	d82a      	bhi.n	80029f4 <HAL_GPIO_Init+0xcc>
 800299e:	2b12      	cmp	r3, #18
 80029a0:	d859      	bhi.n	8002a56 <HAL_GPIO_Init+0x12e>
 80029a2:	a201      	add	r2, pc, #4	; (adr r2, 80029a8 <HAL_GPIO_Init+0x80>)
 80029a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a8:	08002a23 	.word	0x08002a23
 80029ac:	080029fd 	.word	0x080029fd
 80029b0:	08002a0f 	.word	0x08002a0f
 80029b4:	08002a51 	.word	0x08002a51
 80029b8:	08002a57 	.word	0x08002a57
 80029bc:	08002a57 	.word	0x08002a57
 80029c0:	08002a57 	.word	0x08002a57
 80029c4:	08002a57 	.word	0x08002a57
 80029c8:	08002a57 	.word	0x08002a57
 80029cc:	08002a57 	.word	0x08002a57
 80029d0:	08002a57 	.word	0x08002a57
 80029d4:	08002a57 	.word	0x08002a57
 80029d8:	08002a57 	.word	0x08002a57
 80029dc:	08002a57 	.word	0x08002a57
 80029e0:	08002a57 	.word	0x08002a57
 80029e4:	08002a57 	.word	0x08002a57
 80029e8:	08002a57 	.word	0x08002a57
 80029ec:	08002a05 	.word	0x08002a05
 80029f0:	08002a19 	.word	0x08002a19
 80029f4:	4a79      	ldr	r2, [pc, #484]	; (8002bdc <HAL_GPIO_Init+0x2b4>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d013      	beq.n	8002a22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80029fa:	e02c      	b.n	8002a56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	623b      	str	r3, [r7, #32]
          break;
 8002a02:	e029      	b.n	8002a58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	3304      	adds	r3, #4
 8002a0a:	623b      	str	r3, [r7, #32]
          break;
 8002a0c:	e024      	b.n	8002a58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	3308      	adds	r3, #8
 8002a14:	623b      	str	r3, [r7, #32]
          break;
 8002a16:	e01f      	b.n	8002a58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	330c      	adds	r3, #12
 8002a1e:	623b      	str	r3, [r7, #32]
          break;
 8002a20:	e01a      	b.n	8002a58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d102      	bne.n	8002a30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a2a:	2304      	movs	r3, #4
 8002a2c:	623b      	str	r3, [r7, #32]
          break;
 8002a2e:	e013      	b.n	8002a58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d105      	bne.n	8002a44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a38:	2308      	movs	r3, #8
 8002a3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	69fa      	ldr	r2, [r7, #28]
 8002a40:	611a      	str	r2, [r3, #16]
          break;
 8002a42:	e009      	b.n	8002a58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a44:	2308      	movs	r3, #8
 8002a46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	69fa      	ldr	r2, [r7, #28]
 8002a4c:	615a      	str	r2, [r3, #20]
          break;
 8002a4e:	e003      	b.n	8002a58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a50:	2300      	movs	r3, #0
 8002a52:	623b      	str	r3, [r7, #32]
          break;
 8002a54:	e000      	b.n	8002a58 <HAL_GPIO_Init+0x130>
          break;
 8002a56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	2bff      	cmp	r3, #255	; 0xff
 8002a5c:	d801      	bhi.n	8002a62 <HAL_GPIO_Init+0x13a>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	e001      	b.n	8002a66 <HAL_GPIO_Init+0x13e>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	3304      	adds	r3, #4
 8002a66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	2bff      	cmp	r3, #255	; 0xff
 8002a6c:	d802      	bhi.n	8002a74 <HAL_GPIO_Init+0x14c>
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	e002      	b.n	8002a7a <HAL_GPIO_Init+0x152>
 8002a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a76:	3b08      	subs	r3, #8
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	210f      	movs	r1, #15
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	fa01 f303 	lsl.w	r3, r1, r3
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	401a      	ands	r2, r3
 8002a8c:	6a39      	ldr	r1, [r7, #32]
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	fa01 f303 	lsl.w	r3, r1, r3
 8002a94:	431a      	orrs	r2, r3
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	f000 80b1 	beq.w	8002c0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002aa8:	4b4d      	ldr	r3, [pc, #308]	; (8002be0 <HAL_GPIO_Init+0x2b8>)
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	4a4c      	ldr	r2, [pc, #304]	; (8002be0 <HAL_GPIO_Init+0x2b8>)
 8002aae:	f043 0301 	orr.w	r3, r3, #1
 8002ab2:	6193      	str	r3, [r2, #24]
 8002ab4:	4b4a      	ldr	r3, [pc, #296]	; (8002be0 <HAL_GPIO_Init+0x2b8>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	60bb      	str	r3, [r7, #8]
 8002abe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ac0:	4a48      	ldr	r2, [pc, #288]	; (8002be4 <HAL_GPIO_Init+0x2bc>)
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac4:	089b      	lsrs	r3, r3, #2
 8002ac6:	3302      	adds	r3, #2
 8002ac8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002acc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad0:	f003 0303 	and.w	r3, r3, #3
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	220f      	movs	r2, #15
 8002ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8002adc:	43db      	mvns	r3, r3
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4a40      	ldr	r2, [pc, #256]	; (8002be8 <HAL_GPIO_Init+0x2c0>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d013      	beq.n	8002b14 <HAL_GPIO_Init+0x1ec>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	4a3f      	ldr	r2, [pc, #252]	; (8002bec <HAL_GPIO_Init+0x2c4>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d00d      	beq.n	8002b10 <HAL_GPIO_Init+0x1e8>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a3e      	ldr	r2, [pc, #248]	; (8002bf0 <HAL_GPIO_Init+0x2c8>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d007      	beq.n	8002b0c <HAL_GPIO_Init+0x1e4>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4a3d      	ldr	r2, [pc, #244]	; (8002bf4 <HAL_GPIO_Init+0x2cc>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d101      	bne.n	8002b08 <HAL_GPIO_Init+0x1e0>
 8002b04:	2303      	movs	r3, #3
 8002b06:	e006      	b.n	8002b16 <HAL_GPIO_Init+0x1ee>
 8002b08:	2304      	movs	r3, #4
 8002b0a:	e004      	b.n	8002b16 <HAL_GPIO_Init+0x1ee>
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	e002      	b.n	8002b16 <HAL_GPIO_Init+0x1ee>
 8002b10:	2301      	movs	r3, #1
 8002b12:	e000      	b.n	8002b16 <HAL_GPIO_Init+0x1ee>
 8002b14:	2300      	movs	r3, #0
 8002b16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b18:	f002 0203 	and.w	r2, r2, #3
 8002b1c:	0092      	lsls	r2, r2, #2
 8002b1e:	4093      	lsls	r3, r2
 8002b20:	68fa      	ldr	r2, [r7, #12]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b26:	492f      	ldr	r1, [pc, #188]	; (8002be4 <HAL_GPIO_Init+0x2bc>)
 8002b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2a:	089b      	lsrs	r3, r3, #2
 8002b2c:	3302      	adds	r3, #2
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d006      	beq.n	8002b4e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b40:	4b2d      	ldr	r3, [pc, #180]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	492c      	ldr	r1, [pc, #176]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	608b      	str	r3, [r1, #8]
 8002b4c:	e006      	b.n	8002b5c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b4e:	4b2a      	ldr	r3, [pc, #168]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002b50:	689a      	ldr	r2, [r3, #8]
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	43db      	mvns	r3, r3
 8002b56:	4928      	ldr	r1, [pc, #160]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002b58:	4013      	ands	r3, r2
 8002b5a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d006      	beq.n	8002b76 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b68:	4b23      	ldr	r3, [pc, #140]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002b6a:	68da      	ldr	r2, [r3, #12]
 8002b6c:	4922      	ldr	r1, [pc, #136]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002b6e:	69bb      	ldr	r3, [r7, #24]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	60cb      	str	r3, [r1, #12]
 8002b74:	e006      	b.n	8002b84 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b76:	4b20      	ldr	r3, [pc, #128]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002b78:	68da      	ldr	r2, [r3, #12]
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	43db      	mvns	r3, r3
 8002b7e:	491e      	ldr	r1, [pc, #120]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002b80:	4013      	ands	r3, r2
 8002b82:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d006      	beq.n	8002b9e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b90:	4b19      	ldr	r3, [pc, #100]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	4918      	ldr	r1, [pc, #96]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	604b      	str	r3, [r1, #4]
 8002b9c:	e006      	b.n	8002bac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b9e:	4b16      	ldr	r3, [pc, #88]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002ba0:	685a      	ldr	r2, [r3, #4]
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	4914      	ldr	r1, [pc, #80]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d021      	beq.n	8002bfc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002bb8:	4b0f      	ldr	r3, [pc, #60]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	490e      	ldr	r1, [pc, #56]	; (8002bf8 <HAL_GPIO_Init+0x2d0>)
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	600b      	str	r3, [r1, #0]
 8002bc4:	e021      	b.n	8002c0a <HAL_GPIO_Init+0x2e2>
 8002bc6:	bf00      	nop
 8002bc8:	10320000 	.word	0x10320000
 8002bcc:	10310000 	.word	0x10310000
 8002bd0:	10220000 	.word	0x10220000
 8002bd4:	10210000 	.word	0x10210000
 8002bd8:	10120000 	.word	0x10120000
 8002bdc:	10110000 	.word	0x10110000
 8002be0:	40021000 	.word	0x40021000
 8002be4:	40010000 	.word	0x40010000
 8002be8:	40010800 	.word	0x40010800
 8002bec:	40010c00 	.word	0x40010c00
 8002bf0:	40011000 	.word	0x40011000
 8002bf4:	40011400 	.word	0x40011400
 8002bf8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002bfc:	4b0b      	ldr	r3, [pc, #44]	; (8002c2c <HAL_GPIO_Init+0x304>)
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	43db      	mvns	r3, r3
 8002c04:	4909      	ldr	r1, [pc, #36]	; (8002c2c <HAL_GPIO_Init+0x304>)
 8002c06:	4013      	ands	r3, r2
 8002c08:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c16:	fa22 f303 	lsr.w	r3, r2, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	f47f ae8e 	bne.w	800293c <HAL_GPIO_Init+0x14>
  }
}
 8002c20:	bf00      	nop
 8002c22:	bf00      	nop
 8002c24:	372c      	adds	r7, #44	; 0x2c
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr
 8002c2c:	40010400 	.word	0x40010400

08002c30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e12b      	b.n	8002e9a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d106      	bne.n	8002c5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f7ff f85c 	bl	8001d14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2224      	movs	r2, #36	; 0x24
 8002c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 0201 	bic.w	r2, r2, #1
 8002c72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c94:	f001 fbe0 	bl	8004458 <HAL_RCC_GetPCLK1Freq>
 8002c98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	4a81      	ldr	r2, [pc, #516]	; (8002ea4 <HAL_I2C_Init+0x274>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d807      	bhi.n	8002cb4 <HAL_I2C_Init+0x84>
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	4a80      	ldr	r2, [pc, #512]	; (8002ea8 <HAL_I2C_Init+0x278>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	bf94      	ite	ls
 8002cac:	2301      	movls	r3, #1
 8002cae:	2300      	movhi	r3, #0
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	e006      	b.n	8002cc2 <HAL_I2C_Init+0x92>
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	4a7d      	ldr	r2, [pc, #500]	; (8002eac <HAL_I2C_Init+0x27c>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	bf94      	ite	ls
 8002cbc:	2301      	movls	r3, #1
 8002cbe:	2300      	movhi	r3, #0
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e0e7      	b.n	8002e9a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	4a78      	ldr	r2, [pc, #480]	; (8002eb0 <HAL_I2C_Init+0x280>)
 8002cce:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd2:	0c9b      	lsrs	r3, r3, #18
 8002cd4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68ba      	ldr	r2, [r7, #8]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	4a6a      	ldr	r2, [pc, #424]	; (8002ea4 <HAL_I2C_Init+0x274>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d802      	bhi.n	8002d04 <HAL_I2C_Init+0xd4>
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	3301      	adds	r3, #1
 8002d02:	e009      	b.n	8002d18 <HAL_I2C_Init+0xe8>
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002d0a:	fb02 f303 	mul.w	r3, r2, r3
 8002d0e:	4a69      	ldr	r2, [pc, #420]	; (8002eb4 <HAL_I2C_Init+0x284>)
 8002d10:	fba2 2303 	umull	r2, r3, r2, r3
 8002d14:	099b      	lsrs	r3, r3, #6
 8002d16:	3301      	adds	r3, #1
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	6812      	ldr	r2, [r2, #0]
 8002d1c:	430b      	orrs	r3, r1
 8002d1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d2a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	495c      	ldr	r1, [pc, #368]	; (8002ea4 <HAL_I2C_Init+0x274>)
 8002d34:	428b      	cmp	r3, r1
 8002d36:	d819      	bhi.n	8002d6c <HAL_I2C_Init+0x13c>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	1e59      	subs	r1, r3, #1
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d46:	1c59      	adds	r1, r3, #1
 8002d48:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002d4c:	400b      	ands	r3, r1
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00a      	beq.n	8002d68 <HAL_I2C_Init+0x138>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	1e59      	subs	r1, r3, #1
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d60:	3301      	adds	r3, #1
 8002d62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d66:	e051      	b.n	8002e0c <HAL_I2C_Init+0x1dc>
 8002d68:	2304      	movs	r3, #4
 8002d6a:	e04f      	b.n	8002e0c <HAL_I2C_Init+0x1dc>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d111      	bne.n	8002d98 <HAL_I2C_Init+0x168>
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	1e58      	subs	r0, r3, #1
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6859      	ldr	r1, [r3, #4]
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	440b      	add	r3, r1
 8002d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d86:	3301      	adds	r3, #1
 8002d88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	bf0c      	ite	eq
 8002d90:	2301      	moveq	r3, #1
 8002d92:	2300      	movne	r3, #0
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	e012      	b.n	8002dbe <HAL_I2C_Init+0x18e>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	1e58      	subs	r0, r3, #1
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6859      	ldr	r1, [r3, #4]
 8002da0:	460b      	mov	r3, r1
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	440b      	add	r3, r1
 8002da6:	0099      	lsls	r1, r3, #2
 8002da8:	440b      	add	r3, r1
 8002daa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dae:	3301      	adds	r3, #1
 8002db0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	bf0c      	ite	eq
 8002db8:	2301      	moveq	r3, #1
 8002dba:	2300      	movne	r3, #0
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <HAL_I2C_Init+0x196>
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e022      	b.n	8002e0c <HAL_I2C_Init+0x1dc>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10e      	bne.n	8002dec <HAL_I2C_Init+0x1bc>
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	1e58      	subs	r0, r3, #1
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6859      	ldr	r1, [r3, #4]
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	005b      	lsls	r3, r3, #1
 8002dda:	440b      	add	r3, r1
 8002ddc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002de0:	3301      	adds	r3, #1
 8002de2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002de6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dea:	e00f      	b.n	8002e0c <HAL_I2C_Init+0x1dc>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	1e58      	subs	r0, r3, #1
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6859      	ldr	r1, [r3, #4]
 8002df4:	460b      	mov	r3, r1
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	0099      	lsls	r1, r3, #2
 8002dfc:	440b      	add	r3, r1
 8002dfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e02:	3301      	adds	r3, #1
 8002e04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e08:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e0c:	6879      	ldr	r1, [r7, #4]
 8002e0e:	6809      	ldr	r1, [r1, #0]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	69da      	ldr	r2, [r3, #28]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a1b      	ldr	r3, [r3, #32]
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002e3a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	6911      	ldr	r1, [r2, #16]
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	68d2      	ldr	r2, [r2, #12]
 8002e46:	4311      	orrs	r1, r2
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	6812      	ldr	r2, [r2, #0]
 8002e4c:	430b      	orrs	r3, r1
 8002e4e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	695a      	ldr	r2, [r3, #20]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	431a      	orrs	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f042 0201 	orr.w	r2, r2, #1
 8002e7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2220      	movs	r2, #32
 8002e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3710      	adds	r7, #16
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	000186a0 	.word	0x000186a0
 8002ea8:	001e847f 	.word	0x001e847f
 8002eac:	003d08ff 	.word	0x003d08ff
 8002eb0:	431bde83 	.word	0x431bde83
 8002eb4:	10624dd3 	.word	0x10624dd3

08002eb8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b088      	sub	sp, #32
 8002ebc:	af02      	add	r7, sp, #8
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	607a      	str	r2, [r7, #4]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	817b      	strh	r3, [r7, #10]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ecc:	f7ff fa90 	bl	80023f0 <HAL_GetTick>
 8002ed0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	2b20      	cmp	r3, #32
 8002edc:	f040 80e0 	bne.w	80030a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	9300      	str	r3, [sp, #0]
 8002ee4:	2319      	movs	r3, #25
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	4970      	ldr	r1, [pc, #448]	; (80030ac <HAL_I2C_Master_Transmit+0x1f4>)
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 fcb6 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	e0d3      	b.n	80030a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d101      	bne.n	8002f08 <HAL_I2C_Master_Transmit+0x50>
 8002f04:	2302      	movs	r3, #2
 8002f06:	e0cc      	b.n	80030a2 <HAL_I2C_Master_Transmit+0x1ea>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d007      	beq.n	8002f2e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f042 0201 	orr.w	r2, r2, #1
 8002f2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f3c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2221      	movs	r2, #33	; 0x21
 8002f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2210      	movs	r2, #16
 8002f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	893a      	ldrh	r2, [r7, #8]
 8002f5e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f64:	b29a      	uxth	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	4a50      	ldr	r2, [pc, #320]	; (80030b0 <HAL_I2C_Master_Transmit+0x1f8>)
 8002f6e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f70:	8979      	ldrh	r1, [r7, #10]
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	6a3a      	ldr	r2, [r7, #32]
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f000 fb20 	bl	80035bc <I2C_MasterRequestWrite>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e08d      	b.n	80030a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f86:	2300      	movs	r3, #0
 8002f88:	613b      	str	r3, [r7, #16]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	613b      	str	r3, [r7, #16]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	699b      	ldr	r3, [r3, #24]
 8002f98:	613b      	str	r3, [r7, #16]
 8002f9a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002f9c:	e066      	b.n	800306c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f9e:	697a      	ldr	r2, [r7, #20]
 8002fa0:	6a39      	ldr	r1, [r7, #32]
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	f000 fd74 	bl	8003a90 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00d      	beq.n	8002fca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb2:	2b04      	cmp	r3, #4
 8002fb4:	d107      	bne.n	8002fc6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fc4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e06b      	b.n	80030a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	781a      	ldrb	r2, [r3, #0]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fda:	1c5a      	adds	r2, r3, #1
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	695b      	ldr	r3, [r3, #20]
 8003000:	f003 0304 	and.w	r3, r3, #4
 8003004:	2b04      	cmp	r3, #4
 8003006:	d11b      	bne.n	8003040 <HAL_I2C_Master_Transmit+0x188>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800300c:	2b00      	cmp	r3, #0
 800300e:	d017      	beq.n	8003040 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003014:	781a      	ldrb	r2, [r3, #0]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003020:	1c5a      	adds	r2, r3, #1
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800302a:	b29b      	uxth	r3, r3
 800302c:	3b01      	subs	r3, #1
 800302e:	b29a      	uxth	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003038:	3b01      	subs	r3, #1
 800303a:	b29a      	uxth	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	6a39      	ldr	r1, [r7, #32]
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 fd6b 	bl	8003b20 <I2C_WaitOnBTFFlagUntilTimeout>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00d      	beq.n	800306c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003054:	2b04      	cmp	r3, #4
 8003056:	d107      	bne.n	8003068 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003066:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e01a      	b.n	80030a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003070:	2b00      	cmp	r3, #0
 8003072:	d194      	bne.n	8002f9e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003082:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2220      	movs	r2, #32
 8003088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800309c:	2300      	movs	r3, #0
 800309e:	e000      	b.n	80030a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80030a0:	2302      	movs	r3, #2
  }
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3718      	adds	r7, #24
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	00100002 	.word	0x00100002
 80030b0:	ffff0000 	.word	0xffff0000

080030b4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b08c      	sub	sp, #48	; 0x30
 80030b8:	af02      	add	r7, sp, #8
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	607a      	str	r2, [r7, #4]
 80030be:	461a      	mov	r2, r3
 80030c0:	460b      	mov	r3, r1
 80030c2:	817b      	strh	r3, [r7, #10]
 80030c4:	4613      	mov	r3, r2
 80030c6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80030c8:	2300      	movs	r3, #0
 80030ca:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030cc:	f7ff f990 	bl	80023f0 <HAL_GetTick>
 80030d0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b20      	cmp	r3, #32
 80030dc:	f040 824b 	bne.w	8003576 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e2:	9300      	str	r3, [sp, #0]
 80030e4:	2319      	movs	r3, #25
 80030e6:	2201      	movs	r2, #1
 80030e8:	497f      	ldr	r1, [pc, #508]	; (80032e8 <HAL_I2C_Master_Receive+0x234>)
 80030ea:	68f8      	ldr	r0, [r7, #12]
 80030ec:	f000 fbb6 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80030f6:	2302      	movs	r3, #2
 80030f8:	e23e      	b.n	8003578 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003100:	2b01      	cmp	r3, #1
 8003102:	d101      	bne.n	8003108 <HAL_I2C_Master_Receive+0x54>
 8003104:	2302      	movs	r3, #2
 8003106:	e237      	b.n	8003578 <HAL_I2C_Master_Receive+0x4c4>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b01      	cmp	r3, #1
 800311c:	d007      	beq.n	800312e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f042 0201 	orr.w	r2, r2, #1
 800312c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800313c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2222      	movs	r2, #34	; 0x22
 8003142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2210      	movs	r2, #16
 800314a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	893a      	ldrh	r2, [r7, #8]
 800315e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003164:	b29a      	uxth	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	4a5f      	ldr	r2, [pc, #380]	; (80032ec <HAL_I2C_Master_Receive+0x238>)
 800316e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003170:	8979      	ldrh	r1, [r7, #10]
 8003172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003174:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 faa2 	bl	80036c0 <I2C_MasterRequestRead>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e1f8      	b.n	8003578 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800318a:	2b00      	cmp	r3, #0
 800318c:	d113      	bne.n	80031b6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800318e:	2300      	movs	r3, #0
 8003190:	61fb      	str	r3, [r7, #28]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	695b      	ldr	r3, [r3, #20]
 8003198:	61fb      	str	r3, [r7, #28]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	61fb      	str	r3, [r7, #28]
 80031a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	e1cc      	b.n	8003550 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d11e      	bne.n	80031fc <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80031ce:	b672      	cpsid	i
}
 80031d0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031d2:	2300      	movs	r3, #0
 80031d4:	61bb      	str	r3, [r7, #24]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	61bb      	str	r3, [r7, #24]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	61bb      	str	r3, [r7, #24]
 80031e6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80031f8:	b662      	cpsie	i
}
 80031fa:	e035      	b.n	8003268 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003200:	2b02      	cmp	r3, #2
 8003202:	d11e      	bne.n	8003242 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003212:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003214:	b672      	cpsid	i
}
 8003216:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	617b      	str	r3, [r7, #20]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	617b      	str	r3, [r7, #20]
 800322c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800323c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800323e:	b662      	cpsie	i
}
 8003240:	e012      	b.n	8003268 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003250:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003252:	2300      	movs	r3, #0
 8003254:	613b      	str	r3, [r7, #16]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	613b      	str	r3, [r7, #16]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	613b      	str	r3, [r7, #16]
 8003266:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003268:	e172      	b.n	8003550 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800326e:	2b03      	cmp	r3, #3
 8003270:	f200 811f 	bhi.w	80034b2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003278:	2b01      	cmp	r3, #1
 800327a:	d123      	bne.n	80032c4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800327c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800327e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f000 fc95 	bl	8003bb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e173      	b.n	8003578 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	691a      	ldr	r2, [r3, #16]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329a:	b2d2      	uxtb	r2, r2
 800329c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a2:	1c5a      	adds	r2, r3, #1
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ac:	3b01      	subs	r3, #1
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	3b01      	subs	r3, #1
 80032bc:	b29a      	uxth	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80032c2:	e145      	b.n	8003550 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d152      	bne.n	8003372 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ce:	9300      	str	r3, [sp, #0]
 80032d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d2:	2200      	movs	r2, #0
 80032d4:	4906      	ldr	r1, [pc, #24]	; (80032f0 <HAL_I2C_Master_Receive+0x23c>)
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 fac0 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d008      	beq.n	80032f4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e148      	b.n	8003578 <HAL_I2C_Master_Receive+0x4c4>
 80032e6:	bf00      	nop
 80032e8:	00100002 	.word	0x00100002
 80032ec:	ffff0000 	.word	0xffff0000
 80032f0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80032f4:	b672      	cpsid	i
}
 80032f6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003306:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	691a      	ldr	r2, [r3, #16]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003312:	b2d2      	uxtb	r2, r2
 8003314:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331a:	1c5a      	adds	r2, r3, #1
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003324:	3b01      	subs	r3, #1
 8003326:	b29a      	uxth	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003330:	b29b      	uxth	r3, r3
 8003332:	3b01      	subs	r3, #1
 8003334:	b29a      	uxth	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800333a:	b662      	cpsie	i
}
 800333c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	691a      	ldr	r2, [r3, #16]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003348:	b2d2      	uxtb	r2, r2
 800334a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003350:	1c5a      	adds	r2, r3, #1
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800335a:	3b01      	subs	r3, #1
 800335c:	b29a      	uxth	r2, r3
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003366:	b29b      	uxth	r3, r3
 8003368:	3b01      	subs	r3, #1
 800336a:	b29a      	uxth	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003370:	e0ee      	b.n	8003550 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003374:	9300      	str	r3, [sp, #0]
 8003376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003378:	2200      	movs	r2, #0
 800337a:	4981      	ldr	r1, [pc, #516]	; (8003580 <HAL_I2C_Master_Receive+0x4cc>)
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 fa6d 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e0f5      	b.n	8003578 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800339a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800339c:	b672      	cpsid	i
}
 800339e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	691a      	ldr	r2, [r3, #16]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033aa:	b2d2      	uxtb	r2, r2
 80033ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b2:	1c5a      	adds	r2, r3, #1
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033bc:	3b01      	subs	r3, #1
 80033be:	b29a      	uxth	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	3b01      	subs	r3, #1
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80033d2:	4b6c      	ldr	r3, [pc, #432]	; (8003584 <HAL_I2C_Master_Receive+0x4d0>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	08db      	lsrs	r3, r3, #3
 80033d8:	4a6b      	ldr	r2, [pc, #428]	; (8003588 <HAL_I2C_Master_Receive+0x4d4>)
 80033da:	fba2 2303 	umull	r2, r3, r2, r3
 80033de:	0a1a      	lsrs	r2, r3, #8
 80033e0:	4613      	mov	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4413      	add	r3, r2
 80033e6:	00da      	lsls	r2, r3, #3
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80033ec:	6a3b      	ldr	r3, [r7, #32]
 80033ee:	3b01      	subs	r3, #1
 80033f0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80033f2:	6a3b      	ldr	r3, [r7, #32]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d118      	bne.n	800342a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2220      	movs	r2, #32
 8003402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003412:	f043 0220 	orr.w	r2, r3, #32
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800341a:	b662      	cpsie	i
}
 800341c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e0a6      	b.n	8003578 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	695b      	ldr	r3, [r3, #20]
 8003430:	f003 0304 	and.w	r3, r3, #4
 8003434:	2b04      	cmp	r3, #4
 8003436:	d1d9      	bne.n	80033ec <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003446:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	691a      	ldr	r2, [r3, #16]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003452:	b2d2      	uxtb	r2, r2
 8003454:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345a:	1c5a      	adds	r2, r3, #1
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003464:	3b01      	subs	r3, #1
 8003466:	b29a      	uxth	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003470:	b29b      	uxth	r3, r3
 8003472:	3b01      	subs	r3, #1
 8003474:	b29a      	uxth	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800347a:	b662      	cpsie	i
}
 800347c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	691a      	ldr	r2, [r3, #16]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003488:	b2d2      	uxtb	r2, r2
 800348a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003490:	1c5a      	adds	r2, r3, #1
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800349a:	3b01      	subs	r3, #1
 800349c:	b29a      	uxth	r2, r3
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	3b01      	subs	r3, #1
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034b0:	e04e      	b.n	8003550 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80034b6:	68f8      	ldr	r0, [r7, #12]
 80034b8:	f000 fb7a 	bl	8003bb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e058      	b.n	8003578 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	691a      	ldr	r2, [r3, #16]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d0:	b2d2      	uxtb	r2, r2
 80034d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d8:	1c5a      	adds	r2, r3, #1
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034e2:	3b01      	subs	r3, #1
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	3b01      	subs	r3, #1
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	f003 0304 	and.w	r3, r3, #4
 8003502:	2b04      	cmp	r3, #4
 8003504:	d124      	bne.n	8003550 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800350a:	2b03      	cmp	r3, #3
 800350c:	d107      	bne.n	800351e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800351c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	691a      	ldr	r2, [r3, #16]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003528:	b2d2      	uxtb	r2, r2
 800352a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003530:	1c5a      	adds	r2, r3, #1
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800353a:	3b01      	subs	r3, #1
 800353c:	b29a      	uxth	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003546:	b29b      	uxth	r3, r3
 8003548:	3b01      	subs	r3, #1
 800354a:	b29a      	uxth	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003554:	2b00      	cmp	r3, #0
 8003556:	f47f ae88 	bne.w	800326a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2220      	movs	r2, #32
 800355e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003572:	2300      	movs	r3, #0
 8003574:	e000      	b.n	8003578 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003576:	2302      	movs	r3, #2
  }
}
 8003578:	4618      	mov	r0, r3
 800357a:	3728      	adds	r7, #40	; 0x28
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	00010004 	.word	0x00010004
 8003584:	2000000c 	.word	0x2000000c
 8003588:	14f8b589 	.word	0x14f8b589

0800358c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800359a:	b2db      	uxtb	r3, r3
}
 800359c:	4618      	mov	r0, r3
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bc80      	pop	{r7}
 80035a4:	4770      	bx	lr

080035a6 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b083      	sub	sp, #12
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bc80      	pop	{r7}
 80035ba:	4770      	bx	lr

080035bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b088      	sub	sp, #32
 80035c0:	af02      	add	r7, sp, #8
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	607a      	str	r2, [r7, #4]
 80035c6:	603b      	str	r3, [r7, #0]
 80035c8:	460b      	mov	r3, r1
 80035ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	2b08      	cmp	r3, #8
 80035d6:	d006      	beq.n	80035e6 <I2C_MasterRequestWrite+0x2a>
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d003      	beq.n	80035e6 <I2C_MasterRequestWrite+0x2a>
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80035e4:	d108      	bne.n	80035f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	e00b      	b.n	8003610 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fc:	2b12      	cmp	r3, #18
 80035fe:	d107      	bne.n	8003610 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800360e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f000 f91d 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d00d      	beq.n	8003644 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003632:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003636:	d103      	bne.n	8003640 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800363e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e035      	b.n	80036b0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	691b      	ldr	r3, [r3, #16]
 8003648:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800364c:	d108      	bne.n	8003660 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800364e:	897b      	ldrh	r3, [r7, #10]
 8003650:	b2db      	uxtb	r3, r3
 8003652:	461a      	mov	r2, r3
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800365c:	611a      	str	r2, [r3, #16]
 800365e:	e01b      	b.n	8003698 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003660:	897b      	ldrh	r3, [r7, #10]
 8003662:	11db      	asrs	r3, r3, #7
 8003664:	b2db      	uxtb	r3, r3
 8003666:	f003 0306 	and.w	r3, r3, #6
 800366a:	b2db      	uxtb	r3, r3
 800366c:	f063 030f 	orn	r3, r3, #15
 8003670:	b2da      	uxtb	r2, r3
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	490e      	ldr	r1, [pc, #56]	; (80036b8 <I2C_MasterRequestWrite+0xfc>)
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f000 f966 	bl	8003950 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e010      	b.n	80036b0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800368e:	897b      	ldrh	r3, [r7, #10]
 8003690:	b2da      	uxtb	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	4907      	ldr	r1, [pc, #28]	; (80036bc <I2C_MasterRequestWrite+0x100>)
 800369e:	68f8      	ldr	r0, [r7, #12]
 80036a0:	f000 f956 	bl	8003950 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e000      	b.n	80036b0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3718      	adds	r7, #24
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	00010008 	.word	0x00010008
 80036bc:	00010002 	.word	0x00010002

080036c0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b088      	sub	sp, #32
 80036c4:	af02      	add	r7, sp, #8
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	607a      	str	r2, [r7, #4]
 80036ca:	603b      	str	r3, [r7, #0]
 80036cc:	460b      	mov	r3, r1
 80036ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80036e4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	2b08      	cmp	r3, #8
 80036ea:	d006      	beq.n	80036fa <I2C_MasterRequestRead+0x3a>
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d003      	beq.n	80036fa <I2C_MasterRequestRead+0x3a>
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80036f8:	d108      	bne.n	800370c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003708:	601a      	str	r2, [r3, #0]
 800370a:	e00b      	b.n	8003724 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003710:	2b11      	cmp	r3, #17
 8003712:	d107      	bne.n	8003724 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003722:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	9300      	str	r3, [sp, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 f893 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00d      	beq.n	8003758 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003746:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800374a:	d103      	bne.n	8003754 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003752:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e079      	b.n	800384c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003760:	d108      	bne.n	8003774 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003762:	897b      	ldrh	r3, [r7, #10]
 8003764:	b2db      	uxtb	r3, r3
 8003766:	f043 0301 	orr.w	r3, r3, #1
 800376a:	b2da      	uxtb	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	611a      	str	r2, [r3, #16]
 8003772:	e05f      	b.n	8003834 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003774:	897b      	ldrh	r3, [r7, #10]
 8003776:	11db      	asrs	r3, r3, #7
 8003778:	b2db      	uxtb	r3, r3
 800377a:	f003 0306 	and.w	r3, r3, #6
 800377e:	b2db      	uxtb	r3, r3
 8003780:	f063 030f 	orn	r3, r3, #15
 8003784:	b2da      	uxtb	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	4930      	ldr	r1, [pc, #192]	; (8003854 <I2C_MasterRequestRead+0x194>)
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 f8dc 	bl	8003950 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e054      	b.n	800384c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80037a2:	897b      	ldrh	r3, [r7, #10]
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	4929      	ldr	r1, [pc, #164]	; (8003858 <I2C_MasterRequestRead+0x198>)
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f000 f8cc 	bl	8003950 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e044      	b.n	800384c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037c2:	2300      	movs	r3, #0
 80037c4:	613b      	str	r3, [r7, #16]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	695b      	ldr	r3, [r3, #20]
 80037cc:	613b      	str	r3, [r7, #16]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	613b      	str	r3, [r7, #16]
 80037d6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037e6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	9300      	str	r3, [sp, #0]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037f4:	68f8      	ldr	r0, [r7, #12]
 80037f6:	f000 f831 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d00d      	beq.n	800381c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800380a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800380e:	d103      	bne.n	8003818 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003816:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	e017      	b.n	800384c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800381c:	897b      	ldrh	r3, [r7, #10]
 800381e:	11db      	asrs	r3, r3, #7
 8003820:	b2db      	uxtb	r3, r3
 8003822:	f003 0306 	and.w	r3, r3, #6
 8003826:	b2db      	uxtb	r3, r3
 8003828:	f063 030e 	orn	r3, r3, #14
 800382c:	b2da      	uxtb	r2, r3
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	4907      	ldr	r1, [pc, #28]	; (8003858 <I2C_MasterRequestRead+0x198>)
 800383a:	68f8      	ldr	r0, [r7, #12]
 800383c:	f000 f888 	bl	8003950 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e000      	b.n	800384c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800384a:	2300      	movs	r3, #0
}
 800384c:	4618      	mov	r0, r3
 800384e:	3718      	adds	r7, #24
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	00010008 	.word	0x00010008
 8003858:	00010002 	.word	0x00010002

0800385c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	603b      	str	r3, [r7, #0]
 8003868:	4613      	mov	r3, r2
 800386a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800386c:	e048      	b.n	8003900 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003874:	d044      	beq.n	8003900 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003876:	f7fe fdbb 	bl	80023f0 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	683a      	ldr	r2, [r7, #0]
 8003882:	429a      	cmp	r2, r3
 8003884:	d302      	bcc.n	800388c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d139      	bne.n	8003900 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	0c1b      	lsrs	r3, r3, #16
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b01      	cmp	r3, #1
 8003894:	d10d      	bne.n	80038b2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	43da      	mvns	r2, r3
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	4013      	ands	r3, r2
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	bf0c      	ite	eq
 80038a8:	2301      	moveq	r3, #1
 80038aa:	2300      	movne	r3, #0
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	461a      	mov	r2, r3
 80038b0:	e00c      	b.n	80038cc <I2C_WaitOnFlagUntilTimeout+0x70>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	43da      	mvns	r2, r3
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	4013      	ands	r3, r2
 80038be:	b29b      	uxth	r3, r3
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	bf0c      	ite	eq
 80038c4:	2301      	moveq	r3, #1
 80038c6:	2300      	movne	r3, #0
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	461a      	mov	r2, r3
 80038cc:	79fb      	ldrb	r3, [r7, #7]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d116      	bne.n	8003900 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2220      	movs	r2, #32
 80038dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ec:	f043 0220 	orr.w	r2, r3, #32
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e023      	b.n	8003948 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	0c1b      	lsrs	r3, r3, #16
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b01      	cmp	r3, #1
 8003908:	d10d      	bne.n	8003926 <I2C_WaitOnFlagUntilTimeout+0xca>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	43da      	mvns	r2, r3
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	4013      	ands	r3, r2
 8003916:	b29b      	uxth	r3, r3
 8003918:	2b00      	cmp	r3, #0
 800391a:	bf0c      	ite	eq
 800391c:	2301      	moveq	r3, #1
 800391e:	2300      	movne	r3, #0
 8003920:	b2db      	uxtb	r3, r3
 8003922:	461a      	mov	r2, r3
 8003924:	e00c      	b.n	8003940 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	43da      	mvns	r2, r3
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	4013      	ands	r3, r2
 8003932:	b29b      	uxth	r3, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	bf0c      	ite	eq
 8003938:	2301      	moveq	r3, #1
 800393a:	2300      	movne	r3, #0
 800393c:	b2db      	uxtb	r3, r3
 800393e:	461a      	mov	r2, r3
 8003940:	79fb      	ldrb	r3, [r7, #7]
 8003942:	429a      	cmp	r2, r3
 8003944:	d093      	beq.n	800386e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	60b9      	str	r1, [r7, #8]
 800395a:	607a      	str	r2, [r7, #4]
 800395c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800395e:	e071      	b.n	8003a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	695b      	ldr	r3, [r3, #20]
 8003966:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800396a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800396e:	d123      	bne.n	80039b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800397e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003988:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2220      	movs	r2, #32
 8003994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a4:	f043 0204 	orr.w	r2, r3, #4
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e067      	b.n	8003a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039be:	d041      	beq.n	8003a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039c0:	f7fe fd16 	bl	80023f0 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d302      	bcc.n	80039d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d136      	bne.n	8003a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	0c1b      	lsrs	r3, r3, #16
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d10c      	bne.n	80039fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	695b      	ldr	r3, [r3, #20]
 80039e6:	43da      	mvns	r2, r3
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	4013      	ands	r3, r2
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	bf14      	ite	ne
 80039f2:	2301      	movne	r3, #1
 80039f4:	2300      	moveq	r3, #0
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	e00b      	b.n	8003a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	43da      	mvns	r2, r3
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	4013      	ands	r3, r2
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	bf14      	ite	ne
 8003a0c:	2301      	movne	r3, #1
 8003a0e:	2300      	moveq	r3, #0
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d016      	beq.n	8003a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a30:	f043 0220 	orr.w	r2, r3, #32
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e021      	b.n	8003a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	0c1b      	lsrs	r3, r3, #16
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d10c      	bne.n	8003a68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	695b      	ldr	r3, [r3, #20]
 8003a54:	43da      	mvns	r2, r3
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	bf14      	ite	ne
 8003a60:	2301      	movne	r3, #1
 8003a62:	2300      	moveq	r3, #0
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	e00b      	b.n	8003a80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	699b      	ldr	r3, [r3, #24]
 8003a6e:	43da      	mvns	r2, r3
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	4013      	ands	r3, r2
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	bf14      	ite	ne
 8003a7a:	2301      	movne	r3, #1
 8003a7c:	2300      	moveq	r3, #0
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	f47f af6d 	bne.w	8003960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a9c:	e034      	b.n	8003b08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f000 f8e3 	bl	8003c6a <I2C_IsAcknowledgeFailed>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e034      	b.n	8003b18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab4:	d028      	beq.n	8003b08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ab6:	f7fe fc9b 	bl	80023f0 <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	68ba      	ldr	r2, [r7, #8]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d302      	bcc.n	8003acc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d11d      	bne.n	8003b08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ad6:	2b80      	cmp	r3, #128	; 0x80
 8003ad8:	d016      	beq.n	8003b08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af4:	f043 0220 	orr.w	r2, r3, #32
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e007      	b.n	8003b18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	695b      	ldr	r3, [r3, #20]
 8003b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b12:	2b80      	cmp	r3, #128	; 0x80
 8003b14:	d1c3      	bne.n	8003a9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b2c:	e034      	b.n	8003b98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f000 f89b 	bl	8003c6a <I2C_IsAcknowledgeFailed>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e034      	b.n	8003ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b44:	d028      	beq.n	8003b98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b46:	f7fe fc53 	bl	80023f0 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	68ba      	ldr	r2, [r7, #8]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d302      	bcc.n	8003b5c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d11d      	bne.n	8003b98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	f003 0304 	and.w	r3, r3, #4
 8003b66:	2b04      	cmp	r3, #4
 8003b68:	d016      	beq.n	8003b98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2220      	movs	r2, #32
 8003b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b84:	f043 0220 	orr.w	r2, r3, #32
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e007      	b.n	8003ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	f003 0304 	and.w	r3, r3, #4
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	d1c3      	bne.n	8003b2e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bbc:	e049      	b.n	8003c52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	695b      	ldr	r3, [r3, #20]
 8003bc4:	f003 0310 	and.w	r3, r3, #16
 8003bc8:	2b10      	cmp	r3, #16
 8003bca:	d119      	bne.n	8003c00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f06f 0210 	mvn.w	r2, #16
 8003bd4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2220      	movs	r2, #32
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e030      	b.n	8003c62 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c00:	f7fe fbf6 	bl	80023f0 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	68ba      	ldr	r2, [r7, #8]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d302      	bcc.n	8003c16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d11d      	bne.n	8003c52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c20:	2b40      	cmp	r3, #64	; 0x40
 8003c22:	d016      	beq.n	8003c52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2220      	movs	r2, #32
 8003c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3e:	f043 0220 	orr.w	r2, r3, #32
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e007      	b.n	8003c62 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	695b      	ldr	r3, [r3, #20]
 8003c58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c5c:	2b40      	cmp	r3, #64	; 0x40
 8003c5e:	d1ae      	bne.n	8003bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3710      	adds	r7, #16
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}

08003c6a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c6a:	b480      	push	{r7}
 8003c6c:	b083      	sub	sp, #12
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c80:	d11b      	bne.n	8003cba <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c8a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2220      	movs	r2, #32
 8003c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca6:	f043 0204 	orr.w	r2, r3, #4
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e000      	b.n	8003cbc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003cba:	2300      	movs	r3, #0
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bc80      	pop	{r7}
 8003cc4:	4770      	bx	lr
	...

08003cc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e26c      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	f000 8087 	beq.w	8003df6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ce8:	4b92      	ldr	r3, [pc, #584]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f003 030c 	and.w	r3, r3, #12
 8003cf0:	2b04      	cmp	r3, #4
 8003cf2:	d00c      	beq.n	8003d0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003cf4:	4b8f      	ldr	r3, [pc, #572]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f003 030c 	and.w	r3, r3, #12
 8003cfc:	2b08      	cmp	r3, #8
 8003cfe:	d112      	bne.n	8003d26 <HAL_RCC_OscConfig+0x5e>
 8003d00:	4b8c      	ldr	r3, [pc, #560]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d0c:	d10b      	bne.n	8003d26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d0e:	4b89      	ldr	r3, [pc, #548]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d06c      	beq.n	8003df4 <HAL_RCC_OscConfig+0x12c>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d168      	bne.n	8003df4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e246      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d2e:	d106      	bne.n	8003d3e <HAL_RCC_OscConfig+0x76>
 8003d30:	4b80      	ldr	r3, [pc, #512]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a7f      	ldr	r2, [pc, #508]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d3a:	6013      	str	r3, [r2, #0]
 8003d3c:	e02e      	b.n	8003d9c <HAL_RCC_OscConfig+0xd4>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10c      	bne.n	8003d60 <HAL_RCC_OscConfig+0x98>
 8003d46:	4b7b      	ldr	r3, [pc, #492]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a7a      	ldr	r2, [pc, #488]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d50:	6013      	str	r3, [r2, #0]
 8003d52:	4b78      	ldr	r3, [pc, #480]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a77      	ldr	r2, [pc, #476]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d5c:	6013      	str	r3, [r2, #0]
 8003d5e:	e01d      	b.n	8003d9c <HAL_RCC_OscConfig+0xd4>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d68:	d10c      	bne.n	8003d84 <HAL_RCC_OscConfig+0xbc>
 8003d6a:	4b72      	ldr	r3, [pc, #456]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a71      	ldr	r2, [pc, #452]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	4b6f      	ldr	r3, [pc, #444]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a6e      	ldr	r2, [pc, #440]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d80:	6013      	str	r3, [r2, #0]
 8003d82:	e00b      	b.n	8003d9c <HAL_RCC_OscConfig+0xd4>
 8003d84:	4b6b      	ldr	r3, [pc, #428]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a6a      	ldr	r2, [pc, #424]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d8e:	6013      	str	r3, [r2, #0]
 8003d90:	4b68      	ldr	r3, [pc, #416]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a67      	ldr	r2, [pc, #412]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003d96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d013      	beq.n	8003dcc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da4:	f7fe fb24 	bl	80023f0 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003daa:	e008      	b.n	8003dbe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dac:	f7fe fb20 	bl	80023f0 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b64      	cmp	r3, #100	; 0x64
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e1fa      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dbe:	4b5d      	ldr	r3, [pc, #372]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d0f0      	beq.n	8003dac <HAL_RCC_OscConfig+0xe4>
 8003dca:	e014      	b.n	8003df6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dcc:	f7fe fb10 	bl	80023f0 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dd4:	f7fe fb0c 	bl	80023f0 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b64      	cmp	r3, #100	; 0x64
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e1e6      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003de6:	4b53      	ldr	r3, [pc, #332]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f0      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x10c>
 8003df2:	e000      	b.n	8003df6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d063      	beq.n	8003eca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e02:	4b4c      	ldr	r3, [pc, #304]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f003 030c 	and.w	r3, r3, #12
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00b      	beq.n	8003e26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e0e:	4b49      	ldr	r3, [pc, #292]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f003 030c 	and.w	r3, r3, #12
 8003e16:	2b08      	cmp	r3, #8
 8003e18:	d11c      	bne.n	8003e54 <HAL_RCC_OscConfig+0x18c>
 8003e1a:	4b46      	ldr	r3, [pc, #280]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d116      	bne.n	8003e54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e26:	4b43      	ldr	r3, [pc, #268]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d005      	beq.n	8003e3e <HAL_RCC_OscConfig+0x176>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d001      	beq.n	8003e3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e1ba      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e3e:	4b3d      	ldr	r3, [pc, #244]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	00db      	lsls	r3, r3, #3
 8003e4c:	4939      	ldr	r1, [pc, #228]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e52:	e03a      	b.n	8003eca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d020      	beq.n	8003e9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e5c:	4b36      	ldr	r3, [pc, #216]	; (8003f38 <HAL_RCC_OscConfig+0x270>)
 8003e5e:	2201      	movs	r2, #1
 8003e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e62:	f7fe fac5 	bl	80023f0 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e68:	e008      	b.n	8003e7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e6a:	f7fe fac1 	bl	80023f0 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d901      	bls.n	8003e7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e19b      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e7c:	4b2d      	ldr	r3, [pc, #180]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0302 	and.w	r3, r3, #2
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d0f0      	beq.n	8003e6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e88:	4b2a      	ldr	r3, [pc, #168]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	695b      	ldr	r3, [r3, #20]
 8003e94:	00db      	lsls	r3, r3, #3
 8003e96:	4927      	ldr	r1, [pc, #156]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	600b      	str	r3, [r1, #0]
 8003e9c:	e015      	b.n	8003eca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e9e:	4b26      	ldr	r3, [pc, #152]	; (8003f38 <HAL_RCC_OscConfig+0x270>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea4:	f7fe faa4 	bl	80023f0 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eac:	f7fe faa0 	bl	80023f0 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e17a      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ebe:	4b1d      	ldr	r3, [pc, #116]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f0      	bne.n	8003eac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0308 	and.w	r3, r3, #8
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d03a      	beq.n	8003f4c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d019      	beq.n	8003f12 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ede:	4b17      	ldr	r3, [pc, #92]	; (8003f3c <HAL_RCC_OscConfig+0x274>)
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ee4:	f7fe fa84 	bl	80023f0 <HAL_GetTick>
 8003ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eea:	e008      	b.n	8003efe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eec:	f7fe fa80 	bl	80023f0 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e15a      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003efe:	4b0d      	ldr	r3, [pc, #52]	; (8003f34 <HAL_RCC_OscConfig+0x26c>)
 8003f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d0f0      	beq.n	8003eec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f0a:	2001      	movs	r0, #1
 8003f0c:	f000 facc 	bl	80044a8 <RCC_Delay>
 8003f10:	e01c      	b.n	8003f4c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f12:	4b0a      	ldr	r3, [pc, #40]	; (8003f3c <HAL_RCC_OscConfig+0x274>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f18:	f7fe fa6a 	bl	80023f0 <HAL_GetTick>
 8003f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f1e:	e00f      	b.n	8003f40 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f20:	f7fe fa66 	bl	80023f0 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d908      	bls.n	8003f40 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e140      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
 8003f32:	bf00      	nop
 8003f34:	40021000 	.word	0x40021000
 8003f38:	42420000 	.word	0x42420000
 8003f3c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f40:	4b9e      	ldr	r3, [pc, #632]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8003f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1e9      	bne.n	8003f20 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0304 	and.w	r3, r3, #4
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	f000 80a6 	beq.w	80040a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f5e:	4b97      	ldr	r3, [pc, #604]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10d      	bne.n	8003f86 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f6a:	4b94      	ldr	r3, [pc, #592]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	4a93      	ldr	r2, [pc, #588]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8003f70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f74:	61d3      	str	r3, [r2, #28]
 8003f76:	4b91      	ldr	r3, [pc, #580]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8003f78:	69db      	ldr	r3, [r3, #28]
 8003f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f7e:	60bb      	str	r3, [r7, #8]
 8003f80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f82:	2301      	movs	r3, #1
 8003f84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f86:	4b8e      	ldr	r3, [pc, #568]	; (80041c0 <HAL_RCC_OscConfig+0x4f8>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d118      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f92:	4b8b      	ldr	r3, [pc, #556]	; (80041c0 <HAL_RCC_OscConfig+0x4f8>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a8a      	ldr	r2, [pc, #552]	; (80041c0 <HAL_RCC_OscConfig+0x4f8>)
 8003f98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f9e:	f7fe fa27 	bl	80023f0 <HAL_GetTick>
 8003fa2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa4:	e008      	b.n	8003fb8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fa6:	f7fe fa23 	bl	80023f0 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	2b64      	cmp	r3, #100	; 0x64
 8003fb2:	d901      	bls.n	8003fb8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e0fd      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fb8:	4b81      	ldr	r3, [pc, #516]	; (80041c0 <HAL_RCC_OscConfig+0x4f8>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d0f0      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d106      	bne.n	8003fda <HAL_RCC_OscConfig+0x312>
 8003fcc:	4b7b      	ldr	r3, [pc, #492]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8003fce:	6a1b      	ldr	r3, [r3, #32]
 8003fd0:	4a7a      	ldr	r2, [pc, #488]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8003fd2:	f043 0301 	orr.w	r3, r3, #1
 8003fd6:	6213      	str	r3, [r2, #32]
 8003fd8:	e02d      	b.n	8004036 <HAL_RCC_OscConfig+0x36e>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d10c      	bne.n	8003ffc <HAL_RCC_OscConfig+0x334>
 8003fe2:	4b76      	ldr	r3, [pc, #472]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	4a75      	ldr	r2, [pc, #468]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8003fe8:	f023 0301 	bic.w	r3, r3, #1
 8003fec:	6213      	str	r3, [r2, #32]
 8003fee:	4b73      	ldr	r3, [pc, #460]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8003ff0:	6a1b      	ldr	r3, [r3, #32]
 8003ff2:	4a72      	ldr	r2, [pc, #456]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8003ff4:	f023 0304 	bic.w	r3, r3, #4
 8003ff8:	6213      	str	r3, [r2, #32]
 8003ffa:	e01c      	b.n	8004036 <HAL_RCC_OscConfig+0x36e>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	2b05      	cmp	r3, #5
 8004002:	d10c      	bne.n	800401e <HAL_RCC_OscConfig+0x356>
 8004004:	4b6d      	ldr	r3, [pc, #436]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8004006:	6a1b      	ldr	r3, [r3, #32]
 8004008:	4a6c      	ldr	r2, [pc, #432]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 800400a:	f043 0304 	orr.w	r3, r3, #4
 800400e:	6213      	str	r3, [r2, #32]
 8004010:	4b6a      	ldr	r3, [pc, #424]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8004012:	6a1b      	ldr	r3, [r3, #32]
 8004014:	4a69      	ldr	r2, [pc, #420]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8004016:	f043 0301 	orr.w	r3, r3, #1
 800401a:	6213      	str	r3, [r2, #32]
 800401c:	e00b      	b.n	8004036 <HAL_RCC_OscConfig+0x36e>
 800401e:	4b67      	ldr	r3, [pc, #412]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8004020:	6a1b      	ldr	r3, [r3, #32]
 8004022:	4a66      	ldr	r2, [pc, #408]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8004024:	f023 0301 	bic.w	r3, r3, #1
 8004028:	6213      	str	r3, [r2, #32]
 800402a:	4b64      	ldr	r3, [pc, #400]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	4a63      	ldr	r2, [pc, #396]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8004030:	f023 0304 	bic.w	r3, r3, #4
 8004034:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d015      	beq.n	800406a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800403e:	f7fe f9d7 	bl	80023f0 <HAL_GetTick>
 8004042:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004044:	e00a      	b.n	800405c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004046:	f7fe f9d3 	bl	80023f0 <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	f241 3288 	movw	r2, #5000	; 0x1388
 8004054:	4293      	cmp	r3, r2
 8004056:	d901      	bls.n	800405c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e0ab      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800405c:	4b57      	ldr	r3, [pc, #348]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 800405e:	6a1b      	ldr	r3, [r3, #32]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d0ee      	beq.n	8004046 <HAL_RCC_OscConfig+0x37e>
 8004068:	e014      	b.n	8004094 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800406a:	f7fe f9c1 	bl	80023f0 <HAL_GetTick>
 800406e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004070:	e00a      	b.n	8004088 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004072:	f7fe f9bd 	bl	80023f0 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004080:	4293      	cmp	r3, r2
 8004082:	d901      	bls.n	8004088 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e095      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004088:	4b4c      	ldr	r3, [pc, #304]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 800408a:	6a1b      	ldr	r3, [r3, #32]
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1ee      	bne.n	8004072 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004094:	7dfb      	ldrb	r3, [r7, #23]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d105      	bne.n	80040a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800409a:	4b48      	ldr	r3, [pc, #288]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	4a47      	ldr	r2, [pc, #284]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 80040a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	69db      	ldr	r3, [r3, #28]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	f000 8081 	beq.w	80041b2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040b0:	4b42      	ldr	r3, [pc, #264]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f003 030c 	and.w	r3, r3, #12
 80040b8:	2b08      	cmp	r3, #8
 80040ba:	d061      	beq.n	8004180 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	69db      	ldr	r3, [r3, #28]
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d146      	bne.n	8004152 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040c4:	4b3f      	ldr	r3, [pc, #252]	; (80041c4 <HAL_RCC_OscConfig+0x4fc>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ca:	f7fe f991 	bl	80023f0 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040d2:	f7fe f98d 	bl	80023f0 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e067      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040e4:	4b35      	ldr	r3, [pc, #212]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d1f0      	bne.n	80040d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040f8:	d108      	bne.n	800410c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80040fa:	4b30      	ldr	r3, [pc, #192]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	492d      	ldr	r1, [pc, #180]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8004108:	4313      	orrs	r3, r2
 800410a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800410c:	4b2b      	ldr	r3, [pc, #172]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a19      	ldr	r1, [r3, #32]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411c:	430b      	orrs	r3, r1
 800411e:	4927      	ldr	r1, [pc, #156]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8004120:	4313      	orrs	r3, r2
 8004122:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004124:	4b27      	ldr	r3, [pc, #156]	; (80041c4 <HAL_RCC_OscConfig+0x4fc>)
 8004126:	2201      	movs	r2, #1
 8004128:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800412a:	f7fe f961 	bl	80023f0 <HAL_GetTick>
 800412e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004130:	e008      	b.n	8004144 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004132:	f7fe f95d 	bl	80023f0 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b02      	cmp	r3, #2
 800413e:	d901      	bls.n	8004144 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e037      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004144:	4b1d      	ldr	r3, [pc, #116]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d0f0      	beq.n	8004132 <HAL_RCC_OscConfig+0x46a>
 8004150:	e02f      	b.n	80041b2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004152:	4b1c      	ldr	r3, [pc, #112]	; (80041c4 <HAL_RCC_OscConfig+0x4fc>)
 8004154:	2200      	movs	r2, #0
 8004156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004158:	f7fe f94a 	bl	80023f0 <HAL_GetTick>
 800415c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800415e:	e008      	b.n	8004172 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004160:	f7fe f946 	bl	80023f0 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e020      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004172:	4b12      	ldr	r3, [pc, #72]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1f0      	bne.n	8004160 <HAL_RCC_OscConfig+0x498>
 800417e:	e018      	b.n	80041b2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	69db      	ldr	r3, [r3, #28]
 8004184:	2b01      	cmp	r3, #1
 8004186:	d101      	bne.n	800418c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e013      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800418c:	4b0b      	ldr	r3, [pc, #44]	; (80041bc <HAL_RCC_OscConfig+0x4f4>)
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	429a      	cmp	r2, r3
 800419e:	d106      	bne.n	80041ae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d001      	beq.n	80041b2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e000      	b.n	80041b4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3718      	adds	r7, #24
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40021000 	.word	0x40021000
 80041c0:	40007000 	.word	0x40007000
 80041c4:	42420060 	.word	0x42420060

080041c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e0d0      	b.n	800437e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041dc:	4b6a      	ldr	r3, [pc, #424]	; (8004388 <HAL_RCC_ClockConfig+0x1c0>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0307 	and.w	r3, r3, #7
 80041e4:	683a      	ldr	r2, [r7, #0]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d910      	bls.n	800420c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ea:	4b67      	ldr	r3, [pc, #412]	; (8004388 <HAL_RCC_ClockConfig+0x1c0>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f023 0207 	bic.w	r2, r3, #7
 80041f2:	4965      	ldr	r1, [pc, #404]	; (8004388 <HAL_RCC_ClockConfig+0x1c0>)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041fa:	4b63      	ldr	r3, [pc, #396]	; (8004388 <HAL_RCC_ClockConfig+0x1c0>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0307 	and.w	r3, r3, #7
 8004202:	683a      	ldr	r2, [r7, #0]
 8004204:	429a      	cmp	r2, r3
 8004206:	d001      	beq.n	800420c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e0b8      	b.n	800437e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	2b00      	cmp	r3, #0
 8004216:	d020      	beq.n	800425a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0304 	and.w	r3, r3, #4
 8004220:	2b00      	cmp	r3, #0
 8004222:	d005      	beq.n	8004230 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004224:	4b59      	ldr	r3, [pc, #356]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	4a58      	ldr	r2, [pc, #352]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 800422a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800422e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0308 	and.w	r3, r3, #8
 8004238:	2b00      	cmp	r3, #0
 800423a:	d005      	beq.n	8004248 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800423c:	4b53      	ldr	r3, [pc, #332]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	4a52      	ldr	r2, [pc, #328]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004242:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004246:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004248:	4b50      	ldr	r3, [pc, #320]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	494d      	ldr	r1, [pc, #308]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004256:	4313      	orrs	r3, r2
 8004258:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d040      	beq.n	80042e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d107      	bne.n	800427e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800426e:	4b47      	ldr	r3, [pc, #284]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d115      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e07f      	b.n	800437e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	2b02      	cmp	r3, #2
 8004284:	d107      	bne.n	8004296 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004286:	4b41      	ldr	r3, [pc, #260]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d109      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e073      	b.n	800437e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004296:	4b3d      	ldr	r3, [pc, #244]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e06b      	b.n	800437e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042a6:	4b39      	ldr	r3, [pc, #228]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f023 0203 	bic.w	r2, r3, #3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	4936      	ldr	r1, [pc, #216]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042b8:	f7fe f89a 	bl	80023f0 <HAL_GetTick>
 80042bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042be:	e00a      	b.n	80042d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042c0:	f7fe f896 	bl	80023f0 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e053      	b.n	800437e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042d6:	4b2d      	ldr	r3, [pc, #180]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f003 020c 	and.w	r2, r3, #12
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d1eb      	bne.n	80042c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042e8:	4b27      	ldr	r3, [pc, #156]	; (8004388 <HAL_RCC_ClockConfig+0x1c0>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d210      	bcs.n	8004318 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042f6:	4b24      	ldr	r3, [pc, #144]	; (8004388 <HAL_RCC_ClockConfig+0x1c0>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f023 0207 	bic.w	r2, r3, #7
 80042fe:	4922      	ldr	r1, [pc, #136]	; (8004388 <HAL_RCC_ClockConfig+0x1c0>)
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	4313      	orrs	r3, r2
 8004304:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004306:	4b20      	ldr	r3, [pc, #128]	; (8004388 <HAL_RCC_ClockConfig+0x1c0>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0307 	and.w	r3, r3, #7
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	429a      	cmp	r2, r3
 8004312:	d001      	beq.n	8004318 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e032      	b.n	800437e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b00      	cmp	r3, #0
 8004322:	d008      	beq.n	8004336 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004324:	4b19      	ldr	r3, [pc, #100]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	4916      	ldr	r1, [pc, #88]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004332:	4313      	orrs	r3, r2
 8004334:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	2b00      	cmp	r3, #0
 8004340:	d009      	beq.n	8004356 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004342:	4b12      	ldr	r3, [pc, #72]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	00db      	lsls	r3, r3, #3
 8004350:	490e      	ldr	r1, [pc, #56]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004352:	4313      	orrs	r3, r2
 8004354:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004356:	f000 f821 	bl	800439c <HAL_RCC_GetSysClockFreq>
 800435a:	4602      	mov	r2, r0
 800435c:	4b0b      	ldr	r3, [pc, #44]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	091b      	lsrs	r3, r3, #4
 8004362:	f003 030f 	and.w	r3, r3, #15
 8004366:	490a      	ldr	r1, [pc, #40]	; (8004390 <HAL_RCC_ClockConfig+0x1c8>)
 8004368:	5ccb      	ldrb	r3, [r1, r3]
 800436a:	fa22 f303 	lsr.w	r3, r2, r3
 800436e:	4a09      	ldr	r2, [pc, #36]	; (8004394 <HAL_RCC_ClockConfig+0x1cc>)
 8004370:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004372:	4b09      	ldr	r3, [pc, #36]	; (8004398 <HAL_RCC_ClockConfig+0x1d0>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f7fd fff8 	bl	800236c <HAL_InitTick>

  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	40022000 	.word	0x40022000
 800438c:	40021000 	.word	0x40021000
 8004390:	080064fc 	.word	0x080064fc
 8004394:	2000000c 	.word	0x2000000c
 8004398:	20000010 	.word	0x20000010

0800439c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800439c:	b480      	push	{r7}
 800439e:	b087      	sub	sp, #28
 80043a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80043a2:	2300      	movs	r3, #0
 80043a4:	60fb      	str	r3, [r7, #12]
 80043a6:	2300      	movs	r3, #0
 80043a8:	60bb      	str	r3, [r7, #8]
 80043aa:	2300      	movs	r3, #0
 80043ac:	617b      	str	r3, [r7, #20]
 80043ae:	2300      	movs	r3, #0
 80043b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80043b2:	2300      	movs	r3, #0
 80043b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80043b6:	4b1e      	ldr	r3, [pc, #120]	; (8004430 <HAL_RCC_GetSysClockFreq+0x94>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f003 030c 	and.w	r3, r3, #12
 80043c2:	2b04      	cmp	r3, #4
 80043c4:	d002      	beq.n	80043cc <HAL_RCC_GetSysClockFreq+0x30>
 80043c6:	2b08      	cmp	r3, #8
 80043c8:	d003      	beq.n	80043d2 <HAL_RCC_GetSysClockFreq+0x36>
 80043ca:	e027      	b.n	800441c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80043cc:	4b19      	ldr	r3, [pc, #100]	; (8004434 <HAL_RCC_GetSysClockFreq+0x98>)
 80043ce:	613b      	str	r3, [r7, #16]
      break;
 80043d0:	e027      	b.n	8004422 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	0c9b      	lsrs	r3, r3, #18
 80043d6:	f003 030f 	and.w	r3, r3, #15
 80043da:	4a17      	ldr	r2, [pc, #92]	; (8004438 <HAL_RCC_GetSysClockFreq+0x9c>)
 80043dc:	5cd3      	ldrb	r3, [r2, r3]
 80043de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d010      	beq.n	800440c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043ea:	4b11      	ldr	r3, [pc, #68]	; (8004430 <HAL_RCC_GetSysClockFreq+0x94>)
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	0c5b      	lsrs	r3, r3, #17
 80043f0:	f003 0301 	and.w	r3, r3, #1
 80043f4:	4a11      	ldr	r2, [pc, #68]	; (800443c <HAL_RCC_GetSysClockFreq+0xa0>)
 80043f6:	5cd3      	ldrb	r3, [r2, r3]
 80043f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a0d      	ldr	r2, [pc, #52]	; (8004434 <HAL_RCC_GetSysClockFreq+0x98>)
 80043fe:	fb02 f203 	mul.w	r2, r2, r3
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	fbb2 f3f3 	udiv	r3, r2, r3
 8004408:	617b      	str	r3, [r7, #20]
 800440a:	e004      	b.n	8004416 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a0c      	ldr	r2, [pc, #48]	; (8004440 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004410:	fb02 f303 	mul.w	r3, r2, r3
 8004414:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	613b      	str	r3, [r7, #16]
      break;
 800441a:	e002      	b.n	8004422 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800441c:	4b05      	ldr	r3, [pc, #20]	; (8004434 <HAL_RCC_GetSysClockFreq+0x98>)
 800441e:	613b      	str	r3, [r7, #16]
      break;
 8004420:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004422:	693b      	ldr	r3, [r7, #16]
}
 8004424:	4618      	mov	r0, r3
 8004426:	371c      	adds	r7, #28
 8004428:	46bd      	mov	sp, r7
 800442a:	bc80      	pop	{r7}
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	40021000 	.word	0x40021000
 8004434:	007a1200 	.word	0x007a1200
 8004438:	08006514 	.word	0x08006514
 800443c:	08006524 	.word	0x08006524
 8004440:	003d0900 	.word	0x003d0900

08004444 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004444:	b480      	push	{r7}
 8004446:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004448:	4b02      	ldr	r3, [pc, #8]	; (8004454 <HAL_RCC_GetHCLKFreq+0x10>)
 800444a:	681b      	ldr	r3, [r3, #0]
}
 800444c:	4618      	mov	r0, r3
 800444e:	46bd      	mov	sp, r7
 8004450:	bc80      	pop	{r7}
 8004452:	4770      	bx	lr
 8004454:	2000000c 	.word	0x2000000c

08004458 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800445c:	f7ff fff2 	bl	8004444 <HAL_RCC_GetHCLKFreq>
 8004460:	4602      	mov	r2, r0
 8004462:	4b05      	ldr	r3, [pc, #20]	; (8004478 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	0a1b      	lsrs	r3, r3, #8
 8004468:	f003 0307 	and.w	r3, r3, #7
 800446c:	4903      	ldr	r1, [pc, #12]	; (800447c <HAL_RCC_GetPCLK1Freq+0x24>)
 800446e:	5ccb      	ldrb	r3, [r1, r3]
 8004470:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004474:	4618      	mov	r0, r3
 8004476:	bd80      	pop	{r7, pc}
 8004478:	40021000 	.word	0x40021000
 800447c:	0800650c 	.word	0x0800650c

08004480 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004484:	f7ff ffde 	bl	8004444 <HAL_RCC_GetHCLKFreq>
 8004488:	4602      	mov	r2, r0
 800448a:	4b05      	ldr	r3, [pc, #20]	; (80044a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	0adb      	lsrs	r3, r3, #11
 8004490:	f003 0307 	and.w	r3, r3, #7
 8004494:	4903      	ldr	r1, [pc, #12]	; (80044a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004496:	5ccb      	ldrb	r3, [r1, r3]
 8004498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800449c:	4618      	mov	r0, r3
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	40021000 	.word	0x40021000
 80044a4:	0800650c 	.word	0x0800650c

080044a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80044b0:	4b0a      	ldr	r3, [pc, #40]	; (80044dc <RCC_Delay+0x34>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a0a      	ldr	r2, [pc, #40]	; (80044e0 <RCC_Delay+0x38>)
 80044b6:	fba2 2303 	umull	r2, r3, r2, r3
 80044ba:	0a5b      	lsrs	r3, r3, #9
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	fb02 f303 	mul.w	r3, r2, r3
 80044c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80044c4:	bf00      	nop
  }
  while (Delay --);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	1e5a      	subs	r2, r3, #1
 80044ca:	60fa      	str	r2, [r7, #12]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d1f9      	bne.n	80044c4 <RCC_Delay+0x1c>
}
 80044d0:	bf00      	nop
 80044d2:	bf00      	nop
 80044d4:	3714      	adds	r7, #20
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bc80      	pop	{r7}
 80044da:	4770      	bx	lr
 80044dc:	2000000c 	.word	0x2000000c
 80044e0:	10624dd3 	.word	0x10624dd3

080044e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e041      	b.n	800457a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d106      	bne.n	8004510 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f7fd fd16 	bl	8001f3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2202      	movs	r2, #2
 8004514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	3304      	adds	r3, #4
 8004520:	4619      	mov	r1, r3
 8004522:	4610      	mov	r0, r2
 8004524:	f000 fab2 	bl	8004a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	3708      	adds	r7, #8
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}

08004582 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004582:	b580      	push	{r7, lr}
 8004584:	b082      	sub	sp, #8
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d101      	bne.n	8004594 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e041      	b.n	8004618 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b00      	cmp	r3, #0
 800459e:	d106      	bne.n	80045ae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 f839 	bl	8004620 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2202      	movs	r2, #2
 80045b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	3304      	adds	r3, #4
 80045be:	4619      	mov	r1, r3
 80045c0:	4610      	mov	r0, r2
 80045c2:	f000 fa63 	bl	8004a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2201      	movs	r2, #1
 80045da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2201      	movs	r2, #1
 80045e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2201      	movs	r2, #1
 800460a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3708      	adds	r7, #8
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	bc80      	pop	{r7}
 8004630:	4770      	bx	lr
	...

08004634 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d109      	bne.n	8004658 <HAL_TIM_PWM_Start+0x24>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800464a:	b2db      	uxtb	r3, r3
 800464c:	2b01      	cmp	r3, #1
 800464e:	bf14      	ite	ne
 8004650:	2301      	movne	r3, #1
 8004652:	2300      	moveq	r3, #0
 8004654:	b2db      	uxtb	r3, r3
 8004656:	e022      	b.n	800469e <HAL_TIM_PWM_Start+0x6a>
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	2b04      	cmp	r3, #4
 800465c:	d109      	bne.n	8004672 <HAL_TIM_PWM_Start+0x3e>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b01      	cmp	r3, #1
 8004668:	bf14      	ite	ne
 800466a:	2301      	movne	r3, #1
 800466c:	2300      	moveq	r3, #0
 800466e:	b2db      	uxtb	r3, r3
 8004670:	e015      	b.n	800469e <HAL_TIM_PWM_Start+0x6a>
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	2b08      	cmp	r3, #8
 8004676:	d109      	bne.n	800468c <HAL_TIM_PWM_Start+0x58>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800467e:	b2db      	uxtb	r3, r3
 8004680:	2b01      	cmp	r3, #1
 8004682:	bf14      	ite	ne
 8004684:	2301      	movne	r3, #1
 8004686:	2300      	moveq	r3, #0
 8004688:	b2db      	uxtb	r3, r3
 800468a:	e008      	b.n	800469e <HAL_TIM_PWM_Start+0x6a>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004692:	b2db      	uxtb	r3, r3
 8004694:	2b01      	cmp	r3, #1
 8004696:	bf14      	ite	ne
 8004698:	2301      	movne	r3, #1
 800469a:	2300      	moveq	r3, #0
 800469c:	b2db      	uxtb	r3, r3
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e05e      	b.n	8004764 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d104      	bne.n	80046b6 <HAL_TIM_PWM_Start+0x82>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2202      	movs	r2, #2
 80046b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046b4:	e013      	b.n	80046de <HAL_TIM_PWM_Start+0xaa>
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	2b04      	cmp	r3, #4
 80046ba:	d104      	bne.n	80046c6 <HAL_TIM_PWM_Start+0x92>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2202      	movs	r2, #2
 80046c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046c4:	e00b      	b.n	80046de <HAL_TIM_PWM_Start+0xaa>
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	2b08      	cmp	r3, #8
 80046ca:	d104      	bne.n	80046d6 <HAL_TIM_PWM_Start+0xa2>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2202      	movs	r2, #2
 80046d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046d4:	e003      	b.n	80046de <HAL_TIM_PWM_Start+0xaa>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2202      	movs	r2, #2
 80046da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2201      	movs	r2, #1
 80046e4:	6839      	ldr	r1, [r7, #0]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 fc50 	bl	8004f8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a1e      	ldr	r2, [pc, #120]	; (800476c <HAL_TIM_PWM_Start+0x138>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d107      	bne.n	8004706 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004704:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a18      	ldr	r2, [pc, #96]	; (800476c <HAL_TIM_PWM_Start+0x138>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d00e      	beq.n	800472e <HAL_TIM_PWM_Start+0xfa>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004718:	d009      	beq.n	800472e <HAL_TIM_PWM_Start+0xfa>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a14      	ldr	r2, [pc, #80]	; (8004770 <HAL_TIM_PWM_Start+0x13c>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d004      	beq.n	800472e <HAL_TIM_PWM_Start+0xfa>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a12      	ldr	r2, [pc, #72]	; (8004774 <HAL_TIM_PWM_Start+0x140>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d111      	bne.n	8004752 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f003 0307 	and.w	r3, r3, #7
 8004738:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2b06      	cmp	r3, #6
 800473e:	d010      	beq.n	8004762 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f042 0201 	orr.w	r2, r2, #1
 800474e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004750:	e007      	b.n	8004762 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f042 0201 	orr.w	r2, r2, #1
 8004760:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	40012c00 	.word	0x40012c00
 8004770:	40000400 	.word	0x40000400
 8004774:	40000800 	.word	0x40000800

08004778 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004784:	2300      	movs	r3, #0
 8004786:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800478e:	2b01      	cmp	r3, #1
 8004790:	d101      	bne.n	8004796 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004792:	2302      	movs	r3, #2
 8004794:	e0ae      	b.n	80048f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2b0c      	cmp	r3, #12
 80047a2:	f200 809f 	bhi.w	80048e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80047a6:	a201      	add	r2, pc, #4	; (adr r2, 80047ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80047a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ac:	080047e1 	.word	0x080047e1
 80047b0:	080048e5 	.word	0x080048e5
 80047b4:	080048e5 	.word	0x080048e5
 80047b8:	080048e5 	.word	0x080048e5
 80047bc:	08004821 	.word	0x08004821
 80047c0:	080048e5 	.word	0x080048e5
 80047c4:	080048e5 	.word	0x080048e5
 80047c8:	080048e5 	.word	0x080048e5
 80047cc:	08004863 	.word	0x08004863
 80047d0:	080048e5 	.word	0x080048e5
 80047d4:	080048e5 	.word	0x080048e5
 80047d8:	080048e5 	.word	0x080048e5
 80047dc:	080048a3 	.word	0x080048a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68b9      	ldr	r1, [r7, #8]
 80047e6:	4618      	mov	r0, r3
 80047e8:	f000 f9b2 	bl	8004b50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	699a      	ldr	r2, [r3, #24]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f042 0208 	orr.w	r2, r2, #8
 80047fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	699a      	ldr	r2, [r3, #24]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f022 0204 	bic.w	r2, r2, #4
 800480a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6999      	ldr	r1, [r3, #24]
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	691a      	ldr	r2, [r3, #16]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	430a      	orrs	r2, r1
 800481c:	619a      	str	r2, [r3, #24]
      break;
 800481e:	e064      	b.n	80048ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68b9      	ldr	r1, [r7, #8]
 8004826:	4618      	mov	r0, r3
 8004828:	f000 f9f8 	bl	8004c1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	699a      	ldr	r2, [r3, #24]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800483a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	699a      	ldr	r2, [r3, #24]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800484a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	6999      	ldr	r1, [r3, #24]
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	021a      	lsls	r2, r3, #8
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	430a      	orrs	r2, r1
 800485e:	619a      	str	r2, [r3, #24]
      break;
 8004860:	e043      	b.n	80048ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68b9      	ldr	r1, [r7, #8]
 8004868:	4618      	mov	r0, r3
 800486a:	f000 fa41 	bl	8004cf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	69da      	ldr	r2, [r3, #28]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f042 0208 	orr.w	r2, r2, #8
 800487c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	69da      	ldr	r2, [r3, #28]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f022 0204 	bic.w	r2, r2, #4
 800488c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	69d9      	ldr	r1, [r3, #28]
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	691a      	ldr	r2, [r3, #16]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	430a      	orrs	r2, r1
 800489e:	61da      	str	r2, [r3, #28]
      break;
 80048a0:	e023      	b.n	80048ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68b9      	ldr	r1, [r7, #8]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 fa8b 	bl	8004dc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	69da      	ldr	r2, [r3, #28]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	69da      	ldr	r2, [r3, #28]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	69d9      	ldr	r1, [r3, #28]
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	691b      	ldr	r3, [r3, #16]
 80048d8:	021a      	lsls	r2, r3, #8
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	430a      	orrs	r2, r1
 80048e0:	61da      	str	r2, [r3, #28]
      break;
 80048e2:	e002      	b.n	80048ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	75fb      	strb	r3, [r7, #23]
      break;
 80048e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80048f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3718      	adds	r7, #24
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}

080048fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
 8004904:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004906:	2300      	movs	r3, #0
 8004908:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004910:	2b01      	cmp	r3, #1
 8004912:	d101      	bne.n	8004918 <HAL_TIM_ConfigClockSource+0x1c>
 8004914:	2302      	movs	r3, #2
 8004916:	e0b4      	b.n	8004a82 <HAL_TIM_ConfigClockSource+0x186>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2202      	movs	r2, #2
 8004924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004936:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800493e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68ba      	ldr	r2, [r7, #8]
 8004946:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004950:	d03e      	beq.n	80049d0 <HAL_TIM_ConfigClockSource+0xd4>
 8004952:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004956:	f200 8087 	bhi.w	8004a68 <HAL_TIM_ConfigClockSource+0x16c>
 800495a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800495e:	f000 8086 	beq.w	8004a6e <HAL_TIM_ConfigClockSource+0x172>
 8004962:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004966:	d87f      	bhi.n	8004a68 <HAL_TIM_ConfigClockSource+0x16c>
 8004968:	2b70      	cmp	r3, #112	; 0x70
 800496a:	d01a      	beq.n	80049a2 <HAL_TIM_ConfigClockSource+0xa6>
 800496c:	2b70      	cmp	r3, #112	; 0x70
 800496e:	d87b      	bhi.n	8004a68 <HAL_TIM_ConfigClockSource+0x16c>
 8004970:	2b60      	cmp	r3, #96	; 0x60
 8004972:	d050      	beq.n	8004a16 <HAL_TIM_ConfigClockSource+0x11a>
 8004974:	2b60      	cmp	r3, #96	; 0x60
 8004976:	d877      	bhi.n	8004a68 <HAL_TIM_ConfigClockSource+0x16c>
 8004978:	2b50      	cmp	r3, #80	; 0x50
 800497a:	d03c      	beq.n	80049f6 <HAL_TIM_ConfigClockSource+0xfa>
 800497c:	2b50      	cmp	r3, #80	; 0x50
 800497e:	d873      	bhi.n	8004a68 <HAL_TIM_ConfigClockSource+0x16c>
 8004980:	2b40      	cmp	r3, #64	; 0x40
 8004982:	d058      	beq.n	8004a36 <HAL_TIM_ConfigClockSource+0x13a>
 8004984:	2b40      	cmp	r3, #64	; 0x40
 8004986:	d86f      	bhi.n	8004a68 <HAL_TIM_ConfigClockSource+0x16c>
 8004988:	2b30      	cmp	r3, #48	; 0x30
 800498a:	d064      	beq.n	8004a56 <HAL_TIM_ConfigClockSource+0x15a>
 800498c:	2b30      	cmp	r3, #48	; 0x30
 800498e:	d86b      	bhi.n	8004a68 <HAL_TIM_ConfigClockSource+0x16c>
 8004990:	2b20      	cmp	r3, #32
 8004992:	d060      	beq.n	8004a56 <HAL_TIM_ConfigClockSource+0x15a>
 8004994:	2b20      	cmp	r3, #32
 8004996:	d867      	bhi.n	8004a68 <HAL_TIM_ConfigClockSource+0x16c>
 8004998:	2b00      	cmp	r3, #0
 800499a:	d05c      	beq.n	8004a56 <HAL_TIM_ConfigClockSource+0x15a>
 800499c:	2b10      	cmp	r3, #16
 800499e:	d05a      	beq.n	8004a56 <HAL_TIM_ConfigClockSource+0x15a>
 80049a0:	e062      	b.n	8004a68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6818      	ldr	r0, [r3, #0]
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	6899      	ldr	r1, [r3, #8]
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	f000 facc 	bl	8004f4e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80049c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	609a      	str	r2, [r3, #8]
      break;
 80049ce:	e04f      	b.n	8004a70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6818      	ldr	r0, [r3, #0]
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	6899      	ldr	r1, [r3, #8]
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	685a      	ldr	r2, [r3, #4]
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	f000 fab5 	bl	8004f4e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	689a      	ldr	r2, [r3, #8]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80049f2:	609a      	str	r2, [r3, #8]
      break;
 80049f4:	e03c      	b.n	8004a70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6818      	ldr	r0, [r3, #0]
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	6859      	ldr	r1, [r3, #4]
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	461a      	mov	r2, r3
 8004a04:	f000 fa2c 	bl	8004e60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2150      	movs	r1, #80	; 0x50
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f000 fa83 	bl	8004f1a <TIM_ITRx_SetConfig>
      break;
 8004a14:	e02c      	b.n	8004a70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6818      	ldr	r0, [r3, #0]
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	6859      	ldr	r1, [r3, #4]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	461a      	mov	r2, r3
 8004a24:	f000 fa4a 	bl	8004ebc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2160      	movs	r1, #96	; 0x60
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f000 fa73 	bl	8004f1a <TIM_ITRx_SetConfig>
      break;
 8004a34:	e01c      	b.n	8004a70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6818      	ldr	r0, [r3, #0]
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	6859      	ldr	r1, [r3, #4]
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	461a      	mov	r2, r3
 8004a44:	f000 fa0c 	bl	8004e60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2140      	movs	r1, #64	; 0x40
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f000 fa63 	bl	8004f1a <TIM_ITRx_SetConfig>
      break;
 8004a54:	e00c      	b.n	8004a70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4619      	mov	r1, r3
 8004a60:	4610      	mov	r0, r2
 8004a62:	f000 fa5a 	bl	8004f1a <TIM_ITRx_SetConfig>
      break;
 8004a66:	e003      	b.n	8004a70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	73fb      	strb	r3, [r7, #15]
      break;
 8004a6c:	e000      	b.n	8004a70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3710      	adds	r7, #16
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
	...

08004a8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b085      	sub	sp, #20
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4a29      	ldr	r2, [pc, #164]	; (8004b44 <TIM_Base_SetConfig+0xb8>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d00b      	beq.n	8004abc <TIM_Base_SetConfig+0x30>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aaa:	d007      	beq.n	8004abc <TIM_Base_SetConfig+0x30>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a26      	ldr	r2, [pc, #152]	; (8004b48 <TIM_Base_SetConfig+0xbc>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d003      	beq.n	8004abc <TIM_Base_SetConfig+0x30>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a25      	ldr	r2, [pc, #148]	; (8004b4c <TIM_Base_SetConfig+0xc0>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d108      	bne.n	8004ace <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ac2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	68fa      	ldr	r2, [r7, #12]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a1c      	ldr	r2, [pc, #112]	; (8004b44 <TIM_Base_SetConfig+0xb8>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d00b      	beq.n	8004aee <TIM_Base_SetConfig+0x62>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004adc:	d007      	beq.n	8004aee <TIM_Base_SetConfig+0x62>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a19      	ldr	r2, [pc, #100]	; (8004b48 <TIM_Base_SetConfig+0xbc>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d003      	beq.n	8004aee <TIM_Base_SetConfig+0x62>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a18      	ldr	r2, [pc, #96]	; (8004b4c <TIM_Base_SetConfig+0xc0>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d108      	bne.n	8004b00 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	689a      	ldr	r2, [r3, #8]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a07      	ldr	r2, [pc, #28]	; (8004b44 <TIM_Base_SetConfig+0xb8>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d103      	bne.n	8004b34 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	691a      	ldr	r2, [r3, #16]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	615a      	str	r2, [r3, #20]
}
 8004b3a:	bf00      	nop
 8004b3c:	3714      	adds	r7, #20
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bc80      	pop	{r7}
 8004b42:	4770      	bx	lr
 8004b44:	40012c00 	.word	0x40012c00
 8004b48:	40000400 	.word	0x40000400
 8004b4c:	40000800 	.word	0x40000800

08004b50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b087      	sub	sp, #28
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	f023 0201 	bic.w	r2, r3, #1
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f023 0303 	bic.w	r3, r3, #3
 8004b86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68fa      	ldr	r2, [r7, #12]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	f023 0302 	bic.w	r3, r3, #2
 8004b98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a1c      	ldr	r2, [pc, #112]	; (8004c18 <TIM_OC1_SetConfig+0xc8>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d10c      	bne.n	8004bc6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	f023 0308 	bic.w	r3, r3, #8
 8004bb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	f023 0304 	bic.w	r3, r3, #4
 8004bc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a13      	ldr	r2, [pc, #76]	; (8004c18 <TIM_OC1_SetConfig+0xc8>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d111      	bne.n	8004bf2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004bdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	693a      	ldr	r2, [r7, #16]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	685a      	ldr	r2, [r3, #4]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	697a      	ldr	r2, [r7, #20]
 8004c0a:	621a      	str	r2, [r3, #32]
}
 8004c0c:	bf00      	nop
 8004c0e:	371c      	adds	r7, #28
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bc80      	pop	{r7}
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	40012c00 	.word	0x40012c00

08004c1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b087      	sub	sp, #28
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a1b      	ldr	r3, [r3, #32]
 8004c30:	f023 0210 	bic.w	r2, r3, #16
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	699b      	ldr	r3, [r3, #24]
 8004c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	021b      	lsls	r3, r3, #8
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f023 0320 	bic.w	r3, r3, #32
 8004c66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	011b      	lsls	r3, r3, #4
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4a1d      	ldr	r2, [pc, #116]	; (8004cec <TIM_OC2_SetConfig+0xd0>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d10d      	bne.n	8004c98 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	011b      	lsls	r3, r3, #4
 8004c8a:	697a      	ldr	r2, [r7, #20]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c96:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4a14      	ldr	r2, [pc, #80]	; (8004cec <TIM_OC2_SetConfig+0xd0>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d113      	bne.n	8004cc8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ca6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004cae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	695b      	ldr	r3, [r3, #20]
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	693a      	ldr	r2, [r7, #16]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	699b      	ldr	r3, [r3, #24]
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	621a      	str	r2, [r3, #32]
}
 8004ce2:	bf00      	nop
 8004ce4:	371c      	adds	r7, #28
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bc80      	pop	{r7}
 8004cea:	4770      	bx	lr
 8004cec:	40012c00 	.word	0x40012c00

08004cf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b087      	sub	sp, #28
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a1b      	ldr	r3, [r3, #32]
 8004cfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a1b      	ldr	r3, [r3, #32]
 8004d04:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	69db      	ldr	r3, [r3, #28]
 8004d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f023 0303 	bic.w	r3, r3, #3
 8004d26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	021b      	lsls	r3, r3, #8
 8004d40:	697a      	ldr	r2, [r7, #20]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a1d      	ldr	r2, [pc, #116]	; (8004dc0 <TIM_OC3_SetConfig+0xd0>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d10d      	bne.n	8004d6a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	021b      	lsls	r3, r3, #8
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a14      	ldr	r2, [pc, #80]	; (8004dc0 <TIM_OC3_SetConfig+0xd0>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d113      	bne.n	8004d9a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	695b      	ldr	r3, [r3, #20]
 8004d86:	011b      	lsls	r3, r3, #4
 8004d88:	693a      	ldr	r2, [r7, #16]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	011b      	lsls	r3, r3, #4
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	693a      	ldr	r2, [r7, #16]
 8004d9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	685a      	ldr	r2, [r3, #4]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	621a      	str	r2, [r3, #32]
}
 8004db4:	bf00      	nop
 8004db6:	371c      	adds	r7, #28
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bc80      	pop	{r7}
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	40012c00 	.word	0x40012c00

08004dc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b087      	sub	sp, #28
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a1b      	ldr	r3, [r3, #32]
 8004dd2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6a1b      	ldr	r3, [r3, #32]
 8004dd8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	69db      	ldr	r3, [r3, #28]
 8004dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004df2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	021b      	lsls	r3, r3, #8
 8004e02:	68fa      	ldr	r2, [r7, #12]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	031b      	lsls	r3, r3, #12
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a0f      	ldr	r2, [pc, #60]	; (8004e5c <TIM_OC4_SetConfig+0x98>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d109      	bne.n	8004e38 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	019b      	lsls	r3, r3, #6
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	68fa      	ldr	r2, [r7, #12]
 8004e42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685a      	ldr	r2, [r3, #4]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	621a      	str	r2, [r3, #32]
}
 8004e52:	bf00      	nop
 8004e54:	371c      	adds	r7, #28
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bc80      	pop	{r7}
 8004e5a:	4770      	bx	lr
 8004e5c:	40012c00 	.word	0x40012c00

08004e60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b087      	sub	sp, #28
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6a1b      	ldr	r3, [r3, #32]
 8004e70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6a1b      	ldr	r3, [r3, #32]
 8004e76:	f023 0201 	bic.w	r2, r3, #1
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	011b      	lsls	r3, r3, #4
 8004e90:	693a      	ldr	r2, [r7, #16]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	f023 030a 	bic.w	r3, r3, #10
 8004e9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e9e:	697a      	ldr	r2, [r7, #20]
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	621a      	str	r2, [r3, #32]
}
 8004eb2:	bf00      	nop
 8004eb4:	371c      	adds	r7, #28
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bc80      	pop	{r7}
 8004eba:	4770      	bx	lr

08004ebc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b087      	sub	sp, #28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6a1b      	ldr	r3, [r3, #32]
 8004ecc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	f023 0210 	bic.w	r2, r3, #16
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ee6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	031b      	lsls	r3, r3, #12
 8004eec:	693a      	ldr	r2, [r7, #16]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ef8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	011b      	lsls	r3, r3, #4
 8004efe:	697a      	ldr	r2, [r7, #20]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	621a      	str	r2, [r3, #32]
}
 8004f10:	bf00      	nop
 8004f12:	371c      	adds	r7, #28
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bc80      	pop	{r7}
 8004f18:	4770      	bx	lr

08004f1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b085      	sub	sp, #20
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
 8004f22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	f043 0307 	orr.w	r3, r3, #7
 8004f3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	68fa      	ldr	r2, [r7, #12]
 8004f42:	609a      	str	r2, [r3, #8]
}
 8004f44:	bf00      	nop
 8004f46:	3714      	adds	r7, #20
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bc80      	pop	{r7}
 8004f4c:	4770      	bx	lr

08004f4e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f4e:	b480      	push	{r7}
 8004f50:	b087      	sub	sp, #28
 8004f52:	af00      	add	r7, sp, #0
 8004f54:	60f8      	str	r0, [r7, #12]
 8004f56:	60b9      	str	r1, [r7, #8]
 8004f58:	607a      	str	r2, [r7, #4]
 8004f5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f68:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	021a      	lsls	r2, r3, #8
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	431a      	orrs	r2, r3
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	609a      	str	r2, [r3, #8]
}
 8004f82:	bf00      	nop
 8004f84:	371c      	adds	r7, #28
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bc80      	pop	{r7}
 8004f8a:	4770      	bx	lr

08004f8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b087      	sub	sp, #28
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	f003 031f 	and.w	r3, r3, #31
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6a1a      	ldr	r2, [r3, #32]
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	43db      	mvns	r3, r3
 8004fae:	401a      	ands	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6a1a      	ldr	r2, [r3, #32]
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	f003 031f 	and.w	r3, r3, #31
 8004fbe:	6879      	ldr	r1, [r7, #4]
 8004fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc4:	431a      	orrs	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	621a      	str	r2, [r3, #32]
}
 8004fca:	bf00      	nop
 8004fcc:	371c      	adds	r7, #28
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bc80      	pop	{r7}
 8004fd2:	4770      	bx	lr

08004fd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d101      	bne.n	8004fec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fe8:	2302      	movs	r3, #2
 8004fea:	e046      	b.n	800507a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2202      	movs	r2, #2
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005012:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	4313      	orrs	r3, r2
 800501c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a16      	ldr	r2, [pc, #88]	; (8005084 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d00e      	beq.n	800504e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005038:	d009      	beq.n	800504e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a12      	ldr	r2, [pc, #72]	; (8005088 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d004      	beq.n	800504e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a10      	ldr	r2, [pc, #64]	; (800508c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d10c      	bne.n	8005068 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005054:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	4313      	orrs	r3, r2
 800505e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68ba      	ldr	r2, [r7, #8]
 8005066:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3714      	adds	r7, #20
 800507e:	46bd      	mov	sp, r7
 8005080:	bc80      	pop	{r7}
 8005082:	4770      	bx	lr
 8005084:	40012c00 	.word	0x40012c00
 8005088:	40000400 	.word	0x40000400
 800508c:	40000800 	.word	0x40000800

08005090 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e042      	b.n	8005128 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d106      	bne.n	80050bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f7fc ffda 	bl	8002070 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2224      	movs	r2, #36	; 0x24
 80050c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68da      	ldr	r2, [r3, #12]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 f82b 	bl	8005130 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	695a      	ldr	r2, [r3, #20]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68da      	ldr	r2, [r3, #12]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005108:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2220      	movs	r2, #32
 8005114:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2220      	movs	r2, #32
 800511c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	3708      	adds	r7, #8
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	691b      	ldr	r3, [r3, #16]
 800513e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	68da      	ldr	r2, [r3, #12]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	430a      	orrs	r2, r1
 800514c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	689a      	ldr	r2, [r3, #8]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	431a      	orrs	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	695b      	ldr	r3, [r3, #20]
 800515c:	4313      	orrs	r3, r2
 800515e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800516a:	f023 030c 	bic.w	r3, r3, #12
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	6812      	ldr	r2, [r2, #0]
 8005172:	68b9      	ldr	r1, [r7, #8]
 8005174:	430b      	orrs	r3, r1
 8005176:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	699a      	ldr	r2, [r3, #24]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	430a      	orrs	r2, r1
 800518c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a2c      	ldr	r2, [pc, #176]	; (8005244 <UART_SetConfig+0x114>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d103      	bne.n	80051a0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005198:	f7ff f972 	bl	8004480 <HAL_RCC_GetPCLK2Freq>
 800519c:	60f8      	str	r0, [r7, #12]
 800519e:	e002      	b.n	80051a6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80051a0:	f7ff f95a 	bl	8004458 <HAL_RCC_GetPCLK1Freq>
 80051a4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	4613      	mov	r3, r2
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	4413      	add	r3, r2
 80051ae:	009a      	lsls	r2, r3, #2
 80051b0:	441a      	add	r2, r3
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051bc:	4a22      	ldr	r2, [pc, #136]	; (8005248 <UART_SetConfig+0x118>)
 80051be:	fba2 2303 	umull	r2, r3, r2, r3
 80051c2:	095b      	lsrs	r3, r3, #5
 80051c4:	0119      	lsls	r1, r3, #4
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	4613      	mov	r3, r2
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	4413      	add	r3, r2
 80051ce:	009a      	lsls	r2, r3, #2
 80051d0:	441a      	add	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80051dc:	4b1a      	ldr	r3, [pc, #104]	; (8005248 <UART_SetConfig+0x118>)
 80051de:	fba3 0302 	umull	r0, r3, r3, r2
 80051e2:	095b      	lsrs	r3, r3, #5
 80051e4:	2064      	movs	r0, #100	; 0x64
 80051e6:	fb00 f303 	mul.w	r3, r0, r3
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	011b      	lsls	r3, r3, #4
 80051ee:	3332      	adds	r3, #50	; 0x32
 80051f0:	4a15      	ldr	r2, [pc, #84]	; (8005248 <UART_SetConfig+0x118>)
 80051f2:	fba2 2303 	umull	r2, r3, r2, r3
 80051f6:	095b      	lsrs	r3, r3, #5
 80051f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051fc:	4419      	add	r1, r3
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	4613      	mov	r3, r2
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	4413      	add	r3, r2
 8005206:	009a      	lsls	r2, r3, #2
 8005208:	441a      	add	r2, r3
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	fbb2 f2f3 	udiv	r2, r2, r3
 8005214:	4b0c      	ldr	r3, [pc, #48]	; (8005248 <UART_SetConfig+0x118>)
 8005216:	fba3 0302 	umull	r0, r3, r3, r2
 800521a:	095b      	lsrs	r3, r3, #5
 800521c:	2064      	movs	r0, #100	; 0x64
 800521e:	fb00 f303 	mul.w	r3, r0, r3
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	011b      	lsls	r3, r3, #4
 8005226:	3332      	adds	r3, #50	; 0x32
 8005228:	4a07      	ldr	r2, [pc, #28]	; (8005248 <UART_SetConfig+0x118>)
 800522a:	fba2 2303 	umull	r2, r3, r2, r3
 800522e:	095b      	lsrs	r3, r3, #5
 8005230:	f003 020f 	and.w	r2, r3, #15
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	440a      	add	r2, r1
 800523a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800523c:	bf00      	nop
 800523e:	3710      	adds	r7, #16
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}
 8005244:	40013800 	.word	0x40013800
 8005248:	51eb851f 	.word	0x51eb851f

0800524c <__errno>:
 800524c:	4b01      	ldr	r3, [pc, #4]	; (8005254 <__errno+0x8>)
 800524e:	6818      	ldr	r0, [r3, #0]
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	20000018 	.word	0x20000018

08005258 <__libc_init_array>:
 8005258:	b570      	push	{r4, r5, r6, lr}
 800525a:	2600      	movs	r6, #0
 800525c:	4d0c      	ldr	r5, [pc, #48]	; (8005290 <__libc_init_array+0x38>)
 800525e:	4c0d      	ldr	r4, [pc, #52]	; (8005294 <__libc_init_array+0x3c>)
 8005260:	1b64      	subs	r4, r4, r5
 8005262:	10a4      	asrs	r4, r4, #2
 8005264:	42a6      	cmp	r6, r4
 8005266:	d109      	bne.n	800527c <__libc_init_array+0x24>
 8005268:	f000 fff8 	bl	800625c <_init>
 800526c:	2600      	movs	r6, #0
 800526e:	4d0a      	ldr	r5, [pc, #40]	; (8005298 <__libc_init_array+0x40>)
 8005270:	4c0a      	ldr	r4, [pc, #40]	; (800529c <__libc_init_array+0x44>)
 8005272:	1b64      	subs	r4, r4, r5
 8005274:	10a4      	asrs	r4, r4, #2
 8005276:	42a6      	cmp	r6, r4
 8005278:	d105      	bne.n	8005286 <__libc_init_array+0x2e>
 800527a:	bd70      	pop	{r4, r5, r6, pc}
 800527c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005280:	4798      	blx	r3
 8005282:	3601      	adds	r6, #1
 8005284:	e7ee      	b.n	8005264 <__libc_init_array+0xc>
 8005286:	f855 3b04 	ldr.w	r3, [r5], #4
 800528a:	4798      	blx	r3
 800528c:	3601      	adds	r6, #1
 800528e:	e7f2      	b.n	8005276 <__libc_init_array+0x1e>
 8005290:	080065c0 	.word	0x080065c0
 8005294:	080065c0 	.word	0x080065c0
 8005298:	080065c0 	.word	0x080065c0
 800529c:	080065c4 	.word	0x080065c4

080052a0 <memset>:
 80052a0:	4603      	mov	r3, r0
 80052a2:	4402      	add	r2, r0
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d100      	bne.n	80052aa <memset+0xa>
 80052a8:	4770      	bx	lr
 80052aa:	f803 1b01 	strb.w	r1, [r3], #1
 80052ae:	e7f9      	b.n	80052a4 <memset+0x4>

080052b0 <iprintf>:
 80052b0:	b40f      	push	{r0, r1, r2, r3}
 80052b2:	4b0a      	ldr	r3, [pc, #40]	; (80052dc <iprintf+0x2c>)
 80052b4:	b513      	push	{r0, r1, r4, lr}
 80052b6:	681c      	ldr	r4, [r3, #0]
 80052b8:	b124      	cbz	r4, 80052c4 <iprintf+0x14>
 80052ba:	69a3      	ldr	r3, [r4, #24]
 80052bc:	b913      	cbnz	r3, 80052c4 <iprintf+0x14>
 80052be:	4620      	mov	r0, r4
 80052c0:	f000 fa5e 	bl	8005780 <__sinit>
 80052c4:	ab05      	add	r3, sp, #20
 80052c6:	4620      	mov	r0, r4
 80052c8:	9a04      	ldr	r2, [sp, #16]
 80052ca:	68a1      	ldr	r1, [r4, #8]
 80052cc:	9301      	str	r3, [sp, #4]
 80052ce:	f000 fc29 	bl	8005b24 <_vfiprintf_r>
 80052d2:	b002      	add	sp, #8
 80052d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052d8:	b004      	add	sp, #16
 80052da:	4770      	bx	lr
 80052dc:	20000018 	.word	0x20000018

080052e0 <_puts_r>:
 80052e0:	b570      	push	{r4, r5, r6, lr}
 80052e2:	460e      	mov	r6, r1
 80052e4:	4605      	mov	r5, r0
 80052e6:	b118      	cbz	r0, 80052f0 <_puts_r+0x10>
 80052e8:	6983      	ldr	r3, [r0, #24]
 80052ea:	b90b      	cbnz	r3, 80052f0 <_puts_r+0x10>
 80052ec:	f000 fa48 	bl	8005780 <__sinit>
 80052f0:	69ab      	ldr	r3, [r5, #24]
 80052f2:	68ac      	ldr	r4, [r5, #8]
 80052f4:	b913      	cbnz	r3, 80052fc <_puts_r+0x1c>
 80052f6:	4628      	mov	r0, r5
 80052f8:	f000 fa42 	bl	8005780 <__sinit>
 80052fc:	4b2c      	ldr	r3, [pc, #176]	; (80053b0 <_puts_r+0xd0>)
 80052fe:	429c      	cmp	r4, r3
 8005300:	d120      	bne.n	8005344 <_puts_r+0x64>
 8005302:	686c      	ldr	r4, [r5, #4]
 8005304:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005306:	07db      	lsls	r3, r3, #31
 8005308:	d405      	bmi.n	8005316 <_puts_r+0x36>
 800530a:	89a3      	ldrh	r3, [r4, #12]
 800530c:	0598      	lsls	r0, r3, #22
 800530e:	d402      	bmi.n	8005316 <_puts_r+0x36>
 8005310:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005312:	f000 fad3 	bl	80058bc <__retarget_lock_acquire_recursive>
 8005316:	89a3      	ldrh	r3, [r4, #12]
 8005318:	0719      	lsls	r1, r3, #28
 800531a:	d51d      	bpl.n	8005358 <_puts_r+0x78>
 800531c:	6923      	ldr	r3, [r4, #16]
 800531e:	b1db      	cbz	r3, 8005358 <_puts_r+0x78>
 8005320:	3e01      	subs	r6, #1
 8005322:	68a3      	ldr	r3, [r4, #8]
 8005324:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005328:	3b01      	subs	r3, #1
 800532a:	60a3      	str	r3, [r4, #8]
 800532c:	bb39      	cbnz	r1, 800537e <_puts_r+0x9e>
 800532e:	2b00      	cmp	r3, #0
 8005330:	da38      	bge.n	80053a4 <_puts_r+0xc4>
 8005332:	4622      	mov	r2, r4
 8005334:	210a      	movs	r1, #10
 8005336:	4628      	mov	r0, r5
 8005338:	f000 f848 	bl	80053cc <__swbuf_r>
 800533c:	3001      	adds	r0, #1
 800533e:	d011      	beq.n	8005364 <_puts_r+0x84>
 8005340:	250a      	movs	r5, #10
 8005342:	e011      	b.n	8005368 <_puts_r+0x88>
 8005344:	4b1b      	ldr	r3, [pc, #108]	; (80053b4 <_puts_r+0xd4>)
 8005346:	429c      	cmp	r4, r3
 8005348:	d101      	bne.n	800534e <_puts_r+0x6e>
 800534a:	68ac      	ldr	r4, [r5, #8]
 800534c:	e7da      	b.n	8005304 <_puts_r+0x24>
 800534e:	4b1a      	ldr	r3, [pc, #104]	; (80053b8 <_puts_r+0xd8>)
 8005350:	429c      	cmp	r4, r3
 8005352:	bf08      	it	eq
 8005354:	68ec      	ldreq	r4, [r5, #12]
 8005356:	e7d5      	b.n	8005304 <_puts_r+0x24>
 8005358:	4621      	mov	r1, r4
 800535a:	4628      	mov	r0, r5
 800535c:	f000 f888 	bl	8005470 <__swsetup_r>
 8005360:	2800      	cmp	r0, #0
 8005362:	d0dd      	beq.n	8005320 <_puts_r+0x40>
 8005364:	f04f 35ff 	mov.w	r5, #4294967295
 8005368:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800536a:	07da      	lsls	r2, r3, #31
 800536c:	d405      	bmi.n	800537a <_puts_r+0x9a>
 800536e:	89a3      	ldrh	r3, [r4, #12]
 8005370:	059b      	lsls	r3, r3, #22
 8005372:	d402      	bmi.n	800537a <_puts_r+0x9a>
 8005374:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005376:	f000 faa2 	bl	80058be <__retarget_lock_release_recursive>
 800537a:	4628      	mov	r0, r5
 800537c:	bd70      	pop	{r4, r5, r6, pc}
 800537e:	2b00      	cmp	r3, #0
 8005380:	da04      	bge.n	800538c <_puts_r+0xac>
 8005382:	69a2      	ldr	r2, [r4, #24]
 8005384:	429a      	cmp	r2, r3
 8005386:	dc06      	bgt.n	8005396 <_puts_r+0xb6>
 8005388:	290a      	cmp	r1, #10
 800538a:	d004      	beq.n	8005396 <_puts_r+0xb6>
 800538c:	6823      	ldr	r3, [r4, #0]
 800538e:	1c5a      	adds	r2, r3, #1
 8005390:	6022      	str	r2, [r4, #0]
 8005392:	7019      	strb	r1, [r3, #0]
 8005394:	e7c5      	b.n	8005322 <_puts_r+0x42>
 8005396:	4622      	mov	r2, r4
 8005398:	4628      	mov	r0, r5
 800539a:	f000 f817 	bl	80053cc <__swbuf_r>
 800539e:	3001      	adds	r0, #1
 80053a0:	d1bf      	bne.n	8005322 <_puts_r+0x42>
 80053a2:	e7df      	b.n	8005364 <_puts_r+0x84>
 80053a4:	250a      	movs	r5, #10
 80053a6:	6823      	ldr	r3, [r4, #0]
 80053a8:	1c5a      	adds	r2, r3, #1
 80053aa:	6022      	str	r2, [r4, #0]
 80053ac:	701d      	strb	r5, [r3, #0]
 80053ae:	e7db      	b.n	8005368 <_puts_r+0x88>
 80053b0:	0800654c 	.word	0x0800654c
 80053b4:	0800656c 	.word	0x0800656c
 80053b8:	0800652c 	.word	0x0800652c

080053bc <puts>:
 80053bc:	4b02      	ldr	r3, [pc, #8]	; (80053c8 <puts+0xc>)
 80053be:	4601      	mov	r1, r0
 80053c0:	6818      	ldr	r0, [r3, #0]
 80053c2:	f7ff bf8d 	b.w	80052e0 <_puts_r>
 80053c6:	bf00      	nop
 80053c8:	20000018 	.word	0x20000018

080053cc <__swbuf_r>:
 80053cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ce:	460e      	mov	r6, r1
 80053d0:	4614      	mov	r4, r2
 80053d2:	4605      	mov	r5, r0
 80053d4:	b118      	cbz	r0, 80053de <__swbuf_r+0x12>
 80053d6:	6983      	ldr	r3, [r0, #24]
 80053d8:	b90b      	cbnz	r3, 80053de <__swbuf_r+0x12>
 80053da:	f000 f9d1 	bl	8005780 <__sinit>
 80053de:	4b21      	ldr	r3, [pc, #132]	; (8005464 <__swbuf_r+0x98>)
 80053e0:	429c      	cmp	r4, r3
 80053e2:	d12b      	bne.n	800543c <__swbuf_r+0x70>
 80053e4:	686c      	ldr	r4, [r5, #4]
 80053e6:	69a3      	ldr	r3, [r4, #24]
 80053e8:	60a3      	str	r3, [r4, #8]
 80053ea:	89a3      	ldrh	r3, [r4, #12]
 80053ec:	071a      	lsls	r2, r3, #28
 80053ee:	d52f      	bpl.n	8005450 <__swbuf_r+0x84>
 80053f0:	6923      	ldr	r3, [r4, #16]
 80053f2:	b36b      	cbz	r3, 8005450 <__swbuf_r+0x84>
 80053f4:	6923      	ldr	r3, [r4, #16]
 80053f6:	6820      	ldr	r0, [r4, #0]
 80053f8:	b2f6      	uxtb	r6, r6
 80053fa:	1ac0      	subs	r0, r0, r3
 80053fc:	6963      	ldr	r3, [r4, #20]
 80053fe:	4637      	mov	r7, r6
 8005400:	4283      	cmp	r3, r0
 8005402:	dc04      	bgt.n	800540e <__swbuf_r+0x42>
 8005404:	4621      	mov	r1, r4
 8005406:	4628      	mov	r0, r5
 8005408:	f000 f926 	bl	8005658 <_fflush_r>
 800540c:	bb30      	cbnz	r0, 800545c <__swbuf_r+0x90>
 800540e:	68a3      	ldr	r3, [r4, #8]
 8005410:	3001      	adds	r0, #1
 8005412:	3b01      	subs	r3, #1
 8005414:	60a3      	str	r3, [r4, #8]
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	1c5a      	adds	r2, r3, #1
 800541a:	6022      	str	r2, [r4, #0]
 800541c:	701e      	strb	r6, [r3, #0]
 800541e:	6963      	ldr	r3, [r4, #20]
 8005420:	4283      	cmp	r3, r0
 8005422:	d004      	beq.n	800542e <__swbuf_r+0x62>
 8005424:	89a3      	ldrh	r3, [r4, #12]
 8005426:	07db      	lsls	r3, r3, #31
 8005428:	d506      	bpl.n	8005438 <__swbuf_r+0x6c>
 800542a:	2e0a      	cmp	r6, #10
 800542c:	d104      	bne.n	8005438 <__swbuf_r+0x6c>
 800542e:	4621      	mov	r1, r4
 8005430:	4628      	mov	r0, r5
 8005432:	f000 f911 	bl	8005658 <_fflush_r>
 8005436:	b988      	cbnz	r0, 800545c <__swbuf_r+0x90>
 8005438:	4638      	mov	r0, r7
 800543a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800543c:	4b0a      	ldr	r3, [pc, #40]	; (8005468 <__swbuf_r+0x9c>)
 800543e:	429c      	cmp	r4, r3
 8005440:	d101      	bne.n	8005446 <__swbuf_r+0x7a>
 8005442:	68ac      	ldr	r4, [r5, #8]
 8005444:	e7cf      	b.n	80053e6 <__swbuf_r+0x1a>
 8005446:	4b09      	ldr	r3, [pc, #36]	; (800546c <__swbuf_r+0xa0>)
 8005448:	429c      	cmp	r4, r3
 800544a:	bf08      	it	eq
 800544c:	68ec      	ldreq	r4, [r5, #12]
 800544e:	e7ca      	b.n	80053e6 <__swbuf_r+0x1a>
 8005450:	4621      	mov	r1, r4
 8005452:	4628      	mov	r0, r5
 8005454:	f000 f80c 	bl	8005470 <__swsetup_r>
 8005458:	2800      	cmp	r0, #0
 800545a:	d0cb      	beq.n	80053f4 <__swbuf_r+0x28>
 800545c:	f04f 37ff 	mov.w	r7, #4294967295
 8005460:	e7ea      	b.n	8005438 <__swbuf_r+0x6c>
 8005462:	bf00      	nop
 8005464:	0800654c 	.word	0x0800654c
 8005468:	0800656c 	.word	0x0800656c
 800546c:	0800652c 	.word	0x0800652c

08005470 <__swsetup_r>:
 8005470:	4b32      	ldr	r3, [pc, #200]	; (800553c <__swsetup_r+0xcc>)
 8005472:	b570      	push	{r4, r5, r6, lr}
 8005474:	681d      	ldr	r5, [r3, #0]
 8005476:	4606      	mov	r6, r0
 8005478:	460c      	mov	r4, r1
 800547a:	b125      	cbz	r5, 8005486 <__swsetup_r+0x16>
 800547c:	69ab      	ldr	r3, [r5, #24]
 800547e:	b913      	cbnz	r3, 8005486 <__swsetup_r+0x16>
 8005480:	4628      	mov	r0, r5
 8005482:	f000 f97d 	bl	8005780 <__sinit>
 8005486:	4b2e      	ldr	r3, [pc, #184]	; (8005540 <__swsetup_r+0xd0>)
 8005488:	429c      	cmp	r4, r3
 800548a:	d10f      	bne.n	80054ac <__swsetup_r+0x3c>
 800548c:	686c      	ldr	r4, [r5, #4]
 800548e:	89a3      	ldrh	r3, [r4, #12]
 8005490:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005494:	0719      	lsls	r1, r3, #28
 8005496:	d42c      	bmi.n	80054f2 <__swsetup_r+0x82>
 8005498:	06dd      	lsls	r5, r3, #27
 800549a:	d411      	bmi.n	80054c0 <__swsetup_r+0x50>
 800549c:	2309      	movs	r3, #9
 800549e:	6033      	str	r3, [r6, #0]
 80054a0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80054a4:	f04f 30ff 	mov.w	r0, #4294967295
 80054a8:	81a3      	strh	r3, [r4, #12]
 80054aa:	e03e      	b.n	800552a <__swsetup_r+0xba>
 80054ac:	4b25      	ldr	r3, [pc, #148]	; (8005544 <__swsetup_r+0xd4>)
 80054ae:	429c      	cmp	r4, r3
 80054b0:	d101      	bne.n	80054b6 <__swsetup_r+0x46>
 80054b2:	68ac      	ldr	r4, [r5, #8]
 80054b4:	e7eb      	b.n	800548e <__swsetup_r+0x1e>
 80054b6:	4b24      	ldr	r3, [pc, #144]	; (8005548 <__swsetup_r+0xd8>)
 80054b8:	429c      	cmp	r4, r3
 80054ba:	bf08      	it	eq
 80054bc:	68ec      	ldreq	r4, [r5, #12]
 80054be:	e7e6      	b.n	800548e <__swsetup_r+0x1e>
 80054c0:	0758      	lsls	r0, r3, #29
 80054c2:	d512      	bpl.n	80054ea <__swsetup_r+0x7a>
 80054c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80054c6:	b141      	cbz	r1, 80054da <__swsetup_r+0x6a>
 80054c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80054cc:	4299      	cmp	r1, r3
 80054ce:	d002      	beq.n	80054d6 <__swsetup_r+0x66>
 80054d0:	4630      	mov	r0, r6
 80054d2:	f000 fa59 	bl	8005988 <_free_r>
 80054d6:	2300      	movs	r3, #0
 80054d8:	6363      	str	r3, [r4, #52]	; 0x34
 80054da:	89a3      	ldrh	r3, [r4, #12]
 80054dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80054e0:	81a3      	strh	r3, [r4, #12]
 80054e2:	2300      	movs	r3, #0
 80054e4:	6063      	str	r3, [r4, #4]
 80054e6:	6923      	ldr	r3, [r4, #16]
 80054e8:	6023      	str	r3, [r4, #0]
 80054ea:	89a3      	ldrh	r3, [r4, #12]
 80054ec:	f043 0308 	orr.w	r3, r3, #8
 80054f0:	81a3      	strh	r3, [r4, #12]
 80054f2:	6923      	ldr	r3, [r4, #16]
 80054f4:	b94b      	cbnz	r3, 800550a <__swsetup_r+0x9a>
 80054f6:	89a3      	ldrh	r3, [r4, #12]
 80054f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80054fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005500:	d003      	beq.n	800550a <__swsetup_r+0x9a>
 8005502:	4621      	mov	r1, r4
 8005504:	4630      	mov	r0, r6
 8005506:	f000 f9ff 	bl	8005908 <__smakebuf_r>
 800550a:	89a0      	ldrh	r0, [r4, #12]
 800550c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005510:	f010 0301 	ands.w	r3, r0, #1
 8005514:	d00a      	beq.n	800552c <__swsetup_r+0xbc>
 8005516:	2300      	movs	r3, #0
 8005518:	60a3      	str	r3, [r4, #8]
 800551a:	6963      	ldr	r3, [r4, #20]
 800551c:	425b      	negs	r3, r3
 800551e:	61a3      	str	r3, [r4, #24]
 8005520:	6923      	ldr	r3, [r4, #16]
 8005522:	b943      	cbnz	r3, 8005536 <__swsetup_r+0xc6>
 8005524:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005528:	d1ba      	bne.n	80054a0 <__swsetup_r+0x30>
 800552a:	bd70      	pop	{r4, r5, r6, pc}
 800552c:	0781      	lsls	r1, r0, #30
 800552e:	bf58      	it	pl
 8005530:	6963      	ldrpl	r3, [r4, #20]
 8005532:	60a3      	str	r3, [r4, #8]
 8005534:	e7f4      	b.n	8005520 <__swsetup_r+0xb0>
 8005536:	2000      	movs	r0, #0
 8005538:	e7f7      	b.n	800552a <__swsetup_r+0xba>
 800553a:	bf00      	nop
 800553c:	20000018 	.word	0x20000018
 8005540:	0800654c 	.word	0x0800654c
 8005544:	0800656c 	.word	0x0800656c
 8005548:	0800652c 	.word	0x0800652c

0800554c <__sflush_r>:
 800554c:	898a      	ldrh	r2, [r1, #12]
 800554e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005552:	4605      	mov	r5, r0
 8005554:	0710      	lsls	r0, r2, #28
 8005556:	460c      	mov	r4, r1
 8005558:	d458      	bmi.n	800560c <__sflush_r+0xc0>
 800555a:	684b      	ldr	r3, [r1, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	dc05      	bgt.n	800556c <__sflush_r+0x20>
 8005560:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005562:	2b00      	cmp	r3, #0
 8005564:	dc02      	bgt.n	800556c <__sflush_r+0x20>
 8005566:	2000      	movs	r0, #0
 8005568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800556c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800556e:	2e00      	cmp	r6, #0
 8005570:	d0f9      	beq.n	8005566 <__sflush_r+0x1a>
 8005572:	2300      	movs	r3, #0
 8005574:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005578:	682f      	ldr	r7, [r5, #0]
 800557a:	602b      	str	r3, [r5, #0]
 800557c:	d032      	beq.n	80055e4 <__sflush_r+0x98>
 800557e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005580:	89a3      	ldrh	r3, [r4, #12]
 8005582:	075a      	lsls	r2, r3, #29
 8005584:	d505      	bpl.n	8005592 <__sflush_r+0x46>
 8005586:	6863      	ldr	r3, [r4, #4]
 8005588:	1ac0      	subs	r0, r0, r3
 800558a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800558c:	b10b      	cbz	r3, 8005592 <__sflush_r+0x46>
 800558e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005590:	1ac0      	subs	r0, r0, r3
 8005592:	2300      	movs	r3, #0
 8005594:	4602      	mov	r2, r0
 8005596:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005598:	4628      	mov	r0, r5
 800559a:	6a21      	ldr	r1, [r4, #32]
 800559c:	47b0      	blx	r6
 800559e:	1c43      	adds	r3, r0, #1
 80055a0:	89a3      	ldrh	r3, [r4, #12]
 80055a2:	d106      	bne.n	80055b2 <__sflush_r+0x66>
 80055a4:	6829      	ldr	r1, [r5, #0]
 80055a6:	291d      	cmp	r1, #29
 80055a8:	d82c      	bhi.n	8005604 <__sflush_r+0xb8>
 80055aa:	4a2a      	ldr	r2, [pc, #168]	; (8005654 <__sflush_r+0x108>)
 80055ac:	40ca      	lsrs	r2, r1
 80055ae:	07d6      	lsls	r6, r2, #31
 80055b0:	d528      	bpl.n	8005604 <__sflush_r+0xb8>
 80055b2:	2200      	movs	r2, #0
 80055b4:	6062      	str	r2, [r4, #4]
 80055b6:	6922      	ldr	r2, [r4, #16]
 80055b8:	04d9      	lsls	r1, r3, #19
 80055ba:	6022      	str	r2, [r4, #0]
 80055bc:	d504      	bpl.n	80055c8 <__sflush_r+0x7c>
 80055be:	1c42      	adds	r2, r0, #1
 80055c0:	d101      	bne.n	80055c6 <__sflush_r+0x7a>
 80055c2:	682b      	ldr	r3, [r5, #0]
 80055c4:	b903      	cbnz	r3, 80055c8 <__sflush_r+0x7c>
 80055c6:	6560      	str	r0, [r4, #84]	; 0x54
 80055c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80055ca:	602f      	str	r7, [r5, #0]
 80055cc:	2900      	cmp	r1, #0
 80055ce:	d0ca      	beq.n	8005566 <__sflush_r+0x1a>
 80055d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80055d4:	4299      	cmp	r1, r3
 80055d6:	d002      	beq.n	80055de <__sflush_r+0x92>
 80055d8:	4628      	mov	r0, r5
 80055da:	f000 f9d5 	bl	8005988 <_free_r>
 80055de:	2000      	movs	r0, #0
 80055e0:	6360      	str	r0, [r4, #52]	; 0x34
 80055e2:	e7c1      	b.n	8005568 <__sflush_r+0x1c>
 80055e4:	6a21      	ldr	r1, [r4, #32]
 80055e6:	2301      	movs	r3, #1
 80055e8:	4628      	mov	r0, r5
 80055ea:	47b0      	blx	r6
 80055ec:	1c41      	adds	r1, r0, #1
 80055ee:	d1c7      	bne.n	8005580 <__sflush_r+0x34>
 80055f0:	682b      	ldr	r3, [r5, #0]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d0c4      	beq.n	8005580 <__sflush_r+0x34>
 80055f6:	2b1d      	cmp	r3, #29
 80055f8:	d001      	beq.n	80055fe <__sflush_r+0xb2>
 80055fa:	2b16      	cmp	r3, #22
 80055fc:	d101      	bne.n	8005602 <__sflush_r+0xb6>
 80055fe:	602f      	str	r7, [r5, #0]
 8005600:	e7b1      	b.n	8005566 <__sflush_r+0x1a>
 8005602:	89a3      	ldrh	r3, [r4, #12]
 8005604:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005608:	81a3      	strh	r3, [r4, #12]
 800560a:	e7ad      	b.n	8005568 <__sflush_r+0x1c>
 800560c:	690f      	ldr	r7, [r1, #16]
 800560e:	2f00      	cmp	r7, #0
 8005610:	d0a9      	beq.n	8005566 <__sflush_r+0x1a>
 8005612:	0793      	lsls	r3, r2, #30
 8005614:	bf18      	it	ne
 8005616:	2300      	movne	r3, #0
 8005618:	680e      	ldr	r6, [r1, #0]
 800561a:	bf08      	it	eq
 800561c:	694b      	ldreq	r3, [r1, #20]
 800561e:	eba6 0807 	sub.w	r8, r6, r7
 8005622:	600f      	str	r7, [r1, #0]
 8005624:	608b      	str	r3, [r1, #8]
 8005626:	f1b8 0f00 	cmp.w	r8, #0
 800562a:	dd9c      	ble.n	8005566 <__sflush_r+0x1a>
 800562c:	4643      	mov	r3, r8
 800562e:	463a      	mov	r2, r7
 8005630:	4628      	mov	r0, r5
 8005632:	6a21      	ldr	r1, [r4, #32]
 8005634:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005636:	47b0      	blx	r6
 8005638:	2800      	cmp	r0, #0
 800563a:	dc06      	bgt.n	800564a <__sflush_r+0xfe>
 800563c:	89a3      	ldrh	r3, [r4, #12]
 800563e:	f04f 30ff 	mov.w	r0, #4294967295
 8005642:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005646:	81a3      	strh	r3, [r4, #12]
 8005648:	e78e      	b.n	8005568 <__sflush_r+0x1c>
 800564a:	4407      	add	r7, r0
 800564c:	eba8 0800 	sub.w	r8, r8, r0
 8005650:	e7e9      	b.n	8005626 <__sflush_r+0xda>
 8005652:	bf00      	nop
 8005654:	20400001 	.word	0x20400001

08005658 <_fflush_r>:
 8005658:	b538      	push	{r3, r4, r5, lr}
 800565a:	690b      	ldr	r3, [r1, #16]
 800565c:	4605      	mov	r5, r0
 800565e:	460c      	mov	r4, r1
 8005660:	b913      	cbnz	r3, 8005668 <_fflush_r+0x10>
 8005662:	2500      	movs	r5, #0
 8005664:	4628      	mov	r0, r5
 8005666:	bd38      	pop	{r3, r4, r5, pc}
 8005668:	b118      	cbz	r0, 8005672 <_fflush_r+0x1a>
 800566a:	6983      	ldr	r3, [r0, #24]
 800566c:	b90b      	cbnz	r3, 8005672 <_fflush_r+0x1a>
 800566e:	f000 f887 	bl	8005780 <__sinit>
 8005672:	4b14      	ldr	r3, [pc, #80]	; (80056c4 <_fflush_r+0x6c>)
 8005674:	429c      	cmp	r4, r3
 8005676:	d11b      	bne.n	80056b0 <_fflush_r+0x58>
 8005678:	686c      	ldr	r4, [r5, #4]
 800567a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d0ef      	beq.n	8005662 <_fflush_r+0xa>
 8005682:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005684:	07d0      	lsls	r0, r2, #31
 8005686:	d404      	bmi.n	8005692 <_fflush_r+0x3a>
 8005688:	0599      	lsls	r1, r3, #22
 800568a:	d402      	bmi.n	8005692 <_fflush_r+0x3a>
 800568c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800568e:	f000 f915 	bl	80058bc <__retarget_lock_acquire_recursive>
 8005692:	4628      	mov	r0, r5
 8005694:	4621      	mov	r1, r4
 8005696:	f7ff ff59 	bl	800554c <__sflush_r>
 800569a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800569c:	4605      	mov	r5, r0
 800569e:	07da      	lsls	r2, r3, #31
 80056a0:	d4e0      	bmi.n	8005664 <_fflush_r+0xc>
 80056a2:	89a3      	ldrh	r3, [r4, #12]
 80056a4:	059b      	lsls	r3, r3, #22
 80056a6:	d4dd      	bmi.n	8005664 <_fflush_r+0xc>
 80056a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056aa:	f000 f908 	bl	80058be <__retarget_lock_release_recursive>
 80056ae:	e7d9      	b.n	8005664 <_fflush_r+0xc>
 80056b0:	4b05      	ldr	r3, [pc, #20]	; (80056c8 <_fflush_r+0x70>)
 80056b2:	429c      	cmp	r4, r3
 80056b4:	d101      	bne.n	80056ba <_fflush_r+0x62>
 80056b6:	68ac      	ldr	r4, [r5, #8]
 80056b8:	e7df      	b.n	800567a <_fflush_r+0x22>
 80056ba:	4b04      	ldr	r3, [pc, #16]	; (80056cc <_fflush_r+0x74>)
 80056bc:	429c      	cmp	r4, r3
 80056be:	bf08      	it	eq
 80056c0:	68ec      	ldreq	r4, [r5, #12]
 80056c2:	e7da      	b.n	800567a <_fflush_r+0x22>
 80056c4:	0800654c 	.word	0x0800654c
 80056c8:	0800656c 	.word	0x0800656c
 80056cc:	0800652c 	.word	0x0800652c

080056d0 <std>:
 80056d0:	2300      	movs	r3, #0
 80056d2:	b510      	push	{r4, lr}
 80056d4:	4604      	mov	r4, r0
 80056d6:	e9c0 3300 	strd	r3, r3, [r0]
 80056da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80056de:	6083      	str	r3, [r0, #8]
 80056e0:	8181      	strh	r1, [r0, #12]
 80056e2:	6643      	str	r3, [r0, #100]	; 0x64
 80056e4:	81c2      	strh	r2, [r0, #14]
 80056e6:	6183      	str	r3, [r0, #24]
 80056e8:	4619      	mov	r1, r3
 80056ea:	2208      	movs	r2, #8
 80056ec:	305c      	adds	r0, #92	; 0x5c
 80056ee:	f7ff fdd7 	bl	80052a0 <memset>
 80056f2:	4b05      	ldr	r3, [pc, #20]	; (8005708 <std+0x38>)
 80056f4:	6224      	str	r4, [r4, #32]
 80056f6:	6263      	str	r3, [r4, #36]	; 0x24
 80056f8:	4b04      	ldr	r3, [pc, #16]	; (800570c <std+0x3c>)
 80056fa:	62a3      	str	r3, [r4, #40]	; 0x28
 80056fc:	4b04      	ldr	r3, [pc, #16]	; (8005710 <std+0x40>)
 80056fe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005700:	4b04      	ldr	r3, [pc, #16]	; (8005714 <std+0x44>)
 8005702:	6323      	str	r3, [r4, #48]	; 0x30
 8005704:	bd10      	pop	{r4, pc}
 8005706:	bf00      	nop
 8005708:	080060d1 	.word	0x080060d1
 800570c:	080060f3 	.word	0x080060f3
 8005710:	0800612b 	.word	0x0800612b
 8005714:	0800614f 	.word	0x0800614f

08005718 <_cleanup_r>:
 8005718:	4901      	ldr	r1, [pc, #4]	; (8005720 <_cleanup_r+0x8>)
 800571a:	f000 b8af 	b.w	800587c <_fwalk_reent>
 800571e:	bf00      	nop
 8005720:	08005659 	.word	0x08005659

08005724 <__sfmoreglue>:
 8005724:	b570      	push	{r4, r5, r6, lr}
 8005726:	2568      	movs	r5, #104	; 0x68
 8005728:	1e4a      	subs	r2, r1, #1
 800572a:	4355      	muls	r5, r2
 800572c:	460e      	mov	r6, r1
 800572e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005732:	f000 f975 	bl	8005a20 <_malloc_r>
 8005736:	4604      	mov	r4, r0
 8005738:	b140      	cbz	r0, 800574c <__sfmoreglue+0x28>
 800573a:	2100      	movs	r1, #0
 800573c:	e9c0 1600 	strd	r1, r6, [r0]
 8005740:	300c      	adds	r0, #12
 8005742:	60a0      	str	r0, [r4, #8]
 8005744:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005748:	f7ff fdaa 	bl	80052a0 <memset>
 800574c:	4620      	mov	r0, r4
 800574e:	bd70      	pop	{r4, r5, r6, pc}

08005750 <__sfp_lock_acquire>:
 8005750:	4801      	ldr	r0, [pc, #4]	; (8005758 <__sfp_lock_acquire+0x8>)
 8005752:	f000 b8b3 	b.w	80058bc <__retarget_lock_acquire_recursive>
 8005756:	bf00      	nop
 8005758:	20000350 	.word	0x20000350

0800575c <__sfp_lock_release>:
 800575c:	4801      	ldr	r0, [pc, #4]	; (8005764 <__sfp_lock_release+0x8>)
 800575e:	f000 b8ae 	b.w	80058be <__retarget_lock_release_recursive>
 8005762:	bf00      	nop
 8005764:	20000350 	.word	0x20000350

08005768 <__sinit_lock_acquire>:
 8005768:	4801      	ldr	r0, [pc, #4]	; (8005770 <__sinit_lock_acquire+0x8>)
 800576a:	f000 b8a7 	b.w	80058bc <__retarget_lock_acquire_recursive>
 800576e:	bf00      	nop
 8005770:	2000034b 	.word	0x2000034b

08005774 <__sinit_lock_release>:
 8005774:	4801      	ldr	r0, [pc, #4]	; (800577c <__sinit_lock_release+0x8>)
 8005776:	f000 b8a2 	b.w	80058be <__retarget_lock_release_recursive>
 800577a:	bf00      	nop
 800577c:	2000034b 	.word	0x2000034b

08005780 <__sinit>:
 8005780:	b510      	push	{r4, lr}
 8005782:	4604      	mov	r4, r0
 8005784:	f7ff fff0 	bl	8005768 <__sinit_lock_acquire>
 8005788:	69a3      	ldr	r3, [r4, #24]
 800578a:	b11b      	cbz	r3, 8005794 <__sinit+0x14>
 800578c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005790:	f7ff bff0 	b.w	8005774 <__sinit_lock_release>
 8005794:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005798:	6523      	str	r3, [r4, #80]	; 0x50
 800579a:	4b13      	ldr	r3, [pc, #76]	; (80057e8 <__sinit+0x68>)
 800579c:	4a13      	ldr	r2, [pc, #76]	; (80057ec <__sinit+0x6c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	62a2      	str	r2, [r4, #40]	; 0x28
 80057a2:	42a3      	cmp	r3, r4
 80057a4:	bf08      	it	eq
 80057a6:	2301      	moveq	r3, #1
 80057a8:	4620      	mov	r0, r4
 80057aa:	bf08      	it	eq
 80057ac:	61a3      	streq	r3, [r4, #24]
 80057ae:	f000 f81f 	bl	80057f0 <__sfp>
 80057b2:	6060      	str	r0, [r4, #4]
 80057b4:	4620      	mov	r0, r4
 80057b6:	f000 f81b 	bl	80057f0 <__sfp>
 80057ba:	60a0      	str	r0, [r4, #8]
 80057bc:	4620      	mov	r0, r4
 80057be:	f000 f817 	bl	80057f0 <__sfp>
 80057c2:	2200      	movs	r2, #0
 80057c4:	2104      	movs	r1, #4
 80057c6:	60e0      	str	r0, [r4, #12]
 80057c8:	6860      	ldr	r0, [r4, #4]
 80057ca:	f7ff ff81 	bl	80056d0 <std>
 80057ce:	2201      	movs	r2, #1
 80057d0:	2109      	movs	r1, #9
 80057d2:	68a0      	ldr	r0, [r4, #8]
 80057d4:	f7ff ff7c 	bl	80056d0 <std>
 80057d8:	2202      	movs	r2, #2
 80057da:	2112      	movs	r1, #18
 80057dc:	68e0      	ldr	r0, [r4, #12]
 80057de:	f7ff ff77 	bl	80056d0 <std>
 80057e2:	2301      	movs	r3, #1
 80057e4:	61a3      	str	r3, [r4, #24]
 80057e6:	e7d1      	b.n	800578c <__sinit+0xc>
 80057e8:	08006528 	.word	0x08006528
 80057ec:	08005719 	.word	0x08005719

080057f0 <__sfp>:
 80057f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057f2:	4607      	mov	r7, r0
 80057f4:	f7ff ffac 	bl	8005750 <__sfp_lock_acquire>
 80057f8:	4b1e      	ldr	r3, [pc, #120]	; (8005874 <__sfp+0x84>)
 80057fa:	681e      	ldr	r6, [r3, #0]
 80057fc:	69b3      	ldr	r3, [r6, #24]
 80057fe:	b913      	cbnz	r3, 8005806 <__sfp+0x16>
 8005800:	4630      	mov	r0, r6
 8005802:	f7ff ffbd 	bl	8005780 <__sinit>
 8005806:	3648      	adds	r6, #72	; 0x48
 8005808:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800580c:	3b01      	subs	r3, #1
 800580e:	d503      	bpl.n	8005818 <__sfp+0x28>
 8005810:	6833      	ldr	r3, [r6, #0]
 8005812:	b30b      	cbz	r3, 8005858 <__sfp+0x68>
 8005814:	6836      	ldr	r6, [r6, #0]
 8005816:	e7f7      	b.n	8005808 <__sfp+0x18>
 8005818:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800581c:	b9d5      	cbnz	r5, 8005854 <__sfp+0x64>
 800581e:	4b16      	ldr	r3, [pc, #88]	; (8005878 <__sfp+0x88>)
 8005820:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005824:	60e3      	str	r3, [r4, #12]
 8005826:	6665      	str	r5, [r4, #100]	; 0x64
 8005828:	f000 f847 	bl	80058ba <__retarget_lock_init_recursive>
 800582c:	f7ff ff96 	bl	800575c <__sfp_lock_release>
 8005830:	2208      	movs	r2, #8
 8005832:	4629      	mov	r1, r5
 8005834:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005838:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800583c:	6025      	str	r5, [r4, #0]
 800583e:	61a5      	str	r5, [r4, #24]
 8005840:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005844:	f7ff fd2c 	bl	80052a0 <memset>
 8005848:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800584c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005850:	4620      	mov	r0, r4
 8005852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005854:	3468      	adds	r4, #104	; 0x68
 8005856:	e7d9      	b.n	800580c <__sfp+0x1c>
 8005858:	2104      	movs	r1, #4
 800585a:	4638      	mov	r0, r7
 800585c:	f7ff ff62 	bl	8005724 <__sfmoreglue>
 8005860:	4604      	mov	r4, r0
 8005862:	6030      	str	r0, [r6, #0]
 8005864:	2800      	cmp	r0, #0
 8005866:	d1d5      	bne.n	8005814 <__sfp+0x24>
 8005868:	f7ff ff78 	bl	800575c <__sfp_lock_release>
 800586c:	230c      	movs	r3, #12
 800586e:	603b      	str	r3, [r7, #0]
 8005870:	e7ee      	b.n	8005850 <__sfp+0x60>
 8005872:	bf00      	nop
 8005874:	08006528 	.word	0x08006528
 8005878:	ffff0001 	.word	0xffff0001

0800587c <_fwalk_reent>:
 800587c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005880:	4606      	mov	r6, r0
 8005882:	4688      	mov	r8, r1
 8005884:	2700      	movs	r7, #0
 8005886:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800588a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800588e:	f1b9 0901 	subs.w	r9, r9, #1
 8005892:	d505      	bpl.n	80058a0 <_fwalk_reent+0x24>
 8005894:	6824      	ldr	r4, [r4, #0]
 8005896:	2c00      	cmp	r4, #0
 8005898:	d1f7      	bne.n	800588a <_fwalk_reent+0xe>
 800589a:	4638      	mov	r0, r7
 800589c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058a0:	89ab      	ldrh	r3, [r5, #12]
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d907      	bls.n	80058b6 <_fwalk_reent+0x3a>
 80058a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058aa:	3301      	adds	r3, #1
 80058ac:	d003      	beq.n	80058b6 <_fwalk_reent+0x3a>
 80058ae:	4629      	mov	r1, r5
 80058b0:	4630      	mov	r0, r6
 80058b2:	47c0      	blx	r8
 80058b4:	4307      	orrs	r7, r0
 80058b6:	3568      	adds	r5, #104	; 0x68
 80058b8:	e7e9      	b.n	800588e <_fwalk_reent+0x12>

080058ba <__retarget_lock_init_recursive>:
 80058ba:	4770      	bx	lr

080058bc <__retarget_lock_acquire_recursive>:
 80058bc:	4770      	bx	lr

080058be <__retarget_lock_release_recursive>:
 80058be:	4770      	bx	lr

080058c0 <__swhatbuf_r>:
 80058c0:	b570      	push	{r4, r5, r6, lr}
 80058c2:	460e      	mov	r6, r1
 80058c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058c8:	4614      	mov	r4, r2
 80058ca:	2900      	cmp	r1, #0
 80058cc:	461d      	mov	r5, r3
 80058ce:	b096      	sub	sp, #88	; 0x58
 80058d0:	da07      	bge.n	80058e2 <__swhatbuf_r+0x22>
 80058d2:	2300      	movs	r3, #0
 80058d4:	602b      	str	r3, [r5, #0]
 80058d6:	89b3      	ldrh	r3, [r6, #12]
 80058d8:	061a      	lsls	r2, r3, #24
 80058da:	d410      	bmi.n	80058fe <__swhatbuf_r+0x3e>
 80058dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058e0:	e00e      	b.n	8005900 <__swhatbuf_r+0x40>
 80058e2:	466a      	mov	r2, sp
 80058e4:	f000 fc5a 	bl	800619c <_fstat_r>
 80058e8:	2800      	cmp	r0, #0
 80058ea:	dbf2      	blt.n	80058d2 <__swhatbuf_r+0x12>
 80058ec:	9a01      	ldr	r2, [sp, #4]
 80058ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80058f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80058f6:	425a      	negs	r2, r3
 80058f8:	415a      	adcs	r2, r3
 80058fa:	602a      	str	r2, [r5, #0]
 80058fc:	e7ee      	b.n	80058dc <__swhatbuf_r+0x1c>
 80058fe:	2340      	movs	r3, #64	; 0x40
 8005900:	2000      	movs	r0, #0
 8005902:	6023      	str	r3, [r4, #0]
 8005904:	b016      	add	sp, #88	; 0x58
 8005906:	bd70      	pop	{r4, r5, r6, pc}

08005908 <__smakebuf_r>:
 8005908:	898b      	ldrh	r3, [r1, #12]
 800590a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800590c:	079d      	lsls	r5, r3, #30
 800590e:	4606      	mov	r6, r0
 8005910:	460c      	mov	r4, r1
 8005912:	d507      	bpl.n	8005924 <__smakebuf_r+0x1c>
 8005914:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005918:	6023      	str	r3, [r4, #0]
 800591a:	6123      	str	r3, [r4, #16]
 800591c:	2301      	movs	r3, #1
 800591e:	6163      	str	r3, [r4, #20]
 8005920:	b002      	add	sp, #8
 8005922:	bd70      	pop	{r4, r5, r6, pc}
 8005924:	466a      	mov	r2, sp
 8005926:	ab01      	add	r3, sp, #4
 8005928:	f7ff ffca 	bl	80058c0 <__swhatbuf_r>
 800592c:	9900      	ldr	r1, [sp, #0]
 800592e:	4605      	mov	r5, r0
 8005930:	4630      	mov	r0, r6
 8005932:	f000 f875 	bl	8005a20 <_malloc_r>
 8005936:	b948      	cbnz	r0, 800594c <__smakebuf_r+0x44>
 8005938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800593c:	059a      	lsls	r2, r3, #22
 800593e:	d4ef      	bmi.n	8005920 <__smakebuf_r+0x18>
 8005940:	f023 0303 	bic.w	r3, r3, #3
 8005944:	f043 0302 	orr.w	r3, r3, #2
 8005948:	81a3      	strh	r3, [r4, #12]
 800594a:	e7e3      	b.n	8005914 <__smakebuf_r+0xc>
 800594c:	4b0d      	ldr	r3, [pc, #52]	; (8005984 <__smakebuf_r+0x7c>)
 800594e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005950:	89a3      	ldrh	r3, [r4, #12]
 8005952:	6020      	str	r0, [r4, #0]
 8005954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005958:	81a3      	strh	r3, [r4, #12]
 800595a:	9b00      	ldr	r3, [sp, #0]
 800595c:	6120      	str	r0, [r4, #16]
 800595e:	6163      	str	r3, [r4, #20]
 8005960:	9b01      	ldr	r3, [sp, #4]
 8005962:	b15b      	cbz	r3, 800597c <__smakebuf_r+0x74>
 8005964:	4630      	mov	r0, r6
 8005966:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800596a:	f000 fc29 	bl	80061c0 <_isatty_r>
 800596e:	b128      	cbz	r0, 800597c <__smakebuf_r+0x74>
 8005970:	89a3      	ldrh	r3, [r4, #12]
 8005972:	f023 0303 	bic.w	r3, r3, #3
 8005976:	f043 0301 	orr.w	r3, r3, #1
 800597a:	81a3      	strh	r3, [r4, #12]
 800597c:	89a0      	ldrh	r0, [r4, #12]
 800597e:	4305      	orrs	r5, r0
 8005980:	81a5      	strh	r5, [r4, #12]
 8005982:	e7cd      	b.n	8005920 <__smakebuf_r+0x18>
 8005984:	08005719 	.word	0x08005719

08005988 <_free_r>:
 8005988:	b538      	push	{r3, r4, r5, lr}
 800598a:	4605      	mov	r5, r0
 800598c:	2900      	cmp	r1, #0
 800598e:	d043      	beq.n	8005a18 <_free_r+0x90>
 8005990:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005994:	1f0c      	subs	r4, r1, #4
 8005996:	2b00      	cmp	r3, #0
 8005998:	bfb8      	it	lt
 800599a:	18e4      	addlt	r4, r4, r3
 800599c:	f000 fc40 	bl	8006220 <__malloc_lock>
 80059a0:	4a1e      	ldr	r2, [pc, #120]	; (8005a1c <_free_r+0x94>)
 80059a2:	6813      	ldr	r3, [r2, #0]
 80059a4:	4610      	mov	r0, r2
 80059a6:	b933      	cbnz	r3, 80059b6 <_free_r+0x2e>
 80059a8:	6063      	str	r3, [r4, #4]
 80059aa:	6014      	str	r4, [r2, #0]
 80059ac:	4628      	mov	r0, r5
 80059ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80059b2:	f000 bc3b 	b.w	800622c <__malloc_unlock>
 80059b6:	42a3      	cmp	r3, r4
 80059b8:	d90a      	bls.n	80059d0 <_free_r+0x48>
 80059ba:	6821      	ldr	r1, [r4, #0]
 80059bc:	1862      	adds	r2, r4, r1
 80059be:	4293      	cmp	r3, r2
 80059c0:	bf01      	itttt	eq
 80059c2:	681a      	ldreq	r2, [r3, #0]
 80059c4:	685b      	ldreq	r3, [r3, #4]
 80059c6:	1852      	addeq	r2, r2, r1
 80059c8:	6022      	streq	r2, [r4, #0]
 80059ca:	6063      	str	r3, [r4, #4]
 80059cc:	6004      	str	r4, [r0, #0]
 80059ce:	e7ed      	b.n	80059ac <_free_r+0x24>
 80059d0:	461a      	mov	r2, r3
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	b10b      	cbz	r3, 80059da <_free_r+0x52>
 80059d6:	42a3      	cmp	r3, r4
 80059d8:	d9fa      	bls.n	80059d0 <_free_r+0x48>
 80059da:	6811      	ldr	r1, [r2, #0]
 80059dc:	1850      	adds	r0, r2, r1
 80059de:	42a0      	cmp	r0, r4
 80059e0:	d10b      	bne.n	80059fa <_free_r+0x72>
 80059e2:	6820      	ldr	r0, [r4, #0]
 80059e4:	4401      	add	r1, r0
 80059e6:	1850      	adds	r0, r2, r1
 80059e8:	4283      	cmp	r3, r0
 80059ea:	6011      	str	r1, [r2, #0]
 80059ec:	d1de      	bne.n	80059ac <_free_r+0x24>
 80059ee:	6818      	ldr	r0, [r3, #0]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	4401      	add	r1, r0
 80059f4:	6011      	str	r1, [r2, #0]
 80059f6:	6053      	str	r3, [r2, #4]
 80059f8:	e7d8      	b.n	80059ac <_free_r+0x24>
 80059fa:	d902      	bls.n	8005a02 <_free_r+0x7a>
 80059fc:	230c      	movs	r3, #12
 80059fe:	602b      	str	r3, [r5, #0]
 8005a00:	e7d4      	b.n	80059ac <_free_r+0x24>
 8005a02:	6820      	ldr	r0, [r4, #0]
 8005a04:	1821      	adds	r1, r4, r0
 8005a06:	428b      	cmp	r3, r1
 8005a08:	bf01      	itttt	eq
 8005a0a:	6819      	ldreq	r1, [r3, #0]
 8005a0c:	685b      	ldreq	r3, [r3, #4]
 8005a0e:	1809      	addeq	r1, r1, r0
 8005a10:	6021      	streq	r1, [r4, #0]
 8005a12:	6063      	str	r3, [r4, #4]
 8005a14:	6054      	str	r4, [r2, #4]
 8005a16:	e7c9      	b.n	80059ac <_free_r+0x24>
 8005a18:	bd38      	pop	{r3, r4, r5, pc}
 8005a1a:	bf00      	nop
 8005a1c:	2000009c 	.word	0x2000009c

08005a20 <_malloc_r>:
 8005a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a22:	1ccd      	adds	r5, r1, #3
 8005a24:	f025 0503 	bic.w	r5, r5, #3
 8005a28:	3508      	adds	r5, #8
 8005a2a:	2d0c      	cmp	r5, #12
 8005a2c:	bf38      	it	cc
 8005a2e:	250c      	movcc	r5, #12
 8005a30:	2d00      	cmp	r5, #0
 8005a32:	4606      	mov	r6, r0
 8005a34:	db01      	blt.n	8005a3a <_malloc_r+0x1a>
 8005a36:	42a9      	cmp	r1, r5
 8005a38:	d903      	bls.n	8005a42 <_malloc_r+0x22>
 8005a3a:	230c      	movs	r3, #12
 8005a3c:	6033      	str	r3, [r6, #0]
 8005a3e:	2000      	movs	r0, #0
 8005a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a42:	f000 fbed 	bl	8006220 <__malloc_lock>
 8005a46:	4921      	ldr	r1, [pc, #132]	; (8005acc <_malloc_r+0xac>)
 8005a48:	680a      	ldr	r2, [r1, #0]
 8005a4a:	4614      	mov	r4, r2
 8005a4c:	b99c      	cbnz	r4, 8005a76 <_malloc_r+0x56>
 8005a4e:	4f20      	ldr	r7, [pc, #128]	; (8005ad0 <_malloc_r+0xb0>)
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	b923      	cbnz	r3, 8005a5e <_malloc_r+0x3e>
 8005a54:	4621      	mov	r1, r4
 8005a56:	4630      	mov	r0, r6
 8005a58:	f000 fb2a 	bl	80060b0 <_sbrk_r>
 8005a5c:	6038      	str	r0, [r7, #0]
 8005a5e:	4629      	mov	r1, r5
 8005a60:	4630      	mov	r0, r6
 8005a62:	f000 fb25 	bl	80060b0 <_sbrk_r>
 8005a66:	1c43      	adds	r3, r0, #1
 8005a68:	d123      	bne.n	8005ab2 <_malloc_r+0x92>
 8005a6a:	230c      	movs	r3, #12
 8005a6c:	4630      	mov	r0, r6
 8005a6e:	6033      	str	r3, [r6, #0]
 8005a70:	f000 fbdc 	bl	800622c <__malloc_unlock>
 8005a74:	e7e3      	b.n	8005a3e <_malloc_r+0x1e>
 8005a76:	6823      	ldr	r3, [r4, #0]
 8005a78:	1b5b      	subs	r3, r3, r5
 8005a7a:	d417      	bmi.n	8005aac <_malloc_r+0x8c>
 8005a7c:	2b0b      	cmp	r3, #11
 8005a7e:	d903      	bls.n	8005a88 <_malloc_r+0x68>
 8005a80:	6023      	str	r3, [r4, #0]
 8005a82:	441c      	add	r4, r3
 8005a84:	6025      	str	r5, [r4, #0]
 8005a86:	e004      	b.n	8005a92 <_malloc_r+0x72>
 8005a88:	6863      	ldr	r3, [r4, #4]
 8005a8a:	42a2      	cmp	r2, r4
 8005a8c:	bf0c      	ite	eq
 8005a8e:	600b      	streq	r3, [r1, #0]
 8005a90:	6053      	strne	r3, [r2, #4]
 8005a92:	4630      	mov	r0, r6
 8005a94:	f000 fbca 	bl	800622c <__malloc_unlock>
 8005a98:	f104 000b 	add.w	r0, r4, #11
 8005a9c:	1d23      	adds	r3, r4, #4
 8005a9e:	f020 0007 	bic.w	r0, r0, #7
 8005aa2:	1ac2      	subs	r2, r0, r3
 8005aa4:	d0cc      	beq.n	8005a40 <_malloc_r+0x20>
 8005aa6:	1a1b      	subs	r3, r3, r0
 8005aa8:	50a3      	str	r3, [r4, r2]
 8005aaa:	e7c9      	b.n	8005a40 <_malloc_r+0x20>
 8005aac:	4622      	mov	r2, r4
 8005aae:	6864      	ldr	r4, [r4, #4]
 8005ab0:	e7cc      	b.n	8005a4c <_malloc_r+0x2c>
 8005ab2:	1cc4      	adds	r4, r0, #3
 8005ab4:	f024 0403 	bic.w	r4, r4, #3
 8005ab8:	42a0      	cmp	r0, r4
 8005aba:	d0e3      	beq.n	8005a84 <_malloc_r+0x64>
 8005abc:	1a21      	subs	r1, r4, r0
 8005abe:	4630      	mov	r0, r6
 8005ac0:	f000 faf6 	bl	80060b0 <_sbrk_r>
 8005ac4:	3001      	adds	r0, #1
 8005ac6:	d1dd      	bne.n	8005a84 <_malloc_r+0x64>
 8005ac8:	e7cf      	b.n	8005a6a <_malloc_r+0x4a>
 8005aca:	bf00      	nop
 8005acc:	2000009c 	.word	0x2000009c
 8005ad0:	200000a0 	.word	0x200000a0

08005ad4 <__sfputc_r>:
 8005ad4:	6893      	ldr	r3, [r2, #8]
 8005ad6:	b410      	push	{r4}
 8005ad8:	3b01      	subs	r3, #1
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	6093      	str	r3, [r2, #8]
 8005ade:	da07      	bge.n	8005af0 <__sfputc_r+0x1c>
 8005ae0:	6994      	ldr	r4, [r2, #24]
 8005ae2:	42a3      	cmp	r3, r4
 8005ae4:	db01      	blt.n	8005aea <__sfputc_r+0x16>
 8005ae6:	290a      	cmp	r1, #10
 8005ae8:	d102      	bne.n	8005af0 <__sfputc_r+0x1c>
 8005aea:	bc10      	pop	{r4}
 8005aec:	f7ff bc6e 	b.w	80053cc <__swbuf_r>
 8005af0:	6813      	ldr	r3, [r2, #0]
 8005af2:	1c58      	adds	r0, r3, #1
 8005af4:	6010      	str	r0, [r2, #0]
 8005af6:	7019      	strb	r1, [r3, #0]
 8005af8:	4608      	mov	r0, r1
 8005afa:	bc10      	pop	{r4}
 8005afc:	4770      	bx	lr

08005afe <__sfputs_r>:
 8005afe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b00:	4606      	mov	r6, r0
 8005b02:	460f      	mov	r7, r1
 8005b04:	4614      	mov	r4, r2
 8005b06:	18d5      	adds	r5, r2, r3
 8005b08:	42ac      	cmp	r4, r5
 8005b0a:	d101      	bne.n	8005b10 <__sfputs_r+0x12>
 8005b0c:	2000      	movs	r0, #0
 8005b0e:	e007      	b.n	8005b20 <__sfputs_r+0x22>
 8005b10:	463a      	mov	r2, r7
 8005b12:	4630      	mov	r0, r6
 8005b14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b18:	f7ff ffdc 	bl	8005ad4 <__sfputc_r>
 8005b1c:	1c43      	adds	r3, r0, #1
 8005b1e:	d1f3      	bne.n	8005b08 <__sfputs_r+0xa>
 8005b20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b24 <_vfiprintf_r>:
 8005b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b28:	460d      	mov	r5, r1
 8005b2a:	4614      	mov	r4, r2
 8005b2c:	4698      	mov	r8, r3
 8005b2e:	4606      	mov	r6, r0
 8005b30:	b09d      	sub	sp, #116	; 0x74
 8005b32:	b118      	cbz	r0, 8005b3c <_vfiprintf_r+0x18>
 8005b34:	6983      	ldr	r3, [r0, #24]
 8005b36:	b90b      	cbnz	r3, 8005b3c <_vfiprintf_r+0x18>
 8005b38:	f7ff fe22 	bl	8005780 <__sinit>
 8005b3c:	4b89      	ldr	r3, [pc, #548]	; (8005d64 <_vfiprintf_r+0x240>)
 8005b3e:	429d      	cmp	r5, r3
 8005b40:	d11b      	bne.n	8005b7a <_vfiprintf_r+0x56>
 8005b42:	6875      	ldr	r5, [r6, #4]
 8005b44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b46:	07d9      	lsls	r1, r3, #31
 8005b48:	d405      	bmi.n	8005b56 <_vfiprintf_r+0x32>
 8005b4a:	89ab      	ldrh	r3, [r5, #12]
 8005b4c:	059a      	lsls	r2, r3, #22
 8005b4e:	d402      	bmi.n	8005b56 <_vfiprintf_r+0x32>
 8005b50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b52:	f7ff feb3 	bl	80058bc <__retarget_lock_acquire_recursive>
 8005b56:	89ab      	ldrh	r3, [r5, #12]
 8005b58:	071b      	lsls	r3, r3, #28
 8005b5a:	d501      	bpl.n	8005b60 <_vfiprintf_r+0x3c>
 8005b5c:	692b      	ldr	r3, [r5, #16]
 8005b5e:	b9eb      	cbnz	r3, 8005b9c <_vfiprintf_r+0x78>
 8005b60:	4629      	mov	r1, r5
 8005b62:	4630      	mov	r0, r6
 8005b64:	f7ff fc84 	bl	8005470 <__swsetup_r>
 8005b68:	b1c0      	cbz	r0, 8005b9c <_vfiprintf_r+0x78>
 8005b6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b6c:	07dc      	lsls	r4, r3, #31
 8005b6e:	d50e      	bpl.n	8005b8e <_vfiprintf_r+0x6a>
 8005b70:	f04f 30ff 	mov.w	r0, #4294967295
 8005b74:	b01d      	add	sp, #116	; 0x74
 8005b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b7a:	4b7b      	ldr	r3, [pc, #492]	; (8005d68 <_vfiprintf_r+0x244>)
 8005b7c:	429d      	cmp	r5, r3
 8005b7e:	d101      	bne.n	8005b84 <_vfiprintf_r+0x60>
 8005b80:	68b5      	ldr	r5, [r6, #8]
 8005b82:	e7df      	b.n	8005b44 <_vfiprintf_r+0x20>
 8005b84:	4b79      	ldr	r3, [pc, #484]	; (8005d6c <_vfiprintf_r+0x248>)
 8005b86:	429d      	cmp	r5, r3
 8005b88:	bf08      	it	eq
 8005b8a:	68f5      	ldreq	r5, [r6, #12]
 8005b8c:	e7da      	b.n	8005b44 <_vfiprintf_r+0x20>
 8005b8e:	89ab      	ldrh	r3, [r5, #12]
 8005b90:	0598      	lsls	r0, r3, #22
 8005b92:	d4ed      	bmi.n	8005b70 <_vfiprintf_r+0x4c>
 8005b94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b96:	f7ff fe92 	bl	80058be <__retarget_lock_release_recursive>
 8005b9a:	e7e9      	b.n	8005b70 <_vfiprintf_r+0x4c>
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	9309      	str	r3, [sp, #36]	; 0x24
 8005ba0:	2320      	movs	r3, #32
 8005ba2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ba6:	2330      	movs	r3, #48	; 0x30
 8005ba8:	f04f 0901 	mov.w	r9, #1
 8005bac:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bb0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005d70 <_vfiprintf_r+0x24c>
 8005bb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005bb8:	4623      	mov	r3, r4
 8005bba:	469a      	mov	sl, r3
 8005bbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bc0:	b10a      	cbz	r2, 8005bc6 <_vfiprintf_r+0xa2>
 8005bc2:	2a25      	cmp	r2, #37	; 0x25
 8005bc4:	d1f9      	bne.n	8005bba <_vfiprintf_r+0x96>
 8005bc6:	ebba 0b04 	subs.w	fp, sl, r4
 8005bca:	d00b      	beq.n	8005be4 <_vfiprintf_r+0xc0>
 8005bcc:	465b      	mov	r3, fp
 8005bce:	4622      	mov	r2, r4
 8005bd0:	4629      	mov	r1, r5
 8005bd2:	4630      	mov	r0, r6
 8005bd4:	f7ff ff93 	bl	8005afe <__sfputs_r>
 8005bd8:	3001      	adds	r0, #1
 8005bda:	f000 80aa 	beq.w	8005d32 <_vfiprintf_r+0x20e>
 8005bde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005be0:	445a      	add	r2, fp
 8005be2:	9209      	str	r2, [sp, #36]	; 0x24
 8005be4:	f89a 3000 	ldrb.w	r3, [sl]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	f000 80a2 	beq.w	8005d32 <_vfiprintf_r+0x20e>
 8005bee:	2300      	movs	r3, #0
 8005bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8005bf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bf8:	f10a 0a01 	add.w	sl, sl, #1
 8005bfc:	9304      	str	r3, [sp, #16]
 8005bfe:	9307      	str	r3, [sp, #28]
 8005c00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c04:	931a      	str	r3, [sp, #104]	; 0x68
 8005c06:	4654      	mov	r4, sl
 8005c08:	2205      	movs	r2, #5
 8005c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c0e:	4858      	ldr	r0, [pc, #352]	; (8005d70 <_vfiprintf_r+0x24c>)
 8005c10:	f000 faf8 	bl	8006204 <memchr>
 8005c14:	9a04      	ldr	r2, [sp, #16]
 8005c16:	b9d8      	cbnz	r0, 8005c50 <_vfiprintf_r+0x12c>
 8005c18:	06d1      	lsls	r1, r2, #27
 8005c1a:	bf44      	itt	mi
 8005c1c:	2320      	movmi	r3, #32
 8005c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c22:	0713      	lsls	r3, r2, #28
 8005c24:	bf44      	itt	mi
 8005c26:	232b      	movmi	r3, #43	; 0x2b
 8005c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8005c30:	2b2a      	cmp	r3, #42	; 0x2a
 8005c32:	d015      	beq.n	8005c60 <_vfiprintf_r+0x13c>
 8005c34:	4654      	mov	r4, sl
 8005c36:	2000      	movs	r0, #0
 8005c38:	f04f 0c0a 	mov.w	ip, #10
 8005c3c:	9a07      	ldr	r2, [sp, #28]
 8005c3e:	4621      	mov	r1, r4
 8005c40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c44:	3b30      	subs	r3, #48	; 0x30
 8005c46:	2b09      	cmp	r3, #9
 8005c48:	d94e      	bls.n	8005ce8 <_vfiprintf_r+0x1c4>
 8005c4a:	b1b0      	cbz	r0, 8005c7a <_vfiprintf_r+0x156>
 8005c4c:	9207      	str	r2, [sp, #28]
 8005c4e:	e014      	b.n	8005c7a <_vfiprintf_r+0x156>
 8005c50:	eba0 0308 	sub.w	r3, r0, r8
 8005c54:	fa09 f303 	lsl.w	r3, r9, r3
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	46a2      	mov	sl, r4
 8005c5c:	9304      	str	r3, [sp, #16]
 8005c5e:	e7d2      	b.n	8005c06 <_vfiprintf_r+0xe2>
 8005c60:	9b03      	ldr	r3, [sp, #12]
 8005c62:	1d19      	adds	r1, r3, #4
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	9103      	str	r1, [sp, #12]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	bfbb      	ittet	lt
 8005c6c:	425b      	neglt	r3, r3
 8005c6e:	f042 0202 	orrlt.w	r2, r2, #2
 8005c72:	9307      	strge	r3, [sp, #28]
 8005c74:	9307      	strlt	r3, [sp, #28]
 8005c76:	bfb8      	it	lt
 8005c78:	9204      	strlt	r2, [sp, #16]
 8005c7a:	7823      	ldrb	r3, [r4, #0]
 8005c7c:	2b2e      	cmp	r3, #46	; 0x2e
 8005c7e:	d10c      	bne.n	8005c9a <_vfiprintf_r+0x176>
 8005c80:	7863      	ldrb	r3, [r4, #1]
 8005c82:	2b2a      	cmp	r3, #42	; 0x2a
 8005c84:	d135      	bne.n	8005cf2 <_vfiprintf_r+0x1ce>
 8005c86:	9b03      	ldr	r3, [sp, #12]
 8005c88:	3402      	adds	r4, #2
 8005c8a:	1d1a      	adds	r2, r3, #4
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	9203      	str	r2, [sp, #12]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	bfb8      	it	lt
 8005c94:	f04f 33ff 	movlt.w	r3, #4294967295
 8005c98:	9305      	str	r3, [sp, #20]
 8005c9a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005d80 <_vfiprintf_r+0x25c>
 8005c9e:	2203      	movs	r2, #3
 8005ca0:	4650      	mov	r0, sl
 8005ca2:	7821      	ldrb	r1, [r4, #0]
 8005ca4:	f000 faae 	bl	8006204 <memchr>
 8005ca8:	b140      	cbz	r0, 8005cbc <_vfiprintf_r+0x198>
 8005caa:	2340      	movs	r3, #64	; 0x40
 8005cac:	eba0 000a 	sub.w	r0, r0, sl
 8005cb0:	fa03 f000 	lsl.w	r0, r3, r0
 8005cb4:	9b04      	ldr	r3, [sp, #16]
 8005cb6:	3401      	adds	r4, #1
 8005cb8:	4303      	orrs	r3, r0
 8005cba:	9304      	str	r3, [sp, #16]
 8005cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cc0:	2206      	movs	r2, #6
 8005cc2:	482c      	ldr	r0, [pc, #176]	; (8005d74 <_vfiprintf_r+0x250>)
 8005cc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005cc8:	f000 fa9c 	bl	8006204 <memchr>
 8005ccc:	2800      	cmp	r0, #0
 8005cce:	d03f      	beq.n	8005d50 <_vfiprintf_r+0x22c>
 8005cd0:	4b29      	ldr	r3, [pc, #164]	; (8005d78 <_vfiprintf_r+0x254>)
 8005cd2:	bb1b      	cbnz	r3, 8005d1c <_vfiprintf_r+0x1f8>
 8005cd4:	9b03      	ldr	r3, [sp, #12]
 8005cd6:	3307      	adds	r3, #7
 8005cd8:	f023 0307 	bic.w	r3, r3, #7
 8005cdc:	3308      	adds	r3, #8
 8005cde:	9303      	str	r3, [sp, #12]
 8005ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ce2:	443b      	add	r3, r7
 8005ce4:	9309      	str	r3, [sp, #36]	; 0x24
 8005ce6:	e767      	b.n	8005bb8 <_vfiprintf_r+0x94>
 8005ce8:	460c      	mov	r4, r1
 8005cea:	2001      	movs	r0, #1
 8005cec:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cf0:	e7a5      	b.n	8005c3e <_vfiprintf_r+0x11a>
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	f04f 0c0a 	mov.w	ip, #10
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	3401      	adds	r4, #1
 8005cfc:	9305      	str	r3, [sp, #20]
 8005cfe:	4620      	mov	r0, r4
 8005d00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d04:	3a30      	subs	r2, #48	; 0x30
 8005d06:	2a09      	cmp	r2, #9
 8005d08:	d903      	bls.n	8005d12 <_vfiprintf_r+0x1ee>
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d0c5      	beq.n	8005c9a <_vfiprintf_r+0x176>
 8005d0e:	9105      	str	r1, [sp, #20]
 8005d10:	e7c3      	b.n	8005c9a <_vfiprintf_r+0x176>
 8005d12:	4604      	mov	r4, r0
 8005d14:	2301      	movs	r3, #1
 8005d16:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d1a:	e7f0      	b.n	8005cfe <_vfiprintf_r+0x1da>
 8005d1c:	ab03      	add	r3, sp, #12
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	462a      	mov	r2, r5
 8005d22:	4630      	mov	r0, r6
 8005d24:	4b15      	ldr	r3, [pc, #84]	; (8005d7c <_vfiprintf_r+0x258>)
 8005d26:	a904      	add	r1, sp, #16
 8005d28:	f3af 8000 	nop.w
 8005d2c:	4607      	mov	r7, r0
 8005d2e:	1c78      	adds	r0, r7, #1
 8005d30:	d1d6      	bne.n	8005ce0 <_vfiprintf_r+0x1bc>
 8005d32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d34:	07d9      	lsls	r1, r3, #31
 8005d36:	d405      	bmi.n	8005d44 <_vfiprintf_r+0x220>
 8005d38:	89ab      	ldrh	r3, [r5, #12]
 8005d3a:	059a      	lsls	r2, r3, #22
 8005d3c:	d402      	bmi.n	8005d44 <_vfiprintf_r+0x220>
 8005d3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d40:	f7ff fdbd 	bl	80058be <__retarget_lock_release_recursive>
 8005d44:	89ab      	ldrh	r3, [r5, #12]
 8005d46:	065b      	lsls	r3, r3, #25
 8005d48:	f53f af12 	bmi.w	8005b70 <_vfiprintf_r+0x4c>
 8005d4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d4e:	e711      	b.n	8005b74 <_vfiprintf_r+0x50>
 8005d50:	ab03      	add	r3, sp, #12
 8005d52:	9300      	str	r3, [sp, #0]
 8005d54:	462a      	mov	r2, r5
 8005d56:	4630      	mov	r0, r6
 8005d58:	4b08      	ldr	r3, [pc, #32]	; (8005d7c <_vfiprintf_r+0x258>)
 8005d5a:	a904      	add	r1, sp, #16
 8005d5c:	f000 f882 	bl	8005e64 <_printf_i>
 8005d60:	e7e4      	b.n	8005d2c <_vfiprintf_r+0x208>
 8005d62:	bf00      	nop
 8005d64:	0800654c 	.word	0x0800654c
 8005d68:	0800656c 	.word	0x0800656c
 8005d6c:	0800652c 	.word	0x0800652c
 8005d70:	0800658c 	.word	0x0800658c
 8005d74:	08006596 	.word	0x08006596
 8005d78:	00000000 	.word	0x00000000
 8005d7c:	08005aff 	.word	0x08005aff
 8005d80:	08006592 	.word	0x08006592

08005d84 <_printf_common>:
 8005d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d88:	4616      	mov	r6, r2
 8005d8a:	4699      	mov	r9, r3
 8005d8c:	688a      	ldr	r2, [r1, #8]
 8005d8e:	690b      	ldr	r3, [r1, #16]
 8005d90:	4607      	mov	r7, r0
 8005d92:	4293      	cmp	r3, r2
 8005d94:	bfb8      	it	lt
 8005d96:	4613      	movlt	r3, r2
 8005d98:	6033      	str	r3, [r6, #0]
 8005d9a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d9e:	460c      	mov	r4, r1
 8005da0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005da4:	b10a      	cbz	r2, 8005daa <_printf_common+0x26>
 8005da6:	3301      	adds	r3, #1
 8005da8:	6033      	str	r3, [r6, #0]
 8005daa:	6823      	ldr	r3, [r4, #0]
 8005dac:	0699      	lsls	r1, r3, #26
 8005dae:	bf42      	ittt	mi
 8005db0:	6833      	ldrmi	r3, [r6, #0]
 8005db2:	3302      	addmi	r3, #2
 8005db4:	6033      	strmi	r3, [r6, #0]
 8005db6:	6825      	ldr	r5, [r4, #0]
 8005db8:	f015 0506 	ands.w	r5, r5, #6
 8005dbc:	d106      	bne.n	8005dcc <_printf_common+0x48>
 8005dbe:	f104 0a19 	add.w	sl, r4, #25
 8005dc2:	68e3      	ldr	r3, [r4, #12]
 8005dc4:	6832      	ldr	r2, [r6, #0]
 8005dc6:	1a9b      	subs	r3, r3, r2
 8005dc8:	42ab      	cmp	r3, r5
 8005dca:	dc28      	bgt.n	8005e1e <_printf_common+0x9a>
 8005dcc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005dd0:	1e13      	subs	r3, r2, #0
 8005dd2:	6822      	ldr	r2, [r4, #0]
 8005dd4:	bf18      	it	ne
 8005dd6:	2301      	movne	r3, #1
 8005dd8:	0692      	lsls	r2, r2, #26
 8005dda:	d42d      	bmi.n	8005e38 <_printf_common+0xb4>
 8005ddc:	4649      	mov	r1, r9
 8005dde:	4638      	mov	r0, r7
 8005de0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005de4:	47c0      	blx	r8
 8005de6:	3001      	adds	r0, #1
 8005de8:	d020      	beq.n	8005e2c <_printf_common+0xa8>
 8005dea:	6823      	ldr	r3, [r4, #0]
 8005dec:	68e5      	ldr	r5, [r4, #12]
 8005dee:	f003 0306 	and.w	r3, r3, #6
 8005df2:	2b04      	cmp	r3, #4
 8005df4:	bf18      	it	ne
 8005df6:	2500      	movne	r5, #0
 8005df8:	6832      	ldr	r2, [r6, #0]
 8005dfa:	f04f 0600 	mov.w	r6, #0
 8005dfe:	68a3      	ldr	r3, [r4, #8]
 8005e00:	bf08      	it	eq
 8005e02:	1aad      	subeq	r5, r5, r2
 8005e04:	6922      	ldr	r2, [r4, #16]
 8005e06:	bf08      	it	eq
 8005e08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	bfc4      	itt	gt
 8005e10:	1a9b      	subgt	r3, r3, r2
 8005e12:	18ed      	addgt	r5, r5, r3
 8005e14:	341a      	adds	r4, #26
 8005e16:	42b5      	cmp	r5, r6
 8005e18:	d11a      	bne.n	8005e50 <_printf_common+0xcc>
 8005e1a:	2000      	movs	r0, #0
 8005e1c:	e008      	b.n	8005e30 <_printf_common+0xac>
 8005e1e:	2301      	movs	r3, #1
 8005e20:	4652      	mov	r2, sl
 8005e22:	4649      	mov	r1, r9
 8005e24:	4638      	mov	r0, r7
 8005e26:	47c0      	blx	r8
 8005e28:	3001      	adds	r0, #1
 8005e2a:	d103      	bne.n	8005e34 <_printf_common+0xb0>
 8005e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e34:	3501      	adds	r5, #1
 8005e36:	e7c4      	b.n	8005dc2 <_printf_common+0x3e>
 8005e38:	2030      	movs	r0, #48	; 0x30
 8005e3a:	18e1      	adds	r1, r4, r3
 8005e3c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005e40:	1c5a      	adds	r2, r3, #1
 8005e42:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005e46:	4422      	add	r2, r4
 8005e48:	3302      	adds	r3, #2
 8005e4a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005e4e:	e7c5      	b.n	8005ddc <_printf_common+0x58>
 8005e50:	2301      	movs	r3, #1
 8005e52:	4622      	mov	r2, r4
 8005e54:	4649      	mov	r1, r9
 8005e56:	4638      	mov	r0, r7
 8005e58:	47c0      	blx	r8
 8005e5a:	3001      	adds	r0, #1
 8005e5c:	d0e6      	beq.n	8005e2c <_printf_common+0xa8>
 8005e5e:	3601      	adds	r6, #1
 8005e60:	e7d9      	b.n	8005e16 <_printf_common+0x92>
	...

08005e64 <_printf_i>:
 8005e64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e68:	460c      	mov	r4, r1
 8005e6a:	7e27      	ldrb	r7, [r4, #24]
 8005e6c:	4691      	mov	r9, r2
 8005e6e:	2f78      	cmp	r7, #120	; 0x78
 8005e70:	4680      	mov	r8, r0
 8005e72:	469a      	mov	sl, r3
 8005e74:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005e76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e7a:	d807      	bhi.n	8005e8c <_printf_i+0x28>
 8005e7c:	2f62      	cmp	r7, #98	; 0x62
 8005e7e:	d80a      	bhi.n	8005e96 <_printf_i+0x32>
 8005e80:	2f00      	cmp	r7, #0
 8005e82:	f000 80d9 	beq.w	8006038 <_printf_i+0x1d4>
 8005e86:	2f58      	cmp	r7, #88	; 0x58
 8005e88:	f000 80a4 	beq.w	8005fd4 <_printf_i+0x170>
 8005e8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005e90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005e94:	e03a      	b.n	8005f0c <_printf_i+0xa8>
 8005e96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005e9a:	2b15      	cmp	r3, #21
 8005e9c:	d8f6      	bhi.n	8005e8c <_printf_i+0x28>
 8005e9e:	a001      	add	r0, pc, #4	; (adr r0, 8005ea4 <_printf_i+0x40>)
 8005ea0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005ea4:	08005efd 	.word	0x08005efd
 8005ea8:	08005f11 	.word	0x08005f11
 8005eac:	08005e8d 	.word	0x08005e8d
 8005eb0:	08005e8d 	.word	0x08005e8d
 8005eb4:	08005e8d 	.word	0x08005e8d
 8005eb8:	08005e8d 	.word	0x08005e8d
 8005ebc:	08005f11 	.word	0x08005f11
 8005ec0:	08005e8d 	.word	0x08005e8d
 8005ec4:	08005e8d 	.word	0x08005e8d
 8005ec8:	08005e8d 	.word	0x08005e8d
 8005ecc:	08005e8d 	.word	0x08005e8d
 8005ed0:	0800601f 	.word	0x0800601f
 8005ed4:	08005f41 	.word	0x08005f41
 8005ed8:	08006001 	.word	0x08006001
 8005edc:	08005e8d 	.word	0x08005e8d
 8005ee0:	08005e8d 	.word	0x08005e8d
 8005ee4:	08006041 	.word	0x08006041
 8005ee8:	08005e8d 	.word	0x08005e8d
 8005eec:	08005f41 	.word	0x08005f41
 8005ef0:	08005e8d 	.word	0x08005e8d
 8005ef4:	08005e8d 	.word	0x08005e8d
 8005ef8:	08006009 	.word	0x08006009
 8005efc:	680b      	ldr	r3, [r1, #0]
 8005efe:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005f02:	1d1a      	adds	r2, r3, #4
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	600a      	str	r2, [r1, #0]
 8005f08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e0a4      	b.n	800605a <_printf_i+0x1f6>
 8005f10:	6825      	ldr	r5, [r4, #0]
 8005f12:	6808      	ldr	r0, [r1, #0]
 8005f14:	062e      	lsls	r6, r5, #24
 8005f16:	f100 0304 	add.w	r3, r0, #4
 8005f1a:	d50a      	bpl.n	8005f32 <_printf_i+0xce>
 8005f1c:	6805      	ldr	r5, [r0, #0]
 8005f1e:	600b      	str	r3, [r1, #0]
 8005f20:	2d00      	cmp	r5, #0
 8005f22:	da03      	bge.n	8005f2c <_printf_i+0xc8>
 8005f24:	232d      	movs	r3, #45	; 0x2d
 8005f26:	426d      	negs	r5, r5
 8005f28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f2c:	230a      	movs	r3, #10
 8005f2e:	485e      	ldr	r0, [pc, #376]	; (80060a8 <_printf_i+0x244>)
 8005f30:	e019      	b.n	8005f66 <_printf_i+0x102>
 8005f32:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005f36:	6805      	ldr	r5, [r0, #0]
 8005f38:	600b      	str	r3, [r1, #0]
 8005f3a:	bf18      	it	ne
 8005f3c:	b22d      	sxthne	r5, r5
 8005f3e:	e7ef      	b.n	8005f20 <_printf_i+0xbc>
 8005f40:	680b      	ldr	r3, [r1, #0]
 8005f42:	6825      	ldr	r5, [r4, #0]
 8005f44:	1d18      	adds	r0, r3, #4
 8005f46:	6008      	str	r0, [r1, #0]
 8005f48:	0628      	lsls	r0, r5, #24
 8005f4a:	d501      	bpl.n	8005f50 <_printf_i+0xec>
 8005f4c:	681d      	ldr	r5, [r3, #0]
 8005f4e:	e002      	b.n	8005f56 <_printf_i+0xf2>
 8005f50:	0669      	lsls	r1, r5, #25
 8005f52:	d5fb      	bpl.n	8005f4c <_printf_i+0xe8>
 8005f54:	881d      	ldrh	r5, [r3, #0]
 8005f56:	2f6f      	cmp	r7, #111	; 0x6f
 8005f58:	bf0c      	ite	eq
 8005f5a:	2308      	moveq	r3, #8
 8005f5c:	230a      	movne	r3, #10
 8005f5e:	4852      	ldr	r0, [pc, #328]	; (80060a8 <_printf_i+0x244>)
 8005f60:	2100      	movs	r1, #0
 8005f62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005f66:	6866      	ldr	r6, [r4, #4]
 8005f68:	2e00      	cmp	r6, #0
 8005f6a:	bfa8      	it	ge
 8005f6c:	6821      	ldrge	r1, [r4, #0]
 8005f6e:	60a6      	str	r6, [r4, #8]
 8005f70:	bfa4      	itt	ge
 8005f72:	f021 0104 	bicge.w	r1, r1, #4
 8005f76:	6021      	strge	r1, [r4, #0]
 8005f78:	b90d      	cbnz	r5, 8005f7e <_printf_i+0x11a>
 8005f7a:	2e00      	cmp	r6, #0
 8005f7c:	d04d      	beq.n	800601a <_printf_i+0x1b6>
 8005f7e:	4616      	mov	r6, r2
 8005f80:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f84:	fb03 5711 	mls	r7, r3, r1, r5
 8005f88:	5dc7      	ldrb	r7, [r0, r7]
 8005f8a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f8e:	462f      	mov	r7, r5
 8005f90:	42bb      	cmp	r3, r7
 8005f92:	460d      	mov	r5, r1
 8005f94:	d9f4      	bls.n	8005f80 <_printf_i+0x11c>
 8005f96:	2b08      	cmp	r3, #8
 8005f98:	d10b      	bne.n	8005fb2 <_printf_i+0x14e>
 8005f9a:	6823      	ldr	r3, [r4, #0]
 8005f9c:	07df      	lsls	r7, r3, #31
 8005f9e:	d508      	bpl.n	8005fb2 <_printf_i+0x14e>
 8005fa0:	6923      	ldr	r3, [r4, #16]
 8005fa2:	6861      	ldr	r1, [r4, #4]
 8005fa4:	4299      	cmp	r1, r3
 8005fa6:	bfde      	ittt	le
 8005fa8:	2330      	movle	r3, #48	; 0x30
 8005faa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005fae:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005fb2:	1b92      	subs	r2, r2, r6
 8005fb4:	6122      	str	r2, [r4, #16]
 8005fb6:	464b      	mov	r3, r9
 8005fb8:	4621      	mov	r1, r4
 8005fba:	4640      	mov	r0, r8
 8005fbc:	f8cd a000 	str.w	sl, [sp]
 8005fc0:	aa03      	add	r2, sp, #12
 8005fc2:	f7ff fedf 	bl	8005d84 <_printf_common>
 8005fc6:	3001      	adds	r0, #1
 8005fc8:	d14c      	bne.n	8006064 <_printf_i+0x200>
 8005fca:	f04f 30ff 	mov.w	r0, #4294967295
 8005fce:	b004      	add	sp, #16
 8005fd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fd4:	4834      	ldr	r0, [pc, #208]	; (80060a8 <_printf_i+0x244>)
 8005fd6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005fda:	680e      	ldr	r6, [r1, #0]
 8005fdc:	6823      	ldr	r3, [r4, #0]
 8005fde:	f856 5b04 	ldr.w	r5, [r6], #4
 8005fe2:	061f      	lsls	r7, r3, #24
 8005fe4:	600e      	str	r6, [r1, #0]
 8005fe6:	d514      	bpl.n	8006012 <_printf_i+0x1ae>
 8005fe8:	07d9      	lsls	r1, r3, #31
 8005fea:	bf44      	itt	mi
 8005fec:	f043 0320 	orrmi.w	r3, r3, #32
 8005ff0:	6023      	strmi	r3, [r4, #0]
 8005ff2:	b91d      	cbnz	r5, 8005ffc <_printf_i+0x198>
 8005ff4:	6823      	ldr	r3, [r4, #0]
 8005ff6:	f023 0320 	bic.w	r3, r3, #32
 8005ffa:	6023      	str	r3, [r4, #0]
 8005ffc:	2310      	movs	r3, #16
 8005ffe:	e7af      	b.n	8005f60 <_printf_i+0xfc>
 8006000:	6823      	ldr	r3, [r4, #0]
 8006002:	f043 0320 	orr.w	r3, r3, #32
 8006006:	6023      	str	r3, [r4, #0]
 8006008:	2378      	movs	r3, #120	; 0x78
 800600a:	4828      	ldr	r0, [pc, #160]	; (80060ac <_printf_i+0x248>)
 800600c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006010:	e7e3      	b.n	8005fda <_printf_i+0x176>
 8006012:	065e      	lsls	r6, r3, #25
 8006014:	bf48      	it	mi
 8006016:	b2ad      	uxthmi	r5, r5
 8006018:	e7e6      	b.n	8005fe8 <_printf_i+0x184>
 800601a:	4616      	mov	r6, r2
 800601c:	e7bb      	b.n	8005f96 <_printf_i+0x132>
 800601e:	680b      	ldr	r3, [r1, #0]
 8006020:	6826      	ldr	r6, [r4, #0]
 8006022:	1d1d      	adds	r5, r3, #4
 8006024:	6960      	ldr	r0, [r4, #20]
 8006026:	600d      	str	r5, [r1, #0]
 8006028:	0635      	lsls	r5, r6, #24
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	d501      	bpl.n	8006032 <_printf_i+0x1ce>
 800602e:	6018      	str	r0, [r3, #0]
 8006030:	e002      	b.n	8006038 <_printf_i+0x1d4>
 8006032:	0671      	lsls	r1, r6, #25
 8006034:	d5fb      	bpl.n	800602e <_printf_i+0x1ca>
 8006036:	8018      	strh	r0, [r3, #0]
 8006038:	2300      	movs	r3, #0
 800603a:	4616      	mov	r6, r2
 800603c:	6123      	str	r3, [r4, #16]
 800603e:	e7ba      	b.n	8005fb6 <_printf_i+0x152>
 8006040:	680b      	ldr	r3, [r1, #0]
 8006042:	1d1a      	adds	r2, r3, #4
 8006044:	600a      	str	r2, [r1, #0]
 8006046:	681e      	ldr	r6, [r3, #0]
 8006048:	2100      	movs	r1, #0
 800604a:	4630      	mov	r0, r6
 800604c:	6862      	ldr	r2, [r4, #4]
 800604e:	f000 f8d9 	bl	8006204 <memchr>
 8006052:	b108      	cbz	r0, 8006058 <_printf_i+0x1f4>
 8006054:	1b80      	subs	r0, r0, r6
 8006056:	6060      	str	r0, [r4, #4]
 8006058:	6863      	ldr	r3, [r4, #4]
 800605a:	6123      	str	r3, [r4, #16]
 800605c:	2300      	movs	r3, #0
 800605e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006062:	e7a8      	b.n	8005fb6 <_printf_i+0x152>
 8006064:	4632      	mov	r2, r6
 8006066:	4649      	mov	r1, r9
 8006068:	4640      	mov	r0, r8
 800606a:	6923      	ldr	r3, [r4, #16]
 800606c:	47d0      	blx	sl
 800606e:	3001      	adds	r0, #1
 8006070:	d0ab      	beq.n	8005fca <_printf_i+0x166>
 8006072:	6823      	ldr	r3, [r4, #0]
 8006074:	079b      	lsls	r3, r3, #30
 8006076:	d413      	bmi.n	80060a0 <_printf_i+0x23c>
 8006078:	68e0      	ldr	r0, [r4, #12]
 800607a:	9b03      	ldr	r3, [sp, #12]
 800607c:	4298      	cmp	r0, r3
 800607e:	bfb8      	it	lt
 8006080:	4618      	movlt	r0, r3
 8006082:	e7a4      	b.n	8005fce <_printf_i+0x16a>
 8006084:	2301      	movs	r3, #1
 8006086:	4632      	mov	r2, r6
 8006088:	4649      	mov	r1, r9
 800608a:	4640      	mov	r0, r8
 800608c:	47d0      	blx	sl
 800608e:	3001      	adds	r0, #1
 8006090:	d09b      	beq.n	8005fca <_printf_i+0x166>
 8006092:	3501      	adds	r5, #1
 8006094:	68e3      	ldr	r3, [r4, #12]
 8006096:	9903      	ldr	r1, [sp, #12]
 8006098:	1a5b      	subs	r3, r3, r1
 800609a:	42ab      	cmp	r3, r5
 800609c:	dcf2      	bgt.n	8006084 <_printf_i+0x220>
 800609e:	e7eb      	b.n	8006078 <_printf_i+0x214>
 80060a0:	2500      	movs	r5, #0
 80060a2:	f104 0619 	add.w	r6, r4, #25
 80060a6:	e7f5      	b.n	8006094 <_printf_i+0x230>
 80060a8:	0800659d 	.word	0x0800659d
 80060ac:	080065ae 	.word	0x080065ae

080060b0 <_sbrk_r>:
 80060b0:	b538      	push	{r3, r4, r5, lr}
 80060b2:	2300      	movs	r3, #0
 80060b4:	4d05      	ldr	r5, [pc, #20]	; (80060cc <_sbrk_r+0x1c>)
 80060b6:	4604      	mov	r4, r0
 80060b8:	4608      	mov	r0, r1
 80060ba:	602b      	str	r3, [r5, #0]
 80060bc:	f7fc f8de 	bl	800227c <_sbrk>
 80060c0:	1c43      	adds	r3, r0, #1
 80060c2:	d102      	bne.n	80060ca <_sbrk_r+0x1a>
 80060c4:	682b      	ldr	r3, [r5, #0]
 80060c6:	b103      	cbz	r3, 80060ca <_sbrk_r+0x1a>
 80060c8:	6023      	str	r3, [r4, #0]
 80060ca:	bd38      	pop	{r3, r4, r5, pc}
 80060cc:	20000354 	.word	0x20000354

080060d0 <__sread>:
 80060d0:	b510      	push	{r4, lr}
 80060d2:	460c      	mov	r4, r1
 80060d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060d8:	f000 f8ae 	bl	8006238 <_read_r>
 80060dc:	2800      	cmp	r0, #0
 80060de:	bfab      	itete	ge
 80060e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80060e2:	89a3      	ldrhlt	r3, [r4, #12]
 80060e4:	181b      	addge	r3, r3, r0
 80060e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80060ea:	bfac      	ite	ge
 80060ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80060ee:	81a3      	strhlt	r3, [r4, #12]
 80060f0:	bd10      	pop	{r4, pc}

080060f2 <__swrite>:
 80060f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060f6:	461f      	mov	r7, r3
 80060f8:	898b      	ldrh	r3, [r1, #12]
 80060fa:	4605      	mov	r5, r0
 80060fc:	05db      	lsls	r3, r3, #23
 80060fe:	460c      	mov	r4, r1
 8006100:	4616      	mov	r6, r2
 8006102:	d505      	bpl.n	8006110 <__swrite+0x1e>
 8006104:	2302      	movs	r3, #2
 8006106:	2200      	movs	r2, #0
 8006108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800610c:	f000 f868 	bl	80061e0 <_lseek_r>
 8006110:	89a3      	ldrh	r3, [r4, #12]
 8006112:	4632      	mov	r2, r6
 8006114:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006118:	81a3      	strh	r3, [r4, #12]
 800611a:	4628      	mov	r0, r5
 800611c:	463b      	mov	r3, r7
 800611e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006122:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006126:	f000 b817 	b.w	8006158 <_write_r>

0800612a <__sseek>:
 800612a:	b510      	push	{r4, lr}
 800612c:	460c      	mov	r4, r1
 800612e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006132:	f000 f855 	bl	80061e0 <_lseek_r>
 8006136:	1c43      	adds	r3, r0, #1
 8006138:	89a3      	ldrh	r3, [r4, #12]
 800613a:	bf15      	itete	ne
 800613c:	6560      	strne	r0, [r4, #84]	; 0x54
 800613e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006142:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006146:	81a3      	strheq	r3, [r4, #12]
 8006148:	bf18      	it	ne
 800614a:	81a3      	strhne	r3, [r4, #12]
 800614c:	bd10      	pop	{r4, pc}

0800614e <__sclose>:
 800614e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006152:	f000 b813 	b.w	800617c <_close_r>
	...

08006158 <_write_r>:
 8006158:	b538      	push	{r3, r4, r5, lr}
 800615a:	4604      	mov	r4, r0
 800615c:	4608      	mov	r0, r1
 800615e:	4611      	mov	r1, r2
 8006160:	2200      	movs	r2, #0
 8006162:	4d05      	ldr	r5, [pc, #20]	; (8006178 <_write_r+0x20>)
 8006164:	602a      	str	r2, [r5, #0]
 8006166:	461a      	mov	r2, r3
 8006168:	f7fc f83b 	bl	80021e2 <_write>
 800616c:	1c43      	adds	r3, r0, #1
 800616e:	d102      	bne.n	8006176 <_write_r+0x1e>
 8006170:	682b      	ldr	r3, [r5, #0]
 8006172:	b103      	cbz	r3, 8006176 <_write_r+0x1e>
 8006174:	6023      	str	r3, [r4, #0]
 8006176:	bd38      	pop	{r3, r4, r5, pc}
 8006178:	20000354 	.word	0x20000354

0800617c <_close_r>:
 800617c:	b538      	push	{r3, r4, r5, lr}
 800617e:	2300      	movs	r3, #0
 8006180:	4d05      	ldr	r5, [pc, #20]	; (8006198 <_close_r+0x1c>)
 8006182:	4604      	mov	r4, r0
 8006184:	4608      	mov	r0, r1
 8006186:	602b      	str	r3, [r5, #0]
 8006188:	f7fc f847 	bl	800221a <_close>
 800618c:	1c43      	adds	r3, r0, #1
 800618e:	d102      	bne.n	8006196 <_close_r+0x1a>
 8006190:	682b      	ldr	r3, [r5, #0]
 8006192:	b103      	cbz	r3, 8006196 <_close_r+0x1a>
 8006194:	6023      	str	r3, [r4, #0]
 8006196:	bd38      	pop	{r3, r4, r5, pc}
 8006198:	20000354 	.word	0x20000354

0800619c <_fstat_r>:
 800619c:	b538      	push	{r3, r4, r5, lr}
 800619e:	2300      	movs	r3, #0
 80061a0:	4d06      	ldr	r5, [pc, #24]	; (80061bc <_fstat_r+0x20>)
 80061a2:	4604      	mov	r4, r0
 80061a4:	4608      	mov	r0, r1
 80061a6:	4611      	mov	r1, r2
 80061a8:	602b      	str	r3, [r5, #0]
 80061aa:	f7fc f841 	bl	8002230 <_fstat>
 80061ae:	1c43      	adds	r3, r0, #1
 80061b0:	d102      	bne.n	80061b8 <_fstat_r+0x1c>
 80061b2:	682b      	ldr	r3, [r5, #0]
 80061b4:	b103      	cbz	r3, 80061b8 <_fstat_r+0x1c>
 80061b6:	6023      	str	r3, [r4, #0]
 80061b8:	bd38      	pop	{r3, r4, r5, pc}
 80061ba:	bf00      	nop
 80061bc:	20000354 	.word	0x20000354

080061c0 <_isatty_r>:
 80061c0:	b538      	push	{r3, r4, r5, lr}
 80061c2:	2300      	movs	r3, #0
 80061c4:	4d05      	ldr	r5, [pc, #20]	; (80061dc <_isatty_r+0x1c>)
 80061c6:	4604      	mov	r4, r0
 80061c8:	4608      	mov	r0, r1
 80061ca:	602b      	str	r3, [r5, #0]
 80061cc:	f7fc f83f 	bl	800224e <_isatty>
 80061d0:	1c43      	adds	r3, r0, #1
 80061d2:	d102      	bne.n	80061da <_isatty_r+0x1a>
 80061d4:	682b      	ldr	r3, [r5, #0]
 80061d6:	b103      	cbz	r3, 80061da <_isatty_r+0x1a>
 80061d8:	6023      	str	r3, [r4, #0]
 80061da:	bd38      	pop	{r3, r4, r5, pc}
 80061dc:	20000354 	.word	0x20000354

080061e0 <_lseek_r>:
 80061e0:	b538      	push	{r3, r4, r5, lr}
 80061e2:	4604      	mov	r4, r0
 80061e4:	4608      	mov	r0, r1
 80061e6:	4611      	mov	r1, r2
 80061e8:	2200      	movs	r2, #0
 80061ea:	4d05      	ldr	r5, [pc, #20]	; (8006200 <_lseek_r+0x20>)
 80061ec:	602a      	str	r2, [r5, #0]
 80061ee:	461a      	mov	r2, r3
 80061f0:	f7fc f837 	bl	8002262 <_lseek>
 80061f4:	1c43      	adds	r3, r0, #1
 80061f6:	d102      	bne.n	80061fe <_lseek_r+0x1e>
 80061f8:	682b      	ldr	r3, [r5, #0]
 80061fa:	b103      	cbz	r3, 80061fe <_lseek_r+0x1e>
 80061fc:	6023      	str	r3, [r4, #0]
 80061fe:	bd38      	pop	{r3, r4, r5, pc}
 8006200:	20000354 	.word	0x20000354

08006204 <memchr>:
 8006204:	4603      	mov	r3, r0
 8006206:	b510      	push	{r4, lr}
 8006208:	b2c9      	uxtb	r1, r1
 800620a:	4402      	add	r2, r0
 800620c:	4293      	cmp	r3, r2
 800620e:	4618      	mov	r0, r3
 8006210:	d101      	bne.n	8006216 <memchr+0x12>
 8006212:	2000      	movs	r0, #0
 8006214:	e003      	b.n	800621e <memchr+0x1a>
 8006216:	7804      	ldrb	r4, [r0, #0]
 8006218:	3301      	adds	r3, #1
 800621a:	428c      	cmp	r4, r1
 800621c:	d1f6      	bne.n	800620c <memchr+0x8>
 800621e:	bd10      	pop	{r4, pc}

08006220 <__malloc_lock>:
 8006220:	4801      	ldr	r0, [pc, #4]	; (8006228 <__malloc_lock+0x8>)
 8006222:	f7ff bb4b 	b.w	80058bc <__retarget_lock_acquire_recursive>
 8006226:	bf00      	nop
 8006228:	2000034c 	.word	0x2000034c

0800622c <__malloc_unlock>:
 800622c:	4801      	ldr	r0, [pc, #4]	; (8006234 <__malloc_unlock+0x8>)
 800622e:	f7ff bb46 	b.w	80058be <__retarget_lock_release_recursive>
 8006232:	bf00      	nop
 8006234:	2000034c 	.word	0x2000034c

08006238 <_read_r>:
 8006238:	b538      	push	{r3, r4, r5, lr}
 800623a:	4604      	mov	r4, r0
 800623c:	4608      	mov	r0, r1
 800623e:	4611      	mov	r1, r2
 8006240:	2200      	movs	r2, #0
 8006242:	4d05      	ldr	r5, [pc, #20]	; (8006258 <_read_r+0x20>)
 8006244:	602a      	str	r2, [r5, #0]
 8006246:	461a      	mov	r2, r3
 8006248:	f7fb ffae 	bl	80021a8 <_read>
 800624c:	1c43      	adds	r3, r0, #1
 800624e:	d102      	bne.n	8006256 <_read_r+0x1e>
 8006250:	682b      	ldr	r3, [r5, #0]
 8006252:	b103      	cbz	r3, 8006256 <_read_r+0x1e>
 8006254:	6023      	str	r3, [r4, #0]
 8006256:	bd38      	pop	{r3, r4, r5, pc}
 8006258:	20000354 	.word	0x20000354

0800625c <_init>:
 800625c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800625e:	bf00      	nop
 8006260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006262:	bc08      	pop	{r3}
 8006264:	469e      	mov	lr, r3
 8006266:	4770      	bx	lr

08006268 <_fini>:
 8006268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800626a:	bf00      	nop
 800626c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800626e:	bc08      	pop	{r3}
 8006270:	469e      	mov	lr, r3
 8006272:	4770      	bx	lr
