<stg><name>copy_input2buf_row</name>


<trans_list>

<trans id="242" from="1" to="2">
<condition id="86">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="1" to="6">
<condition id="87">
<or_exp><and_exp><literal name="enable_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="2" to="3">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="3" to="6">
<condition id="99">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="3" to="4">
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="4" to="5">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="5" to="3">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %T2Rate_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %T2Rate_V)

]]></Node>
<StgValue><ssdm name="T2Rate_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)

]]></Node>
<StgValue><ssdm name="enable_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read15)

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %next_t2_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %next_t2_0_V_read)

]]></Node>
<StgValue><ssdm name="next_t2_0_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %LayerType_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %LayerType)

]]></Node>
<StgValue><ssdm name="LayerType_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %TCol_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TCol)

]]></Node>
<StgValue><ssdm name="TCol_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %RowBeginByte_3_V_re_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %RowBeginByte_3_V_re)

]]></Node>
<StgValue><ssdm name="RowBeginByte_3_V_re_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %RowBeginByte_2_V_re_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %RowBeginByte_2_V_re)

]]></Node>
<StgValue><ssdm name="RowBeginByte_2_V_re_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %RowBeginByte_1_V_re_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %RowBeginByte_1_V_re)

]]></Node>
<StgValue><ssdm name="RowBeginByte_1_V_re_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %RowBeginByte_0_V_re_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %RowBeginByte_0_V_re)

]]></Node>
<StgValue><ssdm name="RowBeginByte_0_V_re_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %ColSub_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %ColSub_V)

]]></Node>
<StgValue><ssdm name="ColSub_V_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %RowSub_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %RowSub_V)

]]></Node>
<StgValue><ssdm name="RowSub_V_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %col_len_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %col_len_V)

]]></Node>
<StgValue><ssdm name="col_len_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  %row_len_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %row_len_V)

]]></Node>
<StgValue><ssdm name="row_len_V_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %enable_read, label %codeRepl, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32">
<![CDATA[
codeRepl:0  %IsRowInit_flag_1 = alloca i1

]]></Node>
<StgValue><ssdm name="IsRowInit_flag_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:1  %input_mmcpy_offset_0 = alloca i32

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:2  %input_mmcpy_offset_1 = alloca i32

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:3  %input_mmcpy_offset_2 = alloca i32

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:4  %input_mmcpy_offset_3 = alloca i32

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32">
<![CDATA[
codeRepl:5  %NextInputFlag_0_1 = alloca i1

]]></Node>
<StgValue><ssdm name="NextInputFlag_0_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32">
<![CDATA[
codeRepl:6  %NextInputFlag_1_1 = alloca i1

]]></Node>
<StgValue><ssdm name="NextInputFlag_1_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32">
<![CDATA[
codeRepl:7  %NextInputFlag_2_1 = alloca i1

]]></Node>
<StgValue><ssdm name="NextInputFlag_2_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32">
<![CDATA[
codeRepl:8  %NextInputFlag_3_1 = alloca i1

]]></Node>
<StgValue><ssdm name="NextInputFlag_3_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32">
<![CDATA[
codeRepl:9  %cnt_0_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="cnt_0_V_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32">
<![CDATA[
codeRepl:10  %cnt_1_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="cnt_1_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32">
<![CDATA[
codeRepl:11  %cnt_2_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="cnt_2_V_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32">
<![CDATA[
codeRepl:12  %cnt_3_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="cnt_3_V_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:13  %input_array_0_0 = alloca i16

]]></Node>
<StgValue><ssdm name="input_array_0_0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:14  %input_array_0_1_2 = alloca i16

]]></Node>
<StgValue><ssdm name="input_array_0_1_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:15  %input_array_1_0 = alloca i16

]]></Node>
<StgValue><ssdm name="input_array_1_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:16  %input_array_1_1_2 = alloca i16

]]></Node>
<StgValue><ssdm name="input_array_1_1_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:17  %input_array_2_0 = alloca i16

]]></Node>
<StgValue><ssdm name="input_array_2_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:18  %input_array_2_1_2 = alloca i16

]]></Node>
<StgValue><ssdm name="input_array_2_1_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:19  %input_array_3_0 = alloca i16

]]></Node>
<StgValue><ssdm name="input_array_3_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:20  %input_array_3_1_2 = alloca i16

]]></Node>
<StgValue><ssdm name="input_array_3_1_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:21  %initial = icmp eq i6 %next_t2_0_V_read_1, 0

]]></Node>
<StgValue><ssdm name="initial"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6">
<![CDATA[
codeRepl:22  %t2_local_V_load = load i6* @t2_local_V, align 1

]]></Node>
<StgValue><ssdm name="t2_local_V_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
codeRepl:23  %t2r_V = select i1 %initial, i6 0, i6 %t2_local_V_load

]]></Node>
<StgValue><ssdm name="t2r_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
codeRepl:24  %tmp = icmp eq i2 %LayerType_read, 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
codeRepl:26  %T2R_V = add i3 %T2Rate_V_read, 1

]]></Node>
<StgValue><ssdm name="T2R_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
codeRepl:27  %T2R_V_1 = select i1 %p_read, i3 %T2Rate_V_read, i3 %T2R_V

]]></Node>
<StgValue><ssdm name="T2R_V_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="6">
<![CDATA[
codeRepl:28  %lhs_V = zext i6 %t2r_V to i7

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="3">
<![CDATA[
codeRepl:29  %rhs_V = zext i3 %T2R_V_1 to i7

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="3">
<![CDATA[
codeRepl:30  %tmp_29 = zext i3 %T2R_V_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
codeRepl:31  %r_V = add i7 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
codeRepl:32  %tmp_s = icmp ult i7 %r_V, 53

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:33  %phitmp = add i6 %tmp_29, %t2r_V

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:51  store i32 0, i32* %input_mmcpy_offset_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:52  store i32 0, i32* %input_mmcpy_offset_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:53  store i32 0, i32* %input_mmcpy_offset_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:54  store i32 0, i32* %input_mmcpy_offset_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:55  store i1 true, i1* %IsRowInit_flag_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:25  %p_s = select i1 %tmp, i16 -32767, i16 0

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
codeRepl:34  %T2R_bound_V = select i1 %tmp_s, i6 %phitmp, i6 -11

]]></Node>
<StgValue><ssdm name="T2R_bound_V"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="1">
<![CDATA[
codeRepl:35  %tmp_94_cast = zext i1 %RowSub_V_read to i6

]]></Node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="1">
<![CDATA[
codeRepl:36  %tmp_95_cast = zext i1 %ColSub_V_read to i9

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1">
<![CDATA[
codeRepl:37  %tmp_95_cast_cast = zext i1 %ColSub_V_read to i8

]]></Node>
<StgValue><ssdm name="tmp_95_cast_cast"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="6">
<![CDATA[
codeRepl:38  %lhs_V_9 = zext i6 %col_len_V_read to i7

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="1">
<![CDATA[
codeRepl:39  %rhs_V_7 = zext i1 %ColSub_V_read to i7

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
codeRepl:40  %r_V_22 = add i7 %rhs_V_7, %lhs_V_9

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="7">
<![CDATA[
codeRepl:41  %tmp_96_cast_cast = zext i7 %r_V_22 to i8

]]></Node>
<StgValue><ssdm name="tmp_96_cast_cast"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="6">
<![CDATA[
codeRepl:42  %lhs_V_2 = zext i6 %row_len_V_read to i7

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="1">
<![CDATA[
codeRepl:43  %rhs_V_1 = zext i1 %RowSub_V_read to i7

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
codeRepl:44  %r_V_2 = add i7 %rhs_V_1, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:45  %tmp_60 = icmp ugt i6 %t2r_V, %T2R_bound_V

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
codeRepl:46  %umax1 = select i1 %tmp_60, i6 %t2r_V, i6 %T2R_bound_V

]]></Node>
<StgValue><ssdm name="umax1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:47  %tmp_61 = sub i6 %umax1, %t2r_V

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="6">
<![CDATA[
codeRepl:48  %cast = zext i6 %tmp_61 to i14

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="8">
<![CDATA[
codeRepl:49  %cast2 = zext i8 %TCol_read to i14

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
codeRepl:50  %bound = mul i14 %cast, %cast2

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:56  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i14 [ 0, %codeRepl ], [ %indvar_flatten_next, %2 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %p_7 = phi i6 [ %t2r_V, %codeRepl ], [ %tmp_77_mid2_v, %2 ]

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:2  %t3 = phi i8 [ 0, %codeRepl ], [ %t3_1, %2 ]

]]></Node>
<StgValue><ssdm name="t3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="6">
<![CDATA[
.preheader:3  %tmp_99_cast4 = zext i6 %p_7 to i7

]]></Node>
<StgValue><ssdm name="tmp_99_cast4"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4  %tmp_62 = icmp ult i6 %p_7, %tmp_94_cast

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:5  %ult = icmp ult i7 %tmp_99_cast4, %r_V_2

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:6  %rev = xor i1 %ult, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:7  %tmp1 = or i1 %tmp_62, %rev

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:8  %exitcond_flatten = icmp eq i14 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:9  %indvar_flatten_next = add i14 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:10  br i1 %exitcond_flatten, label %mergeST, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1  %t2r_V_1 = add i6 %p_7, 1

]]></Node>
<StgValue><ssdm name="t2r_V_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:2  %exitcond = icmp eq i8 %t3, %TCol_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:3  %t3_mid2 = select i1 %exitcond, i8 0, i8 %t3

]]></Node>
<StgValue><ssdm name="t3_mid2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:4  %tmp_99_cast4_mid1 = zext i6 %t2r_V_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_99_cast4_mid1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:5  %tmp_76_mid1 = icmp ult i6 %t2r_V_1, %tmp_94_cast

]]></Node>
<StgValue><ssdm name="tmp_76_mid1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:6  %tmp_77_mid2_v = select i1 %exitcond, i6 %t2r_V_1, i6 %p_7

]]></Node>
<StgValue><ssdm name="tmp_77_mid2_v"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:9  %ult1 = icmp ult i7 %tmp_99_cast4_mid1, %r_V_2

]]></Node>
<StgValue><ssdm name="ult1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:10  %rev1 = xor i1 %ult1, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:11  %tmp1_mid1 = or i1 %tmp_76_mid1, %rev1

]]></Node>
<StgValue><ssdm name="tmp1_mid1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader:12  %tmp1_mid2 = select i1 %exitcond, i1 %tmp1_mid1, i1 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_mid2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:13  %t3_cast = zext i8 %t3_mid2 to i9

]]></Node>
<StgValue><ssdm name="t3_cast"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:14  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:16  %tmp_64 = icmp ult i8 %t3_mid2, %tmp_95_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:17  %ult2 = icmp ult i8 %t3_mid2, %tmp_96_cast_cast

]]></Node>
<StgValue><ssdm name="ult2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:18  %rev2 = xor i1 %ult2, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:19  %tmp_65 = icmp eq i9 %t3_cast, %tmp_95_cast

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:21  %tmp2 = or i1 %rev2, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:22  %brmerge = or i1 %tmp2, %tmp1_mid2

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:23  br i1 %brmerge, label %1, label %._crit_edge10_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_30)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %t3_1 = add i8 %t3_mid2, 1

]]></Node>
<StgValue><ssdm name="t3_1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1">
<![CDATA[
.preheader.preheader:0  %IsRowInit_flag_1_loa = load i1* %IsRowInit_flag_1

]]></Node>
<StgValue><ssdm name="IsRowInit_flag_1_loa"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:20  %IsRowInit = and i1 %tmp_65, %IsRowInit_flag_1_loa

]]></Node>
<StgValue><ssdm name="IsRowInit"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10_ifconv:0  %input_mmcpy_offset_0_1 = load i32* %input_mmcpy_offset_0

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_0_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10_ifconv:1  %input_mmcpy_offset_1_1 = load i32* %input_mmcpy_offset_1

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_1_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10_ifconv:2  %input_mmcpy_offset_2_1 = load i32* %input_mmcpy_offset_2

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_2_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10_ifconv:3  %input_mmcpy_offset_3_1 = load i32* %input_mmcpy_offset_3

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_3_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge10_ifconv:4  %NextInputFlag_0_1_lo = load i1* %NextInputFlag_0_1

]]></Node>
<StgValue><ssdm name="NextInputFlag_0_1_lo"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge10_ifconv:5  %NextInputFlag_1_1_lo = load i1* %NextInputFlag_1_1

]]></Node>
<StgValue><ssdm name="NextInputFlag_1_1_lo"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge10_ifconv:6  %NextInputFlag_2_1_lo = load i1* %NextInputFlag_2_1

]]></Node>
<StgValue><ssdm name="NextInputFlag_2_1_lo"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge10_ifconv:7  %NextInputFlag_3_1_lo = load i1* %NextInputFlag_3_1

]]></Node>
<StgValue><ssdm name="NextInputFlag_3_1_lo"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge10_ifconv:8  %cnt_0_V_1_load = load i1* %cnt_0_V_1

]]></Node>
<StgValue><ssdm name="cnt_0_V_1_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge10_ifconv:9  %cnt_1_V_1_load = load i1* %cnt_1_V_1

]]></Node>
<StgValue><ssdm name="cnt_1_V_1_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge10_ifconv:10  %cnt_2_V_1_load = load i1* %cnt_2_V_1

]]></Node>
<StgValue><ssdm name="cnt_2_V_1_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge10_ifconv:11  %cnt_3_V_1_load = load i1* %cnt_3_V_1

]]></Node>
<StgValue><ssdm name="cnt_3_V_1_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge10_ifconv:20  %p_read3_cnt_V_3_1 = select i1 %IsRowInit, i1 %RowBeginByte_3_V_re_1, i1 %cnt_3_V_1_load

]]></Node>
<StgValue><ssdm name="p_read3_cnt_V_3_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge10_ifconv:21  %p_read2_cnt_V_2_1 = select i1 %IsRowInit, i1 %RowBeginByte_2_V_re_1, i1 %cnt_2_V_1_load

]]></Node>
<StgValue><ssdm name="p_read2_cnt_V_2_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge10_ifconv:22  %p_read1_cnt_V_1_1 = select i1 %IsRowInit, i1 %RowBeginByte_1_V_re_1, i1 %cnt_1_V_1_load

]]></Node>
<StgValue><ssdm name="p_read1_cnt_V_1_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge10_ifconv:23  %p_read_cnt_V_0_1 = select i1 %IsRowInit, i1 %RowBeginByte_0_V_re_1, i1 %cnt_0_V_1_load

]]></Node>
<StgValue><ssdm name="p_read_cnt_V_0_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:24  %p_NextInputFlag_3_1 = or i1 %IsRowInit, %NextInputFlag_3_1_lo

]]></Node>
<StgValue><ssdm name="p_NextInputFlag_3_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:25  %p_NextInputFlag_2_1 = or i1 %IsRowInit, %NextInputFlag_2_1_lo

]]></Node>
<StgValue><ssdm name="p_NextInputFlag_2_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:26  %p_NextInputFlag_1_1 = or i1 %IsRowInit, %NextInputFlag_1_1_lo

]]></Node>
<StgValue><ssdm name="p_NextInputFlag_1_1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:27  %p_NextInputFlag_0_1 = or i1 %IsRowInit, %NextInputFlag_0_1_lo

]]></Node>
<StgValue><ssdm name="p_NextInputFlag_0_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:28  %p_IsRowInit_flag_1 = xor i1 %IsRowInit, %IsRowInit_flag_1_loa

]]></Node>
<StgValue><ssdm name="p_IsRowInit_flag_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge10_ifconv:29  %tmp_67 = sext i32 %input_mmcpy_offset_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10_ifconv:30  %input_memcpy_buffer_s = getelementptr [28 x i32]* %input_memcpy_buffer, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer_s"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge10_ifconv:31  %input_memcpy_buffer_1 = load i32* %input_memcpy_buffer_s, align 4

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10_ifconv:34  %input_mmcpy_offset_0_2 = add nsw i32 1, %input_mmcpy_offset_0_1

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_0_2"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10_ifconv:37  %input_mmcpy_offset_0_3 = select i1 %p_NextInputFlag_0_1, i32 %input_mmcpy_offset_0_2, i32 %input_mmcpy_offset_0_1

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_0_3"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge10_ifconv:38  %tmp_68 = sext i32 %input_mmcpy_offset_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10_ifconv:39  %input_memcpy_buffer1_2 = getelementptr [28 x i32]* %input_memcpy_buffer1, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer1_2"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge10_ifconv:40  %input_memcpy_buffer1_3 = load i32* %input_memcpy_buffer1_2, align 4

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer1_3"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10_ifconv:43  %input_mmcpy_offset_1_2 = add nsw i32 1, %input_mmcpy_offset_1_1

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_1_2"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10_ifconv:46  %input_mmcpy_offset_1_3 = select i1 %p_NextInputFlag_1_1, i32 %input_mmcpy_offset_1_2, i32 %input_mmcpy_offset_1_1

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_1_3"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge10_ifconv:47  %tmp_69 = sext i32 %input_mmcpy_offset_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10_ifconv:48  %input_memcpy_buffer2_2 = getelementptr [28 x i32]* %input_memcpy_buffer2, i64 0, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer2_2"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge10_ifconv:49  %input_memcpy_buffer2_3 = load i32* %input_memcpy_buffer2_2, align 4

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer2_3"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10_ifconv:52  %input_mmcpy_offset_2_2 = add nsw i32 1, %input_mmcpy_offset_2_1

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_2_2"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10_ifconv:55  %input_mmcpy_offset_2_3 = select i1 %p_NextInputFlag_2_1, i32 %input_mmcpy_offset_2_2, i32 %input_mmcpy_offset_2_1

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_2_3"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge10_ifconv:56  %tmp_70 = sext i32 %input_mmcpy_offset_3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10_ifconv:57  %input_memcpy_buffer3_2 = getelementptr [28 x i32]* %input_memcpy_buffer3, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer3_2"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge10_ifconv:58  %input_memcpy_buffer3_3 = load i32* %input_memcpy_buffer3_2, align 4

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer3_3"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10_ifconv:61  %input_mmcpy_offset_3_2 = add nsw i32 1, %input_mmcpy_offset_3_1

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_3_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10_ifconv:64  %input_mmcpy_offset_3_3 = select i1 %p_NextInputFlag_3_1, i32 %input_mmcpy_offset_3_2, i32 %input_mmcpy_offset_3_1

]]></Node>
<StgValue><ssdm name="input_mmcpy_offset_3_3"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:80  %cnt_0_V = xor i1 %p_read_cnt_V_0_1, true

]]></Node>
<StgValue><ssdm name="cnt_0_V"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:81  %cnt_1_V = xor i1 %p_read1_cnt_V_1_1, true

]]></Node>
<StgValue><ssdm name="cnt_1_V"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:82  %cnt_2_V = xor i1 %p_read2_cnt_V_2_1, true

]]></Node>
<StgValue><ssdm name="cnt_2_V"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:83  %cnt_3_V = xor i1 %p_read3_cnt_V_3_1, true

]]></Node>
<StgValue><ssdm name="cnt_3_V"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:92  store i1 %cnt_3_V, i1* %cnt_3_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:93  store i1 %cnt_2_V, i1* %cnt_2_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:94  store i1 %cnt_1_V, i1* %cnt_1_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:95  store i1 %cnt_0_V, i1* %cnt_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:96  store i1 %p_read3_cnt_V_3_1, i1* %NextInputFlag_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:97  store i1 %p_read2_cnt_V_2_1, i1* %NextInputFlag_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:98  store i1 %p_read1_cnt_V_1_1, i1* %NextInputFlag_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:99  store i1 %p_read_cnt_V_0_1, i1* %NextInputFlag_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10_ifconv:100  store i32 %input_mmcpy_offset_3_3, i32* %input_mmcpy_offset_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10_ifconv:101  store i32 %input_mmcpy_offset_2_3, i32* %input_mmcpy_offset_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10_ifconv:102  store i32 %input_mmcpy_offset_1_3, i32* %input_mmcpy_offset_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10_ifconv:103  store i32 %input_mmcpy_offset_0_3, i32* %input_mmcpy_offset_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10_ifconv:104  store i1 %p_IsRowInit_flag_1, i1* %IsRowInit_flag_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:7  %tmp_77_mid2_cast = zext i6 %tmp_77_mid2_v to i12

]]></Node>
<StgValue><ssdm name="tmp_77_mid2_cast"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:8  %tmp_63 = mul i12 %tmp_77_mid2_cast, 53

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge10_ifconv:12  %input_array_0_0_lo = load i16* %input_array_0_0

]]></Node>
<StgValue><ssdm name="input_array_0_0_lo"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge10_ifconv:13  %input_array_0_1_2_s = load i16* %input_array_0_1_2

]]></Node>
<StgValue><ssdm name="input_array_0_1_2_s"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge10_ifconv:14  %input_array_1_0_lo = load i16* %input_array_1_0

]]></Node>
<StgValue><ssdm name="input_array_1_0_lo"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge10_ifconv:15  %input_array_1_1_2_s = load i16* %input_array_1_1_2

]]></Node>
<StgValue><ssdm name="input_array_1_1_2_s"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge10_ifconv:16  %input_array_2_0_lo = load i16* %input_array_2_0

]]></Node>
<StgValue><ssdm name="input_array_2_0_lo"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge10_ifconv:17  %input_array_2_1_2_s = load i16* %input_array_2_1_2

]]></Node>
<StgValue><ssdm name="input_array_2_1_2_s"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge10_ifconv:18  %input_array_3_0_lo = load i16* %input_array_3_0

]]></Node>
<StgValue><ssdm name="input_array_3_0_lo"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge10_ifconv:19  %input_array_3_1_2_s = load i16* %input_array_3_1_2

]]></Node>
<StgValue><ssdm name="input_array_3_1_2_s"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge10_ifconv:31  %input_memcpy_buffer_1 = load i32* %input_memcpy_buffer_s, align 4

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge10_ifconv:32  %input_array_0_0_2 = trunc i32 %input_memcpy_buffer_1 to i16

]]></Node>
<StgValue><ssdm name="input_array_0_0_2"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10_ifconv:33  %input_array_0_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %input_memcpy_buffer_1, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="input_array_0_1"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge10_ifconv:35  %input_array_0_1_1 = select i1 %p_NextInputFlag_0_1, i16 %input_array_0_1, i16 %input_array_0_1_2_s

]]></Node>
<StgValue><ssdm name="input_array_0_1_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge10_ifconv:36  %input_array_0_0_1 = select i1 %p_NextInputFlag_0_1, i16 %input_array_0_0_2, i16 %input_array_0_0_lo

]]></Node>
<StgValue><ssdm name="input_array_0_0_1"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge10_ifconv:40  %input_memcpy_buffer1_3 = load i32* %input_memcpy_buffer1_2, align 4

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer1_3"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge10_ifconv:41  %input_array_1_0_2 = trunc i32 %input_memcpy_buffer1_3 to i16

]]></Node>
<StgValue><ssdm name="input_array_1_0_2"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10_ifconv:42  %input_array_1_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %input_memcpy_buffer1_3, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="input_array_1_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge10_ifconv:44  %input_array_1_1_1 = select i1 %p_NextInputFlag_1_1, i16 %input_array_1_1, i16 %input_array_1_1_2_s

]]></Node>
<StgValue><ssdm name="input_array_1_1_1"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge10_ifconv:45  %input_array_1_0_1 = select i1 %p_NextInputFlag_1_1, i16 %input_array_1_0_2, i16 %input_array_1_0_lo

]]></Node>
<StgValue><ssdm name="input_array_1_0_1"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge10_ifconv:49  %input_memcpy_buffer2_3 = load i32* %input_memcpy_buffer2_2, align 4

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer2_3"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge10_ifconv:50  %input_array_2_0_2 = trunc i32 %input_memcpy_buffer2_3 to i16

]]></Node>
<StgValue><ssdm name="input_array_2_0_2"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10_ifconv:51  %input_array_2_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %input_memcpy_buffer2_3, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="input_array_2_1"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge10_ifconv:53  %input_array_2_1_1 = select i1 %p_NextInputFlag_2_1, i16 %input_array_2_1, i16 %input_array_2_1_2_s

]]></Node>
<StgValue><ssdm name="input_array_2_1_1"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge10_ifconv:54  %input_array_2_0_1 = select i1 %p_NextInputFlag_2_1, i16 %input_array_2_0_2, i16 %input_array_2_0_lo

]]></Node>
<StgValue><ssdm name="input_array_2_0_1"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge10_ifconv:58  %input_memcpy_buffer3_3 = load i32* %input_memcpy_buffer3_2, align 4

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer3_3"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge10_ifconv:59  %input_array_3_0_2 = trunc i32 %input_memcpy_buffer3_3 to i16

]]></Node>
<StgValue><ssdm name="input_array_3_0_2"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="brmerge" val="0"/>
<literal name="p_NextInputFlag_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10_ifconv:60  %input_array_3_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %input_memcpy_buffer3_3, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="input_array_3_1"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge10_ifconv:62  %input_array_3_1_1 = select i1 %p_NextInputFlag_3_1, i16 %input_array_3_1, i16 %input_array_3_1_2_s

]]></Node>
<StgValue><ssdm name="input_array_3_1_1"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge10_ifconv:63  %input_array_3_0_1 = select i1 %p_NextInputFlag_3_1, i16 %input_array_3_0_2, i16 %input_array_3_0_lo

]]></Node>
<StgValue><ssdm name="input_array_3_0_1"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge10_ifconv:65  %input_array_load_phi = select i1 %p_read_cnt_V_0_1, i16 %input_array_0_1_1, i16 %input_array_0_0_1

]]></Node>
<StgValue><ssdm name="input_array_load_phi"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge10_ifconv:66  %tmp_75_cast = zext i8 %t3_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge10_ifconv:67  %tmp_71 = add i12 %tmp_75_cast, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge10_ifconv:68  %tmp_76_cast = zext i12 %tmp_71 to i64

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10_ifconv:69  %input_buffer_0_addr_1 = getelementptr [2809 x i16]* %input_buffer_0, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="input_buffer_0_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10_ifconv:70  %input_buffer_1_addr_1 = getelementptr [2809 x i16]* %input_buffer_1, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="input_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10_ifconv:71  %input_buffer_2_addr_1 = getelementptr [2809 x i16]* %input_buffer_2, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="input_buffer_2_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10_ifconv:72  %input_buffer_3_addr_1 = getelementptr [2809 x i16]* %input_buffer_3, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="input_buffer_3_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
._crit_edge10_ifconv:73  store i16 %input_array_load_phi, i16* %input_buffer_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge10_ifconv:74  %input_array_load_1_p = select i1 %p_read1_cnt_V_1_1, i16 %input_array_1_1_1, i16 %input_array_1_0_1

]]></Node>
<StgValue><ssdm name="input_array_load_1_p"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
._crit_edge10_ifconv:75  store i16 %input_array_load_1_p, i16* %input_buffer_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge10_ifconv:76  %input_array_load_2_p = select i1 %p_read2_cnt_V_2_1, i16 %input_array_2_1_1, i16 %input_array_2_0_1

]]></Node>
<StgValue><ssdm name="input_array_load_2_p"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
._crit_edge10_ifconv:77  store i16 %input_array_load_2_p, i16* %input_buffer_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge10_ifconv:78  %input_array_load_3_p = select i1 %p_read3_cnt_V_3_1, i16 %input_array_3_1_1, i16 %input_array_3_0_1

]]></Node>
<StgValue><ssdm name="input_array_load_3_p"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
._crit_edge10_ifconv:79  store i16 %input_array_load_3_p, i16* %input_buffer_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge10_ifconv:84  store i16 %input_array_3_1_1, i16* %input_array_3_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge10_ifconv:85  store i16 %input_array_3_0_1, i16* %input_array_3_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge10_ifconv:86  store i16 %input_array_2_1_1, i16* %input_array_2_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge10_ifconv:87  store i16 %input_array_2_0_1, i16* %input_array_2_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge10_ifconv:88  store i16 %input_array_1_1_1, i16* %input_array_1_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge10_ifconv:89  store i16 %input_array_1_0_1, i16* %input_array_1_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge10_ifconv:90  store i16 %input_array_0_1_1, i16* %input_array_0_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge10_ifconv:91  store i16 %input_array_0_0_1, i16* %input_array_0_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10_ifconv:105  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="8">
<![CDATA[
:0  %tmp_69_cast = zext i8 %t3_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_66 = add i12 %tmp_63, %tmp_69_cast

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_70_cast = zext i12 %tmp_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_buffer_0_addr = getelementptr [2809 x i16]* %input_buffer_0, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="input_buffer_0_addr"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_buffer_1_addr = getelementptr [2809 x i16]* %input_buffer_1, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="input_buffer_1_addr"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_buffer_2_addr = getelementptr [2809 x i16]* %input_buffer_2, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="input_buffer_2_addr"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_buffer_3_addr = getelementptr [2809 x i16]* %input_buffer_3, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="input_buffer_3_addr"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:7  store i16 %p_s, i16* %input_buffer_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:8  store i16 %p_s, i16* %input_buffer_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:9  store i16 %p_s, i16* %input_buffer_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:10  store i16 %p_s, i16* %input_buffer_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
mergeST:0  store i6 %phitmp, i6* @t2_local_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="257" name="input_buffer_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buffer_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="258" name="input_buffer_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="259" name="input_buffer_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buffer_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="260" name="input_buffer_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buffer_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="261" name="row_len_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="row_len_V"/></StgValue>
</port>
<port id="262" name="col_len_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="col_len_V"/></StgValue>
</port>
<port id="263" name="RowSub_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="RowSub_V"/></StgValue>
</port>
<port id="264" name="ColSub_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ColSub_V"/></StgValue>
</port>
<port id="265" name="input_memcpy_buffer" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_memcpy_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="266" name="input_memcpy_buffer1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_memcpy_buffer1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="267" name="input_memcpy_buffer2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_memcpy_buffer2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="268" name="input_memcpy_buffer3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_memcpy_buffer3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="269" name="RowBeginByte_0_V_re" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="RowBeginByte_0_V_re"/></StgValue>
</port>
<port id="270" name="RowBeginByte_1_V_re" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="RowBeginByte_1_V_re"/></StgValue>
</port>
<port id="271" name="RowBeginByte_2_V_re" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="RowBeginByte_2_V_re"/></StgValue>
</port>
<port id="272" name="RowBeginByte_3_V_re" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="RowBeginByte_3_V_re"/></StgValue>
</port>
<port id="273" name="TCol" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="TCol"/></StgValue>
</port>
<port id="274" name="LayerType" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="LayerType"/></StgValue>
</port>
<port id="275" name="next_t2_0_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="next_t2_0_V_read"/></StgValue>
</port>
<port id="276" name="p_read15" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read15"/></StgValue>
</port>
<port id="277" name="enable" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="enable"/></StgValue>
</port>
<port id="278" name="T2Rate_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="T2Rate_V"/></StgValue>
</port>
<port id="279" name="t2_local_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="t2_local_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="281" from="_ssdm_op_Read.ap_auto.i3" to="T2Rate_V_read" fromId="280" toId="7">
</dataflow>
<dataflow id="282" from="T2Rate_V" to="T2Rate_V_read" fromId="278" toId="7">
</dataflow>
<dataflow id="284" from="_ssdm_op_Read.ap_auto.i1" to="enable_read" fromId="283" toId="8">
</dataflow>
<dataflow id="285" from="enable" to="enable_read" fromId="277" toId="8">
</dataflow>
<dataflow id="286" from="_ssdm_op_Read.ap_auto.i1" to="p_read" fromId="283" toId="9">
</dataflow>
<dataflow id="287" from="p_read15" to="p_read" fromId="276" toId="9">
</dataflow>
<dataflow id="289" from="_ssdm_op_Read.ap_auto.i6" to="next_t2_0_V_read_1" fromId="288" toId="10">
</dataflow>
<dataflow id="290" from="next_t2_0_V_read" to="next_t2_0_V_read_1" fromId="275" toId="10">
</dataflow>
<dataflow id="292" from="_ssdm_op_Read.ap_auto.i2" to="LayerType_read" fromId="291" toId="11">
</dataflow>
<dataflow id="293" from="LayerType" to="LayerType_read" fromId="274" toId="11">
</dataflow>
<dataflow id="295" from="_ssdm_op_Read.ap_auto.i8" to="TCol_read" fromId="294" toId="12">
</dataflow>
<dataflow id="296" from="TCol" to="TCol_read" fromId="273" toId="12">
</dataflow>
<dataflow id="297" from="_ssdm_op_Read.ap_auto.i1" to="RowBeginByte_3_V_re_1" fromId="283" toId="13">
</dataflow>
<dataflow id="298" from="RowBeginByte_3_V_re" to="RowBeginByte_3_V_re_1" fromId="272" toId="13">
</dataflow>
<dataflow id="299" from="_ssdm_op_Read.ap_auto.i1" to="RowBeginByte_2_V_re_1" fromId="283" toId="14">
</dataflow>
<dataflow id="300" from="RowBeginByte_2_V_re" to="RowBeginByte_2_V_re_1" fromId="271" toId="14">
</dataflow>
<dataflow id="301" from="_ssdm_op_Read.ap_auto.i1" to="RowBeginByte_1_V_re_1" fromId="283" toId="15">
</dataflow>
<dataflow id="302" from="RowBeginByte_1_V_re" to="RowBeginByte_1_V_re_1" fromId="270" toId="15">
</dataflow>
<dataflow id="303" from="_ssdm_op_Read.ap_auto.i1" to="RowBeginByte_0_V_re_1" fromId="283" toId="16">
</dataflow>
<dataflow id="304" from="RowBeginByte_0_V_re" to="RowBeginByte_0_V_re_1" fromId="269" toId="16">
</dataflow>
<dataflow id="305" from="_ssdm_op_Read.ap_auto.i1" to="ColSub_V_read" fromId="283" toId="17">
</dataflow>
<dataflow id="306" from="ColSub_V" to="ColSub_V_read" fromId="264" toId="17">
</dataflow>
<dataflow id="307" from="_ssdm_op_Read.ap_auto.i1" to="RowSub_V_read" fromId="283" toId="18">
</dataflow>
<dataflow id="308" from="RowSub_V" to="RowSub_V_read" fromId="263" toId="18">
</dataflow>
<dataflow id="309" from="_ssdm_op_Read.ap_auto.i6" to="col_len_V_read" fromId="288" toId="19">
</dataflow>
<dataflow id="310" from="col_len_V" to="col_len_V_read" fromId="262" toId="19">
</dataflow>
<dataflow id="311" from="_ssdm_op_Read.ap_auto.i6" to="row_len_V_read" fromId="288" toId="20">
</dataflow>
<dataflow id="312" from="row_len_V" to="row_len_V_read" fromId="261" toId="20">
</dataflow>
<dataflow id="313" from="enable_read" to="StgValue_21" fromId="8" toId="21">
</dataflow>
<dataflow id="315" from="StgValue_314" to="IsRowInit_flag_1" fromId="314" toId="22">
</dataflow>
<dataflow id="316" from="StgValue_314" to="input_mmcpy_offset_0" fromId="314" toId="23">
</dataflow>
<dataflow id="317" from="StgValue_314" to="input_mmcpy_offset_1" fromId="314" toId="24">
</dataflow>
<dataflow id="318" from="StgValue_314" to="input_mmcpy_offset_2" fromId="314" toId="25">
</dataflow>
<dataflow id="319" from="StgValue_314" to="input_mmcpy_offset_3" fromId="314" toId="26">
</dataflow>
<dataflow id="320" from="StgValue_314" to="NextInputFlag_0_1" fromId="314" toId="27">
</dataflow>
<dataflow id="321" from="StgValue_314" to="NextInputFlag_1_1" fromId="314" toId="28">
</dataflow>
<dataflow id="322" from="StgValue_314" to="NextInputFlag_2_1" fromId="314" toId="29">
</dataflow>
<dataflow id="323" from="StgValue_314" to="NextInputFlag_3_1" fromId="314" toId="30">
</dataflow>
<dataflow id="324" from="StgValue_314" to="cnt_0_V_1" fromId="314" toId="31">
</dataflow>
<dataflow id="325" from="StgValue_314" to="cnt_1_V_1" fromId="314" toId="32">
</dataflow>
<dataflow id="326" from="StgValue_314" to="cnt_2_V_1" fromId="314" toId="33">
</dataflow>
<dataflow id="327" from="StgValue_314" to="cnt_3_V_1" fromId="314" toId="34">
</dataflow>
<dataflow id="328" from="StgValue_314" to="input_array_0_0" fromId="314" toId="35">
</dataflow>
<dataflow id="329" from="StgValue_314" to="input_array_0_1_2" fromId="314" toId="36">
</dataflow>
<dataflow id="330" from="StgValue_314" to="input_array_1_0" fromId="314" toId="37">
</dataflow>
<dataflow id="331" from="StgValue_314" to="input_array_1_1_2" fromId="314" toId="38">
</dataflow>
<dataflow id="332" from="StgValue_314" to="input_array_2_0" fromId="314" toId="39">
</dataflow>
<dataflow id="333" from="StgValue_314" to="input_array_2_1_2" fromId="314" toId="40">
</dataflow>
<dataflow id="334" from="StgValue_314" to="input_array_3_0" fromId="314" toId="41">
</dataflow>
<dataflow id="335" from="StgValue_314" to="input_array_3_1_2" fromId="314" toId="42">
</dataflow>
<dataflow id="336" from="next_t2_0_V_read_1" to="initial" fromId="10" toId="43">
</dataflow>
<dataflow id="338" from="StgValue_337" to="initial" fromId="337" toId="43">
</dataflow>
<dataflow id="339" from="t2_local_V" to="t2_local_V_load" fromId="279" toId="44">
</dataflow>
<dataflow id="340" from="initial" to="t2r_V" fromId="43" toId="45">
</dataflow>
<dataflow id="341" from="StgValue_337" to="t2r_V" fromId="337" toId="45">
</dataflow>
<dataflow id="342" from="t2_local_V_load" to="t2r_V" fromId="44" toId="45">
</dataflow>
<dataflow id="343" from="LayerType_read" to="tmp" fromId="11" toId="46">
</dataflow>
<dataflow id="345" from="StgValue_344" to="tmp" fromId="344" toId="46">
</dataflow>
<dataflow id="346" from="T2Rate_V_read" to="T2R_V" fromId="7" toId="47">
</dataflow>
<dataflow id="348" from="StgValue_347" to="T2R_V" fromId="347" toId="47">
</dataflow>
<dataflow id="349" from="p_read" to="T2R_V_1" fromId="9" toId="48">
</dataflow>
<dataflow id="350" from="T2Rate_V_read" to="T2R_V_1" fromId="7" toId="48">
</dataflow>
<dataflow id="351" from="T2R_V" to="T2R_V_1" fromId="47" toId="48">
</dataflow>
<dataflow id="352" from="t2r_V" to="lhs_V" fromId="45" toId="49">
</dataflow>
<dataflow id="353" from="T2R_V_1" to="rhs_V" fromId="48" toId="50">
</dataflow>
<dataflow id="354" from="T2R_V_1" to="tmp_29" fromId="48" toId="51">
</dataflow>
<dataflow id="355" from="rhs_V" to="r_V" fromId="50" toId="52">
</dataflow>
<dataflow id="356" from="lhs_V" to="r_V" fromId="49" toId="52">
</dataflow>
<dataflow id="357" from="r_V" to="tmp_s" fromId="52" toId="53">
</dataflow>
<dataflow id="359" from="StgValue_358" to="tmp_s" fromId="358" toId="53">
</dataflow>
<dataflow id="360" from="tmp_29" to="phitmp" fromId="51" toId="54">
</dataflow>
<dataflow id="361" from="t2r_V" to="phitmp" fromId="45" toId="54">
</dataflow>
<dataflow id="363" from="StgValue_362" to="StgValue_55" fromId="362" toId="55">
</dataflow>
<dataflow id="364" from="input_mmcpy_offset_3" to="StgValue_55" fromId="26" toId="55">
</dataflow>
<dataflow id="365" from="StgValue_362" to="StgValue_56" fromId="362" toId="56">
</dataflow>
<dataflow id="366" from="input_mmcpy_offset_2" to="StgValue_56" fromId="25" toId="56">
</dataflow>
<dataflow id="367" from="StgValue_362" to="StgValue_57" fromId="362" toId="57">
</dataflow>
<dataflow id="368" from="input_mmcpy_offset_1" to="StgValue_57" fromId="24" toId="57">
</dataflow>
<dataflow id="369" from="StgValue_362" to="StgValue_58" fromId="362" toId="58">
</dataflow>
<dataflow id="370" from="input_mmcpy_offset_0" to="StgValue_58" fromId="23" toId="58">
</dataflow>
<dataflow id="372" from="StgValue_371" to="StgValue_59" fromId="371" toId="59">
</dataflow>
<dataflow id="373" from="IsRowInit_flag_1" to="StgValue_59" fromId="22" toId="59">
</dataflow>
<dataflow id="374" from="tmp" to="p_s" fromId="46" toId="60">
</dataflow>
<dataflow id="376" from="StgValue_375" to="p_s" fromId="375" toId="60">
</dataflow>
<dataflow id="378" from="StgValue_377" to="p_s" fromId="377" toId="60">
</dataflow>
<dataflow id="379" from="tmp_s" to="T2R_bound_V" fromId="53" toId="61">
</dataflow>
<dataflow id="380" from="phitmp" to="T2R_bound_V" fromId="54" toId="61">
</dataflow>
<dataflow id="382" from="StgValue_381" to="T2R_bound_V" fromId="381" toId="61">
</dataflow>
<dataflow id="383" from="RowSub_V_read" to="tmp_94_cast" fromId="18" toId="62">
</dataflow>
<dataflow id="384" from="ColSub_V_read" to="tmp_95_cast" fromId="17" toId="63">
</dataflow>
<dataflow id="385" from="ColSub_V_read" to="tmp_95_cast_cast" fromId="17" toId="64">
</dataflow>
<dataflow id="386" from="col_len_V_read" to="lhs_V_9" fromId="19" toId="65">
</dataflow>
<dataflow id="387" from="ColSub_V_read" to="rhs_V_7" fromId="17" toId="66">
</dataflow>
<dataflow id="388" from="rhs_V_7" to="r_V_22" fromId="66" toId="67">
</dataflow>
<dataflow id="389" from="lhs_V_9" to="r_V_22" fromId="65" toId="67">
</dataflow>
<dataflow id="390" from="r_V_22" to="tmp_96_cast_cast" fromId="67" toId="68">
</dataflow>
<dataflow id="391" from="row_len_V_read" to="lhs_V_2" fromId="20" toId="69">
</dataflow>
<dataflow id="392" from="RowSub_V_read" to="rhs_V_1" fromId="18" toId="70">
</dataflow>
<dataflow id="393" from="rhs_V_1" to="r_V_2" fromId="70" toId="71">
</dataflow>
<dataflow id="394" from="lhs_V_2" to="r_V_2" fromId="69" toId="71">
</dataflow>
<dataflow id="395" from="t2r_V" to="tmp_60" fromId="45" toId="72">
</dataflow>
<dataflow id="396" from="T2R_bound_V" to="tmp_60" fromId="61" toId="72">
</dataflow>
<dataflow id="397" from="tmp_60" to="umax1" fromId="72" toId="73">
</dataflow>
<dataflow id="398" from="t2r_V" to="umax1" fromId="45" toId="73">
</dataflow>
<dataflow id="399" from="T2R_bound_V" to="umax1" fromId="61" toId="73">
</dataflow>
<dataflow id="400" from="umax1" to="tmp_61" fromId="73" toId="74">
</dataflow>
<dataflow id="401" from="t2r_V" to="tmp_61" fromId="45" toId="74">
</dataflow>
<dataflow id="402" from="tmp_61" to="cast" fromId="74" toId="75">
</dataflow>
<dataflow id="403" from="TCol_read" to="cast2" fromId="12" toId="76">
</dataflow>
<dataflow id="404" from="cast" to="bound" fromId="75" toId="77">
</dataflow>
<dataflow id="405" from="cast2" to="bound" fromId="76" toId="77">
</dataflow>
<dataflow id="407" from="StgValue_406" to="indvar_flatten" fromId="406" toId="79">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="408" from="StgValue_78" to="indvar_flatten" fromId="78" toId="79">
</dataflow>
<dataflow id="409" from="indvar_flatten_next" to="indvar_flatten" fromId="88" toId="79">
<BackEdge/>
<condition id="126">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="410" from="StgValue_111" to="indvar_flatten" fromId="111" toId="79">
<BackEdge/>
</dataflow>
<dataflow id="411" from="t2r_V" to="p_7" fromId="45" toId="80">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="412" from="StgValue_78" to="p_7" fromId="78" toId="80">
</dataflow>
<dataflow id="413" from="tmp_77_mid2_v" to="p_7" fromId="95" toId="80">
<BackEdge/>
<condition id="128">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="414" from="StgValue_111" to="p_7" fromId="111" toId="80">
<BackEdge/>
</dataflow>
<dataflow id="416" from="StgValue_415" to="t3" fromId="415" toId="81">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="417" from="StgValue_78" to="t3" fromId="78" toId="81">
</dataflow>
<dataflow id="418" from="t3_1" to="t3" fromId="110" toId="81">
<BackEdge/>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="419" from="StgValue_111" to="t3" fromId="111" toId="81">
<BackEdge/>
</dataflow>
<dataflow id="420" from="p_7" to="tmp_99_cast4" fromId="80" toId="82">
</dataflow>
<dataflow id="421" from="p_7" to="tmp_62" fromId="80" toId="83">
</dataflow>
<dataflow id="422" from="tmp_94_cast" to="tmp_62" fromId="62" toId="83">
</dataflow>
<dataflow id="423" from="tmp_99_cast4" to="ult" fromId="82" toId="84">
</dataflow>
<dataflow id="424" from="r_V_2" to="ult" fromId="71" toId="84">
</dataflow>
<dataflow id="425" from="ult" to="rev" fromId="84" toId="85">
</dataflow>
<dataflow id="426" from="StgValue_371" to="rev" fromId="371" toId="85">
</dataflow>
<dataflow id="427" from="tmp_62" to="tmp1" fromId="83" toId="86">
</dataflow>
<dataflow id="428" from="rev" to="tmp1" fromId="85" toId="86">
</dataflow>
<dataflow id="429" from="indvar_flatten" to="exitcond_flatten" fromId="79" toId="87">
</dataflow>
<dataflow id="430" from="bound" to="exitcond_flatten" fromId="77" toId="87">
</dataflow>
<dataflow id="431" from="indvar_flatten" to="indvar_flatten_next" fromId="79" toId="88">
</dataflow>
<dataflow id="433" from="StgValue_432" to="indvar_flatten_next" fromId="432" toId="88">
</dataflow>
<dataflow id="434" from="exitcond_flatten" to="StgValue_89" fromId="87" toId="89">
</dataflow>
<dataflow id="435" from="p_7" to="t2r_V_1" fromId="80" toId="90">
</dataflow>
<dataflow id="437" from="StgValue_436" to="t2r_V_1" fromId="436" toId="90">
</dataflow>
<dataflow id="438" from="t3" to="exitcond" fromId="81" toId="91">
</dataflow>
<dataflow id="439" from="TCol_read" to="exitcond" fromId="12" toId="91">
</dataflow>
<dataflow id="440" from="exitcond" to="t3_mid2" fromId="91" toId="92">
</dataflow>
<dataflow id="441" from="StgValue_415" to="t3_mid2" fromId="415" toId="92">
</dataflow>
<dataflow id="442" from="t3" to="t3_mid2" fromId="81" toId="92">
</dataflow>
<dataflow id="443" from="t2r_V_1" to="tmp_99_cast4_mid1" fromId="90" toId="93">
</dataflow>
<dataflow id="444" from="t2r_V_1" to="tmp_76_mid1" fromId="90" toId="94">
</dataflow>
<dataflow id="445" from="tmp_94_cast" to="tmp_76_mid1" fromId="62" toId="94">
</dataflow>
<dataflow id="446" from="exitcond" to="tmp_77_mid2_v" fromId="91" toId="95">
</dataflow>
<dataflow id="447" from="t2r_V_1" to="tmp_77_mid2_v" fromId="90" toId="95">
</dataflow>
<dataflow id="448" from="p_7" to="tmp_77_mid2_v" fromId="80" toId="95">
</dataflow>
<dataflow id="449" from="tmp_99_cast4_mid1" to="ult1" fromId="93" toId="96">
</dataflow>
<dataflow id="450" from="r_V_2" to="ult1" fromId="71" toId="96">
</dataflow>
<dataflow id="451" from="ult1" to="rev1" fromId="96" toId="97">
</dataflow>
<dataflow id="452" from="StgValue_371" to="rev1" fromId="371" toId="97">
</dataflow>
<dataflow id="453" from="tmp_76_mid1" to="tmp1_mid1" fromId="94" toId="98">
</dataflow>
<dataflow id="454" from="rev1" to="tmp1_mid1" fromId="97" toId="98">
</dataflow>
<dataflow id="455" from="exitcond" to="tmp1_mid2" fromId="91" toId="99">
</dataflow>
<dataflow id="456" from="tmp1_mid1" to="tmp1_mid2" fromId="98" toId="99">
</dataflow>
<dataflow id="457" from="tmp1" to="tmp1_mid2" fromId="86" toId="99">
</dataflow>
<dataflow id="458" from="t3_mid2" to="t3_cast" fromId="92" toId="100">
</dataflow>
<dataflow id="460" from="_ssdm_op_SpecRegionBegin" to="tmp_30" fromId="459" toId="101">
</dataflow>
<dataflow id="462" from="p_str4" to="tmp_30" fromId="461" toId="101">
</dataflow>
<dataflow id="463" from="t3_mid2" to="tmp_64" fromId="92" toId="102">
</dataflow>
<dataflow id="464" from="tmp_95_cast_cast" to="tmp_64" fromId="64" toId="102">
</dataflow>
<dataflow id="465" from="t3_mid2" to="ult2" fromId="92" toId="103">
</dataflow>
<dataflow id="466" from="tmp_96_cast_cast" to="ult2" fromId="68" toId="103">
</dataflow>
<dataflow id="467" from="ult2" to="rev2" fromId="103" toId="104">
</dataflow>
<dataflow id="468" from="StgValue_371" to="rev2" fromId="371" toId="104">
</dataflow>
<dataflow id="469" from="t3_cast" to="tmp_65" fromId="100" toId="105">
</dataflow>
<dataflow id="470" from="tmp_95_cast" to="tmp_65" fromId="63" toId="105">
</dataflow>
<dataflow id="471" from="rev2" to="tmp2" fromId="104" toId="106">
</dataflow>
<dataflow id="472" from="tmp_64" to="tmp2" fromId="102" toId="106">
</dataflow>
<dataflow id="473" from="tmp2" to="brmerge" fromId="106" toId="107">
</dataflow>
<dataflow id="474" from="tmp1_mid2" to="brmerge" fromId="99" toId="107">
</dataflow>
<dataflow id="475" from="brmerge" to="StgValue_108" fromId="107" toId="108">
</dataflow>
<dataflow id="477" from="_ssdm_op_SpecRegionEnd" to="empty" fromId="476" toId="109">
</dataflow>
<dataflow id="478" from="p_str4" to="empty" fromId="461" toId="109">
</dataflow>
<dataflow id="479" from="tmp_30" to="empty" fromId="101" toId="109">
</dataflow>
<dataflow id="480" from="t3_mid2" to="t3_1" fromId="92" toId="110">
</dataflow>
<dataflow id="482" from="StgValue_481" to="t3_1" fromId="481" toId="110">
</dataflow>
<dataflow id="483" from="IsRowInit_flag_1" to="IsRowInit_flag_1_loa" fromId="22" toId="112">
</dataflow>
<dataflow id="484" from="tmp_65" to="IsRowInit" fromId="105" toId="113">
</dataflow>
<dataflow id="485" from="IsRowInit_flag_1_loa" to="IsRowInit" fromId="112" toId="113">
</dataflow>
<dataflow id="486" from="input_mmcpy_offset_0" to="input_mmcpy_offset_0_1" fromId="23" toId="114">
</dataflow>
<dataflow id="487" from="input_mmcpy_offset_1" to="input_mmcpy_offset_1_1" fromId="24" toId="115">
</dataflow>
<dataflow id="488" from="input_mmcpy_offset_2" to="input_mmcpy_offset_2_1" fromId="25" toId="116">
</dataflow>
<dataflow id="489" from="input_mmcpy_offset_3" to="input_mmcpy_offset_3_1" fromId="26" toId="117">
</dataflow>
<dataflow id="490" from="NextInputFlag_0_1" to="NextInputFlag_0_1_lo" fromId="27" toId="118">
</dataflow>
<dataflow id="491" from="NextInputFlag_1_1" to="NextInputFlag_1_1_lo" fromId="28" toId="119">
</dataflow>
<dataflow id="492" from="NextInputFlag_2_1" to="NextInputFlag_2_1_lo" fromId="29" toId="120">
</dataflow>
<dataflow id="493" from="NextInputFlag_3_1" to="NextInputFlag_3_1_lo" fromId="30" toId="121">
</dataflow>
<dataflow id="494" from="cnt_0_V_1" to="cnt_0_V_1_load" fromId="31" toId="122">
</dataflow>
<dataflow id="495" from="cnt_1_V_1" to="cnt_1_V_1_load" fromId="32" toId="123">
</dataflow>
<dataflow id="496" from="cnt_2_V_1" to="cnt_2_V_1_load" fromId="33" toId="124">
</dataflow>
<dataflow id="497" from="cnt_3_V_1" to="cnt_3_V_1_load" fromId="34" toId="125">
</dataflow>
<dataflow id="498" from="IsRowInit" to="p_read3_cnt_V_3_1" fromId="113" toId="126">
</dataflow>
<dataflow id="499" from="RowBeginByte_3_V_re_1" to="p_read3_cnt_V_3_1" fromId="13" toId="126">
</dataflow>
<dataflow id="500" from="cnt_3_V_1_load" to="p_read3_cnt_V_3_1" fromId="125" toId="126">
</dataflow>
<dataflow id="501" from="IsRowInit" to="p_read2_cnt_V_2_1" fromId="113" toId="127">
</dataflow>
<dataflow id="502" from="RowBeginByte_2_V_re_1" to="p_read2_cnt_V_2_1" fromId="14" toId="127">
</dataflow>
<dataflow id="503" from="cnt_2_V_1_load" to="p_read2_cnt_V_2_1" fromId="124" toId="127">
</dataflow>
<dataflow id="504" from="IsRowInit" to="p_read1_cnt_V_1_1" fromId="113" toId="128">
</dataflow>
<dataflow id="505" from="RowBeginByte_1_V_re_1" to="p_read1_cnt_V_1_1" fromId="15" toId="128">
</dataflow>
<dataflow id="506" from="cnt_1_V_1_load" to="p_read1_cnt_V_1_1" fromId="123" toId="128">
</dataflow>
<dataflow id="507" from="IsRowInit" to="p_read_cnt_V_0_1" fromId="113" toId="129">
</dataflow>
<dataflow id="508" from="RowBeginByte_0_V_re_1" to="p_read_cnt_V_0_1" fromId="16" toId="129">
</dataflow>
<dataflow id="509" from="cnt_0_V_1_load" to="p_read_cnt_V_0_1" fromId="122" toId="129">
</dataflow>
<dataflow id="510" from="IsRowInit" to="p_NextInputFlag_3_1" fromId="113" toId="130">
</dataflow>
<dataflow id="511" from="NextInputFlag_3_1_lo" to="p_NextInputFlag_3_1" fromId="121" toId="130">
</dataflow>
<dataflow id="512" from="IsRowInit" to="p_NextInputFlag_2_1" fromId="113" toId="131">
</dataflow>
<dataflow id="513" from="NextInputFlag_2_1_lo" to="p_NextInputFlag_2_1" fromId="120" toId="131">
</dataflow>
<dataflow id="514" from="IsRowInit" to="p_NextInputFlag_1_1" fromId="113" toId="132">
</dataflow>
<dataflow id="515" from="NextInputFlag_1_1_lo" to="p_NextInputFlag_1_1" fromId="119" toId="132">
</dataflow>
<dataflow id="516" from="IsRowInit" to="p_NextInputFlag_0_1" fromId="113" toId="133">
</dataflow>
<dataflow id="517" from="NextInputFlag_0_1_lo" to="p_NextInputFlag_0_1" fromId="118" toId="133">
</dataflow>
<dataflow id="518" from="IsRowInit" to="p_IsRowInit_flag_1" fromId="113" toId="134">
</dataflow>
<dataflow id="519" from="IsRowInit_flag_1_loa" to="p_IsRowInit_flag_1" fromId="112" toId="134">
</dataflow>
<dataflow id="520" from="input_mmcpy_offset_0_1" to="tmp_67" fromId="114" toId="135">
</dataflow>
<dataflow id="521" from="input_memcpy_buffer" to="input_memcpy_buffer_s" fromId="265" toId="136">
</dataflow>
<dataflow id="523" from="StgValue_522" to="input_memcpy_buffer_s" fromId="522" toId="136">
</dataflow>
<dataflow id="524" from="tmp_67" to="input_memcpy_buffer_s" fromId="135" toId="136">
</dataflow>
<dataflow id="525" from="input_memcpy_buffer_s" to="input_memcpy_buffer_1" fromId="136" toId="137">
</dataflow>
<dataflow id="526" from="StgValue_314" to="input_mmcpy_offset_0_2" fromId="314" toId="138">
</dataflow>
<dataflow id="527" from="input_mmcpy_offset_0_1" to="input_mmcpy_offset_0_2" fromId="114" toId="138">
</dataflow>
<dataflow id="528" from="p_NextInputFlag_0_1" to="input_mmcpy_offset_0_3" fromId="133" toId="139">
</dataflow>
<dataflow id="529" from="input_mmcpy_offset_0_2" to="input_mmcpy_offset_0_3" fromId="138" toId="139">
</dataflow>
<dataflow id="530" from="input_mmcpy_offset_0_1" to="input_mmcpy_offset_0_3" fromId="114" toId="139">
</dataflow>
<dataflow id="531" from="input_mmcpy_offset_1_1" to="tmp_68" fromId="115" toId="140">
</dataflow>
<dataflow id="532" from="input_memcpy_buffer1" to="input_memcpy_buffer1_2" fromId="266" toId="141">
</dataflow>
<dataflow id="533" from="StgValue_522" to="input_memcpy_buffer1_2" fromId="522" toId="141">
</dataflow>
<dataflow id="534" from="tmp_68" to="input_memcpy_buffer1_2" fromId="140" toId="141">
</dataflow>
<dataflow id="535" from="input_memcpy_buffer1_2" to="input_memcpy_buffer1_3" fromId="141" toId="142">
</dataflow>
<dataflow id="536" from="StgValue_314" to="input_mmcpy_offset_1_2" fromId="314" toId="143">
</dataflow>
<dataflow id="537" from="input_mmcpy_offset_1_1" to="input_mmcpy_offset_1_2" fromId="115" toId="143">
</dataflow>
<dataflow id="538" from="p_NextInputFlag_1_1" to="input_mmcpy_offset_1_3" fromId="132" toId="144">
</dataflow>
<dataflow id="539" from="input_mmcpy_offset_1_2" to="input_mmcpy_offset_1_3" fromId="143" toId="144">
</dataflow>
<dataflow id="540" from="input_mmcpy_offset_1_1" to="input_mmcpy_offset_1_3" fromId="115" toId="144">
</dataflow>
<dataflow id="541" from="input_mmcpy_offset_2_1" to="tmp_69" fromId="116" toId="145">
</dataflow>
<dataflow id="542" from="input_memcpy_buffer2" to="input_memcpy_buffer2_2" fromId="267" toId="146">
</dataflow>
<dataflow id="543" from="StgValue_522" to="input_memcpy_buffer2_2" fromId="522" toId="146">
</dataflow>
<dataflow id="544" from="tmp_69" to="input_memcpy_buffer2_2" fromId="145" toId="146">
</dataflow>
<dataflow id="545" from="input_memcpy_buffer2_2" to="input_memcpy_buffer2_3" fromId="146" toId="147">
</dataflow>
<dataflow id="546" from="StgValue_314" to="input_mmcpy_offset_2_2" fromId="314" toId="148">
</dataflow>
<dataflow id="547" from="input_mmcpy_offset_2_1" to="input_mmcpy_offset_2_2" fromId="116" toId="148">
</dataflow>
<dataflow id="548" from="p_NextInputFlag_2_1" to="input_mmcpy_offset_2_3" fromId="131" toId="149">
</dataflow>
<dataflow id="549" from="input_mmcpy_offset_2_2" to="input_mmcpy_offset_2_3" fromId="148" toId="149">
</dataflow>
<dataflow id="550" from="input_mmcpy_offset_2_1" to="input_mmcpy_offset_2_3" fromId="116" toId="149">
</dataflow>
<dataflow id="551" from="input_mmcpy_offset_3_1" to="tmp_70" fromId="117" toId="150">
</dataflow>
<dataflow id="552" from="input_memcpy_buffer3" to="input_memcpy_buffer3_2" fromId="268" toId="151">
</dataflow>
<dataflow id="553" from="StgValue_522" to="input_memcpy_buffer3_2" fromId="522" toId="151">
</dataflow>
<dataflow id="554" from="tmp_70" to="input_memcpy_buffer3_2" fromId="150" toId="151">
</dataflow>
<dataflow id="555" from="input_memcpy_buffer3_2" to="input_memcpy_buffer3_3" fromId="151" toId="152">
</dataflow>
<dataflow id="556" from="StgValue_314" to="input_mmcpy_offset_3_2" fromId="314" toId="153">
</dataflow>
<dataflow id="557" from="input_mmcpy_offset_3_1" to="input_mmcpy_offset_3_2" fromId="117" toId="153">
</dataflow>
<dataflow id="558" from="p_NextInputFlag_3_1" to="input_mmcpy_offset_3_3" fromId="130" toId="154">
</dataflow>
<dataflow id="559" from="input_mmcpy_offset_3_2" to="input_mmcpy_offset_3_3" fromId="153" toId="154">
</dataflow>
<dataflow id="560" from="input_mmcpy_offset_3_1" to="input_mmcpy_offset_3_3" fromId="117" toId="154">
</dataflow>
<dataflow id="561" from="p_read_cnt_V_0_1" to="cnt_0_V" fromId="129" toId="155">
</dataflow>
<dataflow id="562" from="StgValue_371" to="cnt_0_V" fromId="371" toId="155">
</dataflow>
<dataflow id="563" from="p_read1_cnt_V_1_1" to="cnt_1_V" fromId="128" toId="156">
</dataflow>
<dataflow id="564" from="StgValue_371" to="cnt_1_V" fromId="371" toId="156">
</dataflow>
<dataflow id="565" from="p_read2_cnt_V_2_1" to="cnt_2_V" fromId="127" toId="157">
</dataflow>
<dataflow id="566" from="StgValue_371" to="cnt_2_V" fromId="371" toId="157">
</dataflow>
<dataflow id="567" from="p_read3_cnt_V_3_1" to="cnt_3_V" fromId="126" toId="158">
</dataflow>
<dataflow id="568" from="StgValue_371" to="cnt_3_V" fromId="371" toId="158">
</dataflow>
<dataflow id="569" from="cnt_3_V" to="StgValue_159" fromId="158" toId="159">
</dataflow>
<dataflow id="570" from="cnt_3_V_1" to="StgValue_159" fromId="34" toId="159">
</dataflow>
<dataflow id="571" from="cnt_2_V" to="StgValue_160" fromId="157" toId="160">
</dataflow>
<dataflow id="572" from="cnt_2_V_1" to="StgValue_160" fromId="33" toId="160">
</dataflow>
<dataflow id="573" from="cnt_1_V" to="StgValue_161" fromId="156" toId="161">
</dataflow>
<dataflow id="574" from="cnt_1_V_1" to="StgValue_161" fromId="32" toId="161">
</dataflow>
<dataflow id="575" from="cnt_0_V" to="StgValue_162" fromId="155" toId="162">
</dataflow>
<dataflow id="576" from="cnt_0_V_1" to="StgValue_162" fromId="31" toId="162">
</dataflow>
<dataflow id="577" from="p_read3_cnt_V_3_1" to="StgValue_163" fromId="126" toId="163">
</dataflow>
<dataflow id="578" from="NextInputFlag_3_1" to="StgValue_163" fromId="30" toId="163">
</dataflow>
<dataflow id="579" from="p_read2_cnt_V_2_1" to="StgValue_164" fromId="127" toId="164">
</dataflow>
<dataflow id="580" from="NextInputFlag_2_1" to="StgValue_164" fromId="29" toId="164">
</dataflow>
<dataflow id="581" from="p_read1_cnt_V_1_1" to="StgValue_165" fromId="128" toId="165">
</dataflow>
<dataflow id="582" from="NextInputFlag_1_1" to="StgValue_165" fromId="28" toId="165">
</dataflow>
<dataflow id="583" from="p_read_cnt_V_0_1" to="StgValue_166" fromId="129" toId="166">
</dataflow>
<dataflow id="584" from="NextInputFlag_0_1" to="StgValue_166" fromId="27" toId="166">
</dataflow>
<dataflow id="585" from="input_mmcpy_offset_3_3" to="StgValue_167" fromId="154" toId="167">
</dataflow>
<dataflow id="586" from="input_mmcpy_offset_3" to="StgValue_167" fromId="26" toId="167">
</dataflow>
<dataflow id="587" from="input_mmcpy_offset_2_3" to="StgValue_168" fromId="149" toId="168">
</dataflow>
<dataflow id="588" from="input_mmcpy_offset_2" to="StgValue_168" fromId="25" toId="168">
</dataflow>
<dataflow id="589" from="input_mmcpy_offset_1_3" to="StgValue_169" fromId="144" toId="169">
</dataflow>
<dataflow id="590" from="input_mmcpy_offset_1" to="StgValue_169" fromId="24" toId="169">
</dataflow>
<dataflow id="591" from="input_mmcpy_offset_0_3" to="StgValue_170" fromId="139" toId="170">
</dataflow>
<dataflow id="592" from="input_mmcpy_offset_0" to="StgValue_170" fromId="23" toId="170">
</dataflow>
<dataflow id="593" from="p_IsRowInit_flag_1" to="StgValue_171" fromId="134" toId="171">
</dataflow>
<dataflow id="594" from="IsRowInit_flag_1" to="StgValue_171" fromId="22" toId="171">
</dataflow>
<dataflow id="595" from="tmp_77_mid2_v" to="tmp_77_mid2_cast" fromId="95" toId="172">
</dataflow>
<dataflow id="596" from="tmp_77_mid2_cast" to="tmp_63" fromId="172" toId="173">
</dataflow>
<dataflow id="598" from="StgValue_597" to="tmp_63" fromId="597" toId="173">
</dataflow>
<dataflow id="600" from="_ssdm_op_SpecPipeline" to="StgValue_174" fromId="599" toId="174">
</dataflow>
<dataflow id="602" from="StgValue_601" to="StgValue_174" fromId="601" toId="174">
</dataflow>
<dataflow id="603" from="StgValue_314" to="StgValue_174" fromId="314" toId="174">
</dataflow>
<dataflow id="604" from="StgValue_314" to="StgValue_174" fromId="314" toId="174">
</dataflow>
<dataflow id="605" from="StgValue_362" to="StgValue_174" fromId="362" toId="174">
</dataflow>
<dataflow id="607" from="p_str1" to="StgValue_174" fromId="606" toId="174">
</dataflow>
<dataflow id="608" from="input_array_0_0" to="input_array_0_0_lo" fromId="35" toId="175">
</dataflow>
<dataflow id="609" from="input_array_0_1_2" to="input_array_0_1_2_s" fromId="36" toId="176">
</dataflow>
<dataflow id="610" from="input_array_1_0" to="input_array_1_0_lo" fromId="37" toId="177">
</dataflow>
<dataflow id="611" from="input_array_1_1_2" to="input_array_1_1_2_s" fromId="38" toId="178">
</dataflow>
<dataflow id="612" from="input_array_2_0" to="input_array_2_0_lo" fromId="39" toId="179">
</dataflow>
<dataflow id="613" from="input_array_2_1_2" to="input_array_2_1_2_s" fromId="40" toId="180">
</dataflow>
<dataflow id="614" from="input_array_3_0" to="input_array_3_0_lo" fromId="41" toId="181">
</dataflow>
<dataflow id="615" from="input_array_3_1_2" to="input_array_3_1_2_s" fromId="42" toId="182">
</dataflow>
<dataflow id="616" from="input_memcpy_buffer_s" to="input_memcpy_buffer_1" fromId="136" toId="183">
</dataflow>
<dataflow id="617" from="input_memcpy_buffer_1" to="input_array_0_0_2" fromId="183" toId="184">
</dataflow>
<dataflow id="619" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="input_array_0_1" fromId="618" toId="185">
</dataflow>
<dataflow id="620" from="input_memcpy_buffer_1" to="input_array_0_1" fromId="183" toId="185">
</dataflow>
<dataflow id="622" from="StgValue_621" to="input_array_0_1" fromId="621" toId="185">
</dataflow>
<dataflow id="624" from="StgValue_623" to="input_array_0_1" fromId="623" toId="185">
</dataflow>
<dataflow id="625" from="p_NextInputFlag_0_1" to="input_array_0_1_1" fromId="133" toId="186">
</dataflow>
<dataflow id="626" from="input_array_0_1" to="input_array_0_1_1" fromId="185" toId="186">
</dataflow>
<dataflow id="627" from="input_array_0_1_2_s" to="input_array_0_1_1" fromId="176" toId="186">
</dataflow>
<dataflow id="628" from="p_NextInputFlag_0_1" to="input_array_0_0_1" fromId="133" toId="187">
</dataflow>
<dataflow id="629" from="input_array_0_0_2" to="input_array_0_0_1" fromId="184" toId="187">
</dataflow>
<dataflow id="630" from="input_array_0_0_lo" to="input_array_0_0_1" fromId="175" toId="187">
</dataflow>
<dataflow id="631" from="input_memcpy_buffer1_2" to="input_memcpy_buffer1_3" fromId="141" toId="188">
</dataflow>
<dataflow id="632" from="input_memcpy_buffer1_3" to="input_array_1_0_2" fromId="188" toId="189">
</dataflow>
<dataflow id="633" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="input_array_1_1" fromId="618" toId="190">
</dataflow>
<dataflow id="634" from="input_memcpy_buffer1_3" to="input_array_1_1" fromId="188" toId="190">
</dataflow>
<dataflow id="635" from="StgValue_621" to="input_array_1_1" fromId="621" toId="190">
</dataflow>
<dataflow id="636" from="StgValue_623" to="input_array_1_1" fromId="623" toId="190">
</dataflow>
<dataflow id="637" from="p_NextInputFlag_1_1" to="input_array_1_1_1" fromId="132" toId="191">
</dataflow>
<dataflow id="638" from="input_array_1_1" to="input_array_1_1_1" fromId="190" toId="191">
</dataflow>
<dataflow id="639" from="input_array_1_1_2_s" to="input_array_1_1_1" fromId="178" toId="191">
</dataflow>
<dataflow id="640" from="p_NextInputFlag_1_1" to="input_array_1_0_1" fromId="132" toId="192">
</dataflow>
<dataflow id="641" from="input_array_1_0_2" to="input_array_1_0_1" fromId="189" toId="192">
</dataflow>
<dataflow id="642" from="input_array_1_0_lo" to="input_array_1_0_1" fromId="177" toId="192">
</dataflow>
<dataflow id="643" from="input_memcpy_buffer2_2" to="input_memcpy_buffer2_3" fromId="146" toId="193">
</dataflow>
<dataflow id="644" from="input_memcpy_buffer2_3" to="input_array_2_0_2" fromId="193" toId="194">
</dataflow>
<dataflow id="645" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="input_array_2_1" fromId="618" toId="195">
</dataflow>
<dataflow id="646" from="input_memcpy_buffer2_3" to="input_array_2_1" fromId="193" toId="195">
</dataflow>
<dataflow id="647" from="StgValue_621" to="input_array_2_1" fromId="621" toId="195">
</dataflow>
<dataflow id="648" from="StgValue_623" to="input_array_2_1" fromId="623" toId="195">
</dataflow>
<dataflow id="649" from="p_NextInputFlag_2_1" to="input_array_2_1_1" fromId="131" toId="196">
</dataflow>
<dataflow id="650" from="input_array_2_1" to="input_array_2_1_1" fromId="195" toId="196">
</dataflow>
<dataflow id="651" from="input_array_2_1_2_s" to="input_array_2_1_1" fromId="180" toId="196">
</dataflow>
<dataflow id="652" from="p_NextInputFlag_2_1" to="input_array_2_0_1" fromId="131" toId="197">
</dataflow>
<dataflow id="653" from="input_array_2_0_2" to="input_array_2_0_1" fromId="194" toId="197">
</dataflow>
<dataflow id="654" from="input_array_2_0_lo" to="input_array_2_0_1" fromId="179" toId="197">
</dataflow>
<dataflow id="655" from="input_memcpy_buffer3_2" to="input_memcpy_buffer3_3" fromId="151" toId="198">
</dataflow>
<dataflow id="656" from="input_memcpy_buffer3_3" to="input_array_3_0_2" fromId="198" toId="199">
</dataflow>
<dataflow id="657" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="input_array_3_1" fromId="618" toId="200">
</dataflow>
<dataflow id="658" from="input_memcpy_buffer3_3" to="input_array_3_1" fromId="198" toId="200">
</dataflow>
<dataflow id="659" from="StgValue_621" to="input_array_3_1" fromId="621" toId="200">
</dataflow>
<dataflow id="660" from="StgValue_623" to="input_array_3_1" fromId="623" toId="200">
</dataflow>
<dataflow id="661" from="p_NextInputFlag_3_1" to="input_array_3_1_1" fromId="130" toId="201">
</dataflow>
<dataflow id="662" from="input_array_3_1" to="input_array_3_1_1" fromId="200" toId="201">
</dataflow>
<dataflow id="663" from="input_array_3_1_2_s" to="input_array_3_1_1" fromId="182" toId="201">
</dataflow>
<dataflow id="664" from="p_NextInputFlag_3_1" to="input_array_3_0_1" fromId="130" toId="202">
</dataflow>
<dataflow id="665" from="input_array_3_0_2" to="input_array_3_0_1" fromId="199" toId="202">
</dataflow>
<dataflow id="666" from="input_array_3_0_lo" to="input_array_3_0_1" fromId="181" toId="202">
</dataflow>
<dataflow id="667" from="p_read_cnt_V_0_1" to="input_array_load_phi" fromId="129" toId="203">
</dataflow>
<dataflow id="668" from="input_array_0_1_1" to="input_array_load_phi" fromId="186" toId="203">
</dataflow>
<dataflow id="669" from="input_array_0_0_1" to="input_array_load_phi" fromId="187" toId="203">
</dataflow>
<dataflow id="670" from="t3_mid2" to="tmp_75_cast" fromId="92" toId="204">
</dataflow>
<dataflow id="671" from="tmp_75_cast" to="tmp_71" fromId="204" toId="205">
</dataflow>
<dataflow id="672" from="tmp_63" to="tmp_71" fromId="173" toId="205">
</dataflow>
<dataflow id="673" from="tmp_71" to="tmp_76_cast" fromId="205" toId="206">
</dataflow>
<dataflow id="674" from="input_buffer_0" to="input_buffer_0_addr_1" fromId="257" toId="207">
</dataflow>
<dataflow id="675" from="StgValue_522" to="input_buffer_0_addr_1" fromId="522" toId="207">
</dataflow>
<dataflow id="676" from="tmp_76_cast" to="input_buffer_0_addr_1" fromId="206" toId="207">
</dataflow>
<dataflow id="677" from="input_buffer_1" to="input_buffer_1_addr_1" fromId="258" toId="208">
</dataflow>
<dataflow id="678" from="StgValue_522" to="input_buffer_1_addr_1" fromId="522" toId="208">
</dataflow>
<dataflow id="679" from="tmp_76_cast" to="input_buffer_1_addr_1" fromId="206" toId="208">
</dataflow>
<dataflow id="680" from="input_buffer_2" to="input_buffer_2_addr_1" fromId="259" toId="209">
</dataflow>
<dataflow id="681" from="StgValue_522" to="input_buffer_2_addr_1" fromId="522" toId="209">
</dataflow>
<dataflow id="682" from="tmp_76_cast" to="input_buffer_2_addr_1" fromId="206" toId="209">
</dataflow>
<dataflow id="683" from="input_buffer_3" to="input_buffer_3_addr_1" fromId="260" toId="210">
</dataflow>
<dataflow id="684" from="StgValue_522" to="input_buffer_3_addr_1" fromId="522" toId="210">
</dataflow>
<dataflow id="685" from="tmp_76_cast" to="input_buffer_3_addr_1" fromId="206" toId="210">
</dataflow>
<dataflow id="686" from="input_array_load_phi" to="StgValue_211" fromId="203" toId="211">
</dataflow>
<dataflow id="687" from="input_buffer_0_addr_1" to="StgValue_211" fromId="207" toId="211">
</dataflow>
<dataflow id="688" from="p_read1_cnt_V_1_1" to="input_array_load_1_p" fromId="128" toId="212">
</dataflow>
<dataflow id="689" from="input_array_1_1_1" to="input_array_load_1_p" fromId="191" toId="212">
</dataflow>
<dataflow id="690" from="input_array_1_0_1" to="input_array_load_1_p" fromId="192" toId="212">
</dataflow>
<dataflow id="691" from="input_array_load_1_p" to="StgValue_213" fromId="212" toId="213">
</dataflow>
<dataflow id="692" from="input_buffer_1_addr_1" to="StgValue_213" fromId="208" toId="213">
</dataflow>
<dataflow id="693" from="p_read2_cnt_V_2_1" to="input_array_load_2_p" fromId="127" toId="214">
</dataflow>
<dataflow id="694" from="input_array_2_1_1" to="input_array_load_2_p" fromId="196" toId="214">
</dataflow>
<dataflow id="695" from="input_array_2_0_1" to="input_array_load_2_p" fromId="197" toId="214">
</dataflow>
<dataflow id="696" from="input_array_load_2_p" to="StgValue_215" fromId="214" toId="215">
</dataflow>
<dataflow id="697" from="input_buffer_2_addr_1" to="StgValue_215" fromId="209" toId="215">
</dataflow>
<dataflow id="698" from="p_read3_cnt_V_3_1" to="input_array_load_3_p" fromId="126" toId="216">
</dataflow>
<dataflow id="699" from="input_array_3_1_1" to="input_array_load_3_p" fromId="201" toId="216">
</dataflow>
<dataflow id="700" from="input_array_3_0_1" to="input_array_load_3_p" fromId="202" toId="216">
</dataflow>
<dataflow id="701" from="input_array_load_3_p" to="StgValue_217" fromId="216" toId="217">
</dataflow>
<dataflow id="702" from="input_buffer_3_addr_1" to="StgValue_217" fromId="210" toId="217">
</dataflow>
<dataflow id="703" from="input_array_3_1_1" to="StgValue_218" fromId="201" toId="218">
</dataflow>
<dataflow id="704" from="input_array_3_1_2" to="StgValue_218" fromId="42" toId="218">
</dataflow>
<dataflow id="705" from="input_array_3_0_1" to="StgValue_219" fromId="202" toId="219">
</dataflow>
<dataflow id="706" from="input_array_3_0" to="StgValue_219" fromId="41" toId="219">
</dataflow>
<dataflow id="707" from="input_array_2_1_1" to="StgValue_220" fromId="196" toId="220">
</dataflow>
<dataflow id="708" from="input_array_2_1_2" to="StgValue_220" fromId="40" toId="220">
</dataflow>
<dataflow id="709" from="input_array_2_0_1" to="StgValue_221" fromId="197" toId="221">
</dataflow>
<dataflow id="710" from="input_array_2_0" to="StgValue_221" fromId="39" toId="221">
</dataflow>
<dataflow id="711" from="input_array_1_1_1" to="StgValue_222" fromId="191" toId="222">
</dataflow>
<dataflow id="712" from="input_array_1_1_2" to="StgValue_222" fromId="38" toId="222">
</dataflow>
<dataflow id="713" from="input_array_1_0_1" to="StgValue_223" fromId="192" toId="223">
</dataflow>
<dataflow id="714" from="input_array_1_0" to="StgValue_223" fromId="37" toId="223">
</dataflow>
<dataflow id="715" from="input_array_0_1_1" to="StgValue_224" fromId="186" toId="224">
</dataflow>
<dataflow id="716" from="input_array_0_1_2" to="StgValue_224" fromId="36" toId="224">
</dataflow>
<dataflow id="717" from="input_array_0_0_1" to="StgValue_225" fromId="187" toId="225">
</dataflow>
<dataflow id="718" from="input_array_0_0" to="StgValue_225" fromId="35" toId="225">
</dataflow>
<dataflow id="719" from="t3_mid2" to="tmp_69_cast" fromId="92" toId="227">
</dataflow>
<dataflow id="720" from="tmp_63" to="tmp_66" fromId="173" toId="228">
</dataflow>
<dataflow id="721" from="tmp_69_cast" to="tmp_66" fromId="227" toId="228">
</dataflow>
<dataflow id="722" from="tmp_66" to="tmp_70_cast" fromId="228" toId="229">
</dataflow>
<dataflow id="723" from="input_buffer_0" to="input_buffer_0_addr" fromId="257" toId="230">
</dataflow>
<dataflow id="724" from="StgValue_522" to="input_buffer_0_addr" fromId="522" toId="230">
</dataflow>
<dataflow id="725" from="tmp_70_cast" to="input_buffer_0_addr" fromId="229" toId="230">
</dataflow>
<dataflow id="726" from="input_buffer_1" to="input_buffer_1_addr" fromId="258" toId="231">
</dataflow>
<dataflow id="727" from="StgValue_522" to="input_buffer_1_addr" fromId="522" toId="231">
</dataflow>
<dataflow id="728" from="tmp_70_cast" to="input_buffer_1_addr" fromId="229" toId="231">
</dataflow>
<dataflow id="729" from="input_buffer_2" to="input_buffer_2_addr" fromId="259" toId="232">
</dataflow>
<dataflow id="730" from="StgValue_522" to="input_buffer_2_addr" fromId="522" toId="232">
</dataflow>
<dataflow id="731" from="tmp_70_cast" to="input_buffer_2_addr" fromId="229" toId="232">
</dataflow>
<dataflow id="732" from="input_buffer_3" to="input_buffer_3_addr" fromId="260" toId="233">
</dataflow>
<dataflow id="733" from="StgValue_522" to="input_buffer_3_addr" fromId="522" toId="233">
</dataflow>
<dataflow id="734" from="tmp_70_cast" to="input_buffer_3_addr" fromId="229" toId="233">
</dataflow>
<dataflow id="735" from="p_s" to="StgValue_234" fromId="60" toId="234">
</dataflow>
<dataflow id="736" from="input_buffer_0_addr" to="StgValue_234" fromId="230" toId="234">
</dataflow>
<dataflow id="737" from="p_s" to="StgValue_235" fromId="60" toId="235">
</dataflow>
<dataflow id="738" from="input_buffer_1_addr" to="StgValue_235" fromId="231" toId="235">
</dataflow>
<dataflow id="739" from="p_s" to="StgValue_236" fromId="60" toId="236">
</dataflow>
<dataflow id="740" from="input_buffer_2_addr" to="StgValue_236" fromId="232" toId="236">
</dataflow>
<dataflow id="741" from="p_s" to="StgValue_237" fromId="60" toId="237">
</dataflow>
<dataflow id="742" from="input_buffer_3_addr" to="StgValue_237" fromId="233" toId="237">
</dataflow>
<dataflow id="743" from="phitmp" to="StgValue_239" fromId="54" toId="239">
</dataflow>
<dataflow id="744" from="t2_local_V" to="StgValue_239" fromId="279" toId="239">
</dataflow>
<dataflow id="745" from="enable_read" to="StgValue_1" fromId="8" toId="1">
</dataflow>
<dataflow id="746" from="exitcond_flatten" to="StgValue_3" fromId="87" toId="3">
</dataflow>
<dataflow id="747" from="exitcond_flatten" to="StgValue_4" fromId="87" toId="4">
</dataflow>
<dataflow id="748" from="brmerge" to="StgValue_4" fromId="107" toId="4">
</dataflow>
<dataflow id="749" from="exitcond_flatten" to="StgValue_5" fromId="87" toId="5">
</dataflow>
<dataflow id="750" from="brmerge" to="StgValue_5" fromId="107" toId="5">
</dataflow>
<dataflow id="751" from="p_NextInputFlag_0_1" to="StgValue_5" fromId="133" toId="5">
</dataflow>
<dataflow id="752" from="p_NextInputFlag_1_1" to="StgValue_5" fromId="132" toId="5">
</dataflow>
<dataflow id="753" from="p_NextInputFlag_2_1" to="StgValue_5" fromId="131" toId="5">
</dataflow>
<dataflow id="754" from="p_NextInputFlag_3_1" to="StgValue_5" fromId="130" toId="5">
</dataflow>
<dataflow id="755" from="enable_read" to="StgValue_6" fromId="8" toId="6">
</dataflow>
</dataflows>


</stg>
