--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml instruction_memory.twx instruction_memory.ncd -o
instruction_memory.twr instruction_memory.pcf

Design file:              instruction_memory.ncd
Physical constraint file: instruction_memory.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_ADDRESS<0>|    6.058(R)|      SLOW  |   -2.401(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<1>|    6.207(R)|      SLOW  |   -2.511(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<2>|    5.599(R)|      SLOW  |   -2.215(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<3>|    5.777(R)|      SLOW  |   -2.374(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<4>|    6.140(R)|      SLOW  |   -2.445(R)|      FAST  |i_CLK_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_DATA<0>   |         8.040(R)|      SLOW  |         3.076(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<1>   |         8.040(R)|      SLOW  |         3.076(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<2>   |         8.091(R)|      SLOW  |         3.127(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<3>   |         8.091(R)|      SLOW  |         3.127(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<4>   |         8.090(R)|      SLOW  |         3.126(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<5>   |         8.040(R)|      SLOW  |         3.076(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<6>   |         8.040(R)|      SLOW  |         3.076(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<7>   |         8.090(R)|      SLOW  |         3.126(R)|      FAST  |i_CLK_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Thu Mar 28 07:39:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



