
ISKBoard_20250602.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020940  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018ac  08020ad0  08020ad0  00021ad0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802237c  0802237c  0002422c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0802237c  0802237c  0002337c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022384  08022384  0002422c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022384  08022384  00023384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08022388  08022388  00023388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000022c  20000000  0802238c  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017b8  2000022c  080225b8  0002422c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200019e4  080225b8  000249e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002422c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004b488  00000000  00000000  0002425c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00009a6d  00000000  00000000  0006f6e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002f98  00000000  00000000  00079158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000024a8  00000000  00000000  0007c0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035d3c  00000000  00000000  0007e598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0005ba2a  00000000  00000000  000b42d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011c915  00000000  00000000  0010fcfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0022c613  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d3a8  00000000  00000000  0022c658  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00239a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000022c 	.word	0x2000022c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08020ab8 	.word	0x08020ab8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000230 	.word	0x20000230
 80001cc:	08020ab8 	.word	0x08020ab8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08a      	sub	sp, #40	@ 0x28
 8000f78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7a:	f107 0314 	add.w	r3, r7, #20
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
 8000f88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f8a:	4b3c      	ldr	r3, [pc, #240]	@ (800107c <MX_GPIO_Init+0x108>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	4a3b      	ldr	r2, [pc, #236]	@ (800107c <MX_GPIO_Init+0x108>)
 8000f90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f96:	4b39      	ldr	r3, [pc, #228]	@ (800107c <MX_GPIO_Init+0x108>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f9e:	613b      	str	r3, [r7, #16]
 8000fa0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa2:	4b36      	ldr	r3, [pc, #216]	@ (800107c <MX_GPIO_Init+0x108>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa6:	4a35      	ldr	r2, [pc, #212]	@ (800107c <MX_GPIO_Init+0x108>)
 8000fa8:	f043 0301 	orr.w	r3, r3, #1
 8000fac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fae:	4b33      	ldr	r3, [pc, #204]	@ (800107c <MX_GPIO_Init+0x108>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fba:	4b30      	ldr	r3, [pc, #192]	@ (800107c <MX_GPIO_Init+0x108>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fbe:	4a2f      	ldr	r2, [pc, #188]	@ (800107c <MX_GPIO_Init+0x108>)
 8000fc0:	f043 0304 	orr.w	r3, r3, #4
 8000fc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fc6:	4b2d      	ldr	r3, [pc, #180]	@ (800107c <MX_GPIO_Init+0x108>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fca:	f003 0304 	and.w	r3, r3, #4
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd2:	4b2a      	ldr	r3, [pc, #168]	@ (800107c <MX_GPIO_Init+0x108>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd6:	4a29      	ldr	r2, [pc, #164]	@ (800107c <MX_GPIO_Init+0x108>)
 8000fd8:	f043 0302 	orr.w	r3, r3, #2
 8000fdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fde:	4b27      	ldr	r3, [pc, #156]	@ (800107c <MX_GPIO_Init+0x108>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe2:	f003 0302 	and.w	r3, r3, #2
 8000fe6:	607b      	str	r3, [r7, #4]
 8000fe8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PN5180_NSS_GPIO_Port, PN5180_NSS_Pin, GPIO_PIN_SET);
 8000fea:	2201      	movs	r2, #1
 8000fec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ff0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ff4:	f018 fbfe 	bl	80197f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PN5180_RST_GPIO_Port, PN5180_RST_Pin, GPIO_PIN_SET);
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	2120      	movs	r1, #32
 8000ffc:	4820      	ldr	r0, [pc, #128]	@ (8001080 <MX_GPIO_Init+0x10c>)
 8000ffe:	f018 fbf9 	bl	80197f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PN5180_BUSY_Pin */
  GPIO_InitStruct.Pin = PN5180_BUSY_Pin;
 8001002:	2302      	movs	r3, #2
 8001004:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001006:	2300      	movs	r3, #0
 8001008:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800100a:	2301      	movs	r3, #1
 800100c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PN5180_BUSY_GPIO_Port, &GPIO_InitStruct);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001018:	f018 fa5a 	bl	80194d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PN5180_NSS_Pin */
  GPIO_InitStruct.Pin = PN5180_NSS_Pin;
 800101c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001022:	2301      	movs	r3, #1
 8001024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800102a:	2302      	movs	r3, #2
 800102c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PN5180_NSS_GPIO_Port, &GPIO_InitStruct);
 800102e:	f107 0314 	add.w	r3, r7, #20
 8001032:	4619      	mov	r1, r3
 8001034:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001038:	f018 fa4a 	bl	80194d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PN5180_IRQ_Pin */
  GPIO_InitStruct.Pin = PN5180_IRQ_Pin;
 800103c:	2310      	movs	r3, #16
 800103e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001040:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001044:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001046:	2301      	movs	r3, #1
 8001048:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PN5180_IRQ_GPIO_Port, &GPIO_InitStruct);
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	4619      	mov	r1, r3
 8001050:	480b      	ldr	r0, [pc, #44]	@ (8001080 <MX_GPIO_Init+0x10c>)
 8001052:	f018 fa3d 	bl	80194d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PN5180_RST_Pin */
  GPIO_InitStruct.Pin = PN5180_RST_Pin;
 8001056:	2320      	movs	r3, #32
 8001058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105a:	2301      	movs	r3, #1
 800105c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001062:	2300      	movs	r3, #0
 8001064:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PN5180_RST_GPIO_Port, &GPIO_InitStruct);
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	4619      	mov	r1, r3
 800106c:	4804      	ldr	r0, [pc, #16]	@ (8001080 <MX_GPIO_Init+0x10c>)
 800106e:	f018 fa2f 	bl	80194d0 <HAL_GPIO_Init>

}
 8001072:	bf00      	nop
 8001074:	3728      	adds	r7, #40	@ 0x28
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40021000 	.word	0x40021000
 8001080:	48000400 	.word	0x48000400

08001084 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001088:	f017 fffa 	bl	8019080 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800108c:	f000 f81a 	bl	80010c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001090:	f7ff ff70 	bl	8000f74 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001094:	f000 fc28 	bl	80018e8 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8001098:	f000 fb08 	bl	80016ac <MX_TIM6_Init>
  MX_TIM1_Init();
 800109c:	f000 fa2a 	bl	80014f4 <MX_TIM1_Init>
  MX_SPI3_Init();
 80010a0:	f000 f866 	bl	8001170 <MX_SPI3_Init>
  MX_TIM2_Init();
 80010a4:	f000 fab4 	bl	8001610 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  printf("Start Iskboard NFC Program v1.0\r\n");
 80010a8:	4805      	ldr	r0, [pc, #20]	@ (80010c0 <main+0x3c>)
 80010aa:	f01d fdfb 	bl	801eca4 <puts>

  beep_start(1, 300); 	/* 1 */
 80010ae:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80010b2:	2001      	movs	r0, #1
 80010b4:	f000 fbe8 	bl	8001888 <beep_start>

  /* NFC Disvery*/
  nfc_discovery_main();
 80010b8:	f000 fd16 	bl	8001ae8 <nfc_discovery_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <main+0x38>
 80010c0:	08020ad0 	.word	0x08020ad0

080010c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b096      	sub	sp, #88	@ 0x58
 80010c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	2244      	movs	r2, #68	@ 0x44
 80010d0:	2100      	movs	r1, #0
 80010d2:	4618      	mov	r0, r3
 80010d4:	f01d fed6 	bl	801ee84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d8:	463b      	mov	r3, r7
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010e6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010ea:	f018 fba9 	bl	8019840 <HAL_PWREx_ControlVoltageScaling>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010f4:	f000 f835 	bl	8001162 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010f8:	2301      	movs	r3, #1
 80010fa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001100:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001102:	2302      	movs	r3, #2
 8001104:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001106:	2303      	movs	r3, #3
 8001108:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800110a:	2301      	movs	r3, #1
 800110c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 800110e:	2314      	movs	r3, #20
 8001110:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001112:	2307      	movs	r3, #7
 8001114:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001116:	2302      	movs	r3, #2
 8001118:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800111a:	2302      	movs	r3, #2
 800111c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	4618      	mov	r0, r3
 8001124:	f018 fbe2 	bl	80198ec <HAL_RCC_OscConfig>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800112e:	f000 f818 	bl	8001162 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001132:	230f      	movs	r3, #15
 8001134:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001136:	2303      	movs	r3, #3
 8001138:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800113a:	2300      	movs	r3, #0
 800113c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001146:	463b      	mov	r3, r7
 8001148:	2104      	movs	r1, #4
 800114a:	4618      	mov	r0, r3
 800114c:	f018 ffe2 	bl	801a114 <HAL_RCC_ClockConfig>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001156:	f000 f804 	bl	8001162 <Error_Handler>
  }
}
 800115a:	bf00      	nop
 800115c:	3758      	adds	r7, #88	@ 0x58
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001166:	b672      	cpsid	i
}
 8001168:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800116a:	bf00      	nop
 800116c:	e7fd      	b.n	800116a <Error_Handler+0x8>
	...

08001170 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001174:	4b1b      	ldr	r3, [pc, #108]	@ (80011e4 <MX_SPI3_Init+0x74>)
 8001176:	4a1c      	ldr	r2, [pc, #112]	@ (80011e8 <MX_SPI3_Init+0x78>)
 8001178:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800117a:	4b1a      	ldr	r3, [pc, #104]	@ (80011e4 <MX_SPI3_Init+0x74>)
 800117c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001180:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001182:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <MX_SPI3_Init+0x74>)
 8001184:	2200      	movs	r2, #0
 8001186:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001188:	4b16      	ldr	r3, [pc, #88]	@ (80011e4 <MX_SPI3_Init+0x74>)
 800118a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800118e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001190:	4b14      	ldr	r3, [pc, #80]	@ (80011e4 <MX_SPI3_Init+0x74>)
 8001192:	2200      	movs	r2, #0
 8001194:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001196:	4b13      	ldr	r3, [pc, #76]	@ (80011e4 <MX_SPI3_Init+0x74>)
 8001198:	2200      	movs	r2, #0
 800119a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800119c:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <MX_SPI3_Init+0x74>)
 800119e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011a2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80011a4:	4b0f      	ldr	r3, [pc, #60]	@ (80011e4 <MX_SPI3_Init+0x74>)
 80011a6:	2218      	movs	r2, #24
 80011a8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011aa:	4b0e      	ldr	r3, [pc, #56]	@ (80011e4 <MX_SPI3_Init+0x74>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80011b0:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <MX_SPI3_Init+0x74>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011b6:	4b0b      	ldr	r3, [pc, #44]	@ (80011e4 <MX_SPI3_Init+0x74>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80011bc:	4b09      	ldr	r3, [pc, #36]	@ (80011e4 <MX_SPI3_Init+0x74>)
 80011be:	2207      	movs	r2, #7
 80011c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011c2:	4b08      	ldr	r3, [pc, #32]	@ (80011e4 <MX_SPI3_Init+0x74>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80011c8:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <MX_SPI3_Init+0x74>)
 80011ca:	2208      	movs	r2, #8
 80011cc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80011ce:	4805      	ldr	r0, [pc, #20]	@ (80011e4 <MX_SPI3_Init+0x74>)
 80011d0:	f019 fcce 	bl	801ab70 <HAL_SPI_Init>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80011da:	f7ff ffc2 	bl	8001162 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000248 	.word	0x20000248
 80011e8:	40003c00 	.word	0x40003c00

080011ec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b08a      	sub	sp, #40	@ 0x28
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a17      	ldr	r2, [pc, #92]	@ (8001268 <HAL_SPI_MspInit+0x7c>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d128      	bne.n	8001260 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800120e:	4b17      	ldr	r3, [pc, #92]	@ (800126c <HAL_SPI_MspInit+0x80>)
 8001210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001212:	4a16      	ldr	r2, [pc, #88]	@ (800126c <HAL_SPI_MspInit+0x80>)
 8001214:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001218:	6593      	str	r3, [r2, #88]	@ 0x58
 800121a:	4b14      	ldr	r3, [pc, #80]	@ (800126c <HAL_SPI_MspInit+0x80>)
 800121c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800121e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001222:	613b      	str	r3, [r7, #16]
 8001224:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001226:	4b11      	ldr	r3, [pc, #68]	@ (800126c <HAL_SPI_MspInit+0x80>)
 8001228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122a:	4a10      	ldr	r2, [pc, #64]	@ (800126c <HAL_SPI_MspInit+0x80>)
 800122c:	f043 0304 	orr.w	r3, r3, #4
 8001230:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001232:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <HAL_SPI_MspInit+0x80>)
 8001234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001236:	f003 0304 	and.w	r3, r3, #4
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = PN5180_SCK_Pin|PN5180_MISO_Pin|PN5180_MOSI_Pin;
 800123e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001244:	2302      	movs	r3, #2
 8001246:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800124c:	2303      	movs	r3, #3
 800124e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001250:	2306      	movs	r3, #6
 8001252:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	4619      	mov	r1, r3
 800125a:	4805      	ldr	r0, [pc, #20]	@ (8001270 <HAL_SPI_MspInit+0x84>)
 800125c:	f018 f938 	bl	80194d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001260:	bf00      	nop
 8001262:	3728      	adds	r7, #40	@ 0x28
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40003c00 	.word	0x40003c00
 800126c:	40021000 	.word	0x40021000
 8001270:	48000800 	.word	0x48000800

08001274 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800127a:	4b0f      	ldr	r3, [pc, #60]	@ (80012b8 <HAL_MspInit+0x44>)
 800127c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800127e:	4a0e      	ldr	r2, [pc, #56]	@ (80012b8 <HAL_MspInit+0x44>)
 8001280:	f043 0301 	orr.w	r3, r3, #1
 8001284:	6613      	str	r3, [r2, #96]	@ 0x60
 8001286:	4b0c      	ldr	r3, [pc, #48]	@ (80012b8 <HAL_MspInit+0x44>)
 8001288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	607b      	str	r3, [r7, #4]
 8001290:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001292:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <HAL_MspInit+0x44>)
 8001294:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001296:	4a08      	ldr	r2, [pc, #32]	@ (80012b8 <HAL_MspInit+0x44>)
 8001298:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800129c:	6593      	str	r3, [r2, #88]	@ 0x58
 800129e:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <HAL_MspInit+0x44>)
 80012a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012a6:	603b      	str	r3, [r7, #0]
 80012a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012aa:	bf00      	nop
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	40021000 	.word	0x40021000

080012bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012c0:	bf00      	nop
 80012c2:	e7fd      	b.n	80012c0 <NMI_Handler+0x4>

080012c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012c8:	bf00      	nop
 80012ca:	e7fd      	b.n	80012c8 <HardFault_Handler+0x4>

080012cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012d0:	bf00      	nop
 80012d2:	e7fd      	b.n	80012d0 <MemManage_Handler+0x4>

080012d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012d8:	bf00      	nop
 80012da:	e7fd      	b.n	80012d8 <BusFault_Handler+0x4>

080012dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e0:	bf00      	nop
 80012e2:	e7fd      	b.n	80012e0 <UsageFault_Handler+0x4>

080012e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr

080012f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012f2:	b480      	push	{r7}
 80012f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012f6:	bf00      	nop
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001304:	bf00      	nop
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001312:	f017 ff09 	bl	8019128 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001320:	4802      	ldr	r0, [pc, #8]	@ (800132c <TIM2_IRQHandler+0x10>)
 8001322:	f01a fb29 	bl	801b978 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	200002fc 	.word	0x200002fc

08001330 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001334:	4802      	ldr	r0, [pc, #8]	@ (8001340 <USART1_IRQHandler+0x10>)
 8001336:	f01b fc05 	bl	801cb44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	2000049c 	.word	0x2000049c

08001344 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  return 1;
 8001348:	2301      	movs	r3, #1
}
 800134a:	4618      	mov	r0, r3
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <_kill>:

int _kill(int pid, int sig)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800135e:	f01d fde3 	bl	801ef28 <__errno>
 8001362:	4603      	mov	r3, r0
 8001364:	2216      	movs	r2, #22
 8001366:	601a      	str	r2, [r3, #0]
  return -1;
 8001368:	f04f 33ff 	mov.w	r3, #4294967295
}
 800136c:	4618      	mov	r0, r3
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <_exit>:

void _exit (int status)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800137c:	f04f 31ff 	mov.w	r1, #4294967295
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff ffe7 	bl	8001354 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001386:	bf00      	nop
 8001388:	e7fd      	b.n	8001386 <_exit+0x12>

0800138a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b086      	sub	sp, #24
 800138e:	af00      	add	r7, sp, #0
 8001390:	60f8      	str	r0, [r7, #12]
 8001392:	60b9      	str	r1, [r7, #8]
 8001394:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001396:	2300      	movs	r3, #0
 8001398:	617b      	str	r3, [r7, #20]
 800139a:	e00a      	b.n	80013b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800139c:	f3af 8000 	nop.w
 80013a0:	4601      	mov	r1, r0
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	1c5a      	adds	r2, r3, #1
 80013a6:	60ba      	str	r2, [r7, #8]
 80013a8:	b2ca      	uxtb	r2, r1
 80013aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	3301      	adds	r3, #1
 80013b0:	617b      	str	r3, [r7, #20]
 80013b2:	697a      	ldr	r2, [r7, #20]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	dbf0      	blt.n	800139c <_read+0x12>
  }

  return len;
 80013ba:	687b      	ldr	r3, [r7, #4]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	60f8      	str	r0, [r7, #12]
 80013cc:	60b9      	str	r1, [r7, #8]
 80013ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d0:	2300      	movs	r3, #0
 80013d2:	617b      	str	r3, [r7, #20]
 80013d4:	e009      	b.n	80013ea <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	1c5a      	adds	r2, r3, #1
 80013da:	60ba      	str	r2, [r7, #8]
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 fb18 	bl	8001a14 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	3301      	adds	r3, #1
 80013e8:	617b      	str	r3, [r7, #20]
 80013ea:	697a      	ldr	r2, [r7, #20]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	dbf1      	blt.n	80013d6 <_write+0x12>
  }
  return len;
 80013f2:	687b      	ldr	r3, [r7, #4]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3718      	adds	r7, #24
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}

080013fc <_close>:

int _close(int file)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001404:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001408:	4618      	mov	r0, r3
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001424:	605a      	str	r2, [r3, #4]
  return 0;
 8001426:	2300      	movs	r3, #0
}
 8001428:	4618      	mov	r0, r3
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <_isatty>:

int _isatty(int file)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800143c:	2301      	movs	r3, #1
}
 800143e:	4618      	mov	r0, r3
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800144a:	b480      	push	{r7}
 800144c:	b085      	sub	sp, #20
 800144e:	af00      	add	r7, sp, #0
 8001450:	60f8      	str	r0, [r7, #12]
 8001452:	60b9      	str	r1, [r7, #8]
 8001454:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001456:	2300      	movs	r3, #0
}
 8001458:	4618      	mov	r0, r3
 800145a:	3714      	adds	r7, #20
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800146c:	4a14      	ldr	r2, [pc, #80]	@ (80014c0 <_sbrk+0x5c>)
 800146e:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <_sbrk+0x60>)
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001478:	4b13      	ldr	r3, [pc, #76]	@ (80014c8 <_sbrk+0x64>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d102      	bne.n	8001486 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001480:	4b11      	ldr	r3, [pc, #68]	@ (80014c8 <_sbrk+0x64>)
 8001482:	4a12      	ldr	r2, [pc, #72]	@ (80014cc <_sbrk+0x68>)
 8001484:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001486:	4b10      	ldr	r3, [pc, #64]	@ (80014c8 <_sbrk+0x64>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4413      	add	r3, r2
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	429a      	cmp	r2, r3
 8001492:	d207      	bcs.n	80014a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001494:	f01d fd48 	bl	801ef28 <__errno>
 8001498:	4603      	mov	r3, r0
 800149a:	220c      	movs	r2, #12
 800149c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	e009      	b.n	80014b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014a4:	4b08      	ldr	r3, [pc, #32]	@ (80014c8 <_sbrk+0x64>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014aa:	4b07      	ldr	r3, [pc, #28]	@ (80014c8 <_sbrk+0x64>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4413      	add	r3, r2
 80014b2:	4a05      	ldr	r2, [pc, #20]	@ (80014c8 <_sbrk+0x64>)
 80014b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014b6:	68fb      	ldr	r3, [r7, #12]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	2000c000 	.word	0x2000c000
 80014c4:	00000400 	.word	0x00000400
 80014c8:	200002ac 	.word	0x200002ac
 80014cc:	200019e8 	.word	0x200019e8

080014d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014d4:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <SystemInit+0x20>)
 80014d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014da:	4a05      	ldr	r2, [pc, #20]	@ (80014f0 <SystemInit+0x20>)
 80014dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	e000ed00 	.word	0xe000ed00

080014f4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b096      	sub	sp, #88	@ 0x58
 80014f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014fa:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001506:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	60da      	str	r2, [r3, #12]
 8001514:	611a      	str	r2, [r3, #16]
 8001516:	615a      	str	r2, [r3, #20]
 8001518:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800151a:	1d3b      	adds	r3, r7, #4
 800151c:	222c      	movs	r2, #44	@ 0x2c
 800151e:	2100      	movs	r1, #0
 8001520:	4618      	mov	r0, r3
 8001522:	f01d fcaf 	bl	801ee84 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001526:	4b38      	ldr	r3, [pc, #224]	@ (8001608 <MX_TIM1_Init+0x114>)
 8001528:	4a38      	ldr	r2, [pc, #224]	@ (800160c <MX_TIM1_Init+0x118>)
 800152a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 800152c:	4b36      	ldr	r3, [pc, #216]	@ (8001608 <MX_TIM1_Init+0x114>)
 800152e:	224f      	movs	r2, #79	@ 0x4f
 8001530:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001532:	4b35      	ldr	r3, [pc, #212]	@ (8001608 <MX_TIM1_Init+0x114>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 370-1;
 8001538:	4b33      	ldr	r3, [pc, #204]	@ (8001608 <MX_TIM1_Init+0x114>)
 800153a:	f240 1271 	movw	r2, #369	@ 0x171
 800153e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001540:	4b31      	ldr	r3, [pc, #196]	@ (8001608 <MX_TIM1_Init+0x114>)
 8001542:	2200      	movs	r2, #0
 8001544:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001546:	4b30      	ldr	r3, [pc, #192]	@ (8001608 <MX_TIM1_Init+0x114>)
 8001548:	2200      	movs	r2, #0
 800154a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154c:	4b2e      	ldr	r3, [pc, #184]	@ (8001608 <MX_TIM1_Init+0x114>)
 800154e:	2200      	movs	r2, #0
 8001550:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001552:	482d      	ldr	r0, [pc, #180]	@ (8001608 <MX_TIM1_Init+0x114>)
 8001554:	f01a f852 	bl	801b5fc <HAL_TIM_PWM_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800155e:	f7ff fe00 	bl	8001162 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001562:	2300      	movs	r3, #0
 8001564:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001566:	2300      	movs	r3, #0
 8001568:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800156a:	2300      	movs	r3, #0
 800156c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800156e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001572:	4619      	mov	r1, r3
 8001574:	4824      	ldr	r0, [pc, #144]	@ (8001608 <MX_TIM1_Init+0x114>)
 8001576:	f01b f8c5 	bl	801c704 <HAL_TIMEx_MasterConfigSynchronization>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001580:	f7ff fdef 	bl	8001162 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001584:	2360      	movs	r3, #96	@ 0x60
 8001586:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 185;
 8001588:	23b9      	movs	r3, #185	@ 0xb9
 800158a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800158c:	2300      	movs	r3, #0
 800158e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001590:	2300      	movs	r3, #0
 8001592:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001594:	2300      	movs	r3, #0
 8001596:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001598:	2300      	movs	r3, #0
 800159a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800159c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80015a0:	220c      	movs	r2, #12
 80015a2:	4619      	mov	r1, r3
 80015a4:	4818      	ldr	r0, [pc, #96]	@ (8001608 <MX_TIM1_Init+0x114>)
 80015a6:	f01a faef 	bl	801bb88 <HAL_TIM_PWM_ConfigChannel>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80015b0:	f7ff fdd7 	bl	8001162 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015b4:	2300      	movs	r3, #0
 80015b6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015b8:	2300      	movs	r3, #0
 80015ba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015bc:	2300      	movs	r3, #0
 80015be:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015c4:	2300      	movs	r3, #0
 80015c6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015cc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80015d2:	2300      	movs	r3, #0
 80015d4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80015d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80015da:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015e0:	2300      	movs	r3, #0
 80015e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	4619      	mov	r1, r3
 80015e8:	4807      	ldr	r0, [pc, #28]	@ (8001608 <MX_TIM1_Init+0x114>)
 80015ea:	f01b f8f1 	bl	801c7d0 <HAL_TIMEx_ConfigBreakDeadTime>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 80015f4:	f7ff fdb5 	bl	8001162 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80015f8:	4803      	ldr	r0, [pc, #12]	@ (8001608 <MX_TIM1_Init+0x114>)
 80015fa:	f000 f8e5 	bl	80017c8 <HAL_TIM_MspPostInit>

}
 80015fe:	bf00      	nop
 8001600:	3758      	adds	r7, #88	@ 0x58
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	200002b0 	.word	0x200002b0
 800160c:	40012c00 	.word	0x40012c00

08001610 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b088      	sub	sp, #32
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001616:	f107 0310 	add.w	r3, r7, #16
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	609a      	str	r2, [r3, #8]
 8001622:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001624:	1d3b      	adds	r3, r7, #4
 8001626:	2200      	movs	r2, #0
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	605a      	str	r2, [r3, #4]
 800162c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800162e:	4b1e      	ldr	r3, [pc, #120]	@ (80016a8 <MX_TIM2_Init+0x98>)
 8001630:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001634:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001636:	4b1c      	ldr	r3, [pc, #112]	@ (80016a8 <MX_TIM2_Init+0x98>)
 8001638:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800163c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800163e:	4b1a      	ldr	r3, [pc, #104]	@ (80016a8 <MX_TIM2_Init+0x98>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4999;
 8001644:	4b18      	ldr	r3, [pc, #96]	@ (80016a8 <MX_TIM2_Init+0x98>)
 8001646:	f241 3287 	movw	r2, #4999	@ 0x1387
 800164a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800164c:	4b16      	ldr	r3, [pc, #88]	@ (80016a8 <MX_TIM2_Init+0x98>)
 800164e:	2200      	movs	r2, #0
 8001650:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001652:	4b15      	ldr	r3, [pc, #84]	@ (80016a8 <MX_TIM2_Init+0x98>)
 8001654:	2280      	movs	r2, #128	@ 0x80
 8001656:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001658:	4813      	ldr	r0, [pc, #76]	@ (80016a8 <MX_TIM2_Init+0x98>)
 800165a:	f019 feaf 	bl	801b3bc <HAL_TIM_Base_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001664:	f7ff fd7d 	bl	8001162 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001668:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800166c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800166e:	f107 0310 	add.w	r3, r7, #16
 8001672:	4619      	mov	r1, r3
 8001674:	480c      	ldr	r0, [pc, #48]	@ (80016a8 <MX_TIM2_Init+0x98>)
 8001676:	f01a fb9b 	bl	801bdb0 <HAL_TIM_ConfigClockSource>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001680:	f7ff fd6f 	bl	8001162 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001684:	2300      	movs	r3, #0
 8001686:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001688:	2300      	movs	r3, #0
 800168a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	4619      	mov	r1, r3
 8001690:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <MX_TIM2_Init+0x98>)
 8001692:	f01b f837 	bl	801c704 <HAL_TIMEx_MasterConfigSynchronization>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800169c:	f7ff fd61 	bl	8001162 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016a0:	bf00      	nop
 80016a2:	3720      	adds	r7, #32
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	200002fc 	.word	0x200002fc

080016ac <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80016bc:	4b14      	ldr	r3, [pc, #80]	@ (8001710 <MX_TIM6_Init+0x64>)
 80016be:	4a15      	ldr	r2, [pc, #84]	@ (8001714 <MX_TIM6_Init+0x68>)
 80016c0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 80016c2:	4b13      	ldr	r3, [pc, #76]	@ (8001710 <MX_TIM6_Init+0x64>)
 80016c4:	224f      	movs	r2, #79	@ 0x4f
 80016c6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c8:	4b11      	ldr	r3, [pc, #68]	@ (8001710 <MX_TIM6_Init+0x64>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1;
 80016ce:	4b10      	ldr	r3, [pc, #64]	@ (8001710 <MX_TIM6_Init+0x64>)
 80016d0:	2201      	movs	r2, #1
 80016d2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001710 <MX_TIM6_Init+0x64>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80016da:	480d      	ldr	r0, [pc, #52]	@ (8001710 <MX_TIM6_Init+0x64>)
 80016dc:	f019 fe6e 	bl	801b3bc <HAL_TIM_Base_Init>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80016e6:	f7ff fd3c 	bl	8001162 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ea:	2300      	movs	r3, #0
 80016ec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ee:	2300      	movs	r3, #0
 80016f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	4619      	mov	r1, r3
 80016f6:	4806      	ldr	r0, [pc, #24]	@ (8001710 <MX_TIM6_Init+0x64>)
 80016f8:	f01b f804 	bl	801c704 <HAL_TIMEx_MasterConfigSynchronization>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001702:	f7ff fd2e 	bl	8001162 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001706:	bf00      	nop
 8001708:	3710      	adds	r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000348 	.word	0x20000348
 8001714:	40001000 	.word	0x40001000

08001718 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a0a      	ldr	r2, [pc, #40]	@ (8001750 <HAL_TIM_PWM_MspInit+0x38>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d10b      	bne.n	8001742 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800172a:	4b0a      	ldr	r3, [pc, #40]	@ (8001754 <HAL_TIM_PWM_MspInit+0x3c>)
 800172c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800172e:	4a09      	ldr	r2, [pc, #36]	@ (8001754 <HAL_TIM_PWM_MspInit+0x3c>)
 8001730:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001734:	6613      	str	r3, [r2, #96]	@ 0x60
 8001736:	4b07      	ldr	r3, [pc, #28]	@ (8001754 <HAL_TIM_PWM_MspInit+0x3c>)
 8001738:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800173a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001742:	bf00      	nop
 8001744:	3714      	adds	r7, #20
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	40012c00 	.word	0x40012c00
 8001754:	40021000 	.word	0x40021000

08001758 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001768:	d114      	bne.n	8001794 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800176a:	4b15      	ldr	r3, [pc, #84]	@ (80017c0 <HAL_TIM_Base_MspInit+0x68>)
 800176c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800176e:	4a14      	ldr	r2, [pc, #80]	@ (80017c0 <HAL_TIM_Base_MspInit+0x68>)
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6593      	str	r3, [r2, #88]	@ 0x58
 8001776:	4b12      	ldr	r3, [pc, #72]	@ (80017c0 <HAL_TIM_Base_MspInit+0x68>)
 8001778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8001782:	2200      	movs	r2, #0
 8001784:	2102      	movs	r1, #2
 8001786:	201c      	movs	r0, #28
 8001788:	f017 fded 	bl	8019366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800178c:	201c      	movs	r0, #28
 800178e:	f017 fe06 	bl	801939e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001792:	e010      	b.n	80017b6 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM6)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a0a      	ldr	r2, [pc, #40]	@ (80017c4 <HAL_TIM_Base_MspInit+0x6c>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d10b      	bne.n	80017b6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800179e:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <HAL_TIM_Base_MspInit+0x68>)
 80017a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a2:	4a07      	ldr	r2, [pc, #28]	@ (80017c0 <HAL_TIM_Base_MspInit+0x68>)
 80017a4:	f043 0310 	orr.w	r3, r3, #16
 80017a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80017aa:	4b05      	ldr	r3, [pc, #20]	@ (80017c0 <HAL_TIM_Base_MspInit+0x68>)
 80017ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ae:	f003 0310 	and.w	r3, r3, #16
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	68bb      	ldr	r3, [r7, #8]
}
 80017b6:	bf00      	nop
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40021000 	.word	0x40021000
 80017c4:	40001000 	.word	0x40001000

080017c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b088      	sub	sp, #32
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 030c 	add.w	r3, r7, #12
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a12      	ldr	r2, [pc, #72]	@ (8001830 <HAL_TIM_MspPostInit+0x68>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d11d      	bne.n	8001826 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ea:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <HAL_TIM_MspPostInit+0x6c>)
 80017ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ee:	4a11      	ldr	r2, [pc, #68]	@ (8001834 <HAL_TIM_MspPostInit+0x6c>)
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <HAL_TIM_MspPostInit+0x6c>)
 80017f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Beep_Pin;
 8001802:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001806:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800180c:	2302      	movs	r3, #2
 800180e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	2300      	movs	r3, #0
 8001812:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001814:	2301      	movs	r3, #1
 8001816:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Beep_GPIO_Port, &GPIO_InitStruct);
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	4619      	mov	r1, r3
 800181e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001822:	f017 fe55 	bl	80194d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001826:	bf00      	nop
 8001828:	3720      	adds	r7, #32
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40012c00 	.word	0x40012c00
 8001834:	40021000 	.word	0x40021000

08001838 <delay_us>:
}

/* USER CODE BEGIN 1 */
/* TIM6 1665535us60000 */
void delay_us(uint16_t us)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	80fb      	strh	r3, [r7, #6]
	uint16_t differ = 60000-us;
 8001842:	88fb      	ldrh	r3, [r7, #6]
 8001844:	f1c3 437f 	rsb	r3, r3, #4278190080	@ 0xff000000
 8001848:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 800184c:	f503 436a 	add.w	r3, r3, #59904	@ 0xea00
 8001850:	3360      	adds	r3, #96	@ 0x60
 8001852:	81fb      	strh	r3, [r7, #14]

	// 
	HAL_TIM_Base_Start(&htim6);
 8001854:	480b      	ldr	r0, [pc, #44]	@ (8001884 <delay_us+0x4c>)
 8001856:	f019 fe09 	bl	801b46c <HAL_TIM_Base_Start>

	// CNT
	__HAL_TIM_SET_COUNTER(&htim6, differ);
 800185a:	4b0a      	ldr	r3, [pc, #40]	@ (8001884 <delay_us+0x4c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	89fa      	ldrh	r2, [r7, #14]
 8001860:	625a      	str	r2, [r3, #36]	@ 0x24

	while( differ < 60000 )
 8001862:	e003      	b.n	800186c <delay_us+0x34>
	{
		// CNTus
		differ = __HAL_TIM_GET_COUNTER(&htim6);
 8001864:	4b07      	ldr	r3, [pc, #28]	@ (8001884 <delay_us+0x4c>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800186a:	81fb      	strh	r3, [r7, #14]
	while( differ < 60000 )
 800186c:	89fb      	ldrh	r3, [r7, #14]
 800186e:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8001872:	4293      	cmp	r3, r2
 8001874:	d9f6      	bls.n	8001864 <delay_us+0x2c>
	}

	// 
	HAL_TIM_Base_Stop(&htim6);
 8001876:	4803      	ldr	r0, [pc, #12]	@ (8001884 <delay_us+0x4c>)
 8001878:	f019 fe44 	bl	801b504 <HAL_TIM_Base_Stop>
}
 800187c:	bf00      	nop
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20000348 	.word	0x20000348

08001888 <beep_start>:

/*  times  interval */
void beep_start(uint8_t times, uint16_t interval)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	460a      	mov	r2, r1
 8001892:	71fb      	strb	r3, [r7, #7]
 8001894:	4613      	mov	r3, r2
 8001896:	80bb      	strh	r3, [r7, #4]
	while( times -- )
 8001898:	e019      	b.n	80018ce <beep_start+0x46>
	{
		/* Start buzzer:  TIM1  4TIM_CHANNEL_4  PWM  */
		if( HAL_TIM_PWM_Start( &htim1, TIM_CHANNEL_4) != HAL_OK )
 800189a:	210c      	movs	r1, #12
 800189c:	4811      	ldr	r0, [pc, #68]	@ (80018e4 <beep_start+0x5c>)
 800189e:	f019 ff05 	bl	801b6ac <HAL_TIM_PWM_Start>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <beep_start+0x24>
		{
			/* Start Error */
			Error_Handler();
 80018a8:	f7ff fc5b 	bl	8001162 <Error_Handler>
		}
		/*   interval  */
		HAL_Delay( interval);
 80018ac:	88bb      	ldrh	r3, [r7, #4]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f017 fc5a 	bl	8019168 <HAL_Delay>

		/* Stop buzzer */
		if( HAL_TIM_PWM_Stop( &htim1, TIM_CHANNEL_4 ) != HAL_OK )
 80018b4:	210c      	movs	r1, #12
 80018b6:	480b      	ldr	r0, [pc, #44]	@ (80018e4 <beep_start+0x5c>)
 80018b8:	f019 ffd6 	bl	801b868 <HAL_TIM_PWM_Stop>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <beep_start+0x3e>
		{
			/* Start Error */
			Error_Handler();
 80018c2:	f7ff fc4e 	bl	8001162 <Error_Handler>
		}
		HAL_Delay(interval);
 80018c6:	88bb      	ldrh	r3, [r7, #4]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f017 fc4d 	bl	8019168 <HAL_Delay>
	while( times -- )
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	1e5a      	subs	r2, r3, #1
 80018d2:	71fa      	strb	r2, [r7, #7]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d1e0      	bne.n	800189a <beep_start+0x12>
	}
}
 80018d8:	bf00      	nop
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	200002b0 	.word	0x200002b0

080018e8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018ec:	4b16      	ldr	r3, [pc, #88]	@ (8001948 <MX_USART1_UART_Init+0x60>)
 80018ee:	4a17      	ldr	r2, [pc, #92]	@ (800194c <MX_USART1_UART_Init+0x64>)
 80018f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018f2:	4b15      	ldr	r3, [pc, #84]	@ (8001948 <MX_USART1_UART_Init+0x60>)
 80018f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018fa:	4b13      	ldr	r3, [pc, #76]	@ (8001948 <MX_USART1_UART_Init+0x60>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001900:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <MX_USART1_UART_Init+0x60>)
 8001902:	2200      	movs	r2, #0
 8001904:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001906:	4b10      	ldr	r3, [pc, #64]	@ (8001948 <MX_USART1_UART_Init+0x60>)
 8001908:	2200      	movs	r2, #0
 800190a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800190c:	4b0e      	ldr	r3, [pc, #56]	@ (8001948 <MX_USART1_UART_Init+0x60>)
 800190e:	220c      	movs	r2, #12
 8001910:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001912:	4b0d      	ldr	r3, [pc, #52]	@ (8001948 <MX_USART1_UART_Init+0x60>)
 8001914:	2200      	movs	r2, #0
 8001916:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001918:	4b0b      	ldr	r3, [pc, #44]	@ (8001948 <MX_USART1_UART_Init+0x60>)
 800191a:	2200      	movs	r2, #0
 800191c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800191e:	4b0a      	ldr	r3, [pc, #40]	@ (8001948 <MX_USART1_UART_Init+0x60>)
 8001920:	2200      	movs	r2, #0
 8001922:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001924:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <MX_USART1_UART_Init+0x60>)
 8001926:	2200      	movs	r2, #0
 8001928:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800192a:	4807      	ldr	r0, [pc, #28]	@ (8001948 <MX_USART1_UART_Init+0x60>)
 800192c:	f01a ffe6 	bl	801c8fc <HAL_UART_Init>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001936:	f7ff fc14 	bl	8001162 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  HAL_UART_Receive_IT(&huart1, &s_uart1_rxch, 1);
 800193a:	2201      	movs	r2, #1
 800193c:	4904      	ldr	r1, [pc, #16]	@ (8001950 <MX_USART1_UART_Init+0x68>)
 800193e:	4802      	ldr	r0, [pc, #8]	@ (8001948 <MX_USART1_UART_Init+0x60>)
 8001940:	f01b f8b4 	bl	801caac <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 8001944:	bf00      	nop
 8001946:	bd80      	pop	{r7, pc}
 8001948:	2000049c 	.word	0x2000049c
 800194c:	40013800 	.word	0x40013800
 8001950:	20000394 	.word	0x20000394

08001954 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b0a0      	sub	sp, #128	@ 0x80
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800196c:	f107 0310 	add.w	r3, r7, #16
 8001970:	225c      	movs	r2, #92	@ 0x5c
 8001972:	2100      	movs	r1, #0
 8001974:	4618      	mov	r0, r3
 8001976:	f01d fa85 	bl	801ee84 <memset>
  if(uartHandle->Instance==USART1)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a23      	ldr	r2, [pc, #140]	@ (8001a0c <HAL_UART_MspInit+0xb8>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d13f      	bne.n	8001a04 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001984:	2301      	movs	r3, #1
 8001986:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001988:	2300      	movs	r3, #0
 800198a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800198c:	f107 0310 	add.w	r3, r7, #16
 8001990:	4618      	mov	r0, r3
 8001992:	f018 fde3 	bl	801a55c <HAL_RCCEx_PeriphCLKConfig>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800199c:	f7ff fbe1 	bl	8001162 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a10 <HAL_UART_MspInit+0xbc>)
 80019a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001a10 <HAL_UART_MspInit+0xbc>)
 80019a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019aa:	6613      	str	r3, [r2, #96]	@ 0x60
 80019ac:	4b18      	ldr	r3, [pc, #96]	@ (8001a10 <HAL_UART_MspInit+0xbc>)
 80019ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b8:	4b15      	ldr	r3, [pc, #84]	@ (8001a10 <HAL_UART_MspInit+0xbc>)
 80019ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019bc:	4a14      	ldr	r2, [pc, #80]	@ (8001a10 <HAL_UART_MspInit+0xbc>)
 80019be:	f043 0301 	orr.w	r3, r3, #1
 80019c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019c4:	4b12      	ldr	r3, [pc, #72]	@ (8001a10 <HAL_UART_MspInit+0xbc>)
 80019c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c8:	f003 0301 	and.w	r3, r3, #1
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80019d0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80019d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d6:	2302      	movs	r3, #2
 80019d8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019de:	2303      	movs	r3, #3
 80019e0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019e2:	2307      	movs	r3, #7
 80019e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80019ea:	4619      	mov	r1, r3
 80019ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019f0:	f017 fd6e 	bl	80194d0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019f4:	2200      	movs	r2, #0
 80019f6:	2100      	movs	r1, #0
 80019f8:	2025      	movs	r0, #37	@ 0x25
 80019fa:	f017 fcb4 	bl	8019366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019fe:	2025      	movs	r0, #37	@ 0x25
 8001a00:	f017 fccd 	bl	801939e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001a04:	bf00      	nop
 8001a06:	3780      	adds	r7, #128	@ 0x80
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40013800 	.word	0x40013800
 8001a10:	40021000 	.word	0x40021000

08001a14 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define	PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001a1c:	1d39      	adds	r1, r7, #4
 8001a1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a22:	2201      	movs	r2, #1
 8001a24:	4803      	ldr	r0, [pc, #12]	@ (8001a34 <__io_putchar+0x20>)
 8001a26:	f01a ffb7 	bl	801c998 <HAL_UART_Transmit>
	return ch;
 8001a2a:	687b      	ldr	r3, [r7, #4]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3708      	adds	r7, #8
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	2000049c 	.word	0x2000049c

08001a38 <HAL_UART_RxCpltCallback>:

/* ->cpu g_uart1_rxbuf 1 s_uart1_rxch  g_uart1_rxbuf +1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
	if( huart->Instance == USART1 )
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a0d      	ldr	r2, [pc, #52]	@ (8001a7c <HAL_UART_RxCpltCallback+0x44>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d113      	bne.n	8001a72 <HAL_UART_RxCpltCallback+0x3a>
	{
		 printf("UART1 received: %s\r\n", g_uart1_rxbuf); // 
 8001a4a:	490d      	ldr	r1, [pc, #52]	@ (8001a80 <HAL_UART_RxCpltCallback+0x48>)
 8001a4c:	480d      	ldr	r0, [pc, #52]	@ (8001a84 <HAL_UART_RxCpltCallback+0x4c>)
 8001a4e:	f01d f8b9 	bl	801ebc4 <iprintf>
		/* buf  */
		if( g_uart1_bytes < sizeof(g_uart1_rxbuf) )
		{
			g_uart1_rxbuf[g_uart1_bytes++] = s_uart1_rxch;
 8001a52:	4b0d      	ldr	r3, [pc, #52]	@ (8001a88 <HAL_UART_RxCpltCallback+0x50>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	1c5a      	adds	r2, r3, #1
 8001a58:	b2d1      	uxtb	r1, r2
 8001a5a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a88 <HAL_UART_RxCpltCallback+0x50>)
 8001a5c:	7011      	strb	r1, [r2, #0]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	4b0a      	ldr	r3, [pc, #40]	@ (8001a8c <HAL_UART_RxCpltCallback+0x54>)
 8001a62:	7819      	ldrb	r1, [r3, #0]
 8001a64:	4b06      	ldr	r3, [pc, #24]	@ (8001a80 <HAL_UART_RxCpltCallback+0x48>)
 8001a66:	5499      	strb	r1, [r3, r2]
		}
		/*  */
		HAL_UART_Receive_IT(&huart1, &s_uart1_rxch, 1);
 8001a68:	2201      	movs	r2, #1
 8001a6a:	4908      	ldr	r1, [pc, #32]	@ (8001a8c <HAL_UART_RxCpltCallback+0x54>)
 8001a6c:	4808      	ldr	r0, [pc, #32]	@ (8001a90 <HAL_UART_RxCpltCallback+0x58>)
 8001a6e:	f01b f81d 	bl	801caac <HAL_UART_Receive_IT>
	}
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40013800 	.word	0x40013800
 8001a80:	20000398 	.word	0x20000398
 8001a84:	08020b14 	.word	0x08020b14
 8001a88:	20000498 	.word	0x20000498
 8001a8c:	20000394 	.word	0x20000394
 8001a90:	2000049c 	.word	0x2000049c

08001a94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001acc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a98:	f7ff fd1a 	bl	80014d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a9c:	480c      	ldr	r0, [pc, #48]	@ (8001ad0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a9e:	490d      	ldr	r1, [pc, #52]	@ (8001ad4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001aa0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ad8 <LoopForever+0xe>)
  movs r3, #0
 8001aa2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aa4:	e002      	b.n	8001aac <LoopCopyDataInit>

08001aa6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aa6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aa8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aaa:	3304      	adds	r3, #4

08001aac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ab0:	d3f9      	bcc.n	8001aa6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8001adc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ab4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ae0 <LoopForever+0x16>)
  movs r3, #0
 8001ab6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ab8:	e001      	b.n	8001abe <LoopFillZerobss>

08001aba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001abc:	3204      	adds	r2, #4

08001abe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001abe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ac0:	d3fb      	bcc.n	8001aba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ac2:	f01d fa37 	bl	801ef34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ac6:	f7ff fadd 	bl	8001084 <main>

08001aca <LoopForever>:

LoopForever:
    b LoopForever
 8001aca:	e7fe      	b.n	8001aca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001acc:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8001ad0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ad4:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8001ad8:	0802238c 	.word	0x0802238c
  ldr r2, =_sbss
 8001adc:	2000022c 	.word	0x2000022c
  ldr r4, =_ebss
 8001ae0:	200019e4 	.word	0x200019e4

08001ae4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ae4:	e7fe      	b.n	8001ae4 <ADC1_IRQHandler>
	...

08001ae8 <nfc_discovery_main>:
/*******************************************************************************
**   Code
*******************************************************************************/

int nfc_discovery_main(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
    do
    {
        phStatus_t status = PH_ERR_INTERNAL_ERROR;
 8001aee:	237f      	movs	r3, #127	@ 0x7f
 8001af0:	82fb      	strh	r3, [r7, #22]
        phNfcLib_Status_t     dwStatus;
#ifdef PH_PLATFORM_HAS_ICFRONTEND
        phNfcLib_AppContext_t AppContext = {0};
 8001af2:	1d3b      	adds	r3, r7, #4
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
#ifndef PH_OSAL_NULLOS
        phOsal_ThreadObj_t DiscLoop;
#endif /* PH_OSAL_NULLOS */

        /* 1.CPUPerform Controller specific initialization. */
        phApp_CPU_Init();
 8001afc:	f001 fc96 	bl	800342c <phApp_CPU_Init>

        /* Perform OSAL Initialization. */
//        (void)phOsal_Init(); // STM32HAL_Ini()SystickHAL_InitTick()OSAL

        DEBUG_PRINTF("\n DiscoveryLoop Example: \n");
 8001b00:	484c      	ldr	r0, [pc, #304]	@ (8001c34 <nfc_discovery_main+0x14c>)
 8001b02:	f01d f8cf 	bl	801eca4 <puts>
 8001b06:	4b4c      	ldr	r3, [pc, #304]	@ (8001c38 <nfc_discovery_main+0x150>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f01c ff83 	bl	801ea18 <fflush>

        /* 3.IC */
#ifdef PH_PLATFORM_HAS_ICFRONTEND
        status = phbalReg_Init(&sBalParams, sizeof(phbalReg_Type_t));
 8001b12:	2104      	movs	r1, #4
 8001b14:	4849      	ldr	r0, [pc, #292]	@ (8001c3c <nfc_discovery_main+0x154>)
 8001b16:	f017 f8e7 	bl	8018ce8 <phbalReg_Init>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8001b1e:	8afb      	ldrh	r3, [r7, #22]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d00b      	beq.n	8001b3c <nfc_discovery_main+0x54>
 8001b24:	8afb      	ldrh	r3, [r7, #22]
 8001b26:	461a      	mov	r2, r3
 8001b28:	218e      	movs	r1, #142	@ 0x8e
 8001b2a:	4845      	ldr	r0, [pc, #276]	@ (8001c40 <nfc_discovery_main+0x158>)
 8001b2c:	f01d f84a 	bl	801ebc4 <iprintf>
 8001b30:	4b41      	ldr	r3, [pc, #260]	@ (8001c38 <nfc_discovery_main+0x150>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	4618      	mov	r0, r3
 8001b38:	f01c ff6e 	bl	801ea18 <fflush>

        AppContext.pBalDataparams = &sBalParams;
 8001b3c:	4b3f      	ldr	r3, [pc, #252]	@ (8001c3c <nfc_discovery_main+0x154>)
 8001b3e:	607b      	str	r3, [r7, #4]
        dwStatus = phNfcLib_SetContext(&AppContext);
 8001b40:	1d3b      	adds	r3, r7, #4
 8001b42:	4618      	mov	r0, r3
 8001b44:	f005 f844 	bl	8006bd0 <phNfcLib_SetContext>
 8001b48:	6138      	str	r0, [r7, #16]
        CHECK_NFCLIB_STATUS(dwStatus);
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d00a      	beq.n	8001b66 <nfc_discovery_main+0x7e>
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	2192      	movs	r1, #146	@ 0x92
 8001b54:	483b      	ldr	r0, [pc, #236]	@ (8001c44 <nfc_discovery_main+0x15c>)
 8001b56:	f01d f835 	bl	801ebc4 <iprintf>
 8001b5a:	4b37      	ldr	r3, [pc, #220]	@ (8001c38 <nfc_discovery_main+0x150>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f01c ff59 	bl	801ea18 <fflush>
#endif

        /* 4.NFCInitialize library */
        dwStatus = phNfcLib_Init();
 8001b66:	f005 fabd 	bl	80070e4 <phNfcLib_Init>
 8001b6a:	6138      	str	r0, [r7, #16]
        CHECK_NFCLIB_STATUS(dwStatus);
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d00a      	beq.n	8001b88 <nfc_discovery_main+0xa0>
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	2197      	movs	r1, #151	@ 0x97
 8001b76:	4833      	ldr	r0, [pc, #204]	@ (8001c44 <nfc_discovery_main+0x15c>)
 8001b78:	f01d f824 	bl	801ebc4 <iprintf>
 8001b7c:	4b2e      	ldr	r3, [pc, #184]	@ (8001c38 <nfc_discovery_main+0x150>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f01c ff48 	bl	801ea18 <fflush>
        if(dwStatus != PH_NFCLIB_STATUS_SUCCESS) break;
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d142      	bne.n	8001c14 <nfc_discovery_main+0x12c>

        /* 5. Set the generic pointer */
        pHal = phNfcLib_GetDataParams(PH_COMP_HAL);			// 
 8001b8e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001b92:	f005 fb6b 	bl	800726c <phNfcLib_GetDataParams>
 8001b96:	4603      	mov	r3, r0
 8001b98:	4a2b      	ldr	r2, [pc, #172]	@ (8001c48 <nfc_discovery_main+0x160>)
 8001b9a:	6013      	str	r3, [r2, #0]
        pDiscLoop = phNfcLib_GetDataParams(PH_COMP_AC_DISCLOOP);	// Discovery Loop 
 8001b9c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001ba0:	f005 fb64 	bl	800726c <phNfcLib_GetDataParams>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	4a29      	ldr	r2, [pc, #164]	@ (8001c4c <nfc_discovery_main+0x164>)
 8001ba8:	6013      	str	r3, [r2, #0]

        /* 6.Initialize other components that are not initialized by NFCLIB and configure Discovery Loop. */
        status = phApp_Comp_Init(pDiscLoop);
 8001baa:	4b28      	ldr	r3, [pc, #160]	@ (8001c4c <nfc_discovery_main+0x164>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f001 fc4e 	bl	8003450 <phApp_Comp_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8001bb8:	8afb      	ldrh	r3, [r7, #22]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d00b      	beq.n	8001bd6 <nfc_discovery_main+0xee>
 8001bbe:	8afb      	ldrh	r3, [r7, #22]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	21a0      	movs	r1, #160	@ 0xa0
 8001bc4:	481e      	ldr	r0, [pc, #120]	@ (8001c40 <nfc_discovery_main+0x158>)
 8001bc6:	f01c fffd 	bl	801ebc4 <iprintf>
 8001bca:	4b1b      	ldr	r3, [pc, #108]	@ (8001c38 <nfc_discovery_main+0x150>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f01c ff21 	bl	801ea18 <fflush>
        if(status != PH_ERR_SUCCESS) break;
 8001bd6:	8afb      	ldrh	r3, [r7, #22]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d11d      	bne.n	8001c18 <nfc_discovery_main+0x130>

        /* 7.Perform Platform Init */
        status = phApp_Configure_IRQ();
 8001bdc:	f001 fc6a 	bl	80034b4 <phApp_Configure_IRQ>
 8001be0:	4603      	mov	r3, r0
 8001be2:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8001be4:	8afb      	ldrh	r3, [r7, #22]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d00b      	beq.n	8001c02 <nfc_discovery_main+0x11a>
 8001bea:	8afb      	ldrh	r3, [r7, #22]
 8001bec:	461a      	mov	r2, r3
 8001bee:	21a5      	movs	r1, #165	@ 0xa5
 8001bf0:	4813      	ldr	r0, [pc, #76]	@ (8001c40 <nfc_discovery_main+0x158>)
 8001bf2:	f01c ffe7 	bl	801ebc4 <iprintf>
 8001bf6:	4b10      	ldr	r3, [pc, #64]	@ (8001c38 <nfc_discovery_main+0x150>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f01c ff0b 	bl	801ea18 <fflush>
        if(status != PH_ERR_SUCCESS) break;
 8001c02:	8afb      	ldrh	r3, [r7, #22]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d109      	bne.n	8001c1c <nfc_discovery_main+0x134>
        phOsal_StartScheduler();

        DEBUG_PRINTF("RTOS Error : Scheduler exited. \n");
#else
        /* 8.DiscoveryLoop */
        (void)DiscoveryLoop_Demo(pDiscLoop);
 8001c08:	4b10      	ldr	r3, [pc, #64]	@ (8001c4c <nfc_discovery_main+0x164>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f000 f821 	bl	8001c54 <DiscoveryLoop_Demo>
 8001c12:	e004      	b.n	8001c1e <nfc_discovery_main+0x136>
        if(dwStatus != PH_NFCLIB_STATUS_SUCCESS) break;
 8001c14:	bf00      	nop
 8001c16:	e002      	b.n	8001c1e <nfc_discovery_main+0x136>
        if(status != PH_ERR_SUCCESS) break;
 8001c18:	bf00      	nop
 8001c1a:	e000      	b.n	8001c1e <nfc_discovery_main+0x136>
        if(status != PH_ERR_SUCCESS) break;
 8001c1c:	bf00      	nop
#endif
    } while(0);

    while(bInfLoop); /* Comes here if initialization failure or scheduler exit due to error */
 8001c1e:	bf00      	nop
 8001c20:	4b0b      	ldr	r3, [pc, #44]	@ (8001c50 <nfc_discovery_main+0x168>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1fa      	bne.n	8001c20 <nfc_discovery_main+0x138>

    return 0;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	08020b2c 	.word	0x08020b2c
 8001c38:	20000070 	.word	0x20000070
 8001c3c:	2000056c 	.word	0x2000056c
 8001c40:	08020b48 	.word	0x08020b48
 8001c44:	08020bb0 	.word	0x08020bb0
 8001c48:	20000570 	.word	0x20000570
 8001c4c:	20000524 	.word	0x20000524
 8001c50:	20000022 	.word	0x20000022

08001c54 <DiscoveryLoop_Demo>:
* NFCNFC
* \param   pDataParams      The discovery loop data parameters
* \note    This function will never return
*/
void DiscoveryLoop_Demo(void  *pDataParams)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
    phStatus_t    status, statustmp;
    uint16_t      wEntryPoint;
    phacDiscLoop_Profile_t bProfile = PHAC_DISCLOOP_PROFILE_UNKNOWN;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	737b      	strb	r3, [r7, #13]
    /* This call shall allocate secure context before calling any secure function,
     * when FreeRtos trust zone is enabled.
     * */
//    phOsal_ThreadSecureStack( 512 ); // FreeRTOS Trust Zone

    DEBUG_PRINTF("Entering Discovery Loop Demo...\r\n");
 8001c60:	4873      	ldr	r0, [pc, #460]	@ (8001e30 <DiscoveryLoop_Demo+0x1dc>)
 8001c62:	f01d f81f 	bl	801eca4 <puts>
 8001c66:	4b73      	ldr	r3, [pc, #460]	@ (8001e34 <DiscoveryLoop_Demo+0x1e0>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f01c fed3 	bl	801ea18 <fflush>

/* 1.profile, bProfileNFC ForumEMVCo, */
#ifdef ENABLE_DISC_CONFIG

#ifndef ENABLE_EMVCO_PROF
    bProfile = PHAC_DISCLOOP_PROFILE_NFC;
 8001c72:	2301      	movs	r3, #1
 8001c74:	737b      	strb	r3, [r7, #13]
#else
    bProfile = PHAC_DISCLOOP_PROFILE_EMVCO;
#endif
    /* Load selected profile for Discovery loop */
    LoadProfile(bProfile);
 8001c76:	7b7b      	ldrb	r3, [r7, #13]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f000 fbfd 	bl	8002478 <LoadProfile>
#endif /* ENABLE_DISC_CONFIG */

/* PN5180 */
#ifdef NXPBUILD__PHHAL_HW_TARGET	// HAL(PN5180)
    /* Initialize the setting for Listen Mode */
    status = phApp_HALConfigAutoColl();
 8001c7e:	f001 fc3d 	bl	80034fc <phApp_HALConfigAutoColl>
 8001c82:	4603      	mov	r3, r0
 8001c84:	817b      	strh	r3, [r7, #10]
    CHECK_STATUS(status);
 8001c86:	897b      	ldrh	r3, [r7, #10]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d00b      	beq.n	8001ca4 <DiscoveryLoop_Demo+0x50>
 8001c8c:	897b      	ldrh	r3, [r7, #10]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	21e3      	movs	r1, #227	@ 0xe3
 8001c92:	4869      	ldr	r0, [pc, #420]	@ (8001e38 <DiscoveryLoop_Demo+0x1e4>)
 8001c94:	f01c ff96 	bl	801ebc4 <iprintf>
 8001c98:	4b66      	ldr	r3, [pc, #408]	@ (8001e34 <DiscoveryLoop_Demo+0x1e0>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f01c feba 	bl	801ea18 <fflush>
#endif /* NXPBUILD__PHHAL_HW_TARGET */

    /* 2.14443A15693Get Poll Configuration */
    status = phacDiscLoop_GetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG, &bSavePollTechCfg);
 8001ca4:	4a65      	ldr	r2, [pc, #404]	@ (8001e3c <DiscoveryLoop_Demo+0x1e8>)
 8001ca6:	218c      	movs	r1, #140	@ 0x8c
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f006 fd63 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	817b      	strh	r3, [r7, #10]
    CHECK_STATUS(status);
 8001cb2:	897b      	ldrh	r3, [r7, #10]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d00b      	beq.n	8001cd0 <DiscoveryLoop_Demo+0x7c>
 8001cb8:	897b      	ldrh	r3, [r7, #10]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	21e8      	movs	r1, #232	@ 0xe8
 8001cbe:	485e      	ldr	r0, [pc, #376]	@ (8001e38 <DiscoveryLoop_Demo+0x1e4>)
 8001cc0:	f01c ff80 	bl	801ebc4 <iprintf>
 8001cc4:	4b5b      	ldr	r3, [pc, #364]	@ (8001e34 <DiscoveryLoop_Demo+0x1e0>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f01c fea4 	bl	801ea18 <fflush>

    /* 3. Start in poll mode */
    wEntryPoint = PHAC_DISCLOOP_ENTRY_POINT_POLL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	81fb      	strh	r3, [r7, #14]
    status = PHAC_DISCLOOP_LPCD_NO_TECH_DETECTED;
 8001cd4:	2386      	movs	r3, #134	@ 0x86
 8001cd6:	817b      	strh	r3, [r7, #10]

    /* 4. Switch off RF field */
    statustmp = phhalHw_FieldOff(pHal);
 8001cd8:	4b59      	ldr	r3, [pc, #356]	@ (8001e40 <DiscoveryLoop_Demo+0x1ec>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f00c fac5 	bl	800e26c <phhalHw_Pn5180_FieldOff>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	813b      	strh	r3, [r7, #8]
    CHECK_STATUS(statustmp);
 8001ce6:	893b      	ldrh	r3, [r7, #8]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d00b      	beq.n	8001d04 <DiscoveryLoop_Demo+0xb0>
 8001cec:	893b      	ldrh	r3, [r7, #8]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	21f0      	movs	r1, #240	@ 0xf0
 8001cf2:	4851      	ldr	r0, [pc, #324]	@ (8001e38 <DiscoveryLoop_Demo+0x1e4>)
 8001cf4:	f01c ff66 	bl	801ebc4 <iprintf>
 8001cf8:	4b4e      	ldr	r3, [pc, #312]	@ (8001e34 <DiscoveryLoop_Demo+0x1e0>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f01c fe8a 	bl	801ea18 <fflush>

//1    TestRFField();

    while(1)
    {
    	DEBUG_PRINTF("Poll cycle start...\r\n");
 8001d04:	484f      	ldr	r0, [pc, #316]	@ (8001e44 <DiscoveryLoop_Demo+0x1f0>)
 8001d06:	f01c ffcd 	bl	801eca4 <puts>
 8001d0a:	4b4a      	ldr	r3, [pc, #296]	@ (8001e34 <DiscoveryLoop_Demo+0x1e0>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f01c fe81 	bl	801ea18 <fflush>

        /* removal
         * Before polling set Discovery Poll State to Detection , as later in the code it can be changed to e.g. PHAC_DISCLOOP_POLL_STATE_REMOVAL*/
        statustmp = phacDiscLoop_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE, PHAC_DISCLOOP_POLL_STATE_DETECTION);
 8001d16:	2201      	movs	r2, #1
 8001d18:	2184      	movs	r1, #132	@ 0x84
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f006 f8ac 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8001d20:	4603      	mov	r3, r0
 8001d22:	813b      	strh	r3, [r7, #8]
        CHECK_STATUS(statustmp);
 8001d24:	893b      	ldrh	r3, [r7, #8]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d00b      	beq.n	8001d42 <DiscoveryLoop_Demo+0xee>
 8001d2a:	893b      	ldrh	r3, [r7, #8]
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	21fc      	movs	r1, #252	@ 0xfc
 8001d30:	4841      	ldr	r0, [pc, #260]	@ (8001e38 <DiscoveryLoop_Demo+0x1e4>)
 8001d32:	f01c ff47 	bl	801ebc4 <iprintf>
 8001d36:	4b3f      	ldr	r3, [pc, #252]	@ (8001e34 <DiscoveryLoop_Demo+0x1e0>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f01c fe6b 	bl	801ea18 <fflush>
#endif /* PH_EXAMPLE1_LPCD_ENABLE*/

        /* 
         * Start discovery loop */
        /* PROGRAM BLOCK HERE at first, problem is solved */
        status = phacDiscLoop_Run(pDataParams, wEntryPoint);
 8001d42:	89fb      	ldrh	r3, [r7, #14]
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	4619      	mov	r1, r3
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f005 ffc3 	bl	8007cd4 <phacDiscLoop_Sw_Run>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	817b      	strh	r3, [r7, #10]
        /* 0x4080    0x4083, ? 0x408B */
        DEBUG_PRINTF("Discovery result: 0x%04X\r\n", status);
 8001d52:	897b      	ldrh	r3, [r7, #10]
 8001d54:	4619      	mov	r1, r3
 8001d56:	483c      	ldr	r0, [pc, #240]	@ (8001e48 <DiscoveryLoop_Demo+0x1f4>)
 8001d58:	f01c ff34 	bl	801ebc4 <iprintf>
 8001d5c:	4b35      	ldr	r3, [pc, #212]	@ (8001e34 <DiscoveryLoop_Demo+0x1e0>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f01c fe58 	bl	801ea18 <fflush>

        if(bProfile == PHAC_DISCLOOP_PROFILE_EMVCO)
 8001d68:	7b7b      	ldrb	r3, [r7, #13]
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d0ca      	beq.n	8001d04 <DiscoveryLoop_Demo+0xb0>

#endif /* ENABLE_EMVCO_PROF */
        }
        else
        {
            wEntryPoint = NFCForumProcess(wEntryPoint, status);
 8001d6e:	897a      	ldrh	r2, [r7, #10]
 8001d70:	89fb      	ldrh	r3, [r7, #14]
 8001d72:	4611      	mov	r1, r2
 8001d74:	4618      	mov	r0, r3
 8001d76:	f000 f86b 	bl	8001e50 <NFCForumProcess>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	81fb      	strh	r3, [r7, #14]

            /*  Set Poll Configuration */
            statustmp = phacDiscLoop_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG, bSavePollTechCfg);
 8001d7e:	4b2f      	ldr	r3, [pc, #188]	@ (8001e3c <DiscoveryLoop_Demo+0x1e8>)
 8001d80:	881b      	ldrh	r3, [r3, #0]
 8001d82:	461a      	mov	r2, r3
 8001d84:	218c      	movs	r1, #140	@ 0x8c
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f006 f876 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	813b      	strh	r3, [r7, #8]
            CHECK_STATUS(statustmp);
 8001d90:	893b      	ldrh	r3, [r7, #8]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00c      	beq.n	8001db0 <DiscoveryLoop_Demo+0x15c>
 8001d96:	893b      	ldrh	r3, [r7, #8]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	f44f 7193 	mov.w	r1, #294	@ 0x126
 8001d9e:	4826      	ldr	r0, [pc, #152]	@ (8001e38 <DiscoveryLoop_Demo+0x1e4>)
 8001da0:	f01c ff10 	bl	801ebc4 <iprintf>
 8001da4:	4b23      	ldr	r3, [pc, #140]	@ (8001e34 <DiscoveryLoop_Demo+0x1e0>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f01c fe34 	bl	801ea18 <fflush>

            /* RF Switch off RF field */
            statustmp = phhalHw_FieldOff(pHal);
 8001db0:	4b23      	ldr	r3, [pc, #140]	@ (8001e40 <DiscoveryLoop_Demo+0x1ec>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f00c fa59 	bl	800e26c <phhalHw_Pn5180_FieldOff>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	813b      	strh	r3, [r7, #8]
            CHECK_STATUS(statustmp);
 8001dbe:	893b      	ldrh	r3, [r7, #8]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d00c      	beq.n	8001dde <DiscoveryLoop_Demo+0x18a>
 8001dc4:	893b      	ldrh	r3, [r7, #8]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	f44f 7195 	mov.w	r1, #298	@ 0x12a
 8001dcc:	481a      	ldr	r0, [pc, #104]	@ (8001e38 <DiscoveryLoop_Demo+0x1e4>)
 8001dce:	f01c fef9 	bl	801ebc4 <iprintf>
 8001dd2:	4b18      	ldr	r3, [pc, #96]	@ (8001e34 <DiscoveryLoop_Demo+0x1e0>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f01c fe1d 	bl	801ea18 <fflush>

            /*  Wait for field-off time-out */
            statustmp = phhalHw_Wait(pHal, PHHAL_HW_TIME_MICROSECONDS, 5100);
 8001dde:	4b18      	ldr	r3, [pc, #96]	@ (8001e40 <DiscoveryLoop_Demo+0x1ec>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8001de6:	2100      	movs	r1, #0
 8001de8:	4618      	mov	r0, r3
 8001dea:	f00c fa63 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8001dee:	4603      	mov	r3, r0
 8001df0:	813b      	strh	r3, [r7, #8]
            CHECK_STATUS(statustmp);	// error
 8001df2:	893b      	ldrh	r3, [r7, #8]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d00c      	beq.n	8001e12 <DiscoveryLoop_Demo+0x1be>
 8001df8:	893b      	ldrh	r3, [r7, #8]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	f44f 7197 	mov.w	r1, #302	@ 0x12e
 8001e00:	480d      	ldr	r0, [pc, #52]	@ (8001e38 <DiscoveryLoop_Demo+0x1e4>)
 8001e02:	f01c fedf 	bl	801ebc4 <iprintf>
 8001e06:	4b0b      	ldr	r3, [pc, #44]	@ (8001e34 <DiscoveryLoop_Demo+0x1e0>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f01c fe03 	bl	801ea18 <fflush>

            DEBUG_PRINTF("Poll cycle complete, waiting...\r\n");  // 
 8001e12:	480e      	ldr	r0, [pc, #56]	@ (8001e4c <DiscoveryLoop_Demo+0x1f8>)
 8001e14:	f01c ff46 	bl	801eca4 <puts>
 8001e18:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <DiscoveryLoop_Demo+0x1e0>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f01c fdfa 	bl	801ea18 <fflush>
            HAL_Delay(1000);  // 1
 8001e24:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e28:	f017 f99e 	bl	8019168 <HAL_Delay>
    	DEBUG_PRINTF("Poll cycle start...\r\n");
 8001e2c:	e76a      	b.n	8001d04 <DiscoveryLoop_Demo+0xb0>
 8001e2e:	bf00      	nop
 8001e30:	08020be8 	.word	0x08020be8
 8001e34:	20000070 	.word	0x20000070
 8001e38:	08020b48 	.word	0x08020b48
 8001e3c:	20000528 	.word	0x20000528
 8001e40:	20000570 	.word	0x20000570
 8001e44:	08020c0c 	.word	0x08020c0c
 8001e48:	08020c24 	.word	0x08020c24
 8001e4c:	08020c40 	.word	0x08020c40

08001e50 <NFCForumProcess>:
 * 1.
 * 2.
 * 3.Poll  Listen
 */
uint16_t NFCForumProcess(uint16_t wEntryPoint, phStatus_t DiscLoopStatus)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	460a      	mov	r2, r1
 8001e5a:	80fb      	strh	r3, [r7, #6]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	80bb      	strh	r3, [r7, #4]
    phStatus_t    status;
    uint16_t      wTechDetected = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	823b      	strh	r3, [r7, #16]
    uint16_t      wNumberOfTags = 0;
 8001e64:	2300      	movs	r3, #0
 8001e66:	81fb      	strh	r3, [r7, #14]
    uint16_t      wValue;
    uint8_t       bIndex;
    uint16_t      wReturnEntryPoint;

    // POLL
    if(wEntryPoint == PHAC_DISCLOOP_ENTRY_POINT_POLL)
 8001e68:	88fb      	ldrh	r3, [r7, #6]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	f040 826e 	bne.w	800234c <NFCForumProcess+0x4fc>
    {
    	/* 1.POLL */
        if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_MULTI_TECH_DETECTED)
 8001e70:	88bb      	ldrh	r3, [r7, #4]
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	2b88      	cmp	r3, #136	@ 0x88
 8001e76:	f040 80c6 	bne.w	8002006 <NFCForumProcess+0x1b6>
        {
            DEBUG_PRINTF (" \n Multiple technology detected: \n");
 8001e7a:	489a      	ldr	r0, [pc, #616]	@ (80020e4 <NFCForumProcess+0x294>)
 8001e7c:	f01c ff12 	bl	801eca4 <puts>
 8001e80:	4b99      	ldr	r3, [pc, #612]	@ (80020e8 <NFCForumProcess+0x298>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f01c fdc6 	bl	801ea18 <fflush>

            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 8001e8c:	4b97      	ldr	r3, [pc, #604]	@ (80020ec <NFCForumProcess+0x29c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f107 0210 	add.w	r2, r7, #16
 8001e94:	2187      	movs	r1, #135	@ 0x87
 8001e96:	4618      	mov	r0, r3
 8001e98:	f006 fc6c 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8001ea0:	8afb      	ldrh	r3, [r7, #22]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d00c      	beq.n	8001ec0 <NFCForumProcess+0x70>
 8001ea6:	8afb      	ldrh	r3, [r7, #22]
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	f240 114d 	movw	r1, #333	@ 0x14d
 8001eae:	4890      	ldr	r0, [pc, #576]	@ (80020f0 <NFCForumProcess+0x2a0>)
 8001eb0:	f01c fe88 	bl	801ebc4 <iprintf>
 8001eb4:	4b8c      	ldr	r3, [pc, #560]	@ (80020e8 <NFCForumProcess+0x298>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f01c fdac 	bl	801ea18 <fflush>

            if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, PHAC_DISCLOOP_POS_BIT_MASK_A))
 8001ec0:	8a3b      	ldrh	r3, [r7, #16]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d008      	beq.n	8001edc <NFCForumProcess+0x8c>
            {
                DEBUG_PRINTF (" \tType A detected... \n");
 8001eca:	488a      	ldr	r0, [pc, #552]	@ (80020f4 <NFCForumProcess+0x2a4>)
 8001ecc:	f01c feea 	bl	801eca4 <puts>
 8001ed0:	4b85      	ldr	r3, [pc, #532]	@ (80020e8 <NFCForumProcess+0x298>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f01c fd9e 	bl	801ea18 <fflush>
            }
            if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, PHAC_DISCLOOP_POS_BIT_MASK_B))
 8001edc:	8a3b      	ldrh	r3, [r7, #16]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d008      	beq.n	8001ef8 <NFCForumProcess+0xa8>
            {
                DEBUG_PRINTF (" \tType B detected... \n");
 8001ee6:	4884      	ldr	r0, [pc, #528]	@ (80020f8 <NFCForumProcess+0x2a8>)
 8001ee8:	f01c fedc 	bl	801eca4 <puts>
 8001eec:	4b7e      	ldr	r3, [pc, #504]	@ (80020e8 <NFCForumProcess+0x298>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f01c fd90 	bl	801ea18 <fflush>
            }
            if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, PHAC_DISCLOOP_POS_BIT_MASK_F212))
 8001ef8:	8a3b      	ldrh	r3, [r7, #16]
 8001efa:	f003 0304 	and.w	r3, r3, #4
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d008      	beq.n	8001f14 <NFCForumProcess+0xc4>
            {
                DEBUG_PRINTF (" \tType F detected with baud rate 212... \n");
 8001f02:	487e      	ldr	r0, [pc, #504]	@ (80020fc <NFCForumProcess+0x2ac>)
 8001f04:	f01c fece 	bl	801eca4 <puts>
 8001f08:	4b77      	ldr	r3, [pc, #476]	@ (80020e8 <NFCForumProcess+0x298>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f01c fd82 	bl	801ea18 <fflush>
            }
            if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, PHAC_DISCLOOP_POS_BIT_MASK_F424))
 8001f14:	8a3b      	ldrh	r3, [r7, #16]
 8001f16:	f003 0308 	and.w	r3, r3, #8
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d008      	beq.n	8001f30 <NFCForumProcess+0xe0>
            {
                DEBUG_PRINTF (" \tType F detected with baud rate 424... \n");
 8001f1e:	4878      	ldr	r0, [pc, #480]	@ (8002100 <NFCForumProcess+0x2b0>)
 8001f20:	f01c fec0 	bl	801eca4 <puts>
 8001f24:	4b70      	ldr	r3, [pc, #448]	@ (80020e8 <NFCForumProcess+0x298>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f01c fd74 	bl	801ea18 <fflush>
            }
            if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, PHAC_DISCLOOP_POS_BIT_MASK_V))
 8001f30:	8a3b      	ldrh	r3, [r7, #16]
 8001f32:	f003 0310 	and.w	r3, r3, #16
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d008      	beq.n	8001f4c <NFCForumProcess+0xfc>
            {
                DEBUG_PRINTF(" \tType V / ISO 15693 / T5T detected... \n");
 8001f3a:	4872      	ldr	r0, [pc, #456]	@ (8002104 <NFCForumProcess+0x2b4>)
 8001f3c:	f01c feb2 	bl	801eca4 <puts>
 8001f40:	4b69      	ldr	r3, [pc, #420]	@ (80020e8 <NFCForumProcess+0x298>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f01c fd66 	bl	801ea18 <fflush>
            }

            /* Select 1st Detected Technology to Resolve*/
            for(bIndex = 0; bIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bIndex++)
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	757b      	strb	r3, [r7, #21]
 8001f50:	e029      	b.n	8001fa6 <NFCForumProcess+0x156>
            {
                if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, (1 << bIndex)))
 8001f52:	8a3b      	ldrh	r3, [r7, #16]
 8001f54:	461a      	mov	r2, r3
 8001f56:	7d7b      	ldrb	r3, [r7, #21]
 8001f58:	fa42 f303 	asr.w	r3, r2, r3
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d01d      	beq.n	8001fa0 <NFCForumProcess+0x150>
                {
                    /* Configure for one of the detected technology */
                    status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG, (1 << bIndex));
 8001f64:	4b61      	ldr	r3, [pc, #388]	@ (80020ec <NFCForumProcess+0x29c>)
 8001f66:	6818      	ldr	r0, [r3, #0]
 8001f68:	7d7b      	ldrb	r3, [r7, #21]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	461a      	mov	r2, r3
 8001f74:	218c      	movs	r1, #140	@ 0x8c
 8001f76:	f005 ff7f 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	82fb      	strh	r3, [r7, #22]
                    CHECK_STATUS(status);
 8001f7e:	8afb      	ldrh	r3, [r7, #22]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d014      	beq.n	8001fae <NFCForumProcess+0x15e>
 8001f84:	8afb      	ldrh	r3, [r7, #22]
 8001f86:	461a      	mov	r2, r3
 8001f88:	f240 116b 	movw	r1, #363	@ 0x16b
 8001f8c:	4858      	ldr	r0, [pc, #352]	@ (80020f0 <NFCForumProcess+0x2a0>)
 8001f8e:	f01c fe19 	bl	801ebc4 <iprintf>
 8001f92:	4b55      	ldr	r3, [pc, #340]	@ (80020e8 <NFCForumProcess+0x298>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f01c fd3d 	bl	801ea18 <fflush>
                    break;
 8001f9e:	e006      	b.n	8001fae <NFCForumProcess+0x15e>
            for(bIndex = 0; bIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bIndex++)
 8001fa0:	7d7b      	ldrb	r3, [r7, #21]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	757b      	strb	r3, [r7, #21]
 8001fa6:	7d7b      	ldrb	r3, [r7, #21]
 8001fa8:	2b05      	cmp	r3, #5
 8001faa:	d9d2      	bls.n	8001f52 <NFCForumProcess+0x102>
 8001fac:	e000      	b.n	8001fb0 <NFCForumProcess+0x160>
                    break;
 8001fae:	bf00      	nop
                }
            }

            /* Print the technology resolved */
            phApp_PrintTech((1 << bIndex));
 8001fb0:	7d7b      	ldrb	r3, [r7, #21]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f000 ff20 	bl	8002e00 <phApp_PrintTech>

            /* Set Discovery Poll State to collision resolution */
            status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE, PHAC_DISCLOOP_POLL_STATE_COLLISION_RESOLUTION);
 8001fc0:	4b4a      	ldr	r3, [pc, #296]	@ (80020ec <NFCForumProcess+0x29c>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	2202      	movs	r2, #2
 8001fc6:	2184      	movs	r1, #132	@ 0x84
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f005 ff55 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8001fd2:	8afb      	ldrh	r3, [r7, #22]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d00c      	beq.n	8001ff2 <NFCForumProcess+0x1a2>
 8001fd8:	8afb      	ldrh	r3, [r7, #22]
 8001fda:	461a      	mov	r2, r3
 8001fdc:	f240 1175 	movw	r1, #373	@ 0x175
 8001fe0:	4843      	ldr	r0, [pc, #268]	@ (80020f0 <NFCForumProcess+0x2a0>)
 8001fe2:	f01c fdef 	bl	801ebc4 <iprintf>
 8001fe6:	4b40      	ldr	r3, [pc, #256]	@ (80020e8 <NFCForumProcess+0x298>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f01c fd13 	bl	801ea18 <fflush>

            /* Restart discovery loop in poll mode from collision resolution phase */
            DiscLoopStatus = phacDiscLoop_Run(pDiscLoop, wEntryPoint);
 8001ff2:	4b3e      	ldr	r3, [pc, #248]	@ (80020ec <NFCForumProcess+0x29c>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	88fa      	ldrh	r2, [r7, #6]
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	4611      	mov	r1, r2
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f005 fe69 	bl	8007cd4 <phacDiscLoop_Sw_Run>
 8002002:	4603      	mov	r3, r0
 8002004:	80bb      	strh	r3, [r7, #4]
        }

        /* 2. tag */
        if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_MULTI_DEVICES_RESOLVED)
 8002006:	88bb      	ldrh	r3, [r7, #4]
 8002008:	b2db      	uxtb	r3, r3
 800200a:	2b8a      	cmp	r3, #138	@ 0x8a
 800200c:	f040 80b5 	bne.w	800217a <NFCForumProcess+0x32a>
        {
            /* Get Detected Technology Type */
            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 8002010:	4b36      	ldr	r3, [pc, #216]	@ (80020ec <NFCForumProcess+0x29c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f107 0210 	add.w	r2, r7, #16
 8002018:	2187      	movs	r1, #135	@ 0x87
 800201a:	4618      	mov	r0, r3
 800201c:	f006 fbaa 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 8002020:	4603      	mov	r3, r0
 8002022:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8002024:	8afb      	ldrh	r3, [r7, #22]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00c      	beq.n	8002044 <NFCForumProcess+0x1f4>
 800202a:	8afb      	ldrh	r3, [r7, #22]
 800202c:	461a      	mov	r2, r3
 800202e:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8002032:	482f      	ldr	r0, [pc, #188]	@ (80020f0 <NFCForumProcess+0x2a0>)
 8002034:	f01c fdc6 	bl	801ebc4 <iprintf>
 8002038:	4b2b      	ldr	r3, [pc, #172]	@ (80020e8 <NFCForumProcess+0x298>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	4618      	mov	r0, r3
 8002040:	f01c fcea 	bl	801ea18 <fflush>

            /* Get number of tags detected */
            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_NR_TAGS_FOUND, &wNumberOfTags);
 8002044:	4b29      	ldr	r3, [pc, #164]	@ (80020ec <NFCForumProcess+0x29c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f107 020e 	add.w	r2, r7, #14
 800204c:	2181      	movs	r1, #129	@ 0x81
 800204e:	4618      	mov	r0, r3
 8002050:	f006 fb90 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 8002054:	4603      	mov	r3, r0
 8002056:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8002058:	8afb      	ldrh	r3, [r7, #22]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00c      	beq.n	8002078 <NFCForumProcess+0x228>
 800205e:	8afb      	ldrh	r3, [r7, #22]
 8002060:	461a      	mov	r2, r3
 8002062:	f44f 71c2 	mov.w	r1, #388	@ 0x184
 8002066:	4822      	ldr	r0, [pc, #136]	@ (80020f0 <NFCForumProcess+0x2a0>)
 8002068:	f01c fdac 	bl	801ebc4 <iprintf>
 800206c:	4b1e      	ldr	r3, [pc, #120]	@ (80020e8 <NFCForumProcess+0x298>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	4618      	mov	r0, r3
 8002074:	f01c fcd0 	bl	801ea18 <fflush>

            DEBUG_PRINTF (" \n Multiple cards resolved: %d cards \n",wNumberOfTags);
 8002078:	89fb      	ldrh	r3, [r7, #14]
 800207a:	4619      	mov	r1, r3
 800207c:	4822      	ldr	r0, [pc, #136]	@ (8002108 <NFCForumProcess+0x2b8>)
 800207e:	f01c fda1 	bl	801ebc4 <iprintf>
 8002082:	4b19      	ldr	r3, [pc, #100]	@ (80020e8 <NFCForumProcess+0x298>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	4618      	mov	r0, r3
 800208a:	f01c fcc5 	bl	801ea18 <fflush>
            phApp_PrintTagInfo(pDiscLoop, wNumberOfTags, wTechDetected);
 800208e:	4b17      	ldr	r3, [pc, #92]	@ (80020ec <NFCForumProcess+0x29c>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	89f9      	ldrh	r1, [r7, #14]
 8002094:	8a3a      	ldrh	r2, [r7, #16]
 8002096:	4618      	mov	r0, r3
 8002098:	f000 ff4a 	bl	8002f30 <phApp_PrintTagInfo>

            if(wNumberOfTags > 1)
 800209c:	89fb      	ldrh	r3, [r7, #14]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	f240 8151 	bls.w	8002346 <NFCForumProcess+0x4f6>
            {
                /* Get 1st Detected Technology and Activate device at index 0 */
                for(bIndex = 0; bIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bIndex++)
 80020a4:	2300      	movs	r3, #0
 80020a6:	757b      	strb	r3, [r7, #21]
 80020a8:	e035      	b.n	8002116 <NFCForumProcess+0x2c6>
                {
                    if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, (1 << bIndex)))
 80020aa:	8a3b      	ldrh	r3, [r7, #16]
 80020ac:	461a      	mov	r2, r3
 80020ae:	7d7b      	ldrb	r3, [r7, #21]
 80020b0:	fa42 f303 	asr.w	r3, r2, r3
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d029      	beq.n	8002110 <NFCForumProcess+0x2c0>
                    {
                        DEBUG_PRINTF("\t Activating one card...\n");
 80020bc:	4813      	ldr	r0, [pc, #76]	@ (800210c <NFCForumProcess+0x2bc>)
 80020be:	f01c fdf1 	bl	801eca4 <puts>
 80020c2:	4b09      	ldr	r3, [pc, #36]	@ (80020e8 <NFCForumProcess+0x298>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f01c fca5 	bl	801ea18 <fflush>
                        status = phacDiscLoop_ActivateCard(pDiscLoop, bIndex, 0);
 80020ce:	4b07      	ldr	r3, [pc, #28]	@ (80020ec <NFCForumProcess+0x29c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	7d79      	ldrb	r1, [r7, #21]
 80020d4:	2200      	movs	r2, #0
 80020d6:	4618      	mov	r0, r3
 80020d8:	f006 fe08 	bl	8008cec <phacDiscLoop_Sw_ActivateCard>
 80020dc:	4603      	mov	r3, r0
 80020de:	82fb      	strh	r3, [r7, #22]
                        break;
 80020e0:	e01c      	b.n	800211c <NFCForumProcess+0x2cc>
 80020e2:	bf00      	nop
 80020e4:	08020c64 	.word	0x08020c64
 80020e8:	20000070 	.word	0x20000070
 80020ec:	20000524 	.word	0x20000524
 80020f0:	08020b48 	.word	0x08020b48
 80020f4:	08020c88 	.word	0x08020c88
 80020f8:	08020ca0 	.word	0x08020ca0
 80020fc:	08020cb8 	.word	0x08020cb8
 8002100:	08020ce4 	.word	0x08020ce4
 8002104:	08020d10 	.word	0x08020d10
 8002108:	08020d38 	.word	0x08020d38
 800210c:	08020d60 	.word	0x08020d60
                for(bIndex = 0; bIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bIndex++)
 8002110:	7d7b      	ldrb	r3, [r7, #21]
 8002112:	3301      	adds	r3, #1
 8002114:	757b      	strb	r3, [r7, #21]
 8002116:	7d7b      	ldrb	r3, [r7, #21]
 8002118:	2b05      	cmp	r3, #5
 800211a:	d9c6      	bls.n	80020aa <NFCForumProcess+0x25a>
                    }
                }

                if(((status & PH_ERR_MASK) == PHAC_DISCLOOP_DEVICE_ACTIVATED) ||
 800211c:	8afb      	ldrh	r3, [r7, #22]
 800211e:	b2db      	uxtb	r3, r3
 8002120:	2b8b      	cmp	r3, #139	@ 0x8b
 8002122:	d008      	beq.n	8002136 <NFCForumProcess+0x2e6>
                        ((status & PH_ERR_MASK) == PHAC_DISCLOOP_PASSIVE_TARGET_ACTIVATED) ||
 8002124:	8afb      	ldrh	r3, [r7, #22]
 8002126:	b2db      	uxtb	r3, r3
                if(((status & PH_ERR_MASK) == PHAC_DISCLOOP_DEVICE_ACTIVATED) ||
 8002128:	2b8d      	cmp	r3, #141	@ 0x8d
 800212a:	d004      	beq.n	8002136 <NFCForumProcess+0x2e6>
                        ((status & PH_ERR_MASK) == PHAC_DISCLOOP_MERGED_SEL_RES_FOUND))
 800212c:	8afb      	ldrh	r3, [r7, #22]
 800212e:	b2db      	uxtb	r3, r3
                        ((status & PH_ERR_MASK) == PHAC_DISCLOOP_PASSIVE_TARGET_ACTIVATED) ||
 8002130:	2b8e      	cmp	r3, #142	@ 0x8e
 8002132:	f040 8108 	bne.w	8002346 <NFCForumProcess+0x4f6>
                {
                    /* Get Detected Technology Type */
                    status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 8002136:	4ba7      	ldr	r3, [pc, #668]	@ (80023d4 <NFCForumProcess+0x584>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f107 0210 	add.w	r2, r7, #16
 800213e:	2187      	movs	r1, #135	@ 0x87
 8002140:	4618      	mov	r0, r3
 8002142:	f006 fb17 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 8002146:	4603      	mov	r3, r0
 8002148:	82fb      	strh	r3, [r7, #22]
                    CHECK_STATUS(status);
 800214a:	8afb      	ldrh	r3, [r7, #22]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d00c      	beq.n	800216a <NFCForumProcess+0x31a>
 8002150:	8afb      	ldrh	r3, [r7, #22]
 8002152:	461a      	mov	r2, r3
 8002154:	f44f 71ce 	mov.w	r1, #412	@ 0x19c
 8002158:	489f      	ldr	r0, [pc, #636]	@ (80023d8 <NFCForumProcess+0x588>)
 800215a:	f01c fd33 	bl	801ebc4 <iprintf>
 800215e:	4b9f      	ldr	r3, [pc, #636]	@ (80023dc <NFCForumProcess+0x58c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	4618      	mov	r0, r3
 8002166:	f01c fc57 	bl	801ea18 <fflush>

                    phApp_PrintTagInfo(pDiscLoop, 0x01, wTechDetected);
 800216a:	4b9a      	ldr	r3, [pc, #616]	@ (80023d4 <NFCForumProcess+0x584>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	8a3a      	ldrh	r2, [r7, #16]
 8002170:	2101      	movs	r1, #1
 8002172:	4618      	mov	r0, r3
 8002174:	f000 fedc 	bl	8002f30 <phApp_PrintTagInfo>
 8002178:	e0e5      	b.n	8002346 <NFCForumProcess+0x4f6>
                    PRINT_INFO("\t\tCard activation failed...\n");
                }
            }
            /* Switch to LISTEN mode after POLL mode */
        }
        else if (((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_NO_TECH_DETECTED) ||
 800217a:	88bb      	ldrh	r3, [r7, #4]
 800217c:	b2db      	uxtb	r3, r3
 800217e:	2b84      	cmp	r3, #132	@ 0x84
 8002180:	f000 80e1 	beq.w	8002346 <NFCForumProcess+0x4f6>
                ((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_NO_DEVICE_RESOLVED))
 8002184:	88bb      	ldrh	r3, [r7, #4]
 8002186:	b2db      	uxtb	r3, r3
        else if (((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_NO_TECH_DETECTED) ||
 8002188:	2b85      	cmp	r3, #133	@ 0x85
 800218a:	f000 80dc 	beq.w	8002346 <NFCForumProcess+0x4f6>
        {
            /* Switch to LISTEN mode after POLL mode */
        }
        else if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_EXTERNAL_RFON)
 800218e:	88bb      	ldrh	r3, [r7, #4]
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b82      	cmp	r3, #130	@ 0x82
 8002194:	f000 80d7 	beq.w	8002346 <NFCForumProcess+0x4f6>
            /*
             * If external RF is detected during POLL, return back so that the application
             * can restart the loop in LISTEN mode
             */
        }
        else if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_MERGED_SEL_RES_FOUND)
 8002198:	88bb      	ldrh	r3, [r7, #4]
 800219a:	b2db      	uxtb	r3, r3
 800219c:	2b8e      	cmp	r3, #142	@ 0x8e
 800219e:	d12a      	bne.n	80021f6 <NFCForumProcess+0x3a6>
        {
            DEBUG_PRINTF (" \n Device having T4T and NFC-DEP support detected... \n");
 80021a0:	488f      	ldr	r0, [pc, #572]	@ (80023e0 <NFCForumProcess+0x590>)
 80021a2:	f01c fd7f 	bl	801eca4 <puts>
 80021a6:	4b8d      	ldr	r3, [pc, #564]	@ (80023dc <NFCForumProcess+0x58c>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f01c fc33 	bl	801ea18 <fflush>

            /* Get Detected Technology Type */
            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 80021b2:	4b88      	ldr	r3, [pc, #544]	@ (80023d4 <NFCForumProcess+0x584>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f107 0210 	add.w	r2, r7, #16
 80021ba:	2187      	movs	r1, #135	@ 0x87
 80021bc:	4618      	mov	r0, r3
 80021be:	f006 fad9 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 80021c2:	4603      	mov	r3, r0
 80021c4:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 80021c6:	8afb      	ldrh	r3, [r7, #22]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00c      	beq.n	80021e6 <NFCForumProcess+0x396>
 80021cc:	8afb      	ldrh	r3, [r7, #22]
 80021ce:	461a      	mov	r2, r3
 80021d0:	f240 11b9 	movw	r1, #441	@ 0x1b9
 80021d4:	4880      	ldr	r0, [pc, #512]	@ (80023d8 <NFCForumProcess+0x588>)
 80021d6:	f01c fcf5 	bl	801ebc4 <iprintf>
 80021da:	4b80      	ldr	r3, [pc, #512]	@ (80023dc <NFCForumProcess+0x58c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f01c fc19 	bl	801ea18 <fflush>

            phApp_PrintTagInfo(pDiscLoop, 1, wTechDetected);
 80021e6:	4b7b      	ldr	r3, [pc, #492]	@ (80023d4 <NFCForumProcess+0x584>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	8a3a      	ldrh	r2, [r7, #16]
 80021ec:	2101      	movs	r1, #1
 80021ee:	4618      	mov	r0, r3
 80021f0:	f000 fe9e 	bl	8002f30 <phApp_PrintTagInfo>
 80021f4:	e0a7      	b.n	8002346 <NFCForumProcess+0x4f6>

        /* Switch to LISTEN mode after POLL mode */
        }
        else if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_DEVICE_ACTIVATED)
 80021f6:	88bb      	ldrh	r3, [r7, #4]
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b8b      	cmp	r3, #139	@ 0x8b
 80021fc:	d144      	bne.n	8002288 <NFCForumProcess+0x438>
        {
            DEBUG_PRINTF (" \n Card detected and activated successfully... \n");
 80021fe:	4879      	ldr	r0, [pc, #484]	@ (80023e4 <NFCForumProcess+0x594>)
 8002200:	f01c fd50 	bl	801eca4 <puts>
 8002204:	4b75      	ldr	r3, [pc, #468]	@ (80023dc <NFCForumProcess+0x58c>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	4618      	mov	r0, r3
 800220c:	f01c fc04 	bl	801ea18 <fflush>
            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_NR_TAGS_FOUND, &wNumberOfTags);
 8002210:	4b70      	ldr	r3, [pc, #448]	@ (80023d4 <NFCForumProcess+0x584>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f107 020e 	add.w	r2, r7, #14
 8002218:	2181      	movs	r1, #129	@ 0x81
 800221a:	4618      	mov	r0, r3
 800221c:	f006 faaa 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 8002220:	4603      	mov	r3, r0
 8002222:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8002224:	8afb      	ldrh	r3, [r7, #22]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00c      	beq.n	8002244 <NFCForumProcess+0x3f4>
 800222a:	8afb      	ldrh	r3, [r7, #22]
 800222c:	461a      	mov	r2, r3
 800222e:	f240 11c3 	movw	r1, #451	@ 0x1c3
 8002232:	4869      	ldr	r0, [pc, #420]	@ (80023d8 <NFCForumProcess+0x588>)
 8002234:	f01c fcc6 	bl	801ebc4 <iprintf>
 8002238:	4b68      	ldr	r3, [pc, #416]	@ (80023dc <NFCForumProcess+0x58c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	4618      	mov	r0, r3
 8002240:	f01c fbea 	bl	801ea18 <fflush>

            /* Get Detected Technology Type */
            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 8002244:	4b63      	ldr	r3, [pc, #396]	@ (80023d4 <NFCForumProcess+0x584>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f107 0210 	add.w	r2, r7, #16
 800224c:	2187      	movs	r1, #135	@ 0x87
 800224e:	4618      	mov	r0, r3
 8002250:	f006 fa90 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 8002254:	4603      	mov	r3, r0
 8002256:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8002258:	8afb      	ldrh	r3, [r7, #22]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d00c      	beq.n	8002278 <NFCForumProcess+0x428>
 800225e:	8afb      	ldrh	r3, [r7, #22]
 8002260:	461a      	mov	r2, r3
 8002262:	f240 11c7 	movw	r1, #455	@ 0x1c7
 8002266:	485c      	ldr	r0, [pc, #368]	@ (80023d8 <NFCForumProcess+0x588>)
 8002268:	f01c fcac 	bl	801ebc4 <iprintf>
 800226c:	4b5b      	ldr	r3, [pc, #364]	@ (80023dc <NFCForumProcess+0x58c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	4618      	mov	r0, r3
 8002274:	f01c fbd0 	bl	801ea18 <fflush>

            phApp_PrintTagInfo(pDiscLoop, wNumberOfTags, wTechDetected);
 8002278:	4b56      	ldr	r3, [pc, #344]	@ (80023d4 <NFCForumProcess+0x584>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	89f9      	ldrh	r1, [r7, #14]
 800227e:	8a3a      	ldrh	r2, [r7, #16]
 8002280:	4618      	mov	r0, r3
 8002282:	f000 fe55 	bl	8002f30 <phApp_PrintTagInfo>
 8002286:	e05e      	b.n	8002346 <NFCForumProcess+0x4f6>

            /* Switch to LISTEN mode after POLL mode */
        }
        else if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_ACTIVE_TARGET_ACTIVATED)
 8002288:	88bb      	ldrh	r3, [r7, #4]
 800228a:	b2db      	uxtb	r3, r3
 800228c:	2b8c      	cmp	r3, #140	@ 0x8c
 800228e:	d109      	bne.n	80022a4 <NFCForumProcess+0x454>
        {
            DEBUG_PRINTF (" \n Active target detected... \n");
 8002290:	4855      	ldr	r0, [pc, #340]	@ (80023e8 <NFCForumProcess+0x598>)
 8002292:	f01c fd07 	bl	801eca4 <puts>
 8002296:	4b51      	ldr	r3, [pc, #324]	@ (80023dc <NFCForumProcess+0x58c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	4618      	mov	r0, r3
 800229e:	f01c fbbb 	bl	801ea18 <fflush>
 80022a2:	e050      	b.n	8002346 <NFCForumProcess+0x4f6>

            /* Switch to LISTEN mode after POLL mode */
        }
        else if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_PASSIVE_TARGET_ACTIVATED)
 80022a4:	88bb      	ldrh	r3, [r7, #4]
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	2b8d      	cmp	r3, #141	@ 0x8d
 80022aa:	d12a      	bne.n	8002302 <NFCForumProcess+0x4b2>
        {
            DEBUG_PRINTF (" \n Passive target detected... \n");
 80022ac:	484f      	ldr	r0, [pc, #316]	@ (80023ec <NFCForumProcess+0x59c>)
 80022ae:	f01c fcf9 	bl	801eca4 <puts>
 80022b2:	4b4a      	ldr	r3, [pc, #296]	@ (80023dc <NFCForumProcess+0x58c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f01c fbad 	bl	801ea18 <fflush>

            /* Get Detected Technology Type */
            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 80022be:	4b45      	ldr	r3, [pc, #276]	@ (80023d4 <NFCForumProcess+0x584>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f107 0210 	add.w	r2, r7, #16
 80022c6:	2187      	movs	r1, #135	@ 0x87
 80022c8:	4618      	mov	r0, r3
 80022ca:	f006 fa53 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 80022ce:	4603      	mov	r3, r0
 80022d0:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 80022d2:	8afb      	ldrh	r3, [r7, #22]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d00c      	beq.n	80022f2 <NFCForumProcess+0x4a2>
 80022d8:	8afb      	ldrh	r3, [r7, #22]
 80022da:	461a      	mov	r2, r3
 80022dc:	f240 11d9 	movw	r1, #473	@ 0x1d9
 80022e0:	483d      	ldr	r0, [pc, #244]	@ (80023d8 <NFCForumProcess+0x588>)
 80022e2:	f01c fc6f 	bl	801ebc4 <iprintf>
 80022e6:	4b3d      	ldr	r3, [pc, #244]	@ (80023dc <NFCForumProcess+0x58c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f01c fb93 	bl	801ea18 <fflush>

            phApp_PrintTagInfo(pDiscLoop, 1, wTechDetected);
 80022f2:	4b38      	ldr	r3, [pc, #224]	@ (80023d4 <NFCForumProcess+0x584>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	8a3a      	ldrh	r2, [r7, #16]
 80022f8:	2101      	movs	r1, #1
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 fe18 	bl	8002f30 <phApp_PrintTagInfo>
 8002300:	e021      	b.n	8002346 <NFCForumProcess+0x4f6>

            /* Switch to LISTEN mode after POLL mode */
        }
        else if ((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_LPCD_NO_TECH_DETECTED)
 8002302:	88bb      	ldrh	r3, [r7, #4]
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b86      	cmp	r3, #134	@ 0x86
 8002308:	d01d      	beq.n	8002346 <NFCForumProcess+0x4f6>
        {
            /* LPCD is succeed but no tag is detected. */
        }
        else
        {
            if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_FAILURE)
 800230a:	88bb      	ldrh	r3, [r7, #4]
 800230c:	b2db      	uxtb	r3, r3
 800230e:	2b80      	cmp	r3, #128	@ 0x80
 8002310:	d119      	bne.n	8002346 <NFCForumProcess+0x4f6>
            {
                status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ADDITIONAL_INFO, &wValue);
 8002312:	4b30      	ldr	r3, [pc, #192]	@ (80023d4 <NFCForumProcess+0x584>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f107 020c 	add.w	r2, r7, #12
 800231a:	2185      	movs	r1, #133	@ 0x85
 800231c:	4618      	mov	r0, r3
 800231e:	f006 fa29 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 8002322:	4603      	mov	r3, r0
 8002324:	82fb      	strh	r3, [r7, #22]
                CHECK_STATUS(status);
 8002326:	8afb      	ldrh	r3, [r7, #22]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d00c      	beq.n	8002346 <NFCForumProcess+0x4f6>
 800232c:	8afb      	ldrh	r3, [r7, #22]
 800232e:	461a      	mov	r2, r3
 8002330:	f44f 71f4 	mov.w	r1, #488	@ 0x1e8
 8002334:	4828      	ldr	r0, [pc, #160]	@ (80023d8 <NFCForumProcess+0x588>)
 8002336:	f01c fc45 	bl	801ebc4 <iprintf>
 800233a:	4b28      	ldr	r3, [pc, #160]	@ (80023dc <NFCForumProcess+0x58c>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	4618      	mov	r0, r3
 8002342:	f01c fb69 	bl	801ea18 <fflush>
                DEBUG_ERROR_PRINT(PrintErrorInfo(status));
            }
        }

        /* Update the Entry point to LISTEN mode. */
        wReturnEntryPoint = PHAC_DISCLOOP_ENTRY_POINT_LISTEN;
 8002346:	2301      	movs	r3, #1
 8002348:	827b      	strh	r3, [r7, #18]
 800234a:	e088      	b.n	800245e <NFCForumProcess+0x60e>

    }
    else
    {
        if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_EXTERNAL_RFOFF)
 800234c:	88bb      	ldrh	r3, [r7, #4]
 800234e:	b2db      	uxtb	r3, r3
 8002350:	2b83      	cmp	r3, #131	@ 0x83
 8002352:	d152      	bne.n	80023fa <NFCForumProcess+0x5aa>
            /*
             * Enters here if in the target/card mode and external RF is not available
             * Wait for LISTEN timeout till an external RF is detected.
             * Application may choose to go into standby at this point.
             */
            status = phhalHw_EventConsume(pHal);
 8002354:	4b26      	ldr	r3, [pc, #152]	@ (80023f0 <NFCForumProcess+0x5a0>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4618      	mov	r0, r3
 800235a:	f00e fe47 	bl	8010fec <phhalHw_Pn5180_EventConsume>
 800235e:	4603      	mov	r3, r0
 8002360:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8002362:	8afb      	ldrh	r3, [r7, #22]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d00c      	beq.n	8002382 <NFCForumProcess+0x532>
 8002368:	8afb      	ldrh	r3, [r7, #22]
 800236a:	461a      	mov	r2, r3
 800236c:	f240 11ff 	movw	r1, #511	@ 0x1ff
 8002370:	4819      	ldr	r0, [pc, #100]	@ (80023d8 <NFCForumProcess+0x588>)
 8002372:	f01c fc27 	bl	801ebc4 <iprintf>
 8002376:	4b19      	ldr	r3, [pc, #100]	@ (80023dc <NFCForumProcess+0x58c>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	4618      	mov	r0, r3
 800237e:	f01c fb4b 	bl	801ea18 <fflush>

            status = phhalHw_SetConfig(pHal, PHHAL_HW_CONFIG_RFON_INTERRUPT, PH_ON);
 8002382:	4b1b      	ldr	r3, [pc, #108]	@ (80023f0 <NFCForumProcess+0x5a0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2201      	movs	r2, #1
 8002388:	2157      	movs	r1, #87	@ 0x57
 800238a:	4618      	mov	r0, r3
 800238c:	f00c f84c 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8002390:	4603      	mov	r3, r0
 8002392:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8002394:	8afb      	ldrh	r3, [r7, #22]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d00c      	beq.n	80023b4 <NFCForumProcess+0x564>
 800239a:	8afb      	ldrh	r3, [r7, #22]
 800239c:	461a      	mov	r2, r3
 800239e:	f240 2102 	movw	r1, #514	@ 0x202
 80023a2:	480d      	ldr	r0, [pc, #52]	@ (80023d8 <NFCForumProcess+0x588>)
 80023a4:	f01c fc0e 	bl	801ebc4 <iprintf>
 80023a8:	4b0c      	ldr	r3, [pc, #48]	@ (80023dc <NFCForumProcess+0x58c>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f01c fb32 	bl	801ea18 <fflush>

            status = phhalHw_EventWait(pHal, LISTEN_PHASE_TIME_MS);
 80023b4:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <NFCForumProcess+0x5a0>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80023bc:	4618      	mov	r0, r3
 80023be:	f00e fe01 	bl	8010fc4 <phhalHw_Pn5180_EventWait>
 80023c2:	4603      	mov	r3, r0
 80023c4:	82fb      	strh	r3, [r7, #22]
            if((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT)
 80023c6:	8afb      	ldrh	r3, [r7, #22]
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d112      	bne.n	80023f4 <NFCForumProcess+0x5a4>
            {
                wReturnEntryPoint = PHAC_DISCLOOP_ENTRY_POINT_POLL;
 80023ce:	2300      	movs	r3, #0
 80023d0:	827b      	strh	r3, [r7, #18]
 80023d2:	e044      	b.n	800245e <NFCForumProcess+0x60e>
 80023d4:	20000524 	.word	0x20000524
 80023d8:	08020b48 	.word	0x08020b48
 80023dc:	20000070 	.word	0x20000070
 80023e0:	08020d7c 	.word	0x08020d7c
 80023e4:	08020db4 	.word	0x08020db4
 80023e8:	08020de4 	.word	0x08020de4
 80023ec:	08020e04 	.word	0x08020e04
 80023f0:	20000570 	.word	0x20000570
            }
            else
            {
                wReturnEntryPoint = PHAC_DISCLOOP_ENTRY_POINT_LISTEN;
 80023f4:	2301      	movs	r3, #1
 80023f6:	827b      	strh	r3, [r7, #18]
 80023f8:	e031      	b.n	800245e <NFCForumProcess+0x60e>
            }
        }
        else
        {
            if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_ACTIVATED_BY_PEER)
 80023fa:	88bb      	ldrh	r3, [r7, #4]
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b8f      	cmp	r3, #143	@ 0x8f
 8002400:	d109      	bne.n	8002416 <NFCForumProcess+0x5c6>
            {
                DEBUG_PRINTF (" \n Device activated in listen mode... \n");
 8002402:	4819      	ldr	r0, [pc, #100]	@ (8002468 <NFCForumProcess+0x618>)
 8002404:	f01c fc4e 	bl	801eca4 <puts>
 8002408:	4b18      	ldr	r3, [pc, #96]	@ (800246c <NFCForumProcess+0x61c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	4618      	mov	r0, r3
 8002410:	f01c fb02 	bl	801ea18 <fflush>
 8002414:	e021      	b.n	800245a <NFCForumProcess+0x60a>
            }
            else if ((DiscLoopStatus & PH_ERR_MASK) == PH_ERR_INVALID_PARAMETER)
 8002416:	88bb      	ldrh	r3, [r7, #4]
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b21      	cmp	r3, #33	@ 0x21
 800241c:	d01d      	beq.n	800245a <NFCForumProcess+0x60a>
                /* In case of Front end used is RC663, then listen mode is not supported.
                 * Switch from listen mode to poll mode. */
            }
            else
            {
                if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_FAILURE)
 800241e:	88bb      	ldrh	r3, [r7, #4]
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2b80      	cmp	r3, #128	@ 0x80
 8002424:	d119      	bne.n	800245a <NFCForumProcess+0x60a>
                {
                    status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ADDITIONAL_INFO, &wValue);
 8002426:	4b12      	ldr	r3, [pc, #72]	@ (8002470 <NFCForumProcess+0x620>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f107 020c 	add.w	r2, r7, #12
 800242e:	2185      	movs	r1, #133	@ 0x85
 8002430:	4618      	mov	r0, r3
 8002432:	f006 f99f 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 8002436:	4603      	mov	r3, r0
 8002438:	82fb      	strh	r3, [r7, #22]
                    CHECK_STATUS(status);
 800243a:	8afb      	ldrh	r3, [r7, #22]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d00c      	beq.n	800245a <NFCForumProcess+0x60a>
 8002440:	8afb      	ldrh	r3, [r7, #22]
 8002442:	461a      	mov	r2, r3
 8002444:	f240 211e 	movw	r1, #542	@ 0x21e
 8002448:	480a      	ldr	r0, [pc, #40]	@ (8002474 <NFCForumProcess+0x624>)
 800244a:	f01c fbbb 	bl	801ebc4 <iprintf>
 800244e:	4b07      	ldr	r3, [pc, #28]	@ (800246c <NFCForumProcess+0x61c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	4618      	mov	r0, r3
 8002456:	f01c fadf 	bl	801ea18 <fflush>
                    DEBUG_ERROR_PRINT(PrintErrorInfo(status));
                }
            }

            /* On successful activated by Peer, switch to LISTEN mode */
            wReturnEntryPoint = PHAC_DISCLOOP_ENTRY_POINT_POLL;
 800245a:	2300      	movs	r3, #0
 800245c:	827b      	strh	r3, [r7, #18]
        }
    }
    return wReturnEntryPoint;
 800245e:	8a7b      	ldrh	r3, [r7, #18]
}
 8002460:	4618      	mov	r0, r3
 8002462:	3718      	adds	r7, #24
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	08020e24 	.word	0x08020e24
 800246c:	20000070 	.word	0x20000070
 8002470:	20000524 	.word	0x20000524
 8002474:	08020b48 	.word	0x08020b48

08002478 <LoadProfile>:
* NFC  profile NFC Forum  EMVCo Discovery Loop 
* \param   bProfile      Reader Library Profile
* \note    Values used below are default and is for demonstration purpose.
*/
static phStatus_t LoadProfile(phacDiscLoop_Profile_t bProfile)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	71fb      	strb	r3, [r7, #7]
    phStatus_t status = PH_ERR_SUCCESS;
 8002482:	2300      	movs	r3, #0
 8002484:	82fb      	strh	r3, [r7, #22]
    uint16_t   wPasPollConfig = 0;	// TypeA/B/F/V
 8002486:	2300      	movs	r3, #0
 8002488:	82bb      	strh	r3, [r7, #20]
    uint16_t   wActPollConfig = 0;	// P2P 106/212/424kbps
 800248a:	2300      	movs	r3, #0
 800248c:	827b      	strh	r3, [r7, #18]
    uint16_t   wPasLisConfig = 0;	// Tag
 800248e:	2300      	movs	r3, #0
 8002490:	823b      	strh	r3, [r7, #16]
    uint16_t   wActLisConfig = 0;	// P2P
 8002492:	2300      	movs	r3, #0
 8002494:	81fb      	strh	r3, [r7, #14]

/* 1.#ifdef, . , bit1 */
/* 1.1  */
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS
    wPasPollConfig |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 8002496:	8abb      	ldrh	r3, [r7, #20]
 8002498:	f043 0301 	orr.w	r3, r3, #1
 800249c:	82bb      	strh	r3, [r7, #20]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    wPasPollConfig |= PHAC_DISCLOOP_POS_BIT_MASK_B;
 800249e:	8abb      	ldrh	r3, [r7, #20]
 80024a0:	f043 0302 	orr.w	r3, r3, #2
 80024a4:	82bb      	strh	r3, [r7, #20]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    wPasPollConfig |= (PHAC_DISCLOOP_POS_BIT_MASK_F212 | PHAC_DISCLOOP_POS_BIT_MASK_F424);
 80024a6:	8abb      	ldrh	r3, [r7, #20]
 80024a8:	f043 030c 	orr.w	r3, r3, #12
 80024ac:	82bb      	strh	r3, [r7, #20]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    wPasPollConfig |= PHAC_DISCLOOP_POS_BIT_MASK_V;
 80024ae:	8abb      	ldrh	r3, [r7, #20]
 80024b0:	f043 0310 	orr.w	r3, r3, #16
 80024b4:	82bb      	strh	r3, [r7, #20]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    wPasPollConfig |= PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3;
 80024b6:	8abb      	ldrh	r3, [r7, #20]
 80024b8:	f043 0320 	orr.w	r3, r3, #32
 80024bc:	82bb      	strh	r3, [r7, #20]
#endif

/* 1.2  */
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE
    wActPollConfig |= PHAC_DISCLOOP_ACT_POS_BIT_MASK_106;
 80024be:	8a7b      	ldrh	r3, [r7, #18]
 80024c0:	f043 0301 	orr.w	r3, r3, #1
 80024c4:	827b      	strh	r3, [r7, #18]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE
    wActPollConfig |= PHAC_DISCLOOP_ACT_POS_BIT_MASK_212;
 80024c6:	8a7b      	ldrh	r3, [r7, #18]
 80024c8:	f043 0302 	orr.w	r3, r3, #2
 80024cc:	827b      	strh	r3, [r7, #18]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE
    wActPollConfig |= PHAC_DISCLOOP_ACT_POS_BIT_MASK_424;
 80024ce:	8a7b      	ldrh	r3, [r7, #18]
 80024d0:	f043 0304 	orr.w	r3, r3, #4
 80024d4:	827b      	strh	r3, [r7, #18]
#endif

/* 1.3  */
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TARGET_PASSIVE
    wPasLisConfig |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 80024d6:	8a3b      	ldrh	r3, [r7, #16]
 80024d8:	f043 0301 	orr.w	r3, r3, #1
 80024dc:	823b      	strh	r3, [r7, #16]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF212_TARGET_PASSIVE
    wPasLisConfig |= PHAC_DISCLOOP_POS_BIT_MASK_F212;
 80024de:	8a3b      	ldrh	r3, [r7, #16]
 80024e0:	f043 0304 	orr.w	r3, r3, #4
 80024e4:	823b      	strh	r3, [r7, #16]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF424_TARGET_PASSIVE
    wPasLisConfig |= PHAC_DISCLOOP_POS_BIT_MASK_F424;
 80024e6:	8a3b      	ldrh	r3, [r7, #16]
 80024e8:	f043 0308 	orr.w	r3, r3, #8
 80024ec:	823b      	strh	r3, [r7, #16]
#endif

/* 1.4  */
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TARGET_ACTIVE
    wActLisConfig |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 80024ee:	89fb      	ldrh	r3, [r7, #14]
 80024f0:	f043 0301 	orr.w	r3, r3, #1
 80024f4:	81fb      	strh	r3, [r7, #14]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF212_TARGET_ACTIVE
    wActLisConfig |= PHAC_DISCLOOP_POS_BIT_MASK_F212;
 80024f6:	89fb      	ldrh	r3, [r7, #14]
 80024f8:	f043 0304 	orr.w	r3, r3, #4
 80024fc:	81fb      	strh	r3, [r7, #14]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF424_TARGET_ACTIVE
    wActLisConfig |= PHAC_DISCLOOP_POS_BIT_MASK_F424;
 80024fe:	89fb      	ldrh	r3, [r7, #14]
 8002500:	f043 0308 	orr.w	r3, r3, #8
 8002504:	81fb      	strh	r3, [r7, #14]
#endif

/* 2.  Profile  */
    if(bProfile == PHAC_DISCLOOP_PROFILE_NFC)
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	2b01      	cmp	r3, #1
 800250a:	f040 8209 	bne.w	8002920 <LoadProfile+0x4a8>
    {
        /* passive Bailout bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_BAIL_OUT, 0x00);
 800250e:	4baf      	ldr	r3, [pc, #700]	@ (80027cc <LoadProfile+0x354>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2200      	movs	r2, #0
 8002514:	2186      	movs	r1, #134	@ 0x86
 8002516:	4618      	mov	r0, r3
 8002518:	f005 fcae 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 800251c:	4603      	mov	r3, r0
 800251e:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002520:	8afb      	ldrh	r3, [r7, #22]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d00c      	beq.n	8002540 <LoadProfile+0xc8>
 8002526:	8afb      	ldrh	r3, [r7, #22]
 8002528:	461a      	mov	r2, r3
 800252a:	f240 2176 	movw	r1, #630	@ 0x276
 800252e:	48a8      	ldr	r0, [pc, #672]	@ (80027d0 <LoadProfile+0x358>)
 8002530:	f01c fb48 	bl	801ebc4 <iprintf>
 8002534:	4ba7      	ldr	r3, [pc, #668]	@ (80027d4 <LoadProfile+0x35c>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	4618      	mov	r0, r3
 800253c:	f01c fa6c 	bl	801ea18 <fflush>

        /* Set Passive poll bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG, wPasPollConfig);
 8002540:	4ba2      	ldr	r3, [pc, #648]	@ (80027cc <LoadProfile+0x354>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	8aba      	ldrh	r2, [r7, #20]
 8002546:	218c      	movs	r1, #140	@ 0x8c
 8002548:	4618      	mov	r0, r3
 800254a:	f005 fc95 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 800254e:	4603      	mov	r3, r0
 8002550:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002552:	8afb      	ldrh	r3, [r7, #22]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00c      	beq.n	8002572 <LoadProfile+0xfa>
 8002558:	8afb      	ldrh	r3, [r7, #22]
 800255a:	461a      	mov	r2, r3
 800255c:	f240 217a 	movw	r1, #634	@ 0x27a
 8002560:	489b      	ldr	r0, [pc, #620]	@ (80027d0 <LoadProfile+0x358>)
 8002562:	f01c fb2f 	bl	801ebc4 <iprintf>
 8002566:	4b9b      	ldr	r3, [pc, #620]	@ (80027d4 <LoadProfile+0x35c>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	4618      	mov	r0, r3
 800256e:	f01c fa53 	bl	801ea18 <fflush>

        /* Set Active poll bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ACT_POLL_TECH_CFG, wActPollConfig);
 8002572:	4b96      	ldr	r3, [pc, #600]	@ (80027cc <LoadProfile+0x354>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	8a7a      	ldrh	r2, [r7, #18]
 8002578:	218a      	movs	r1, #138	@ 0x8a
 800257a:	4618      	mov	r0, r3
 800257c:	f005 fc7c 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002580:	4603      	mov	r3, r0
 8002582:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002584:	8afb      	ldrh	r3, [r7, #22]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d00c      	beq.n	80025a4 <LoadProfile+0x12c>
 800258a:	8afb      	ldrh	r3, [r7, #22]
 800258c:	461a      	mov	r2, r3
 800258e:	f240 217e 	movw	r1, #638	@ 0x27e
 8002592:	488f      	ldr	r0, [pc, #572]	@ (80027d0 <LoadProfile+0x358>)
 8002594:	f01c fb16 	bl	801ebc4 <iprintf>
 8002598:	4b8e      	ldr	r3, [pc, #568]	@ (80027d4 <LoadProfile+0x35c>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	4618      	mov	r0, r3
 80025a0:	f01c fa3a 	bl	801ea18 <fflush>

        /* Set Passive listen bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_PAS_LIS_TECH_CFG, wPasLisConfig);
 80025a4:	4b89      	ldr	r3, [pc, #548]	@ (80027cc <LoadProfile+0x354>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	8a3a      	ldrh	r2, [r7, #16]
 80025aa:	218b      	movs	r1, #139	@ 0x8b
 80025ac:	4618      	mov	r0, r3
 80025ae:	f005 fc63 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 80025b2:	4603      	mov	r3, r0
 80025b4:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80025b6:	8afb      	ldrh	r3, [r7, #22]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d00c      	beq.n	80025d6 <LoadProfile+0x15e>
 80025bc:	8afb      	ldrh	r3, [r7, #22]
 80025be:	461a      	mov	r2, r3
 80025c0:	f240 2182 	movw	r1, #642	@ 0x282
 80025c4:	4882      	ldr	r0, [pc, #520]	@ (80027d0 <LoadProfile+0x358>)
 80025c6:	f01c fafd 	bl	801ebc4 <iprintf>
 80025ca:	4b82      	ldr	r3, [pc, #520]	@ (80027d4 <LoadProfile+0x35c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f01c fa21 	bl	801ea18 <fflush>

        /* Set Active listen bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ACT_LIS_TECH_CFG, wActLisConfig);
 80025d6:	4b7d      	ldr	r3, [pc, #500]	@ (80027cc <LoadProfile+0x354>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	89fa      	ldrh	r2, [r7, #14]
 80025dc:	2189      	movs	r1, #137	@ 0x89
 80025de:	4618      	mov	r0, r3
 80025e0:	f005 fc4a 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 80025e4:	4603      	mov	r3, r0
 80025e6:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80025e8:	8afb      	ldrh	r3, [r7, #22]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00c      	beq.n	8002608 <LoadProfile+0x190>
 80025ee:	8afb      	ldrh	r3, [r7, #22]
 80025f0:	461a      	mov	r2, r3
 80025f2:	f240 2186 	movw	r1, #646	@ 0x286
 80025f6:	4876      	ldr	r0, [pc, #472]	@ (80027d0 <LoadProfile+0x358>)
 80025f8:	f01c fae4 	bl	801ebc4 <iprintf>
 80025fc:	4b75      	ldr	r3, [pc, #468]	@ (80027d4 <LoadProfile+0x35c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	4618      	mov	r0, r3
 8002604:	f01c fa08 	bl	801ea18 <fflush>

        /* reset collision Pending */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_COLLISION_PENDING, PH_OFF);
 8002608:	4b70      	ldr	r3, [pc, #448]	@ (80027cc <LoadProfile+0x354>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2200      	movs	r2, #0
 800260e:	2183      	movs	r1, #131	@ 0x83
 8002610:	4618      	mov	r0, r3
 8002612:	f005 fc31 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002616:	4603      	mov	r3, r0
 8002618:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800261a:	8afb      	ldrh	r3, [r7, #22]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d00c      	beq.n	800263a <LoadProfile+0x1c2>
 8002620:	8afb      	ldrh	r3, [r7, #22]
 8002622:	461a      	mov	r2, r3
 8002624:	f240 218a 	movw	r1, #650	@ 0x28a
 8002628:	4869      	ldr	r0, [pc, #420]	@ (80027d0 <LoadProfile+0x358>)
 800262a:	f01c facb 	bl	801ebc4 <iprintf>
 800262e:	4b69      	ldr	r3, [pc, #420]	@ (80027d4 <LoadProfile+0x35c>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	4618      	mov	r0, r3
 8002636:	f01c f9ef 	bl	801ea18 <fflush>

        /* whether anti-collision is supported or not. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ANTI_COLL, PH_ON);
 800263a:	4b64      	ldr	r3, [pc, #400]	@ (80027cc <LoadProfile+0x354>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2201      	movs	r2, #1
 8002640:	2188      	movs	r1, #136	@ 0x88
 8002642:	4618      	mov	r0, r3
 8002644:	f005 fc18 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002648:	4603      	mov	r3, r0
 800264a:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800264c:	8afb      	ldrh	r3, [r7, #22]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d00c      	beq.n	800266c <LoadProfile+0x1f4>
 8002652:	8afb      	ldrh	r3, [r7, #22]
 8002654:	461a      	mov	r2, r3
 8002656:	f240 218e 	movw	r1, #654	@ 0x28e
 800265a:	485d      	ldr	r0, [pc, #372]	@ (80027d0 <LoadProfile+0x358>)
 800265c:	f01c fab2 	bl	801ebc4 <iprintf>
 8002660:	4b5c      	ldr	r3, [pc, #368]	@ (80027d4 <LoadProfile+0x35c>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	4618      	mov	r0, r3
 8002668:	f01c f9d6 	bl	801ea18 <fflush>

        /* Poll Mode default state*/
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE, PHAC_DISCLOOP_POLL_STATE_DETECTION);
 800266c:	4b57      	ldr	r3, [pc, #348]	@ (80027cc <LoadProfile+0x354>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2201      	movs	r2, #1
 8002672:	2184      	movs	r1, #132	@ 0x84
 8002674:	4618      	mov	r0, r3
 8002676:	f005 fbff 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 800267a:	4603      	mov	r3, r0
 800267c:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800267e:	8afb      	ldrh	r3, [r7, #22]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00c      	beq.n	800269e <LoadProfile+0x226>
 8002684:	8afb      	ldrh	r3, [r7, #22]
 8002686:	461a      	mov	r2, r3
 8002688:	f240 2192 	movw	r1, #658	@ 0x292
 800268c:	4850      	ldr	r0, [pc, #320]	@ (80027d0 <LoadProfile+0x358>)
 800268e:	f01c fa99 	bl	801ebc4 <iprintf>
 8002692:	4b50      	ldr	r3, [pc, #320]	@ (80027d4 <LoadProfile+0x35c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	4618      	mov	r0, r3
 800269a:	f01c f9bd 	bl	801ea18 <fflush>

#ifdef  NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS
        /* Device limit for Type A */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEA_DEVICE_LIMIT, 1);
 800269e:	4b4b      	ldr	r3, [pc, #300]	@ (80027cc <LoadProfile+0x354>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2201      	movs	r2, #1
 80026a4:	2110      	movs	r1, #16
 80026a6:	4618      	mov	r0, r3
 80026a8:	f005 fbe6 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 80026ac:	4603      	mov	r3, r0
 80026ae:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80026b0:	8afb      	ldrh	r3, [r7, #22]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00c      	beq.n	80026d0 <LoadProfile+0x258>
 80026b6:	8afb      	ldrh	r3, [r7, #22]
 80026b8:	461a      	mov	r2, r3
 80026ba:	f240 2197 	movw	r1, #663	@ 0x297
 80026be:	4844      	ldr	r0, [pc, #272]	@ (80027d0 <LoadProfile+0x358>)
 80026c0:	f01c fa80 	bl	801ebc4 <iprintf>
 80026c4:	4b43      	ldr	r3, [pc, #268]	@ (80027d4 <LoadProfile+0x35c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f01c f9a4 	bl	801ea18 <fflush>

        /* Passive polling Tx Guard times in micro seconds. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTA_VALUE_US, 5100);
 80026d0:	4b3e      	ldr	r3, [pc, #248]	@ (80027cc <LoadProfile+0x354>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 80026d8:	2100      	movs	r1, #0
 80026da:	4618      	mov	r0, r3
 80026dc:	f005 fbcc 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 80026e0:	4603      	mov	r3, r0
 80026e2:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80026e4:	8afb      	ldrh	r3, [r7, #22]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d00c      	beq.n	8002704 <LoadProfile+0x28c>
 80026ea:	8afb      	ldrh	r3, [r7, #22]
 80026ec:	461a      	mov	r2, r3
 80026ee:	f240 219b 	movw	r1, #667	@ 0x29b
 80026f2:	4837      	ldr	r0, [pc, #220]	@ (80027d0 <LoadProfile+0x358>)
 80026f4:	f01c fa66 	bl	801ebc4 <iprintf>
 80026f8:	4b36      	ldr	r3, [pc, #216]	@ (80027d4 <LoadProfile+0x35c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	4618      	mov	r0, r3
 8002700:	f01c f98a 	bl	801ea18 <fflush>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
        /* Device limit for Type B */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_DEVICE_LIMIT, 1);
 8002704:	4b31      	ldr	r3, [pc, #196]	@ (80027cc <LoadProfile+0x354>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2201      	movs	r2, #1
 800270a:	2111      	movs	r1, #17
 800270c:	4618      	mov	r0, r3
 800270e:	f005 fbb3 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002712:	4603      	mov	r3, r0
 8002714:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002716:	8afb      	ldrh	r3, [r7, #22]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d00c      	beq.n	8002736 <LoadProfile+0x2be>
 800271c:	8afb      	ldrh	r3, [r7, #22]
 800271e:	461a      	mov	r2, r3
 8002720:	f240 21a1 	movw	r1, #673	@ 0x2a1
 8002724:	482a      	ldr	r0, [pc, #168]	@ (80027d0 <LoadProfile+0x358>)
 8002726:	f01c fa4d 	bl	801ebc4 <iprintf>
 800272a:	4b2a      	ldr	r3, [pc, #168]	@ (80027d4 <LoadProfile+0x35c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	4618      	mov	r0, r3
 8002732:	f01c f971 	bl	801ea18 <fflush>

        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTB_VALUE_US, 5100);
 8002736:	4b25      	ldr	r3, [pc, #148]	@ (80027cc <LoadProfile+0x354>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 800273e:	2101      	movs	r1, #1
 8002740:	4618      	mov	r0, r3
 8002742:	f005 fb99 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002746:	4603      	mov	r3, r0
 8002748:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800274a:	8afb      	ldrh	r3, [r7, #22]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00c      	beq.n	800276a <LoadProfile+0x2f2>
 8002750:	8afb      	ldrh	r3, [r7, #22]
 8002752:	461a      	mov	r2, r3
 8002754:	f44f 7129 	mov.w	r1, #676	@ 0x2a4
 8002758:	481d      	ldr	r0, [pc, #116]	@ (80027d0 <LoadProfile+0x358>)
 800275a:	f01c fa33 	bl	801ebc4 <iprintf>
 800275e:	4b1d      	ldr	r3, [pc, #116]	@ (80027d4 <LoadProfile+0x35c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	4618      	mov	r0, r3
 8002766:	f01c f957 	bl	801ea18 <fflush>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
        /* Device limit for Type F */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEF_DEVICE_LIMIT, 1);
 800276a:	4b18      	ldr	r3, [pc, #96]	@ (80027cc <LoadProfile+0x354>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2201      	movs	r2, #1
 8002770:	2112      	movs	r1, #18
 8002772:	4618      	mov	r0, r3
 8002774:	f005 fb80 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002778:	4603      	mov	r3, r0
 800277a:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800277c:	8afb      	ldrh	r3, [r7, #22]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00c      	beq.n	800279c <LoadProfile+0x324>
 8002782:	8afb      	ldrh	r3, [r7, #22]
 8002784:	461a      	mov	r2, r3
 8002786:	f240 21aa 	movw	r1, #682	@ 0x2aa
 800278a:	4811      	ldr	r0, [pc, #68]	@ (80027d0 <LoadProfile+0x358>)
 800278c:	f01c fa1a 	bl	801ebc4 <iprintf>
 8002790:	4b10      	ldr	r3, [pc, #64]	@ (80027d4 <LoadProfile+0x35c>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	4618      	mov	r0, r3
 8002798:	f01c f93e 	bl	801ea18 <fflush>

        /* Guard time for Type F. This guard time is applied when Type F poll before Type B */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTFB_VALUE_US, 20400);
 800279c:	4b0b      	ldr	r3, [pc, #44]	@ (80027cc <LoadProfile+0x354>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f644 72b0 	movw	r2, #20400	@ 0x4fb0
 80027a4:	2102      	movs	r1, #2
 80027a6:	4618      	mov	r0, r3
 80027a8:	f005 fb66 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 80027ac:	4603      	mov	r3, r0
 80027ae:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80027b0:	8afb      	ldrh	r3, [r7, #22]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d013      	beq.n	80027de <LoadProfile+0x366>
 80027b6:	8afb      	ldrh	r3, [r7, #22]
 80027b8:	461a      	mov	r2, r3
 80027ba:	f240 21ae 	movw	r1, #686	@ 0x2ae
 80027be:	4804      	ldr	r0, [pc, #16]	@ (80027d0 <LoadProfile+0x358>)
 80027c0:	f01c fa00 	bl	801ebc4 <iprintf>
 80027c4:	4b03      	ldr	r3, [pc, #12]	@ (80027d4 <LoadProfile+0x35c>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	e005      	b.n	80027d8 <LoadProfile+0x360>
 80027cc:	20000524 	.word	0x20000524
 80027d0:	08020b48 	.word	0x08020b48
 80027d4:	20000070 	.word	0x20000070
 80027d8:	4618      	mov	r0, r3
 80027da:	f01c f91d 	bl	801ea18 <fflush>

        /* Guard time for Type F. This guard time is applied when Type B poll before Type F */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTBF_VALUE_US, 15300);
 80027de:	4b4d      	ldr	r3, [pc, #308]	@ (8002914 <LoadProfile+0x49c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f643 32c4 	movw	r2, #15300	@ 0x3bc4
 80027e6:	2103      	movs	r1, #3
 80027e8:	4618      	mov	r0, r3
 80027ea:	f005 fb45 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 80027ee:	4603      	mov	r3, r0
 80027f0:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80027f2:	8afb      	ldrh	r3, [r7, #22]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00c      	beq.n	8002812 <LoadProfile+0x39a>
 80027f8:	8afb      	ldrh	r3, [r7, #22]
 80027fa:	461a      	mov	r2, r3
 80027fc:	f240 21b2 	movw	r1, #690	@ 0x2b2
 8002800:	4845      	ldr	r0, [pc, #276]	@ (8002918 <LoadProfile+0x4a0>)
 8002802:	f01c f9df 	bl	801ebc4 <iprintf>
 8002806:	4b45      	ldr	r3, [pc, #276]	@ (800291c <LoadProfile+0x4a4>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	4618      	mov	r0, r3
 800280e:	f01c f903 	bl	801ea18 <fflush>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
        /* Device limit for Type V (ISO 15693) */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEV_DEVICE_LIMIT, 1);
 8002812:	4b40      	ldr	r3, [pc, #256]	@ (8002914 <LoadProfile+0x49c>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2201      	movs	r2, #1
 8002818:	2113      	movs	r1, #19
 800281a:	4618      	mov	r0, r3
 800281c:	f005 fb2c 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002820:	4603      	mov	r3, r0
 8002822:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002824:	8afb      	ldrh	r3, [r7, #22]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00c      	beq.n	8002844 <LoadProfile+0x3cc>
 800282a:	8afb      	ldrh	r3, [r7, #22]
 800282c:	461a      	mov	r2, r3
 800282e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8002832:	4839      	ldr	r0, [pc, #228]	@ (8002918 <LoadProfile+0x4a0>)
 8002834:	f01c f9c6 	bl	801ebc4 <iprintf>
 8002838:	4b38      	ldr	r3, [pc, #224]	@ (800291c <LoadProfile+0x4a4>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	4618      	mov	r0, r3
 8002840:	f01c f8ea 	bl	801ea18 <fflush>

        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTV_VALUE_US, 5200);
 8002844:	4b33      	ldr	r3, [pc, #204]	@ (8002914 <LoadProfile+0x49c>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f241 4250 	movw	r2, #5200	@ 0x1450
 800284c:	2104      	movs	r1, #4
 800284e:	4618      	mov	r0, r3
 8002850:	f005 fb12 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002854:	4603      	mov	r3, r0
 8002856:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002858:	8afb      	ldrh	r3, [r7, #22]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d00c      	beq.n	8002878 <LoadProfile+0x400>
 800285e:	8afb      	ldrh	r3, [r7, #22]
 8002860:	461a      	mov	r2, r3
 8002862:	f240 21bb 	movw	r1, #699	@ 0x2bb
 8002866:	482c      	ldr	r0, [pc, #176]	@ (8002918 <LoadProfile+0x4a0>)
 8002868:	f01c f9ac 	bl	801ebc4 <iprintf>
 800286c:	4b2b      	ldr	r3, [pc, #172]	@ (800291c <LoadProfile+0x4a4>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	4618      	mov	r0, r3
 8002874:	f01c f8d0 	bl	801ea18 <fflush>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
        /* Device limit for 18000P3M3 */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_18000P3M3_DEVICE_LIMIT, 1);
 8002878:	4b26      	ldr	r3, [pc, #152]	@ (8002914 <LoadProfile+0x49c>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2201      	movs	r2, #1
 800287e:	2114      	movs	r1, #20
 8002880:	4618      	mov	r0, r3
 8002882:	f005 faf9 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002886:	4603      	mov	r3, r0
 8002888:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800288a:	8afb      	ldrh	r3, [r7, #22]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d00c      	beq.n	80028aa <LoadProfile+0x432>
 8002890:	8afb      	ldrh	r3, [r7, #22]
 8002892:	461a      	mov	r2, r3
 8002894:	f240 21c1 	movw	r1, #705	@ 0x2c1
 8002898:	481f      	ldr	r0, [pc, #124]	@ (8002918 <LoadProfile+0x4a0>)
 800289a:	f01c f993 	bl	801ebc4 <iprintf>
 800289e:	4b1f      	ldr	r3, [pc, #124]	@ (800291c <LoadProfile+0x4a4>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	4618      	mov	r0, r3
 80028a6:	f01c f8b7 	bl	801ea18 <fflush>

        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GT18000P3M3_VALUE_US, 10000);
 80028aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002914 <LoadProfile+0x49c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f242 7210 	movw	r2, #10000	@ 0x2710
 80028b2:	2105      	movs	r1, #5
 80028b4:	4618      	mov	r0, r3
 80028b6:	f005 fadf 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 80028ba:	4603      	mov	r3, r0
 80028bc:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80028be:	8afb      	ldrh	r3, [r7, #22]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d00c      	beq.n	80028de <LoadProfile+0x466>
 80028c4:	8afb      	ldrh	r3, [r7, #22]
 80028c6:	461a      	mov	r2, r3
 80028c8:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 80028cc:	4812      	ldr	r0, [pc, #72]	@ (8002918 <LoadProfile+0x4a0>)
 80028ce:	f01c f979 	bl	801ebc4 <iprintf>
 80028d2:	4b12      	ldr	r3, [pc, #72]	@ (800291c <LoadProfile+0x4a4>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	4618      	mov	r0, r3
 80028da:	f01c f89d 	bl	801ea18 <fflush>
#endif

        /* Discovery loop Operation mode */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_OPE_MODE, RD_LIB_MODE_NFC);
 80028de:	4b0d      	ldr	r3, [pc, #52]	@ (8002914 <LoadProfile+0x49c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2202      	movs	r2, #2
 80028e4:	2182      	movs	r1, #130	@ 0x82
 80028e6:	4618      	mov	r0, r3
 80028e8:	f005 fac6 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 80028ec:	4603      	mov	r3, r0
 80028ee:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80028f0:	8afb      	ldrh	r3, [r7, #22]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	f000 8279 	beq.w	8002dea <LoadProfile+0x972>
 80028f8:	8afb      	ldrh	r3, [r7, #22]
 80028fa:	461a      	mov	r2, r3
 80028fc:	f240 21c9 	movw	r1, #713	@ 0x2c9
 8002900:	4805      	ldr	r0, [pc, #20]	@ (8002918 <LoadProfile+0x4a0>)
 8002902:	f01c f95f 	bl	801ebc4 <iprintf>
 8002906:	4b05      	ldr	r3, [pc, #20]	@ (800291c <LoadProfile+0x4a4>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	4618      	mov	r0, r3
 800290e:	f01c f883 	bl	801ea18 <fflush>
 8002912:	e26a      	b.n	8002dea <LoadProfile+0x972>
 8002914:	20000524 	.word	0x20000524
 8002918:	08020b48 	.word	0x08020b48
 800291c:	20000070 	.word	0x20000070
    }
    /* EMVCo, POS, , Type A/B, P2P */
    else if(bProfile == PHAC_DISCLOOP_PROFILE_EMVCO)
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	2b02      	cmp	r3, #2
 8002924:	f040 8261 	bne.w	8002dea <LoadProfile+0x972>
    {
        /* EMVCO */
        /* passive Bailout bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_BAIL_OUT, 0x00);
 8002928:	4baf      	ldr	r3, [pc, #700]	@ (8002be8 <LoadProfile+0x770>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2200      	movs	r2, #0
 800292e:	2186      	movs	r1, #134	@ 0x86
 8002930:	4618      	mov	r0, r3
 8002932:	f005 faa1 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002936:	4603      	mov	r3, r0
 8002938:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800293a:	8afb      	ldrh	r3, [r7, #22]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00c      	beq.n	800295a <LoadProfile+0x4e2>
 8002940:	8afb      	ldrh	r3, [r7, #22]
 8002942:	461a      	mov	r2, r3
 8002944:	f240 21d1 	movw	r1, #721	@ 0x2d1
 8002948:	48a8      	ldr	r0, [pc, #672]	@ (8002bec <LoadProfile+0x774>)
 800294a:	f01c f93b 	bl	801ebc4 <iprintf>
 800294e:	4ba8      	ldr	r3, [pc, #672]	@ (8002bf0 <LoadProfile+0x778>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	4618      	mov	r0, r3
 8002956:	f01c f85f 	bl	801ea18 <fflush>

        /* passive poll bitmap config.TypeA/B */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG, (PHAC_DISCLOOP_POS_BIT_MASK_A | PHAC_DISCLOOP_POS_BIT_MASK_B));
 800295a:	4ba3      	ldr	r3, [pc, #652]	@ (8002be8 <LoadProfile+0x770>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2203      	movs	r2, #3
 8002960:	218c      	movs	r1, #140	@ 0x8c
 8002962:	4618      	mov	r0, r3
 8002964:	f005 fa88 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002968:	4603      	mov	r3, r0
 800296a:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800296c:	8afb      	ldrh	r3, [r7, #22]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00c      	beq.n	800298c <LoadProfile+0x514>
 8002972:	8afb      	ldrh	r3, [r7, #22]
 8002974:	461a      	mov	r2, r3
 8002976:	f240 21d5 	movw	r1, #725	@ 0x2d5
 800297a:	489c      	ldr	r0, [pc, #624]	@ (8002bec <LoadProfile+0x774>)
 800297c:	f01c f922 	bl	801ebc4 <iprintf>
 8002980:	4b9b      	ldr	r3, [pc, #620]	@ (8002bf0 <LoadProfile+0x778>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	4618      	mov	r0, r3
 8002988:	f01c f846 	bl	801ea18 <fflush>

        /* Active Listen bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_PAS_LIS_TECH_CFG, 0x00);
 800298c:	4b96      	ldr	r3, [pc, #600]	@ (8002be8 <LoadProfile+0x770>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2200      	movs	r2, #0
 8002992:	218b      	movs	r1, #139	@ 0x8b
 8002994:	4618      	mov	r0, r3
 8002996:	f005 fa6f 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 800299a:	4603      	mov	r3, r0
 800299c:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800299e:	8afb      	ldrh	r3, [r7, #22]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00c      	beq.n	80029be <LoadProfile+0x546>
 80029a4:	8afb      	ldrh	r3, [r7, #22]
 80029a6:	461a      	mov	r2, r3
 80029a8:	f240 21d9 	movw	r1, #729	@ 0x2d9
 80029ac:	488f      	ldr	r0, [pc, #572]	@ (8002bec <LoadProfile+0x774>)
 80029ae:	f01c f909 	bl	801ebc4 <iprintf>
 80029b2:	4b8f      	ldr	r3, [pc, #572]	@ (8002bf0 <LoadProfile+0x778>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f01c f82d 	bl	801ea18 <fflush>

        /* Active Listen bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ACT_LIS_TECH_CFG, 0x00);
 80029be:	4b8a      	ldr	r3, [pc, #552]	@ (8002be8 <LoadProfile+0x770>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2200      	movs	r2, #0
 80029c4:	2189      	movs	r1, #137	@ 0x89
 80029c6:	4618      	mov	r0, r3
 80029c8:	f005 fa56 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 80029cc:	4603      	mov	r3, r0
 80029ce:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80029d0:	8afb      	ldrh	r3, [r7, #22]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00c      	beq.n	80029f0 <LoadProfile+0x578>
 80029d6:	8afb      	ldrh	r3, [r7, #22]
 80029d8:	461a      	mov	r2, r3
 80029da:	f240 21dd 	movw	r1, #733	@ 0x2dd
 80029de:	4883      	ldr	r0, [pc, #524]	@ (8002bec <LoadProfile+0x774>)
 80029e0:	f01c f8f0 	bl	801ebc4 <iprintf>
 80029e4:	4b82      	ldr	r3, [pc, #520]	@ (8002bf0 <LoadProfile+0x778>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f01c f814 	bl	801ea18 <fflush>

        /* Active Poll bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ACT_POLL_TECH_CFG, 0x00);
 80029f0:	4b7d      	ldr	r3, [pc, #500]	@ (8002be8 <LoadProfile+0x770>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2200      	movs	r2, #0
 80029f6:	218a      	movs	r1, #138	@ 0x8a
 80029f8:	4618      	mov	r0, r3
 80029fa:	f005 fa3d 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 80029fe:	4603      	mov	r3, r0
 8002a00:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002a02:	8afb      	ldrh	r3, [r7, #22]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d00c      	beq.n	8002a22 <LoadProfile+0x5aa>
 8002a08:	8afb      	ldrh	r3, [r7, #22]
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	f240 21e1 	movw	r1, #737	@ 0x2e1
 8002a10:	4876      	ldr	r0, [pc, #472]	@ (8002bec <LoadProfile+0x774>)
 8002a12:	f01c f8d7 	bl	801ebc4 <iprintf>
 8002a16:	4b76      	ldr	r3, [pc, #472]	@ (8002bf0 <LoadProfile+0x778>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f01b fffb 	bl	801ea18 <fflush>

        /* Bool to enable LPCD feature.  */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ENABLE_LPCD, PH_OFF);
 8002a22:	4b71      	ldr	r3, [pc, #452]	@ (8002be8 <LoadProfile+0x770>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2200      	movs	r2, #0
 8002a28:	2180      	movs	r1, #128	@ 0x80
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f005 fa24 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002a30:	4603      	mov	r3, r0
 8002a32:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002a34:	8afb      	ldrh	r3, [r7, #22]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00c      	beq.n	8002a54 <LoadProfile+0x5dc>
 8002a3a:	8afb      	ldrh	r3, [r7, #22]
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	f240 21e5 	movw	r1, #741	@ 0x2e5
 8002a42:	486a      	ldr	r0, [pc, #424]	@ (8002bec <LoadProfile+0x774>)
 8002a44:	f01c f8be 	bl	801ebc4 <iprintf>
 8002a48:	4b69      	ldr	r3, [pc, #420]	@ (8002bf0 <LoadProfile+0x778>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f01b ffe2 	bl	801ea18 <fflush>

        /* reset collision Pending */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_COLLISION_PENDING, PH_OFF);
 8002a54:	4b64      	ldr	r3, [pc, #400]	@ (8002be8 <LoadProfile+0x770>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	2183      	movs	r1, #131	@ 0x83
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f005 fa0b 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002a62:	4603      	mov	r3, r0
 8002a64:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002a66:	8afb      	ldrh	r3, [r7, #22]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00c      	beq.n	8002a86 <LoadProfile+0x60e>
 8002a6c:	8afb      	ldrh	r3, [r7, #22]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	f240 21e9 	movw	r1, #745	@ 0x2e9
 8002a74:	485d      	ldr	r0, [pc, #372]	@ (8002bec <LoadProfile+0x774>)
 8002a76:	f01c f8a5 	bl	801ebc4 <iprintf>
 8002a7a:	4b5d      	ldr	r3, [pc, #372]	@ (8002bf0 <LoadProfile+0x778>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f01b ffc9 	bl	801ea18 <fflush>

        /* whether anti-collision is supported or not. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ANTI_COLL, PH_ON);
 8002a86:	4b58      	ldr	r3, [pc, #352]	@ (8002be8 <LoadProfile+0x770>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	2188      	movs	r1, #136	@ 0x88
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f005 f9f2 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002a94:	4603      	mov	r3, r0
 8002a96:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002a98:	8afb      	ldrh	r3, [r7, #22]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00c      	beq.n	8002ab8 <LoadProfile+0x640>
 8002a9e:	8afb      	ldrh	r3, [r7, #22]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	f240 21ed 	movw	r1, #749	@ 0x2ed
 8002aa6:	4851      	ldr	r0, [pc, #324]	@ (8002bec <LoadProfile+0x774>)
 8002aa8:	f01c f88c 	bl	801ebc4 <iprintf>
 8002aac:	4b50      	ldr	r3, [pc, #320]	@ (8002bf0 <LoadProfile+0x778>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f01b ffb0 	bl	801ea18 <fflush>

        /* Poll Mode default state*/
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE, PHAC_DISCLOOP_POLL_STATE_DETECTION);
 8002ab8:	4b4b      	ldr	r3, [pc, #300]	@ (8002be8 <LoadProfile+0x770>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2201      	movs	r2, #1
 8002abe:	2184      	movs	r1, #132	@ 0x84
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f005 f9d9 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002aca:	8afb      	ldrh	r3, [r7, #22]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d00c      	beq.n	8002aea <LoadProfile+0x672>
 8002ad0:	8afb      	ldrh	r3, [r7, #22]
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	f240 21f1 	movw	r1, #753	@ 0x2f1
 8002ad8:	4844      	ldr	r0, [pc, #272]	@ (8002bec <LoadProfile+0x774>)
 8002ada:	f01c f873 	bl	801ebc4 <iprintf>
 8002ade:	4b44      	ldr	r3, [pc, #272]	@ (8002bf0 <LoadProfile+0x778>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f01b ff97 	bl	801ea18 <fflush>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS
        /* Device limit for Type A */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEA_DEVICE_LIMIT, 1);
 8002aea:	4b3f      	ldr	r3, [pc, #252]	@ (8002be8 <LoadProfile+0x770>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2201      	movs	r2, #1
 8002af0:	2110      	movs	r1, #16
 8002af2:	4618      	mov	r0, r3
 8002af4:	f005 f9c0 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002af8:	4603      	mov	r3, r0
 8002afa:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002afc:	8afb      	ldrh	r3, [r7, #22]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d00c      	beq.n	8002b1c <LoadProfile+0x6a4>
 8002b02:	8afb      	ldrh	r3, [r7, #22]
 8002b04:	461a      	mov	r2, r3
 8002b06:	f240 21f6 	movw	r1, #758	@ 0x2f6
 8002b0a:	4838      	ldr	r0, [pc, #224]	@ (8002bec <LoadProfile+0x774>)
 8002b0c:	f01c f85a 	bl	801ebc4 <iprintf>
 8002b10:	4b37      	ldr	r3, [pc, #220]	@ (8002bf0 <LoadProfile+0x778>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f01b ff7e 	bl	801ea18 <fflush>

        /* Passive polling Tx Guard times in micro seconds. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTA_VALUE_US, 5100);
 8002b1c:	4b32      	ldr	r3, [pc, #200]	@ (8002be8 <LoadProfile+0x770>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8002b24:	2100      	movs	r1, #0
 8002b26:	4618      	mov	r0, r3
 8002b28:	f005 f9a6 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002b30:	8afb      	ldrh	r3, [r7, #22]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d00c      	beq.n	8002b50 <LoadProfile+0x6d8>
 8002b36:	8afb      	ldrh	r3, [r7, #22]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	f240 21fa 	movw	r1, #762	@ 0x2fa
 8002b3e:	482b      	ldr	r0, [pc, #172]	@ (8002bec <LoadProfile+0x774>)
 8002b40:	f01c f840 	bl	801ebc4 <iprintf>
 8002b44:	4b2a      	ldr	r3, [pc, #168]	@ (8002bf0 <LoadProfile+0x778>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f01b ff64 	bl	801ea18 <fflush>

        /* Configure FSDI for the 14443P4A tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_FSDI, 0x08);
 8002b50:	4b25      	ldr	r3, [pc, #148]	@ (8002be8 <LoadProfile+0x770>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2208      	movs	r2, #8
 8002b56:	2140      	movs	r1, #64	@ 0x40
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f005 f98d 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002b62:	8afb      	ldrh	r3, [r7, #22]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d00c      	beq.n	8002b82 <LoadProfile+0x70a>
 8002b68:	8afb      	ldrh	r3, [r7, #22]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	f240 21fe 	movw	r1, #766	@ 0x2fe
 8002b70:	481e      	ldr	r0, [pc, #120]	@ (8002bec <LoadProfile+0x774>)
 8002b72:	f01c f827 	bl	801ebc4 <iprintf>
 8002b76:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf0 <LoadProfile+0x778>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f01b ff4b 	bl	801ea18 <fflush>

        /* Configure CID for the 14443P4A tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_CID, 0x00);
 8002b82:	4b19      	ldr	r3, [pc, #100]	@ (8002be8 <LoadProfile+0x770>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2200      	movs	r2, #0
 8002b88:	2141      	movs	r1, #65	@ 0x41
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f005 f974 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002b90:	4603      	mov	r3, r0
 8002b92:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002b94:	8afb      	ldrh	r3, [r7, #22]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00c      	beq.n	8002bb4 <LoadProfile+0x73c>
 8002b9a:	8afb      	ldrh	r3, [r7, #22]
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	f240 3102 	movw	r1, #770	@ 0x302
 8002ba2:	4812      	ldr	r0, [pc, #72]	@ (8002bec <LoadProfile+0x774>)
 8002ba4:	f01c f80e 	bl	801ebc4 <iprintf>
 8002ba8:	4b11      	ldr	r3, [pc, #68]	@ (8002bf0 <LoadProfile+0x778>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f01b ff32 	bl	801ea18 <fflush>

        /* Configure DRI for the 14443P4A tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_DRI, 0x00);
 8002bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8002be8 <LoadProfile+0x770>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	2143      	movs	r1, #67	@ 0x43
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f005 f95b 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002bc6:	8afb      	ldrh	r3, [r7, #22]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d013      	beq.n	8002bf4 <LoadProfile+0x77c>
 8002bcc:	8afb      	ldrh	r3, [r7, #22]
 8002bce:	461a      	mov	r2, r3
 8002bd0:	f240 3106 	movw	r1, #774	@ 0x306
 8002bd4:	4805      	ldr	r0, [pc, #20]	@ (8002bec <LoadProfile+0x774>)
 8002bd6:	f01b fff5 	bl	801ebc4 <iprintf>
 8002bda:	4b05      	ldr	r3, [pc, #20]	@ (8002bf0 <LoadProfile+0x778>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f01b ff19 	bl	801ea18 <fflush>
 8002be6:	e005      	b.n	8002bf4 <LoadProfile+0x77c>
 8002be8:	20000524 	.word	0x20000524
 8002bec:	08020b48 	.word	0x08020b48
 8002bf0:	20000070 	.word	0x20000070

        /* Configure DSI for the 14443P4A tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_DSI, 0x00);
 8002bf4:	4b7f      	ldr	r3, [pc, #508]	@ (8002df4 <LoadProfile+0x97c>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2144      	movs	r1, #68	@ 0x44
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f005 f93b 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002c02:	4603      	mov	r3, r0
 8002c04:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002c06:	8afb      	ldrh	r3, [r7, #22]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00c      	beq.n	8002c26 <LoadProfile+0x7ae>
 8002c0c:	8afb      	ldrh	r3, [r7, #22]
 8002c0e:	461a      	mov	r2, r3
 8002c10:	f240 310a 	movw	r1, #778	@ 0x30a
 8002c14:	4878      	ldr	r0, [pc, #480]	@ (8002df8 <LoadProfile+0x980>)
 8002c16:	f01b ffd5 	bl	801ebc4 <iprintf>
 8002c1a:	4b78      	ldr	r3, [pc, #480]	@ (8002dfc <LoadProfile+0x984>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f01b fef9 	bl	801ea18 <fflush>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
        /* Device limit for Type B */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_DEVICE_LIMIT, 1);
 8002c26:	4b73      	ldr	r3, [pc, #460]	@ (8002df4 <LoadProfile+0x97c>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	2111      	movs	r1, #17
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f005 f922 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002c34:	4603      	mov	r3, r0
 8002c36:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002c38:	8afb      	ldrh	r3, [r7, #22]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00c      	beq.n	8002c58 <LoadProfile+0x7e0>
 8002c3e:	8afb      	ldrh	r3, [r7, #22]
 8002c40:	461a      	mov	r2, r3
 8002c42:	f44f 7144 	mov.w	r1, #784	@ 0x310
 8002c46:	486c      	ldr	r0, [pc, #432]	@ (8002df8 <LoadProfile+0x980>)
 8002c48:	f01b ffbc 	bl	801ebc4 <iprintf>
 8002c4c:	4b6b      	ldr	r3, [pc, #428]	@ (8002dfc <LoadProfile+0x984>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f01b fee0 	bl	801ea18 <fflush>

        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTB_VALUE_US, 5100);
 8002c58:	4b66      	ldr	r3, [pc, #408]	@ (8002df4 <LoadProfile+0x97c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8002c60:	2101      	movs	r1, #1
 8002c62:	4618      	mov	r0, r3
 8002c64:	f005 f908 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002c6c:	8afb      	ldrh	r3, [r7, #22]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00c      	beq.n	8002c8c <LoadProfile+0x814>
 8002c72:	8afb      	ldrh	r3, [r7, #22]
 8002c74:	461a      	mov	r2, r3
 8002c76:	f240 3113 	movw	r1, #787	@ 0x313
 8002c7a:	485f      	ldr	r0, [pc, #380]	@ (8002df8 <LoadProfile+0x980>)
 8002c7c:	f01b ffa2 	bl	801ebc4 <iprintf>
 8002c80:	4b5e      	ldr	r3, [pc, #376]	@ (8002dfc <LoadProfile+0x984>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f01b fec6 	bl	801ea18 <fflush>

        /* Configure AFI for the type B tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_AFI_REQ, 0x00);
 8002c8c:	4b59      	ldr	r3, [pc, #356]	@ (8002df4 <LoadProfile+0x97c>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2200      	movs	r2, #0
 8002c92:	2130      	movs	r1, #48	@ 0x30
 8002c94:	4618      	mov	r0, r3
 8002c96:	f005 f8ef 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002c9e:	8afb      	ldrh	r3, [r7, #22]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d00c      	beq.n	8002cbe <LoadProfile+0x846>
 8002ca4:	8afb      	ldrh	r3, [r7, #22]
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	f240 3117 	movw	r1, #791	@ 0x317
 8002cac:	4852      	ldr	r0, [pc, #328]	@ (8002df8 <LoadProfile+0x980>)
 8002cae:	f01b ff89 	bl	801ebc4 <iprintf>
 8002cb2:	4b52      	ldr	r3, [pc, #328]	@ (8002dfc <LoadProfile+0x984>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f01b fead 	bl	801ea18 <fflush>

        /* Configure FSDI for the type B tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_FSDI, 0x08);
 8002cbe:	4b4d      	ldr	r3, [pc, #308]	@ (8002df4 <LoadProfile+0x97c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2208      	movs	r2, #8
 8002cc4:	2132      	movs	r1, #50	@ 0x32
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f005 f8d6 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002cd0:	8afb      	ldrh	r3, [r7, #22]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00c      	beq.n	8002cf0 <LoadProfile+0x878>
 8002cd6:	8afb      	ldrh	r3, [r7, #22]
 8002cd8:	461a      	mov	r2, r3
 8002cda:	f240 311b 	movw	r1, #795	@ 0x31b
 8002cde:	4846      	ldr	r0, [pc, #280]	@ (8002df8 <LoadProfile+0x980>)
 8002ce0:	f01b ff70 	bl	801ebc4 <iprintf>
 8002ce4:	4b45      	ldr	r3, [pc, #276]	@ (8002dfc <LoadProfile+0x984>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f01b fe94 	bl	801ea18 <fflush>

        /* Configure CID for the type B tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_CID, 0x00);
 8002cf0:	4b40      	ldr	r3, [pc, #256]	@ (8002df4 <LoadProfile+0x97c>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	2133      	movs	r1, #51	@ 0x33
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f005 f8bd 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002d02:	8afb      	ldrh	r3, [r7, #22]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d00c      	beq.n	8002d22 <LoadProfile+0x8aa>
 8002d08:	8afb      	ldrh	r3, [r7, #22]
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	f240 311f 	movw	r1, #799	@ 0x31f
 8002d10:	4839      	ldr	r0, [pc, #228]	@ (8002df8 <LoadProfile+0x980>)
 8002d12:	f01b ff57 	bl	801ebc4 <iprintf>
 8002d16:	4b39      	ldr	r3, [pc, #228]	@ (8002dfc <LoadProfile+0x984>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f01b fe7b 	bl	801ea18 <fflush>

        /* Configure DRI for the type B tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_DRI, 0x00);
 8002d22:	4b34      	ldr	r3, [pc, #208]	@ (8002df4 <LoadProfile+0x97c>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2200      	movs	r2, #0
 8002d28:	2135      	movs	r1, #53	@ 0x35
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f005 f8a4 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002d30:	4603      	mov	r3, r0
 8002d32:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002d34:	8afb      	ldrh	r3, [r7, #22]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00c      	beq.n	8002d54 <LoadProfile+0x8dc>
 8002d3a:	8afb      	ldrh	r3, [r7, #22]
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	f240 3123 	movw	r1, #803	@ 0x323
 8002d42:	482d      	ldr	r0, [pc, #180]	@ (8002df8 <LoadProfile+0x980>)
 8002d44:	f01b ff3e 	bl	801ebc4 <iprintf>
 8002d48:	4b2c      	ldr	r3, [pc, #176]	@ (8002dfc <LoadProfile+0x984>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f01b fe62 	bl	801ea18 <fflush>

        /* Configure DSI for the type B tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_DSI, 0x00);
 8002d54:	4b27      	ldr	r3, [pc, #156]	@ (8002df4 <LoadProfile+0x97c>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	2136      	movs	r1, #54	@ 0x36
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f005 f88b 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002d62:	4603      	mov	r3, r0
 8002d64:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002d66:	8afb      	ldrh	r3, [r7, #22]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00c      	beq.n	8002d86 <LoadProfile+0x90e>
 8002d6c:	8afb      	ldrh	r3, [r7, #22]
 8002d6e:	461a      	mov	r2, r3
 8002d70:	f240 3127 	movw	r1, #807	@ 0x327
 8002d74:	4820      	ldr	r0, [pc, #128]	@ (8002df8 <LoadProfile+0x980>)
 8002d76:	f01b ff25 	bl	801ebc4 <iprintf>
 8002d7a:	4b20      	ldr	r3, [pc, #128]	@ (8002dfc <LoadProfile+0x984>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f01b fe49 	bl	801ea18 <fflush>

        /* Configure Extended ATQB support for the type B tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_EXTATQB, 0x00);
 8002d86:	4b1b      	ldr	r3, [pc, #108]	@ (8002df4 <LoadProfile+0x97c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	2131      	movs	r1, #49	@ 0x31
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f005 f872 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002d94:	4603      	mov	r3, r0
 8002d96:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002d98:	8afb      	ldrh	r3, [r7, #22]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00c      	beq.n	8002db8 <LoadProfile+0x940>
 8002d9e:	8afb      	ldrh	r3, [r7, #22]
 8002da0:	461a      	mov	r2, r3
 8002da2:	f240 312b 	movw	r1, #811	@ 0x32b
 8002da6:	4814      	ldr	r0, [pc, #80]	@ (8002df8 <LoadProfile+0x980>)
 8002da8:	f01b ff0c 	bl	801ebc4 <iprintf>
 8002dac:	4b13      	ldr	r3, [pc, #76]	@ (8002dfc <LoadProfile+0x984>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	4618      	mov	r0, r3
 8002db4:	f01b fe30 	bl	801ea18 <fflush>
#endif
        /* Configure reader library mode */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_OPE_MODE, RD_LIB_MODE_EMVCO);
 8002db8:	4b0e      	ldr	r3, [pc, #56]	@ (8002df4 <LoadProfile+0x97c>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	2182      	movs	r1, #130	@ 0x82
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f005 f859 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8002dca:	8afb      	ldrh	r3, [r7, #22]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00c      	beq.n	8002dea <LoadProfile+0x972>
 8002dd0:	8afb      	ldrh	r3, [r7, #22]
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	f240 312f 	movw	r1, #815	@ 0x32f
 8002dd8:	4807      	ldr	r0, [pc, #28]	@ (8002df8 <LoadProfile+0x980>)
 8002dda:	f01b fef3 	bl	801ebc4 <iprintf>
 8002dde:	4b07      	ldr	r3, [pc, #28]	@ (8002dfc <LoadProfile+0x984>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f01b fe17 	bl	801ea18 <fflush>
    }
    else
    {
        /* Do Nothing */
    }
    return status;
 8002dea:	8afb      	ldrh	r3, [r7, #22]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3718      	adds	r7, #24
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	20000524 	.word	0x20000524
 8002df8:	08020b48 	.word	0x08020b48
 8002dfc:	20000070 	.word	0x20000070

08002e00 <phApp_PrintTech>:
/*******************************************************************************
**   Function Definitions
*******************************************************************************/
/* Print technology being resolved */
void phApp_PrintTech(uint8_t TechType)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	4603      	mov	r3, r0
 8002e08:	71fb      	strb	r3, [r7, #7]
    switch(TechType)
 8002e0a:	79fb      	ldrb	r3, [r7, #7]
 8002e0c:	3b01      	subs	r3, #1
 8002e0e:	2b0f      	cmp	r3, #15
 8002e10:	d854      	bhi.n	8002ebc <phApp_PrintTech+0xbc>
 8002e12:	a201      	add	r2, pc, #4	@ (adr r2, 8002e18 <phApp_PrintTech+0x18>)
 8002e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e18:	08002e59 	.word	0x08002e59
 8002e1c:	08002e6d 	.word	0x08002e6d
 8002e20:	08002ebd 	.word	0x08002ebd
 8002e24:	08002e81 	.word	0x08002e81
 8002e28:	08002ebd 	.word	0x08002ebd
 8002e2c:	08002ebd 	.word	0x08002ebd
 8002e30:	08002ebd 	.word	0x08002ebd
 8002e34:	08002e95 	.word	0x08002e95
 8002e38:	08002ebd 	.word	0x08002ebd
 8002e3c:	08002ebd 	.word	0x08002ebd
 8002e40:	08002ebd 	.word	0x08002ebd
 8002e44:	08002ebd 	.word	0x08002ebd
 8002e48:	08002ebd 	.word	0x08002ebd
 8002e4c:	08002ebd 	.word	0x08002ebd
 8002e50:	08002ebd 	.word	0x08002ebd
 8002e54:	08002ea9 	.word	0x08002ea9
    {
    case PHAC_DISCLOOP_POS_BIT_MASK_A:
        DEBUG_PRINTF ("\tResolving Type A... \n");
 8002e58:	481b      	ldr	r0, [pc, #108]	@ (8002ec8 <phApp_PrintTech+0xc8>)
 8002e5a:	f01b ff23 	bl	801eca4 <puts>
 8002e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002ecc <phApp_PrintTech+0xcc>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f01b fdd7 	bl	801ea18 <fflush>
        break;
 8002e6a:	e028      	b.n	8002ebe <phApp_PrintTech+0xbe>

    case PHAC_DISCLOOP_POS_BIT_MASK_B:
        DEBUG_PRINTF ("\tResolving Type B... \n");
 8002e6c:	4818      	ldr	r0, [pc, #96]	@ (8002ed0 <phApp_PrintTech+0xd0>)
 8002e6e:	f01b ff19 	bl	801eca4 <puts>
 8002e72:	4b16      	ldr	r3, [pc, #88]	@ (8002ecc <phApp_PrintTech+0xcc>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f01b fdcd 	bl	801ea18 <fflush>
        break;
 8002e7e:	e01e      	b.n	8002ebe <phApp_PrintTech+0xbe>

    case PHAC_DISCLOOP_POS_BIT_MASK_F212:
        DEBUG_PRINTF ("\tResolving Type F with baud rate 212... \n");
 8002e80:	4814      	ldr	r0, [pc, #80]	@ (8002ed4 <phApp_PrintTech+0xd4>)
 8002e82:	f01b ff0f 	bl	801eca4 <puts>
 8002e86:	4b11      	ldr	r3, [pc, #68]	@ (8002ecc <phApp_PrintTech+0xcc>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f01b fdc3 	bl	801ea18 <fflush>
        break;
 8002e92:	e014      	b.n	8002ebe <phApp_PrintTech+0xbe>

    case PHAC_DISCLOOP_POS_BIT_MASK_F424:
        DEBUG_PRINTF ("\tResolving Type F with baud rate 424... \n");
 8002e94:	4810      	ldr	r0, [pc, #64]	@ (8002ed8 <phApp_PrintTech+0xd8>)
 8002e96:	f01b ff05 	bl	801eca4 <puts>
 8002e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002ecc <phApp_PrintTech+0xcc>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f01b fdb9 	bl	801ea18 <fflush>
        break;
 8002ea6:	e00a      	b.n	8002ebe <phApp_PrintTech+0xbe>

    case PHAC_DISCLOOP_POS_BIT_MASK_V:
        DEBUG_PRINTF ("\tResolving Type V... \n");
 8002ea8:	480c      	ldr	r0, [pc, #48]	@ (8002edc <phApp_PrintTech+0xdc>)
 8002eaa:	f01b fefb 	bl	801eca4 <puts>
 8002eae:	4b07      	ldr	r3, [pc, #28]	@ (8002ecc <phApp_PrintTech+0xcc>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f01b fdaf 	bl	801ea18 <fflush>
        break;
 8002eba:	e000      	b.n	8002ebe <phApp_PrintTech+0xbe>

    default:
        break;
 8002ebc:	bf00      	nop
    }
}
 8002ebe:	bf00      	nop
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	08020f18 	.word	0x08020f18
 8002ecc:	20000070 	.word	0x20000070
 8002ed0:	08020f30 	.word	0x08020f30
 8002ed4:	08020f48 	.word	0x08020f48
 8002ed8:	08020f74 	.word	0x08020f74
 8002edc:	08020fa0 	.word	0x08020fa0

08002ee0 <phApp_Print_Buff>:
* This function will print buffer content
* \param   *pBuff   Buffer Reference
* \param   num      data size to be print
*/
void phApp_Print_Buff(uint8_t *pBuff, uint8_t num)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	460b      	mov	r3, r1
 8002eea:	70fb      	strb	r3, [r7, #3]
    uint32_t    i;

    for(i = 0; i < num; i++)
 8002eec:	2300      	movs	r3, #0
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	e010      	b.n	8002f14 <phApp_Print_Buff+0x34>
    {
        DEBUG_PRINTF(" %02X",pBuff[i]);
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	4619      	mov	r1, r3
 8002efc:	480a      	ldr	r0, [pc, #40]	@ (8002f28 <phApp_Print_Buff+0x48>)
 8002efe:	f01b fe61 	bl	801ebc4 <iprintf>
 8002f02:	4b0a      	ldr	r3, [pc, #40]	@ (8002f2c <phApp_Print_Buff+0x4c>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f01b fd85 	bl	801ea18 <fflush>
    for(i = 0; i < num; i++)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	3301      	adds	r3, #1
 8002f12:	60fb      	str	r3, [r7, #12]
 8002f14:	78fb      	ldrb	r3, [r7, #3]
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d3ea      	bcc.n	8002ef2 <phApp_Print_Buff+0x12>
    }
}
 8002f1c:	bf00      	nop
 8002f1e:	bf00      	nop
 8002f20:	3710      	adds	r7, #16
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	08020fb8 	.word	0x08020fb8
 8002f2c:	20000070 	.word	0x20000070

08002f30 <phApp_PrintTagInfo>:
* \param   pDataParams      The discovery loop data parameters
* \param   wNumberOfTags    Total number of tags detected
* \param   wTagsDetected    Technology Detected
*/
void phApp_PrintTagInfo(phacDiscLoop_Sw_DataParams_t *pDataParams, uint16_t wNumberOfTags, uint16_t wTagsDetected)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	460b      	mov	r3, r1
 8002f3a:	807b      	strh	r3, [r7, #2]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	803b      	strh	r3, [r7, #0]
#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    uint8_t bTagType;
#endif

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    if (PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_A))
 8002f40:	883b      	ldrh	r3, [r7, #0]
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f000 80da 	beq.w	8003100 <phApp_PrintTagInfo+0x1d0>
    {
        if(pDataParams->sTypeATargetInfo.bT1TFlag)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d032      	beq.n	8002fbc <phApp_PrintTagInfo+0x8c>
        {
            DEBUG_PRINTF("\tTechnology  : Type A");
 8002f56:	4898      	ldr	r0, [pc, #608]	@ (80031b8 <phApp_PrintTagInfo+0x288>)
 8002f58:	f01b fe34 	bl	801ebc4 <iprintf>
 8002f5c:	4b97      	ldr	r3, [pc, #604]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f01b fd58 	bl	801ea18 <fflush>
            DEBUG_PRINTF ("\n\t\tUID :");
 8002f68:	4895      	ldr	r0, [pc, #596]	@ (80031c0 <phApp_PrintTagInfo+0x290>)
 8002f6a:	f01b fe2b 	bl	801ebc4 <iprintf>
 8002f6e:	4b93      	ldr	r3, [pc, #588]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f01b fd4f 	bl	801ea18 <fflush>
            phApp_Print_Buff( pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aUid,
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f103 0260 	add.w	r2, r3, #96	@ 0x60
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8002f86:	4619      	mov	r1, r3
 8002f88:	4610      	mov	r0, r2
 8002f8a:	f7ff ffa9 	bl	8002ee0 <phApp_Print_Buff>
                        pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].bUidSize);
            DEBUG_PRINTF ("\n\t\tSAK : 0x%02x",pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aSak);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8002f94:	4619      	mov	r1, r3
 8002f96:	488b      	ldr	r0, [pc, #556]	@ (80031c4 <phApp_PrintTagInfo+0x294>)
 8002f98:	f01b fe14 	bl	801ebc4 <iprintf>
 8002f9c:	4b87      	ldr	r3, [pc, #540]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f01b fd38 	bl	801ea18 <fflush>
            DEBUG_PRINTF ("\n\t\tType: Type 1 Tag\n");
 8002fa8:	4887      	ldr	r0, [pc, #540]	@ (80031c8 <phApp_PrintTagInfo+0x298>)
 8002faa:	f01b fe7b 	bl	801eca4 <puts>
 8002fae:	4b83      	ldr	r3, [pc, #524]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f01b fd2f 	bl	801ea18 <fflush>
 8002fba:	e0a1      	b.n	8003100 <phApp_PrintTagInfo+0x1d0>
        }
        else
        {
            DEBUG_PRINTF("\tTechnology  : Type A");
 8002fbc:	487e      	ldr	r0, [pc, #504]	@ (80031b8 <phApp_PrintTagInfo+0x288>)
 8002fbe:	f01b fe01 	bl	801ebc4 <iprintf>
 8002fc2:	4b7e      	ldr	r3, [pc, #504]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f01b fd25 	bl	801ea18 <fflush>
            for(bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 8002fce:	2300      	movs	r3, #0
 8002fd0:	73fb      	strb	r3, [r7, #15]
 8002fd2:	e08f      	b.n	80030f4 <phApp_PrintTagInfo+0x1c4>
            {
                DEBUG_PRINTF ("\n\t\tCard: %d",bIndex + 1);
 8002fd4:	7bfb      	ldrb	r3, [r7, #15]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	4619      	mov	r1, r3
 8002fda:	487c      	ldr	r0, [pc, #496]	@ (80031cc <phApp_PrintTagInfo+0x29c>)
 8002fdc:	f01b fdf2 	bl	801ebc4 <iprintf>
 8002fe0:	4b76      	ldr	r3, [pc, #472]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f01b fd16 	bl	801ea18 <fflush>
                DEBUG_PRINTF ("\n\t\tUID :");
 8002fec:	4874      	ldr	r0, [pc, #464]	@ (80031c0 <phApp_PrintTagInfo+0x290>)
 8002fee:	f01b fde9 	bl	801ebc4 <iprintf>
 8002ff2:	4b72      	ldr	r3, [pc, #456]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f01b fd0d 	bl	801ea18 <fflush>
                phApp_Print_Buff( pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].aUid,
 8002ffe:	7bfa      	ldrb	r2, [r7, #15]
 8003000:	4613      	mov	r3, r2
 8003002:	011b      	lsls	r3, r3, #4
 8003004:	1a9b      	subs	r3, r3, r2
 8003006:	3358      	adds	r3, #88	@ 0x58
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	4413      	add	r3, r2
 800300c:	f103 0008 	add.w	r0, r3, #8
 8003010:	7bfa      	ldrb	r2, [r7, #15]
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	011b      	lsls	r3, r3, #4
 8003018:	1a9b      	subs	r3, r3, r2
 800301a:	440b      	add	r3, r1
 800301c:	336a      	adds	r3, #106	@ 0x6a
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	4619      	mov	r1, r3
 8003022:	f7ff ff5d 	bl	8002ee0 <phApp_Print_Buff>
                            pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].bUidSize);
                DEBUG_PRINTF ("\n\t\tSAK : 0x%02x",pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].aSak);
 8003026:	7bfa      	ldrb	r2, [r7, #15]
 8003028:	6879      	ldr	r1, [r7, #4]
 800302a:	4613      	mov	r3, r2
 800302c:	011b      	lsls	r3, r3, #4
 800302e:	1a9b      	subs	r3, r3, r2
 8003030:	440b      	add	r3, r1
 8003032:	336b      	adds	r3, #107	@ 0x6b
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	4619      	mov	r1, r3
 8003038:	4862      	ldr	r0, [pc, #392]	@ (80031c4 <phApp_PrintTagInfo+0x294>)
 800303a:	f01b fdc3 	bl	801ebc4 <iprintf>
 800303e:	4b5f      	ldr	r3, [pc, #380]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	4618      	mov	r0, r3
 8003046:	f01b fce7 	bl	801ea18 <fflush>

                if ((pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].aSak & (uint8_t) ~0xFB) == 0)
 800304a:	7bfa      	ldrb	r2, [r7, #15]
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	4613      	mov	r3, r2
 8003050:	011b      	lsls	r3, r3, #4
 8003052:	1a9b      	subs	r3, r3, r2
 8003054:	440b      	add	r3, r1
 8003056:	336b      	adds	r3, #107	@ 0x6b
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	f003 0304 	and.w	r3, r3, #4
 800305e:	2b00      	cmp	r3, #0
 8003060:	d145      	bne.n	80030ee <phApp_PrintTagInfo+0x1be>
                {
                    /* Bit b3 is set to zero, [Digital] 4.8.2 */
                    /* Mask out all other bits except for b7 and b6 */
                    bTagType = (pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].aSak & 0x60);
 8003062:	7bfa      	ldrb	r2, [r7, #15]
 8003064:	6879      	ldr	r1, [r7, #4]
 8003066:	4613      	mov	r3, r2
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	1a9b      	subs	r3, r3, r2
 800306c:	440b      	add	r3, r1
 800306e:	336b      	adds	r3, #107	@ 0x6b
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8003076:	73bb      	strb	r3, [r7, #14]
                    bTagType = bTagType >> 5;
 8003078:	7bbb      	ldrb	r3, [r7, #14]
 800307a:	095b      	lsrs	r3, r3, #5
 800307c:	73bb      	strb	r3, [r7, #14]

                    switch(bTagType)
 800307e:	7bbb      	ldrb	r3, [r7, #14]
 8003080:	2b03      	cmp	r3, #3
 8003082:	d833      	bhi.n	80030ec <phApp_PrintTagInfo+0x1bc>
 8003084:	a201      	add	r2, pc, #4	@ (adr r2, 800308c <phApp_PrintTagInfo+0x15c>)
 8003086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800308a:	bf00      	nop
 800308c:	0800309d 	.word	0x0800309d
 8003090:	080030b1 	.word	0x080030b1
 8003094:	080030c5 	.word	0x080030c5
 8003098:	080030d9 	.word	0x080030d9
                    {
                    case PHAC_DISCLOOP_TYPEA_TYPE2_TAG_CONFIG_MASK:
                        DEBUG_PRINTF ("\n\t\tType: Type 2 Tag\n");
 800309c:	484c      	ldr	r0, [pc, #304]	@ (80031d0 <phApp_PrintTagInfo+0x2a0>)
 800309e:	f01b fe01 	bl	801eca4 <puts>
 80030a2:	4b46      	ldr	r3, [pc, #280]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f01b fcb5 	bl	801ea18 <fflush>
                        break;
 80030ae:	e01e      	b.n	80030ee <phApp_PrintTagInfo+0x1be>
                    case PHAC_DISCLOOP_TYPEA_TYPE4A_TAG_CONFIG_MASK:
                        DEBUG_PRINTF ("\n\t\tType: Type 4A Tag\n");
 80030b0:	4848      	ldr	r0, [pc, #288]	@ (80031d4 <phApp_PrintTagInfo+0x2a4>)
 80030b2:	f01b fdf7 	bl	801eca4 <puts>
 80030b6:	4b41      	ldr	r3, [pc, #260]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	4618      	mov	r0, r3
 80030be:	f01b fcab 	bl	801ea18 <fflush>
                        break;
 80030c2:	e014      	b.n	80030ee <phApp_PrintTagInfo+0x1be>
                    case PHAC_DISCLOOP_TYPEA_TYPE_NFC_DEP_TAG_CONFIG_MASK:
                        DEBUG_PRINTF ("\n\t\tType: P2P\n");
 80030c4:	4844      	ldr	r0, [pc, #272]	@ (80031d8 <phApp_PrintTagInfo+0x2a8>)
 80030c6:	f01b fded 	bl	801eca4 <puts>
 80030ca:	4b3c      	ldr	r3, [pc, #240]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f01b fca1 	bl	801ea18 <fflush>
                        break;
 80030d6:	e00a      	b.n	80030ee <phApp_PrintTagInfo+0x1be>
                    case PHAC_DISCLOOP_TYPEA_TYPE_NFC_DEP_TYPE4A_TAG_CONFIG_MASK:
                        DEBUG_PRINTF ("\n\t\tType: Type NFC_DEP and  4A Tag\n");
 80030d8:	4840      	ldr	r0, [pc, #256]	@ (80031dc <phApp_PrintTagInfo+0x2ac>)
 80030da:	f01b fde3 	bl	801eca4 <puts>
 80030de:	4b37      	ldr	r3, [pc, #220]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f01b fc97 	bl	801ea18 <fflush>
                        break;
 80030ea:	e000      	b.n	80030ee <phApp_PrintTagInfo+0x1be>
                    default:
                        break;
 80030ec:	bf00      	nop
            for(bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 80030ee:	7bfb      	ldrb	r3, [r7, #15]
 80030f0:	3301      	adds	r3, #1
 80030f2:	73fb      	strb	r3, [r7, #15]
 80030f4:	7bfb      	ldrb	r3, [r7, #15]
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	887a      	ldrh	r2, [r7, #2]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	f63f af6a 	bhi.w	8002fd4 <phApp_PrintTagInfo+0xa4>
        }
    }
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    if (PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_B))
 8003100:	883b      	ldrh	r3, [r7, #0]
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d03e      	beq.n	8003188 <phApp_PrintTagInfo+0x258>
    {
        DEBUG_PRINTF("\tTechnology  : Type B");
 800310a:	4835      	ldr	r0, [pc, #212]	@ (80031e0 <phApp_PrintTagInfo+0x2b0>)
 800310c:	f01b fd5a 	bl	801ebc4 <iprintf>
 8003110:	4b2a      	ldr	r3, [pc, #168]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	4618      	mov	r0, r3
 8003118:	f01b fc7e 	bl	801ea18 <fflush>
        /* Loop through all the Type B tags detected and print the Pupi */
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 800311c:	2300      	movs	r3, #0
 800311e:	73fb      	strb	r3, [r7, #15]
 8003120:	e024      	b.n	800316c <phApp_PrintTagInfo+0x23c>
        {
            DEBUG_PRINTF ("\n\t\tCard: %d",bIndex + 1);
 8003122:	7bfb      	ldrb	r3, [r7, #15]
 8003124:	3301      	adds	r3, #1
 8003126:	4619      	mov	r1, r3
 8003128:	4828      	ldr	r0, [pc, #160]	@ (80031cc <phApp_PrintTagInfo+0x29c>)
 800312a:	f01b fd4b 	bl	801ebc4 <iprintf>
 800312e:	4b23      	ldr	r3, [pc, #140]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	4618      	mov	r0, r3
 8003136:	f01b fc6f 	bl	801ea18 <fflush>
            DEBUG_PRINTF ("\n\t\tUID :");
 800313a:	4821      	ldr	r0, [pc, #132]	@ (80031c0 <phApp_PrintTagInfo+0x290>)
 800313c:	f01b fd42 	bl	801ebc4 <iprintf>
 8003140:	4b1e      	ldr	r3, [pc, #120]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	4618      	mov	r0, r3
 8003148:	f01b fc66 	bl	801ea18 <fflush>
            /* PUPI Length is always 4 bytes */
            phApp_Print_Buff( pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bIndex].aPupi, 0x04);
 800314c:	7bfa      	ldrb	r2, [r7, #15]
 800314e:	4613      	mov	r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	4413      	add	r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	33c8      	adds	r3, #200	@ 0xc8
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	4413      	add	r3, r2
 800315c:	3301      	adds	r3, #1
 800315e:	2104      	movs	r1, #4
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff febd 	bl	8002ee0 <phApp_Print_Buff>
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 8003166:	7bfb      	ldrb	r3, [r7, #15]
 8003168:	3301      	adds	r3, #1
 800316a:	73fb      	strb	r3, [r7, #15]
 800316c:	7bfb      	ldrb	r3, [r7, #15]
 800316e:	b29b      	uxth	r3, r3
 8003170:	887a      	ldrh	r2, [r7, #2]
 8003172:	429a      	cmp	r2, r3
 8003174:	d8d5      	bhi.n	8003122 <phApp_PrintTagInfo+0x1f2>
        }
        DEBUG_PRINTF("\n");
 8003176:	200a      	movs	r0, #10
 8003178:	f01b fd36 	bl	801ebe8 <putchar>
 800317c:	4b0f      	ldr	r3, [pc, #60]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	4618      	mov	r0, r3
 8003184:	f01b fc48 	bl	801ea18 <fflush>
    }
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    if( PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_F212) ||
 8003188:	883b      	ldrh	r3, [r7, #0]
 800318a:	f003 0304 	and.w	r3, r3, #4
 800318e:	2b00      	cmp	r3, #0
 8003190:	d105      	bne.n	800319e <phApp_PrintTagInfo+0x26e>
        PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_F424))
 8003192:	883b      	ldrh	r3, [r7, #0]
 8003194:	f003 0308 	and.w	r3, r3, #8
    if( PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_F212) ||
 8003198:	2b00      	cmp	r3, #0
 800319a:	f000 809b 	beq.w	80032d4 <phApp_PrintTagInfo+0x3a4>
    {
        DEBUG_PRINTF("\tTechnology  : Type F");
 800319e:	4811      	ldr	r0, [pc, #68]	@ (80031e4 <phApp_PrintTagInfo+0x2b4>)
 80031a0:	f01b fd10 	bl	801ebc4 <iprintf>
 80031a4:	4b05      	ldr	r3, [pc, #20]	@ (80031bc <phApp_PrintTagInfo+0x28c>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f01b fc34 	bl	801ea18 <fflush>

        /* Loop through all the type F tags and print the IDm */
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 80031b0:	2300      	movs	r3, #0
 80031b2:	73fb      	strb	r3, [r7, #15]
 80031b4:	e089      	b.n	80032ca <phApp_PrintTagInfo+0x39a>
 80031b6:	bf00      	nop
 80031b8:	08020fc0 	.word	0x08020fc0
 80031bc:	20000070 	.word	0x20000070
 80031c0:	08020fd8 	.word	0x08020fd8
 80031c4:	08020fe4 	.word	0x08020fe4
 80031c8:	08020ff4 	.word	0x08020ff4
 80031cc:	08021008 	.word	0x08021008
 80031d0:	08021014 	.word	0x08021014
 80031d4:	08021028 	.word	0x08021028
 80031d8:	08021040 	.word	0x08021040
 80031dc:	08021050 	.word	0x08021050
 80031e0:	08021074 	.word	0x08021074
 80031e4:	0802108c 	.word	0x0802108c
        {
            DEBUG_PRINTF ("\n\t\tCard: %d",bIndex + 1);
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	3301      	adds	r3, #1
 80031ec:	4619      	mov	r1, r3
 80031ee:	4885      	ldr	r0, [pc, #532]	@ (8003404 <phApp_PrintTagInfo+0x4d4>)
 80031f0:	f01b fce8 	bl	801ebc4 <iprintf>
 80031f4:	4b84      	ldr	r3, [pc, #528]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f01b fc0c 	bl	801ea18 <fflush>
            DEBUG_PRINTF ("\n\t\tUID :");
 8003200:	4882      	ldr	r0, [pc, #520]	@ (800340c <phApp_PrintTagInfo+0x4dc>)
 8003202:	f01b fcdf 	bl	801ebc4 <iprintf>
 8003206:	4b80      	ldr	r3, [pc, #512]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	4618      	mov	r0, r3
 800320e:	f01b fc03 	bl	801ea18 <fflush>
            phApp_Print_Buff( pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm,
 8003212:	7bfa      	ldrb	r2, [r7, #15]
 8003214:	4613      	mov	r3, r2
 8003216:	005b      	lsls	r3, r3, #1
 8003218:	4413      	add	r3, r2
 800321a:	00da      	lsls	r2, r3, #3
 800321c:	1ad2      	subs	r2, r2, r3
 800321e:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	4413      	add	r3, r2
 8003226:	3304      	adds	r3, #4
 8003228:	2108      	movs	r1, #8
 800322a:	4618      	mov	r0, r3
 800322c:	f7ff fe58 	bl	8002ee0 <phApp_Print_Buff>
                        PHAC_DISCLOOP_FELICA_IDM_LENGTH );
            if ((pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm[0] == 0x01) &&
 8003230:	7bfa      	ldrb	r2, [r7, #15]
 8003232:	6879      	ldr	r1, [r7, #4]
 8003234:	4613      	mov	r3, r2
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	4413      	add	r3, r2
 800323a:	00da      	lsls	r2, r3, #3
 800323c:	1ad2      	subs	r2, r2, r3
 800323e:	188b      	adds	r3, r1, r2
 8003240:	3394      	adds	r3, #148	@ 0x94
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	2b01      	cmp	r3, #1
 8003246:	d115      	bne.n	8003274 <phApp_PrintTagInfo+0x344>
                (pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm[1] == 0xFE))
 8003248:	7bfa      	ldrb	r2, [r7, #15]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	4413      	add	r3, r2
 8003252:	00da      	lsls	r2, r3, #3
 8003254:	1ad2      	subs	r2, r2, r3
 8003256:	188b      	adds	r3, r1, r2
 8003258:	3395      	adds	r3, #149	@ 0x95
 800325a:	781b      	ldrb	r3, [r3, #0]
            if ((pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm[0] == 0x01) &&
 800325c:	2bfe      	cmp	r3, #254	@ 0xfe
 800325e:	d109      	bne.n	8003274 <phApp_PrintTagInfo+0x344>
            {
                /* This is Type F tag with P2P capabilities */
                DEBUG_PRINTF ("\n\t\tType: P2P");
 8003260:	486b      	ldr	r0, [pc, #428]	@ (8003410 <phApp_PrintTagInfo+0x4e0>)
 8003262:	f01b fcaf 	bl	801ebc4 <iprintf>
 8003266:	4b68      	ldr	r3, [pc, #416]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	4618      	mov	r0, r3
 800326e:	f01b fbd3 	bl	801ea18 <fflush>
 8003272:	e008      	b.n	8003286 <phApp_PrintTagInfo+0x356>
            }
            else
            {
                /* This is Type F T3T tag */
                DEBUG_PRINTF ("\n\t\tType: Type 3 Tag");
 8003274:	4867      	ldr	r0, [pc, #412]	@ (8003414 <phApp_PrintTagInfo+0x4e4>)
 8003276:	f01b fca5 	bl	801ebc4 <iprintf>
 800327a:	4b63      	ldr	r3, [pc, #396]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	4618      	mov	r0, r3
 8003282:	f01b fbc9 	bl	801ea18 <fflush>
            }

            if(pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].bBaud != PHAC_DISCLOOP_CON_BITR_212)
 8003286:	7bfa      	ldrb	r2, [r7, #15]
 8003288:	6879      	ldr	r1, [r7, #4]
 800328a:	4613      	mov	r3, r2
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	4413      	add	r3, r2
 8003290:	00da      	lsls	r2, r3, #3
 8003292:	1ad2      	subs	r2, r2, r3
 8003294:	188b      	adds	r3, r1, r2
 8003296:	33a6      	adds	r3, #166	@ 0xa6
 8003298:	781b      	ldrb	r3, [r3, #0]
 800329a:	2b04      	cmp	r3, #4
 800329c:	d009      	beq.n	80032b2 <phApp_PrintTagInfo+0x382>
            {
                DEBUG_PRINTF ("\n\t\tBit Rate: 424\n");
 800329e:	485e      	ldr	r0, [pc, #376]	@ (8003418 <phApp_PrintTagInfo+0x4e8>)
 80032a0:	f01b fd00 	bl	801eca4 <puts>
 80032a4:	4b58      	ldr	r3, [pc, #352]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f01b fbb4 	bl	801ea18 <fflush>
 80032b0:	e008      	b.n	80032c4 <phApp_PrintTagInfo+0x394>
            }
            else
            {
                DEBUG_PRINTF ("\n\t\tBit Rate: 212\n");
 80032b2:	485a      	ldr	r0, [pc, #360]	@ (800341c <phApp_PrintTagInfo+0x4ec>)
 80032b4:	f01b fcf6 	bl	801eca4 <puts>
 80032b8:	4b53      	ldr	r3, [pc, #332]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	4618      	mov	r0, r3
 80032c0:	f01b fbaa 	bl	801ea18 <fflush>
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 80032c4:	7bfb      	ldrb	r3, [r7, #15]
 80032c6:	3301      	adds	r3, #1
 80032c8:	73fb      	strb	r3, [r7, #15]
 80032ca:	7bfb      	ldrb	r3, [r7, #15]
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	887a      	ldrh	r2, [r7, #2]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d889      	bhi.n	80031e8 <phApp_PrintTagInfo+0x2b8>
        }
    }
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    if (PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_V))
 80032d4:	883b      	ldrh	r3, [r7, #0]
 80032d6:	f003 0310 	and.w	r3, r3, #16
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d03d      	beq.n	800335a <phApp_PrintTagInfo+0x42a>
    {
        DEBUG_PRINTF("\tTechnology  : Type V / ISO 15693 / T5T");
 80032de:	4850      	ldr	r0, [pc, #320]	@ (8003420 <phApp_PrintTagInfo+0x4f0>)
 80032e0:	f01b fc70 	bl	801ebc4 <iprintf>
 80032e4:	4b48      	ldr	r3, [pc, #288]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f01b fb94 	bl	801ea18 <fflush>
        /* Loop through all the Type V tags detected and print the UIDs */
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 80032f0:	2300      	movs	r3, #0
 80032f2:	73fb      	strb	r3, [r7, #15]
 80032f4:	e023      	b.n	800333e <phApp_PrintTagInfo+0x40e>
        {
            DEBUG_PRINTF ("\n\t\tCard: %d",bIndex + 1);
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	3301      	adds	r3, #1
 80032fa:	4619      	mov	r1, r3
 80032fc:	4841      	ldr	r0, [pc, #260]	@ (8003404 <phApp_PrintTagInfo+0x4d4>)
 80032fe:	f01b fc61 	bl	801ebc4 <iprintf>
 8003302:	4b41      	ldr	r3, [pc, #260]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	4618      	mov	r0, r3
 800330a:	f01b fb85 	bl	801ea18 <fflush>
            DEBUG_PRINTF ("\n\t\tUID :");
 800330e:	483f      	ldr	r0, [pc, #252]	@ (800340c <phApp_PrintTagInfo+0x4dc>)
 8003310:	f01b fc58 	bl	801ebc4 <iprintf>
 8003314:	4b3c      	ldr	r3, [pc, #240]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	4618      	mov	r0, r3
 800331c:	f01b fb7c 	bl	801ea18 <fflush>
            phApp_Print_Buff( pDataParams->sTypeVTargetInfo.aTypeV[bIndex].aUid, 0x08);
 8003320:	7bfa      	ldrb	r2, [r7, #15]
 8003322:	4613      	mov	r3, r2
 8003324:	00db      	lsls	r3, r3, #3
 8003326:	4413      	add	r3, r2
 8003328:	33d8      	adds	r3, #216	@ 0xd8
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	4413      	add	r3, r2
 800332e:	330b      	adds	r3, #11
 8003330:	2108      	movs	r1, #8
 8003332:	4618      	mov	r0, r3
 8003334:	f7ff fdd4 	bl	8002ee0 <phApp_Print_Buff>
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 8003338:	7bfb      	ldrb	r3, [r7, #15]
 800333a:	3301      	adds	r3, #1
 800333c:	73fb      	strb	r3, [r7, #15]
 800333e:	7bfb      	ldrb	r3, [r7, #15]
 8003340:	b29b      	uxth	r3, r3
 8003342:	887a      	ldrh	r2, [r7, #2]
 8003344:	429a      	cmp	r2, r3
 8003346:	d8d6      	bhi.n	80032f6 <phApp_PrintTagInfo+0x3c6>
        }
        DEBUG_PRINTF("\n");
 8003348:	200a      	movs	r0, #10
 800334a:	f01b fc4d 	bl	801ebe8 <putchar>
 800334e:	4b2e      	ldr	r3, [pc, #184]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	4618      	mov	r0, r3
 8003356:	f01b fb5f 	bl	801ea18 <fflush>
    }
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    if (PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3))
 800335a:	883b      	ldrh	r3, [r7, #0]
 800335c:	f003 0320 	and.w	r3, r3, #32
 8003360:	2b00      	cmp	r3, #0
 8003362:	d04b      	beq.n	80033fc <phApp_PrintTagInfo+0x4cc>
    {
        DEBUG_PRINTF("\tTechnology  : ISO 18000p3m3 / EPC Gen2");
 8003364:	482f      	ldr	r0, [pc, #188]	@ (8003424 <phApp_PrintTagInfo+0x4f4>)
 8003366:	f01b fc2d 	bl	801ebc4 <iprintf>
 800336a:	4b27      	ldr	r3, [pc, #156]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	4618      	mov	r0, r3
 8003372:	f01b fb51 	bl	801ea18 <fflush>
        /* Loop through all the 18000p3m3 tags detected and print the UII */
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 8003376:	2300      	movs	r3, #0
 8003378:	73fb      	strb	r3, [r7, #15]
 800337a:	e031      	b.n	80033e0 <phApp_PrintTagInfo+0x4b0>
        {
            DEBUG_PRINTF("\n\t\tCard: %d",bIndex + 1);
 800337c:	7bfb      	ldrb	r3, [r7, #15]
 800337e:	3301      	adds	r3, #1
 8003380:	4619      	mov	r1, r3
 8003382:	4820      	ldr	r0, [pc, #128]	@ (8003404 <phApp_PrintTagInfo+0x4d4>)
 8003384:	f01b fc1e 	bl	801ebc4 <iprintf>
 8003388:	4b1f      	ldr	r3, [pc, #124]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	4618      	mov	r0, r3
 8003390:	f01b fb42 	bl	801ea18 <fflush>
            DEBUG_PRINTF("\n\t\tUII :");
 8003394:	4824      	ldr	r0, [pc, #144]	@ (8003428 <phApp_PrintTagInfo+0x4f8>)
 8003396:	f01b fc15 	bl	801ebc4 <iprintf>
 800339a:	4b1b      	ldr	r3, [pc, #108]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f01b fb39 	bl	801ea18 <fflush>
            phApp_Print_Buff(
                pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[bIndex].aUii,
 80033a6:	7bfa      	ldrb	r2, [r7, #15]
 80033a8:	4613      	mov	r3, r2
 80033aa:	011b      	lsls	r3, r3, #4
 80033ac:	1a9b      	subs	r3, r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	33e8      	adds	r3, #232	@ 0xe8
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	4413      	add	r3, r2
 80033b6:	f103 0008 	add.w	r0, r3, #8
                (pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[bIndex].wUiiLength / 8));
 80033ba:	7bfa      	ldrb	r2, [r7, #15]
 80033bc:	6879      	ldr	r1, [r7, #4]
 80033be:	4613      	mov	r3, r2
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	1a9b      	subs	r3, r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	440b      	add	r3, r1
 80033c8:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 80033cc:	881b      	ldrh	r3, [r3, #0]
            phApp_Print_Buff(
 80033ce:	08db      	lsrs	r3, r3, #3
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	4619      	mov	r1, r3
 80033d6:	f7ff fd83 	bl	8002ee0 <phApp_Print_Buff>
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 80033da:	7bfb      	ldrb	r3, [r7, #15]
 80033dc:	3301      	adds	r3, #1
 80033de:	73fb      	strb	r3, [r7, #15]
 80033e0:	7bfb      	ldrb	r3, [r7, #15]
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	887a      	ldrh	r2, [r7, #2]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d8c8      	bhi.n	800337c <phApp_PrintTagInfo+0x44c>
        }
        DEBUG_PRINTF("\n");
 80033ea:	200a      	movs	r0, #10
 80033ec:	f01b fbfc 	bl	801ebe8 <putchar>
 80033f0:	4b05      	ldr	r3, [pc, #20]	@ (8003408 <phApp_PrintTagInfo+0x4d8>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f01b fb0e 	bl	801ea18 <fflush>
    }
#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */
}
 80033fc:	bf00      	nop
 80033fe:	3710      	adds	r7, #16
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	08021008 	.word	0x08021008
 8003408:	20000070 	.word	0x20000070
 800340c:	08020fd8 	.word	0x08020fd8
 8003410:	08021040 	.word	0x08021040
 8003414:	080210a4 	.word	0x080210a4
 8003418:	080210b8 	.word	0x080210b8
 800341c:	080210cc 	.word	0x080210cc
 8003420:	080210e0 	.word	0x080210e0
 8003424:	08021108 	.word	0x08021108
 8003428:	08021130 	.word	0x08021130

0800342c <phApp_CPU_Init>:
* This function will initialize Host Controller interfaced with NXP Reader IC's.
* Any initialization which is not generic across Platforms, should be done here.
* Note: For NXP NFC Controllers HOST initialization is not required.
*/
void phApp_CPU_Init(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
	DEBUG_PRINTF("STM32 CPU already initialized\r\n");
 8003430:	4805      	ldr	r0, [pc, #20]	@ (8003448 <phApp_CPU_Init+0x1c>)
 8003432:	f01b fc37 	bl	801eca4 <puts>
 8003436:	4b05      	ldr	r3, [pc, #20]	@ (800344c <phApp_CPU_Init+0x20>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	4618      	mov	r0, r3
 800343e:	f01b faeb 	bl	801ea18 <fflush>
    }
#else
    /* In case of LPC series, startup file takes care of initializing clock and ports.
     * No initialization is required in Linux environment. */
#endif
}
 8003442:	bf00      	nop
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	080214cc 	.word	0x080214cc
 800344c:	20000070 	.word	0x20000070

08003450 <phApp_Comp_Init>:

/**
* This function will initialize Reader LIbrary Component
*/
phStatus_t phApp_Comp_Init(void * pDiscLoopParams)
{
 8003450:	b480      	push	{r7}
 8003452:	b085      	sub	sp, #20
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
    phStatus_t wStatus = PH_ERR_SUCCESS;
 8003458:	2300      	movs	r3, #0
 800345a:	81fb      	strh	r3, [r7, #14]
#if defined(NXPBUILD__PHPAL_I18092MPI_SW) || defined(NXPBUILD__PHPAL_I18092MT_SW) || \
    defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE) || \
    defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS) || \
    defined(NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)

    phacDiscLoop_Sw_DataParams_t * pDiscLoop = (phacDiscLoop_Sw_DataParams_t *)pDiscLoopParams;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	60bb      	str	r3, [r7, #8]
#endif /* NXPBUILD__PHLN_LLCP_SW */

#ifdef NXPBUILD__PHAC_DISCLOOP_SW
#if defined(NXPBUILD__PHPAL_I18092MPI_SW) || defined(NXPBUILD__PHPAL_I18092MT_SW)
    /* Assign the GI for Type A */
    pDiscLoop->sTypeATargetInfo.sTypeA_P2P.pGi       = (uint8_t *)aLLCPGeneralBytes;
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	4a11      	ldr	r2, [pc, #68]	@ (80034a8 <phApp_Comp_Init+0x58>)
 8003464:	675a      	str	r2, [r3, #116]	@ 0x74
    pDiscLoop->sTypeATargetInfo.sTypeA_P2P.bGiLength = bLLCPGBLength;
 8003466:	4b11      	ldr	r3, [pc, #68]	@ (80034ac <phApp_Comp_Init+0x5c>)
 8003468:	781a      	ldrb	r2, [r3, #0]
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    /* Assign the GI for Type F */
    pDiscLoop->sTypeFTargetInfo.sTypeF_P2P.pGi       = (uint8_t *)aLLCPGeneralBytes;
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	4a0d      	ldr	r2, [pc, #52]	@ (80034a8 <phApp_Comp_Init+0x58>)
 8003474:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    pDiscLoop->sTypeFTargetInfo.sTypeF_P2P.bGiLength = bLLCPGBLength;
 8003478:	4b0c      	ldr	r3, [pc, #48]	@ (80034ac <phApp_Comp_Init+0x5c>)
 800347a:	781a      	ldrb	r2, [r3, #0]
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
#endif

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    /* Assign ATR response for Type A */
    pDiscLoop->sTypeATargetInfo.sTypeA_P2P.pAtrRes   = aResponseHolder;
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	4a0a      	ldr	r2, [pc, #40]	@ (80034b0 <phApp_Comp_Init+0x60>)
 8003486:	67da      	str	r2, [r3, #124]	@ 0x7c
#endif
#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS) ||  defined(NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || \
    defined(NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)
    /* Assign ATR response for Type F */
    pDiscLoop->sTypeFTargetInfo.sTypeF_P2P.pAtrRes   = aResponseHolder;
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	4a09      	ldr	r2, [pc, #36]	@ (80034b0 <phApp_Comp_Init+0x60>)
 800348c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS
    /* Assign ATS buffer for Type A */
    pDiscLoop->sTypeATargetInfo.sTypeA_I3P4.pAts     = aResponseHolder;
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	4a07      	ldr	r2, [pc, #28]	@ (80034b0 <phApp_Comp_Init+0x60>)
 8003494:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
#endif /* NXPBUILD__PHAC_DISCLOOP_SW */
    return wStatus;
 8003498:	89fb      	ldrh	r3, [r7, #14]
}
 800349a:	4618      	mov	r0, r3
 800349c:	3714      	adds	r7, #20
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr
 80034a6:	bf00      	nop
 80034a8:	20000024 	.word	0x20000024
 80034ac:	20000048 	.word	0x20000048
 80034b0:	2000052c 	.word	0x2000052c

080034b4 <phApp_Configure_IRQ>:

phStatus_t phApp_Configure_IRQ()
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
#ifdef PH_PLATFORM_HAS_ICFRONTEND
    // LinuxPN5190IRQ
#if !(defined(PH_OSAL_LINUX) && defined(NXPBUILD__PHHAL_HW_PN5190))
    phDriver_Pin_Config_t pinCfg;

    pinCfg.bOutputLogic = PH_DRIVER_SET_LOW;		// 
 80034ba:	2300      	movs	r3, #0
 80034bc:	717b      	strb	r3, [r7, #5]
    pinCfg.bPullSelect = PHDRIVER_PIN_IRQ_PULL_CFG;	// 
 80034be:	2301      	movs	r3, #1
 80034c0:	713b      	strb	r3, [r7, #4]
    pinCfg.eInterruptConfig = PIN_IRQ_TRIGGER_TYPE;	//
 80034c2:	2304      	movs	r3, #4
 80034c4:	71bb      	strb	r3, [r7, #6]

    phDriver_PinConfig(PHDRIVER_PIN_IRQ, PH_DRIVER_PINFUNC_INTERRUPT, &pinCfg);
 80034c6:	1d3b      	adds	r3, r7, #4
 80034c8:	2204      	movs	r2, #4
 80034ca:	2110      	movs	r1, #16
 80034cc:	4808      	ldr	r0, [pc, #32]	@ (80034f0 <phApp_Configure_IRQ+0x3c>)
 80034ce:	f015 fb85 	bl	8018bdc <phDriver_PinConfig>
#endif /* PHDRIVER_KINETIS_K82 */

#endif /* #ifdef PH_PLATFORM_HAS_ICFRONTEND */

    //  - IRQ
    DEBUG_PRINTF("IRQ configuration.\r\n"); //skipped - using polling mode
 80034d2:	4808      	ldr	r0, [pc, #32]	@ (80034f4 <phApp_Configure_IRQ+0x40>)
 80034d4:	f01b fbe6 	bl	801eca4 <puts>
 80034d8:	4b07      	ldr	r3, [pc, #28]	@ (80034f8 <phApp_Configure_IRQ+0x44>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	4618      	mov	r0, r3
 80034e0:	f01b fa9a 	bl	801ea18 <fflush>

    return PH_ERR_SUCCESS;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3708      	adds	r7, #8
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	48000400 	.word	0x48000400
 80034f4:	080214ec 	.word	0x080214ec
 80034f8:	20000070 	.word	0x20000070

080034fc <phApp_HALConfigAutoColl>:
*******************************************************************************/
/**
* This function will initialize Hal Target Config
*/
phStatus_t phApp_HALConfigAutoColl(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b08a      	sub	sp, #40	@ 0x28
 8003500:	af02      	add	r7, sp, #8
#ifdef NXPBUILD__PHHAL_HW_TARGET
    phStatus_t wStatus;
    uint8_t baDynamicUidConfig[1U] = { 1U };
 8003502:	2301      	movs	r3, #1
 8003504:	773b      	strb	r3, [r7, #28]
    uint8_t baReadEepromConfig[24U] = { 0U };
 8003506:	1d3b      	adds	r3, r7, #4
 8003508:	2200      	movs	r2, #0
 800350a:	601a      	str	r2, [r3, #0]
 800350c:	605a      	str	r2, [r3, #4]
 800350e:	609a      	str	r2, [r3, #8]
 8003510:	60da      	str	r2, [r3, #12]
 8003512:	611a      	str	r2, [r3, #16]
 8003514:	615a      	str	r2, [r3, #20]

    /* Read Set Listen Parameters data from EEPROM */
    wStatus = phhalHw_Pn5180_Instr_ReadE2Prom(
 8003516:	4b54      	ldr	r3, [pc, #336]	@ (8003668 <phApp_HALConfigAutoColl+0x16c>)
 8003518:	6818      	ldr	r0, [r3, #0]
 800351a:	1d3a      	adds	r2, r7, #4
 800351c:	2318      	movs	r3, #24
 800351e:	2140      	movs	r1, #64	@ 0x40
 8003520:	f00e f97e 	bl	8011820 <phhalHw_Pn5180_Instr_ReadE2Prom>
 8003524:	4603      	mov	r3, r0
 8003526:	83fb      	strh	r3, [r7, #30]
        (phhalHw_Pn5180_DataParams_t *) pHal,
        PHHAL_HW_PN5180_SET_LISTEN_E2PROM_ADDR,
        baReadEepromConfig,
        24U
        );
    CHECK_SUCCESS(wStatus);
 8003528:	8bfb      	ldrh	r3, [r7, #30]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00d      	beq.n	800354a <phApp_HALConfigAutoColl+0x4e>
 800352e:	8bfb      	ldrh	r3, [r7, #30]
 8003530:	461a      	mov	r2, r3
 8003532:	2152      	movs	r1, #82	@ 0x52
 8003534:	484d      	ldr	r0, [pc, #308]	@ (800366c <phApp_HALConfigAutoColl+0x170>)
 8003536:	f01b fb45 	bl	801ebc4 <iprintf>
 800353a:	4b4d      	ldr	r3, [pc, #308]	@ (8003670 <phApp_HALConfigAutoColl+0x174>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	4618      	mov	r0, r3
 8003542:	f01b fa69 	bl	801ea18 <fflush>
 8003546:	8bfb      	ldrh	r3, [r7, #30]
 8003548:	e08a      	b.n	8003660 <phApp_HALConfigAutoColl+0x164>

    /* Verify EEPROM data and configure Set Listen Parameters if EEPROM data is not correct. */
    if ((memcmp(&baReadEepromConfig[0U], sens_res, 2U) != 0x00)  ||
 800354a:	1d3b      	adds	r3, r7, #4
 800354c:	2202      	movs	r2, #2
 800354e:	4949      	ldr	r1, [pc, #292]	@ (8003674 <phApp_HALConfigAutoColl+0x178>)
 8003550:	4618      	mov	r0, r3
 8003552:	f01b fc87 	bl	801ee64 <memcmp>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d11a      	bne.n	8003592 <phApp_HALConfigAutoColl+0x96>
        (memcmp(&baReadEepromConfig[2U], nfc_id1, 3U) != 0x00)   ||
 800355c:	1d3b      	adds	r3, r7, #4
 800355e:	3302      	adds	r3, #2
 8003560:	2203      	movs	r2, #3
 8003562:	4945      	ldr	r1, [pc, #276]	@ (8003678 <phApp_HALConfigAutoColl+0x17c>)
 8003564:	4618      	mov	r0, r3
 8003566:	f01b fc7d 	bl	801ee64 <memcmp>
 800356a:	4603      	mov	r3, r0
    if ((memcmp(&baReadEepromConfig[0U], sens_res, 2U) != 0x00)  ||
 800356c:	2b00      	cmp	r3, #0
 800356e:	d110      	bne.n	8003592 <phApp_HALConfigAutoColl+0x96>
        (memcmp(&baReadEepromConfig[5U], &sel_res, 1U) != 0x00)  ||
 8003570:	1d3b      	adds	r3, r7, #4
 8003572:	3305      	adds	r3, #5
 8003574:	781a      	ldrb	r2, [r3, #0]
 8003576:	4b41      	ldr	r3, [pc, #260]	@ (800367c <phApp_HALConfigAutoColl+0x180>)
 8003578:	781b      	ldrb	r3, [r3, #0]
        (memcmp(&baReadEepromConfig[2U], nfc_id1, 3U) != 0x00)   ||
 800357a:	429a      	cmp	r2, r3
 800357c:	d109      	bne.n	8003592 <phApp_HALConfigAutoColl+0x96>
        (memcmp(&baReadEepromConfig[6U], poll_res, 18U) != 0x00))
 800357e:	1d3b      	adds	r3, r7, #4
 8003580:	3306      	adds	r3, #6
 8003582:	2212      	movs	r2, #18
 8003584:	493e      	ldr	r1, [pc, #248]	@ (8003680 <phApp_HALConfigAutoColl+0x184>)
 8003586:	4618      	mov	r0, r3
 8003588:	f01b fc6c 	bl	801ee64 <memcmp>
 800358c:	4603      	mov	r3, r0
        (memcmp(&baReadEepromConfig[5U], &sel_res, 1U) != 0x00)  ||
 800358e:	2b00      	cmp	r3, #0
 8003590:	d020      	beq.n	80035d4 <phApp_HALConfigAutoColl+0xd8>
    {
        /* Configure Set Listen Parameters. */
        wStatus = phhalHw_Pn5180_SetListenParameters(
 8003592:	4b35      	ldr	r3, [pc, #212]	@ (8003668 <phApp_HALConfigAutoColl+0x16c>)
 8003594:	6818      	ldr	r0, [r3, #0]
 8003596:	4b39      	ldr	r3, [pc, #228]	@ (800367c <phApp_HALConfigAutoColl+0x180>)
 8003598:	781a      	ldrb	r2, [r3, #0]
 800359a:	4b3a      	ldr	r3, [pc, #232]	@ (8003684 <phApp_HALConfigAutoColl+0x188>)
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	9301      	str	r3, [sp, #4]
 80035a0:	4b37      	ldr	r3, [pc, #220]	@ (8003680 <phApp_HALConfigAutoColl+0x184>)
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	4613      	mov	r3, r2
 80035a6:	4a34      	ldr	r2, [pc, #208]	@ (8003678 <phApp_HALConfigAutoColl+0x17c>)
 80035a8:	4932      	ldr	r1, [pc, #200]	@ (8003674 <phApp_HALConfigAutoColl+0x178>)
 80035aa:	f00d faa9 	bl	8010b00 <phhalHw_Pn5180_SetListenParameters>
 80035ae:	4603      	mov	r3, r0
 80035b0:	83fb      	strh	r3, [r7, #30]
            &nfc_id1[0],
            sel_res,
            &poll_res[0],
            nfc_id3
            );
        CHECK_SUCCESS(wStatus);
 80035b2:	8bfb      	ldrh	r3, [r7, #30]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00d      	beq.n	80035d4 <phApp_HALConfigAutoColl+0xd8>
 80035b8:	8bfb      	ldrh	r3, [r7, #30]
 80035ba:	461a      	mov	r2, r3
 80035bc:	2163      	movs	r1, #99	@ 0x63
 80035be:	482b      	ldr	r0, [pc, #172]	@ (800366c <phApp_HALConfigAutoColl+0x170>)
 80035c0:	f01b fb00 	bl	801ebc4 <iprintf>
 80035c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003670 <phApp_HALConfigAutoColl+0x174>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f01b fa24 	bl	801ea18 <fflush>
 80035d0:	8bfb      	ldrh	r3, [r7, #30]
 80035d2:	e045      	b.n	8003660 <phApp_HALConfigAutoColl+0x164>
    }

    if (pHal->wFirmwareVer < 0x308U)
 80035d4:	4b24      	ldr	r3, [pc, #144]	@ (8003668 <phApp_HALConfigAutoColl+0x16c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 80035dc:	f5b3 7f42 	cmp.w	r3, #776	@ 0x308
 80035e0:	d201      	bcs.n	80035e6 <phApp_HALConfigAutoColl+0xea>
    {
        /* With Pn5180 FW version < 3.8, only static UID is supported. */
        baDynamicUidConfig[0] = 0x00;
 80035e2:	2300      	movs	r3, #0
 80035e4:	773b      	strb	r3, [r7, #28]
    }

    /* Read Dynamic UID configuration from EEPROM */
    wStatus = phhalHw_Pn5180_Instr_ReadE2Prom(
 80035e6:	4b20      	ldr	r3, [pc, #128]	@ (8003668 <phApp_HALConfigAutoColl+0x16c>)
 80035e8:	6818      	ldr	r0, [r3, #0]
 80035ea:	1d3a      	adds	r2, r7, #4
 80035ec:	2301      	movs	r3, #1
 80035ee:	2158      	movs	r1, #88	@ 0x58
 80035f0:	f00e f916 	bl	8011820 <phhalHw_Pn5180_Instr_ReadE2Prom>
 80035f4:	4603      	mov	r3, r0
 80035f6:	83fb      	strh	r3, [r7, #30]
        (phhalHw_Pn5180_DataParams_t *) pHal,
        PHHAL_HW_PN5180_DYN_UID_CFG_E2PROM_ADDR,
        baReadEepromConfig,
        1U
        );
    CHECK_SUCCESS(wStatus);
 80035f8:	8bfb      	ldrh	r3, [r7, #30]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d00d      	beq.n	800361a <phApp_HALConfigAutoColl+0x11e>
 80035fe:	8bfb      	ldrh	r3, [r7, #30]
 8003600:	461a      	mov	r2, r3
 8003602:	2173      	movs	r1, #115	@ 0x73
 8003604:	4819      	ldr	r0, [pc, #100]	@ (800366c <phApp_HALConfigAutoColl+0x170>)
 8003606:	f01b fadd 	bl	801ebc4 <iprintf>
 800360a:	4b19      	ldr	r3, [pc, #100]	@ (8003670 <phApp_HALConfigAutoColl+0x174>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	4618      	mov	r0, r3
 8003612:	f01b fa01 	bl	801ea18 <fflush>
 8003616:	8bfb      	ldrh	r3, [r7, #30]
 8003618:	e022      	b.n	8003660 <phApp_HALConfigAutoColl+0x164>

    /* Verify EEPROM data and perform Dynamic UID configuration if EEPROM data is not correct. */
    if (memcmp(baReadEepromConfig, baDynamicUidConfig, 1U) != 0x00)
 800361a:	1d3b      	adds	r3, r7, #4
 800361c:	781a      	ldrb	r2, [r3, #0]
 800361e:	f107 031c 	add.w	r3, r7, #28
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	429a      	cmp	r2, r3
 8003626:	d01a      	beq.n	800365e <phApp_HALConfigAutoColl+0x162>
    {
        /* Configure Dynamic UID */
        wStatus = phhalHw_Pn5180_Instr_WriteE2Prom(
 8003628:	4b0f      	ldr	r3, [pc, #60]	@ (8003668 <phApp_HALConfigAutoColl+0x16c>)
 800362a:	6818      	ldr	r0, [r3, #0]
 800362c:	f107 021c 	add.w	r2, r7, #28
 8003630:	2301      	movs	r3, #1
 8003632:	2158      	movs	r1, #88	@ 0x58
 8003634:	f00e f87c 	bl	8011730 <phhalHw_Pn5180_Instr_WriteE2Prom>
 8003638:	4603      	mov	r3, r0
 800363a:	83fb      	strh	r3, [r7, #30]
            (phhalHw_Pn5180_DataParams_t *) pHal,
            PHHAL_HW_PN5180_DYN_UID_CFG_E2PROM_ADDR,
            baDynamicUidConfig,
            1U
            );
        CHECK_SUCCESS(wStatus);
 800363c:	8bfb      	ldrh	r3, [r7, #30]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00d      	beq.n	800365e <phApp_HALConfigAutoColl+0x162>
 8003642:	8bfb      	ldrh	r3, [r7, #30]
 8003644:	461a      	mov	r2, r3
 8003646:	217f      	movs	r1, #127	@ 0x7f
 8003648:	4808      	ldr	r0, [pc, #32]	@ (800366c <phApp_HALConfigAutoColl+0x170>)
 800364a:	f01b fabb 	bl	801ebc4 <iprintf>
 800364e:	4b08      	ldr	r3, [pc, #32]	@ (8003670 <phApp_HALConfigAutoColl+0x174>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	4618      	mov	r0, r3
 8003656:	f01b f9df 	bl	801ea18 <fflush>
 800365a:	8bfb      	ldrh	r3, [r7, #30]
 800365c:	e000      	b.n	8003660 <phApp_HALConfigAutoColl+0x164>
    }
#endif /* NXPBUILD__PHHAL_HW_TARGET */
    return PH_ERR_SUCCESS;
 800365e:	2300      	movs	r3, #0
}
 8003660:	4618      	mov	r0, r3
 8003662:	3720      	adds	r7, #32
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	20000570 	.word	0x20000570
 800366c:	08021500 	.word	0x08021500
 8003670:	20000070 	.word	0x20000070
 8003674:	20000004 	.word	0x20000004
 8003678:	20000008 	.word	0x20000008
 800367c:	2000000b 	.word	0x2000000b
 8003680:	20000010 	.word	0x20000010
 8003684:	2000000c 	.word	0x2000000c

08003688 <phCryptoRng_Sw_Init>:

static const uint8_t PH_CRYPTOSYM_SW_CONST_ROM phCryptoRng_Sw_BlockCipherDf_DefaultKey[PHCRYPTORNG_SW_KEYLEN] =
{0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F};

phStatus_t phCryptoRng_Sw_Init(phCryptoRng_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pCryptoDataParams)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	460b      	mov	r3, r1
 8003692:	607a      	str	r2, [r7, #4]
 8003694:	817b      	strh	r3, [r7, #10]
    if(sizeof(phCryptoRng_Sw_DataParams_t) != wSizeOfDataParams)
 8003696:	897b      	ldrh	r3, [r7, #10]
 8003698:	2b20      	cmp	r3, #32
 800369a:	d002      	beq.n	80036a2 <phCryptoRng_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTORNG);
 800369c:	f24e 4320 	movw	r3, #58400	@ 0xe420
 80036a0:	e01b      	b.n	80036da <phCryptoRng_Sw_Init+0x52>
    }
    PH_ASSERT_NULL (pDataParams);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <phCryptoRng_Sw_Init+0x24>
 80036a8:	2321      	movs	r3, #33	@ 0x21
 80036aa:	e016      	b.n	80036da <phCryptoRng_Sw_Init+0x52>
    PH_ASSERT_NULL (pCryptoDataParams);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <phCryptoRng_Sw_Init+0x2e>
 80036b2:	2321      	movs	r3, #33	@ 0x21
 80036b4:	e011      	b.n	80036da <phCryptoRng_Sw_Init+0x52>

    /* Init. private data */
    pDataParams->wId = PH_COMP_CRYPTORNG | PH_CRYPTORNG_SW_ID;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f24e 4201 	movw	r2, #58369	@ 0xe401
 80036bc:	801a      	strh	r2, [r3, #0]
    pDataParams->pCryptoDataParams = pCryptoDataParams;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	605a      	str	r2, [r3, #4]
    (void) memset(pDataParams->V, 0, (size_t) sizeof(pDataParams->V));
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	3308      	adds	r3, #8
 80036c8:	2210      	movs	r2, #16
 80036ca:	2100      	movs	r1, #0
 80036cc:	4618      	mov	r0, r3
 80036ce:	f01b fbd9 	bl	801ee84 <memset>
    pDataParams->bState = PHCRYPTORNG_SW_STATE_INIT;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	771a      	strb	r2, [r3, #28]

    return PH_ERR_SUCCESS;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
	...

080036e4 <phCryptoRng_Sw_Seed>:

phStatus_t phCryptoRng_Sw_Seed(phCryptoRng_Sw_DataParams_t * pDataParams, uint8_t * pSeed, uint8_t bSeedLength)
{
 80036e4:	b5b0      	push	{r4, r5, r7, lr}
 80036e6:	b092      	sub	sp, #72	@ 0x48
 80036e8:	af04      	add	r7, sp, #16
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	4613      	mov	r3, r2
 80036f0:	71fb      	strb	r3, [r7, #7]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aSeed[PHCRYPTORNG_SW_SEEDLEN];

    /* we do not set the seed to 0 as we like randomness in here... */

    if (bSeedLength > PHCRYPTORNG_SW_SEEDLEN)
 80036f2:	79fb      	ldrb	r3, [r7, #7]
 80036f4:	2b20      	cmp	r3, #32
 80036f6:	d90e      	bls.n	8003716 <phCryptoRng_Sw_Seed+0x32>
    {
        (void) memcpy(aSeed, pSeed, PHCRYPTORNG_SW_SEEDLEN);
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	f107 0414 	add.w	r4, r7, #20
 80036fe:	461d      	mov	r5, r3
 8003700:	6828      	ldr	r0, [r5, #0]
 8003702:	6869      	ldr	r1, [r5, #4]
 8003704:	68aa      	ldr	r2, [r5, #8]
 8003706:	68eb      	ldr	r3, [r5, #12]
 8003708:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800370a:	6928      	ldr	r0, [r5, #16]
 800370c:	6969      	ldr	r1, [r5, #20]
 800370e:	69aa      	ldr	r2, [r5, #24]
 8003710:	69eb      	ldr	r3, [r5, #28]
 8003712:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003714:	e006      	b.n	8003724 <phCryptoRng_Sw_Seed+0x40>
    }
    else
    {
        (void) memcpy(aSeed, pSeed, bSeedLength);
 8003716:	79fa      	ldrb	r2, [r7, #7]
 8003718:	f107 0314 	add.w	r3, r7, #20
 800371c:	68b9      	ldr	r1, [r7, #8]
 800371e:	4618      	mov	r0, r3
 8003720:	f01b fc2f 	bl	801ef82 <memcpy>
    }

    if (pDataParams->bState == PHCRYPTORNG_SW_STATE_INIT)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	7f1b      	ldrb	r3, [r3, #28]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d10f      	bne.n	800374c <phCryptoRng_Sw_Seed+0x68>
    {
        statusTmp = phCryptoRng_Sw_Instantiate(
 800372c:	f107 0114 	add.w	r1, r7, #20
 8003730:	2300      	movs	r3, #0
 8003732:	9302      	str	r3, [sp, #8]
 8003734:	2300      	movs	r3, #0
 8003736:	9301      	str	r3, [sp, #4]
 8003738:	2300      	movs	r3, #0
 800373a:	9300      	str	r3, [sp, #0]
 800373c:	2300      	movs	r3, #0
 800373e:	2220      	movs	r2, #32
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f000 f8a9 	bl	8003898 <phCryptoRng_Sw_Instantiate>
 8003746:	4603      	mov	r3, r0
 8003748:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800374a:	e00a      	b.n	8003762 <phCryptoRng_Sw_Seed+0x7e>
            NULL,
            0);
    }
    else
    {
        statusTmp = phCryptoRng_Sw_Reseed(
 800374c:	f107 0114 	add.w	r1, r7, #20
 8003750:	2300      	movs	r3, #0
 8003752:	9300      	str	r3, [sp, #0]
 8003754:	2300      	movs	r3, #0
 8003756:	2220      	movs	r2, #32
 8003758:	68f8      	ldr	r0, [r7, #12]
 800375a:	f000 f914 	bl	8003986 <phCryptoRng_Sw_Reseed>
 800375e:	4603      	mov	r3, r0
 8003760:	86fb      	strh	r3, [r7, #54]	@ 0x36
            (uint16_t)sizeof(aSeed),
            NULL,
            0);
    }

    return PH_ADD_COMPCODE(statusTmp, PH_COMP_CRYPTORNG);
 8003762:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003764:	2b00      	cmp	r3, #0
 8003766:	d00b      	beq.n	8003780 <phCryptoRng_Sw_Seed+0x9c>
 8003768:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800376a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800376e:	2b00      	cmp	r3, #0
 8003770:	d106      	bne.n	8003780 <phCryptoRng_Sw_Seed+0x9c>
 8003772:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003774:	b2db      	uxtb	r3, r3
 8003776:	b29a      	uxth	r2, r3
 8003778:	4b04      	ldr	r3, [pc, #16]	@ (800378c <phCryptoRng_Sw_Seed+0xa8>)
 800377a:	4313      	orrs	r3, r2
 800377c:	b29b      	uxth	r3, r3
 800377e:	e000      	b.n	8003782 <phCryptoRng_Sw_Seed+0x9e>
 8003780:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 8003782:	4618      	mov	r0, r3
 8003784:	3738      	adds	r7, #56	@ 0x38
 8003786:	46bd      	mov	sp, r7
 8003788:	bdb0      	pop	{r4, r5, r7, pc}
 800378a:	bf00      	nop
 800378c:	ffffe400 	.word	0xffffe400

08003790 <phCryptoRng_Sw_Update>:
        wNoOfRndBytes,
        pRnd);
}

phStatus_t phCryptoRng_Sw_Update(phCryptoRng_Sw_DataParams_t * pDataParams, uint8_t * pProvidedData)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b08a      	sub	sp, #40	@ 0x28
 8003794:	af02      	add	r7, sp, #8
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
    /* NOTE: as seedlen == 2*PH_CRYPTOSYN_AES_BLOCK_SIZE, the loop is unrolled in this implementation. */
    /* NOTE: First iteration: Generate new key, second iteration: Generate new V. */
    /* For further details refer to sec. 10.2.1.1. of NIST SP 800-90 */

    /* 2.1 V = (V + 1U) mod 2 exp outlen.*/
    phCryptoRng_Sw_IncrementV(pDataParams);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 f9fa 	bl	8003b94 <phCryptoRng_Sw_IncrementV>

    /* 2.2 output_block = Block_Encrypt (Key, V). */
    /* 2.3 temp = temp || ouput_block. */
    /* Note: Encrypt V to get Key using ECB mode */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Encrypt(pDataParams->pCryptoDataParams,
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6858      	ldr	r0, [r3, #4]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f103 0208 	add.w	r2, r3, #8
 80037aa:	f107 030c 	add.w	r3, r7, #12
 80037ae:	9300      	str	r3, [sp, #0]
 80037b0:	2310      	movs	r3, #16
 80037b2:	2100      	movs	r1, #0
 80037b4:	f002 ff4e 	bl	8006654 <phCryptoSym_Encrypt>
 80037b8:	4603      	mov	r3, r0
 80037ba:	83bb      	strh	r3, [r7, #28]
 80037bc:	8bbb      	ldrh	r3, [r7, #28]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <phCryptoRng_Sw_Update+0x36>
 80037c2:	8bbb      	ldrh	r3, [r7, #28]
 80037c4:	e064      	b.n	8003890 <phCryptoRng_Sw_Update+0x100>
    /*  3. temp = Leftmost seedlen bits of temp. */
    /*  4 temp = temp xor provided_data. */
    /*  5. Key = Leftmost keylen bits of temp. */
    /* Note: Xor Key with provided data to get the key to be later used in the crypto unit. */
    /* Note: We must not load the key immediately, as the updated value of V shall be encrypted using the old key */
    if(pProvidedData != NULL)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d018      	beq.n	80037fe <phCryptoRng_Sw_Update+0x6e>
    {
        for(bIndex = 0; bIndex < PHCRYPTORNG_SW_KEYLEN; ++bIndex)
 80037cc:	2300      	movs	r3, #0
 80037ce:	77fb      	strb	r3, [r7, #31]
 80037d0:	e012      	b.n	80037f8 <phCryptoRng_Sw_Update+0x68>
        {
            aKey[bIndex] ^= pProvidedData[bIndex];
 80037d2:	7ffb      	ldrb	r3, [r7, #31]
 80037d4:	3320      	adds	r3, #32
 80037d6:	443b      	add	r3, r7
 80037d8:	f813 1c14 	ldrb.w	r1, [r3, #-20]
 80037dc:	7ffb      	ldrb	r3, [r7, #31]
 80037de:	683a      	ldr	r2, [r7, #0]
 80037e0:	4413      	add	r3, r2
 80037e2:	781a      	ldrb	r2, [r3, #0]
 80037e4:	7ffb      	ldrb	r3, [r7, #31]
 80037e6:	404a      	eors	r2, r1
 80037e8:	b2d2      	uxtb	r2, r2
 80037ea:	3320      	adds	r3, #32
 80037ec:	443b      	add	r3, r7
 80037ee:	f803 2c14 	strb.w	r2, [r3, #-20]
        for(bIndex = 0; bIndex < PHCRYPTORNG_SW_KEYLEN; ++bIndex)
 80037f2:	7ffb      	ldrb	r3, [r7, #31]
 80037f4:	3301      	adds	r3, #1
 80037f6:	77fb      	strb	r3, [r7, #31]
 80037f8:	7ffb      	ldrb	r3, [r7, #31]
 80037fa:	2b0f      	cmp	r3, #15
 80037fc:	d9e9      	bls.n	80037d2 <phCryptoRng_Sw_Update+0x42>
        }
    }

    /* NOTE: Second iteration of the loop */
    /* 2.1 V = (V + 1U) mod 2 exp outlen.*/
    phCryptoRng_Sw_IncrementV(pDataParams);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f9c8 	bl	8003b94 <phCryptoRng_Sw_IncrementV>

    /* 2.2 output_block = Block_Encrypt (Key, V). */
    /* 2.3 temp = temp || ouput_block. */
    /* NOTE: Encrypt V to get V' using ECB mode */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Encrypt(pDataParams->pCryptoDataParams,
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6858      	ldr	r0, [r3, #4]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	f103 0208 	add.w	r2, r3, #8
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	3308      	adds	r3, #8
 8003812:	9300      	str	r3, [sp, #0]
 8003814:	2310      	movs	r3, #16
 8003816:	2100      	movs	r1, #0
 8003818:	f002 ff1c 	bl	8006654 <phCryptoSym_Encrypt>
 800381c:	4603      	mov	r3, r0
 800381e:	83bb      	strh	r3, [r7, #28]
 8003820:	8bbb      	ldrh	r3, [r7, #28]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <phCryptoRng_Sw_Update+0x9a>
 8003826:	8bbb      	ldrh	r3, [r7, #28]
 8003828:	e032      	b.n	8003890 <phCryptoRng_Sw_Update+0x100>

    /* 3. temp = Leftmost seedlen bits of temp. */
    /* 4 temp = temp xor provided_data. */
    /* 6. V = Rightmost outlen bits of temp. */
    /* NOTE: Xor V' with provided data */
    if(pProvidedData != NULL)
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d018      	beq.n	8003862 <phCryptoRng_Sw_Update+0xd2>
    {
        for(bIndex = 0; bIndex < PHCRYPTORNG_SW_OUTLEN; ++bIndex)
 8003830:	2300      	movs	r3, #0
 8003832:	77fb      	strb	r3, [r7, #31]
 8003834:	e012      	b.n	800385c <phCryptoRng_Sw_Update+0xcc>
        {
            pDataParams->V[bIndex] ^= pProvidedData[bIndex + PHCRYPTORNG_SW_KEYLEN];
 8003836:	7ffb      	ldrb	r3, [r7, #31]
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	4413      	add	r3, r2
 800383c:	7a19      	ldrb	r1, [r3, #8]
 800383e:	7ffb      	ldrb	r3, [r7, #31]
 8003840:	3310      	adds	r3, #16
 8003842:	683a      	ldr	r2, [r7, #0]
 8003844:	4413      	add	r3, r2
 8003846:	781a      	ldrb	r2, [r3, #0]
 8003848:	7ffb      	ldrb	r3, [r7, #31]
 800384a:	404a      	eors	r2, r1
 800384c:	b2d1      	uxtb	r1, r2
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	4413      	add	r3, r2
 8003852:	460a      	mov	r2, r1
 8003854:	721a      	strb	r2, [r3, #8]
        for(bIndex = 0; bIndex < PHCRYPTORNG_SW_OUTLEN; ++bIndex)
 8003856:	7ffb      	ldrb	r3, [r7, #31]
 8003858:	3301      	adds	r3, #1
 800385a:	77fb      	strb	r3, [r7, #31]
 800385c:	7ffb      	ldrb	r3, [r7, #31]
 800385e:	2b0f      	cmp	r3, #15
 8003860:	d9e9      	bls.n	8003836 <phCryptoRng_Sw_Update+0xa6>

#ifndef PH_CRYPTOSYM_SW_AES
    #error "No valid cipher available"
#else
    /* Load the new key into the Crypto Data Params structure */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_LoadKeyDirect(
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f107 010c 	add.w	r1, r7, #12
 800386a:	2200      	movs	r2, #0
 800386c:	4618      	mov	r0, r3
 800386e:	f002 ffb6 	bl	80067de <phCryptoSym_LoadKeyDirect>
 8003872:	4603      	mov	r3, r0
 8003874:	83bb      	strh	r3, [r7, #28]
 8003876:	8bbb      	ldrh	r3, [r7, #28]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d001      	beq.n	8003880 <phCryptoRng_Sw_Update+0xf0>
 800387c:	8bbb      	ldrh	r3, [r7, #28]
 800387e:	e007      	b.n	8003890 <phCryptoRng_Sw_Update+0x100>
        aKey,
        PH_CRYPTOSYM_KEY_TYPE_AES128));
#endif /* PH_CRYPTOSYM_SW_AES */

    /* Clear aKey for security reasons */
    (void) memset(aKey, 0x00, (size_t) sizeof(aKey));
 8003880:	f107 030c 	add.w	r3, r7, #12
 8003884:	2210      	movs	r2, #16
 8003886:	2100      	movs	r1, #0
 8003888:	4618      	mov	r0, r3
 800388a:	f01b fafb 	bl	801ee84 <memset>
    return PH_ERR_SUCCESS;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3720      	adds	r7, #32
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <phCryptoRng_Sw_Instantiate>:

phStatus_t phCryptoRng_Sw_Instantiate(phCryptoRng_Sw_DataParams_t * pDataParams, uint8_t * pEntropyInput, uint16_t wEntropyInputLength,
    uint8_t * pNonce, uint8_t bNonceLength, uint8_t * pPersonalizationString, uint8_t bPersonalizationString)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b08e      	sub	sp, #56	@ 0x38
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	603b      	str	r3, [r7, #0]
 80038a4:	4613      	mov	r3, r2
 80038a6:	80fb      	strh	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aSeedMaterial[PHCRYPTORNG_SW_SEEDLEN];

    /* Reset state to be init again. */
    pDataParams->bState = PHCRYPTORNG_SW_STATE_INIT;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	771a      	strb	r2, [r3, #28]

    /* do we have a wrong input data length? */
    /* Comment: Ensure that the length of the seed_material is exactly seedlen bits. */
    if(PHCRYPTORNG_SW_SEEDLEN != (wEntropyInputLength + bNonceLength + bPersonalizationString))
 80038ae:	88fa      	ldrh	r2, [r7, #6]
 80038b0:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80038b4:	441a      	add	r2, r3
 80038b6:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80038ba:	4413      	add	r3, r2
 80038bc:	2b20      	cmp	r3, #32
 80038be:	d002      	beq.n	80038c6 <phCryptoRng_Sw_Instantiate+0x2e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTORNG);
 80038c0:	f24e 4321 	movw	r3, #58401	@ 0xe421
 80038c4:	e05b      	b.n	800397e <phCryptoRng_Sw_Instantiate+0xe6>
    }

    /* NOTE: Prepare seed Material */
    /* 1. seed_material = entropy_input || nonce || personalization_string. */
    (void) memcpy(aSeedMaterial, pEntropyInput, wEntropyInputLength);
 80038c6:	88fa      	ldrh	r2, [r7, #6]
 80038c8:	f107 0314 	add.w	r3, r7, #20
 80038cc:	68b9      	ldr	r1, [r7, #8]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f01b fb57 	bl	801ef82 <memcpy>
    (void) memcpy(&aSeedMaterial[wEntropyInputLength], pNonce, bNonceLength);
 80038d4:	88fb      	ldrh	r3, [r7, #6]
 80038d6:	f107 0214 	add.w	r2, r7, #20
 80038da:	4413      	add	r3, r2
 80038dc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80038e0:	6839      	ldr	r1, [r7, #0]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f01b fb4d 	bl	801ef82 <memcpy>
    (void) memcpy(&aSeedMaterial[wEntropyInputLength + bNonceLength], pPersonalizationString, bPersonalizationString);
 80038e8:	88fa      	ldrh	r2, [r7, #6]
 80038ea:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80038ee:	4413      	add	r3, r2
 80038f0:	f107 0214 	add.w	r2, r7, #20
 80038f4:	4413      	add	r3, r2
 80038f6:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 80038fa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80038fc:	4618      	mov	r0, r3
 80038fe:	f01b fb40 	bl	801ef82 <memcpy>

    /* Note: Encrypt the seed value */
    /* 2. seed_material = Block_Cipher_df (seed_material, seedlen). */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoRng_Sw_BlockCipherDf(
 8003902:	f107 0314 	add.w	r3, r7, #20
 8003906:	4619      	mov	r1, r3
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f000 f88f 	bl	8003a2c <phCryptoRng_Sw_BlockCipherDf>
 800390e:	4603      	mov	r3, r0
 8003910:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8003912:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003914:	2b00      	cmp	r3, #0
 8003916:	d001      	beq.n	800391c <phCryptoRng_Sw_Instantiate+0x84>
 8003918:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800391a:	e030      	b.n	800397e <phCryptoRng_Sw_Instantiate+0xe6>
        pDataParams,
        aSeedMaterial));

    /* Note: Reset the Key and the V-Value. */
    /* 4. V = 0 expoutlen. Comment: outlen bits of zeros. */
    (void) memset(pDataParams->V, 0, PHCRYPTORNG_SW_OUTLEN);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	3308      	adds	r3, #8
 8003920:	2210      	movs	r2, #16
 8003922:	2100      	movs	r1, #0
 8003924:	4618      	mov	r0, r3
 8003926:	f01b faad 	bl	801ee84 <memset>
#ifndef PH_CRYPTOSYM_SW_AES
    #error "No valid cipher available"
#else
    /* 3. Key = 0 exp keylen. Comment: keylen bits of zeros. */
    /* Also reset the key, this can be done by loading V into the key register, as we set it to 0 before. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_LoadKeyDirect(
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6858      	ldr	r0, [r3, #4]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	3308      	adds	r3, #8
 8003932:	2200      	movs	r2, #0
 8003934:	4619      	mov	r1, r3
 8003936:	f002 ff52 	bl	80067de <phCryptoSym_LoadKeyDirect>
 800393a:	4603      	mov	r3, r0
 800393c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800393e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003940:	2b00      	cmp	r3, #0
 8003942:	d001      	beq.n	8003948 <phCryptoRng_Sw_Instantiate+0xb0>
 8003944:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003946:	e01a      	b.n	800397e <phCryptoRng_Sw_Instantiate+0xe6>
        PH_CRYPTOSYM_KEY_TYPE_AES128));
#endif /* PH_CRYPTOSYM_SW_AES */

    /* Update using aSeedMaterial as the personalization string. */
    /* 5. (Key, V) = Update (seed_material, Key, V). */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoRng_Sw_Update(pDataParams, aSeedMaterial));
 8003948:	f107 0314 	add.w	r3, r7, #20
 800394c:	4619      	mov	r1, r3
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f7ff ff1e 	bl	8003790 <phCryptoRng_Sw_Update>
 8003954:	4603      	mov	r3, r0
 8003956:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8003958:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <phCryptoRng_Sw_Instantiate+0xca>
 800395e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003960:	e00d      	b.n	800397e <phCryptoRng_Sw_Instantiate+0xe6>

    /* Set the counter again to 1. */
    /* 6. reseed_counter = 1. */
    pDataParams->dwRequestCounter = 1;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2201      	movs	r2, #1
 8003966:	619a      	str	r2, [r3, #24]

    /* Set the correct state */
    /* 7. Return V, Key, and reseed_counter as the initial_working_state. */
    pDataParams->bState = PHCRYPTORNG_SW_STATE_WORKING;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2201      	movs	r2, #1
 800396c:	771a      	strb	r2, [r3, #28]

    /* Clear seed material for security reasons */
    (void) memset(aSeedMaterial, 0x00, (size_t) sizeof(aSeedMaterial));
 800396e:	f107 0314 	add.w	r3, r7, #20
 8003972:	2220      	movs	r2, #32
 8003974:	2100      	movs	r1, #0
 8003976:	4618      	mov	r0, r3
 8003978:	f01b fa84 	bl	801ee84 <memset>

    return PH_ERR_SUCCESS;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3738      	adds	r7, #56	@ 0x38
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <phCryptoRng_Sw_Reseed>:

phStatus_t phCryptoRng_Sw_Reseed(phCryptoRng_Sw_DataParams_t * pDataParams, uint8_t * pEntropyInput, uint16_t wEntropyInputLength,
    uint8_t * pAdditionalInput, uint8_t bAdditionalInputLength)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b08e      	sub	sp, #56	@ 0x38
 800398a:	af00      	add	r7, sp, #0
 800398c:	60f8      	str	r0, [r7, #12]
 800398e:	60b9      	str	r1, [r7, #8]
 8003990:	603b      	str	r3, [r7, #0]
 8003992:	4613      	mov	r3, r2
 8003994:	80fb      	strh	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aSeedMaterial[PHCRYPTORNG_SW_SEEDLEN];

    /* Check for operational state */
    if(pDataParams->bState != PHCRYPTORNG_SW_STATE_WORKING)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	7f1b      	ldrb	r3, [r3, #28]
 800399a:	2b01      	cmp	r3, #1
 800399c:	d002      	beq.n	80039a4 <phCryptoRng_Sw_Reseed+0x1e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_CRYPTORNG);
 800399e:	f24e 4325 	movw	r3, #58405	@ 0xe425
 80039a2:	e03e      	b.n	8003a22 <phCryptoRng_Sw_Reseed+0x9c>
    }

    /* Comment: Ensure that the length of the seed_material is exactly seedlen bits. */
    if(PHCRYPTORNG_SW_SEEDLEN != (wEntropyInputLength + bAdditionalInputLength))
 80039a4:	88fa      	ldrh	r2, [r7, #6]
 80039a6:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80039aa:	4413      	add	r3, r2
 80039ac:	2b20      	cmp	r3, #32
 80039ae:	d002      	beq.n	80039b6 <phCryptoRng_Sw_Reseed+0x30>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTORNG);
 80039b0:	f24e 4321 	movw	r3, #58401	@ 0xe421
 80039b4:	e035      	b.n	8003a22 <phCryptoRng_Sw_Reseed+0x9c>
    }

    /* Prepare seed Material */
    /* 1. seed_material = entropy_input || additional_input. */
    (void) memcpy(aSeedMaterial, pEntropyInput, wEntropyInputLength);
 80039b6:	88fa      	ldrh	r2, [r7, #6]
 80039b8:	f107 0314 	add.w	r3, r7, #20
 80039bc:	68b9      	ldr	r1, [r7, #8]
 80039be:	4618      	mov	r0, r3
 80039c0:	f01b fadf 	bl	801ef82 <memcpy>
    (void) memcpy(&aSeedMaterial[wEntropyInputLength], pAdditionalInput, bAdditionalInputLength);
 80039c4:	88fb      	ldrh	r3, [r7, #6]
 80039c6:	f107 0214 	add.w	r2, r7, #20
 80039ca:	4413      	add	r3, r2
 80039cc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80039d0:	6839      	ldr	r1, [r7, #0]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f01b fad5 	bl	801ef82 <memcpy>

    /* Encrypt the seed value */
    /* 2. seed_material = Block_Cipher_df (seed_material, seedlen). */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoRng_Sw_BlockCipherDf(
 80039d8:	f107 0314 	add.w	r3, r7, #20
 80039dc:	4619      	mov	r1, r3
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f000 f824 	bl	8003a2c <phCryptoRng_Sw_BlockCipherDf>
 80039e4:	4603      	mov	r3, r0
 80039e6:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80039e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d001      	beq.n	80039f2 <phCryptoRng_Sw_Reseed+0x6c>
 80039ee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80039f0:	e017      	b.n	8003a22 <phCryptoRng_Sw_Reseed+0x9c>
        pDataParams,
        aSeedMaterial));

    /* Update using aSeedMaterial as the personalization string. */
    /* 3. (Key, V) = Update (seed_material, Key, V). */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoRng_Sw_Update(pDataParams, aSeedMaterial));
 80039f2:	f107 0314 	add.w	r3, r7, #20
 80039f6:	4619      	mov	r1, r3
 80039f8:	68f8      	ldr	r0, [r7, #12]
 80039fa:	f7ff fec9 	bl	8003790 <phCryptoRng_Sw_Update>
 80039fe:	4603      	mov	r3, r0
 8003a00:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8003a02:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d001      	beq.n	8003a0c <phCryptoRng_Sw_Reseed+0x86>
 8003a08:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003a0a:	e00a      	b.n	8003a22 <phCryptoRng_Sw_Reseed+0x9c>

    /* Set the counter again to 1. */
    /* 4. reseed_counter = 1. */
    pDataParams->dwRequestCounter = 1;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	619a      	str	r2, [r3, #24]

    /* 5. Return V, Key, and reseed_counter as the new_working_state. */

    /* Clear seed material for security reasons */
    (void) memset(aSeedMaterial, 0x00, (size_t) sizeof(aSeedMaterial));
 8003a12:	f107 0314 	add.w	r3, r7, #20
 8003a16:	2220      	movs	r2, #32
 8003a18:	2100      	movs	r1, #0
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f01b fa32 	bl	801ee84 <memset>

    return PH_ERR_SUCCESS;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3738      	adds	r7, #56	@ 0x38
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
	...

08003a2c <phCryptoRng_Sw_BlockCipherDf>:
    /* 8. Return SUCCESS and returned_bits; also return Key, V, and reseed_counter as the new_working_state. */
    return PH_ERR_SUCCESS;
}

phStatus_t phCryptoRng_Sw_BlockCipherDf(phCryptoRng_Sw_DataParams_t * pDataParams, uint8_t * pIoString)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b096      	sub	sp, #88	@ 0x58
 8003a30:	af02      	add	r7, sp, #8
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
#ifndef PH_CRYPTOSYM_SW_AES
    #error "No valid cipher available"
#else
    /* Then we load the default key */
    /* 8. K = Leftmost keylen bits of 0x00010203...1D1E1F. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_LoadKeyDirect(
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	4954      	ldr	r1, [pc, #336]	@ (8003b90 <phCryptoRng_Sw_BlockCipherDf+0x164>)
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f002 fecd 	bl	80067de <phCryptoSym_LoadKeyDirect>
 8003a44:	4603      	mov	r3, r0
 8003a46:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003a4a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d002      	beq.n	8003a58 <phCryptoRng_Sw_BlockCipherDf+0x2c>
 8003a52:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003a56:	e097      	b.n	8003b88 <phCryptoRng_Sw_BlockCipherDf+0x15c>
        phCryptoRng_Sw_BlockCipherDf_DefaultKey,
        PH_CRYPTOSYM_KEY_TYPE_AES128));
#endif /* PH_CRYPTOSYM_SW_AES */

    /* First clear the cipher buffer*/
    (void) memset(aCipher, 0x00, (size_t) sizeof(aCipher));
 8003a58:	f107 030c 	add.w	r3, r7, #12
 8003a5c:	2240      	movs	r2, #64	@ 0x40
 8003a5e:	2100      	movs	r1, #0
 8003a60:	4618      	mov	r0, r3
 8003a62:	f01b fa0f 	bl	801ee84 <memset>

    /* Prepare the cipher */
    /* We use the integers in LSB FIRST format - length is always 32 bits*/
    /* S = L || N || input_string || 0x80. */
    /* 2. L = len (input_string)/8. */
    aCipher[PHCRYPTORNG_SW_OUTLEN] = 0x20;
 8003a66:	2320      	movs	r3, #32
 8003a68:	773b      	strb	r3, [r7, #28]

    /* 3. N = number_of_bits_to_return/8. */
    aCipher[PHCRYPTORNG_SW_OUTLEN + 4U] = 0x20;
 8003a6a:	2320      	movs	r3, #32
 8003a6c:	f887 3020 	strb.w	r3, [r7, #32]

    /* 4. S = L || N || input_string || 0x80. */
    (void) memcpy(&aCipher[PHCRYPTORNG_SW_OUTLEN + 8U], pIoString, PHCRYPTORNG_SW_SEEDLEN);
 8003a70:	f107 030c 	add.w	r3, r7, #12
 8003a74:	3318      	adds	r3, #24
 8003a76:	2220      	movs	r2, #32
 8003a78:	6839      	ldr	r1, [r7, #0]
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f01b fa81 	bl	801ef82 <memcpy>

    /* Add Padding */
    aCipher[PHCRYPTORNG_SW_OUTLEN + 8U + PHCRYPTORNG_SW_SEEDLEN] = 0x80;
 8003a80:	2380      	movs	r3, #128	@ 0x80
 8003a82:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    /* NOTE: For simplicity, the loop is unrolled. */
    /* 9. While len (temp) < keylen + outlen, do */

    /* Set IV to zero according to specification of BCC (note: at this moment, first part of aCipher is 0 (16 bytes) */
    /* 1. chaining_value = 0 exp outlen. Comment: Set the first chaining value to outlen zeros. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_LoadIv(pDataParams->pCryptoDataParams, aCipher, 16));
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f107 010c 	add.w	r1, r7, #12
 8003a8e:	2210      	movs	r2, #16
 8003a90:	4618      	mov	r0, r3
 8003a92:	f002 fe6e 	bl	8006772 <phCryptoSym_LoadIv>
 8003a96:	4603      	mov	r3, r0
 8003a98:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003a9c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d002      	beq.n	8003aaa <phCryptoRng_Sw_BlockCipherDf+0x7e>
 8003aa4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003aa8:	e06e      	b.n	8003b88 <phCryptoRng_Sw_BlockCipherDf+0x15c>
    /* 4.1 input_block = chaining_value xor block_i.  */
    /* 4.2 chaining_value = Block_Encrypt (Key, input_block).  */
    /* 5. output_block = chaining_value.  */
    /* Set the MAC mode to CBC mac which is equal to BCC*/

    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_CalculateMac(
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6858      	ldr	r0, [r3, #4]
 8003aae:	f107 020c 	add.w	r2, r7, #12
 8003ab2:	f107 030b 	add.w	r3, r7, #11
 8003ab6:	9301      	str	r3, [sp, #4]
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	2340      	movs	r3, #64	@ 0x40
 8003abe:	2101      	movs	r1, #1
 8003ac0:	f002 fe0a 	bl	80066d8 <phCryptoSym_CalculateMac>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003aca:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d002      	beq.n	8003ad8 <phCryptoRng_Sw_BlockCipherDf+0xac>
 8003ad2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003ad6:	e057      	b.n	8003b88 <phCryptoRng_Sw_BlockCipherDf+0x15c>
    /* 4. For i = 1 to n do  */
    /* 4.1 input_block = chaining_value xor block_i.  */
    /* 4.2 chaining_value = Block_Encrypt (Key, input_block).  */
    /* 5. output_block = chaining_value.  */
    /* Set the MAC mode to CBC mac which is equal to BCC*/
    aCipher[0] = 0x01;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	733b      	strb	r3, [r7, #12]
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_CalculateMac(pDataParams->pCryptoDataParams,
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6858      	ldr	r0, [r3, #4]
 8003ae0:	7afb      	ldrb	r3, [r7, #11]
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	f107 010c 	add.w	r1, r7, #12
 8003aec:	f107 020b 	add.w	r2, r7, #11
 8003af0:	9201      	str	r2, [sp, #4]
 8003af2:	9300      	str	r3, [sp, #0]
 8003af4:	2340      	movs	r3, #64	@ 0x40
 8003af6:	460a      	mov	r2, r1
 8003af8:	2101      	movs	r1, #1
 8003afa:	f002 fded 	bl	80066d8 <phCryptoSym_CalculateMac>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003b04:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d002      	beq.n	8003b12 <phCryptoRng_Sw_BlockCipherDf+0xe6>
 8003b0c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003b10:	e03a      	b.n	8003b88 <phCryptoRng_Sw_BlockCipherDf+0x15c>
    /* 10. K = Leftmost keylen bits of temp. */
#ifndef PH_CRYPTOSYM_SW_AES
    #error "No valid cipher available"
#else
    /* We can load the newly created key */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_LoadKeyDirect(
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	6839      	ldr	r1, [r7, #0]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f002 fe5f 	bl	80067de <phCryptoSym_LoadKeyDirect>
 8003b20:	4603      	mov	r3, r0
 8003b22:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003b26:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d002      	beq.n	8003b34 <phCryptoRng_Sw_BlockCipherDf+0x108>
 8003b2e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003b32:	e029      	b.n	8003b88 <phCryptoRng_Sw_BlockCipherDf+0x15c>

    /* 11. X = Next outlen bits of temp. */
    /* 13.1 X = Block_Encrypt (K, X). */
    /* 13.2 temp = temp || X. */
    /* Encrypt X (which is upper part of pIoString) into lower part of pIoString. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Encrypt(pDataParams->pCryptoDataParams,
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6858      	ldr	r0, [r3, #4]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	f103 0210 	add.w	r2, r3, #16
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	2310      	movs	r3, #16
 8003b44:	2100      	movs	r1, #0
 8003b46:	f002 fd85 	bl	8006654 <phCryptoSym_Encrypt>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003b50:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d002      	beq.n	8003b5e <phCryptoRng_Sw_BlockCipherDf+0x132>
 8003b58:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003b5c:	e014      	b.n	8003b88 <phCryptoRng_Sw_BlockCipherDf+0x15c>

    /* 11. X = Next outlen bits of temp. */
    /* 13.1 X = Block_Encrypt (K, X). */
    /* 13.2 temp = temp || X. */
    /* Encrypt X (which is now lower part of pIoString) into upper part of pIoString. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Encrypt(pDataParams->pCryptoDataParams,
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6858      	ldr	r0, [r3, #4]
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	3310      	adds	r3, #16
 8003b66:	9300      	str	r3, [sp, #0]
 8003b68:	2310      	movs	r3, #16
 8003b6a:	683a      	ldr	r2, [r7, #0]
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	f002 fd71 	bl	8006654 <phCryptoSym_Encrypt>
 8003b72:	4603      	mov	r3, r0
 8003b74:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003b78:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <phCryptoRng_Sw_BlockCipherDf+0x15a>
 8003b80:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003b84:	e000      	b.n	8003b88 <phCryptoRng_Sw_BlockCipherDf+0x15c>
        PH_CRYPTOSYM_CIPHER_MODE_ECB,
        pIoString,
        PHCRYPTORNG_SW_OUTLEN,
        &pIoString[PHCRYPTORNG_SW_KEYLEN]));

    return PH_ERR_SUCCESS;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3750      	adds	r7, #80	@ 0x50
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	08021674 	.word	0x08021674

08003b94 <phCryptoRng_Sw_IncrementV>:

static void phCryptoRng_Sw_IncrementV(phCryptoRng_Sw_DataParams_t * pDataParams)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b085      	sub	sp, #20
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
    uint8_t PH_MEMLOC_REM bIndex;

    /* Increment the V value of the pDataParams structure by 1 mod 2^128. Note: LSB is stored in position 0. */
    for(bIndex = 0; bIndex < PHCRYPTORNG_SW_OUTLEN; ++bIndex)
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	73fb      	strb	r3, [r7, #15]
 8003ba0:	e018      	b.n	8003bd4 <phCryptoRng_Sw_IncrementV+0x40>
    {
        if(pDataParams->V[bIndex] < 0xFFU)
 8003ba2:	7bfb      	ldrb	r3, [r7, #15]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	7a1b      	ldrb	r3, [r3, #8]
 8003baa:	2bff      	cmp	r3, #255	@ 0xff
 8003bac:	d00a      	beq.n	8003bc4 <phCryptoRng_Sw_IncrementV+0x30>
        {
            ++pDataParams->V[bIndex];
 8003bae:	7bfb      	ldrb	r3, [r7, #15]
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	441a      	add	r2, r3
 8003bb4:	7a12      	ldrb	r2, [r2, #8]
 8003bb6:	3201      	adds	r2, #1
 8003bb8:	b2d1      	uxtb	r1, r2
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	460a      	mov	r2, r1
 8003bc0:	721a      	strb	r2, [r3, #8]
            break;
 8003bc2:	e00b      	b.n	8003bdc <phCryptoRng_Sw_IncrementV+0x48>
        }
        else
        {
            pDataParams->V[bIndex] = 0x00;
 8003bc4:	7bfb      	ldrb	r3, [r7, #15]
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	4413      	add	r3, r2
 8003bca:	2200      	movs	r2, #0
 8003bcc:	721a      	strb	r2, [r3, #8]
    for(bIndex = 0; bIndex < PHCRYPTORNG_SW_OUTLEN; ++bIndex)
 8003bce:	7bfb      	ldrb	r3, [r7, #15]
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
 8003bd4:	7bfb      	ldrb	r3, [r7, #15]
 8003bd6:	2b0f      	cmp	r3, #15
 8003bd8:	d9e3      	bls.n	8003ba2 <phCryptoRng_Sw_IncrementV+0xe>
        }
    }
}
 8003bda:	bf00      	nop
 8003bdc:	bf00      	nop
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <phCryptoRng_Seed>:
#include "mBedTLS/phCryptoRng_mBedTLS.h"
#endif /*NXPBUILD__PH_CRYPTORNG_MBEDTLS */

#ifdef NXPBUILD__PH_CRYPTORNG
phStatus_t phCryptoRng_Seed(void * pDataParams, uint8_t * pSeed, uint8_t bSeedLength)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b086      	sub	sp, #24
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	71fb      	strb	r3, [r7, #7]
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(pSeed);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(bSeedLength);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(status);

    /* Validate the parameters. */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_CRYPTORNG);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d102      	bne.n	8003c02 <phCryptoRng_Seed+0x1a>
 8003bfc:	f24e 4320 	movw	r3, #58400	@ 0xe420
 8003c00:	e027      	b.n	8003c52 <phCryptoRng_Seed+0x6a>
    if(0U != bSeedLength) PH_ASSERT_NULL_PARAM(pSeed, PH_COMP_CRYPTORNG);
 8003c02:	79fb      	ldrb	r3, [r7, #7]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d005      	beq.n	8003c14 <phCryptoRng_Seed+0x2c>
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d102      	bne.n	8003c14 <phCryptoRng_Seed+0x2c>
 8003c0e:	f24e 4321 	movw	r3, #58401	@ 0xe421
 8003c12:	e01e      	b.n	8003c52 <phCryptoRng_Seed+0x6a>
    PH_LOG_HELPER_ADDPARAM_BUFFER(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(pSeed), pSeed, bSeedLength);
    PH_LOG_HELPER_ADDPARAM_UINT8(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(bSeedLength), &bSeedLength);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Component Code Validation */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_CRYPTORNG)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8003c1c:	f5b3 4f64 	cmp.w	r3, #58368	@ 0xe400
 8003c20:	d004      	beq.n	8003c2c <phCryptoRng_Seed+0x44>
    {
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTORNG);
 8003c22:	f24e 4320 	movw	r3, #58400	@ 0xe420
 8003c26:	82fb      	strh	r3, [r7, #22]

        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

        return status;
 8003c28:	8afb      	ldrh	r3, [r7, #22]
 8003c2a:	e012      	b.n	8003c52 <phCryptoRng_Seed+0x6a>
    }

    /* Perform operation on active layer. */
    switch(PH_GET_COMPID(pDataParams))
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	881b      	ldrh	r3, [r3, #0]
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d108      	bne.n	8003c48 <phCryptoRng_Seed+0x60>
    {
#ifdef NXPBUILD__PH_CRYPTORNG_SW
        case PH_CRYPTORNG_SW_ID:
            status = phCryptoRng_Sw_Seed((phCryptoRng_Sw_DataParams_t *) pDataParams, pSeed, bSeedLength);
 8003c36:	79fb      	ldrb	r3, [r7, #7]
 8003c38:	461a      	mov	r2, r3
 8003c3a:	68b9      	ldr	r1, [r7, #8]
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f7ff fd51 	bl	80036e4 <phCryptoRng_Sw_Seed>
 8003c42:	4603      	mov	r3, r0
 8003c44:	82fb      	strh	r3, [r7, #22]
            break;
 8003c46:	e003      	b.n	8003c50 <phCryptoRng_Seed+0x68>
            status = phCryptoRng_mBedTLS_Seed((phCryptoRng_mBedTLS_DataParams_t *) pDataParams, pSeed, bSeedLength);
            break;
#endif /* NXPBUILD__PH_CRYPTORNG_MBEDTLS */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTORNG);
 8003c48:	f24e 4320 	movw	r3, #58400	@ 0xe420
 8003c4c:	82fb      	strh	r3, [r7, #22]
            break;
 8003c4e:	bf00      	nop

    PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

    return status;
 8003c50:	8afb      	ldrh	r3, [r7, #22]
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3718      	adds	r7, #24
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}

08003c5a <phCryptoSym_Sw_Init>:
#endif /* PH_CRYPTOSYM_SW_DES */

#include "phCryptoSym_Sw_Int.h"

phStatus_t phCryptoSym_Sw_Init(phCryptoSym_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pKeyStoreDataParams)
{
 8003c5a:	b580      	push	{r7, lr}
 8003c5c:	b086      	sub	sp, #24
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	60f8      	str	r0, [r7, #12]
 8003c62:	460b      	mov	r3, r1
 8003c64:	607a      	str	r2, [r7, #4]
 8003c66:	817b      	strh	r3, [r7, #10]
    phStatus_t wStatus = 0;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	82fb      	strh	r3, [r7, #22]
    if(sizeof(phCryptoSym_Sw_DataParams_t) != wSizeOfDataParams)
 8003c6c:	897b      	ldrh	r3, [r7, #10]
 8003c6e:	2b40      	cmp	r3, #64	@ 0x40
 8003c70:	d002      	beq.n	8003c78 <phCryptoSym_Sw_Init+0x1e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 8003c72:	f24e 1320 	movw	r3, #57632	@ 0xe120
 8003c76:	e016      	b.n	8003ca6 <phCryptoSym_Sw_Init+0x4c>
    }
    PH_ASSERT_NULL (pDataParams);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <phCryptoSym_Sw_Init+0x28>
 8003c7e:	2321      	movs	r3, #33	@ 0x21
 8003c80:	e011      	b.n	8003ca6 <phCryptoSym_Sw_Init+0x4c>

    /* Init. private data */
    pDataParams->wId = PH_COMP_CRYPTOSYM | PH_CRYPTOSYM_SW_ID;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f24e 1201 	movw	r2, #57601	@ 0xe101
 8003c88:	801a      	strh	r2, [r3, #0]
    pDataParams->pKeyStoreDataParams = pKeyStoreDataParams;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	605a      	str	r2, [r3, #4]

    /* Invalidate keys */
    PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_InvalidateKey(pDataParams));
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	f000 f80c 	bl	8003cae <phCryptoSym_Sw_InvalidateKey>
 8003c96:	4603      	mov	r3, r0
 8003c98:	82fb      	strh	r3, [r7, #22]
 8003c9a:	8afb      	ldrh	r3, [r7, #22]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <phCryptoSym_Sw_Init+0x4a>
 8003ca0:	8afb      	ldrh	r3, [r7, #22]
 8003ca2:	e000      	b.n	8003ca6 <phCryptoSym_Sw_Init+0x4c>

    return PH_ERR_SUCCESS;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3718      	adds	r7, #24
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <phCryptoSym_Sw_InvalidateKey>:

phStatus_t phCryptoSym_Sw_InvalidateKey(phCryptoSym_Sw_DataParams_t * pDataParams)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b082      	sub	sp, #8
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
    /* Reset all the key storage */
    (void) memset(pDataParams->pKey, 0x00, (size_t) sizeof(pDataParams->pKey));
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	3308      	adds	r3, #8
 8003cba:	2220      	movs	r2, #32
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f01b f8e0 	bl	801ee84 <memset>
    (void) memset(pDataParams->pIV, 0x00, (size_t) sizeof(pDataParams->pIV));
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	3328      	adds	r3, #40	@ 0x28
 8003cc8:	2210      	movs	r2, #16
 8003cca:	2100      	movs	r1, #0
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f01b f8d9 	bl	801ee84 <memset>

    pDataParams->wKeyType = PH_CRYPTOSYM_KEY_TYPE_INVALID;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003cd8:	871a      	strh	r2, [r3, #56]	@ 0x38
    pDataParams->wKeepIV = PH_CRYPTOSYM_VALUE_KEEP_IV_OFF;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	875a      	strh	r2, [r3, #58]	@ 0x3a
    pDataParams->wAddInfo = 0x00;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	879a      	strh	r2, [r3, #60]	@ 0x3c
    pDataParams->bCMACSubKeysInitialized = PH_OFF;
    (void) memset(pDataParams->pCMACSubKey1, 0x00, (size_t) sizeof(pDataParams->pCMACSubKey1));
    (void) memset(pDataParams->pCMACSubKey2, 0x00, (size_t) sizeof(pDataParams->pCMACSubKey2));
#endif /* PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION */

    return PH_ERR_SUCCESS;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <phCryptoSym_Sw_Encrypt>:

phStatus_t phCryptoSym_Sw_Encrypt(phCryptoSym_Sw_DataParams_t * pDataParams, uint16_t wOption, const uint8_t * pPlainBuff, uint16_t wBuffLen,
    uint8_t * pEncBuff)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b088      	sub	sp, #32
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	607a      	str	r2, [r7, #4]
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	817b      	strh	r3, [r7, #10]
 8003d00:	4613      	mov	r3, r2
 8003d02:	813b      	strh	r3, [r7, #8]
    phStatus_t wStatus = 0;
 8003d04:	2300      	movs	r3, #0
 8003d06:	82fb      	strh	r3, [r7, #22]
    uint16_t wBlockSize = 0;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	82bb      	strh	r3, [r7, #20]
    uint16_t wIndex_Buff = 0;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	83fb      	strh	r3, [r7, #30]
    uint8_t bIndex_BlockSize = 0;
 8003d10:	2300      	movs	r3, #0
 8003d12:	777b      	strb	r3, [r7, #29]
    uint8_t * pIv = NULL;
 8003d14:	2300      	movs	r3, #0
 8003d16:	61bb      	str	r3, [r7, #24]
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
    uint8_t PH_CRYTOSYM_SW_FAST_RAM pHelperBuffer[PH_CRYPTOSYM_SW_MAX_BLOCK_SIZE];
#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */

    /* Get the block size of the currently loaded key */
    PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_GetConfig(pDataParams, PH_CRYPTOSYM_CONFIG_BLOCK_SIZE, &wBlockSize));
 8003d18:	f107 0314 	add.w	r3, r7, #20
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	2102      	movs	r1, #2
 8003d20:	68f8      	ldr	r0, [r7, #12]
 8003d22:	f000 fb13 	bl	800434c <phCryptoSym_Sw_GetConfig>
 8003d26:	4603      	mov	r3, r0
 8003d28:	82fb      	strh	r3, [r7, #22]
 8003d2a:	8afb      	ldrh	r3, [r7, #22]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <phCryptoSym_Sw_Encrypt+0x44>
 8003d30:	8afb      	ldrh	r3, [r7, #22]
 8003d32:	e097      	b.n	8003e64 <phCryptoSym_Sw_Encrypt+0x174>

    /* Check that the input buffer length is a multiple of the block size; */
    if (0U != (wBuffLen % wBlockSize))
 8003d34:	8aba      	ldrh	r2, [r7, #20]
 8003d36:	893b      	ldrh	r3, [r7, #8]
 8003d38:	fbb3 f1f2 	udiv	r1, r3, r2
 8003d3c:	fb01 f202 	mul.w	r2, r1, r2
 8003d40:	1a9b      	subs	r3, r3, r2
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d002      	beq.n	8003d4e <phCryptoSym_Sw_Encrypt+0x5e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 8003d48:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8003d4c:	e08a      	b.n	8003e64 <phCryptoSym_Sw_Encrypt+0x174>
    }

    /* Set the IV to the iv specified in the private data params */
    pIv = pDataParams->pIV;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	3328      	adds	r3, #40	@ 0x28
 8003d52:	61bb      	str	r3, [r7, #24]

    /*Iterate over all blocks and perform the encryption*/
    wIndex_Buff = 0;
 8003d54:	2300      	movs	r3, #0
 8003d56:	83fb      	strh	r3, [r7, #30]
    while(wIndex_Buff < wBuffLen)
 8003d58:	e070      	b.n	8003e3c <phCryptoSym_Sw_Encrypt+0x14c>
    {
        /* Is the output array the same as the input array? Else we need to recopy the plaintext upfronjt */
        if(pPlainBuff != pEncBuff)
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d009      	beq.n	8003d76 <phCryptoSym_Sw_Encrypt+0x86>
        {
            (void) memcpy(&pEncBuff[wIndex_Buff], &pPlainBuff[wIndex_Buff], wBlockSize);
 8003d62:	8bfb      	ldrh	r3, [r7, #30]
 8003d64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d66:	18d0      	adds	r0, r2, r3
 8003d68:	8bfb      	ldrh	r3, [r7, #30]
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	4413      	add	r3, r2
 8003d6e:	8aba      	ldrh	r2, [r7, #20]
 8003d70:	4619      	mov	r1, r3
 8003d72:	f01b f906 	bl	801ef82 <memcpy>
        }

        /* In case of CBC mode, we need to perform the XOR with the previous cipher block */
        switch((uint8_t) (wOption))
 8003d76:	897b      	ldrh	r3, [r7, #10]
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d027      	beq.n	8003dce <phCryptoSym_Sw_Encrypt+0xde>
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	db22      	blt.n	8003dc8 <phCryptoSym_Sw_Encrypt+0xd8>
 8003d82:	3b01      	subs	r3, #1
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d81f      	bhi.n	8003dc8 <phCryptoSym_Sw_Encrypt+0xd8>
        {
            case PH_CRYPTOSYM_CIPHER_MODE_CBC:
            case PH_CRYPTOSYM_CIPHER_MODE_CBC_DF4:
                for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8003d88:	2300      	movs	r3, #0
 8003d8a:	777b      	strb	r3, [r7, #29]
 8003d8c:	e016      	b.n	8003dbc <phCryptoSym_Sw_Encrypt+0xcc>
                {
                    pEncBuff[bIndex_BlockSize + wIndex_Buff] ^= pIv[bIndex_BlockSize];
 8003d8e:	7f7a      	ldrb	r2, [r7, #29]
 8003d90:	8bfb      	ldrh	r3, [r7, #30]
 8003d92:	4413      	add	r3, r2
 8003d94:	461a      	mov	r2, r3
 8003d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d98:	4413      	add	r3, r2
 8003d9a:	7819      	ldrb	r1, [r3, #0]
 8003d9c:	7f7b      	ldrb	r3, [r7, #29]
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	4413      	add	r3, r2
 8003da2:	781a      	ldrb	r2, [r3, #0]
 8003da4:	7f78      	ldrb	r0, [r7, #29]
 8003da6:	8bfb      	ldrh	r3, [r7, #30]
 8003da8:	4403      	add	r3, r0
 8003daa:	4618      	mov	r0, r3
 8003dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dae:	4403      	add	r3, r0
 8003db0:	404a      	eors	r2, r1
 8003db2:	b2d2      	uxtb	r2, r2
 8003db4:	701a      	strb	r2, [r3, #0]
                for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8003db6:	7f7b      	ldrb	r3, [r7, #29]
 8003db8:	3301      	adds	r3, #1
 8003dba:	777b      	strb	r3, [r7, #29]
 8003dbc:	7f7b      	ldrb	r3, [r7, #29]
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	8abb      	ldrh	r3, [r7, #20]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d3e3      	bcc.n	8003d8e <phCryptoSym_Sw_Encrypt+0x9e>
                }
                break;
 8003dc6:	e003      	b.n	8003dd0 <phCryptoSym_Sw_Encrypt+0xe0>
                /* Nothing to do here */
                break;

            default:
                /* Add additional Modes of operation in here! */
                return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_CRYPTOSYM);
 8003dc8:	f24e 1323 	movw	r3, #57635	@ 0xe123
 8003dcc:	e04a      	b.n	8003e64 <phCryptoSym_Sw_Encrypt+0x174>
                break;
 8003dce:	bf00      	nop
            PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_EncryptBlock(pDataParams, pHelperBuffer));
        }

        (void) memcpy(&pEncBuff[wIndex_Buff], pHelperBuffer, wBlockSize);
#else
        if((uint8_t) wOption == PH_CRYPTOSYM_CIPHER_MODE_CBC_DF4)
 8003dd0:	897b      	ldrh	r3, [r7, #10]
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d10d      	bne.n	8003df4 <phCryptoSym_Sw_Encrypt+0x104>
        {
            PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_DecryptBlock(pDataParams, &pEncBuff[wIndex_Buff]));
 8003dd8:	8bfb      	ldrh	r3, [r7, #30]
 8003dda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ddc:	4413      	add	r3, r2
 8003dde:	4619      	mov	r1, r3
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f002 fb91 	bl	8006508 <phCryptoSym_Sw_DecryptBlock>
 8003de6:	4603      	mov	r3, r0
 8003de8:	82fb      	strh	r3, [r7, #22]
 8003dea:	8afb      	ldrh	r3, [r7, #22]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00f      	beq.n	8003e10 <phCryptoSym_Sw_Encrypt+0x120>
 8003df0:	8afb      	ldrh	r3, [r7, #22]
 8003df2:	e037      	b.n	8003e64 <phCryptoSym_Sw_Encrypt+0x174>
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_EncryptBlock(pDataParams, &pEncBuff[wIndex_Buff]));
 8003df4:	8bfb      	ldrh	r3, [r7, #30]
 8003df6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003df8:	4413      	add	r3, r2
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	68f8      	ldr	r0, [r7, #12]
 8003dfe:	f002 fadd 	bl	80063bc <phCryptoSym_Sw_EncryptBlock>
 8003e02:	4603      	mov	r3, r0
 8003e04:	82fb      	strh	r3, [r7, #22]
 8003e06:	8afb      	ldrh	r3, [r7, #22]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d001      	beq.n	8003e10 <phCryptoSym_Sw_Encrypt+0x120>
 8003e0c:	8afb      	ldrh	r3, [r7, #22]
 8003e0e:	e029      	b.n	8003e64 <phCryptoSym_Sw_Encrypt+0x174>
        }

#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */

        /* do the loop dependent post processing of the data according to the used mode of operation */
        switch((uint8_t) (wOption))
 8003e10:	897b      	ldrh	r3, [r7, #10]
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00c      	beq.n	8003e32 <phCryptoSym_Sw_Encrypt+0x142>
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	db07      	blt.n	8003e2c <phCryptoSym_Sw_Encrypt+0x13c>
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d804      	bhi.n	8003e2c <phCryptoSym_Sw_Encrypt+0x13c>
        {
            case PH_CRYPTOSYM_CIPHER_MODE_CBC:
            case PH_CRYPTOSYM_CIPHER_MODE_CBC_DF4:
                /* we should set the IV now to the old ciphertext... */
                pIv = &pEncBuff[wIndex_Buff];
 8003e22:	8bfb      	ldrh	r3, [r7, #30]
 8003e24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e26:	4413      	add	r3, r2
 8003e28:	61bb      	str	r3, [r7, #24]
                break;
 8003e2a:	e003      	b.n	8003e34 <phCryptoSym_Sw_Encrypt+0x144>
                /* Nothing to do here */
                break;

            default:
                /* Add additional Modes of operation in here! */
                return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_CRYPTOSYM);
 8003e2c:	f24e 1323 	movw	r3, #57635	@ 0xe123
 8003e30:	e018      	b.n	8003e64 <phCryptoSym_Sw_Encrypt+0x174>
                break;
 8003e32:	bf00      	nop
        }

        /* update the loop counter */
        wIndex_Buff = wBlockSize + wIndex_Buff;
 8003e34:	8aba      	ldrh	r2, [r7, #20]
 8003e36:	8bfb      	ldrh	r3, [r7, #30]
 8003e38:	4413      	add	r3, r2
 8003e3a:	83fb      	strh	r3, [r7, #30]
    while(wIndex_Buff < wBuffLen)
 8003e3c:	8bfa      	ldrh	r2, [r7, #30]
 8003e3e:	893b      	ldrh	r3, [r7, #8]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d38a      	bcc.n	8003d5a <phCryptoSym_Sw_Encrypt+0x6a>
    } /* end of loop over all data blocks */

    /* do the final update of the IV according to the keep IV setting. */
    if((pDataParams->wKeepIV == PH_CRYPTOSYM_VALUE_KEEP_IV_ON) || (0U != (wOption & PH_EXCHANGE_BUFFERED_BIT)))
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d003      	beq.n	8003e54 <phCryptoSym_Sw_Encrypt+0x164>
 8003e4c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	da06      	bge.n	8003e62 <phCryptoSym_Sw_Encrypt+0x172>
    {
        (void) memcpy(pDataParams->pIV, pIv, wBlockSize);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	3328      	adds	r3, #40	@ 0x28
 8003e58:	8aba      	ldrh	r2, [r7, #20]
 8003e5a:	69b9      	ldr	r1, [r7, #24]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f01b f890 	bl	801ef82 <memcpy>
    }

    return PH_ERR_SUCCESS;
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3720      	adds	r7, #32
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <phCryptoSym_Sw_CalculateMac>:
    return PH_ERR_SUCCESS;
}

phStatus_t phCryptoSym_Sw_CalculateMac(phCryptoSym_Sw_DataParams_t * pDataParams, uint16_t wOption, const uint8_t * pData, uint16_t wDataLen,
    uint8_t * pMac, uint8_t * pMacLen)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b094      	sub	sp, #80	@ 0x50
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	607a      	str	r2, [r7, #4]
 8003e76:	461a      	mov	r2, r3
 8003e78:	460b      	mov	r3, r1
 8003e7a:	817b      	strh	r3, [r7, #10]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	813b      	strh	r3, [r7, #8]
    phStatus_t wStatus = 0;
 8003e80:	2300      	movs	r3, #0
 8003e82:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint16_t wBlockSize = 0;
 8003e86:	2300      	movs	r3, #0
 8003e88:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    uint16_t wIndex_Buff = 0;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint8_t bIndex_BlockSize = 0;
 8003e92:	2300      	movs	r3, #0
 8003e94:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    uint8_t bPaddingLen = 0;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t bLastBlock[16];
    uint8_t * pIv = NULL;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	64bb      	str	r3, [r7, #72]	@ 0x48
    uint8_t * pSubKey2 = pDataParams->pCMACSubKey2;
#else
    uint8_t pSubKey1[PH_CRYPTOSYM_SW_MAX_BLOCK_SIZE];
    uint8_t pSubKey2[PH_CRYPTOSYM_SW_MAX_BLOCK_SIZE];

    (void) memset(pSubKey1, 0x00, (size_t) sizeof(pSubKey1));
 8003ea2:	f107 0320 	add.w	r3, r7, #32
 8003ea6:	2210      	movs	r2, #16
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f01a ffea 	bl	801ee84 <memset>
    (void) memset(pSubKey2, 0x00, (size_t) sizeof(pSubKey2));
 8003eb0:	f107 0310 	add.w	r3, r7, #16
 8003eb4:	2210      	movs	r2, #16
 8003eb6:	2100      	movs	r1, #0
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f01a ffe3 	bl	801ee84 <memset>
#endif /* PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION */

    /* Clear MAC length */
    *pMacLen = 0;
 8003ebe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	701a      	strb	r2, [r3, #0]

    /* Clear the last block array */
    (void) memset(bLastBlock, 0, (size_t) sizeof(bLastBlock));
 8003ec4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003ec8:	2210      	movs	r2, #16
 8003eca:	2100      	movs	r1, #0
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f01a ffd9 	bl	801ee84 <memset>

    /* Get the block size of the currently loaded key */
    PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_GetConfig(pDataParams, PH_CRYPTOSYM_CONFIG_BLOCK_SIZE, &wBlockSize));
 8003ed2:	f107 0342 	add.w	r3, r7, #66	@ 0x42
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	2102      	movs	r1, #2
 8003eda:	68f8      	ldr	r0, [r7, #12]
 8003edc:	f000 fa36 	bl	800434c <phCryptoSym_Sw_GetConfig>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8003ee6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d002      	beq.n	8003ef4 <phCryptoSym_Sw_CalculateMac+0x88>
 8003eee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003ef2:	e175      	b.n	80041e0 <phCryptoSym_Sw_CalculateMac+0x374>

    /* In case of a first block and in case of KEEP_IV is not set, the IV has to be cleared. */
    if((0U != (wOption & PH_EXCHANGE_LEAVE_BUFFER_BIT)) ||
 8003ef4:	897b      	ldrh	r3, [r7, #10]
 8003ef6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10b      	bne.n	8003f16 <phCryptoSym_Sw_CalculateMac+0xaa>
        (pDataParams->wKeepIV == PH_CRYPTOSYM_VALUE_KEEP_IV_ON))
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
    if((0U != (wOption & PH_EXCHANGE_LEAVE_BUFFER_BIT)) ||
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d007      	beq.n	8003f16 <phCryptoSym_Sw_CalculateMac+0xaa>
    {
        /* better leave the IV */
    }
    else
    {
        (void) memset(pDataParams->pIV, 0x00, wBlockSize);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	3328      	adds	r3, #40	@ 0x28
 8003f0a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8003f0e:	2100      	movs	r1, #0
 8003f10:	4618      	mov	r0, r3
 8003f12:	f01a ffb7 	bl	801ee84 <memset>
    }

    /* Now we may start with  MAC calculation */

    /*Let's find out whether we should complete the MAC or if this is just an intermediate MAC calculation */
    if (0U != (wOption & PH_EXCHANGE_BUFFERED_BIT))
 8003f16:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	da0e      	bge.n	8003f3c <phCryptoSym_Sw_CalculateMac+0xd0>
    {
        /* This is just an intermediate MAC */

        /* In this case we do not allow incomplete blocks. */
        if (0U != (wDataLen % wBlockSize))
 8003f1e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8003f22:	893b      	ldrh	r3, [r7, #8]
 8003f24:	fbb3 f1f2 	udiv	r1, r3, r2
 8003f28:	fb01 f202 	mul.w	r2, r1, r2
 8003f2c:	1a9b      	subs	r3, r3, r2
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 80ac 	beq.w	800408e <phCryptoSym_Sw_CalculateMac+0x222>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 8003f36:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8003f3a:	e151      	b.n	80041e0 <phCryptoSym_Sw_CalculateMac+0x374>
        }
    }
    else
    {
        switch((uint8_t) (wOption))
 8003f3c:	897b      	ldrh	r3, [r7, #10]
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d002      	beq.n	8003f4a <phCryptoSym_Sw_CalculateMac+0xde>
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d015      	beq.n	8003f74 <phCryptoSym_Sw_CalculateMac+0x108>
 8003f48:	e011      	b.n	8003f6e <phCryptoSym_Sw_CalculateMac+0x102>
                    PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_CMAC_GenerateK1K2(pDataParams, pSubKey1, pSubKey2));

                }
#else
                /* Always perform with sub key generation */
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_CMAC_GenerateK1K2(pDataParams, pSubKey1, pSubKey2));
 8003f4a:	f107 0210 	add.w	r2, r7, #16
 8003f4e:	f107 0320 	add.w	r3, r7, #32
 8003f52:	4619      	mov	r1, r3
 8003f54:	68f8      	ldr	r0, [r7, #12]
 8003f56:	f002 f987 	bl	8006268 <phCryptoSym_Sw_CMAC_GenerateK1K2>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8003f60:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d007      	beq.n	8003f78 <phCryptoSym_Sw_CalculateMac+0x10c>
 8003f68:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003f6c:	e138      	b.n	80041e0 <phCryptoSym_Sw_CalculateMac+0x374>
                /* Nothing to do! */
                break;

            default:
                /* Add additional Modes of operation in here! */
                return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_CRYPTOSYM);
 8003f6e:	f24e 1323 	movw	r3, #57635	@ 0xe123
 8003f72:	e135      	b.n	80041e0 <phCryptoSym_Sw_CalculateMac+0x374>
                break;
 8003f74:	bf00      	nop
 8003f76:	e000      	b.n	8003f7a <phCryptoSym_Sw_CalculateMac+0x10e>
                break;
 8003f78:	bf00      	nop
        }

        /* Get number of bytes in last block */
        bPaddingLen = (uint8_t) (wDataLen % wBlockSize);
 8003f7a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8003f7e:	893b      	ldrh	r3, [r7, #8]
 8003f80:	fbb3 f1f2 	udiv	r1, r3, r2
 8003f84:	fb01 f202 	mul.w	r2, r1, r2
 8003f88:	1a9b      	subs	r3, r3, r2
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        /* do we have incomplete blocks? */
        if((0U != bPaddingLen) || (wDataLen == 0x0000U))
 8003f90:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d102      	bne.n	8003f9e <phCryptoSym_Sw_CalculateMac+0x132>
 8003f98:	893b      	ldrh	r3, [r7, #8]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d13f      	bne.n	800401e <phCryptoSym_Sw_CalculateMac+0x1b2>
        {
            /* Update wDataLen, last block is in other array */
            wDataLen = (uint16_t) (wDataLen - bPaddingLen);
 8003f9e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	893a      	ldrh	r2, [r7, #8]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	813b      	strh	r3, [r7, #8]

            (void) memcpy(bLastBlock, &pData[wDataLen], bPaddingLen);
 8003faa:	893b      	ldrh	r3, [r7, #8]
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	18d1      	adds	r1, r2, r3
 8003fb0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003fb4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f01a ffe2 	bl	801ef82 <memcpy>

            /* Apply padding byte*/
            bLastBlock[bPaddingLen] = 0x80;
 8003fbe:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003fc2:	3350      	adds	r3, #80	@ 0x50
 8003fc4:	443b      	add	r3, r7
 8003fc6:	2280      	movs	r2, #128	@ 0x80
 8003fc8:	f803 2c20 	strb.w	r2, [r3, #-32]
            /* pad with zeros not necessary, memset done upfront*/

            if((uint8_t) wOption == PH_CRYPTOSYM_MAC_MODE_CMAC)
 8003fcc:	897b      	ldrh	r3, [r7, #10]
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d15c      	bne.n	800408e <phCryptoSym_Sw_CalculateMac+0x222>
            {
                /* XOR with K2, as we have an icomplete block */
                for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8003fda:	e018      	b.n	800400e <phCryptoSym_Sw_CalculateMac+0x1a2>
                {
                    bLastBlock[bIndex_BlockSize] ^= pSubKey2[bIndex_BlockSize];
 8003fdc:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003fe0:	3350      	adds	r3, #80	@ 0x50
 8003fe2:	443b      	add	r3, r7
 8003fe4:	f813 1c20 	ldrb.w	r1, [r3, #-32]
 8003fe8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003fec:	3350      	adds	r3, #80	@ 0x50
 8003fee:	443b      	add	r3, r7
 8003ff0:	f813 2c40 	ldrb.w	r2, [r3, #-64]
 8003ff4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003ff8:	404a      	eors	r2, r1
 8003ffa:	b2d2      	uxtb	r2, r2
 8003ffc:	3350      	adds	r3, #80	@ 0x50
 8003ffe:	443b      	add	r3, r7
 8004000:	f803 2c20 	strb.w	r2, [r3, #-32]
                for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8004004:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004008:	3301      	adds	r3, #1
 800400a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800400e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004012:	b29a      	uxth	r2, r3
 8004014:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004018:	429a      	cmp	r2, r3
 800401a:	d3df      	bcc.n	8003fdc <phCryptoSym_Sw_CalculateMac+0x170>
            if((uint8_t) wOption == PH_CRYPTOSYM_MAC_MODE_CMAC)
 800401c:	e037      	b.n	800408e <phCryptoSym_Sw_CalculateMac+0x222>
            }
        }
        else
        {
            /* Update wDataLen, last block is in other array */
            wDataLen = wDataLen - wBlockSize;
 800401e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004022:	893a      	ldrh	r2, [r7, #8]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	813b      	strh	r3, [r7, #8]

            /* Copy whole block into bLastBlock */
            (void) memcpy(bLastBlock, &pData[wDataLen], wBlockSize);
 8004028:	893b      	ldrh	r3, [r7, #8]
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	18d1      	adds	r1, r2, r3
 800402e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004032:	461a      	mov	r2, r3
 8004034:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004038:	4618      	mov	r0, r3
 800403a:	f01a ffa2 	bl	801ef82 <memcpy>

            if((uint8_t) wOption == PH_CRYPTOSYM_MAC_MODE_CMAC)
 800403e:	897b      	ldrh	r3, [r7, #10]
 8004040:	b2db      	uxtb	r3, r3
 8004042:	2b00      	cmp	r3, #0
 8004044:	d123      	bne.n	800408e <phCryptoSym_Sw_CalculateMac+0x222>
            {
                /* XOR with K1, as we have a complete block */
                for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8004046:	2300      	movs	r3, #0
 8004048:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800404c:	e018      	b.n	8004080 <phCryptoSym_Sw_CalculateMac+0x214>
                {
                    bLastBlock[bIndex_BlockSize] ^= pSubKey1[bIndex_BlockSize];
 800404e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004052:	3350      	adds	r3, #80	@ 0x50
 8004054:	443b      	add	r3, r7
 8004056:	f813 1c20 	ldrb.w	r1, [r3, #-32]
 800405a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800405e:	3350      	adds	r3, #80	@ 0x50
 8004060:	443b      	add	r3, r7
 8004062:	f813 2c30 	ldrb.w	r2, [r3, #-48]
 8004066:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800406a:	404a      	eors	r2, r1
 800406c:	b2d2      	uxtb	r2, r2
 800406e:	3350      	adds	r3, #80	@ 0x50
 8004070:	443b      	add	r3, r7
 8004072:	f803 2c20 	strb.w	r2, [r3, #-32]
                for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8004076:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800407a:	3301      	adds	r3, #1
 800407c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8004080:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004084:	b29a      	uxth	r2, r3
 8004086:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800408a:	429a      	cmp	r2, r3
 800408c:	d3df      	bcc.n	800404e <phCryptoSym_Sw_CalculateMac+0x1e2>
            }
        }
    }

    /* Set the IV to the iv specified in the private data params */
    pIv = pDataParams->pIV;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	3328      	adds	r3, #40	@ 0x28
 8004092:	64bb      	str	r3, [r7, #72]	@ 0x48

    /*Iterate over all blocks and perform the CBC encryption*/
    wIndex_Buff = 0;
 8004094:	2300      	movs	r3, #0
 8004096:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    while(wIndex_Buff < wDataLen)
 800409a:	e03b      	b.n	8004114 <phCryptoSym_Sw_CalculateMac+0x2a8>
    {
        /* perform the XOR with the previous cipher block */
        for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 800409c:	2300      	movs	r3, #0
 800409e:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80040a2:	e019      	b.n	80040d8 <phCryptoSym_Sw_CalculateMac+0x26c>
        {
            /* Note: after one round pIv == pMac */
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
            pHelperBuffer[bIndex_BlockSize] = pIv[bIndex_BlockSize] ^ pData[wIndex_Buff + bIndex_BlockSize];
#else
            pMac[bIndex_BlockSize] = pIv[bIndex_BlockSize] ^ pData[wIndex_Buff + bIndex_BlockSize];
 80040a4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80040a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040aa:	4413      	add	r3, r2
 80040ac:	7819      	ldrb	r1, [r3, #0]
 80040ae:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80040b2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80040b6:	4413      	add	r3, r2
 80040b8:	461a      	mov	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4413      	add	r3, r2
 80040be:	781a      	ldrb	r2, [r3, #0]
 80040c0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80040c4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80040c6:	4403      	add	r3, r0
 80040c8:	404a      	eors	r2, r1
 80040ca:	b2d2      	uxtb	r2, r2
 80040cc:	701a      	strb	r2, [r3, #0]
        for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 80040ce:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80040d2:	3301      	adds	r3, #1
 80040d4:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80040d8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80040dc:	b29a      	uxth	r2, r3
 80040de:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d3de      	bcc.n	80040a4 <phCryptoSym_Sw_CalculateMac+0x238>

#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
        PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_EncryptBlock(pDataParams, pHelperBuffer));
        (void) memcpy(pMac, pHelperBuffer, wBlockSize);
#else
        PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_EncryptBlock(pDataParams, pMac));
 80040e6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80040e8:	68f8      	ldr	r0, [r7, #12]
 80040ea:	f002 f967 	bl	80063bc <phCryptoSym_Sw_EncryptBlock>
 80040ee:	4603      	mov	r3, r0
 80040f0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80040f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d002      	beq.n	8004102 <phCryptoSym_Sw_CalculateMac+0x296>
 80040fc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004100:	e06e      	b.n	80041e0 <phCryptoSym_Sw_CalculateMac+0x374>
#endif

        /* set pIv to last cipher block*/
        pIv = pMac;
 8004102:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004104:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* update the loop counter */
        wIndex_Buff = wBlockSize + wIndex_Buff;
 8004106:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800410a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800410e:	4413      	add	r3, r2
 8004110:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    while(wIndex_Buff < wDataLen)
 8004114:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8004118:	893b      	ldrh	r3, [r7, #8]
 800411a:	429a      	cmp	r2, r3
 800411c:	d3be      	bcc.n	800409c <phCryptoSym_Sw_CalculateMac+0x230>
    } /* end of loop over all data blocks */

    /* If we have a complete MAC, lets encrypt the last block */
    if(0U == (wOption & PH_EXCHANGE_BUFFERED_BIT))
 800411e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004122:	2b00      	cmp	r3, #0
 8004124:	db2f      	blt.n	8004186 <phCryptoSym_Sw_CalculateMac+0x31a>
    {
        /* Encrypt last block. */
        /* perform the XOR with the previous cipher block */
        for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8004126:	2300      	movs	r3, #0
 8004128:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800412c:	e016      	b.n	800415c <phCryptoSym_Sw_CalculateMac+0x2f0>
        {
            /* Note: after one round pIv == pMac */
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
            pHelperBuffer[bIndex_BlockSize] = pIv[bIndex_BlockSize] ^ bLastBlock[bIndex_BlockSize];
#else
            pMac[bIndex_BlockSize] = pIv[bIndex_BlockSize] ^ bLastBlock[bIndex_BlockSize];
 800412e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004132:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004134:	4413      	add	r3, r2
 8004136:	7819      	ldrb	r1, [r3, #0]
 8004138:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800413c:	3350      	adds	r3, #80	@ 0x50
 800413e:	443b      	add	r3, r7
 8004140:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 8004144:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004148:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800414a:	4403      	add	r3, r0
 800414c:	404a      	eors	r2, r1
 800414e:	b2d2      	uxtb	r2, r2
 8004150:	701a      	strb	r2, [r3, #0]
        for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8004152:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004156:	3301      	adds	r3, #1
 8004158:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800415c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004160:	b29a      	uxth	r2, r3
 8004162:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004166:	429a      	cmp	r2, r3
 8004168:	d3e1      	bcc.n	800412e <phCryptoSym_Sw_CalculateMac+0x2c2>
        }
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
        PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_EncryptBlock(pDataParams, pHelperBuffer));
        (void) memcpy(pMac, pHelperBuffer, wBlockSize);
#else
        PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_EncryptBlock(pDataParams, pMac));
 800416a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800416c:	68f8      	ldr	r0, [r7, #12]
 800416e:	f002 f925 	bl	80063bc <phCryptoSym_Sw_EncryptBlock>
 8004172:	4603      	mov	r3, r0
 8004174:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8004178:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800417c:	2b00      	cmp	r3, #0
 800417e:	d002      	beq.n	8004186 <phCryptoSym_Sw_CalculateMac+0x31a>
 8004180:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004184:	e02c      	b.n	80041e0 <phCryptoSym_Sw_CalculateMac+0x374>
#endif

    }

    /* do the final update of the IV according to the settings */
    if((pDataParams->wKeepIV == PH_CRYPTOSYM_VALUE_KEEP_IV_ON) || (0U != (wOption & PH_EXCHANGE_BUFFERED_BIT)))
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 800418a:	2b01      	cmp	r3, #1
 800418c:	d003      	beq.n	8004196 <phCryptoSym_Sw_CalculateMac+0x32a>
 800418e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004192:	2b00      	cmp	r3, #0
 8004194:	da08      	bge.n	80041a8 <phCryptoSym_Sw_CalculateMac+0x33c>
    {
        (void) memcpy(pDataParams->pIV, pMac, wBlockSize);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	3328      	adds	r3, #40	@ 0x28
 800419a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800419e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80041a0:	4618      	mov	r0, r3
 80041a2:	f01a feee 	bl	801ef82 <memcpy>
 80041a6:	e007      	b.n	80041b8 <phCryptoSym_Sw_CalculateMac+0x34c>
    }
    else
    {
        /* Clear the IV for security reasons */
        (void) memset(pDataParams->pIV, 0, wBlockSize);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	3328      	adds	r3, #40	@ 0x28
 80041ac:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80041b0:	2100      	movs	r1, #0
 80041b2:	4618      	mov	r0, r3
 80041b4:	f01a fe66 	bl	801ee84 <memset>
    }

#ifdef PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION
    /* Clear key arrays */
    (void) memset(pSubKey1, 0x00, (size_t) sizeof(pSubKey1));
 80041b8:	f107 0320 	add.w	r3, r7, #32
 80041bc:	2210      	movs	r2, #16
 80041be:	2100      	movs	r1, #0
 80041c0:	4618      	mov	r0, r3
 80041c2:	f01a fe5f 	bl	801ee84 <memset>
    (void) memset(pSubKey2, 0x00, (size_t) sizeof(pSubKey2));
 80041c6:	f107 0310 	add.w	r3, r7, #16
 80041ca:	2210      	movs	r2, #16
 80041cc:	2100      	movs	r1, #0
 80041ce:	4618      	mov	r0, r3
 80041d0:	f01a fe58 	bl	801ee84 <memset>
#endif

    *pMacLen = (uint8_t) wBlockSize;
 80041d4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041dc:	701a      	strb	r2, [r3, #0]
    return PH_ERR_SUCCESS;
 80041de:	2300      	movs	r3, #0
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3750      	adds	r7, #80	@ 0x50
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <phCryptoSym_Sw_LoadIv>:

phStatus_t phCryptoSym_Sw_LoadIv(phCryptoSym_Sw_DataParams_t * pDataParams, const uint8_t * pIV, uint8_t bIVLen)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	4613      	mov	r3, r2
 80041f4:	71fb      	strb	r3, [r7, #7]
    phStatus_t  PH_MEMLOC_REM wStatus = 0;
 80041f6:	2300      	movs	r3, #0
 80041f8:	82fb      	strh	r3, [r7, #22]
    uint16_t    PH_MEMLOC_REM wBlockSize = 0;
 80041fa:	2300      	movs	r3, #0
 80041fc:	82bb      	strh	r3, [r7, #20]

    /* Get the block size of the currently loaded key */
    PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_GetConfig(pDataParams, PH_CRYPTOSYM_CONFIG_BLOCK_SIZE, &wBlockSize));
 80041fe:	f107 0314 	add.w	r3, r7, #20
 8004202:	461a      	mov	r2, r3
 8004204:	2102      	movs	r1, #2
 8004206:	68f8      	ldr	r0, [r7, #12]
 8004208:	f000 f8a0 	bl	800434c <phCryptoSym_Sw_GetConfig>
 800420c:	4603      	mov	r3, r0
 800420e:	82fb      	strh	r3, [r7, #22]
 8004210:	8afb      	ldrh	r3, [r7, #22]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d001      	beq.n	800421a <phCryptoSym_Sw_LoadIv+0x32>
 8004216:	8afb      	ldrh	r3, [r7, #22]
 8004218:	e00f      	b.n	800423a <phCryptoSym_Sw_LoadIv+0x52>

    /* Check block-size */
    if(bIVLen != wBlockSize)
 800421a:	79fb      	ldrb	r3, [r7, #7]
 800421c:	b29a      	uxth	r2, r3
 800421e:	8abb      	ldrh	r3, [r7, #20]
 8004220:	429a      	cmp	r2, r3
 8004222:	d002      	beq.n	800422a <phCryptoSym_Sw_LoadIv+0x42>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 8004224:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8004228:	e007      	b.n	800423a <phCryptoSym_Sw_LoadIv+0x52>
    }

    /* Update IV */
    (void) memcpy(pDataParams->pIV, pIV, wBlockSize);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	3328      	adds	r3, #40	@ 0x28
 800422e:	8aba      	ldrh	r2, [r7, #20]
 8004230:	68b9      	ldr	r1, [r7, #8]
 8004232:	4618      	mov	r0, r3
 8004234:	f01a fea5 	bl	801ef82 <memcpy>

    return PH_ERR_SUCCESS;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3718      	adds	r7, #24
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
	...

08004244 <phCryptoSym_Sw_LoadKeyDirect>:
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_CRYPTOSYM);
#endif /* NXPBUILD__PH_KEYSTORE */
}

phStatus_t phCryptoSym_Sw_LoadKeyDirect(phCryptoSym_Sw_DataParams_t * pDataParams, const uint8_t * pKey, uint16_t wKeyType)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	4613      	mov	r3, r2
 8004250:	80fb      	strh	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM wStatus = 0;
 8004252:	2300      	movs	r3, #0
 8004254:	82fb      	strh	r3, [r7, #22]

    /* Clear existing key */
    (void) memset(pDataParams->pKey, 0x00, (size_t) sizeof(pDataParams->pKey));
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	3308      	adds	r3, #8
 800425a:	2220      	movs	r2, #32
 800425c:	2100      	movs	r1, #0
 800425e:	4618      	mov	r0, r3
 8004260:	f01a fe10 	bl	801ee84 <memset>
#ifndef PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION
        /* Disable the CMAC calculated Flag */
        pDataParams->bCMACSubKeysInitialized = PH_OFF;
#endif /* PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION */

        switch(wKeyType)
 8004264:	88fb      	ldrh	r3, [r7, #6]
 8004266:	2b05      	cmp	r3, #5
 8004268:	d859      	bhi.n	800431e <phCryptoSym_Sw_LoadKeyDirect+0xda>
 800426a:	a201      	add	r2, pc, #4	@ (adr r2, 8004270 <phCryptoSym_Sw_LoadKeyDirect+0x2c>)
 800426c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004270:	08004289 	.word	0x08004289
 8004274:	080042a3 	.word	0x080042a3
 8004278:	080042bd 	.word	0x080042bd
 800427c:	080042d7 	.word	0x080042d7
 8004280:	080042ef 	.word	0x080042ef
 8004284:	08004307 	.word	0x08004307
        {
#ifdef PH_CRYPTOSYM_SW_AES
            case PH_CRYPTOSYM_KEY_TYPE_AES128:
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_Aes_KeyExpansion(
 8004288:	232c      	movs	r3, #44	@ 0x2c
 800428a:	2204      	movs	r2, #4
 800428c:	68b9      	ldr	r1, [r7, #8]
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f000 f8d8 	bl	8004444 <phCryptoSym_Sw_Aes_KeyExpansion>
 8004294:	4603      	mov	r3, r0
 8004296:	82fb      	strh	r3, [r7, #22]
 8004298:	8afb      	ldrh	r3, [r7, #22]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d042      	beq.n	8004324 <phCryptoSym_Sw_LoadKeyDirect+0xe0>
 800429e:	8afb      	ldrh	r3, [r7, #22]
 80042a0:	e04f      	b.n	8004342 <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                    PH_CRYPTOSYM_AES128_KEY_SIZE >> 2U,
                    (PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_128 + 1U) << 2U));
                break;

            case PH_CRYPTOSYM_KEY_TYPE_AES192:
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_Aes_KeyExpansion(
 80042a2:	2334      	movs	r3, #52	@ 0x34
 80042a4:	2206      	movs	r2, #6
 80042a6:	68b9      	ldr	r1, [r7, #8]
 80042a8:	68f8      	ldr	r0, [r7, #12]
 80042aa:	f000 f8cb 	bl	8004444 <phCryptoSym_Sw_Aes_KeyExpansion>
 80042ae:	4603      	mov	r3, r0
 80042b0:	82fb      	strh	r3, [r7, #22]
 80042b2:	8afb      	ldrh	r3, [r7, #22]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d037      	beq.n	8004328 <phCryptoSym_Sw_LoadKeyDirect+0xe4>
 80042b8:	8afb      	ldrh	r3, [r7, #22]
 80042ba:	e042      	b.n	8004342 <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                    PH_CRYPTOSYM_AES192_KEY_SIZE >> 2U,
                    (PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_192 + 1U) << 2U));
                break;

            case PH_CRYPTOSYM_KEY_TYPE_AES256:
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_Aes_KeyExpansion(
 80042bc:	233c      	movs	r3, #60	@ 0x3c
 80042be:	2208      	movs	r2, #8
 80042c0:	68b9      	ldr	r1, [r7, #8]
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f000 f8be 	bl	8004444 <phCryptoSym_Sw_Aes_KeyExpansion>
 80042c8:	4603      	mov	r3, r0
 80042ca:	82fb      	strh	r3, [r7, #22]
 80042cc:	8afb      	ldrh	r3, [r7, #22]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d02c      	beq.n	800432c <phCryptoSym_Sw_LoadKeyDirect+0xe8>
 80042d2:	8afb      	ldrh	r3, [r7, #22]
 80042d4:	e035      	b.n	8004342 <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                break;
#endif /* PH_CRYPTOSYM_SW_AES */

#ifdef PH_CRYPTOSYM_SW_DES
            case PH_CRYPTOSYM_KEY_TYPE_DES:
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_Des_KeyInit(pDataParams, pKey, 1));
 80042d6:	2201      	movs	r2, #1
 80042d8:	68b9      	ldr	r1, [r7, #8]
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f000 fe62 	bl	8004fa4 <phCryptoSym_Sw_Des_KeyInit>
 80042e0:	4603      	mov	r3, r0
 80042e2:	82fb      	strh	r3, [r7, #22]
 80042e4:	8afb      	ldrh	r3, [r7, #22]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d022      	beq.n	8004330 <phCryptoSym_Sw_LoadKeyDirect+0xec>
 80042ea:	8afb      	ldrh	r3, [r7, #22]
 80042ec:	e029      	b.n	8004342 <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                break;

            case PH_CRYPTOSYM_KEY_TYPE_2K3DES:
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_Des_KeyInit(pDataParams, pKey, 2));
 80042ee:	2202      	movs	r2, #2
 80042f0:	68b9      	ldr	r1, [r7, #8]
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f000 fe56 	bl	8004fa4 <phCryptoSym_Sw_Des_KeyInit>
 80042f8:	4603      	mov	r3, r0
 80042fa:	82fb      	strh	r3, [r7, #22]
 80042fc:	8afb      	ldrh	r3, [r7, #22]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d018      	beq.n	8004334 <phCryptoSym_Sw_LoadKeyDirect+0xf0>
 8004302:	8afb      	ldrh	r3, [r7, #22]
 8004304:	e01d      	b.n	8004342 <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                break;

            case PH_CRYPTOSYM_KEY_TYPE_3K3DES:
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_Des_KeyInit(pDataParams, pKey, 3));
 8004306:	2203      	movs	r2, #3
 8004308:	68b9      	ldr	r1, [r7, #8]
 800430a:	68f8      	ldr	r0, [r7, #12]
 800430c:	f000 fe4a 	bl	8004fa4 <phCryptoSym_Sw_Des_KeyInit>
 8004310:	4603      	mov	r3, r0
 8004312:	82fb      	strh	r3, [r7, #22]
 8004314:	8afb      	ldrh	r3, [r7, #22]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00e      	beq.n	8004338 <phCryptoSym_Sw_LoadKeyDirect+0xf4>
 800431a:	8afb      	ldrh	r3, [r7, #22]
 800431c:	e011      	b.n	8004342 <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                break;
#endif /* PH_CRYPTOSYM_SW_DES */

        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_CRYPTOSYM);
 800431e:	f24e 1323 	movw	r3, #57635	@ 0xe123
 8004322:	e00e      	b.n	8004342 <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                break;
 8004324:	bf00      	nop
 8004326:	e008      	b.n	800433a <phCryptoSym_Sw_LoadKeyDirect+0xf6>
                break;
 8004328:	bf00      	nop
 800432a:	e006      	b.n	800433a <phCryptoSym_Sw_LoadKeyDirect+0xf6>
                break;
 800432c:	bf00      	nop
 800432e:	e004      	b.n	800433a <phCryptoSym_Sw_LoadKeyDirect+0xf6>
                break;
 8004330:	bf00      	nop
 8004332:	e002      	b.n	800433a <phCryptoSym_Sw_LoadKeyDirect+0xf6>
                break;
 8004334:	bf00      	nop
 8004336:	e000      	b.n	800433a <phCryptoSym_Sw_LoadKeyDirect+0xf6>
                break;
 8004338:	bf00      	nop
        }
    }
    /* Update global KeyType */
    pDataParams->wKeyType = wKeyType;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	88fa      	ldrh	r2, [r7, #6]
 800433e:	871a      	strh	r2, [r3, #56]	@ 0x38

    return PH_ERR_SUCCESS;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3718      	adds	r7, #24
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop

0800434c <phCryptoSym_Sw_GetConfig>:

    return PH_ERR_SUCCESS;
}

phStatus_t phCryptoSym_Sw_GetConfig(phCryptoSym_Sw_DataParams_t * pDataParams, uint16_t wConfig, uint16_t * pValue)
{
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	460b      	mov	r3, r1
 8004356:	607a      	str	r2, [r7, #4]
 8004358:	817b      	strh	r3, [r7, #10]
    switch(wConfig)
 800435a:	897b      	ldrh	r3, [r7, #10]
 800435c:	2b06      	cmp	r3, #6
 800435e:	d867      	bhi.n	8004430 <phCryptoSym_Sw_GetConfig+0xe4>
 8004360:	a201      	add	r2, pc, #4	@ (adr r2, 8004368 <phCryptoSym_Sw_GetConfig+0x1c>)
 8004362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004366:	bf00      	nop
 8004368:	08004413 	.word	0x08004413
 800436c:	08004385 	.word	0x08004385
 8004370:	080043e5 	.word	0x080043e5
 8004374:	0800441d 	.word	0x0800441d
 8004378:	08004431 	.word	0x08004431
 800437c:	08004431 	.word	0x08004431
 8004380:	08004427 	.word	0x08004427
    {
        case PH_CRYPTOSYM_CONFIG_KEY_SIZE:
            switch(pDataParams->wKeyType)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004388:	2b05      	cmp	r3, #5
 800438a:	d827      	bhi.n	80043dc <phCryptoSym_Sw_GetConfig+0x90>
 800438c:	a201      	add	r2, pc, #4	@ (adr r2, 8004394 <phCryptoSym_Sw_GetConfig+0x48>)
 800438e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004392:	bf00      	nop
 8004394:	080043ad 	.word	0x080043ad
 8004398:	080043b5 	.word	0x080043b5
 800439c:	080043bd 	.word	0x080043bd
 80043a0:	080043c5 	.word	0x080043c5
 80043a4:	080043cd 	.word	0x080043cd
 80043a8:	080043d5 	.word	0x080043d5
            {
#ifdef PH_CRYPTOSYM_SW_AES
                case PH_CRYPTOSYM_KEY_TYPE_AES128:
                    *pValue = PH_CRYPTOSYM_AES128_KEY_SIZE;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2210      	movs	r2, #16
 80043b0:	801a      	strh	r2, [r3, #0]
                    break;
 80043b2:	e016      	b.n	80043e2 <phCryptoSym_Sw_GetConfig+0x96>

                case PH_CRYPTOSYM_KEY_TYPE_AES192:
                    *pValue = PH_CRYPTOSYM_AES192_KEY_SIZE;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2218      	movs	r2, #24
 80043b8:	801a      	strh	r2, [r3, #0]
                    break;
 80043ba:	e012      	b.n	80043e2 <phCryptoSym_Sw_GetConfig+0x96>

                case PH_CRYPTOSYM_KEY_TYPE_AES256:
                    *pValue = PH_CRYPTOSYM_AES256_KEY_SIZE;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2220      	movs	r2, #32
 80043c0:	801a      	strh	r2, [r3, #0]
                    break;
 80043c2:	e00e      	b.n	80043e2 <phCryptoSym_Sw_GetConfig+0x96>
#endif /* PH_CRYPTOSYM_SW_AES */

#ifdef PH_CRYPTOSYM_SW_DES
                case PH_CRYPTOSYM_KEY_TYPE_DES:
                    *pValue = PH_CRYPTOSYM_DES_KEY_SIZE;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2208      	movs	r2, #8
 80043c8:	801a      	strh	r2, [r3, #0]
                    break;
 80043ca:	e00a      	b.n	80043e2 <phCryptoSym_Sw_GetConfig+0x96>

                case PH_CRYPTOSYM_KEY_TYPE_2K3DES:
                    *pValue = PH_CRYPTOSYM_2K3DES_KEY_SIZE;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2210      	movs	r2, #16
 80043d0:	801a      	strh	r2, [r3, #0]
                    break;
 80043d2:	e006      	b.n	80043e2 <phCryptoSym_Sw_GetConfig+0x96>

                case PH_CRYPTOSYM_KEY_TYPE_3K3DES:
                    *pValue = PH_CRYPTOSYM_3K3DES_KEY_SIZE;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2218      	movs	r2, #24
 80043d8:	801a      	strh	r2, [r3, #0]
                    break;
 80043da:	e002      	b.n	80043e2 <phCryptoSym_Sw_GetConfig+0x96>
#endif /* PH_CRYPTOSYM_SW_DES */

                default:
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 80043dc:	f24e 1321 	movw	r3, #57633	@ 0xe121
 80043e0:	e02a      	b.n	8004438 <phCryptoSym_Sw_GetConfig+0xec>
            }
            break;
 80043e2:	e028      	b.n	8004436 <phCryptoSym_Sw_GetConfig+0xea>

        case PH_CRYPTOSYM_CONFIG_BLOCK_SIZE:
            switch(pDataParams->wKeyType)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	dc02      	bgt.n	80043f2 <phCryptoSym_Sw_GetConfig+0xa6>
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	da04      	bge.n	80043fa <phCryptoSym_Sw_GetConfig+0xae>
 80043f0:	e00b      	b.n	800440a <phCryptoSym_Sw_GetConfig+0xbe>
 80043f2:	3b03      	subs	r3, #3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d808      	bhi.n	800440a <phCryptoSym_Sw_GetConfig+0xbe>
 80043f8:	e003      	b.n	8004402 <phCryptoSym_Sw_GetConfig+0xb6>
            {
#ifdef PH_CRYPTOSYM_SW_AES
                case PH_CRYPTOSYM_KEY_TYPE_AES128:
                case PH_CRYPTOSYM_KEY_TYPE_AES192:
                case PH_CRYPTOSYM_KEY_TYPE_AES256:
                    *pValue = PH_CRYPTOSYM_AES_BLOCK_SIZE;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2210      	movs	r2, #16
 80043fe:	801a      	strh	r2, [r3, #0]
                    break;
 8004400:	e006      	b.n	8004410 <phCryptoSym_Sw_GetConfig+0xc4>

#ifdef PH_CRYPTOSYM_SW_DES
                case PH_CRYPTOSYM_KEY_TYPE_DES:
                case PH_CRYPTOSYM_KEY_TYPE_2K3DES:
                case PH_CRYPTOSYM_KEY_TYPE_3K3DES:
                    *pValue = PH_CRYPTOSYM_DES_BLOCK_SIZE;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2208      	movs	r2, #8
 8004406:	801a      	strh	r2, [r3, #0]
                    break;
 8004408:	e002      	b.n	8004410 <phCryptoSym_Sw_GetConfig+0xc4>
#endif /* PH_CRYPTOSYM_SW_DES */

                default:
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 800440a:	f24e 1321 	movw	r3, #57633	@ 0xe121
 800440e:	e013      	b.n	8004438 <phCryptoSym_Sw_GetConfig+0xec>
            }
            break;
 8004410:	e011      	b.n	8004436 <phCryptoSym_Sw_GetConfig+0xea>

        case PH_CRYPTOSYM_CONFIG_KEY_TYPE:
            *pValue = pDataParams->wKeyType;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	801a      	strh	r2, [r3, #0]
            break;
 800441a:	e00c      	b.n	8004436 <phCryptoSym_Sw_GetConfig+0xea>

        case PH_CRYPTOSYM_CONFIG_KEEP_IV:
            *pValue = pDataParams->wKeepIV;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	801a      	strh	r2, [r3, #0]
            break;
 8004424:	e007      	b.n	8004436 <phCryptoSym_Sw_GetConfig+0xea>

        case PH_CRYPTOSYM_CONFIG_ADDITIONAL_INFO:
            *pValue = pDataParams->wAddInfo;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	801a      	strh	r2, [r3, #0]
            break;
 800442e:	e002      	b.n	8004436 <phCryptoSym_Sw_GetConfig+0xea>

        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_CRYPTOSYM);
 8004430:	f24e 1323 	movw	r3, #57635	@ 0xe123
 8004434:	e000      	b.n	8004438 <phCryptoSym_Sw_GetConfig+0xec>
    }

    return PH_ERR_SUCCESS;
 8004436:	2300      	movs	r3, #0
}
 8004438:	4618      	mov	r0, r3
 800443a:	3714      	adds	r7, #20
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <phCryptoSym_Sw_Aes_KeyExpansion>:
    phCryptoSym_Sw_DataParams_t * pDataParams,
    const uint8_t * pKey,
    uint8_t bNkCurrent,
    uint8_t bNkMax
    )
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	4611      	mov	r1, r2
 8004450:	461a      	mov	r2, r3
 8004452:	460b      	mov	r3, r1
 8004454:	71fb      	strb	r3, [r7, #7]
 8004456:	4613      	mov	r3, r2
 8004458:	71bb      	strb	r3, [r7, #6]
    {
        /* Noting to do */;
    }

    /* We only need to copy the key provided... */
    (void)memcpy(pDataParams->pKey, pKey, (size_t)(((uint32_t)bNkCurrent) << 2U));
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f103 0008 	add.w	r0, r3, #8
 8004460:	79fb      	ldrb	r3, [r7, #7]
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	461a      	mov	r2, r3
 8004466:	68b9      	ldr	r1, [r7, #8]
 8004468:	f01a fd8b 	bl	801ef82 <memcpy>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
    return PH_ERR_SUCCESS;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3710      	adds	r7, #16
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}

08004476 <phCryptoSym_Sw_Aes_EncryptBlock>:
phStatus_t phCryptoSym_Sw_Aes_EncryptBlock(
    phCryptoSym_Sw_DataParams_t * pDataParams,
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pBlock,
    uint8_t bNumRounds
    )
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b090      	sub	sp, #64	@ 0x40
 800447a:	af02      	add	r7, sp, #8
 800447c:	60f8      	str	r0, [r7, #12]
 800447e:	60b9      	str	r1, [r7, #8]
 8004480:	4613      	mov	r3, r2
 8004482:	71fb      	strb	r3, [r7, #7]
    /* AddRoundKey(state, w[0, Nb-1])  See Sec. 5.1.4*/
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, pDataParams->pKey, 0);
#else
    uint8_t i;
    uint8_t bNk;
    uint8_t bCurrentNk = 0;
 8004484:	2300      	movs	r3, #0
 8004486:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    uint8_t PH_CRYTOSYM_SW_FAST_RAM bTmpKey[PH_CRYPTOSYM_AES256_KEY_SIZE];

    /* In case of online key scheduling, the key needs to be copied into a temporary array and the bNk as well as the
    bCurrentNk have to be provided to the add round key function */
    switch(pDataParams->wKeyType)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800448e:	2b02      	cmp	r3, #2
 8004490:	d00e      	beq.n	80044b0 <phCryptoSym_Sw_Aes_EncryptBlock+0x3a>
 8004492:	2b02      	cmp	r3, #2
 8004494:	dc10      	bgt.n	80044b8 <phCryptoSym_Sw_Aes_EncryptBlock+0x42>
 8004496:	2b00      	cmp	r3, #0
 8004498:	d002      	beq.n	80044a0 <phCryptoSym_Sw_Aes_EncryptBlock+0x2a>
 800449a:	2b01      	cmp	r3, #1
 800449c:	d004      	beq.n	80044a8 <phCryptoSym_Sw_Aes_EncryptBlock+0x32>
 800449e:	e00b      	b.n	80044b8 <phCryptoSym_Sw_Aes_EncryptBlock+0x42>
    {
    case PH_CRYPTOSYM_KEY_TYPE_AES128:
        bNk = 4;
 80044a0:	2304      	movs	r3, #4
 80044a2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        break;
 80044a6:	e00a      	b.n	80044be <phCryptoSym_Sw_Aes_EncryptBlock+0x48>
    case PH_CRYPTOSYM_KEY_TYPE_AES192:
        bNk = 6;
 80044a8:	2306      	movs	r3, #6
 80044aa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        break;
 80044ae:	e006      	b.n	80044be <phCryptoSym_Sw_Aes_EncryptBlock+0x48>
    case PH_CRYPTOSYM_KEY_TYPE_AES256:
        bNk = 8;
 80044b0:	2308      	movs	r3, #8
 80044b2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        break;
 80044b6:	e002      	b.n	80044be <phCryptoSym_Sw_Aes_EncryptBlock+0x48>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_CRYPTOSYM);
 80044b8:	f24e 137f 	movw	r3, #57727	@ 0xe17f
 80044bc:	e04a      	b.n	8004554 <phCryptoSym_Sw_Aes_EncryptBlock+0xde>
    }
    /* Recopy the key */
    (void)memcpy(bTmpKey, pDataParams->pKey, (size_t)(((uint32_t)bNk) << 2U));
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f103 0108 	add.w	r1, r3, #8
 80044c4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80044c8:	009a      	lsls	r2, r3, #2
 80044ca:	f107 0314 	add.w	r3, r7, #20
 80044ce:	4618      	mov	r0, r3
 80044d0:	f01a fd57 	bl	801ef82 <memcpy>

    /* AddRoundKey(state, w[0, Nb-1])  See Sec. 5.1.4*/
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bCurrentNk, bNk, PH_CRYPTOSYM_KEYSCHEDULE_ENCRYPTION);
 80044d4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80044d8:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 80044dc:	f107 0114 	add.w	r1, r7, #20
 80044e0:	200f      	movs	r0, #15
 80044e2:	9000      	str	r0, [sp, #0]
 80044e4:	68b8      	ldr	r0, [r7, #8]
 80044e6:	f000 fba9 	bl	8004c3c <phCryptoSym_Sw_Aes_AddRoundKey>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */

    /* for round = 1 step 1 to Nr-1 */
    for (i=1; i< bNumRounds; i++)
 80044ea:	2301      	movs	r3, #1
 80044ec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80044f0:	e015      	b.n	800451e <phCryptoSym_Sw_Aes_EncryptBlock+0xa8>
    {
        /* SubBytes(state)  See Sec. 5.1.1 */
        /* ShiftRows(state)  See Sec. 5.1.2*/
        phCryptoSym_Sw_Aes_SubBytesShiftRows(pBlock);
 80044f2:	68b8      	ldr	r0, [r7, #8]
 80044f4:	f000 f8c8 	bl	8004688 <phCryptoSym_Sw_Aes_SubBytesShiftRows>
        /* MixColumns(state)  See Sec. 5.1.3 */
        phCryptoSym_Sw_Aes_MixColumns(pBlock);
 80044f8:	68b8      	ldr	r0, [r7, #8]
 80044fa:	f000 fa09 	bl	8004910 <phCryptoSym_Sw_Aes_MixColumns>
#ifndef PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
        /* AddRoundKey(state, w[round*Nb, (round+1U)*Nb-1]) */
        phCryptoSym_Sw_Aes_AddRoundKey(pBlock, pDataParams->pKey, i);
#else
        /* AddRoundKey(state, w[round*Nb, (round+1U)*Nb-1]) */
        phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bCurrentNk, bNk, PH_CRYPTOSYM_KEYSCHEDULE_ENCRYPTION);
 80044fe:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004502:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 8004506:	f107 0114 	add.w	r1, r7, #20
 800450a:	200f      	movs	r0, #15
 800450c:	9000      	str	r0, [sp, #0]
 800450e:	68b8      	ldr	r0, [r7, #8]
 8004510:	f000 fb94 	bl	8004c3c <phCryptoSym_Sw_Aes_AddRoundKey>
    for (i=1; i< bNumRounds; i++)
 8004514:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004518:	3301      	adds	r3, #1
 800451a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800451e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8004522:	79fb      	ldrb	r3, [r7, #7]
 8004524:	429a      	cmp	r2, r3
 8004526:	d3e4      	bcc.n	80044f2 <phCryptoSym_Sw_Aes_EncryptBlock+0x7c>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
    } /* end for */

    /* SubBytes(state) */
    /* ShiftRows(state) */
    phCryptoSym_Sw_Aes_SubBytesShiftRows(pBlock);
 8004528:	68b8      	ldr	r0, [r7, #8]
 800452a:	f000 f8ad 	bl	8004688 <phCryptoSym_Sw_Aes_SubBytesShiftRows>
#ifndef PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
    /* AddRoundKey(state, w[Nr*Nb, (Nr+1U)*Nb-1]) */
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, pDataParams->pKey, i);
#else
    /* AddRoundKey(state, w[Nr*Nb, (Nr+1U)*Nb-1]) */
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bCurrentNk, bNk, PH_CRYPTOSYM_KEYSCHEDULE_ENCRYPTION);
 800452e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004532:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 8004536:	f107 0114 	add.w	r1, r7, #20
 800453a:	200f      	movs	r0, #15
 800453c:	9000      	str	r0, [sp, #0]
 800453e:	68b8      	ldr	r0, [r7, #8]
 8004540:	f000 fb7c 	bl	8004c3c <phCryptoSym_Sw_Aes_AddRoundKey>

    /* Clear TmpKey */
    (void)memset(bTmpKey, 0x00, (size_t)sizeof(bTmpKey));
 8004544:	f107 0314 	add.w	r3, r7, #20
 8004548:	2220      	movs	r2, #32
 800454a:	2100      	movs	r1, #0
 800454c:	4618      	mov	r0, r3
 800454e:	f01a fc99 	bl	801ee84 <memset>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */

    return PH_ERR_SUCCESS;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3738      	adds	r7, #56	@ 0x38
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <phCryptoSym_Sw_Aes_DecryptBlock>:
phStatus_t phCryptoSym_Sw_Aes_DecryptBlock(
    phCryptoSym_Sw_DataParams_t * pDataParams,
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pBlock,
    uint8_t bNumRounds
    )
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b090      	sub	sp, #64	@ 0x40
 8004560:	af02      	add	r7, sp, #8
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	4613      	mov	r3, r2
 8004568:	71fb      	strb	r3, [r7, #7]

    /* In case of online key scheduling, the key needs to be copied into a temporary array and the bNk as well as the
    bCurrentNk have to be provided to the add round key function. In addition, the complete key expansion has to be
    performed upfront because the first round key needed is the one corresponding to round 10/12/14. */

    switch(pDataParams->wKeyType)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800456e:	2b02      	cmp	r3, #2
 8004570:	d014      	beq.n	800459c <phCryptoSym_Sw_Aes_DecryptBlock+0x40>
 8004572:	2b02      	cmp	r3, #2
 8004574:	dc19      	bgt.n	80045aa <phCryptoSym_Sw_Aes_DecryptBlock+0x4e>
 8004576:	2b00      	cmp	r3, #0
 8004578:	d002      	beq.n	8004580 <phCryptoSym_Sw_Aes_DecryptBlock+0x24>
 800457a:	2b01      	cmp	r3, #1
 800457c:	d007      	beq.n	800458e <phCryptoSym_Sw_Aes_DecryptBlock+0x32>
 800457e:	e014      	b.n	80045aa <phCryptoSym_Sw_Aes_DecryptBlock+0x4e>
    {
    case PH_CRYPTOSYM_KEY_TYPE_AES128:
        bNk = 4;
 8004580:	2304      	movs	r3, #4
 8004582:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        bCurrentNk = 43;
 8004586:	232b      	movs	r3, #43	@ 0x2b
 8004588:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        break;
 800458c:	e010      	b.n	80045b0 <phCryptoSym_Sw_Aes_DecryptBlock+0x54>
    case PH_CRYPTOSYM_KEY_TYPE_AES192:
        bNk = 6;
 800458e:	2306      	movs	r3, #6
 8004590:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        bCurrentNk = 51;
 8004594:	2333      	movs	r3, #51	@ 0x33
 8004596:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        break;
 800459a:	e009      	b.n	80045b0 <phCryptoSym_Sw_Aes_DecryptBlock+0x54>
    case PH_CRYPTOSYM_KEY_TYPE_AES256:
        bNk = 8;
 800459c:	2308      	movs	r3, #8
 800459e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        bCurrentNk = 59;
 80045a2:	233b      	movs	r3, #59	@ 0x3b
 80045a4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        break;
 80045a8:	e002      	b.n	80045b0 <phCryptoSym_Sw_Aes_DecryptBlock+0x54>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_CRYPTOSYM);
 80045aa:	f24e 137f 	movw	r3, #57727	@ 0xe17f
 80045ae:	e066      	b.n	800467e <phCryptoSym_Sw_Aes_DecryptBlock+0x122>
    }

    /* Recopy the key */
    (void)memcpy(bTmpKey, pDataParams->pKey, (size_t)(((uint32_t)bNk) << 2U));
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f103 0108 	add.w	r1, r3, #8
 80045b6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80045ba:	009a      	lsls	r2, r3, #2
 80045bc:	f107 0314 	add.w	r3, r7, #20
 80045c0:	4618      	mov	r0, r3
 80045c2:	f01a fcde 	bl	801ef82 <memcpy>

    /* Perform complete key expansion upfront. */
    bTmp = 0;
 80045c6:	2300      	movs	r3, #0
 80045c8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    for (i=0;i<=bNumRounds;i++)
 80045cc:	2300      	movs	r3, #0
 80045ce:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80045d2:	e00f      	b.n	80045f4 <phCryptoSym_Sw_Aes_DecryptBlock+0x98>
    {
        phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bTmp, bNk, PH_CRYPTOSYM_KEYSCHEDULE_DECRYPTION_PREPARE);
 80045d4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80045d8:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80045dc:	f107 0114 	add.w	r1, r7, #20
 80045e0:	2030      	movs	r0, #48	@ 0x30
 80045e2:	9000      	str	r0, [sp, #0]
 80045e4:	68b8      	ldr	r0, [r7, #8]
 80045e6:	f000 fb29 	bl	8004c3c <phCryptoSym_Sw_Aes_AddRoundKey>
    for (i=0;i<=bNumRounds;i++)
 80045ea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80045ee:	3301      	adds	r3, #1
 80045f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80045f4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80045f8:	79fb      	ldrb	r3, [r7, #7]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d9ea      	bls.n	80045d4 <phCryptoSym_Sw_Aes_DecryptBlock+0x78>
    }
    /* Now, bTmpKey contains the last round key. */

    /* AddRoundKey(state, w[Nr*Nb, (Nr+1U)*Nb-1])  See Sec. 5.1.4 */
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bCurrentNk, bNk, PH_CRYPTOSYM_KEYSCHEDULE_DECRYPTION);
 80045fe:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004602:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 8004606:	f107 0114 	add.w	r1, r7, #20
 800460a:	20c0      	movs	r0, #192	@ 0xc0
 800460c:	9000      	str	r0, [sp, #0]
 800460e:	68b8      	ldr	r0, [r7, #8]
 8004610:	f000 fb14 	bl	8004c3c <phCryptoSym_Sw_Aes_AddRoundKey>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */

    /* for round = Nr-1 step -1 downto 1 */
    for (i=bNumRounds - 1U; i > 0U; i--)
 8004614:	79fb      	ldrb	r3, [r7, #7]
 8004616:	3b01      	subs	r3, #1
 8004618:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800461c:	e015      	b.n	800464a <phCryptoSym_Sw_Aes_DecryptBlock+0xee>
    {
        /* InvShiftRows(state)  See Sec. 5.3.1 */
        /* InvSubBytes(state)  See Sec. 5.3.2  */
        phCryptoSym_Sw_Aes_InvSubBytesShiftRows(pBlock);
 800461e:	68b8      	ldr	r0, [r7, #8]
 8004620:	f000 f8d4 	bl	80047cc <phCryptoSym_Sw_Aes_InvSubBytesShiftRows>
#ifndef PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
        /* AddRoundKey(state, w[round*Nb, (round+1U)*Nb-1]) */
        phCryptoSym_Sw_Aes_AddRoundKey(pBlock, pDataParams->pKey, i);
#else
        /* AddRoundKey(state, w[round*Nb, (round+1U)*Nb-1]) */
        phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bCurrentNk, bNk, PH_CRYPTOSYM_KEYSCHEDULE_DECRYPTION);
 8004624:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004628:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 800462c:	f107 0114 	add.w	r1, r7, #20
 8004630:	20c0      	movs	r0, #192	@ 0xc0
 8004632:	9000      	str	r0, [sp, #0]
 8004634:	68b8      	ldr	r0, [r7, #8]
 8004636:	f000 fb01 	bl	8004c3c <phCryptoSym_Sw_Aes_AddRoundKey>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
        /* InvMixColumns(state)  See Sec. 5.3.3 */
        phCryptoSym_Sw_Aes_InvMixColumns(pBlock);
 800463a:	68b8      	ldr	r0, [r7, #8]
 800463c:	f000 fa06 	bl	8004a4c <phCryptoSym_Sw_Aes_InvMixColumns>
    for (i=bNumRounds - 1U; i > 0U; i--)
 8004640:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004644:	3b01      	subs	r3, #1
 8004646:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800464a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1e5      	bne.n	800461e <phCryptoSym_Sw_Aes_DecryptBlock+0xc2>
    } /* end for */

    /* InvShiftRows(state) */
    /* InvSubBytes(state)  */
    phCryptoSym_Sw_Aes_InvSubBytesShiftRows(pBlock);
 8004652:	68b8      	ldr	r0, [r7, #8]
 8004654:	f000 f8ba 	bl	80047cc <phCryptoSym_Sw_Aes_InvSubBytesShiftRows>
#ifndef PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
    /* AddRoundKey(state, w[0, Nb-1]) */
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, pDataParams->pKey, i);
#else
    /* AddRoundKey(state, w[0, Nb-1]) */
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bCurrentNk, bNk, PH_CRYPTOSYM_KEYSCHEDULE_DECRYPTION);
 8004658:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800465c:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 8004660:	f107 0114 	add.w	r1, r7, #20
 8004664:	20c0      	movs	r0, #192	@ 0xc0
 8004666:	9000      	str	r0, [sp, #0]
 8004668:	68b8      	ldr	r0, [r7, #8]
 800466a:	f000 fae7 	bl	8004c3c <phCryptoSym_Sw_Aes_AddRoundKey>
    /* Clear TmpKey */
    (void)memset(bTmpKey, 0x00, (size_t)sizeof(bTmpKey));
 800466e:	f107 0314 	add.w	r3, r7, #20
 8004672:	2220      	movs	r2, #32
 8004674:	2100      	movs	r1, #0
 8004676:	4618      	mov	r0, r3
 8004678:	f01a fc04 	bl	801ee84 <memset>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
    return PH_ERR_SUCCESS;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3738      	adds	r7, #56	@ 0x38
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
	...

08004688 <phCryptoSym_Sw_Aes_SubBytesShiftRows>:

void phCryptoSym_Sw_Aes_SubBytesShiftRows(uint8_t PH_CRYTOSYM_SW_FAST_RAM * pState)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM tmp;
    /* For details, see section Sec. 5.1.1 and See Sec. 5.1.2 in FIPS-197 */

    pState[0] = phCryptoSym_Sw_Aes_sboxTable[pState[0]];    /* Row 1: No shift */
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	781b      	ldrb	r3, [r3, #0]
 8004694:	461a      	mov	r2, r3
 8004696:	4b4c      	ldr	r3, [pc, #304]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 8004698:	5c9a      	ldrb	r2, [r3, r2]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	701a      	strb	r2, [r3, #0]
    pState[4] = phCryptoSym_Sw_Aes_sboxTable[pState[4]];    /* Row 1: No shift */
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	3304      	adds	r3, #4
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	4619      	mov	r1, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	3304      	adds	r3, #4
 80046aa:	4a47      	ldr	r2, [pc, #284]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80046ac:	5c52      	ldrb	r2, [r2, r1]
 80046ae:	701a      	strb	r2, [r3, #0]
    pState[8] = phCryptoSym_Sw_Aes_sboxTable[pState[8]];    /* Row 1: No shift */
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3308      	adds	r3, #8
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	4619      	mov	r1, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	3308      	adds	r3, #8
 80046bc:	4a42      	ldr	r2, [pc, #264]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80046be:	5c52      	ldrb	r2, [r2, r1]
 80046c0:	701a      	strb	r2, [r3, #0]
    pState[12] = phCryptoSym_Sw_Aes_sboxTable[pState[12]];  /* Row 1: No shift */
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	330c      	adds	r3, #12
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	4619      	mov	r1, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	330c      	adds	r3, #12
 80046ce:	4a3e      	ldr	r2, [pc, #248]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80046d0:	5c52      	ldrb	r2, [r2, r1]
 80046d2:	701a      	strb	r2, [r3, #0]

    tmp = phCryptoSym_Sw_Aes_sboxTable[pState[1]];          /* Row 2: Shift 1 Position to the left */
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	3301      	adds	r3, #1
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	461a      	mov	r2, r3
 80046dc:	4b3a      	ldr	r3, [pc, #232]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80046de:	5c9b      	ldrb	r3, [r3, r2]
 80046e0:	73fb      	strb	r3, [r7, #15]
    pState[1] = phCryptoSym_Sw_Aes_sboxTable[pState[5]];    /* Row 2: Shift 1 Position to the left */
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	3305      	adds	r3, #5
 80046e6:	781b      	ldrb	r3, [r3, #0]
 80046e8:	4619      	mov	r1, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	3301      	adds	r3, #1
 80046ee:	4a36      	ldr	r2, [pc, #216]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80046f0:	5c52      	ldrb	r2, [r2, r1]
 80046f2:	701a      	strb	r2, [r3, #0]
    pState[5] = phCryptoSym_Sw_Aes_sboxTable[pState[9]];    /* Row 2: Shift 1 Position to the left */
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	3309      	adds	r3, #9
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	4619      	mov	r1, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	3305      	adds	r3, #5
 8004700:	4a31      	ldr	r2, [pc, #196]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 8004702:	5c52      	ldrb	r2, [r2, r1]
 8004704:	701a      	strb	r2, [r3, #0]
    pState[9] = phCryptoSym_Sw_Aes_sboxTable[pState[13]];   /* Row 2: Shift 1 Position to the left */
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	330d      	adds	r3, #13
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	4619      	mov	r1, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	3309      	adds	r3, #9
 8004712:	4a2d      	ldr	r2, [pc, #180]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 8004714:	5c52      	ldrb	r2, [r2, r1]
 8004716:	701a      	strb	r2, [r3, #0]
    pState[13] = tmp;                                       /* Row 2: Shift 1 Position to the left */
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	330d      	adds	r3, #13
 800471c:	7bfa      	ldrb	r2, [r7, #15]
 800471e:	701a      	strb	r2, [r3, #0]

    tmp = phCryptoSym_Sw_Aes_sboxTable[pState[2]];          /* Row 3: Shift 2 Position to the left */
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	3302      	adds	r3, #2
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	461a      	mov	r2, r3
 8004728:	4b27      	ldr	r3, [pc, #156]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 800472a:	5c9b      	ldrb	r3, [r3, r2]
 800472c:	73fb      	strb	r3, [r7, #15]
    pState[2] = phCryptoSym_Sw_Aes_sboxTable[pState[10]];   /* Row 3: Shift 2 Position to the left */
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	330a      	adds	r3, #10
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	4619      	mov	r1, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	3302      	adds	r3, #2
 800473a:	4a23      	ldr	r2, [pc, #140]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 800473c:	5c52      	ldrb	r2, [r2, r1]
 800473e:	701a      	strb	r2, [r3, #0]
    pState[10] = tmp;                                       /* Row 3: Shift 2 Position to the left */
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	330a      	adds	r3, #10
 8004744:	7bfa      	ldrb	r2, [r7, #15]
 8004746:	701a      	strb	r2, [r3, #0]
    tmp = phCryptoSym_Sw_Aes_sboxTable[pState[6]];          /* Row 3: Shift 2 Position to the left */
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	3306      	adds	r3, #6
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	461a      	mov	r2, r3
 8004750:	4b1d      	ldr	r3, [pc, #116]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 8004752:	5c9b      	ldrb	r3, [r3, r2]
 8004754:	73fb      	strb	r3, [r7, #15]
    pState[6] = phCryptoSym_Sw_Aes_sboxTable[pState[14]];   /* Row 3: Shift 2 Position to the left */
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	330e      	adds	r3, #14
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	4619      	mov	r1, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	3306      	adds	r3, #6
 8004762:	4a19      	ldr	r2, [pc, #100]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 8004764:	5c52      	ldrb	r2, [r2, r1]
 8004766:	701a      	strb	r2, [r3, #0]
    pState[14] = tmp;                                       /* Row 3: Shift 2 Position to the left */
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	330e      	adds	r3, #14
 800476c:	7bfa      	ldrb	r2, [r7, #15]
 800476e:	701a      	strb	r2, [r3, #0]

    tmp = phCryptoSym_Sw_Aes_sboxTable[pState[15]];         /* Row 4: Shift 3 Position to the left */
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	330f      	adds	r3, #15
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	461a      	mov	r2, r3
 8004778:	4b13      	ldr	r3, [pc, #76]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 800477a:	5c9b      	ldrb	r3, [r3, r2]
 800477c:	73fb      	strb	r3, [r7, #15]
    pState[15] = phCryptoSym_Sw_Aes_sboxTable[pState[11]];  /* Row 4: Shift 3 Position to the left */
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	330b      	adds	r3, #11
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	4619      	mov	r1, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	330f      	adds	r3, #15
 800478a:	4a0f      	ldr	r2, [pc, #60]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 800478c:	5c52      	ldrb	r2, [r2, r1]
 800478e:	701a      	strb	r2, [r3, #0]
    pState[11] = phCryptoSym_Sw_Aes_sboxTable[pState[7]];   /* Row 4: Shift 3 Position to the left */
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	3307      	adds	r3, #7
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	4619      	mov	r1, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	330b      	adds	r3, #11
 800479c:	4a0a      	ldr	r2, [pc, #40]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 800479e:	5c52      	ldrb	r2, [r2, r1]
 80047a0:	701a      	strb	r2, [r3, #0]
    pState[7] = phCryptoSym_Sw_Aes_sboxTable[pState[3]];    /* Row 4: Shift 3 Position to the left */
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	3303      	adds	r3, #3
 80047a6:	781b      	ldrb	r3, [r3, #0]
 80047a8:	4619      	mov	r1, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	3307      	adds	r3, #7
 80047ae:	4a06      	ldr	r2, [pc, #24]	@ (80047c8 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80047b0:	5c52      	ldrb	r2, [r2, r1]
 80047b2:	701a      	strb	r2, [r3, #0]
    pState[3] = tmp;                                        /* Row 4: Shift 3 Position to the left */
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	3303      	adds	r3, #3
 80047b8:	7bfa      	ldrb	r2, [r7, #15]
 80047ba:	701a      	strb	r2, [r3, #0]
}
 80047bc:	bf00      	nop
 80047be:	3714      	adds	r7, #20
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr
 80047c8:	08021684 	.word	0x08021684

080047cc <phCryptoSym_Sw_Aes_InvSubBytesShiftRows>:

void phCryptoSym_Sw_Aes_InvSubBytesShiftRows(uint8_t PH_CRYTOSYM_SW_FAST_RAM * pState)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM tmp;

    /* For details, see section Sec. 5.3.1 and See Sec. 5.3.2 in FIPS-197 */
    pState[0] = phCryptoSym_Sw_Aes_invSboxTable[pState[0]];        /* Row 1: No shift */
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	781b      	ldrb	r3, [r3, #0]
 80047d8:	461a      	mov	r2, r3
 80047da:	4b4c      	ldr	r3, [pc, #304]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80047dc:	5c9a      	ldrb	r2, [r3, r2]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	701a      	strb	r2, [r3, #0]
    pState[4] = phCryptoSym_Sw_Aes_invSboxTable[pState[4]];     /* Row 1: No shift */
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	3304      	adds	r3, #4
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	4619      	mov	r1, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	3304      	adds	r3, #4
 80047ee:	4a47      	ldr	r2, [pc, #284]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80047f0:	5c52      	ldrb	r2, [r2, r1]
 80047f2:	701a      	strb	r2, [r3, #0]
    pState[8] = phCryptoSym_Sw_Aes_invSboxTable[pState[8]];     /* Row 1: No shift */
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	3308      	adds	r3, #8
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	4619      	mov	r1, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	3308      	adds	r3, #8
 8004800:	4a42      	ldr	r2, [pc, #264]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8004802:	5c52      	ldrb	r2, [r2, r1]
 8004804:	701a      	strb	r2, [r3, #0]
    pState[12] = phCryptoSym_Sw_Aes_invSboxTable[pState[12]];   /* Row 1: No shift */
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	330c      	adds	r3, #12
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	4619      	mov	r1, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	330c      	adds	r3, #12
 8004812:	4a3e      	ldr	r2, [pc, #248]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8004814:	5c52      	ldrb	r2, [r2, r1]
 8004816:	701a      	strb	r2, [r3, #0]

    tmp = phCryptoSym_Sw_Aes_invSboxTable[pState[13]];          /* Row 2: Shift 1 Position to the right */
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	330d      	adds	r3, #13
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	461a      	mov	r2, r3
 8004820:	4b3a      	ldr	r3, [pc, #232]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8004822:	5c9b      	ldrb	r3, [r3, r2]
 8004824:	73fb      	strb	r3, [r7, #15]
    pState[13] = phCryptoSym_Sw_Aes_invSboxTable[pState[9]];    /* Row 2: Shift 1 Position to the right */
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	3309      	adds	r3, #9
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	4619      	mov	r1, r3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	330d      	adds	r3, #13
 8004832:	4a36      	ldr	r2, [pc, #216]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8004834:	5c52      	ldrb	r2, [r2, r1]
 8004836:	701a      	strb	r2, [r3, #0]
    pState[9] = phCryptoSym_Sw_Aes_invSboxTable[pState[5]];     /* Row 2: Shift 1 Position to the right */
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	3305      	adds	r3, #5
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	4619      	mov	r1, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	3309      	adds	r3, #9
 8004844:	4a31      	ldr	r2, [pc, #196]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8004846:	5c52      	ldrb	r2, [r2, r1]
 8004848:	701a      	strb	r2, [r3, #0]
    pState[5] = phCryptoSym_Sw_Aes_invSboxTable[pState[1]];     /* Row 2: Shift 1 Position to the right */
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	3301      	adds	r3, #1
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	4619      	mov	r1, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	3305      	adds	r3, #5
 8004856:	4a2d      	ldr	r2, [pc, #180]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8004858:	5c52      	ldrb	r2, [r2, r1]
 800485a:	701a      	strb	r2, [r3, #0]
    pState[1] = tmp;                                            /* Row 2: Shift 1 Position to the right */
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	3301      	adds	r3, #1
 8004860:	7bfa      	ldrb	r2, [r7, #15]
 8004862:	701a      	strb	r2, [r3, #0]

    tmp = phCryptoSym_Sw_Aes_invSboxTable[pState[2]];           /* Row 3: Shift 2 Position to the right */
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	3302      	adds	r3, #2
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	461a      	mov	r2, r3
 800486c:	4b27      	ldr	r3, [pc, #156]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 800486e:	5c9b      	ldrb	r3, [r3, r2]
 8004870:	73fb      	strb	r3, [r7, #15]
    pState[2] = phCryptoSym_Sw_Aes_invSboxTable[pState[10]];    /* Row 3: Shift 2 Position to the right */
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	330a      	adds	r3, #10
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	4619      	mov	r1, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	3302      	adds	r3, #2
 800487e:	4a23      	ldr	r2, [pc, #140]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8004880:	5c52      	ldrb	r2, [r2, r1]
 8004882:	701a      	strb	r2, [r3, #0]
    pState[10] = tmp;                                           /* Row 3: Shift 2 Position to the right */
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	330a      	adds	r3, #10
 8004888:	7bfa      	ldrb	r2, [r7, #15]
 800488a:	701a      	strb	r2, [r3, #0]
    tmp = phCryptoSym_Sw_Aes_invSboxTable[pState[6]];           /* Row 3: Shift 2 Position to the right */
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	3306      	adds	r3, #6
 8004890:	781b      	ldrb	r3, [r3, #0]
 8004892:	461a      	mov	r2, r3
 8004894:	4b1d      	ldr	r3, [pc, #116]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8004896:	5c9b      	ldrb	r3, [r3, r2]
 8004898:	73fb      	strb	r3, [r7, #15]
    pState[6] = phCryptoSym_Sw_Aes_invSboxTable[pState[14]];    /* Row 3: Shift 2 Position to the right */
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	330e      	adds	r3, #14
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	4619      	mov	r1, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	3306      	adds	r3, #6
 80048a6:	4a19      	ldr	r2, [pc, #100]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80048a8:	5c52      	ldrb	r2, [r2, r1]
 80048aa:	701a      	strb	r2, [r3, #0]
    pState[14] = tmp;                                           /* Row 3: Shift 2 Position to the right */
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	330e      	adds	r3, #14
 80048b0:	7bfa      	ldrb	r2, [r7, #15]
 80048b2:	701a      	strb	r2, [r3, #0]

    tmp = phCryptoSym_Sw_Aes_invSboxTable[pState[3]];           /* Row 4: Shift 3 Position to the right */
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	3303      	adds	r3, #3
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	461a      	mov	r2, r3
 80048bc:	4b13      	ldr	r3, [pc, #76]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80048be:	5c9b      	ldrb	r3, [r3, r2]
 80048c0:	73fb      	strb	r3, [r7, #15]
    pState[3] = phCryptoSym_Sw_Aes_invSboxTable[pState[7]];     /* Row 4: Shift 3 Position to the right */
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	3307      	adds	r3, #7
 80048c6:	781b      	ldrb	r3, [r3, #0]
 80048c8:	4619      	mov	r1, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	3303      	adds	r3, #3
 80048ce:	4a0f      	ldr	r2, [pc, #60]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80048d0:	5c52      	ldrb	r2, [r2, r1]
 80048d2:	701a      	strb	r2, [r3, #0]
    pState[7] = phCryptoSym_Sw_Aes_invSboxTable[pState[11]];    /* Row 4: Shift 3 Position to the right */
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	330b      	adds	r3, #11
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	4619      	mov	r1, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	3307      	adds	r3, #7
 80048e0:	4a0a      	ldr	r2, [pc, #40]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80048e2:	5c52      	ldrb	r2, [r2, r1]
 80048e4:	701a      	strb	r2, [r3, #0]
    pState[11] = phCryptoSym_Sw_Aes_invSboxTable[pState[15]];   /* Row 4: Shift 3 Position to the right */
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	330f      	adds	r3, #15
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	4619      	mov	r1, r3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	330b      	adds	r3, #11
 80048f2:	4a06      	ldr	r2, [pc, #24]	@ (800490c <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80048f4:	5c52      	ldrb	r2, [r2, r1]
 80048f6:	701a      	strb	r2, [r3, #0]
    pState[15] = tmp;                                           /* Row 4: Shift 3 Position to the right */
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	330f      	adds	r3, #15
 80048fc:	7bfa      	ldrb	r2, [r7, #15]
 80048fe:	701a      	strb	r2, [r3, #0]
}
 8004900:	bf00      	nop
 8004902:	3714      	adds	r7, #20
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr
 800490c:	08021784 	.word	0x08021784

08004910 <phCryptoSym_Sw_Aes_MixColumns>:

void phCryptoSym_Sw_Aes_MixColumns(uint8_t PH_CRYTOSYM_SW_FAST_RAM * pState)
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
    /* For details, see section Sec. 5.1.3 in FIPS-197 */

    /* Generally, the calculation speed is increased by operating with lookup tables. */
    /* in case of ROM_OPTIMIZATION enabled, the following equation is calculated online: */
    /* times3 = times2 xor times1 */
    for (i=0;i<4U;i++)
 8004918:	2300      	movs	r3, #0
 800491a:	73fb      	strb	r3, [r7, #15]
 800491c:	e089      	b.n	8004a32 <phCryptoSym_Sw_Aes_MixColumns+0x122>
        tmp[0] = phCryptoSym_Sw_Aes_times2[pState[0]] ^ phCryptoSym_Sw_Aes_times3[pState[1]] ^ pState[2] ^ pState[3];
        tmp[1] = pState[0] ^ phCryptoSym_Sw_Aes_times2[pState[1]] ^ phCryptoSym_Sw_Aes_times3[pState[2]] ^ pState[3];
        tmp[2] = pState[0] ^ pState[1] ^ phCryptoSym_Sw_Aes_times2[pState[2]] ^ phCryptoSym_Sw_Aes_times3[pState[3]];
        tmp[3] = phCryptoSym_Sw_Aes_times3[pState[0]] ^ pState[1] ^ pState[2] ^ phCryptoSym_Sw_Aes_times2[pState[3]];
#else
        tmp[0] = phCryptoSym_Sw_Aes_times2[pState[0]] ^ (phCryptoSym_Sw_Aes_times2[pState[1]] ^ pState[1]) ^ pState[2] ^ pState[3];
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	461a      	mov	r2, r3
 8004924:	4b48      	ldr	r3, [pc, #288]	@ (8004a48 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 8004926:	5c9a      	ldrb	r2, [r3, r2]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	3301      	adds	r3, #1
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	4619      	mov	r1, r3
 8004930:	4b45      	ldr	r3, [pc, #276]	@ (8004a48 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 8004932:	5c59      	ldrb	r1, [r3, r1]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	3301      	adds	r3, #1
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	404b      	eors	r3, r1
 800493c:	b2db      	uxtb	r3, r3
 800493e:	4053      	eors	r3, r2
 8004940:	b2da      	uxtb	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	3302      	adds	r3, #2
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	4053      	eors	r3, r2
 800494a:	b2da      	uxtb	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	3303      	adds	r3, #3
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	4053      	eors	r3, r2
 8004954:	b2db      	uxtb	r3, r3
 8004956:	723b      	strb	r3, [r7, #8]
        tmp[1] = pState[0] ^ phCryptoSym_Sw_Aes_times2[pState[1]] ^ (phCryptoSym_Sw_Aes_times2[pState[2]] ^ pState[2]) ^ pState[3];
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	781a      	ldrb	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	3301      	adds	r3, #1
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	4619      	mov	r1, r3
 8004964:	4b38      	ldr	r3, [pc, #224]	@ (8004a48 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 8004966:	5c5b      	ldrb	r3, [r3, r1]
 8004968:	4053      	eors	r3, r2
 800496a:	b2da      	uxtb	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	3302      	adds	r3, #2
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	4619      	mov	r1, r3
 8004974:	4b34      	ldr	r3, [pc, #208]	@ (8004a48 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 8004976:	5c59      	ldrb	r1, [r3, r1]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	3302      	adds	r3, #2
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	404b      	eors	r3, r1
 8004980:	b2db      	uxtb	r3, r3
 8004982:	4053      	eors	r3, r2
 8004984:	b2da      	uxtb	r2, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	3303      	adds	r3, #3
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	4053      	eors	r3, r2
 800498e:	b2db      	uxtb	r3, r3
 8004990:	727b      	strb	r3, [r7, #9]
        tmp[2] = pState[0] ^ pState[1] ^ phCryptoSym_Sw_Aes_times2[pState[2]] ^ (phCryptoSym_Sw_Aes_times2[pState[3]] ^ pState[3]);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	781a      	ldrb	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	3301      	adds	r3, #1
 800499a:	781b      	ldrb	r3, [r3, #0]
 800499c:	4053      	eors	r3, r2
 800499e:	b2da      	uxtb	r2, r3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	3302      	adds	r3, #2
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	4619      	mov	r1, r3
 80049a8:	4b27      	ldr	r3, [pc, #156]	@ (8004a48 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 80049aa:	5c5b      	ldrb	r3, [r3, r1]
 80049ac:	4053      	eors	r3, r2
 80049ae:	b2da      	uxtb	r2, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	3303      	adds	r3, #3
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	4619      	mov	r1, r3
 80049b8:	4b23      	ldr	r3, [pc, #140]	@ (8004a48 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 80049ba:	5c59      	ldrb	r1, [r3, r1]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	3303      	adds	r3, #3
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	404b      	eors	r3, r1
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	4053      	eors	r3, r2
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	72bb      	strb	r3, [r7, #10]
        tmp[3] = (phCryptoSym_Sw_Aes_times2[pState[0]] ^ pState[0]) ^ pState[1] ^ pState[2] ^ phCryptoSym_Sw_Aes_times2[pState[3]];
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	461a      	mov	r2, r3
 80049d2:	4b1d      	ldr	r3, [pc, #116]	@ (8004a48 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 80049d4:	5c9a      	ldrb	r2, [r3, r2]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	4053      	eors	r3, r2
 80049dc:	b2da      	uxtb	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	3301      	adds	r3, #1
 80049e2:	781b      	ldrb	r3, [r3, #0]
 80049e4:	4053      	eors	r3, r2
 80049e6:	b2da      	uxtb	r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	3302      	adds	r3, #2
 80049ec:	781b      	ldrb	r3, [r3, #0]
 80049ee:	4053      	eors	r3, r2
 80049f0:	b2da      	uxtb	r2, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	3303      	adds	r3, #3
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	4619      	mov	r1, r3
 80049fa:	4b13      	ldr	r3, [pc, #76]	@ (8004a48 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 80049fc:	5c5b      	ldrb	r3, [r3, r1]
 80049fe:	4053      	eors	r3, r2
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	72fb      	strb	r3, [r7, #11]
#endif /* PH_CRYPTOSYM_SW_ROM_OPTIMIZATION */
        *pState++ = tmp[0];
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	1c5a      	adds	r2, r3, #1
 8004a08:	607a      	str	r2, [r7, #4]
 8004a0a:	7a3a      	ldrb	r2, [r7, #8]
 8004a0c:	701a      	strb	r2, [r3, #0]
        *pState++ = tmp[1];
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	1c5a      	adds	r2, r3, #1
 8004a12:	607a      	str	r2, [r7, #4]
 8004a14:	7a7a      	ldrb	r2, [r7, #9]
 8004a16:	701a      	strb	r2, [r3, #0]
        *pState++ = tmp[2];
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	1c5a      	adds	r2, r3, #1
 8004a1c:	607a      	str	r2, [r7, #4]
 8004a1e:	7aba      	ldrb	r2, [r7, #10]
 8004a20:	701a      	strb	r2, [r3, #0]
        *pState++ = tmp[3];
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	1c5a      	adds	r2, r3, #1
 8004a26:	607a      	str	r2, [r7, #4]
 8004a28:	7afa      	ldrb	r2, [r7, #11]
 8004a2a:	701a      	strb	r2, [r3, #0]
    for (i=0;i<4U;i++)
 8004a2c:	7bfb      	ldrb	r3, [r7, #15]
 8004a2e:	3301      	adds	r3, #1
 8004a30:	73fb      	strb	r3, [r7, #15]
 8004a32:	7bfb      	ldrb	r3, [r7, #15]
 8004a34:	2b03      	cmp	r3, #3
 8004a36:	f67f af72 	bls.w	800491e <phCryptoSym_Sw_Aes_MixColumns+0xe>
    }
}
 8004a3a:	bf00      	nop
 8004a3c:	bf00      	nop
 8004a3e:	3714      	adds	r7, #20
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	08021884 	.word	0x08021884

08004a4c <phCryptoSym_Sw_Aes_InvMixColumns>:

void phCryptoSym_Sw_Aes_InvMixColumns(uint8_t PH_CRYTOSYM_SW_FAST_RAM * pState)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
    /* Generally, the calculation speed is increased by operating with lookup tables. */
    /* in case of ROM_OPTIMIZATION enabled, the following equation is calculated online: */
    /* timesB = times9 xor times2 */
    /* timesD = timesC xor times1 */
    /* timesE = timesC xor times2 */
    for (i=0;i<4U;i++)
 8004a54:	2300      	movs	r3, #0
 8004a56:	73fb      	strb	r3, [r7, #15]
 8004a58:	e0df      	b.n	8004c1a <phCryptoSym_Sw_Aes_InvMixColumns+0x1ce>
        tmp[0] = phCryptoSym_Sw_Aes_timesE[pState[0]] ^ phCryptoSym_Sw_Aes_timesB[pState[1]] ^ phCryptoSym_Sw_Aes_timesD[pState[2]] ^ phCryptoSym_Sw_Aes_times9[pState[3]];
        tmp[1] = phCryptoSym_Sw_Aes_times9[pState[0]] ^ phCryptoSym_Sw_Aes_timesE[pState[1]] ^ phCryptoSym_Sw_Aes_timesB[pState[2]] ^ phCryptoSym_Sw_Aes_timesD[pState[3]];
        tmp[2] = phCryptoSym_Sw_Aes_timesD[pState[0]] ^ phCryptoSym_Sw_Aes_times9[pState[1]] ^ phCryptoSym_Sw_Aes_timesE[pState[2]] ^ phCryptoSym_Sw_Aes_timesB[pState[3]];
        tmp[3] = phCryptoSym_Sw_Aes_timesB[pState[0]] ^ phCryptoSym_Sw_Aes_timesD[pState[1]] ^ phCryptoSym_Sw_Aes_times9[pState[2]] ^ phCryptoSym_Sw_Aes_timesE[pState[3]];
#else
        tmp[0] = (phCryptoSym_Sw_Aes_timesC[pState[0]] ^ phCryptoSym_Sw_Aes_times2[pState[0]]) ^ (phCryptoSym_Sw_Aes_times9[pState[1]] ^ phCryptoSym_Sw_Aes_times2[pState[1]]) ^ (phCryptoSym_Sw_Aes_timesC[pState[2]] ^ pState[2]) ^ phCryptoSym_Sw_Aes_times9[pState[3]];
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	461a      	mov	r2, r3
 8004a60:	4b73      	ldr	r3, [pc, #460]	@ (8004c30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8004a62:	5c9a      	ldrb	r2, [r3, r2]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	781b      	ldrb	r3, [r3, #0]
 8004a68:	4619      	mov	r1, r3
 8004a6a:	4b72      	ldr	r3, [pc, #456]	@ (8004c34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8004a6c:	5c5b      	ldrb	r3, [r3, r1]
 8004a6e:	4053      	eors	r3, r2
 8004a70:	b2da      	uxtb	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	3301      	adds	r3, #1
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	4619      	mov	r1, r3
 8004a7a:	4b6f      	ldr	r3, [pc, #444]	@ (8004c38 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8004a7c:	5c59      	ldrb	r1, [r3, r1]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	3301      	adds	r3, #1
 8004a82:	781b      	ldrb	r3, [r3, #0]
 8004a84:	4618      	mov	r0, r3
 8004a86:	4b6b      	ldr	r3, [pc, #428]	@ (8004c34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8004a88:	5c1b      	ldrb	r3, [r3, r0]
 8004a8a:	404b      	eors	r3, r1
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	4053      	eors	r3, r2
 8004a90:	b2da      	uxtb	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	3302      	adds	r3, #2
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	4619      	mov	r1, r3
 8004a9a:	4b65      	ldr	r3, [pc, #404]	@ (8004c30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8004a9c:	5c59      	ldrb	r1, [r3, r1]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	3302      	adds	r3, #2
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	404b      	eors	r3, r1
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	4053      	eors	r3, r2
 8004aaa:	b2da      	uxtb	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	3303      	adds	r3, #3
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	4b60      	ldr	r3, [pc, #384]	@ (8004c38 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8004ab6:	5c5b      	ldrb	r3, [r3, r1]
 8004ab8:	4053      	eors	r3, r2
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	723b      	strb	r3, [r7, #8]
        tmp[1] = phCryptoSym_Sw_Aes_times9[pState[0]] ^ (phCryptoSym_Sw_Aes_timesC[pState[1]] ^ phCryptoSym_Sw_Aes_times2[pState[1]]) ^ (phCryptoSym_Sw_Aes_times9[pState[2]] ^ phCryptoSym_Sw_Aes_times2[pState[2]]) ^ (phCryptoSym_Sw_Aes_timesC[pState[3]] ^ pState[3]);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	4b5c      	ldr	r3, [pc, #368]	@ (8004c38 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8004ac6:	5c9a      	ldrb	r2, [r3, r2]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	3301      	adds	r3, #1
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	4619      	mov	r1, r3
 8004ad0:	4b57      	ldr	r3, [pc, #348]	@ (8004c30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8004ad2:	5c59      	ldrb	r1, [r3, r1]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	781b      	ldrb	r3, [r3, #0]
 8004ada:	4618      	mov	r0, r3
 8004adc:	4b55      	ldr	r3, [pc, #340]	@ (8004c34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8004ade:	5c1b      	ldrb	r3, [r3, r0]
 8004ae0:	404b      	eors	r3, r1
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	4053      	eors	r3, r2
 8004ae6:	b2da      	uxtb	r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	3302      	adds	r3, #2
 8004aec:	781b      	ldrb	r3, [r3, #0]
 8004aee:	4619      	mov	r1, r3
 8004af0:	4b51      	ldr	r3, [pc, #324]	@ (8004c38 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8004af2:	5c59      	ldrb	r1, [r3, r1]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	3302      	adds	r3, #2
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	4618      	mov	r0, r3
 8004afc:	4b4d      	ldr	r3, [pc, #308]	@ (8004c34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8004afe:	5c1b      	ldrb	r3, [r3, r0]
 8004b00:	404b      	eors	r3, r1
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	4053      	eors	r3, r2
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	3303      	adds	r3, #3
 8004b0c:	781b      	ldrb	r3, [r3, #0]
 8004b0e:	4619      	mov	r1, r3
 8004b10:	4b47      	ldr	r3, [pc, #284]	@ (8004c30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8004b12:	5c59      	ldrb	r1, [r3, r1]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	3303      	adds	r3, #3
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	404b      	eors	r3, r1
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	4053      	eors	r3, r2
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	727b      	strb	r3, [r7, #9]
        tmp[2] = (phCryptoSym_Sw_Aes_timesC[pState[0]] ^ pState[0])^ phCryptoSym_Sw_Aes_times9[pState[1]] ^ (phCryptoSym_Sw_Aes_timesC[pState[2]] ^ phCryptoSym_Sw_Aes_times2[pState[2]]) ^ (phCryptoSym_Sw_Aes_times9[pState[3]] ^ phCryptoSym_Sw_Aes_times2[pState[3]]);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	781b      	ldrb	r3, [r3, #0]
 8004b28:	461a      	mov	r2, r3
 8004b2a:	4b41      	ldr	r3, [pc, #260]	@ (8004c30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8004b2c:	5c9a      	ldrb	r2, [r3, r2]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	4053      	eors	r3, r2
 8004b34:	b2da      	uxtb	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	3301      	adds	r3, #1
 8004b3a:	781b      	ldrb	r3, [r3, #0]
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	4b3e      	ldr	r3, [pc, #248]	@ (8004c38 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8004b40:	5c5b      	ldrb	r3, [r3, r1]
 8004b42:	4053      	eors	r3, r2
 8004b44:	b2da      	uxtb	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	3302      	adds	r3, #2
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	4b38      	ldr	r3, [pc, #224]	@ (8004c30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8004b50:	5c59      	ldrb	r1, [r3, r1]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	3302      	adds	r3, #2
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	4618      	mov	r0, r3
 8004b5a:	4b36      	ldr	r3, [pc, #216]	@ (8004c34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8004b5c:	5c1b      	ldrb	r3, [r3, r0]
 8004b5e:	404b      	eors	r3, r1
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	4053      	eors	r3, r2
 8004b64:	b2da      	uxtb	r2, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	3303      	adds	r3, #3
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	4b32      	ldr	r3, [pc, #200]	@ (8004c38 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8004b70:	5c59      	ldrb	r1, [r3, r1]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	3303      	adds	r3, #3
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	4b2e      	ldr	r3, [pc, #184]	@ (8004c34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8004b7c:	5c1b      	ldrb	r3, [r3, r0]
 8004b7e:	404b      	eors	r3, r1
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	4053      	eors	r3, r2
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	72bb      	strb	r3, [r7, #10]
        tmp[3] = (phCryptoSym_Sw_Aes_times9[pState[0]] ^ phCryptoSym_Sw_Aes_times2[pState[0]]) ^ (phCryptoSym_Sw_Aes_timesC[pState[1]] ^ pState[1]) ^ phCryptoSym_Sw_Aes_times9[pState[2]] ^ (phCryptoSym_Sw_Aes_timesC[pState[3]] ^ phCryptoSym_Sw_Aes_times2[pState[3]]);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	781b      	ldrb	r3, [r3, #0]
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	4b2a      	ldr	r3, [pc, #168]	@ (8004c38 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8004b90:	5c9a      	ldrb	r2, [r3, r2]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	781b      	ldrb	r3, [r3, #0]
 8004b96:	4619      	mov	r1, r3
 8004b98:	4b26      	ldr	r3, [pc, #152]	@ (8004c34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8004b9a:	5c5b      	ldrb	r3, [r3, r1]
 8004b9c:	4053      	eors	r3, r2
 8004b9e:	b2da      	uxtb	r2, r3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	781b      	ldrb	r3, [r3, #0]
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	4b21      	ldr	r3, [pc, #132]	@ (8004c30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8004baa:	5c59      	ldrb	r1, [r3, r1]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	3301      	adds	r3, #1
 8004bb0:	781b      	ldrb	r3, [r3, #0]
 8004bb2:	404b      	eors	r3, r1
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	4053      	eors	r3, r2
 8004bb8:	b2da      	uxtb	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	3302      	adds	r3, #2
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8004c38 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8004bc4:	5c5b      	ldrb	r3, [r3, r1]
 8004bc6:	4053      	eors	r3, r2
 8004bc8:	b2da      	uxtb	r2, r3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	3303      	adds	r3, #3
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	4b17      	ldr	r3, [pc, #92]	@ (8004c30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8004bd4:	5c59      	ldrb	r1, [r3, r1]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	3303      	adds	r3, #3
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	4618      	mov	r0, r3
 8004bde:	4b15      	ldr	r3, [pc, #84]	@ (8004c34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8004be0:	5c1b      	ldrb	r3, [r3, r0]
 8004be2:	404b      	eors	r3, r1
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	4053      	eors	r3, r2
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	72fb      	strb	r3, [r7, #11]
#endif /* PH_CRYPTOSYM_SW_ROM_OPTIMIZATION */
        *pState++ = tmp[0];
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	1c5a      	adds	r2, r3, #1
 8004bf0:	607a      	str	r2, [r7, #4]
 8004bf2:	7a3a      	ldrb	r2, [r7, #8]
 8004bf4:	701a      	strb	r2, [r3, #0]
        *pState++ = tmp[1];
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	1c5a      	adds	r2, r3, #1
 8004bfa:	607a      	str	r2, [r7, #4]
 8004bfc:	7a7a      	ldrb	r2, [r7, #9]
 8004bfe:	701a      	strb	r2, [r3, #0]
        *pState++ = tmp[2];
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	1c5a      	adds	r2, r3, #1
 8004c04:	607a      	str	r2, [r7, #4]
 8004c06:	7aba      	ldrb	r2, [r7, #10]
 8004c08:	701a      	strb	r2, [r3, #0]
        *pState++ = tmp[3];
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	1c5a      	adds	r2, r3, #1
 8004c0e:	607a      	str	r2, [r7, #4]
 8004c10:	7afa      	ldrb	r2, [r7, #11]
 8004c12:	701a      	strb	r2, [r3, #0]
    for (i=0;i<4U;i++)
 8004c14:	7bfb      	ldrb	r3, [r7, #15]
 8004c16:	3301      	adds	r3, #1
 8004c18:	73fb      	strb	r3, [r7, #15]
 8004c1a:	7bfb      	ldrb	r3, [r7, #15]
 8004c1c:	2b03      	cmp	r3, #3
 8004c1e:	f67f af1c 	bls.w	8004a5a <phCryptoSym_Sw_Aes_InvMixColumns+0xe>
    }
}
 8004c22:	bf00      	nop
 8004c24:	bf00      	nop
 8004c26:	3714      	adds	r7, #20
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr
 8004c30:	08021a84 	.word	0x08021a84
 8004c34:	08021884 	.word	0x08021884
 8004c38:	08021984 	.word	0x08021984

08004c3c <phCryptoSym_Sw_Aes_AddRoundKey>:
#ifdef PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
void phCryptoSym_Sw_Aes_AddRoundKey(uint8_t PH_CRYTOSYM_SW_FAST_RAM * pState, uint8_t PH_CRYTOSYM_SW_FAST_RAM * pKey, uint8_t * pNkCurrent, uint8_t bNk, uint8_t bMode)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b089      	sub	sp, #36	@ 0x24
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
 8004c48:	70fb      	strb	r3, [r7, #3]
    uint8_t i = 0;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	77fb      	strb	r3, [r7, #31]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM bOffset;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM bModulus;

    /* NOTE: As pKey is an array of size bNk, the byte of the last round w[i-nk]is always in the same position as the byte currently operated on. */
    /* For each call of the function, 16 bytes of round key need to be calculated */
    for (i=0;i<4U;i++)
 8004c4e:	2300      	movs	r3, #0
 8004c50:	77fb      	strb	r3, [r7, #31]
 8004c52:	e197      	b.n	8004f84 <phCryptoSym_Sw_Aes_AddRoundKey+0x348>
    {
        /* Find out, if we are in a "first" column, a "special" column or a "standard" column. */
        bModulus = *pNkCurrent % bNk;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	781b      	ldrb	r3, [r3, #0]
 8004c58:	78fa      	ldrb	r2, [r7, #3]
 8004c5a:	fbb3 f1f2 	udiv	r1, r3, r2
 8004c5e:	fb01 f202 	mul.w	r2, r1, r2
 8004c62:	1a9b      	subs	r3, r3, r2
 8004c64:	75fb      	strb	r3, [r7, #23]

        /* Generally the pCurKeyPtr can be calculated directly out of the bModulus */
        pCurKeyPtr = &pKey[bModulus << 2U];
 8004c66:	7dfb      	ldrb	r3, [r7, #23]
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	68ba      	ldr	r2, [r7, #8]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	61bb      	str	r3, [r7, #24]

        /* In case of decryption, xoring has to be done upfront. */
        if (bMode == PH_CRYPTOSYM_KEYSCHEDULE_DECRYPTION)
 8004c70:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004c74:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c76:	d150      	bne.n	8004d1a <phCryptoSym_Sw_Aes_AddRoundKey+0xde>
        {
            pState[((3U-i)*4U)] ^= *(pCurKeyPtr + 0U);
 8004c78:	7ffb      	ldrb	r3, [r7, #31]
 8004c7a:	f1c3 0303 	rsb	r3, r3, #3
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	4413      	add	r3, r2
 8004c84:	7819      	ldrb	r1, [r3, #0]
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	781a      	ldrb	r2, [r3, #0]
 8004c8a:	7ffb      	ldrb	r3, [r7, #31]
 8004c8c:	f1c3 0303 	rsb	r3, r3, #3
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	68f8      	ldr	r0, [r7, #12]
 8004c94:	4403      	add	r3, r0
 8004c96:	404a      	eors	r2, r1
 8004c98:	b2d2      	uxtb	r2, r2
 8004c9a:	701a      	strb	r2, [r3, #0]
            pState[((3U-i)*4U)+1U] ^= *(pCurKeyPtr + 1U);
 8004c9c:	7ffb      	ldrb	r3, [r7, #31]
 8004c9e:	f1c3 0303 	rsb	r3, r3, #3
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	4413      	add	r3, r2
 8004caa:	7819      	ldrb	r1, [r3, #0]
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	3301      	adds	r3, #1
 8004cb0:	781a      	ldrb	r2, [r3, #0]
 8004cb2:	7ffb      	ldrb	r3, [r7, #31]
 8004cb4:	f1c3 0303 	rsb	r3, r3, #3
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	3301      	adds	r3, #1
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	4403      	add	r3, r0
 8004cc0:	404a      	eors	r2, r1
 8004cc2:	b2d2      	uxtb	r2, r2
 8004cc4:	701a      	strb	r2, [r3, #0]
            pState[((3U-i)*4U)+2U] ^= *(pCurKeyPtr + 2U);
 8004cc6:	7ffb      	ldrb	r3, [r7, #31]
 8004cc8:	f1c3 0303 	rsb	r3, r3, #3
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	3302      	adds	r3, #2
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	7819      	ldrb	r1, [r3, #0]
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	3302      	adds	r3, #2
 8004cda:	781a      	ldrb	r2, [r3, #0]
 8004cdc:	7ffb      	ldrb	r3, [r7, #31]
 8004cde:	f1c3 0303 	rsb	r3, r3, #3
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	3302      	adds	r3, #2
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	4403      	add	r3, r0
 8004cea:	404a      	eors	r2, r1
 8004cec:	b2d2      	uxtb	r2, r2
 8004cee:	701a      	strb	r2, [r3, #0]
            pState[((3U-i)*4U)+3U] ^= *(pCurKeyPtr + 3U);
 8004cf0:	7ffb      	ldrb	r3, [r7, #31]
 8004cf2:	f1c3 0303 	rsb	r3, r3, #3
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	3303      	adds	r3, #3
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	7819      	ldrb	r1, [r3, #0]
 8004d00:	69bb      	ldr	r3, [r7, #24]
 8004d02:	3303      	adds	r3, #3
 8004d04:	781a      	ldrb	r2, [r3, #0]
 8004d06:	7ffb      	ldrb	r3, [r7, #31]
 8004d08:	f1c3 0303 	rsb	r3, r3, #3
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	3303      	adds	r3, #3
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	4403      	add	r3, r0
 8004d14:	404a      	eors	r2, r1
 8004d16:	b2d2      	uxtb	r2, r2
 8004d18:	701a      	strb	r2, [r3, #0]
        }

        if (*pNkCurrent < bNk)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	78fa      	ldrb	r2, [r7, #3]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d903      	bls.n	8004d2c <phCryptoSym_Sw_Aes_AddRoundKey+0xf0>
        {
            /* w[i] = word(key[4U*i], key[4U*i+1U], key[4U*i+2U], key[4U*i+3U]) */
            /* Just increment the current key pointer, as the key is already stored internally...*/
            pCurKeyPtr += 4U;
 8004d24:	69bb      	ldr	r3, [r7, #24]
 8004d26:	3304      	adds	r3, #4
 8004d28:	61bb      	str	r3, [r7, #24]
 8004d2a:	e0d1      	b.n	8004ed0 <phCryptoSym_Sw_Aes_AddRoundKey+0x294>
        }else
        {
            if ( bModulus == 0U)
 8004d2c:	7dfb      	ldrb	r3, [r7, #23]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d153      	bne.n	8004dda <phCryptoSym_Sw_Aes_AddRoundKey+0x19e>
            {
                /* First find the offset to w[i-1] */
                bOffset = (uint8_t)(((uint8_t)((uint8_t)bNk-1U)<<2U) + 1U);
 8004d32:	78fb      	ldrb	r3, [r7, #3]
 8004d34:	3b01      	subs	r3, #1
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	3301      	adds	r3, #1
 8004d3e:	75bb      	strb	r3, [r7, #22]
                /* now calculate the following calculation: */
                /* w[i] = w[i-Nk] xor SubWord(RotWord(w[i-1])) xor Rcon[i/Nk] */
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr+bOffset)] ^ phCryptoSym_Sw_Aes_Rcon[(*pNkCurrent)/bNk - 1U];
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	781a      	ldrb	r2, [r3, #0]
 8004d44:	7dbb      	ldrb	r3, [r7, #22]
 8004d46:	69b9      	ldr	r1, [r7, #24]
 8004d48:	440b      	add	r3, r1
 8004d4a:	781b      	ldrb	r3, [r3, #0]
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	4b93      	ldr	r3, [pc, #588]	@ (8004f9c <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8004d50:	5c59      	ldrb	r1, [r3, r1]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	7818      	ldrb	r0, [r3, #0]
 8004d56:	78fb      	ldrb	r3, [r7, #3]
 8004d58:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	3b01      	subs	r3, #1
 8004d60:	488f      	ldr	r0, [pc, #572]	@ (8004fa0 <phCryptoSym_Sw_Aes_AddRoundKey+0x364>)
 8004d62:	5cc3      	ldrb	r3, [r0, r3]
 8004d64:	404b      	eors	r3, r1
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	4053      	eors	r3, r2
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	69bb      	ldr	r3, [r7, #24]
 8004d6e:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	3301      	adds	r3, #1
 8004d74:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr+bOffset)];
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	781a      	ldrb	r2, [r3, #0]
 8004d7a:	7dbb      	ldrb	r3, [r7, #22]
 8004d7c:	69b9      	ldr	r1, [r7, #24]
 8004d7e:	440b      	add	r3, r1
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	4619      	mov	r1, r3
 8004d84:	4b85      	ldr	r3, [pc, #532]	@ (8004f9c <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8004d86:	5c5b      	ldrb	r3, [r3, r1]
 8004d88:	4053      	eors	r3, r2
 8004d8a:	b2da      	uxtb	r2, r3
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	3301      	adds	r3, #1
 8004d94:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr+bOffset)];
 8004d96:	69bb      	ldr	r3, [r7, #24]
 8004d98:	781a      	ldrb	r2, [r3, #0]
 8004d9a:	7dbb      	ldrb	r3, [r7, #22]
 8004d9c:	69b9      	ldr	r1, [r7, #24]
 8004d9e:	440b      	add	r3, r1
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	4619      	mov	r1, r3
 8004da4:	4b7d      	ldr	r3, [pc, #500]	@ (8004f9c <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8004da6:	5c5b      	ldrb	r3, [r3, r1]
 8004da8:	4053      	eors	r3, r2
 8004daa:	b2da      	uxtb	r2, r3
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8004db0:	69bb      	ldr	r3, [r7, #24]
 8004db2:	3301      	adds	r3, #1
 8004db4:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr+bOffset - 4U)];
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	781a      	ldrb	r2, [r3, #0]
 8004dba:	7dbb      	ldrb	r3, [r7, #22]
 8004dbc:	3b04      	subs	r3, #4
 8004dbe:	69b9      	ldr	r1, [r7, #24]
 8004dc0:	440b      	add	r3, r1
 8004dc2:	781b      	ldrb	r3, [r3, #0]
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	4b75      	ldr	r3, [pc, #468]	@ (8004f9c <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8004dc8:	5c5b      	ldrb	r3, [r3, r1]
 8004dca:	4053      	eors	r3, r2
 8004dcc:	b2da      	uxtb	r2, r3
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	3301      	adds	r3, #1
 8004dd6:	61bb      	str	r3, [r7, #24]
 8004dd8:	e07a      	b.n	8004ed0 <phCryptoSym_Sw_Aes_AddRoundKey+0x294>
            }else if ((bNk == 8U) && ((*pNkCurrent % bNk) == 4U))
 8004dda:	78fb      	ldrb	r3, [r7, #3]
 8004ddc:	2b08      	cmp	r3, #8
 8004dde:	d147      	bne.n	8004e70 <phCryptoSym_Sw_Aes_AddRoundKey+0x234>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	78fa      	ldrb	r2, [r7, #3]
 8004de6:	fbb3 f1f2 	udiv	r1, r3, r2
 8004dea:	fb01 f202 	mul.w	r2, r1, r2
 8004dee:	1a9b      	subs	r3, r3, r2
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	2b04      	cmp	r3, #4
 8004df4:	d13c      	bne.n	8004e70 <phCryptoSym_Sw_Aes_AddRoundKey+0x234>
            {
                /* w[i] = w[i-Nk] xor SubWord(w[i-1]) */
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr-4U)];
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	781a      	ldrb	r2, [r3, #0]
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	3b04      	subs	r3, #4
 8004dfe:	781b      	ldrb	r3, [r3, #0]
 8004e00:	4619      	mov	r1, r3
 8004e02:	4b66      	ldr	r3, [pc, #408]	@ (8004f9c <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8004e04:	5c5b      	ldrb	r3, [r3, r1]
 8004e06:	4053      	eors	r3, r2
 8004e08:	b2da      	uxtb	r2, r3
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	3301      	adds	r3, #1
 8004e12:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr-4U)];
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	781a      	ldrb	r2, [r3, #0]
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	3b04      	subs	r3, #4
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	4619      	mov	r1, r3
 8004e20:	4b5e      	ldr	r3, [pc, #376]	@ (8004f9c <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8004e22:	5c5b      	ldrb	r3, [r3, r1]
 8004e24:	4053      	eors	r3, r2
 8004e26:	b2da      	uxtb	r2, r3
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	3301      	adds	r3, #1
 8004e30:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr-4U)];
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	781a      	ldrb	r2, [r3, #0]
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	3b04      	subs	r3, #4
 8004e3a:	781b      	ldrb	r3, [r3, #0]
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	4b57      	ldr	r3, [pc, #348]	@ (8004f9c <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8004e40:	5c5b      	ldrb	r3, [r3, r1]
 8004e42:	4053      	eors	r3, r2
 8004e44:	b2da      	uxtb	r2, r3
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8004e4a:	69bb      	ldr	r3, [r7, #24]
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr-4U)];
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	781a      	ldrb	r2, [r3, #0]
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	3b04      	subs	r3, #4
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	4b4f      	ldr	r3, [pc, #316]	@ (8004f9c <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8004e5e:	5c5b      	ldrb	r3, [r3, r1]
 8004e60:	4053      	eors	r3, r2
 8004e62:	b2da      	uxtb	r2, r3
 8004e64:	69bb      	ldr	r3, [r7, #24]
 8004e66:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	61bb      	str	r3, [r7, #24]
 8004e6e:	e02f      	b.n	8004ed0 <phCryptoSym_Sw_Aes_AddRoundKey+0x294>
            }else
            {
                /* w[i] = w[i-Nk] xor w[i-1] */
                *pCurKeyPtr ^= *(pCurKeyPtr-4U);
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	781a      	ldrb	r2, [r3, #0]
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	3b04      	subs	r3, #4
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	4053      	eors	r3, r2
 8004e7c:	b2da      	uxtb	r2, r3
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	3301      	adds	r3, #1
 8004e86:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= *(pCurKeyPtr-4U);
 8004e88:	69bb      	ldr	r3, [r7, #24]
 8004e8a:	781a      	ldrb	r2, [r3, #0]
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	3b04      	subs	r3, #4
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	4053      	eors	r3, r2
 8004e94:	b2da      	uxtb	r2, r3
 8004e96:	69bb      	ldr	r3, [r7, #24]
 8004e98:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= *(pCurKeyPtr-4U);
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	781a      	ldrb	r2, [r3, #0]
 8004ea4:	69bb      	ldr	r3, [r7, #24]
 8004ea6:	3b04      	subs	r3, #4
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	4053      	eors	r3, r2
 8004eac:	b2da      	uxtb	r2, r3
 8004eae:	69bb      	ldr	r3, [r7, #24]
 8004eb0:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= *(pCurKeyPtr-4U);
 8004eb8:	69bb      	ldr	r3, [r7, #24]
 8004eba:	781a      	ldrb	r2, [r3, #0]
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	3b04      	subs	r3, #4
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	4053      	eors	r3, r2
 8004ec4:	b2da      	uxtb	r2, r3
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	61bb      	str	r3, [r7, #24]
            }
        }

        /* In case of encryption and key initialization for decryption, we have to increment, else we have to decrement NkCurrent */
        if (bMode != PH_CRYPTOSYM_KEYSCHEDULE_DECRYPTION)
 8004ed0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004ed4:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ed6:	d006      	beq.n	8004ee6 <phCryptoSym_Sw_Aes_AddRoundKey+0x2aa>
        {
            (*pNkCurrent)++;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	3301      	adds	r3, #1
 8004ede:	b2da      	uxtb	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	701a      	strb	r2, [r3, #0]
 8004ee4:	e005      	b.n	8004ef2 <phCryptoSym_Sw_Aes_AddRoundKey+0x2b6>
        }else
        {
            (*pNkCurrent)--;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	3b01      	subs	r3, #1
 8004eec:	b2da      	uxtb	r2, r3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	701a      	strb	r2, [r3, #0]
        }

        /* In case of encryption, xoring has to be done at the end. */
        if (bMode == PH_CRYPTOSYM_KEYSCHEDULE_ENCRYPTION)
 8004ef2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004ef6:	2b0f      	cmp	r3, #15
 8004ef8:	d141      	bne.n	8004f7e <phCryptoSym_Sw_Aes_AddRoundKey+0x342>
        {
            pState[(i*4U)] ^= *(pCurKeyPtr - 4U);
 8004efa:	7ffb      	ldrb	r3, [r7, #31]
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	4413      	add	r3, r2
 8004f02:	7819      	ldrb	r1, [r3, #0]
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	3b04      	subs	r3, #4
 8004f08:	781a      	ldrb	r2, [r3, #0]
 8004f0a:	7ffb      	ldrb	r3, [r7, #31]
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	4403      	add	r3, r0
 8004f12:	404a      	eors	r2, r1
 8004f14:	b2d2      	uxtb	r2, r2
 8004f16:	701a      	strb	r2, [r3, #0]
            pState[(i*4U)+1U] ^= *(pCurKeyPtr - 3U);
 8004f18:	7ffb      	ldrb	r3, [r7, #31]
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	4413      	add	r3, r2
 8004f22:	7819      	ldrb	r1, [r3, #0]
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	3b03      	subs	r3, #3
 8004f28:	781a      	ldrb	r2, [r3, #0]
 8004f2a:	7ffb      	ldrb	r3, [r7, #31]
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	3301      	adds	r3, #1
 8004f30:	68f8      	ldr	r0, [r7, #12]
 8004f32:	4403      	add	r3, r0
 8004f34:	404a      	eors	r2, r1
 8004f36:	b2d2      	uxtb	r2, r2
 8004f38:	701a      	strb	r2, [r3, #0]
            pState[(i*4U)+2U] ^= *(pCurKeyPtr - 2U);
 8004f3a:	7ffb      	ldrb	r3, [r7, #31]
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	3302      	adds	r3, #2
 8004f40:	68fa      	ldr	r2, [r7, #12]
 8004f42:	4413      	add	r3, r2
 8004f44:	7819      	ldrb	r1, [r3, #0]
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	3b02      	subs	r3, #2
 8004f4a:	781a      	ldrb	r2, [r3, #0]
 8004f4c:	7ffb      	ldrb	r3, [r7, #31]
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	3302      	adds	r3, #2
 8004f52:	68f8      	ldr	r0, [r7, #12]
 8004f54:	4403      	add	r3, r0
 8004f56:	404a      	eors	r2, r1
 8004f58:	b2d2      	uxtb	r2, r2
 8004f5a:	701a      	strb	r2, [r3, #0]
            pState[(i*4U)+3U] ^= *(pCurKeyPtr - 1U);
 8004f5c:	7ffb      	ldrb	r3, [r7, #31]
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	3303      	adds	r3, #3
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	4413      	add	r3, r2
 8004f66:	7819      	ldrb	r1, [r3, #0]
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	781a      	ldrb	r2, [r3, #0]
 8004f6e:	7ffb      	ldrb	r3, [r7, #31]
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	3303      	adds	r3, #3
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	4403      	add	r3, r0
 8004f78:	404a      	eors	r2, r1
 8004f7a:	b2d2      	uxtb	r2, r2
 8004f7c:	701a      	strb	r2, [r3, #0]
    for (i=0;i<4U;i++)
 8004f7e:	7ffb      	ldrb	r3, [r7, #31]
 8004f80:	3301      	adds	r3, #1
 8004f82:	77fb      	strb	r3, [r7, #31]
 8004f84:	7ffb      	ldrb	r3, [r7, #31]
 8004f86:	2b03      	cmp	r3, #3
 8004f88:	f67f ae64 	bls.w	8004c54 <phCryptoSym_Sw_Aes_AddRoundKey+0x18>
        }
    }
}
 8004f8c:	bf00      	nop
 8004f8e:	bf00      	nop
 8004f90:	3724      	adds	r7, #36	@ 0x24
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	08021684 	.word	0x08021684
 8004fa0:	08021b84 	.word	0x08021b84

08004fa4 <phCryptoSym_Sw_Des_KeyInit>:
phStatus_t  phCryptoSym_Sw_Des_KeyInit(
                                       phCryptoSym_Sw_DataParams_t * pDataParams,
                                       const uint8_t * pKey,
                                       uint8_t bNumKeys
                                       )
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	4613      	mov	r3, r2
 8004fb0:	71fb      	strb	r3, [r7, #7]
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
    uint8_t PH_CRYTOSYM_SW_FAST_RAM bTmpKey[PH_CRYPTOSYM_DES_KEY_SIZE];
#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */

    /* In case of online key expansion we only calculate P1 in this step*/
    while(0u != bNumKeys--)
 8004fb2:	e00b      	b.n	8004fcc <phCryptoSym_Sw_Des_KeyInit+0x28>
        /* take the key, starting with the last one and write the result to the internal keybuffer. */
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
        phCryptoSym_Sw_Des_PC1_Permutation(&pKey[bNumKeys << 3U], bTmpKey);
        (void)memcpy(&pDataParams->pKey[bNumKeys << 3U], bTmpKey, PH_CRYPTOSYM_DES_KEY_SIZE);
#else
        phCryptoSym_Sw_Des_PC1_Permutation(&pKey[bNumKeys << 3U], &pDataParams->pKey[bNumKeys << 3U]);
 8004fb4:	79fb      	ldrb	r3, [r7, #7]
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	68ba      	ldr	r2, [r7, #8]
 8004fba:	18d0      	adds	r0, r2, r3
 8004fbc:	79fb      	ldrb	r3, [r7, #7]
 8004fbe:	00db      	lsls	r3, r3, #3
 8004fc0:	3308      	adds	r3, #8
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	4413      	add	r3, r2
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	f000 f9f0 	bl	80053ac <phCryptoSym_Sw_Des_PC1_Permutation>
    while(0u != bNumKeys--)
 8004fcc:	79fb      	ldrb	r3, [r7, #7]
 8004fce:	1e5a      	subs	r2, r3, #1
 8004fd0:	71fa      	strb	r2, [r7, #7]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d1ee      	bne.n	8004fb4 <phCryptoSym_Sw_Des_KeyInit+0x10>
    /* Clear TmpKey */
    (void)memset(bTmpKey, 0x00, (size_t)sizeof(bTmpKey));
#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */

    return PH_ERR_SUCCESS;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3710      	adds	r7, #16
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <phCryptoSym_Sw_Des_EncryptBlock>:
phStatus_t  phCryptoSym_Sw_Des_EncryptBlock(
    phCryptoSym_Sw_DataParams_t * pDataParams,
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pBlock,
    uint8_t bKeyNumber
    )
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b088      	sub	sp, #32
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	4613      	mov	r3, r2
 8004fec:	71fb      	strb	r3, [r7, #7]
#else
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
    (void)memcpy(pTmpKey, &pDataParams->pKey[(bKeyNumber << 3U)], PH_CRYPTOSYM_DES_KEY_SIZE);
    pKey = pTmpKey;
#else
    pKey = &pDataParams->pKey[(bKeyNumber << 3U)];
 8004fee:	79fb      	ldrb	r3, [r7, #7]
 8004ff0:	00db      	lsls	r3, r3, #3
 8004ff2:	3308      	adds	r3, #8
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	61bb      	str	r3, [r7, #24]
#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */

    phCryptoSym_Sw_Des_Permutate_IP(pBlock, pTmp);
 8004ffa:	f107 0310 	add.w	r3, r7, #16
 8004ffe:	4619      	mov	r1, r3
 8005000:	68b8      	ldr	r0, [r7, #8]
 8005002:	f000 f887 	bl	8005114 <phCryptoSym_Sw_Des_Permutate_IP>

    for (i = 0; i < 16U; i++)
 8005006:	2300      	movs	r3, #0
 8005008:	77fb      	strb	r3, [r7, #31]
 800500a:	e021      	b.n	8005050 <phCryptoSym_Sw_Des_EncryptBlock+0x70>
    {
#ifdef  PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
        phCryptoSym_Sw_Des_RotateLeft28(pKey, key_rotation[i]);
 800500c:	7ffb      	ldrb	r3, [r7, #31]
 800500e:	4a1a      	ldr	r2, [pc, #104]	@ (8005078 <phCryptoSym_Sw_Des_EncryptBlock+0x98>)
 8005010:	5cd3      	ldrb	r3, [r2, r3]
 8005012:	4619      	mov	r1, r3
 8005014:	69b8      	ldr	r0, [r7, #24]
 8005016:	f000 fd8f 	bl	8005b38 <phCryptoSym_Sw_Des_RotateLeft28>
        phCryptoSym_Sw_Des_RotateLeft28(&pKey[4], key_rotation[i]);
 800501a:	69bb      	ldr	r3, [r7, #24]
 800501c:	1d1a      	adds	r2, r3, #4
 800501e:	7ffb      	ldrb	r3, [r7, #31]
 8005020:	4915      	ldr	r1, [pc, #84]	@ (8005078 <phCryptoSym_Sw_Des_EncryptBlock+0x98>)
 8005022:	5ccb      	ldrb	r3, [r1, r3]
 8005024:	4619      	mov	r1, r3
 8005026:	4610      	mov	r0, r2
 8005028:	f000 fd86 	bl	8005b38 <phCryptoSym_Sw_Des_RotateLeft28>
        phCryptoSym_Sw_Des_PC2_Permutation(pKey , &pDataParams->pKey[PH_CRYPTOSYM_3K3DES_KEY_SIZE]);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	3320      	adds	r3, #32
 8005030:	4619      	mov	r1, r3
 8005032:	69b8      	ldr	r0, [r7, #24]
 8005034:	f000 fa3f 	bl	80054b6 <phCryptoSym_Sw_Des_PC2_Permutation>
        phCryptoSym_Sw_Des_ComputeRound(pTmp, &pDataParams->pKey[PH_CRYPTOSYM_3K3DES_KEY_SIZE]);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f103 0220 	add.w	r2, r3, #32
 800503e:	f107 0310 	add.w	r3, r7, #16
 8005042:	4611      	mov	r1, r2
 8005044:	4618      	mov	r0, r3
 8005046:	f000 fdc2 	bl	8005bce <phCryptoSym_Sw_Des_ComputeRound>
    for (i = 0; i < 16U; i++)
 800504a:	7ffb      	ldrb	r3, [r7, #31]
 800504c:	3301      	adds	r3, #1
 800504e:	77fb      	strb	r3, [r7, #31]
 8005050:	7ffb      	ldrb	r3, [r7, #31]
 8005052:	2b0f      	cmp	r3, #15
 8005054:	d9da      	bls.n	800500c <phCryptoSym_Sw_Des_EncryptBlock+0x2c>
#else
        phCryptoSym_Sw_Des_ComputeRound(pTmp, &pKey[i << 3U]);
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
    }

    phCryptoSym_Sw_Des_Swap(pTmp);
 8005056:	f107 0310 	add.w	r3, r7, #16
 800505a:	4618      	mov	r0, r3
 800505c:	f000 fdf3 	bl	8005c46 <phCryptoSym_Sw_Des_Swap>

    phCryptoSym_Sw_Des_Permutate_IP_Inv(pTmp, pBlock);
 8005060:	f107 0310 	add.w	r3, r7, #16
 8005064:	68b9      	ldr	r1, [r7, #8]
 8005066:	4618      	mov	r0, r3
 8005068:	f000 f8f3 	bl	8005252 <phCryptoSym_Sw_Des_Permutate_IP_Inv>
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
    /* Clear TmpKey */
    (void)memset(pTmpKey, 0x00, (size_t)sizeof(pTmpKey));
#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
    return PH_ERR_SUCCESS;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3720      	adds	r7, #32
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	08021b90 	.word	0x08021b90

0800507c <phCryptoSym_Sw_Des_DecryptBlock>:
phStatus_t  phCryptoSym_Sw_Des_DecryptBlock(
    phCryptoSym_Sw_DataParams_t * pDataParams,
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pBlock,
    uint8_t bKeyNumber
    )
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b088      	sub	sp, #32
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	4613      	mov	r3, r2
 8005088:	71fb      	strb	r3, [r7, #7]
#else
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
    (void)memcpy(pTmpKey, &pDataParams->pKey[(bKeyNumber << 3U)], PH_CRYPTOSYM_DES_KEY_SIZE);
    pKey = pTmpKey;
#else
    pKey = &pDataParams->pKey[(bKeyNumber << 3U)];
 800508a:	79fb      	ldrb	r3, [r7, #7]
 800508c:	00db      	lsls	r3, r3, #3
 800508e:	3308      	adds	r3, #8
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	4413      	add	r3, r2
 8005094:	61bb      	str	r3, [r7, #24]
#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */

    phCryptoSym_Sw_Des_Permutate_IP(pBlock, pTmpBlock);
 8005096:	f107 0310 	add.w	r3, r7, #16
 800509a:	4619      	mov	r1, r3
 800509c:	68b8      	ldr	r0, [r7, #8]
 800509e:	f000 f839 	bl	8005114 <phCryptoSym_Sw_Des_Permutate_IP>

    i = 15;
 80050a2:	230f      	movs	r3, #15
 80050a4:	77fb      	strb	r3, [r7, #31]
    do
    {
#ifdef  PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
        phCryptoSym_Sw_Des_PC2_Permutation(pKey , &pDataParams->pKey[PH_CRYPTOSYM_3K3DES_KEY_SIZE]);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	3320      	adds	r3, #32
 80050aa:	4619      	mov	r1, r3
 80050ac:	69b8      	ldr	r0, [r7, #24]
 80050ae:	f000 fa02 	bl	80054b6 <phCryptoSym_Sw_Des_PC2_Permutation>
        phCryptoSym_Sw_Des_RotateRight28(pKey, key_rotation[i]);
 80050b2:	7ffb      	ldrb	r3, [r7, #31]
 80050b4:	4a16      	ldr	r2, [pc, #88]	@ (8005110 <phCryptoSym_Sw_Des_DecryptBlock+0x94>)
 80050b6:	5cd3      	ldrb	r3, [r2, r3]
 80050b8:	4619      	mov	r1, r3
 80050ba:	69b8      	ldr	r0, [r7, #24]
 80050bc:	f000 fce5 	bl	8005a8a <phCryptoSym_Sw_Des_RotateRight28>
        phCryptoSym_Sw_Des_RotateRight28(&pKey[4], key_rotation[i]);
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	1d1a      	adds	r2, r3, #4
 80050c4:	7ffb      	ldrb	r3, [r7, #31]
 80050c6:	4912      	ldr	r1, [pc, #72]	@ (8005110 <phCryptoSym_Sw_Des_DecryptBlock+0x94>)
 80050c8:	5ccb      	ldrb	r3, [r1, r3]
 80050ca:	4619      	mov	r1, r3
 80050cc:	4610      	mov	r0, r2
 80050ce:	f000 fcdc 	bl	8005a8a <phCryptoSym_Sw_Des_RotateRight28>
        phCryptoSym_Sw_Des_ComputeRound(pTmpBlock, &pDataParams->pKey[PH_CRYPTOSYM_3K3DES_KEY_SIZE]);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f103 0220 	add.w	r2, r3, #32
 80050d8:	f107 0310 	add.w	r3, r7, #16
 80050dc:	4611      	mov	r1, r2
 80050de:	4618      	mov	r0, r3
 80050e0:	f000 fd75 	bl	8005bce <phCryptoSym_Sw_Des_ComputeRound>
#else
        phCryptoSym_Sw_Des_ComputeRound(pTmpBlock, &pKey[i << 3U]);
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
    }while(i-- > 0U);
 80050e4:	7ffb      	ldrb	r3, [r7, #31]
 80050e6:	1e5a      	subs	r2, r3, #1
 80050e8:	77fa      	strb	r2, [r7, #31]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1db      	bne.n	80050a6 <phCryptoSym_Sw_Des_DecryptBlock+0x2a>

    phCryptoSym_Sw_Des_Swap(pTmpBlock);
 80050ee:	f107 0310 	add.w	r3, r7, #16
 80050f2:	4618      	mov	r0, r3
 80050f4:	f000 fda7 	bl	8005c46 <phCryptoSym_Sw_Des_Swap>

    phCryptoSym_Sw_Des_Permutate_IP_Inv(pTmpBlock, pBlock);
 80050f8:	f107 0310 	add.w	r3, r7, #16
 80050fc:	68b9      	ldr	r1, [r7, #8]
 80050fe:	4618      	mov	r0, r3
 8005100:	f000 f8a7 	bl	8005252 <phCryptoSym_Sw_Des_Permutate_IP_Inv>

    return PH_ERR_SUCCESS;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3720      	adds	r7, #32
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	08021b90 	.word	0x08021b90

08005114 <phCryptoSym_Sw_Des_Permutate_IP>:

void  phCryptoSym_Sw_Des_Permutate_IP(
                                      uint8_t PH_CRYTOSYM_SW_FAST_RAM * pStateIn,
                                      uint8_t PH_CRYTOSYM_SW_FAST_RAM * pStateOut
                                      )
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
    /* round 3: pStateOut[7]: 63 55 47 39 31 23 15 7 */
    /* round 3: pStateOut[3]: 64 56 48 40 32 24 16 8 */

    uint8_t PH_CRYTOSYM_SW_FAST_RAM i;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM j;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM* outTmp = pStateOut;
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	60bb      	str	r3, [r7, #8]

    /* Outer loop to iterate over output byte pairs 4,0, 5,1, 6,2, 7,2 */
    for (i=0;i<4U;i++)
 8005122:	2300      	movs	r3, #0
 8005124:	73fb      	strb	r3, [r7, #15]
 8005126:	e089      	b.n	800523c <phCryptoSym_Sw_Des_Permutate_IP+0x128>
    {
        /* Set output bytes to 0x00 to be able to OR in the loop */
        outTmp[0]=0x00;
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	2200      	movs	r2, #0
 800512c:	701a      	strb	r2, [r3, #0]
        outTmp[4]=0x00;
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	3304      	adds	r3, #4
 8005132:	2200      	movs	r2, #0
 8005134:	701a      	strb	r2, [r3, #0]

        /* Inner loop to iterate over input bytes */
        for (j=0;j<7U;j++)
 8005136:	2300      	movs	r3, #0
 8005138:	73bb      	strb	r3, [r7, #14]
 800513a:	e046      	b.n	80051ca <phCryptoSym_Sw_Des_Permutate_IP+0xb6>
        {
            /* Take MSBit of input, shift output to right to make space for next input bit
            and input to left to get next bit at the bit position 7.*/
            outTmp[4] |= (uint8_t)(pStateIn[j] & 0x80U);
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	3304      	adds	r3, #4
 8005140:	781b      	ldrb	r3, [r3, #0]
 8005142:	b25a      	sxtb	r2, r3
 8005144:	7bbb      	ldrb	r3, [r7, #14]
 8005146:	6879      	ldr	r1, [r7, #4]
 8005148:	440b      	add	r3, r1
 800514a:	781b      	ldrb	r3, [r3, #0]
 800514c:	b25b      	sxtb	r3, r3
 800514e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005152:	b25b      	sxtb	r3, r3
 8005154:	4313      	orrs	r3, r2
 8005156:	b25a      	sxtb	r2, r3
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	3304      	adds	r3, #4
 800515c:	b2d2      	uxtb	r2, r2
 800515e:	701a      	strb	r2, [r3, #0]
            outTmp[4] >>= 1U;
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	3304      	adds	r3, #4
 8005164:	781a      	ldrb	r2, [r3, #0]
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	3304      	adds	r3, #4
 800516a:	0852      	lsrs	r2, r2, #1
 800516c:	b2d2      	uxtb	r2, r2
 800516e:	701a      	strb	r2, [r3, #0]
            pStateIn[j] <<= 1U;
 8005170:	7bbb      	ldrb	r3, [r7, #14]
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	4413      	add	r3, r2
 8005176:	781a      	ldrb	r2, [r3, #0]
 8005178:	7bbb      	ldrb	r3, [r7, #14]
 800517a:	6879      	ldr	r1, [r7, #4]
 800517c:	440b      	add	r3, r1
 800517e:	0052      	lsls	r2, r2, #1
 8005180:	b2d2      	uxtb	r2, r2
 8005182:	701a      	strb	r2, [r3, #0]
            /* Take MSBit of input, shift output to right to make space for next input bit
            and input to left to get next bit at the bit position 7.*/
            outTmp[0] |= (uint8_t)(pStateIn[j] & 0x80U);
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	781b      	ldrb	r3, [r3, #0]
 8005188:	b25a      	sxtb	r2, r3
 800518a:	7bbb      	ldrb	r3, [r7, #14]
 800518c:	6879      	ldr	r1, [r7, #4]
 800518e:	440b      	add	r3, r1
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	b25b      	sxtb	r3, r3
 8005194:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005198:	b25b      	sxtb	r3, r3
 800519a:	4313      	orrs	r3, r2
 800519c:	b25b      	sxtb	r3, r3
 800519e:	b2da      	uxtb	r2, r3
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	701a      	strb	r2, [r3, #0]
            outTmp[0] >>= 1U;
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	085b      	lsrs	r3, r3, #1
 80051aa:	b2da      	uxtb	r2, r3
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	701a      	strb	r2, [r3, #0]
            pStateIn[j] <<= 1U;
 80051b0:	7bbb      	ldrb	r3, [r7, #14]
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	4413      	add	r3, r2
 80051b6:	781a      	ldrb	r2, [r3, #0]
 80051b8:	7bbb      	ldrb	r3, [r7, #14]
 80051ba:	6879      	ldr	r1, [r7, #4]
 80051bc:	440b      	add	r3, r1
 80051be:	0052      	lsls	r2, r2, #1
 80051c0:	b2d2      	uxtb	r2, r2
 80051c2:	701a      	strb	r2, [r3, #0]
        for (j=0;j<7U;j++)
 80051c4:	7bbb      	ldrb	r3, [r7, #14]
 80051c6:	3301      	adds	r3, #1
 80051c8:	73bb      	strb	r3, [r7, #14]
 80051ca:	7bbb      	ldrb	r3, [r7, #14]
 80051cc:	2b06      	cmp	r3, #6
 80051ce:	d9b5      	bls.n	800513c <phCryptoSym_Sw_Des_Permutate_IP+0x28>
        }
        /* Take MSBit of input, do not shift output, as the byte is already full.
        and input to left to get next bit at the bit position 7.*/
        outTmp[4] |= (uint8_t)(pStateIn[7] & 0x80U);
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	3304      	adds	r3, #4
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	b25a      	sxtb	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	3307      	adds	r3, #7
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	b25b      	sxtb	r3, r3
 80051e0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80051e4:	b25b      	sxtb	r3, r3
 80051e6:	4313      	orrs	r3, r2
 80051e8:	b25a      	sxtb	r2, r3
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	3304      	adds	r3, #4
 80051ee:	b2d2      	uxtb	r2, r2
 80051f0:	701a      	strb	r2, [r3, #0]
        pStateIn[7] <<= 1U;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	3307      	adds	r3, #7
 80051f6:	781a      	ldrb	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	3307      	adds	r3, #7
 80051fc:	0052      	lsls	r2, r2, #1
 80051fe:	b2d2      	uxtb	r2, r2
 8005200:	701a      	strb	r2, [r3, #0]
        outTmp[0] |= (uint8_t)(pStateIn[7] & 0x80U);
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	781b      	ldrb	r3, [r3, #0]
 8005206:	b25a      	sxtb	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	3307      	adds	r3, #7
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	b25b      	sxtb	r3, r3
 8005210:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005214:	b25b      	sxtb	r3, r3
 8005216:	4313      	orrs	r3, r2
 8005218:	b25b      	sxtb	r3, r3
 800521a:	b2da      	uxtb	r2, r3
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	701a      	strb	r2, [r3, #0]
        pStateIn[7] <<= 1U;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	3307      	adds	r3, #7
 8005224:	781a      	ldrb	r2, [r3, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	3307      	adds	r3, #7
 800522a:	0052      	lsls	r2, r2, #1
 800522c:	b2d2      	uxtb	r2, r2
 800522e:	701a      	strb	r2, [r3, #0]
        /* Increment base pointer to get next output byte pair. */
        outTmp++;
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	3301      	adds	r3, #1
 8005234:	60bb      	str	r3, [r7, #8]
    for (i=0;i<4U;i++)
 8005236:	7bfb      	ldrb	r3, [r7, #15]
 8005238:	3301      	adds	r3, #1
 800523a:	73fb      	strb	r3, [r7, #15]
 800523c:	7bfb      	ldrb	r3, [r7, #15]
 800523e:	2b03      	cmp	r3, #3
 8005240:	f67f af72 	bls.w	8005128 <phCryptoSym_Sw_Des_Permutate_IP+0x14>
    }
}
 8005244:	bf00      	nop
 8005246:	bf00      	nop
 8005248:	3714      	adds	r7, #20
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr

08005252 <phCryptoSym_Sw_Des_Permutate_IP_Inv>:

void  phCryptoSym_Sw_Des_Permutate_IP_Inv(
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pStateIn,
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pStateOut
    )
{
 8005252:	b480      	push	{r7}
 8005254:	b085      	sub	sp, #20
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
 800525a:	6039      	str	r1, [r7, #0]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * inTmp;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM i;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM j;

    /* Outer loop to iterate over all output bytes */
    for (i=0;i<8U;i++)
 800525c:	2300      	movs	r3, #0
 800525e:	72fb      	strb	r3, [r7, #11]
 8005260:	e099      	b.n	8005396 <phCryptoSym_Sw_Des_Permutate_IP_Inv+0x144>
    {
        pStateOut[i]=0x00;
 8005262:	7afb      	ldrb	r3, [r7, #11]
 8005264:	683a      	ldr	r2, [r7, #0]
 8005266:	4413      	add	r3, r2
 8005268:	2200      	movs	r2, #0
 800526a:	701a      	strb	r2, [r3, #0]
        inTmp = pStateIn;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	60fb      	str	r3, [r7, #12]
        /* Inner loop to iterate over input byte pairs 4,0, 5,1, 6,2, */
        for (j=0;j<3U;j++)
 8005270:	2300      	movs	r3, #0
 8005272:	72bb      	strb	r3, [r7, #10]
 8005274:	e04c      	b.n	8005310 <phCryptoSym_Sw_Des_Permutate_IP_Inv+0xbe>
        {
            /* Take LSBit of input bytes base[4] and base[0], shift output to left
            to make space for next input bit and input to rigth to get next bit at
            the bit position 1.*/
            pStateOut[i] |= (uint8_t)(inTmp[4] & 0x01U);
 8005276:	7afb      	ldrb	r3, [r7, #11]
 8005278:	683a      	ldr	r2, [r7, #0]
 800527a:	4413      	add	r3, r2
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	b25a      	sxtb	r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	3304      	adds	r3, #4
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	b25b      	sxtb	r3, r3
 8005288:	f003 0301 	and.w	r3, r3, #1
 800528c:	b25b      	sxtb	r3, r3
 800528e:	4313      	orrs	r3, r2
 8005290:	b259      	sxtb	r1, r3
 8005292:	7afb      	ldrb	r3, [r7, #11]
 8005294:	683a      	ldr	r2, [r7, #0]
 8005296:	4413      	add	r3, r2
 8005298:	b2ca      	uxtb	r2, r1
 800529a:	701a      	strb	r2, [r3, #0]
            pStateOut[i] <<= 1U;
 800529c:	7afb      	ldrb	r3, [r7, #11]
 800529e:	683a      	ldr	r2, [r7, #0]
 80052a0:	4413      	add	r3, r2
 80052a2:	781a      	ldrb	r2, [r3, #0]
 80052a4:	7afb      	ldrb	r3, [r7, #11]
 80052a6:	6839      	ldr	r1, [r7, #0]
 80052a8:	440b      	add	r3, r1
 80052aa:	0052      	lsls	r2, r2, #1
 80052ac:	b2d2      	uxtb	r2, r2
 80052ae:	701a      	strb	r2, [r3, #0]
            pStateOut[i] |= (uint8_t)(inTmp[0] & 0x01U);
 80052b0:	7afb      	ldrb	r3, [r7, #11]
 80052b2:	683a      	ldr	r2, [r7, #0]
 80052b4:	4413      	add	r3, r2
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	b25a      	sxtb	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	b25b      	sxtb	r3, r3
 80052c0:	f003 0301 	and.w	r3, r3, #1
 80052c4:	b25b      	sxtb	r3, r3
 80052c6:	4313      	orrs	r3, r2
 80052c8:	b259      	sxtb	r1, r3
 80052ca:	7afb      	ldrb	r3, [r7, #11]
 80052cc:	683a      	ldr	r2, [r7, #0]
 80052ce:	4413      	add	r3, r2
 80052d0:	b2ca      	uxtb	r2, r1
 80052d2:	701a      	strb	r2, [r3, #0]
            pStateOut[i] <<= 1U;
 80052d4:	7afb      	ldrb	r3, [r7, #11]
 80052d6:	683a      	ldr	r2, [r7, #0]
 80052d8:	4413      	add	r3, r2
 80052da:	781a      	ldrb	r2, [r3, #0]
 80052dc:	7afb      	ldrb	r3, [r7, #11]
 80052de:	6839      	ldr	r1, [r7, #0]
 80052e0:	440b      	add	r3, r1
 80052e2:	0052      	lsls	r2, r2, #1
 80052e4:	b2d2      	uxtb	r2, r2
 80052e6:	701a      	strb	r2, [r3, #0]
            inTmp[0] >>= 1U;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	085b      	lsrs	r3, r3, #1
 80052ee:	b2da      	uxtb	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	701a      	strb	r2, [r3, #0]
            inTmp[4] >>= 1U;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	3304      	adds	r3, #4
 80052f8:	781a      	ldrb	r2, [r3, #0]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	3304      	adds	r3, #4
 80052fe:	0852      	lsrs	r2, r2, #1
 8005300:	b2d2      	uxtb	r2, r2
 8005302:	701a      	strb	r2, [r3, #0]
            inTmp++;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	3301      	adds	r3, #1
 8005308:	60fb      	str	r3, [r7, #12]
        for (j=0;j<3U;j++)
 800530a:	7abb      	ldrb	r3, [r7, #10]
 800530c:	3301      	adds	r3, #1
 800530e:	72bb      	strb	r3, [r7, #10]
 8005310:	7abb      	ldrb	r3, [r7, #10]
 8005312:	2b02      	cmp	r3, #2
 8005314:	d9af      	bls.n	8005276 <phCryptoSym_Sw_Des_Permutate_IP_Inv+0x24>
        }
        /* Use input byte pair 7,2 without shifting the output byte in the final iteration
        as it is already complete */
        pStateOut[i] |= (uint8_t)(inTmp[4] & 0x01U);
 8005316:	7afb      	ldrb	r3, [r7, #11]
 8005318:	683a      	ldr	r2, [r7, #0]
 800531a:	4413      	add	r3, r2
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	b25a      	sxtb	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	3304      	adds	r3, #4
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	b25b      	sxtb	r3, r3
 8005328:	f003 0301 	and.w	r3, r3, #1
 800532c:	b25b      	sxtb	r3, r3
 800532e:	4313      	orrs	r3, r2
 8005330:	b259      	sxtb	r1, r3
 8005332:	7afb      	ldrb	r3, [r7, #11]
 8005334:	683a      	ldr	r2, [r7, #0]
 8005336:	4413      	add	r3, r2
 8005338:	b2ca      	uxtb	r2, r1
 800533a:	701a      	strb	r2, [r3, #0]
        pStateOut[i] <<= 1U;
 800533c:	7afb      	ldrb	r3, [r7, #11]
 800533e:	683a      	ldr	r2, [r7, #0]
 8005340:	4413      	add	r3, r2
 8005342:	781a      	ldrb	r2, [r3, #0]
 8005344:	7afb      	ldrb	r3, [r7, #11]
 8005346:	6839      	ldr	r1, [r7, #0]
 8005348:	440b      	add	r3, r1
 800534a:	0052      	lsls	r2, r2, #1
 800534c:	b2d2      	uxtb	r2, r2
 800534e:	701a      	strb	r2, [r3, #0]
        pStateOut[i] |= (uint8_t)(inTmp[0] & 0x01U);
 8005350:	7afb      	ldrb	r3, [r7, #11]
 8005352:	683a      	ldr	r2, [r7, #0]
 8005354:	4413      	add	r3, r2
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	b25a      	sxtb	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	b25b      	sxtb	r3, r3
 8005360:	f003 0301 	and.w	r3, r3, #1
 8005364:	b25b      	sxtb	r3, r3
 8005366:	4313      	orrs	r3, r2
 8005368:	b259      	sxtb	r1, r3
 800536a:	7afb      	ldrb	r3, [r7, #11]
 800536c:	683a      	ldr	r2, [r7, #0]
 800536e:	4413      	add	r3, r2
 8005370:	b2ca      	uxtb	r2, r1
 8005372:	701a      	strb	r2, [r3, #0]
        inTmp[0] >>= 1U;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	085b      	lsrs	r3, r3, #1
 800537a:	b2da      	uxtb	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	701a      	strb	r2, [r3, #0]
        inTmp[4] >>= 1U;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	3304      	adds	r3, #4
 8005384:	781a      	ldrb	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	3304      	adds	r3, #4
 800538a:	0852      	lsrs	r2, r2, #1
 800538c:	b2d2      	uxtb	r2, r2
 800538e:	701a      	strb	r2, [r3, #0]
    for (i=0;i<8U;i++)
 8005390:	7afb      	ldrb	r3, [r7, #11]
 8005392:	3301      	adds	r3, #1
 8005394:	72fb      	strb	r3, [r7, #11]
 8005396:	7afb      	ldrb	r3, [r7, #11]
 8005398:	2b07      	cmp	r3, #7
 800539a:	f67f af62 	bls.w	8005262 <phCryptoSym_Sw_Des_Permutate_IP_Inv+0x10>
    }
}
 800539e:	bf00      	nop
 80053a0:	bf00      	nop
 80053a2:	3714      	adds	r7, #20
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <phCryptoSym_Sw_Des_PC1_Permutation>:

void  phCryptoSym_Sw_Des_PC1_Permutation(
    const uint8_t * pKeyIn,
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pKeyOut
    )
{
 80053ac:	b480      	push	{r7}
 80053ae:	b087      	sub	sp, #28
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM i;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM j;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM pKeyInTmp[PH_CRYPTOSYM_DES_KEY_SIZE];

    /* Recopy the key */
    (void)memcpy(pKeyInTmp, pKeyIn, PH_CRYPTOSYM_DES_KEY_SIZE);
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	f107 030c 	add.w	r3, r7, #12
 80053bc:	6810      	ldr	r0, [r2, #0]
 80053be:	6851      	ldr	r1, [r2, #4]
 80053c0:	c303      	stmia	r3!, {r0, r1}
    /* round 2: 3, 11, 19, 27, 35, 43, 51, 59 */
    /* round 3: 4, 12, 20, 28, 36, 44, 52, 60 */
    /* round 4: 5, 13, 21, 29, 37, 45, 53, 61 */
    /* round 5: 6, 14, 22, 30, 38, 46, 54, 62 */
    /* round 6: 7, 15, 23, 31, 39, 47, 55, 63 */
    for (i=0;i<7U;i++)
 80053c2:	2300      	movs	r3, #0
 80053c4:	75fb      	strb	r3, [r7, #23]
 80053c6:	e050      	b.n	800546a <phCryptoSym_Sw_Des_PC1_Permutation+0xbe>
    {
        pKeyOut[i] = 0x00;
 80053c8:	7dfb      	ldrb	r3, [r7, #23]
 80053ca:	683a      	ldr	r2, [r7, #0]
 80053cc:	4413      	add	r3, r2
 80053ce:	2200      	movs	r2, #0
 80053d0:	701a      	strb	r2, [r3, #0]
        for (j = 0; j<7U; j++)
 80053d2:	2300      	movs	r3, #0
 80053d4:	75bb      	strb	r3, [r7, #22]
 80053d6:	e02d      	b.n	8005434 <phCryptoSym_Sw_Des_PC1_Permutation+0x88>
        {
            pKeyOut[i] |= (uint8_t)(pKeyInTmp[j] & 0x80U);
 80053d8:	7dfb      	ldrb	r3, [r7, #23]
 80053da:	683a      	ldr	r2, [r7, #0]
 80053dc:	4413      	add	r3, r2
 80053de:	781b      	ldrb	r3, [r3, #0]
 80053e0:	b25a      	sxtb	r2, r3
 80053e2:	7dbb      	ldrb	r3, [r7, #22]
 80053e4:	3318      	adds	r3, #24
 80053e6:	443b      	add	r3, r7
 80053e8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80053ec:	b25b      	sxtb	r3, r3
 80053ee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80053f2:	b25b      	sxtb	r3, r3
 80053f4:	4313      	orrs	r3, r2
 80053f6:	b259      	sxtb	r1, r3
 80053f8:	7dfb      	ldrb	r3, [r7, #23]
 80053fa:	683a      	ldr	r2, [r7, #0]
 80053fc:	4413      	add	r3, r2
 80053fe:	b2ca      	uxtb	r2, r1
 8005400:	701a      	strb	r2, [r3, #0]
            pKeyOut[i] >>= 1U;
 8005402:	7dfb      	ldrb	r3, [r7, #23]
 8005404:	683a      	ldr	r2, [r7, #0]
 8005406:	4413      	add	r3, r2
 8005408:	781a      	ldrb	r2, [r3, #0]
 800540a:	7dfb      	ldrb	r3, [r7, #23]
 800540c:	6839      	ldr	r1, [r7, #0]
 800540e:	440b      	add	r3, r1
 8005410:	0852      	lsrs	r2, r2, #1
 8005412:	b2d2      	uxtb	r2, r2
 8005414:	701a      	strb	r2, [r3, #0]
            pKeyInTmp[j] <<= 1U;
 8005416:	7dbb      	ldrb	r3, [r7, #22]
 8005418:	3318      	adds	r3, #24
 800541a:	443b      	add	r3, r7
 800541c:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8005420:	7dbb      	ldrb	r3, [r7, #22]
 8005422:	0052      	lsls	r2, r2, #1
 8005424:	b2d2      	uxtb	r2, r2
 8005426:	3318      	adds	r3, #24
 8005428:	443b      	add	r3, r7
 800542a:	f803 2c0c 	strb.w	r2, [r3, #-12]
        for (j = 0; j<7U; j++)
 800542e:	7dbb      	ldrb	r3, [r7, #22]
 8005430:	3301      	adds	r3, #1
 8005432:	75bb      	strb	r3, [r7, #22]
 8005434:	7dbb      	ldrb	r3, [r7, #22]
 8005436:	2b06      	cmp	r3, #6
 8005438:	d9ce      	bls.n	80053d8 <phCryptoSym_Sw_Des_PC1_Permutation+0x2c>
        }
        pKeyOut[i] |= (uint8_t)(pKeyInTmp[7] & 0x80U);
 800543a:	7dfb      	ldrb	r3, [r7, #23]
 800543c:	683a      	ldr	r2, [r7, #0]
 800543e:	4413      	add	r3, r2
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	b25a      	sxtb	r2, r3
 8005444:	7cfb      	ldrb	r3, [r7, #19]
 8005446:	b25b      	sxtb	r3, r3
 8005448:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800544c:	b25b      	sxtb	r3, r3
 800544e:	4313      	orrs	r3, r2
 8005450:	b259      	sxtb	r1, r3
 8005452:	7dfb      	ldrb	r3, [r7, #23]
 8005454:	683a      	ldr	r2, [r7, #0]
 8005456:	4413      	add	r3, r2
 8005458:	b2ca      	uxtb	r2, r1
 800545a:	701a      	strb	r2, [r3, #0]
        pKeyInTmp[7] <<= 1U;
 800545c:	7cfb      	ldrb	r3, [r7, #19]
 800545e:	005b      	lsls	r3, r3, #1
 8005460:	b2db      	uxtb	r3, r3
 8005462:	74fb      	strb	r3, [r7, #19]
    for (i=0;i<7U;i++)
 8005464:	7dfb      	ldrb	r3, [r7, #23]
 8005466:	3301      	adds	r3, #1
 8005468:	75fb      	strb	r3, [r7, #23]
 800546a:	7dfb      	ldrb	r3, [r7, #23]
 800546c:	2b06      	cmp	r3, #6
 800546e:	d9ab      	bls.n	80053c8 <phCryptoSym_Sw_Des_PC1_Permutation+0x1c>
    }

    /* Now the output bytes 3 and 7 are calculated by taking the correct subsets of the pKeyOut[3] byte */
    pKeyOut[7] = pKeyOut[3] <<4U;
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	3303      	adds	r3, #3
 8005474:	781a      	ldrb	r2, [r3, #0]
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	3307      	adds	r3, #7
 800547a:	0112      	lsls	r2, r2, #4
 800547c:	b2d2      	uxtb	r2, r2
 800547e:	701a      	strb	r2, [r3, #0]
    pKeyOut[3] &= 0xF0U;
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	3303      	adds	r3, #3
 8005484:	781a      	ldrb	r2, [r3, #0]
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	3303      	adds	r3, #3
 800548a:	f022 020f 	bic.w	r2, r2, #15
 800548e:	b2d2      	uxtb	r2, r2
 8005490:	701a      	strb	r2, [r3, #0]

    /* Also byte 4 and 6 need to change the position. */
    i = pKeyOut[6];
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	799b      	ldrb	r3, [r3, #6]
 8005496:	75fb      	strb	r3, [r7, #23]
    pKeyOut[6] = pKeyOut[4];
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	3306      	adds	r3, #6
 800549c:	683a      	ldr	r2, [r7, #0]
 800549e:	7912      	ldrb	r2, [r2, #4]
 80054a0:	701a      	strb	r2, [r3, #0]
    pKeyOut[4] = i;
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	3304      	adds	r3, #4
 80054a6:	7dfa      	ldrb	r2, [r7, #23]
 80054a8:	701a      	strb	r2, [r3, #0]

}
 80054aa:	bf00      	nop
 80054ac:	371c      	adds	r7, #28
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr

080054b6 <phCryptoSym_Sw_Des_PC2_Permutation>:

void phCryptoSym_Sw_Des_PC2_Permutation(
                                        uint8_t PH_CRYTOSYM_SW_FAST_RAM * pKeyIn,
                                        uint8_t * pKeyOut
                                        )
{
 80054b6:	b480      	push	{r7}
 80054b8:	b083      	sub	sp, #12
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
 80054be:	6039      	str	r1, [r7, #0]
    /* As the input bit sequence can not be mapped easily to the output bits,
    the implementation simply extracts the required bit out of the input and shifts it
    into the correct position of the output. */

    pKeyOut[0] = (uint8_t)((pKeyIn[1] & 0x04U) << 3U); /* Input bit 14 */
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	3301      	adds	r3, #1
 80054c4:	781b      	ldrb	r3, [r3, #0]
 80054c6:	00db      	lsls	r3, r3, #3
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	f003 0320 	and.w	r3, r3, #32
 80054ce:	b2da      	uxtb	r2, r3
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	701a      	strb	r2, [r3, #0]
    pKeyOut[0] |= (uint8_t)((pKeyIn[2] & 0x80U) >> 3U); /* Input bit 17 */
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	781a      	ldrb	r2, [r3, #0]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	3302      	adds	r3, #2
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	08db      	lsrs	r3, r3, #3
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	f003 0310 	and.w	r3, r3, #16
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	4313      	orrs	r3, r2
 80054ea:	b2da      	uxtb	r2, r3
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	701a      	strb	r2, [r3, #0]
    pKeyOut[0] |= (uint8_t)((pKeyIn[1] & 0x20U) >> 2U); /* Input bit 11 */
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	781a      	ldrb	r2, [r3, #0]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	3301      	adds	r3, #1
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	089b      	lsrs	r3, r3, #2
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	f003 0308 	and.w	r3, r3, #8
 8005502:	b2db      	uxtb	r3, r3
 8005504:	4313      	orrs	r3, r2
 8005506:	b2da      	uxtb	r2, r3
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	701a      	strb	r2, [r3, #0]
    pKeyOut[0] |= (uint8_t)((pKeyIn[2] & 0x01U) << 2U); /* Input bit 24 */
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	781b      	ldrb	r3, [r3, #0]
 8005510:	b25a      	sxtb	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	3302      	adds	r3, #2
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	b25b      	sxtb	r3, r3
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	b25b      	sxtb	r3, r3
 800551e:	f003 0304 	and.w	r3, r3, #4
 8005522:	b25b      	sxtb	r3, r3
 8005524:	4313      	orrs	r3, r2
 8005526:	b25b      	sxtb	r3, r3
 8005528:	b2da      	uxtb	r2, r3
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	701a      	strb	r2, [r3, #0]
    pKeyOut[0] |= (uint8_t)((pKeyIn[0] & 0x80U) >> 6U); /* Input bit 1 */
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	781a      	ldrb	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	099b      	lsrs	r3, r3, #6
 8005538:	b2db      	uxtb	r3, r3
 800553a:	f003 0302 	and.w	r3, r3, #2
 800553e:	b2db      	uxtb	r3, r3
 8005540:	4313      	orrs	r3, r2
 8005542:	b2da      	uxtb	r2, r3
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	701a      	strb	r2, [r3, #0]
    pKeyOut[0] |= (uint8_t)((pKeyIn[0] & 0x08U) >> 3U); /* Input bit 5 */
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	781a      	ldrb	r2, [r3, #0]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	781b      	ldrb	r3, [r3, #0]
 8005550:	08db      	lsrs	r3, r3, #3
 8005552:	b2db      	uxtb	r3, r3
 8005554:	f003 0301 	and.w	r3, r3, #1
 8005558:	b2db      	uxtb	r3, r3
 800555a:	4313      	orrs	r3, r2
 800555c:	b2da      	uxtb	r2, r3
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	701a      	strb	r2, [r3, #0]

    pKeyOut[1] = (uint8_t)((pKeyIn[0] & 0x20U)); /* Input bit 3 */
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	781a      	ldrb	r2, [r3, #0]
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	3301      	adds	r3, #1
 800556a:	f002 0220 	and.w	r2, r2, #32
 800556e:	b2d2      	uxtb	r2, r2
 8005570:	701a      	strb	r2, [r3, #0]
    pKeyOut[1] |= (uint8_t)((pKeyIn[3] & 0x10U)); /* Input bit 28 */
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	3301      	adds	r3, #1
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	b25a      	sxtb	r2, r3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	3303      	adds	r3, #3
 800557e:	781b      	ldrb	r3, [r3, #0]
 8005580:	b25b      	sxtb	r3, r3
 8005582:	f003 0310 	and.w	r3, r3, #16
 8005586:	b25b      	sxtb	r3, r3
 8005588:	4313      	orrs	r3, r2
 800558a:	b25a      	sxtb	r2, r3
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	3301      	adds	r3, #1
 8005590:	b2d2      	uxtb	r2, r2
 8005592:	701a      	strb	r2, [r3, #0]
    pKeyOut[1] |= (uint8_t)((pKeyIn[1] & 0x02U) << 2U); /* Input bit 15 */
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	3301      	adds	r3, #1
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	b25a      	sxtb	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	3301      	adds	r3, #1
 80055a0:	781b      	ldrb	r3, [r3, #0]
 80055a2:	b25b      	sxtb	r3, r3
 80055a4:	009b      	lsls	r3, r3, #2
 80055a6:	b25b      	sxtb	r3, r3
 80055a8:	f003 0308 	and.w	r3, r3, #8
 80055ac:	b25b      	sxtb	r3, r3
 80055ae:	4313      	orrs	r3, r2
 80055b0:	b25a      	sxtb	r2, r3
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	3301      	adds	r3, #1
 80055b6:	b2d2      	uxtb	r2, r2
 80055b8:	701a      	strb	r2, [r3, #0]
    pKeyOut[1] |= (uint8_t)((pKeyIn[0] & 0x04U)); /* Input bit 6 */
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	3301      	adds	r3, #1
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	b25a      	sxtb	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	b25b      	sxtb	r3, r3
 80055c8:	f003 0304 	and.w	r3, r3, #4
 80055cc:	b25b      	sxtb	r3, r3
 80055ce:	4313      	orrs	r3, r2
 80055d0:	b25a      	sxtb	r2, r3
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	3301      	adds	r3, #1
 80055d6:	b2d2      	uxtb	r2, r2
 80055d8:	701a      	strb	r2, [r3, #0]
    pKeyOut[1] |= (uint8_t)((pKeyIn[2] & 0x08U) >> 2U); /* Input bit 21 */
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	3301      	adds	r3, #1
 80055de:	7819      	ldrb	r1, [r3, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	3302      	adds	r3, #2
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	089b      	lsrs	r3, r3, #2
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	f003 0302 	and.w	r3, r3, #2
 80055ee:	b2da      	uxtb	r2, r3
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	3301      	adds	r3, #1
 80055f4:	430a      	orrs	r2, r1
 80055f6:	b2d2      	uxtb	r2, r2
 80055f8:	701a      	strb	r2, [r3, #0]
    pKeyOut[1] |= (uint8_t)((pKeyIn[1] & 0x40U) >> 6U); /* Input bit 10 */
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	3301      	adds	r3, #1
 80055fe:	7819      	ldrb	r1, [r3, #0]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	3301      	adds	r3, #1
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	099b      	lsrs	r3, r3, #6
 8005608:	b2db      	uxtb	r3, r3
 800560a:	f003 0301 	and.w	r3, r3, #1
 800560e:	b2da      	uxtb	r2, r3
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	3301      	adds	r3, #1
 8005614:	430a      	orrs	r2, r1
 8005616:	b2d2      	uxtb	r2, r2
 8005618:	701a      	strb	r2, [r3, #0]

    pKeyOut[2] = (uint8_t)((pKeyIn[2] & 0x02U) << 4U); /* Input bit 23 */
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	3302      	adds	r3, #2
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	011b      	lsls	r3, r3, #4
 8005622:	b2da      	uxtb	r2, r3
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	3302      	adds	r3, #2
 8005628:	f002 0220 	and.w	r2, r2, #32
 800562c:	b2d2      	uxtb	r2, r2
 800562e:	701a      	strb	r2, [r3, #0]
    pKeyOut[2] |= (uint8_t)((pKeyIn[2] & 0x20U) >> 1U); /* Input bit 19 */
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	3302      	adds	r3, #2
 8005634:	7819      	ldrb	r1, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	3302      	adds	r3, #2
 800563a:	781b      	ldrb	r3, [r3, #0]
 800563c:	085b      	lsrs	r3, r3, #1
 800563e:	b2db      	uxtb	r3, r3
 8005640:	f003 0310 	and.w	r3, r3, #16
 8005644:	b2da      	uxtb	r2, r3
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	3302      	adds	r3, #2
 800564a:	430a      	orrs	r2, r1
 800564c:	b2d2      	uxtb	r2, r2
 800564e:	701a      	strb	r2, [r3, #0]
    pKeyOut[2] |= (uint8_t)((pKeyIn[1] & 0x10U) >> 1U); /* Input bit 12 */
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	3302      	adds	r3, #2
 8005654:	7819      	ldrb	r1, [r3, #0]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	3301      	adds	r3, #1
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	085b      	lsrs	r3, r3, #1
 800565e:	b2db      	uxtb	r3, r3
 8005660:	f003 0308 	and.w	r3, r3, #8
 8005664:	b2da      	uxtb	r2, r3
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	3302      	adds	r3, #2
 800566a:	430a      	orrs	r2, r1
 800566c:	b2d2      	uxtb	r2, r2
 800566e:	701a      	strb	r2, [r3, #0]
    pKeyOut[2] |= (uint8_t)((pKeyIn[0] & 0x10U) >> 2U); /* Input bit 4 */
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	3302      	adds	r3, #2
 8005674:	7819      	ldrb	r1, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	781b      	ldrb	r3, [r3, #0]
 800567a:	089b      	lsrs	r3, r3, #2
 800567c:	b2db      	uxtb	r3, r3
 800567e:	f003 0304 	and.w	r3, r3, #4
 8005682:	b2da      	uxtb	r2, r3
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	3302      	adds	r3, #2
 8005688:	430a      	orrs	r2, r1
 800568a:	b2d2      	uxtb	r2, r2
 800568c:	701a      	strb	r2, [r3, #0]
    pKeyOut[2] |= (uint8_t)((pKeyIn[3] & 0x40U) >> 5U); /* Input bit 26 */
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	3302      	adds	r3, #2
 8005692:	7819      	ldrb	r1, [r3, #0]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	3303      	adds	r3, #3
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	095b      	lsrs	r3, r3, #5
 800569c:	b2db      	uxtb	r3, r3
 800569e:	f003 0302 	and.w	r3, r3, #2
 80056a2:	b2da      	uxtb	r2, r3
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	3302      	adds	r3, #2
 80056a8:	430a      	orrs	r2, r1
 80056aa:	b2d2      	uxtb	r2, r2
 80056ac:	701a      	strb	r2, [r3, #0]
    pKeyOut[2] |= (uint8_t)((pKeyIn[0] & 0x01U)); /* Input bit 8 */
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	3302      	adds	r3, #2
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	b25a      	sxtb	r2, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	781b      	ldrb	r3, [r3, #0]
 80056ba:	b25b      	sxtb	r3, r3
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	b25b      	sxtb	r3, r3
 80056c2:	4313      	orrs	r3, r2
 80056c4:	b25a      	sxtb	r2, r3
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	3302      	adds	r3, #2
 80056ca:	b2d2      	uxtb	r2, r2
 80056cc:	701a      	strb	r2, [r3, #0]

    pKeyOut[3] = (uint8_t)((pKeyIn[1] & 0x01U) << 5U); /* Input bit 16 */
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	3301      	adds	r3, #1
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	015b      	lsls	r3, r3, #5
 80056d6:	b2da      	uxtb	r2, r3
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	3303      	adds	r3, #3
 80056dc:	f002 0220 	and.w	r2, r2, #32
 80056e0:	b2d2      	uxtb	r2, r2
 80056e2:	701a      	strb	r2, [r3, #0]
    pKeyOut[3] |= (uint8_t)((pKeyIn[0] & 0x02U) << 3U); /* Input bit 7 */
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	3303      	adds	r3, #3
 80056e8:	781b      	ldrb	r3, [r3, #0]
 80056ea:	b25a      	sxtb	r2, r3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	b25b      	sxtb	r3, r3
 80056f2:	00db      	lsls	r3, r3, #3
 80056f4:	b25b      	sxtb	r3, r3
 80056f6:	f003 0310 	and.w	r3, r3, #16
 80056fa:	b25b      	sxtb	r3, r3
 80056fc:	4313      	orrs	r3, r2
 80056fe:	b25a      	sxtb	r2, r3
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	3303      	adds	r3, #3
 8005704:	b2d2      	uxtb	r2, r2
 8005706:	701a      	strb	r2, [r3, #0]
    pKeyOut[3] |= (uint8_t)((pKeyIn[3] & 0x20U) >> 2U); /* Input bit 27 */
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	3303      	adds	r3, #3
 800570c:	7819      	ldrb	r1, [r3, #0]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	3303      	adds	r3, #3
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	089b      	lsrs	r3, r3, #2
 8005716:	b2db      	uxtb	r3, r3
 8005718:	f003 0308 	and.w	r3, r3, #8
 800571c:	b2da      	uxtb	r2, r3
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	3303      	adds	r3, #3
 8005722:	430a      	orrs	r2, r1
 8005724:	b2d2      	uxtb	r2, r2
 8005726:	701a      	strb	r2, [r3, #0]
    pKeyOut[3] |= (uint8_t)((pKeyIn[2] & 0x10U) >> 2U); /* Input bit 20 */
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	3303      	adds	r3, #3
 800572c:	7819      	ldrb	r1, [r3, #0]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	3302      	adds	r3, #2
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	089b      	lsrs	r3, r3, #2
 8005736:	b2db      	uxtb	r3, r3
 8005738:	f003 0304 	and.w	r3, r3, #4
 800573c:	b2da      	uxtb	r2, r3
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	3303      	adds	r3, #3
 8005742:	430a      	orrs	r2, r1
 8005744:	b2d2      	uxtb	r2, r2
 8005746:	701a      	strb	r2, [r3, #0]
    pKeyOut[3] |= (uint8_t)((pKeyIn[1] & 0x08U) >> 2U); /* Input bit 13 */
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	3303      	adds	r3, #3
 800574c:	7819      	ldrb	r1, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	3301      	adds	r3, #1
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	089b      	lsrs	r3, r3, #2
 8005756:	b2db      	uxtb	r3, r3
 8005758:	f003 0302 	and.w	r3, r3, #2
 800575c:	b2da      	uxtb	r2, r3
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	3303      	adds	r3, #3
 8005762:	430a      	orrs	r2, r1
 8005764:	b2d2      	uxtb	r2, r2
 8005766:	701a      	strb	r2, [r3, #0]
    pKeyOut[3] |= (uint8_t)((pKeyIn[0] & 0x40U) >> 6U); /* Input bit 2 */
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	3303      	adds	r3, #3
 800576c:	7819      	ldrb	r1, [r3, #0]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	099b      	lsrs	r3, r3, #6
 8005774:	b2db      	uxtb	r3, r3
 8005776:	f003 0301 	and.w	r3, r3, #1
 800577a:	b2da      	uxtb	r2, r3
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	3303      	adds	r3, #3
 8005780:	430a      	orrs	r2, r1
 8005782:	b2d2      	uxtb	r2, r2
 8005784:	701a      	strb	r2, [r3, #0]

    pKeyOut[4] = (uint8_t)((pKeyIn[5] & 0x08U) << 2U); /* Input bit 41 */
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	3305      	adds	r3, #5
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	b2da      	uxtb	r2, r3
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	3304      	adds	r3, #4
 8005794:	f002 0220 	and.w	r2, r2, #32
 8005798:	b2d2      	uxtb	r2, r2
 800579a:	701a      	strb	r2, [r3, #0]
    pKeyOut[4] |= (uint8_t)((pKeyIn[6] & 0x01U) << 4U); /* Input bit 52 */
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	3304      	adds	r3, #4
 80057a0:	781b      	ldrb	r3, [r3, #0]
 80057a2:	b25a      	sxtb	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	3306      	adds	r3, #6
 80057a8:	781b      	ldrb	r3, [r3, #0]
 80057aa:	b25b      	sxtb	r3, r3
 80057ac:	011b      	lsls	r3, r3, #4
 80057ae:	b25b      	sxtb	r3, r3
 80057b0:	f003 0310 	and.w	r3, r3, #16
 80057b4:	b25b      	sxtb	r3, r3
 80057b6:	4313      	orrs	r3, r2
 80057b8:	b25a      	sxtb	r2, r3
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	3304      	adds	r3, #4
 80057be:	b2d2      	uxtb	r2, r2
 80057c0:	701a      	strb	r2, [r3, #0]
    pKeyOut[4] |= (uint8_t)((pKeyIn[4] & 0x20U) >> 2U); /* Input bit 31 */
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	3304      	adds	r3, #4
 80057c6:	7819      	ldrb	r1, [r3, #0]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	3304      	adds	r3, #4
 80057cc:	781b      	ldrb	r3, [r3, #0]
 80057ce:	089b      	lsrs	r3, r3, #2
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	f003 0308 	and.w	r3, r3, #8
 80057d6:	b2da      	uxtb	r2, r3
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	3304      	adds	r3, #4
 80057dc:	430a      	orrs	r2, r1
 80057de:	b2d2      	uxtb	r2, r2
 80057e0:	701a      	strb	r2, [r3, #0]
    pKeyOut[4] |= (uint8_t)((pKeyIn[5] & 0x80U) >> 5U); /* Input bit 37 */
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	3304      	adds	r3, #4
 80057e6:	7819      	ldrb	r1, [r3, #0]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	3305      	adds	r3, #5
 80057ec:	781b      	ldrb	r3, [r3, #0]
 80057ee:	095b      	lsrs	r3, r3, #5
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	f003 0304 	and.w	r3, r3, #4
 80057f6:	b2da      	uxtb	r2, r3
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	3304      	adds	r3, #4
 80057fc:	430a      	orrs	r2, r1
 80057fe:	b2d2      	uxtb	r2, r2
 8005800:	701a      	strb	r2, [r3, #0]
    pKeyOut[4] |= (uint8_t)((pKeyIn[6] & 0x20U) >> 4U); /* Input bit 47 */
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	3304      	adds	r3, #4
 8005806:	7819      	ldrb	r1, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	3306      	adds	r3, #6
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	091b      	lsrs	r3, r3, #4
 8005810:	b2db      	uxtb	r3, r3
 8005812:	f003 0302 	and.w	r3, r3, #2
 8005816:	b2da      	uxtb	r2, r3
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	3304      	adds	r3, #4
 800581c:	430a      	orrs	r2, r1
 800581e:	b2d2      	uxtb	r2, r2
 8005820:	701a      	strb	r2, [r3, #0]
    pKeyOut[4] |= (uint8_t)((pKeyIn[7] & 0x20U) >> 5U); /* Input bit 55 */
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	3304      	adds	r3, #4
 8005826:	7819      	ldrb	r1, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	3307      	adds	r3, #7
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	095b      	lsrs	r3, r3, #5
 8005830:	b2db      	uxtb	r3, r3
 8005832:	f003 0301 	and.w	r3, r3, #1
 8005836:	b2da      	uxtb	r2, r3
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	3304      	adds	r3, #4
 800583c:	430a      	orrs	r2, r1
 800583e:	b2d2      	uxtb	r2, r2
 8005840:	701a      	strb	r2, [r3, #0]

    pKeyOut[5] = (uint8_t)((pKeyIn[4] & 0x40U) >> 1U); /* Input bit 30 */
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	3304      	adds	r3, #4
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	085b      	lsrs	r3, r3, #1
 800584a:	b2da      	uxtb	r2, r3
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	3305      	adds	r3, #5
 8005850:	f002 0220 	and.w	r2, r2, #32
 8005854:	b2d2      	uxtb	r2, r2
 8005856:	701a      	strb	r2, [r3, #0]
    pKeyOut[5] |= (uint8_t)((pKeyIn[5] & 0x10U)); /* Input bit 40 */
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	3305      	adds	r3, #5
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	b25a      	sxtb	r2, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	3305      	adds	r3, #5
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	b25b      	sxtb	r3, r3
 8005868:	f003 0310 	and.w	r3, r3, #16
 800586c:	b25b      	sxtb	r3, r3
 800586e:	4313      	orrs	r3, r2
 8005870:	b25a      	sxtb	r2, r3
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	3305      	adds	r3, #5
 8005876:	b2d2      	uxtb	r2, r2
 8005878:	701a      	strb	r2, [r3, #0]
    pKeyOut[5] |= (uint8_t)((pKeyIn[6] & 0x02U) << 2U); /* Input bit 51 */
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	3305      	adds	r3, #5
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	b25a      	sxtb	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	3306      	adds	r3, #6
 8005886:	781b      	ldrb	r3, [r3, #0]
 8005888:	b25b      	sxtb	r3, r3
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	b25b      	sxtb	r3, r3
 800588e:	f003 0308 	and.w	r3, r3, #8
 8005892:	b25b      	sxtb	r3, r3
 8005894:	4313      	orrs	r3, r2
 8005896:	b25a      	sxtb	r2, r3
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	3305      	adds	r3, #5
 800589c:	b2d2      	uxtb	r2, r2
 800589e:	701a      	strb	r2, [r3, #0]
    pKeyOut[5] |= (uint8_t)((pKeyIn[6] & 0x80U) >> 5U); /* Input bit 45 */
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	3305      	adds	r3, #5
 80058a4:	7819      	ldrb	r1, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	3306      	adds	r3, #6
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	095b      	lsrs	r3, r3, #5
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	f003 0304 	and.w	r3, r3, #4
 80058b4:	b2da      	uxtb	r2, r3
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	3305      	adds	r3, #5
 80058ba:	430a      	orrs	r2, r1
 80058bc:	b2d2      	uxtb	r2, r2
 80058be:	701a      	strb	r2, [r3, #0]
    pKeyOut[5] |= (uint8_t)((pKeyIn[4] & 0x08U) >> 2U); /* Input bit 33 */
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	3305      	adds	r3, #5
 80058c4:	7819      	ldrb	r1, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	3304      	adds	r3, #4
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	089b      	lsrs	r3, r3, #2
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	f003 0302 	and.w	r3, r3, #2
 80058d4:	b2da      	uxtb	r2, r3
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	3305      	adds	r3, #5
 80058da:	430a      	orrs	r2, r1
 80058dc:	b2d2      	uxtb	r2, r2
 80058de:	701a      	strb	r2, [r3, #0]
    pKeyOut[5] |= (uint8_t)((pKeyIn[6] & 0x10U) >> 4U); /* Input bit 48 */
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	3305      	adds	r3, #5
 80058e4:	7819      	ldrb	r1, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	3306      	adds	r3, #6
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	091b      	lsrs	r3, r3, #4
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	f003 0301 	and.w	r3, r3, #1
 80058f4:	b2da      	uxtb	r2, r3
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	3305      	adds	r3, #5
 80058fa:	430a      	orrs	r2, r1
 80058fc:	b2d2      	uxtb	r2, r2
 80058fe:	701a      	strb	r2, [r3, #0]

    pKeyOut[6] = (uint8_t)((pKeyIn[5] & 0x01U) << 5U); /* Input bit 44 */
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	3305      	adds	r3, #5
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	015b      	lsls	r3, r3, #5
 8005908:	b2da      	uxtb	r2, r3
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	3306      	adds	r3, #6
 800590e:	f002 0220 	and.w	r2, r2, #32
 8005912:	b2d2      	uxtb	r2, r2
 8005914:	701a      	strb	r2, [r3, #0]
    pKeyOut[6] |= (uint8_t)((pKeyIn[6] & 0x08U) << 1U); /* Input bit 49 */
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	3306      	adds	r3, #6
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	b25a      	sxtb	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	3306      	adds	r3, #6
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	b25b      	sxtb	r3, r3
 8005926:	005b      	lsls	r3, r3, #1
 8005928:	b25b      	sxtb	r3, r3
 800592a:	f003 0310 	and.w	r3, r3, #16
 800592e:	b25b      	sxtb	r3, r3
 8005930:	4313      	orrs	r3, r2
 8005932:	b25a      	sxtb	r2, r3
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	3306      	adds	r3, #6
 8005938:	b2d2      	uxtb	r2, r2
 800593a:	701a      	strb	r2, [r3, #0]
    pKeyOut[6] |= (uint8_t)((pKeyIn[5] & 0x20U) >> 2U); /* Input bit 39 */
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	3306      	adds	r3, #6
 8005940:	7819      	ldrb	r1, [r3, #0]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	3305      	adds	r3, #5
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	089b      	lsrs	r3, r3, #2
 800594a:	b2db      	uxtb	r3, r3
 800594c:	f003 0308 	and.w	r3, r3, #8
 8005950:	b2da      	uxtb	r2, r3
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	3306      	adds	r3, #6
 8005956:	430a      	orrs	r2, r1
 8005958:	b2d2      	uxtb	r2, r2
 800595a:	701a      	strb	r2, [r3, #0]
    pKeyOut[6] |= (uint8_t)((pKeyIn[7] & 0x10U) >> 2U); /* Input bit 56 */
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	3306      	adds	r3, #6
 8005960:	7819      	ldrb	r1, [r3, #0]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	3307      	adds	r3, #7
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	089b      	lsrs	r3, r3, #2
 800596a:	b2db      	uxtb	r3, r3
 800596c:	f003 0304 	and.w	r3, r3, #4
 8005970:	b2da      	uxtb	r2, r3
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	3306      	adds	r3, #6
 8005976:	430a      	orrs	r2, r1
 8005978:	b2d2      	uxtb	r2, r2
 800597a:	701a      	strb	r2, [r3, #0]
    pKeyOut[6] |= (uint8_t)((pKeyIn[4] & 0x04U) >> 1U); /* Input bit 34 */
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	3306      	adds	r3, #6
 8005980:	7819      	ldrb	r1, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	3304      	adds	r3, #4
 8005986:	781b      	ldrb	r3, [r3, #0]
 8005988:	085b      	lsrs	r3, r3, #1
 800598a:	b2db      	uxtb	r3, r3
 800598c:	f003 0302 	and.w	r3, r3, #2
 8005990:	b2da      	uxtb	r2, r3
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	3306      	adds	r3, #6
 8005996:	430a      	orrs	r2, r1
 8005998:	b2d2      	uxtb	r2, r2
 800599a:	701a      	strb	r2, [r3, #0]
    pKeyOut[6] |= (uint8_t)((pKeyIn[7] & 0x80U) >> 7U); /* Input bit 53 */
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	3306      	adds	r3, #6
 80059a0:	7819      	ldrb	r1, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	3307      	adds	r3, #7
 80059a6:	781b      	ldrb	r3, [r3, #0]
 80059a8:	09db      	lsrs	r3, r3, #7
 80059aa:	b2da      	uxtb	r2, r3
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	3306      	adds	r3, #6
 80059b0:	430a      	orrs	r2, r1
 80059b2:	b2d2      	uxtb	r2, r2
 80059b4:	701a      	strb	r2, [r3, #0]

    pKeyOut[7] = (uint8_t)((pKeyIn[6] & 0x40U) >> 1U); /* Input bit 46 */
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	3306      	adds	r3, #6
 80059ba:	781b      	ldrb	r3, [r3, #0]
 80059bc:	085b      	lsrs	r3, r3, #1
 80059be:	b2da      	uxtb	r2, r3
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	3307      	adds	r3, #7
 80059c4:	f002 0220 	and.w	r2, r2, #32
 80059c8:	b2d2      	uxtb	r2, r2
 80059ca:	701a      	strb	r2, [r3, #0]
    pKeyOut[7] |= (uint8_t)((pKeyIn[5] & 0x04U) << 2U); /* Input bit 42 */
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	3307      	adds	r3, #7
 80059d0:	781b      	ldrb	r3, [r3, #0]
 80059d2:	b25a      	sxtb	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	3305      	adds	r3, #5
 80059d8:	781b      	ldrb	r3, [r3, #0]
 80059da:	b25b      	sxtb	r3, r3
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	b25b      	sxtb	r3, r3
 80059e0:	f003 0310 	and.w	r3, r3, #16
 80059e4:	b25b      	sxtb	r3, r3
 80059e6:	4313      	orrs	r3, r2
 80059e8:	b25a      	sxtb	r2, r3
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	3307      	adds	r3, #7
 80059ee:	b2d2      	uxtb	r2, r2
 80059f0:	701a      	strb	r2, [r3, #0]
    pKeyOut[7] |= (uint8_t)((pKeyIn[6] & 0x04U) << 1U); /* Input bit 50 */
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	3307      	adds	r3, #7
 80059f6:	781b      	ldrb	r3, [r3, #0]
 80059f8:	b25a      	sxtb	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	3306      	adds	r3, #6
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	b25b      	sxtb	r3, r3
 8005a02:	005b      	lsls	r3, r3, #1
 8005a04:	b25b      	sxtb	r3, r3
 8005a06:	f003 0308 	and.w	r3, r3, #8
 8005a0a:	b25b      	sxtb	r3, r3
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	b25a      	sxtb	r2, r3
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	3307      	adds	r3, #7
 8005a14:	b2d2      	uxtb	r2, r2
 8005a16:	701a      	strb	r2, [r3, #0]
    pKeyOut[7] |= (uint8_t)((pKeyIn[4] & 0x01U) << 2U); /* Input bit 36 */
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	3307      	adds	r3, #7
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	b25a      	sxtb	r2, r3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	3304      	adds	r3, #4
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	b25b      	sxtb	r3, r3
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	b25b      	sxtb	r3, r3
 8005a2c:	f003 0304 	and.w	r3, r3, #4
 8005a30:	b25b      	sxtb	r3, r3
 8005a32:	4313      	orrs	r3, r2
 8005a34:	b25a      	sxtb	r2, r3
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	3307      	adds	r3, #7
 8005a3a:	b2d2      	uxtb	r2, r2
 8005a3c:	701a      	strb	r2, [r3, #0]
    pKeyOut[7] |= (uint8_t)((pKeyIn[4] & 0x80U)>> 6U); /* Input bit 29 */
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	3307      	adds	r3, #7
 8005a42:	7819      	ldrb	r1, [r3, #0]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	3304      	adds	r3, #4
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	099b      	lsrs	r3, r3, #6
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	f003 0302 	and.w	r3, r3, #2
 8005a52:	b2da      	uxtb	r2, r3
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	3307      	adds	r3, #7
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	b2d2      	uxtb	r2, r2
 8005a5c:	701a      	strb	r2, [r3, #0]
    pKeyOut[7] |= (uint8_t)((pKeyIn[4] & 0x10U) >> 4U); /* Input bit 32 */
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	3307      	adds	r3, #7
 8005a62:	7819      	ldrb	r1, [r3, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	3304      	adds	r3, #4
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	091b      	lsrs	r3, r3, #4
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	f003 0301 	and.w	r3, r3, #1
 8005a72:	b2da      	uxtb	r2, r3
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	3307      	adds	r3, #7
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	b2d2      	uxtb	r2, r2
 8005a7c:	701a      	strb	r2, [r3, #0]
}
 8005a7e:	bf00      	nop
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr

08005a8a <phCryptoSym_Sw_Des_RotateRight28>:
#ifdef  PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
void  phCryptoSym_Sw_Des_RotateRight28(
                                       uint8_t PH_CRYTOSYM_SW_FAST_RAM * pArray,
                                       uint8_t bNumPos
                                       )
{
 8005a8a:	b480      	push	{r7}
 8005a8c:	b085      	sub	sp, #20
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
 8005a92:	460b      	mov	r3, r1
 8005a94:	70fb      	strb	r3, [r7, #3]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM i;
    uint8_t bOverflow = 0;
 8005a96:	2300      	movs	r3, #0
 8005a98:	73bb      	strb	r3, [r7, #14]
    uint8_t bOverflowNew = 0;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	737b      	strb	r3, [r7, #13]

    /* Iterate over all positions in outer loop */
    while(0U != bNumPos)
 8005a9e:	e041      	b.n	8005b24 <phCryptoSym_Sw_Des_RotateRight28+0x9a>
    {
        /* Start at lowest index because we need to rotate to right */
        for (i=0;i<4U;i++)
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	73fb      	strb	r3, [r7, #15]
 8005aa4:	e01f      	b.n	8005ae6 <phCryptoSym_Sw_Des_RotateRight28+0x5c>
        {
            /* Calculate, if there is an overflow generated by the currently shifted byte */
            bOverflowNew = (uint8_t) (((pArray[i] & 0x01U) != 0U) ? 0x80U : 0x00U);
 8005aa6:	7bfb      	ldrb	r3, [r7, #15]
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	4413      	add	r3, r2
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	01db      	lsls	r3, r3, #7
 8005ab0:	737b      	strb	r3, [r7, #13]
            /* Shift the byte */
            pArray[i] = pArray[i] >> 1U;
 8005ab2:	7bfb      	ldrb	r3, [r7, #15]
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	781a      	ldrb	r2, [r3, #0]
 8005aba:	7bfb      	ldrb	r3, [r7, #15]
 8005abc:	6879      	ldr	r1, [r7, #4]
 8005abe:	440b      	add	r3, r1
 8005ac0:	0852      	lsrs	r2, r2, #1
 8005ac2:	b2d2      	uxtb	r2, r2
 8005ac4:	701a      	strb	r2, [r3, #0]
            /* Mask the overflow of the previous byte into the current byte */
            pArray[i] |= bOverflow;
 8005ac6:	7bfb      	ldrb	r3, [r7, #15]
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	4413      	add	r3, r2
 8005acc:	7819      	ldrb	r1, [r3, #0]
 8005ace:	7bfb      	ldrb	r3, [r7, #15]
 8005ad0:	687a      	ldr	r2, [r7, #4]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	7bba      	ldrb	r2, [r7, #14]
 8005ad6:	430a      	orrs	r2, r1
 8005ad8:	b2d2      	uxtb	r2, r2
 8005ada:	701a      	strb	r2, [r3, #0]
            /* Remember current overflow */
            bOverflow = bOverflowNew;
 8005adc:	7b7b      	ldrb	r3, [r7, #13]
 8005ade:	73bb      	strb	r3, [r7, #14]
        for (i=0;i<4U;i++)
 8005ae0:	7bfb      	ldrb	r3, [r7, #15]
 8005ae2:	3301      	adds	r3, #1
 8005ae4:	73fb      	strb	r3, [r7, #15]
 8005ae6:	7bfb      	ldrb	r3, [r7, #15]
 8005ae8:	2b03      	cmp	r3, #3
 8005aea:	d9dc      	bls.n	8005aa6 <phCryptoSym_Sw_Des_RotateRight28+0x1c>
        }

        /* In case of overflow of the highest byte, the bit needs to be fed in back at position 0 of the array */
        if (0U != (pArray[3] & 0x08U))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	3303      	adds	r3, #3
 8005af0:	781b      	ldrb	r3, [r3, #0]
 8005af2:	f003 0308 	and.w	r3, r3, #8
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d00f      	beq.n	8005b1a <phCryptoSym_Sw_Des_RotateRight28+0x90>
        {
            pArray[0] |= 0x80U;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	781b      	ldrb	r3, [r3, #0]
 8005afe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005b02:	b2da      	uxtb	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	701a      	strb	r2, [r3, #0]
            pArray[3] &= 0xF0U;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	3303      	adds	r3, #3
 8005b0c:	781a      	ldrb	r2, [r3, #0]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	3303      	adds	r3, #3
 8005b12:	f022 020f 	bic.w	r2, r2, #15
 8005b16:	b2d2      	uxtb	r2, r2
 8005b18:	701a      	strb	r2, [r3, #0]
        }
        bOverflow = 0;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	73bb      	strb	r3, [r7, #14]
        bNumPos--;
 8005b1e:	78fb      	ldrb	r3, [r7, #3]
 8005b20:	3b01      	subs	r3, #1
 8005b22:	70fb      	strb	r3, [r7, #3]
    while(0U != bNumPos)
 8005b24:	78fb      	ldrb	r3, [r7, #3]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1ba      	bne.n	8005aa0 <phCryptoSym_Sw_Des_RotateRight28+0x16>
    }
}
 8005b2a:	bf00      	nop
 8005b2c:	bf00      	nop
 8005b2e:	3714      	adds	r7, #20
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr

08005b38 <phCryptoSym_Sw_Des_RotateLeft28>:

void  phCryptoSym_Sw_Des_RotateLeft28(
                                      uint8_t PH_CRYTOSYM_SW_FAST_RAM * pArray,
                                      uint8_t bNumPos
                                      )
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b085      	sub	sp, #20
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	460b      	mov	r3, r1
 8005b42:	70fb      	strb	r3, [r7, #3]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM i;
    uint8_t bOverflow = 0;
 8005b44:	2300      	movs	r3, #0
 8005b46:	73bb      	strb	r3, [r7, #14]
    uint8_t bOverflowNew = 0;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	737b      	strb	r3, [r7, #13]

    /* Iterate over all positions in outer loop */
    while(0U != (bNumPos))
 8005b4c:	e035      	b.n	8005bba <phCryptoSym_Sw_Des_RotateLeft28+0x82>
    {
        /* Start at highest index because we need to rotate to left */
        i = 4;
 8005b4e:	2304      	movs	r3, #4
 8005b50:	73fb      	strb	r3, [r7, #15]
        do
        {
            i--;
 8005b52:	7bfb      	ldrb	r3, [r7, #15]
 8005b54:	3b01      	subs	r3, #1
 8005b56:	73fb      	strb	r3, [r7, #15]
            /* Calculate, if there is an overflow generated by the currently shifted byte */
            bOverflowNew = (uint8_t) (((pArray[i] & 0x80U) != 0U) ? 0x01U : 0x00U);
 8005b58:	7bfb      	ldrb	r3, [r7, #15]
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	4413      	add	r3, r2
 8005b5e:	781b      	ldrb	r3, [r3, #0]
 8005b60:	09db      	lsrs	r3, r3, #7
 8005b62:	737b      	strb	r3, [r7, #13]
            /* Shift the byte */
            pArray[i] = pArray[i] << 1U;
 8005b64:	7bfb      	ldrb	r3, [r7, #15]
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	4413      	add	r3, r2
 8005b6a:	781a      	ldrb	r2, [r3, #0]
 8005b6c:	7bfb      	ldrb	r3, [r7, #15]
 8005b6e:	6879      	ldr	r1, [r7, #4]
 8005b70:	440b      	add	r3, r1
 8005b72:	0052      	lsls	r2, r2, #1
 8005b74:	b2d2      	uxtb	r2, r2
 8005b76:	701a      	strb	r2, [r3, #0]
            /* Mask the overflow of the previous byte into the current byte */
            pArray[i] |= bOverflow;
 8005b78:	7bfb      	ldrb	r3, [r7, #15]
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	4413      	add	r3, r2
 8005b7e:	7819      	ldrb	r1, [r3, #0]
 8005b80:	7bfb      	ldrb	r3, [r7, #15]
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	4413      	add	r3, r2
 8005b86:	7bba      	ldrb	r2, [r7, #14]
 8005b88:	430a      	orrs	r2, r1
 8005b8a:	b2d2      	uxtb	r2, r2
 8005b8c:	701a      	strb	r2, [r3, #0]
            /* Remember current overflow */
            bOverflow = bOverflowNew;
 8005b8e:	7b7b      	ldrb	r3, [r7, #13]
 8005b90:	73bb      	strb	r3, [r7, #14]
        }while(0U != i);
 8005b92:	7bfb      	ldrb	r3, [r7, #15]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d1dc      	bne.n	8005b52 <phCryptoSym_Sw_Des_RotateLeft28+0x1a>

        /* In case of overflow of the first byte, the bit needs to be fed in back at position 28 of the array */
        if (0U != (bOverflow))
 8005b98:	7bbb      	ldrb	r3, [r7, #14]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d008      	beq.n	8005bb0 <phCryptoSym_Sw_Des_RotateLeft28+0x78>
        {
            pArray[3] |= 0x10U;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	3303      	adds	r3, #3
 8005ba2:	781a      	ldrb	r2, [r3, #0]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3303      	adds	r3, #3
 8005ba8:	f042 0210 	orr.w	r2, r2, #16
 8005bac:	b2d2      	uxtb	r2, r2
 8005bae:	701a      	strb	r2, [r3, #0]
        }
        bOverflow = 0;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	73bb      	strb	r3, [r7, #14]
        bNumPos--;
 8005bb4:	78fb      	ldrb	r3, [r7, #3]
 8005bb6:	3b01      	subs	r3, #1
 8005bb8:	70fb      	strb	r3, [r7, #3]
    while(0U != (bNumPos))
 8005bba:	78fb      	ldrb	r3, [r7, #3]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d1c6      	bne.n	8005b4e <phCryptoSym_Sw_Des_RotateLeft28+0x16>
    }
}
 8005bc0:	bf00      	nop
 8005bc2:	bf00      	nop
 8005bc4:	3714      	adds	r7, #20
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr

08005bce <phCryptoSym_Sw_Des_ComputeRound>:

void phCryptoSym_Sw_Des_ComputeRound(
                                     uint8_t PH_CRYTOSYM_SW_FAST_RAM * pState,
                                     uint8_t * pRoundKey
                                     )
{
 8005bce:	b580      	push	{r7, lr}
 8005bd0:	b084      	sub	sp, #16
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
 8005bd6:	6039      	str	r1, [r7, #0]
    uint8_t temp[4];
    (void)memcpy(temp, pState, 4);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	60fb      	str	r3, [r7, #12]
    (void)memcpy(pState, &pState[4], 4);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	3304      	adds	r3, #4
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	461a      	mov	r2, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	601a      	str	r2, [r3, #0]
    phCryptoSym_Sw_Des_F(&pState[4], pRoundKey);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	3304      	adds	r3, #4
 8005bee:	6839      	ldr	r1, [r7, #0]
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f000 f83f 	bl	8005c74 <phCryptoSym_Sw_Des_F>
    pState[4] ^= temp[0] ;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	3304      	adds	r3, #4
 8005bfa:	7819      	ldrb	r1, [r3, #0]
 8005bfc:	7b3a      	ldrb	r2, [r7, #12]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	3304      	adds	r3, #4
 8005c02:	404a      	eors	r2, r1
 8005c04:	b2d2      	uxtb	r2, r2
 8005c06:	701a      	strb	r2, [r3, #0]
    pState[5] ^= temp[1];
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	3305      	adds	r3, #5
 8005c0c:	7819      	ldrb	r1, [r3, #0]
 8005c0e:	7b7a      	ldrb	r2, [r7, #13]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	3305      	adds	r3, #5
 8005c14:	404a      	eors	r2, r1
 8005c16:	b2d2      	uxtb	r2, r2
 8005c18:	701a      	strb	r2, [r3, #0]
    pState[6] ^= temp[2];
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	3306      	adds	r3, #6
 8005c1e:	7819      	ldrb	r1, [r3, #0]
 8005c20:	7bba      	ldrb	r2, [r7, #14]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	3306      	adds	r3, #6
 8005c26:	404a      	eors	r2, r1
 8005c28:	b2d2      	uxtb	r2, r2
 8005c2a:	701a      	strb	r2, [r3, #0]
    pState[7] ^= temp[3];
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	3307      	adds	r3, #7
 8005c30:	7819      	ldrb	r1, [r3, #0]
 8005c32:	7bfa      	ldrb	r2, [r7, #15]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	3307      	adds	r3, #7
 8005c38:	404a      	eors	r2, r1
 8005c3a:	b2d2      	uxtb	r2, r2
 8005c3c:	701a      	strb	r2, [r3, #0]
}
 8005c3e:	bf00      	nop
 8005c40:	3710      	adds	r7, #16
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}

08005c46 <phCryptoSym_Sw_Des_Swap>:

void phCryptoSym_Sw_Des_Swap(uint8_t PH_CRYTOSYM_SW_FAST_RAM * bState)
{
 8005c46:	b480      	push	{r7}
 8005c48:	b085      	sub	sp, #20
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	6078      	str	r0, [r7, #4]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM tmp[4];

    (void)memcpy(tmp, bState, 4);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	60fb      	str	r3, [r7, #12]
    (void)memcpy(bState, &bState[4], 4);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	3304      	adds	r3, #4
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	601a      	str	r2, [r3, #0]
    (void)memcpy(&bState[4], tmp, 4);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	3304      	adds	r3, #4
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	601a      	str	r2, [r3, #0]
}
 8005c68:	bf00      	nop
 8005c6a:	3714      	adds	r7, #20
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <phCryptoSym_Sw_Des_F>:

void phCryptoSym_Sw_Des_F(
                          uint8_t PH_CRYTOSYM_SW_FAST_RAM * pR,
                          uint8_t * pRoundKey
                          )
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b086      	sub	sp, #24
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
    uint8_t   j;
    uint8_t  rc;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM bArray[PH_CRYPTOSYM_DES_BLOCK_SIZE];

    /* First expand the input array pR such that an 8 byte output array containing 6 bits in each byte is generated */
    phCryptoSym_Sw_Des_Expand(pR, bArray);
 8005c7e:	f107 030c 	add.w	r3, r7, #12
 8005c82:	4619      	mov	r1, r3
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 fa4d 	bl	8006124 <phCryptoSym_Sw_Des_Expand>

    /* Iterate over all 8 bytes */
    for (j = 0; j < 4U; j++)
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	75fb      	strb	r3, [r7, #23]
 8005c8e:	e06d      	b.n	8005d6c <phCryptoSym_Sw_Des_F+0xf8>
    {
        /* Calculate the XORing of the key and the input to find the correct SBOX lookup index. */
        rc = bArray[(2U*j)] ^ pRoundKey[(2U*j)];
 8005c90:	7dfb      	ldrb	r3, [r7, #23]
 8005c92:	005b      	lsls	r3, r3, #1
 8005c94:	3318      	adds	r3, #24
 8005c96:	443b      	add	r3, r7
 8005c98:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8005c9c:	7dfb      	ldrb	r3, [r7, #23]
 8005c9e:	005b      	lsls	r3, r3, #1
 8005ca0:	6839      	ldr	r1, [r7, #0]
 8005ca2:	440b      	add	r3, r1
 8005ca4:	781b      	ldrb	r3, [r3, #0]
 8005ca6:	4053      	eors	r3, r2
 8005ca8:	75bb      	strb	r3, [r7, #22]
        rc = (uint8_t)((rc & 0x20U) | ((rc << 4U) & 0x10U) | ((rc >> 1U) & 0x0FU));
 8005caa:	7dbb      	ldrb	r3, [r7, #22]
 8005cac:	f003 0320 	and.w	r3, r3, #32
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	7dbb      	ldrb	r3, [r7, #22]
 8005cb4:	011b      	lsls	r3, r3, #4
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	f003 0310 	and.w	r3, r3, #16
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	b2da      	uxtb	r2, r3
 8005cc2:	7dbb      	ldrb	r3, [r7, #22]
 8005cc4:	085b      	lsrs	r3, r3, #1
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	f003 030f 	and.w	r3, r3, #15
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	75bb      	strb	r3, [r7, #22]
        /* Lookup the result in the SBOX and write back. */
        bArray[j] = (uint8_t)(SBOX[2U*j][rc] << 4U);
 8005cd2:	7dfb      	ldrb	r3, [r7, #23]
 8005cd4:	005a      	lsls	r2, r3, #1
 8005cd6:	7dbb      	ldrb	r3, [r7, #22]
 8005cd8:	4923      	ldr	r1, [pc, #140]	@ (8005d68 <phCryptoSym_Sw_Des_F+0xf4>)
 8005cda:	0192      	lsls	r2, r2, #6
 8005cdc:	440a      	add	r2, r1
 8005cde:	4413      	add	r3, r2
 8005ce0:	781a      	ldrb	r2, [r3, #0]
 8005ce2:	7dfb      	ldrb	r3, [r7, #23]
 8005ce4:	0112      	lsls	r2, r2, #4
 8005ce6:	b2d2      	uxtb	r2, r2
 8005ce8:	3318      	adds	r3, #24
 8005cea:	443b      	add	r3, r7
 8005cec:	f803 2c0c 	strb.w	r2, [r3, #-12]
        /* Calculate the XORing of the key and the input to find the correct SBOX lookup index for the next byte. */
        rc = bArray[(2U*j) + 1U] ^ pRoundKey[(2U*j) + 1U];
 8005cf0:	7dfb      	ldrb	r3, [r7, #23]
 8005cf2:	005b      	lsls	r3, r3, #1
 8005cf4:	3301      	adds	r3, #1
 8005cf6:	3318      	adds	r3, #24
 8005cf8:	443b      	add	r3, r7
 8005cfa:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8005cfe:	7dfb      	ldrb	r3, [r7, #23]
 8005d00:	005b      	lsls	r3, r3, #1
 8005d02:	3301      	adds	r3, #1
 8005d04:	6839      	ldr	r1, [r7, #0]
 8005d06:	440b      	add	r3, r1
 8005d08:	781b      	ldrb	r3, [r3, #0]
 8005d0a:	4053      	eors	r3, r2
 8005d0c:	75bb      	strb	r3, [r7, #22]
        rc = (uint8_t)((rc & 0x20U) | ((rc << 4U) & 0x10U) | ((rc >> 1U) & 0x0FU));
 8005d0e:	7dbb      	ldrb	r3, [r7, #22]
 8005d10:	f003 0320 	and.w	r3, r3, #32
 8005d14:	b2da      	uxtb	r2, r3
 8005d16:	7dbb      	ldrb	r3, [r7, #22]
 8005d18:	011b      	lsls	r3, r3, #4
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	f003 0310 	and.w	r3, r3, #16
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	4313      	orrs	r3, r2
 8005d24:	b2da      	uxtb	r2, r3
 8005d26:	7dbb      	ldrb	r3, [r7, #22]
 8005d28:	085b      	lsrs	r3, r3, #1
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	f003 030f 	and.w	r3, r3, #15
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	4313      	orrs	r3, r2
 8005d34:	75bb      	strb	r3, [r7, #22]
        /* Lookup the result in the SBOX and OR it to the result of the previous byte. */
        bArray[j] |= (uint8_t)(SBOX[(2U*j)+1U][rc]);
 8005d36:	7dfb      	ldrb	r3, [r7, #23]
 8005d38:	3318      	adds	r3, #24
 8005d3a:	443b      	add	r3, r7
 8005d3c:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
 8005d40:	7dfb      	ldrb	r3, [r7, #23]
 8005d42:	005b      	lsls	r3, r3, #1
 8005d44:	1c5a      	adds	r2, r3, #1
 8005d46:	7dbb      	ldrb	r3, [r7, #22]
 8005d48:	4807      	ldr	r0, [pc, #28]	@ (8005d68 <phCryptoSym_Sw_Des_F+0xf4>)
 8005d4a:	0192      	lsls	r2, r2, #6
 8005d4c:	4402      	add	r2, r0
 8005d4e:	4413      	add	r3, r2
 8005d50:	781a      	ldrb	r2, [r3, #0]
 8005d52:	7dfb      	ldrb	r3, [r7, #23]
 8005d54:	430a      	orrs	r2, r1
 8005d56:	b2d2      	uxtb	r2, r2
 8005d58:	3318      	adds	r3, #24
 8005d5a:	443b      	add	r3, r7
 8005d5c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (j = 0; j < 4U; j++)
 8005d60:	7dfb      	ldrb	r3, [r7, #23]
 8005d62:	3301      	adds	r3, #1
 8005d64:	75fb      	strb	r3, [r7, #23]
 8005d66:	e001      	b.n	8005d6c <phCryptoSym_Sw_Des_F+0xf8>
 8005d68:	08021ba0 	.word	0x08021ba0
 8005d6c:	7dfb      	ldrb	r3, [r7, #23]
 8005d6e:	2b03      	cmp	r3, #3
 8005d70:	d98e      	bls.n	8005c90 <phCryptoSym_Sw_Des_F+0x1c>
    }

    /* Finally perform the permutation P.
    As there is no regular mapping from input to output the relevant input bits are looked up in bArray and written back to pR.
    When designing this function, the goal was to minimize the shift operations. */
    pR[1] = (uint8_t)((bArray[0] & 0x88U));        /* Input bits 1, 5 */
 8005d72:	7b3a      	ldrb	r2, [r7, #12]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	3301      	adds	r3, #1
 8005d78:	f022 0277 	bic.w	r2, r2, #119	@ 0x77
 8005d7c:	b2d2      	uxtb	r2, r2
 8005d7e:	701a      	strb	r2, [r3, #0]
    bArray[0] <<=1U;
 8005d80:	7b3b      	ldrb	r3, [r7, #12]
 8005d82:	005b      	lsls	r3, r3, #1
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	733b      	strb	r3, [r7, #12]
    pR[2] = (uint8_t)(bArray[0] & 0x80U);          /* Input bit 2 */
 8005d88:	7b3a      	ldrb	r2, [r7, #12]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	3302      	adds	r3, #2
 8005d8e:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8005d92:	b2d2      	uxtb	r2, r2
 8005d94:	701a      	strb	r2, [r3, #0]
    pR[2] |= (uint8_t)((bArray[0]& 0x02U ) << 5U);  /* Input bit 8 */
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	3302      	adds	r3, #2
 8005d9a:	781b      	ldrb	r3, [r3, #0]
 8005d9c:	b25a      	sxtb	r2, r3
 8005d9e:	7b3b      	ldrb	r3, [r7, #12]
 8005da0:	b25b      	sxtb	r3, r3
 8005da2:	015b      	lsls	r3, r3, #5
 8005da4:	b25b      	sxtb	r3, r3
 8005da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005daa:	b25b      	sxtb	r3, r3
 8005dac:	4313      	orrs	r3, r2
 8005dae:	b25a      	sxtb	r2, r3
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	3302      	adds	r3, #2
 8005db4:	b2d2      	uxtb	r2, r2
 8005db6:	701a      	strb	r2, [r3, #0]
    pR[0] = (uint8_t)((bArray[0]& 0x04U ) << 4U);   /* Input bit 7 */
 8005db8:	7b3b      	ldrb	r3, [r7, #12]
 8005dba:	011b      	lsls	r3, r3, #4
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dc2:	b2da      	uxtb	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	701a      	strb	r2, [r3, #0]
    pR[3] = (uint8_t)((bArray[0] & 0x08U) << 1U);   /* Input bit 6 */
 8005dc8:	7b3b      	ldrb	r3, [r7, #12]
 8005dca:	005b      	lsls	r3, r3, #1
 8005dcc:	b2da      	uxtb	r2, r3
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	3303      	adds	r3, #3
 8005dd2:	f002 0210 	and.w	r2, r2, #16
 8005dd6:	b2d2      	uxtb	r2, r2
 8005dd8:	701a      	strb	r2, [r3, #0]
    bArray[0] >>= 4U;
 8005dda:	7b3b      	ldrb	r3, [r7, #12]
 8005ddc:	091b      	lsrs	r3, r3, #4
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	733b      	strb	r3, [r7, #12]
    pR[3] |= (uint8_t)(bArray[0] & 0x02U);         /* Input bit 4 */
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	3303      	adds	r3, #3
 8005de6:	781b      	ldrb	r3, [r3, #0]
 8005de8:	b25a      	sxtb	r2, r3
 8005dea:	7b3b      	ldrb	r3, [r7, #12]
 8005dec:	b25b      	sxtb	r3, r3
 8005dee:	f003 0302 	and.w	r3, r3, #2
 8005df2:	b25b      	sxtb	r3, r3
 8005df4:	4313      	orrs	r3, r2
 8005df6:	b25a      	sxtb	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	3303      	adds	r3, #3
 8005dfc:	b2d2      	uxtb	r2, r2
 8005dfe:	701a      	strb	r2, [r3, #0]
    bArray[0] >>= 1U;
 8005e00:	7b3b      	ldrb	r3, [r7, #12]
 8005e02:	085b      	lsrs	r3, r3, #1
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	733b      	strb	r3, [r7, #12]
    pR[2] |= (uint8_t)(bArray[0] & 0x02U);         /* Input bit 3 */
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	3302      	adds	r3, #2
 8005e0c:	781b      	ldrb	r3, [r3, #0]
 8005e0e:	b25a      	sxtb	r2, r3
 8005e10:	7b3b      	ldrb	r3, [r7, #12]
 8005e12:	b25b      	sxtb	r3, r3
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	b25b      	sxtb	r3, r3
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	b25a      	sxtb	r2, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	3302      	adds	r3, #2
 8005e22:	b2d2      	uxtb	r2, r2
 8005e24:	701a      	strb	r2, [r3, #0]
    pR[0]|= (uint8_t)((bArray[1] & 0x01U) << 7U);   /* Input bit 16 */
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	781a      	ldrb	r2, [r3, #0]
 8005e2a:	7b7b      	ldrb	r3, [r7, #13]
 8005e2c:	01db      	lsls	r3, r3, #7
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	4313      	orrs	r3, r2
 8005e32:	b2da      	uxtb	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	701a      	strb	r2, [r3, #0]
    pR[1]|= (uint8_t)((bArray[1] & 0x02U) << 5U);   /* Input bit 15 */
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	3301      	adds	r3, #1
 8005e3c:	781b      	ldrb	r3, [r3, #0]
 8005e3e:	b25a      	sxtb	r2, r3
 8005e40:	7b7b      	ldrb	r3, [r7, #13]
 8005e42:	b25b      	sxtb	r3, r3
 8005e44:	015b      	lsls	r3, r3, #5
 8005e46:	b25b      	sxtb	r3, r3
 8005e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e4c:	b25b      	sxtb	r3, r3
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	b25a      	sxtb	r2, r3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	3301      	adds	r3, #1
 8005e56:	b2d2      	uxtb	r2, r2
 8005e58:	701a      	strb	r2, [r3, #0]
    pR[2]|= (uint8_t)((bArray[1] & 0x04U) << 2U);   /* Input bit 14 */
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	3302      	adds	r3, #2
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	b25a      	sxtb	r2, r3
 8005e62:	7b7b      	ldrb	r3, [r7, #13]
 8005e64:	b25b      	sxtb	r3, r3
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	b25b      	sxtb	r3, r3
 8005e6a:	f003 0310 	and.w	r3, r3, #16
 8005e6e:	b25b      	sxtb	r3, r3
 8005e70:	4313      	orrs	r3, r2
 8005e72:	b25a      	sxtb	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	3302      	adds	r3, #2
 8005e78:	b2d2      	uxtb	r2, r2
 8005e7a:	701a      	strb	r2, [r3, #0]
    pR[3]|= (uint8_t)((bArray[1] & 0x08U) << 3U);   /* Input bit 13 */
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	3303      	adds	r3, #3
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	b25a      	sxtb	r2, r3
 8005e84:	7b7b      	ldrb	r3, [r7, #13]
 8005e86:	b25b      	sxtb	r3, r3
 8005e88:	00db      	lsls	r3, r3, #3
 8005e8a:	b25b      	sxtb	r3, r3
 8005e8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e90:	b25b      	sxtb	r3, r3
 8005e92:	4313      	orrs	r3, r2
 8005e94:	b25a      	sxtb	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	3303      	adds	r3, #3
 8005e9a:	b2d2      	uxtb	r2, r2
 8005e9c:	701a      	strb	r2, [r3, #0]
    bArray[1] >>= 2U;
 8005e9e:	7b7b      	ldrb	r3, [r7, #13]
 8005ea0:	089b      	lsrs	r3, r3, #2
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	737b      	strb	r3, [r7, #13]
    pR[0] |= (uint8_t)(bArray[1]& 0x04U);          /* Input bit 12 */
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	781b      	ldrb	r3, [r3, #0]
 8005eaa:	b25a      	sxtb	r2, r3
 8005eac:	7b7b      	ldrb	r3, [r7, #13]
 8005eae:	b25b      	sxtb	r3, r3
 8005eb0:	f003 0304 	and.w	r3, r3, #4
 8005eb4:	b25b      	sxtb	r3, r3
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	b25b      	sxtb	r3, r3
 8005eba:	b2da      	uxtb	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	701a      	strb	r2, [r3, #0]
    bArray[1] >>= 1U;
 8005ec0:	7b7b      	ldrb	r3, [r7, #13]
 8005ec2:	085b      	lsrs	r3, r3, #1
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	737b      	strb	r3, [r7, #13]
    pR[3] |= (uint8_t)(bArray[1]& 0x04U);          /* Input bit 11 */
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	3303      	adds	r3, #3
 8005ecc:	781b      	ldrb	r3, [r3, #0]
 8005ece:	b25a      	sxtb	r2, r3
 8005ed0:	7b7b      	ldrb	r3, [r7, #13]
 8005ed2:	b25b      	sxtb	r3, r3
 8005ed4:	f003 0304 	and.w	r3, r3, #4
 8005ed8:	b25b      	sxtb	r3, r3
 8005eda:	4313      	orrs	r3, r2
 8005edc:	b25a      	sxtb	r2, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	3303      	adds	r3, #3
 8005ee2:	b2d2      	uxtb	r2, r2
 8005ee4:	701a      	strb	r2, [r3, #0]
    bArray[1] >>= 3U;
 8005ee6:	7b7b      	ldrb	r3, [r7, #13]
 8005ee8:	08db      	lsrs	r3, r3, #3
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	737b      	strb	r3, [r7, #13]
    pR[1] |= (uint8_t)(bArray[1]& 0x01U);          /* Input bit 10 */
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	781b      	ldrb	r3, [r3, #0]
 8005ef4:	b25a      	sxtb	r2, r3
 8005ef6:	7b7b      	ldrb	r3, [r7, #13]
 8005ef8:	b25b      	sxtb	r3, r3
 8005efa:	f003 0301 	and.w	r3, r3, #1
 8005efe:	b25b      	sxtb	r3, r3
 8005f00:	4313      	orrs	r3, r2
 8005f02:	b25a      	sxtb	r2, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	3301      	adds	r3, #1
 8005f08:	b2d2      	uxtb	r2, r2
 8005f0a:	701a      	strb	r2, [r3, #0]
    bArray[1] >>= 1U;
 8005f0c:	7b7b      	ldrb	r3, [r7, #13]
 8005f0e:	085b      	lsrs	r3, r3, #1
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	737b      	strb	r3, [r7, #13]
    pR[2] |= (uint8_t)(bArray[1]& 0x01U);          /* Input bit 9 */
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	3302      	adds	r3, #2
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	b25a      	sxtb	r2, r3
 8005f1c:	7b7b      	ldrb	r3, [r7, #13]
 8005f1e:	b25b      	sxtb	r3, r3
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	b25b      	sxtb	r3, r3
 8005f26:	4313      	orrs	r3, r2
 8005f28:	b25a      	sxtb	r2, r3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	3302      	adds	r3, #2
 8005f2e:	b2d2      	uxtb	r2, r2
 8005f30:	701a      	strb	r2, [r3, #0]

    pR[0] |= (uint8_t)((bArray[2] & 0x80U) >> 7U);  /* Input bit 17  */
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	781a      	ldrb	r2, [r3, #0]
 8005f36:	7bbb      	ldrb	r3, [r7, #14]
 8005f38:	09db      	lsrs	r3, r3, #7
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	b2da      	uxtb	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	701a      	strb	r2, [r3, #0]
    pR[1] |= (uint8_t)((bArray[2] & 0x40U) >> 4U);  /* Input bit 18 */
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	3301      	adds	r3, #1
 8005f48:	7819      	ldrb	r1, [r3, #0]
 8005f4a:	7bbb      	ldrb	r3, [r7, #14]
 8005f4c:	091b      	lsrs	r3, r3, #4
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	f003 0304 	and.w	r3, r3, #4
 8005f54:	b2da      	uxtb	r2, r3
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	3301      	adds	r3, #1
 8005f5a:	430a      	orrs	r2, r1
 8005f5c:	b2d2      	uxtb	r2, r2
 8005f5e:	701a      	strb	r2, [r3, #0]
    pR[3] |= (uint8_t)((bArray[2] & 0x20U) << 2U);  /* Input bit 19 */
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	3303      	adds	r3, #3
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	b25a      	sxtb	r2, r3
 8005f68:	7bbb      	ldrb	r3, [r7, #14]
 8005f6a:	b25b      	sxtb	r3, r3
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	b25b      	sxtb	r3, r3
 8005f70:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005f74:	b25b      	sxtb	r3, r3
 8005f76:	4313      	orrs	r3, r2
 8005f78:	b25a      	sxtb	r2, r3
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	3303      	adds	r3, #3
 8005f7e:	b2d2      	uxtb	r2, r2
 8005f80:	701a      	strb	r2, [r3, #0]
    bArray[2]<<=1U;
 8005f82:	7bbb      	ldrb	r3, [r7, #14]
 8005f84:	005b      	lsls	r3, r3, #1
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	73bb      	strb	r3, [r7, #14]
    pR[0] |= (uint8_t)(bArray[2] & 0x20U);         /* Input bit 20 */
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	781b      	ldrb	r3, [r3, #0]
 8005f8e:	b25a      	sxtb	r2, r3
 8005f90:	7bbb      	ldrb	r3, [r7, #14]
 8005f92:	b25b      	sxtb	r3, r3
 8005f94:	f003 0320 	and.w	r3, r3, #32
 8005f98:	b25b      	sxtb	r3, r3
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	b25b      	sxtb	r3, r3
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	701a      	strb	r2, [r3, #0]
    pR[0] |= (uint8_t)(bArray[2] & 0x10U);         /* Input bit 21 */
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	781b      	ldrb	r3, [r3, #0]
 8005fa8:	b25a      	sxtb	r2, r3
 8005faa:	7bbb      	ldrb	r3, [r7, #14]
 8005fac:	b25b      	sxtb	r3, r3
 8005fae:	f003 0310 	and.w	r3, r3, #16
 8005fb2:	b25b      	sxtb	r3, r3
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	b25b      	sxtb	r3, r3
 8005fb8:	b2da      	uxtb	r2, r3
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	701a      	strb	r2, [r3, #0]
    pR[3] |= (uint8_t)(bArray[2] & 0x08U);         /* Input bit 22 */
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	3303      	adds	r3, #3
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	b25a      	sxtb	r2, r3
 8005fc6:	7bbb      	ldrb	r3, [r7, #14]
 8005fc8:	b25b      	sxtb	r3, r3
 8005fca:	f003 0308 	and.w	r3, r3, #8
 8005fce:	b25b      	sxtb	r3, r3
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	b25a      	sxtb	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	3303      	adds	r3, #3
 8005fd8:	b2d2      	uxtb	r2, r2
 8005fda:	701a      	strb	r2, [r3, #0]
    bArray[2]<<=3U;
 8005fdc:	7bbb      	ldrb	r3, [r7, #14]
 8005fde:	00db      	lsls	r3, r3, #3
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	73bb      	strb	r3, [r7, #14]
    pR[1]|= (uint8_t)(bArray[2] & 0x20U);          /* Input bit 23 */
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	781b      	ldrb	r3, [r3, #0]
 8005fea:	b25a      	sxtb	r2, r3
 8005fec:	7bbb      	ldrb	r3, [r7, #14]
 8005fee:	b25b      	sxtb	r3, r3
 8005ff0:	f003 0320 	and.w	r3, r3, #32
 8005ff4:	b25b      	sxtb	r3, r3
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	b25a      	sxtb	r2, r3
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	3301      	adds	r3, #1
 8005ffe:	b2d2      	uxtb	r2, r2
 8006000:	701a      	strb	r2, [r3, #0]
    pR[2]|= (uint8_t)((bArray[2] & 0x10U) << 1U);   /* Input bit 24 */
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	3302      	adds	r3, #2
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	b25a      	sxtb	r2, r3
 800600a:	7bbb      	ldrb	r3, [r7, #14]
 800600c:	b25b      	sxtb	r3, r3
 800600e:	005b      	lsls	r3, r3, #1
 8006010:	b25b      	sxtb	r3, r3
 8006012:	f003 0320 	and.w	r3, r3, #32
 8006016:	b25b      	sxtb	r3, r3
 8006018:	4313      	orrs	r3, r2
 800601a:	b25a      	sxtb	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	3302      	adds	r3, #2
 8006020:	b2d2      	uxtb	r2, r2
 8006022:	701a      	strb	r2, [r3, #0]

    pR[0] |= (uint8_t)(bArray[3] & 0x08U);         /* Input bit 29 */
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	781b      	ldrb	r3, [r3, #0]
 8006028:	b25a      	sxtb	r2, r3
 800602a:	7bfb      	ldrb	r3, [r7, #15]
 800602c:	b25b      	sxtb	r3, r3
 800602e:	f003 0308 	and.w	r3, r3, #8
 8006032:	b25b      	sxtb	r3, r3
 8006034:	4313      	orrs	r3, r2
 8006036:	b25b      	sxtb	r3, r3
 8006038:	b2da      	uxtb	r2, r3
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	701a      	strb	r2, [r3, #0]
    pR[1] |= (uint8_t)(bArray[3] & 0x02U);         /* Input bit 31 */
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	3301      	adds	r3, #1
 8006042:	781b      	ldrb	r3, [r3, #0]
 8006044:	b25a      	sxtb	r2, r3
 8006046:	7bfb      	ldrb	r3, [r7, #15]
 8006048:	b25b      	sxtb	r3, r3
 800604a:	f003 0302 	and.w	r3, r3, #2
 800604e:	b25b      	sxtb	r3, r3
 8006050:	4313      	orrs	r3, r2
 8006052:	b25a      	sxtb	r2, r3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	3301      	adds	r3, #1
 8006058:	b2d2      	uxtb	r2, r2
 800605a:	701a      	strb	r2, [r3, #0]
    pR[3] |= (uint8_t)((bArray[3] & 0x80U) >> 7U);  /* Input bit 25 */
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	3303      	adds	r3, #3
 8006060:	7819      	ldrb	r1, [r3, #0]
 8006062:	7bfb      	ldrb	r3, [r7, #15]
 8006064:	09db      	lsrs	r3, r3, #7
 8006066:	b2da      	uxtb	r2, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	3303      	adds	r3, #3
 800606c:	430a      	orrs	r2, r1
 800606e:	b2d2      	uxtb	r2, r2
 8006070:	701a      	strb	r2, [r3, #0]
    pR[2] |= (uint8_t)((bArray[3] & 0x01U) << 3U);  /* Input bit 32 */
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	3302      	adds	r3, #2
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	b25a      	sxtb	r2, r3
 800607a:	7bfb      	ldrb	r3, [r7, #15]
 800607c:	b25b      	sxtb	r3, r3
 800607e:	00db      	lsls	r3, r3, #3
 8006080:	b25b      	sxtb	r3, r3
 8006082:	f003 0308 	and.w	r3, r3, #8
 8006086:	b25b      	sxtb	r3, r3
 8006088:	4313      	orrs	r3, r2
 800608a:	b25a      	sxtb	r2, r3
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	3302      	adds	r3, #2
 8006090:	b2d2      	uxtb	r2, r2
 8006092:	701a      	strb	r2, [r3, #0]
    pR[3] |= (uint8_t)((bArray[3] & 0x04U) << 3U);  /* Input bit 30 */
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	3303      	adds	r3, #3
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	b25a      	sxtb	r2, r3
 800609c:	7bfb      	ldrb	r3, [r7, #15]
 800609e:	b25b      	sxtb	r3, r3
 80060a0:	00db      	lsls	r3, r3, #3
 80060a2:	b25b      	sxtb	r3, r3
 80060a4:	f003 0320 	and.w	r3, r3, #32
 80060a8:	b25b      	sxtb	r3, r3
 80060aa:	4313      	orrs	r3, r2
 80060ac:	b25a      	sxtb	r2, r3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	3303      	adds	r3, #3
 80060b2:	b2d2      	uxtb	r2, r2
 80060b4:	701a      	strb	r2, [r3, #0]
    bArray[3]>>=2U;
 80060b6:	7bfb      	ldrb	r3, [r7, #15]
 80060b8:	089b      	lsrs	r3, r3, #2
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	73fb      	strb	r3, [r7, #15]
    pR[1] |= (uint8_t)((bArray[3] & 0x10U));       /* Input bit 26 */
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	3301      	adds	r3, #1
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	b25a      	sxtb	r2, r3
 80060c6:	7bfb      	ldrb	r3, [r7, #15]
 80060c8:	b25b      	sxtb	r3, r3
 80060ca:	f003 0310 	and.w	r3, r3, #16
 80060ce:	b25b      	sxtb	r3, r3
 80060d0:	4313      	orrs	r3, r2
 80060d2:	b25a      	sxtb	r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	3301      	adds	r3, #1
 80060d8:	b2d2      	uxtb	r2, r2
 80060da:	701a      	strb	r2, [r3, #0]
    bArray[3]>>=1U;
 80060dc:	7bfb      	ldrb	r3, [r7, #15]
 80060de:	085b      	lsrs	r3, r3, #1
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	73fb      	strb	r3, [r7, #15]
    pR[2] |= (uint8_t)((bArray[3] & 0x04U));       /* Input bit 27 */
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	3302      	adds	r3, #2
 80060e8:	781b      	ldrb	r3, [r3, #0]
 80060ea:	b25a      	sxtb	r2, r3
 80060ec:	7bfb      	ldrb	r3, [r7, #15]
 80060ee:	b25b      	sxtb	r3, r3
 80060f0:	f003 0304 	and.w	r3, r3, #4
 80060f4:	b25b      	sxtb	r3, r3
 80060f6:	4313      	orrs	r3, r2
 80060f8:	b25a      	sxtb	r2, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	3302      	adds	r3, #2
 80060fe:	b2d2      	uxtb	r2, r2
 8006100:	701a      	strb	r2, [r3, #0]
    pR[0] |= (uint8_t)((bArray[3] & 0x02U));       /* Input bit 28 */
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	b25a      	sxtb	r2, r3
 8006108:	7bfb      	ldrb	r3, [r7, #15]
 800610a:	b25b      	sxtb	r3, r3
 800610c:	f003 0302 	and.w	r3, r3, #2
 8006110:	b25b      	sxtb	r3, r3
 8006112:	4313      	orrs	r3, r2
 8006114:	b25b      	sxtb	r3, r3
 8006116:	b2da      	uxtb	r2, r3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	701a      	strb	r2, [r3, #0]

}
 800611c:	bf00      	nop
 800611e:	3718      	adds	r7, #24
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <phCryptoSym_Sw_Des_Expand>:

void phCryptoSym_Sw_Des_Expand(
                               uint8_t PH_CRYTOSYM_SW_FAST_RAM * pR,
                               uint8_t PH_CRYTOSYM_SW_FAST_RAM * pRexp
                               )
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
 800612c:	6039      	str	r1, [r7, #0]
    pRexp[0] = (uint8_t)((uint8_t)(((pR[3] & 0x01U) << 5U) | (pR[0] >> 3U)) & MASK6); /* Input bits 32 1 2 3 4 5 */
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	3303      	adds	r3, #3
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	015b      	lsls	r3, r3, #5
 8006136:	b2db      	uxtb	r3, r3
 8006138:	f003 0320 	and.w	r3, r3, #32
 800613c:	b2da      	uxtb	r2, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	781b      	ldrb	r3, [r3, #0]
 8006142:	08db      	lsrs	r3, r3, #3
 8006144:	b2db      	uxtb	r3, r3
 8006146:	4313      	orrs	r3, r2
 8006148:	b2db      	uxtb	r3, r3
 800614a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800614e:	b2da      	uxtb	r2, r3
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	701a      	strb	r2, [r3, #0]
    pRexp[1] = (uint8_t)((uint8_t)((pR[0] << 1U) | ((pR[1] & 0x80U) >> 7U)) & MASK6); /* Input bits 4 5 6 7 8 9 */
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	005b      	lsls	r3, r3, #1
 800615a:	b2da      	uxtb	r2, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	3301      	adds	r3, #1
 8006160:	781b      	ldrb	r3, [r3, #0]
 8006162:	09db      	lsrs	r3, r3, #7
 8006164:	b2db      	uxtb	r3, r3
 8006166:	4313      	orrs	r3, r2
 8006168:	b2da      	uxtb	r2, r3
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	3301      	adds	r3, #1
 800616e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006172:	b2d2      	uxtb	r2, r2
 8006174:	701a      	strb	r2, [r3, #0]
    pRexp[2] = (uint8_t)((uint8_t)(((pR[0] & 0x01U) << 5U) | (pR[1] >> 3U)) & MASK6); /* Input bits 8 9 10 11 12 13 */
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	015b      	lsls	r3, r3, #5
 800617c:	b2db      	uxtb	r3, r3
 800617e:	f003 0320 	and.w	r3, r3, #32
 8006182:	b2da      	uxtb	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	3301      	adds	r3, #1
 8006188:	781b      	ldrb	r3, [r3, #0]
 800618a:	08db      	lsrs	r3, r3, #3
 800618c:	b2db      	uxtb	r3, r3
 800618e:	4313      	orrs	r3, r2
 8006190:	b2da      	uxtb	r2, r3
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	3302      	adds	r3, #2
 8006196:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800619a:	b2d2      	uxtb	r2, r2
 800619c:	701a      	strb	r2, [r3, #0]
    pRexp[3] = (uint8_t)((uint8_t)((pR[1] << 1U) | ((pR[2] & 0x80U) >> 7U)) & MASK6); /* Input bits 12 13 14 15 16 17 */
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	3301      	adds	r3, #1
 80061a2:	781b      	ldrb	r3, [r3, #0]
 80061a4:	005b      	lsls	r3, r3, #1
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	3302      	adds	r3, #2
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	09db      	lsrs	r3, r3, #7
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	4313      	orrs	r3, r2
 80061b4:	b2da      	uxtb	r2, r3
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	3303      	adds	r3, #3
 80061ba:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80061be:	b2d2      	uxtb	r2, r2
 80061c0:	701a      	strb	r2, [r3, #0]
    pRexp[4] = (uint8_t)((uint8_t)(((pR[1] & 0x01U) << 5U) | (pR[2] >> 3U)) & MASK6); /* Input bits 16 17 18 19 20 21 */
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	3301      	adds	r3, #1
 80061c6:	781b      	ldrb	r3, [r3, #0]
 80061c8:	015b      	lsls	r3, r3, #5
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	f003 0320 	and.w	r3, r3, #32
 80061d0:	b2da      	uxtb	r2, r3
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	3302      	adds	r3, #2
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	08db      	lsrs	r3, r3, #3
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	4313      	orrs	r3, r2
 80061de:	b2da      	uxtb	r2, r3
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	3304      	adds	r3, #4
 80061e4:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80061e8:	b2d2      	uxtb	r2, r2
 80061ea:	701a      	strb	r2, [r3, #0]
    pRexp[5] = (uint8_t)((uint8_t)((pR[2] << 1U) | ((pR[3] & 0x80U) >> 7U)) & MASK6); /* Input bits 20 21 22 23 24 25*/
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	3302      	adds	r3, #2
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	005b      	lsls	r3, r3, #1
 80061f4:	b2da      	uxtb	r2, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	3303      	adds	r3, #3
 80061fa:	781b      	ldrb	r3, [r3, #0]
 80061fc:	09db      	lsrs	r3, r3, #7
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	4313      	orrs	r3, r2
 8006202:	b2da      	uxtb	r2, r3
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	3305      	adds	r3, #5
 8006208:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800620c:	b2d2      	uxtb	r2, r2
 800620e:	701a      	strb	r2, [r3, #0]
    pRexp[6] = (uint8_t)((uint8_t)(((pR[2] & 0x01U) << 5U) | (pR[3] >> 3U)) & MASK6); /* Input bits 24 25 26 27 28 29*/
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	3302      	adds	r3, #2
 8006214:	781b      	ldrb	r3, [r3, #0]
 8006216:	015b      	lsls	r3, r3, #5
 8006218:	b2db      	uxtb	r3, r3
 800621a:	f003 0320 	and.w	r3, r3, #32
 800621e:	b2da      	uxtb	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	3303      	adds	r3, #3
 8006224:	781b      	ldrb	r3, [r3, #0]
 8006226:	08db      	lsrs	r3, r3, #3
 8006228:	b2db      	uxtb	r3, r3
 800622a:	4313      	orrs	r3, r2
 800622c:	b2da      	uxtb	r2, r3
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	3306      	adds	r3, #6
 8006232:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006236:	b2d2      	uxtb	r2, r2
 8006238:	701a      	strb	r2, [r3, #0]
    pRexp[7] = (uint8_t)((uint8_t)((pR[3] << 1U) | ((pR[0] & 0x80U) >> 7U)) & MASK6); /* Input bits 28 29 30 31 32 1 */
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	3303      	adds	r3, #3
 800623e:	781b      	ldrb	r3, [r3, #0]
 8006240:	005b      	lsls	r3, r3, #1
 8006242:	b2da      	uxtb	r2, r3
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	781b      	ldrb	r3, [r3, #0]
 8006248:	09db      	lsrs	r3, r3, #7
 800624a:	b2db      	uxtb	r3, r3
 800624c:	4313      	orrs	r3, r2
 800624e:	b2da      	uxtb	r2, r3
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	3307      	adds	r3, #7
 8006254:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006258:	b2d2      	uxtb	r2, r2
 800625a:	701a      	strb	r2, [r3, #0]
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <phCryptoSym_Sw_CMAC_GenerateK1K2>:
phStatus_t phCryptoSym_Sw_CMAC_GenerateK1K2(
    phCryptoSym_Sw_DataParams_t * pDataParams,
    uint8_t * pSubKey1,
    uint8_t * pSubKey2
    )
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b08a      	sub	sp, #40	@ 0x28
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_CRYTOSYM_SW_FAST_RAM aBuffer[PH_CRYPTOSYM_SW_MAX_BLOCK_SIZE];
    uint16_t    PH_MEMLOC_REM wBlockSize;
    uint8_t     PH_MEMLOC_REM bR_b;

    (void)memset(aBuffer, 0x00, (size_t)sizeof(aBuffer));
 8006274:	f107 0314 	add.w	r3, r7, #20
 8006278:	2210      	movs	r2, #16
 800627a:	2100      	movs	r1, #0
 800627c:	4618      	mov	r0, r3
 800627e:	f018 fe01 	bl	801ee84 <memset>

    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_GetConfig(pDataParams, PH_CRYPTOSYM_CONFIG_BLOCK_SIZE, &wBlockSize));
 8006282:	f107 0312 	add.w	r3, r7, #18
 8006286:	461a      	mov	r2, r3
 8006288:	2102      	movs	r1, #2
 800628a:	68f8      	ldr	r0, [r7, #12]
 800628c:	f7fe f85e 	bl	800434c <phCryptoSym_Sw_GetConfig>
 8006290:	4603      	mov	r3, r0
 8006292:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006294:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006296:	2b00      	cmp	r3, #0
 8006298:	d001      	beq.n	800629e <phCryptoSym_Sw_CMAC_GenerateK1K2+0x36>
 800629a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800629c:	e058      	b.n	8006350 <phCryptoSym_Sw_CMAC_GenerateK1K2+0xe8>

    /* Calculate xor value according to Seq. 5.3 of SP_800-38B */
    /* R128 = 0exp(120) || 10000111, and R64 = 0exp(59) || 11011. */
    switch (wBlockSize)
 800629e:	8a7b      	ldrh	r3, [r7, #18]
 80062a0:	2b08      	cmp	r3, #8
 80062a2:	d005      	beq.n	80062b0 <phCryptoSym_Sw_CMAC_GenerateK1K2+0x48>
 80062a4:	2b10      	cmp	r3, #16
 80062a6:	d107      	bne.n	80062b8 <phCryptoSym_Sw_CMAC_GenerateK1K2+0x50>
    {
    case PH_CRYPTOSYM_AES_BLOCK_SIZE:
        bR_b = 0x87U;
 80062a8:	2387      	movs	r3, #135	@ 0x87
 80062aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        break;
 80062ae:	e006      	b.n	80062be <phCryptoSym_Sw_CMAC_GenerateK1K2+0x56>
    case PH_CRYPTOSYM_DES_BLOCK_SIZE:
        bR_b = 0x1BU;
 80062b0:	231b      	movs	r3, #27
 80062b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        break;
 80062b6:	e002      	b.n	80062be <phCryptoSym_Sw_CMAC_GenerateK1K2+0x56>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_CRYPTOSYM);
 80062b8:	f24e 137f 	movw	r3, #57727	@ 0xe17f
 80062bc:	e048      	b.n	8006350 <phCryptoSym_Sw_CMAC_GenerateK1K2+0xe8>
    }

    /* Encrypt zero block*/
    /* 1. Let L = CIPHK(0 exp b). */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_EncryptBlock(pDataParams, aBuffer));
 80062be:	f107 0314 	add.w	r3, r7, #20
 80062c2:	4619      	mov	r1, r3
 80062c4:	68f8      	ldr	r0, [r7, #12]
 80062c6:	f000 f879 	bl	80063bc <phCryptoSym_Sw_EncryptBlock>
 80062ca:	4603      	mov	r3, r0
 80062cc:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80062ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d001      	beq.n	80062d8 <phCryptoSym_Sw_CMAC_GenerateK1K2+0x70>
 80062d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80062d6:	e03b      	b.n	8006350 <phCryptoSym_Sw_CMAC_GenerateK1K2+0xe8>

    /* Shift the pSubKey array according to NIST SP_800-38B */
    /* 2. If MSB1(L) = 0, then K1 = L << 1U; */
    /* Else K1 = (L << 1U) xor Rb; see Sec. 5.3 for the definition of Rb. */
    phCryptoSym_Sw_CMAC_LeftShift(aBuffer, (uint8_t)wBlockSize, pSubKey1);
 80062d8:	8a7b      	ldrh	r3, [r7, #18]
 80062da:	b2d9      	uxtb	r1, r3
 80062dc:	f107 0314 	add.w	r3, r7, #20
 80062e0:	68ba      	ldr	r2, [r7, #8]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f000 f838 	bl	8006358 <phCryptoSym_Sw_CMAC_LeftShift>
    if (0U != (aBuffer[0] & 0x80U))
 80062e8:	7d3b      	ldrb	r3, [r7, #20]
 80062ea:	b25b      	sxtb	r3, r3
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	da0d      	bge.n	800630c <phCryptoSym_Sw_CMAC_GenerateK1K2+0xa4>
    {
        /* We need to perform the XOR operation with the R_b array */
        pSubKey1[wBlockSize - 1U ]  ^= bR_b;
 80062f0:	8a7b      	ldrh	r3, [r7, #18]
 80062f2:	3b01      	subs	r3, #1
 80062f4:	68ba      	ldr	r2, [r7, #8]
 80062f6:	4413      	add	r3, r2
 80062f8:	7819      	ldrb	r1, [r3, #0]
 80062fa:	8a7b      	ldrh	r3, [r7, #18]
 80062fc:	3b01      	subs	r3, #1
 80062fe:	68ba      	ldr	r2, [r7, #8]
 8006300:	4413      	add	r3, r2
 8006302:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006306:	404a      	eors	r2, r1
 8006308:	b2d2      	uxtb	r2, r2
 800630a:	701a      	strb	r2, [r3, #0]

    /* Now let's continue with Key 2 */
    /* Shift the pSubKey array according to NIST SP_800-38B*/
    /* 3. If MSB1(K1) = 0, then K2 = K1 << 1U; */
    /* Else K2 = (K1 << 1U) xor Rb. */
    phCryptoSym_Sw_CMAC_LeftShift(pSubKey1, (uint8_t)wBlockSize, pSubKey2);
 800630c:	8a7b      	ldrh	r3, [r7, #18]
 800630e:	b2db      	uxtb	r3, r3
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	4619      	mov	r1, r3
 8006314:	68b8      	ldr	r0, [r7, #8]
 8006316:	f000 f81f 	bl	8006358 <phCryptoSym_Sw_CMAC_LeftShift>

    if (0U != (pSubKey1[0] & 0x80U))
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	781b      	ldrb	r3, [r3, #0]
 800631e:	b25b      	sxtb	r3, r3
 8006320:	2b00      	cmp	r3, #0
 8006322:	da0d      	bge.n	8006340 <phCryptoSym_Sw_CMAC_GenerateK1K2+0xd8>
    {
        /* We need to perform the XOR operation with the R_b array */
        pSubKey2[wBlockSize - 1U ]  ^= bR_b;
 8006324:	8a7b      	ldrh	r3, [r7, #18]
 8006326:	3b01      	subs	r3, #1
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	4413      	add	r3, r2
 800632c:	7819      	ldrb	r1, [r3, #0]
 800632e:	8a7b      	ldrh	r3, [r7, #18]
 8006330:	3b01      	subs	r3, #1
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	4413      	add	r3, r2
 8006336:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800633a:	404a      	eors	r2, r1
 800633c:	b2d2      	uxtb	r2, r2
 800633e:	701a      	strb	r2, [r3, #0]
#ifndef PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION
    pDataParams->bCMACSubKeysInitialized    = PH_ON;
#endif /* PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION */

    /* Clear buffer for security reasons */
    (void)memset(aBuffer, 0x00, (size_t)sizeof(aBuffer));
 8006340:	f107 0314 	add.w	r3, r7, #20
 8006344:	2210      	movs	r2, #16
 8006346:	2100      	movs	r1, #0
 8006348:	4618      	mov	r0, r3
 800634a:	f018 fd9b 	bl	801ee84 <memset>

    return PH_ERR_SUCCESS;
 800634e:	2300      	movs	r3, #0
}
 8006350:	4618      	mov	r0, r3
 8006352:	3728      	adds	r7, #40	@ 0x28
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <phCryptoSym_Sw_CMAC_LeftShift>:
void phCryptoSym_Sw_CMAC_LeftShift(
                                   const uint8_t * pInBuffer,
                                   uint8_t bInputLen,
                                   uint8_t * pOutBuffer
                                   )
{
 8006358:	b480      	push	{r7}
 800635a:	b087      	sub	sp, #28
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	460b      	mov	r3, r1
 8006362:	607a      	str	r2, [r7, #4]
 8006364:	72fb      	strb	r3, [r7, #11]
    uint8_t PH_MEMLOC_REM bOverflow = 0;
 8006366:	2300      	movs	r3, #0
 8006368:	75fb      	strb	r3, [r7, #23]

    do
    {
        bInputLen--;
 800636a:	7afb      	ldrb	r3, [r7, #11]
 800636c:	3b01      	subs	r3, #1
 800636e:	72fb      	strb	r3, [r7, #11]
        pOutBuffer[bInputLen] = pInBuffer[bInputLen] << 1U;
 8006370:	7afb      	ldrb	r3, [r7, #11]
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	4413      	add	r3, r2
 8006376:	781a      	ldrb	r2, [r3, #0]
 8006378:	7afb      	ldrb	r3, [r7, #11]
 800637a:	6879      	ldr	r1, [r7, #4]
 800637c:	440b      	add	r3, r1
 800637e:	0052      	lsls	r2, r2, #1
 8006380:	b2d2      	uxtb	r2, r2
 8006382:	701a      	strb	r2, [r3, #0]
        pOutBuffer[bInputLen] |= bOverflow;
 8006384:	7afb      	ldrb	r3, [r7, #11]
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	4413      	add	r3, r2
 800638a:	7819      	ldrb	r1, [r3, #0]
 800638c:	7afb      	ldrb	r3, [r7, #11]
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	4413      	add	r3, r2
 8006392:	7dfa      	ldrb	r2, [r7, #23]
 8006394:	430a      	orrs	r2, r1
 8006396:	b2d2      	uxtb	r2, r2
 8006398:	701a      	strb	r2, [r3, #0]
        bOverflow = (uint8_t) (((pInBuffer[bInputLen] & 0x80U) != 0U) ? 0x01U : 0x00U);
 800639a:	7afb      	ldrb	r3, [r7, #11]
 800639c:	68fa      	ldr	r2, [r7, #12]
 800639e:	4413      	add	r3, r2
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	09db      	lsrs	r3, r3, #7
 80063a4:	75fb      	strb	r3, [r7, #23]
    }
    while(0U != bInputLen);
 80063a6:	7afb      	ldrb	r3, [r7, #11]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d1de      	bne.n	800636a <phCryptoSym_Sw_CMAC_LeftShift+0x12>
}
 80063ac:	bf00      	nop
 80063ae:	bf00      	nop
 80063b0:	371c      	adds	r7, #28
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
	...

080063bc <phCryptoSym_Sw_EncryptBlock>:

phStatus_t phCryptoSym_Sw_EncryptBlock(
                                       phCryptoSym_Sw_DataParams_t * pDataParams,
                                       uint8_t PH_CRYTOSYM_SW_FAST_RAM * pBlock
                                       )
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b084      	sub	sp, #16
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
    phStatus_t PH_MEMLOC_REM statusTmp;

    switch (pDataParams->wKeyType)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 80063ca:	2b05      	cmp	r3, #5
 80063cc:	f200 8088 	bhi.w	80064e0 <phCryptoSym_Sw_EncryptBlock+0x124>
 80063d0:	a201      	add	r2, pc, #4	@ (adr r2, 80063d8 <phCryptoSym_Sw_EncryptBlock+0x1c>)
 80063d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063d6:	bf00      	nop
 80063d8:	080063f1 	.word	0x080063f1
 80063dc:	08006409 	.word	0x08006409
 80063e0:	08006421 	.word	0x08006421
 80063e4:	08006439 	.word	0x08006439
 80063e8:	08006451 	.word	0x08006451
 80063ec:	08006499 	.word	0x08006499
    {
#ifdef PH_CRYPTOSYM_SW_AES
    case PH_CRYPTOSYM_KEY_TYPE_AES128:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Aes_EncryptBlock(
 80063f0:	220a      	movs	r2, #10
 80063f2:	6839      	ldr	r1, [r7, #0]
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f7fe f83e 	bl	8004476 <phCryptoSym_Sw_Aes_EncryptBlock>
 80063fa:	4603      	mov	r3, r0
 80063fc:	81fb      	strh	r3, [r7, #14]
 80063fe:	89fb      	ldrh	r3, [r7, #14]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d070      	beq.n	80064e6 <phCryptoSym_Sw_EncryptBlock+0x12a>
 8006404:	89fb      	ldrh	r3, [r7, #14]
 8006406:	e07a      	b.n	80064fe <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_128));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_AES192:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Aes_EncryptBlock(
 8006408:	220c      	movs	r2, #12
 800640a:	6839      	ldr	r1, [r7, #0]
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f7fe f832 	bl	8004476 <phCryptoSym_Sw_Aes_EncryptBlock>
 8006412:	4603      	mov	r3, r0
 8006414:	81fb      	strh	r3, [r7, #14]
 8006416:	89fb      	ldrh	r3, [r7, #14]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d066      	beq.n	80064ea <phCryptoSym_Sw_EncryptBlock+0x12e>
 800641c:	89fb      	ldrh	r3, [r7, #14]
 800641e:	e06e      	b.n	80064fe <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_192));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_AES256:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Aes_EncryptBlock(
 8006420:	220e      	movs	r2, #14
 8006422:	6839      	ldr	r1, [r7, #0]
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f7fe f826 	bl	8004476 <phCryptoSym_Sw_Aes_EncryptBlock>
 800642a:	4603      	mov	r3, r0
 800642c:	81fb      	strh	r3, [r7, #14]
 800642e:	89fb      	ldrh	r3, [r7, #14]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d05c      	beq.n	80064ee <phCryptoSym_Sw_EncryptBlock+0x132>
 8006434:	89fb      	ldrh	r3, [r7, #14]
 8006436:	e062      	b.n	80064fe <phCryptoSym_Sw_EncryptBlock+0x142>
            PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_256));
        break;
#endif /* PH_CRYPTOSYM_SW_AES */
#ifdef PH_CRYPTOSYM_SW_DES
    case PH_CRYPTOSYM_KEY_TYPE_DES:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 8006438:	2200      	movs	r2, #0
 800643a:	6839      	ldr	r1, [r7, #0]
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f7fe fdcf 	bl	8004fe0 <phCryptoSym_Sw_Des_EncryptBlock>
 8006442:	4603      	mov	r3, r0
 8006444:	81fb      	strh	r3, [r7, #14]
 8006446:	89fb      	ldrh	r3, [r7, #14]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d052      	beq.n	80064f2 <phCryptoSym_Sw_EncryptBlock+0x136>
 800644c:	89fb      	ldrh	r3, [r7, #14]
 800644e:	e056      	b.n	80064fe <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_2K3DES:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 8006450:	2200      	movs	r2, #0
 8006452:	6839      	ldr	r1, [r7, #0]
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f7fe fdc3 	bl	8004fe0 <phCryptoSym_Sw_Des_EncryptBlock>
 800645a:	4603      	mov	r3, r0
 800645c:	81fb      	strh	r3, [r7, #14]
 800645e:	89fb      	ldrh	r3, [r7, #14]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d001      	beq.n	8006468 <phCryptoSym_Sw_EncryptBlock+0xac>
 8006464:	89fb      	ldrh	r3, [r7, #14]
 8006466:	e04a      	b.n	80064fe <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 8006468:	2201      	movs	r2, #1
 800646a:	6839      	ldr	r1, [r7, #0]
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f7fe fe05 	bl	800507c <phCryptoSym_Sw_Des_DecryptBlock>
 8006472:	4603      	mov	r3, r0
 8006474:	81fb      	strh	r3, [r7, #14]
 8006476:	89fb      	ldrh	r3, [r7, #14]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d001      	beq.n	8006480 <phCryptoSym_Sw_EncryptBlock+0xc4>
 800647c:	89fb      	ldrh	r3, [r7, #14]
 800647e:	e03e      	b.n	80064fe <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            1));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 8006480:	2200      	movs	r2, #0
 8006482:	6839      	ldr	r1, [r7, #0]
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f7fe fdab 	bl	8004fe0 <phCryptoSym_Sw_Des_EncryptBlock>
 800648a:	4603      	mov	r3, r0
 800648c:	81fb      	strh	r3, [r7, #14]
 800648e:	89fb      	ldrh	r3, [r7, #14]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d030      	beq.n	80064f6 <phCryptoSym_Sw_EncryptBlock+0x13a>
 8006494:	89fb      	ldrh	r3, [r7, #14]
 8006496:	e032      	b.n	80064fe <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_3K3DES:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 8006498:	2200      	movs	r2, #0
 800649a:	6839      	ldr	r1, [r7, #0]
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f7fe fd9f 	bl	8004fe0 <phCryptoSym_Sw_Des_EncryptBlock>
 80064a2:	4603      	mov	r3, r0
 80064a4:	81fb      	strh	r3, [r7, #14]
 80064a6:	89fb      	ldrh	r3, [r7, #14]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d001      	beq.n	80064b0 <phCryptoSym_Sw_EncryptBlock+0xf4>
 80064ac:	89fb      	ldrh	r3, [r7, #14]
 80064ae:	e026      	b.n	80064fe <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 80064b0:	2201      	movs	r2, #1
 80064b2:	6839      	ldr	r1, [r7, #0]
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f7fe fde1 	bl	800507c <phCryptoSym_Sw_Des_DecryptBlock>
 80064ba:	4603      	mov	r3, r0
 80064bc:	81fb      	strh	r3, [r7, #14]
 80064be:	89fb      	ldrh	r3, [r7, #14]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d001      	beq.n	80064c8 <phCryptoSym_Sw_EncryptBlock+0x10c>
 80064c4:	89fb      	ldrh	r3, [r7, #14]
 80064c6:	e01a      	b.n	80064fe <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            1));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 80064c8:	2202      	movs	r2, #2
 80064ca:	6839      	ldr	r1, [r7, #0]
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f7fe fd87 	bl	8004fe0 <phCryptoSym_Sw_Des_EncryptBlock>
 80064d2:	4603      	mov	r3, r0
 80064d4:	81fb      	strh	r3, [r7, #14]
 80064d6:	89fb      	ldrh	r3, [r7, #14]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d00e      	beq.n	80064fa <phCryptoSym_Sw_EncryptBlock+0x13e>
 80064dc:	89fb      	ldrh	r3, [r7, #14]
 80064de:	e00e      	b.n	80064fe <phCryptoSym_Sw_EncryptBlock+0x142>
            pBlock,
            2));
        break;
#endif /* PH_CRYPTOSYM_SW_DES */
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 80064e0:	f24e 1321 	movw	r3, #57633	@ 0xe121
 80064e4:	e00b      	b.n	80064fe <phCryptoSym_Sw_EncryptBlock+0x142>
        break;
 80064e6:	bf00      	nop
 80064e8:	e008      	b.n	80064fc <phCryptoSym_Sw_EncryptBlock+0x140>
        break;
 80064ea:	bf00      	nop
 80064ec:	e006      	b.n	80064fc <phCryptoSym_Sw_EncryptBlock+0x140>
        break;
 80064ee:	bf00      	nop
 80064f0:	e004      	b.n	80064fc <phCryptoSym_Sw_EncryptBlock+0x140>
        break;
 80064f2:	bf00      	nop
 80064f4:	e002      	b.n	80064fc <phCryptoSym_Sw_EncryptBlock+0x140>
        break;
 80064f6:	bf00      	nop
 80064f8:	e000      	b.n	80064fc <phCryptoSym_Sw_EncryptBlock+0x140>
        break;
 80064fa:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop

08006508 <phCryptoSym_Sw_DecryptBlock>:

phStatus_t phCryptoSym_Sw_DecryptBlock(
                                       phCryptoSym_Sw_DataParams_t * pDataParams,
                                       uint8_t PH_CRYTOSYM_SW_FAST_RAM * pBlock
                                       )
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
    phStatus_t PH_MEMLOC_REM statusTmp;

    switch (pDataParams->wKeyType)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8006516:	2b05      	cmp	r3, #5
 8006518:	f200 8088 	bhi.w	800662c <phCryptoSym_Sw_DecryptBlock+0x124>
 800651c:	a201      	add	r2, pc, #4	@ (adr r2, 8006524 <phCryptoSym_Sw_DecryptBlock+0x1c>)
 800651e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006522:	bf00      	nop
 8006524:	0800653d 	.word	0x0800653d
 8006528:	08006555 	.word	0x08006555
 800652c:	0800656d 	.word	0x0800656d
 8006530:	08006585 	.word	0x08006585
 8006534:	0800659d 	.word	0x0800659d
 8006538:	080065e5 	.word	0x080065e5
    {
#ifdef PH_CRYPTOSYM_SW_AES
    case PH_CRYPTOSYM_KEY_TYPE_AES128:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Aes_DecryptBlock(
 800653c:	220a      	movs	r2, #10
 800653e:	6839      	ldr	r1, [r7, #0]
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f7fe f80b 	bl	800455c <phCryptoSym_Sw_Aes_DecryptBlock>
 8006546:	4603      	mov	r3, r0
 8006548:	81fb      	strh	r3, [r7, #14]
 800654a:	89fb      	ldrh	r3, [r7, #14]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d070      	beq.n	8006632 <phCryptoSym_Sw_DecryptBlock+0x12a>
 8006550:	89fb      	ldrh	r3, [r7, #14]
 8006552:	e07a      	b.n	800664a <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_128));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_AES192:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Aes_DecryptBlock(
 8006554:	220c      	movs	r2, #12
 8006556:	6839      	ldr	r1, [r7, #0]
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f7fd ffff 	bl	800455c <phCryptoSym_Sw_Aes_DecryptBlock>
 800655e:	4603      	mov	r3, r0
 8006560:	81fb      	strh	r3, [r7, #14]
 8006562:	89fb      	ldrh	r3, [r7, #14]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d066      	beq.n	8006636 <phCryptoSym_Sw_DecryptBlock+0x12e>
 8006568:	89fb      	ldrh	r3, [r7, #14]
 800656a:	e06e      	b.n	800664a <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_192));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_AES256:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Aes_DecryptBlock(
 800656c:	220e      	movs	r2, #14
 800656e:	6839      	ldr	r1, [r7, #0]
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f7fd fff3 	bl	800455c <phCryptoSym_Sw_Aes_DecryptBlock>
 8006576:	4603      	mov	r3, r0
 8006578:	81fb      	strh	r3, [r7, #14]
 800657a:	89fb      	ldrh	r3, [r7, #14]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d05c      	beq.n	800663a <phCryptoSym_Sw_DecryptBlock+0x132>
 8006580:	89fb      	ldrh	r3, [r7, #14]
 8006582:	e062      	b.n	800664a <phCryptoSym_Sw_DecryptBlock+0x142>
            PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_256));
        break;
#endif /* PH_CRYPTOSYM_SW_AES */
#ifdef PH_CRYPTOSYM_SW_DES
    case PH_CRYPTOSYM_KEY_TYPE_DES:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 8006584:	2200      	movs	r2, #0
 8006586:	6839      	ldr	r1, [r7, #0]
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f7fe fd77 	bl	800507c <phCryptoSym_Sw_Des_DecryptBlock>
 800658e:	4603      	mov	r3, r0
 8006590:	81fb      	strh	r3, [r7, #14]
 8006592:	89fb      	ldrh	r3, [r7, #14]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d052      	beq.n	800663e <phCryptoSym_Sw_DecryptBlock+0x136>
 8006598:	89fb      	ldrh	r3, [r7, #14]
 800659a:	e056      	b.n	800664a <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_2K3DES:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 800659c:	2200      	movs	r2, #0
 800659e:	6839      	ldr	r1, [r7, #0]
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f7fe fd6b 	bl	800507c <phCryptoSym_Sw_Des_DecryptBlock>
 80065a6:	4603      	mov	r3, r0
 80065a8:	81fb      	strh	r3, [r7, #14]
 80065aa:	89fb      	ldrh	r3, [r7, #14]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d001      	beq.n	80065b4 <phCryptoSym_Sw_DecryptBlock+0xac>
 80065b0:	89fb      	ldrh	r3, [r7, #14]
 80065b2:	e04a      	b.n	800664a <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 80065b4:	2201      	movs	r2, #1
 80065b6:	6839      	ldr	r1, [r7, #0]
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f7fe fd11 	bl	8004fe0 <phCryptoSym_Sw_Des_EncryptBlock>
 80065be:	4603      	mov	r3, r0
 80065c0:	81fb      	strh	r3, [r7, #14]
 80065c2:	89fb      	ldrh	r3, [r7, #14]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d001      	beq.n	80065cc <phCryptoSym_Sw_DecryptBlock+0xc4>
 80065c8:	89fb      	ldrh	r3, [r7, #14]
 80065ca:	e03e      	b.n	800664a <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            1));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 80065cc:	2200      	movs	r2, #0
 80065ce:	6839      	ldr	r1, [r7, #0]
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f7fe fd53 	bl	800507c <phCryptoSym_Sw_Des_DecryptBlock>
 80065d6:	4603      	mov	r3, r0
 80065d8:	81fb      	strh	r3, [r7, #14]
 80065da:	89fb      	ldrh	r3, [r7, #14]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d030      	beq.n	8006642 <phCryptoSym_Sw_DecryptBlock+0x13a>
 80065e0:	89fb      	ldrh	r3, [r7, #14]
 80065e2:	e032      	b.n	800664a <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_3K3DES:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 80065e4:	2202      	movs	r2, #2
 80065e6:	6839      	ldr	r1, [r7, #0]
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f7fe fd47 	bl	800507c <phCryptoSym_Sw_Des_DecryptBlock>
 80065ee:	4603      	mov	r3, r0
 80065f0:	81fb      	strh	r3, [r7, #14]
 80065f2:	89fb      	ldrh	r3, [r7, #14]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d001      	beq.n	80065fc <phCryptoSym_Sw_DecryptBlock+0xf4>
 80065f8:	89fb      	ldrh	r3, [r7, #14]
 80065fa:	e026      	b.n	800664a <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            2));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 80065fc:	2201      	movs	r2, #1
 80065fe:	6839      	ldr	r1, [r7, #0]
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f7fe fced 	bl	8004fe0 <phCryptoSym_Sw_Des_EncryptBlock>
 8006606:	4603      	mov	r3, r0
 8006608:	81fb      	strh	r3, [r7, #14]
 800660a:	89fb      	ldrh	r3, [r7, #14]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d001      	beq.n	8006614 <phCryptoSym_Sw_DecryptBlock+0x10c>
 8006610:	89fb      	ldrh	r3, [r7, #14]
 8006612:	e01a      	b.n	800664a <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            1));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 8006614:	2200      	movs	r2, #0
 8006616:	6839      	ldr	r1, [r7, #0]
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f7fe fd2f 	bl	800507c <phCryptoSym_Sw_Des_DecryptBlock>
 800661e:	4603      	mov	r3, r0
 8006620:	81fb      	strh	r3, [r7, #14]
 8006622:	89fb      	ldrh	r3, [r7, #14]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d00e      	beq.n	8006646 <phCryptoSym_Sw_DecryptBlock+0x13e>
 8006628:	89fb      	ldrh	r3, [r7, #14]
 800662a:	e00e      	b.n	800664a <phCryptoSym_Sw_DecryptBlock+0x142>
            pBlock,
            0));
        break;
#endif /* PH_CRYPTOSYM_SW_DES */
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 800662c:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8006630:	e00b      	b.n	800664a <phCryptoSym_Sw_DecryptBlock+0x142>
        break;
 8006632:	bf00      	nop
 8006634:	e008      	b.n	8006648 <phCryptoSym_Sw_DecryptBlock+0x140>
        break;
 8006636:	bf00      	nop
 8006638:	e006      	b.n	8006648 <phCryptoSym_Sw_DecryptBlock+0x140>
        break;
 800663a:	bf00      	nop
 800663c:	e004      	b.n	8006648 <phCryptoSym_Sw_DecryptBlock+0x140>
        break;
 800663e:	bf00      	nop
 8006640:	e002      	b.n	8006648 <phCryptoSym_Sw_DecryptBlock+0x140>
        break;
 8006642:	bf00      	nop
 8006644:	e000      	b.n	8006648 <phCryptoSym_Sw_DecryptBlock+0x140>
        break;
 8006646:	bf00      	nop
    }
    return PH_ERR_SUCCESS;
 8006648:	2300      	movs	r3, #0
}
 800664a:	4618      	mov	r0, r3
 800664c:	3710      	adds	r7, #16
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop

08006654 <phCryptoSym_Encrypt>:
    return status;
}

phStatus_t phCryptoSym_Encrypt(void * pDataParams, uint16_t wOption, const uint8_t * pPlainBuffer, uint16_t wBufferLength,
    uint8_t * pEncryptedBuffer)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b088      	sub	sp, #32
 8006658:	af02      	add	r7, sp, #8
 800665a:	60f8      	str	r0, [r7, #12]
 800665c:	607a      	str	r2, [r7, #4]
 800665e:	461a      	mov	r2, r3
 8006660:	460b      	mov	r3, r1
 8006662:	817b      	strh	r3, [r7, #10]
 8006664:	4613      	mov	r3, r2
 8006666:	813b      	strh	r3, [r7, #8]
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(wBufferLength);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(pEncryptedBuffer);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(status);

    /* Validate the parameters. */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_CRYPTOSYM);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d102      	bne.n	8006674 <phCryptoSym_Encrypt+0x20>
 800666e:	f24e 1320 	movw	r3, #57632	@ 0xe120
 8006672:	e02d      	b.n	80066d0 <phCryptoSym_Encrypt+0x7c>
    PH_ASSERT_NULL_PARAM(pPlainBuffer, PH_COMP_CRYPTOSYM);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d102      	bne.n	8006680 <phCryptoSym_Encrypt+0x2c>
 800667a:	f24e 1321 	movw	r3, #57633	@ 0xe121
 800667e:	e027      	b.n	80066d0 <phCryptoSym_Encrypt+0x7c>
    PH_ASSERT_NULL_PARAM(pEncryptedBuffer, PH_COMP_CRYPTOSYM);
 8006680:	6a3b      	ldr	r3, [r7, #32]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d102      	bne.n	800668c <phCryptoSym_Encrypt+0x38>
 8006686:	f24e 1321 	movw	r3, #57633	@ 0xe121
 800668a:	e021      	b.n	80066d0 <phCryptoSym_Encrypt+0x7c>
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(wBufferLength), &wBufferLength);
    PH_LOG_HELPER_ADDPARAM_BUFFER(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(pPlainBuffer), pPlainBuffer, wBufferLength);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Component Code Validation */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_CRYPTOSYM)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	881b      	ldrh	r3, [r3, #0]
 8006690:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006694:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 8006698:	d004      	beq.n	80066a4 <phCryptoSym_Encrypt+0x50>
    {
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 800669a:	f24e 1320 	movw	r3, #57632	@ 0xe120
 800669e:	82fb      	strh	r3, [r7, #22]

        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

        return status;
 80066a0:	8afb      	ldrh	r3, [r7, #22]
 80066a2:	e015      	b.n	80066d0 <phCryptoSym_Encrypt+0x7c>
    }

    /* Perform operation on active layer. */
    switch(PH_GET_COMPID(pDataParams))
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	881b      	ldrh	r3, [r3, #0]
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d10b      	bne.n	80066c6 <phCryptoSym_Encrypt+0x72>
    {
#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        case PH_CRYPTOSYM_SW_ID:
            status = phCryptoSym_Sw_Encrypt((phCryptoSym_Sw_DataParams_t *) pDataParams, wOption, pPlainBuffer, wBufferLength,
 80066ae:	893a      	ldrh	r2, [r7, #8]
 80066b0:	8979      	ldrh	r1, [r7, #10]
 80066b2:	6a3b      	ldr	r3, [r7, #32]
 80066b4:	9300      	str	r3, [sp, #0]
 80066b6:	4613      	mov	r3, r2
 80066b8:	687a      	ldr	r2, [r7, #4]
 80066ba:	68f8      	ldr	r0, [r7, #12]
 80066bc:	f7fd fb18 	bl	8003cf0 <phCryptoSym_Sw_Encrypt>
 80066c0:	4603      	mov	r3, r0
 80066c2:	82fb      	strh	r3, [r7, #22]
                pEncryptedBuffer);
            break;
 80066c4:	e003      	b.n	80066ce <phCryptoSym_Encrypt+0x7a>
                pEncryptedBuffer);
            break;
#endif /* NXPBUILD__PH_CRYPTOSYM_MBEDTLS */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 80066c6:	f24e 1320 	movw	r3, #57632	@ 0xe120
 80066ca:	82fb      	strh	r3, [r7, #22]
            break;
 80066cc:	bf00      	nop
    }
#endif /* NXPBUILD__PH_LOG */
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

    return status;
 80066ce:	8afb      	ldrh	r3, [r7, #22]
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3718      	adds	r7, #24
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <phCryptoSym_CalculateMac>:
    return status;
}

phStatus_t phCryptoSym_CalculateMac(void * pDataParams, uint16_t wOption, const uint8_t* pData, uint16_t wDataLength,
    uint8_t * pMac, uint8_t * pMacLength)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b088      	sub	sp, #32
 80066dc:	af02      	add	r7, sp, #8
 80066de:	60f8      	str	r0, [r7, #12]
 80066e0:	607a      	str	r2, [r7, #4]
 80066e2:	461a      	mov	r2, r3
 80066e4:	460b      	mov	r3, r1
 80066e6:	817b      	strh	r3, [r7, #10]
 80066e8:	4613      	mov	r3, r2
 80066ea:	813b      	strh	r3, [r7, #8]
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(pMac);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(pMacLength);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(status);

    /* Validate the parameters. */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_CRYPTOSYM);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d102      	bne.n	80066f8 <phCryptoSym_CalculateMac+0x20>
 80066f2:	f24e 1320 	movw	r3, #57632	@ 0xe120
 80066f6:	e038      	b.n	800676a <phCryptoSym_CalculateMac+0x92>
    if(wDataLength != 0)
 80066f8:	893b      	ldrh	r3, [r7, #8]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d005      	beq.n	800670a <phCryptoSym_CalculateMac+0x32>
    {
        PH_ASSERT_NULL_PARAM(pData, PH_COMP_CRYPTOSYM);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d102      	bne.n	800670a <phCryptoSym_CalculateMac+0x32>
 8006704:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8006708:	e02f      	b.n	800676a <phCryptoSym_CalculateMac+0x92>
    }
    PH_ASSERT_NULL_PARAM(pMac, PH_COMP_CRYPTOSYM);
 800670a:	6a3b      	ldr	r3, [r7, #32]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d102      	bne.n	8006716 <phCryptoSym_CalculateMac+0x3e>
 8006710:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8006714:	e029      	b.n	800676a <phCryptoSym_CalculateMac+0x92>
    PH_ASSERT_NULL_PARAM(pMacLength, PH_COMP_CRYPTOSYM);
 8006716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006718:	2b00      	cmp	r3, #0
 800671a:	d102      	bne.n	8006722 <phCryptoSym_CalculateMac+0x4a>
 800671c:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8006720:	e023      	b.n	800676a <phCryptoSym_CalculateMac+0x92>
    PH_LOG_HELPER_ADDPARAM_BUFFER(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(pData), pData, wDataLength);
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(wDataLength), &wDataLength);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Component Code Validation */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_CRYPTOSYM)
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	881b      	ldrh	r3, [r3, #0]
 8006726:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800672a:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 800672e:	d004      	beq.n	800673a <phCryptoSym_CalculateMac+0x62>
    {
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 8006730:	f24e 1320 	movw	r3, #57632	@ 0xe120
 8006734:	82fb      	strh	r3, [r7, #22]

        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

        return status;
 8006736:	8afb      	ldrh	r3, [r7, #22]
 8006738:	e017      	b.n	800676a <phCryptoSym_CalculateMac+0x92>
    }

    /* Perform operation on active layer. */
    switch(PH_GET_COMPID(pDataParams))
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	881b      	ldrh	r3, [r3, #0]
 800673e:	b2db      	uxtb	r3, r3
 8006740:	2b01      	cmp	r3, #1
 8006742:	d10d      	bne.n	8006760 <phCryptoSym_CalculateMac+0x88>
    {
#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        case PH_CRYPTOSYM_SW_ID:
            status = phCryptoSym_Sw_CalculateMac((phCryptoSym_Sw_DataParams_t *) pDataParams, wOption, pData, wDataLength,
 8006744:	893a      	ldrh	r2, [r7, #8]
 8006746:	8979      	ldrh	r1, [r7, #10]
 8006748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674a:	9301      	str	r3, [sp, #4]
 800674c:	6a3b      	ldr	r3, [r7, #32]
 800674e:	9300      	str	r3, [sp, #0]
 8006750:	4613      	mov	r3, r2
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f7fd fb89 	bl	8003e6c <phCryptoSym_Sw_CalculateMac>
 800675a:	4603      	mov	r3, r0
 800675c:	82fb      	strh	r3, [r7, #22]
                pMac, pMacLength);
            break;
 800675e:	e003      	b.n	8006768 <phCryptoSym_CalculateMac+0x90>
                pMac, pMacLength);
            break;
#endif /* NXPBUILD__PH_CRYPTOSYM_MBEDTLS */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 8006760:	f24e 1320 	movw	r3, #57632	@ 0xe120
 8006764:	82fb      	strh	r3, [r7, #22]
            break;
 8006766:	bf00      	nop
    }
#endif /* NXPBUILD__PH_LOG */
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

    return status;
 8006768:	8afb      	ldrh	r3, [r7, #22]
}
 800676a:	4618      	mov	r0, r3
 800676c:	3718      	adds	r7, #24
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}

08006772 <phCryptoSym_LoadIv>:

phStatus_t phCryptoSym_LoadIv(void * pDataParams, const uint8_t * pIV, uint8_t bIVLength)
{
 8006772:	b580      	push	{r7, lr}
 8006774:	b086      	sub	sp, #24
 8006776:	af00      	add	r7, sp, #0
 8006778:	60f8      	str	r0, [r7, #12]
 800677a:	60b9      	str	r1, [r7, #8]
 800677c:	4613      	mov	r3, r2
 800677e:	71fb      	strb	r3, [r7, #7]
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(pIV);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(bIVLength);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(status);

    /* Validate the parameters. */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_CRYPTOSYM);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d102      	bne.n	800678c <phCryptoSym_LoadIv+0x1a>
 8006786:	f24e 1320 	movw	r3, #57632	@ 0xe120
 800678a:	e024      	b.n	80067d6 <phCryptoSym_LoadIv+0x64>
    PH_ASSERT_NULL_PARAM(pIV, PH_COMP_CRYPTOSYM);
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d102      	bne.n	8006798 <phCryptoSym_LoadIv+0x26>
 8006792:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8006796:	e01e      	b.n	80067d6 <phCryptoSym_LoadIv+0x64>
    PH_LOG_HELPER_ADDPARAM_BUFFER(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(pIV), pIV, bIVLength);
    PH_LOG_HELPER_ADDPARAM_UINT8(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(bIVLength), &bIVLength);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Component Code Validation */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_CRYPTOSYM)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	881b      	ldrh	r3, [r3, #0]
 800679c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80067a0:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 80067a4:	d004      	beq.n	80067b0 <phCryptoSym_LoadIv+0x3e>
    {
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 80067a6:	f24e 1320 	movw	r3, #57632	@ 0xe120
 80067aa:	82fb      	strh	r3, [r7, #22]

        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

        return status;
 80067ac:	8afb      	ldrh	r3, [r7, #22]
 80067ae:	e012      	b.n	80067d6 <phCryptoSym_LoadIv+0x64>
    }

    /* Perform operation on active layer. */
    switch(PH_GET_COMPID(pDataParams))
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	881b      	ldrh	r3, [r3, #0]
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d108      	bne.n	80067cc <phCryptoSym_LoadIv+0x5a>
    {
#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        case PH_CRYPTOSYM_SW_ID:
            status = phCryptoSym_Sw_LoadIv((phCryptoSym_Sw_DataParams_t *) pDataParams, pIV, bIVLength);
 80067ba:	79fb      	ldrb	r3, [r7, #7]
 80067bc:	461a      	mov	r2, r3
 80067be:	68b9      	ldr	r1, [r7, #8]
 80067c0:	68f8      	ldr	r0, [r7, #12]
 80067c2:	f7fd fd11 	bl	80041e8 <phCryptoSym_Sw_LoadIv>
 80067c6:	4603      	mov	r3, r0
 80067c8:	82fb      	strh	r3, [r7, #22]
            break;
 80067ca:	e003      	b.n	80067d4 <phCryptoSym_LoadIv+0x62>
            status = phCryptoSym_mBedTLS_LoadIv((phCryptoSym_mBedTLS_DataParams_t *) pDataParams, pIV, bIVLength);
            break;
#endif /* NXPBUILD__PH_CRYPTOSYM_MBEDTLS */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 80067cc:	f24e 1320 	movw	r3, #57632	@ 0xe120
 80067d0:	82fb      	strh	r3, [r7, #22]
            break;
 80067d2:	bf00      	nop

    PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

    return status;
 80067d4:	8afb      	ldrh	r3, [r7, #22]
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3718      	adds	r7, #24
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}

080067de <phCryptoSym_LoadKeyDirect>:

    return status;
}

phStatus_t phCryptoSym_LoadKeyDirect(void * pDataParams, const uint8_t * pKey, uint16_t wKeyType)
{
 80067de:	b580      	push	{r7, lr}
 80067e0:	b086      	sub	sp, #24
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	60f8      	str	r0, [r7, #12]
 80067e6:	60b9      	str	r1, [r7, #8]
 80067e8:	4613      	mov	r3, r2
 80067ea:	80fb      	strh	r3, [r7, #6]
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(pKey);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(wKeyType);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(status);

    /* Validate the parameters. */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_CRYPTOSYM);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d102      	bne.n	80067f8 <phCryptoSym_LoadKeyDirect+0x1a>
 80067f2:	f24e 1320 	movw	r3, #57632	@ 0xe120
 80067f6:	e024      	b.n	8006842 <phCryptoSym_LoadKeyDirect+0x64>
    PH_ASSERT_NULL_PARAM(pKey, PH_COMP_CRYPTOSYM);
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d102      	bne.n	8006804 <phCryptoSym_LoadKeyDirect+0x26>
 80067fe:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8006802:	e01e      	b.n	8006842 <phCryptoSym_LoadKeyDirect+0x64>
    PH_LOG_HELPER_ADDPARAM_BUFFER(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(pKey), pKey, phCryptoSym_GetKeySize(wKeyType));
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(wKeyType), &wKeyType);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Component Code Validation */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_CRYPTOSYM)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	881b      	ldrh	r3, [r3, #0]
 8006808:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800680c:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 8006810:	d004      	beq.n	800681c <phCryptoSym_LoadKeyDirect+0x3e>
    {
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 8006812:	f24e 1320 	movw	r3, #57632	@ 0xe120
 8006816:	82fb      	strh	r3, [r7, #22]

        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

        return status;
 8006818:	8afb      	ldrh	r3, [r7, #22]
 800681a:	e012      	b.n	8006842 <phCryptoSym_LoadKeyDirect+0x64>
    }

    /* Perform operation on active layer. */
    switch(PH_GET_COMPID(pDataParams))
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	881b      	ldrh	r3, [r3, #0]
 8006820:	b2db      	uxtb	r3, r3
 8006822:	2b01      	cmp	r3, #1
 8006824:	d108      	bne.n	8006838 <phCryptoSym_LoadKeyDirect+0x5a>
    {
#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        case PH_CRYPTOSYM_SW_ID:
            status = phCryptoSym_Sw_LoadKeyDirect((phCryptoSym_Sw_DataParams_t *) pDataParams, pKey, wKeyType);
 8006826:	88fb      	ldrh	r3, [r7, #6]
 8006828:	461a      	mov	r2, r3
 800682a:	68b9      	ldr	r1, [r7, #8]
 800682c:	68f8      	ldr	r0, [r7, #12]
 800682e:	f7fd fd09 	bl	8004244 <phCryptoSym_Sw_LoadKeyDirect>
 8006832:	4603      	mov	r3, r0
 8006834:	82fb      	strh	r3, [r7, #22]
            break;
 8006836:	e003      	b.n	8006840 <phCryptoSym_LoadKeyDirect+0x62>
            status = phCryptoSym_mBedTLS_LoadKeyDirect((phCryptoSym_mBedTLS_DataParams_t *) pDataParams, pKey, wKeyType);
            break;
#endif /* NXPBUILD__PH_CRYPTOSYM_MBEDTLS */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 8006838:	f24e 1320 	movw	r3, #57632	@ 0xe120
 800683c:	82fb      	strh	r3, [r7, #22]
            break;
 800683e:	bf00      	nop

    PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

    return status;
 8006840:	8afb      	ldrh	r3, [r7, #22]
}
 8006842:	4618      	mov	r0, r3
 8006844:	3718      	adds	r7, #24
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <phKeyStore_Sw_Init>:
#include "phKeyStore_Sw_Int.h"

phStatus_t phKeyStore_Sw_Init(phKeyStore_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, phKeyStore_Sw_KeyEntry_t * pKeyEntries,
    uint16_t wNoOfKeyEntries, phKeyStore_Sw_KeyVersionPair_t * pKeyVersionPairs, uint16_t wNoOfVersionPairs, phKeyStore_Sw_KUCEntry_t * pKUCEntries,
    uint16_t wNoOfKUCEntries)
{
 800684a:	b580      	push	{r7, lr}
 800684c:	b088      	sub	sp, #32
 800684e:	af00      	add	r7, sp, #0
 8006850:	60f8      	str	r0, [r7, #12]
 8006852:	607a      	str	r2, [r7, #4]
 8006854:	461a      	mov	r2, r3
 8006856:	460b      	mov	r3, r1
 8006858:	817b      	strh	r3, [r7, #10]
 800685a:	4613      	mov	r3, r2
 800685c:	813b      	strh	r3, [r7, #8]
    uint16_t wEntryIndex;
    uint16_t wPos;
    phStatus_t wStatus;
    phKeyStore_Sw_KeyVersionPair_t * pKeyVersion;

    if(sizeof(phKeyStore_Sw_DataParams_t) != wSizeOfDataParams)
 800685e:	897b      	ldrh	r3, [r7, #10]
 8006860:	2b18      	cmp	r3, #24
 8006862:	d002      	beq.n	800686a <phKeyStore_Sw_Init+0x20>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_KEYSTORE);
 8006864:	f24e 2320 	movw	r3, #57888	@ 0xe220
 8006868:	e07b      	b.n	8006962 <phKeyStore_Sw_Init+0x118>
    }
    PH_ASSERT_NULL(pDataParams);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d101      	bne.n	8006874 <phKeyStore_Sw_Init+0x2a>
 8006870:	2321      	movs	r3, #33	@ 0x21
 8006872:	e076      	b.n	8006962 <phKeyStore_Sw_Init+0x118>
    PH_ASSERT_NULL(pKeyEntries);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d101      	bne.n	800687e <phKeyStore_Sw_Init+0x34>
 800687a:	2321      	movs	r3, #33	@ 0x21
 800687c:	e071      	b.n	8006962 <phKeyStore_Sw_Init+0x118>
    PH_ASSERT_NULL(pKeyVersionPairs);
 800687e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006880:	2b00      	cmp	r3, #0
 8006882:	d101      	bne.n	8006888 <phKeyStore_Sw_Init+0x3e>
 8006884:	2321      	movs	r3, #33	@ 0x21
 8006886:	e06c      	b.n	8006962 <phKeyStore_Sw_Init+0x118>
    PH_ASSERT_NULL(pKUCEntries);
 8006888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688a:	2b00      	cmp	r3, #0
 800688c:	d101      	bne.n	8006892 <phKeyStore_Sw_Init+0x48>
 800688e:	2321      	movs	r3, #33	@ 0x21
 8006890:	e067      	b.n	8006962 <phKeyStore_Sw_Init+0x118>

    /* Init private data */
    pDataParams->wId = PH_COMP_KEYSTORE | PH_KEYSTORE_SW_ID;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f24e 2201 	movw	r2, #57857	@ 0xe201
 8006898:	801a      	strh	r2, [r3, #0]
    pDataParams->pKeyEntries = pKeyEntries;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyVersionPairs = pKeyVersionPairs;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068a4:	609a      	str	r2, [r3, #8]
    pDataParams->wNoOfKeyEntries = wNoOfKeyEntries;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	893a      	ldrh	r2, [r7, #8]
 80068aa:	819a      	strh	r2, [r3, #12]
    pDataParams->wNoOfVersions = wNoOfVersionPairs;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80068b0:	81da      	strh	r2, [r3, #14]
    pDataParams->pKUCEntries = pKUCEntries;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068b6:	611a      	str	r2, [r3, #16]
    pDataParams->wNoOfKUCEntries = wNoOfKUCEntries;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80068bc:	829a      	strh	r2, [r3, #20]

    for(wEntryIndex = 0; wEntryIndex < pDataParams->wNoOfKeyEntries; wEntryIndex++)
 80068be:	2300      	movs	r3, #0
 80068c0:	83fb      	strh	r3, [r7, #30]
 80068c2:	e02e      	b.n	8006922 <phKeyStore_Sw_Init+0xd8>
    {
        pDataParams->pKeyEntries[wEntryIndex].wKeyType = PH_KEYSTORE_INVALID_ID;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	685a      	ldr	r2, [r3, #4]
 80068c8:	8bfb      	ldrh	r3, [r7, #30]
 80068ca:	009b      	lsls	r3, r3, #2
 80068cc:	4413      	add	r3, r2
 80068ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80068d2:	801a      	strh	r2, [r3, #0]
        pDataParams->pKeyEntries[wEntryIndex].wRefNoKUC = PH_KEYSTORE_INVALID_ID;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	685a      	ldr	r2, [r3, #4]
 80068d8:	8bfb      	ldrh	r3, [r7, #30]
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	4413      	add	r3, r2
 80068de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80068e2:	805a      	strh	r2, [r3, #2]

        for(wPos = 0; wPos < pDataParams->wNoOfVersions; wPos++)
 80068e4:	2300      	movs	r3, #0
 80068e6:	83bb      	strh	r3, [r7, #28]
 80068e8:	e013      	b.n	8006912 <phKeyStore_Sw_Init+0xc8>
        {
            PH_CHECK_SUCCESS_FCT(wStatus, phKeyStore_Sw_GetKeyValuePtrPos(pDataParams, wEntryIndex, wPos, &pKeyVersion));
 80068ea:	f107 0314 	add.w	r3, r7, #20
 80068ee:	8bba      	ldrh	r2, [r7, #28]
 80068f0:	8bf9      	ldrh	r1, [r7, #30]
 80068f2:	68f8      	ldr	r0, [r7, #12]
 80068f4:	f000 f90a 	bl	8006b0c <phKeyStore_Sw_GetKeyValuePtrPos>
 80068f8:	4603      	mov	r3, r0
 80068fa:	837b      	strh	r3, [r7, #26]
 80068fc:	8b7b      	ldrh	r3, [r7, #26]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d001      	beq.n	8006906 <phKeyStore_Sw_Init+0xbc>
 8006902:	8b7b      	ldrh	r3, [r7, #26]
 8006904:	e02d      	b.n	8006962 <phKeyStore_Sw_Init+0x118>
            pKeyVersion->wVersion = PH_KEYSTORE_DEFAULT_ID;
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	2200      	movs	r2, #0
 800690a:	841a      	strh	r2, [r3, #32]
        for(wPos = 0; wPos < pDataParams->wNoOfVersions; wPos++)
 800690c:	8bbb      	ldrh	r3, [r7, #28]
 800690e:	3301      	adds	r3, #1
 8006910:	83bb      	strh	r3, [r7, #28]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	89db      	ldrh	r3, [r3, #14]
 8006916:	8bba      	ldrh	r2, [r7, #28]
 8006918:	429a      	cmp	r2, r3
 800691a:	d3e6      	bcc.n	80068ea <phKeyStore_Sw_Init+0xa0>
    for(wEntryIndex = 0; wEntryIndex < pDataParams->wNoOfKeyEntries; wEntryIndex++)
 800691c:	8bfb      	ldrh	r3, [r7, #30]
 800691e:	3301      	adds	r3, #1
 8006920:	83fb      	strh	r3, [r7, #30]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	899b      	ldrh	r3, [r3, #12]
 8006926:	8bfa      	ldrh	r2, [r7, #30]
 8006928:	429a      	cmp	r2, r3
 800692a:	d3cb      	bcc.n	80068c4 <phKeyStore_Sw_Init+0x7a>
#endif /* NXPBUILD__PH_KEYSTORE_ASYM */

        }
    }

    for(wEntryIndex = 0; wEntryIndex < pDataParams->wNoOfKUCEntries; wEntryIndex++)
 800692c:	2300      	movs	r3, #0
 800692e:	83fb      	strh	r3, [r7, #30]
 8006930:	e011      	b.n	8006956 <phKeyStore_Sw_Init+0x10c>
    {
        pDataParams->pKUCEntries[wEntryIndex].dwLimit = 0xFFFFFFFFU;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	691a      	ldr	r2, [r3, #16]
 8006936:	8bfb      	ldrh	r3, [r7, #30]
 8006938:	00db      	lsls	r3, r3, #3
 800693a:	4413      	add	r3, r2
 800693c:	f04f 32ff 	mov.w	r2, #4294967295
 8006940:	601a      	str	r2, [r3, #0]
        pDataParams->pKUCEntries[wEntryIndex].dwCurVal = 0;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	691a      	ldr	r2, [r3, #16]
 8006946:	8bfb      	ldrh	r3, [r7, #30]
 8006948:	00db      	lsls	r3, r3, #3
 800694a:	4413      	add	r3, r2
 800694c:	2200      	movs	r2, #0
 800694e:	605a      	str	r2, [r3, #4]
    for(wEntryIndex = 0; wEntryIndex < pDataParams->wNoOfKUCEntries; wEntryIndex++)
 8006950:	8bfb      	ldrh	r3, [r7, #30]
 8006952:	3301      	adds	r3, #1
 8006954:	83fb      	strh	r3, [r7, #30]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	8a9b      	ldrh	r3, [r3, #20]
 800695a:	8bfa      	ldrh	r2, [r7, #30]
 800695c:	429a      	cmp	r2, r3
 800695e:	d3e8      	bcc.n	8006932 <phKeyStore_Sw_Init+0xe8>
    }

    return PH_ERR_SUCCESS;
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	3720      	adds	r7, #32
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}

0800696a <phKeyStore_Sw_FormatKeyEntry>:

/* Common Interfaces ------------------------------------------------------------------------------------------------------------------- */
phStatus_t phKeyStore_Sw_FormatKeyEntry(phKeyStore_Sw_DataParams_t * pDataParams, uint16_t wKeyNo, uint16_t wNewKeyType)
{
 800696a:	b580      	push	{r7, lr}
 800696c:	b084      	sub	sp, #16
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]
 8006972:	460b      	mov	r3, r1
 8006974:	807b      	strh	r3, [r7, #2]
 8006976:	4613      	mov	r3, r2
 8006978:	803b      	strh	r3, [r7, #0]
    phStatus_t wStatus;
    uint16_t   wPos;
    phKeyStore_Sw_KeyVersionPair_t * pKeyPair;
    /* Overflow checks */
    if(wKeyNo >= pDataParams->wNoOfKeyEntries)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	899b      	ldrh	r3, [r3, #12]
 800697e:	887a      	ldrh	r2, [r7, #2]
 8006980:	429a      	cmp	r2, r3
 8006982:	d302      	bcc.n	800698a <phKeyStore_Sw_FormatKeyEntry+0x20>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8006984:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8006988:	e038      	b.n	80069fc <phKeyStore_Sw_FormatKeyEntry+0x92>
    }

    switch(wNewKeyType)
 800698a:	883b      	ldrh	r3, [r7, #0]
 800698c:	2b06      	cmp	r3, #6
 800698e:	d902      	bls.n	8006996 <phKeyStore_Sw_FormatKeyEntry+0x2c>
        case PH_KEYSTORE_KEY_TYPE_ECC:
            break;
#endif /* NXPBUILD__PH_KEYSTORE_ASYM */

        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8006990:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8006994:	e032      	b.n	80069fc <phKeyStore_Sw_FormatKeyEntry+0x92>
            break;
 8006996:	bf00      	nop
    }

    pDataParams->pKeyEntries[wKeyNo].wKeyType = wNewKeyType;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	685a      	ldr	r2, [r3, #4]
 800699c:	887b      	ldrh	r3, [r7, #2]
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	4413      	add	r3, r2
 80069a2:	883a      	ldrh	r2, [r7, #0]
 80069a4:	801a      	strh	r2, [r3, #0]

    /* Reset CEK to master Key */
    pDataParams->pKeyEntries[wKeyNo].wRefNoKUC = PH_KEYSTORE_INVALID_ID;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	685a      	ldr	r2, [r3, #4]
 80069aa:	887b      	ldrh	r3, [r7, #2]
 80069ac:	009b      	lsls	r3, r3, #2
 80069ae:	4413      	add	r3, r2
 80069b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80069b4:	805a      	strh	r2, [r3, #2]

    /* Reset all keys to 0x00*/
    for(wPos = 0; wPos < pDataParams->wNoOfVersions; ++wPos)
 80069b6:	2300      	movs	r3, #0
 80069b8:	81fb      	strh	r3, [r7, #14]
 80069ba:	e019      	b.n	80069f0 <phKeyStore_Sw_FormatKeyEntry+0x86>
    {
        PH_CHECK_SUCCESS_FCT(wStatus, phKeyStore_Sw_GetKeyValuePtrPos(pDataParams, wKeyNo, wPos, &pKeyPair));
 80069bc:	f107 0308 	add.w	r3, r7, #8
 80069c0:	89fa      	ldrh	r2, [r7, #14]
 80069c2:	8879      	ldrh	r1, [r7, #2]
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 f8a1 	bl	8006b0c <phKeyStore_Sw_GetKeyValuePtrPos>
 80069ca:	4603      	mov	r3, r0
 80069cc:	81bb      	strh	r3, [r7, #12]
 80069ce:	89bb      	ldrh	r3, [r7, #12]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d001      	beq.n	80069d8 <phKeyStore_Sw_FormatKeyEntry+0x6e>
 80069d4:	89bb      	ldrh	r3, [r7, #12]
 80069d6:	e011      	b.n	80069fc <phKeyStore_Sw_FormatKeyEntry+0x92>
        pKeyPair->wVersion = 0;
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	2200      	movs	r2, #0
 80069dc:	841a      	strh	r2, [r3, #32]

        (void) memset(pKeyPair->pKey, 0x00, PH_KEYSTORE_MAX_KEY_SIZE);
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	2220      	movs	r2, #32
 80069e2:	2100      	movs	r1, #0
 80069e4:	4618      	mov	r0, r3
 80069e6:	f018 fa4d 	bl	801ee84 <memset>
    for(wPos = 0; wPos < pDataParams->wNoOfVersions; ++wPos)
 80069ea:	89fb      	ldrh	r3, [r7, #14]
 80069ec:	3301      	adds	r3, #1
 80069ee:	81fb      	strh	r3, [r7, #14]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	89db      	ldrh	r3, [r3, #14]
 80069f4:	89fa      	ldrh	r2, [r7, #14]
 80069f6:	429a      	cmp	r2, r3
 80069f8:	d3e0      	bcc.n	80069bc <phKeyStore_Sw_FormatKeyEntry+0x52>
        pKeyPair->wKeyPairType = PH_KEYSTORE_KEY_PAIR_INVALID;
        (void) memset(pKeyPair->pPubKey, 0x00, sizeof(pKeyPair->pPubKey));
#endif /* NXPBUILD__PH_KEYSTORE_ASYM */
    }

    return PH_ERR_SUCCESS;
 80069fa:	2300      	movs	r3, #0
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <phKeyStore_Sw_SetKey>:
}

/* Interfaces for Symmetric Keys ------------------------------------------------------------------------------------------------------- */
phStatus_t phKeyStore_Sw_SetKey(phKeyStore_Sw_DataParams_t * pDataParams, uint16_t wKeyNo, uint16_t wKeyVer,
    uint16_t wKeyType, uint8_t * pNewKey, uint16_t wNewKeyVer)
{
 8006a04:	b590      	push	{r4, r7, lr}
 8006a06:	b087      	sub	sp, #28
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	4608      	mov	r0, r1
 8006a0e:	4611      	mov	r1, r2
 8006a10:	461a      	mov	r2, r3
 8006a12:	4603      	mov	r3, r0
 8006a14:	817b      	strh	r3, [r7, #10]
 8006a16:	460b      	mov	r3, r1
 8006a18:	813b      	strh	r3, [r7, #8]
 8006a1a:	4613      	mov	r3, r2
 8006a1c:	80fb      	strh	r3, [r7, #6]
    phStatus_t wStatus;
    phKeyStore_Sw_KeyVersionPair_t * pKeyVer;
    PH_CHECK_SUCCESS_FCT(wStatus, phKeyStore_Sw_GetKeyValuePtrVersion(pDataParams, wKeyNo, wKeyVer, &pKeyVer));
 8006a1e:	f107 0310 	add.w	r3, r7, #16
 8006a22:	893a      	ldrh	r2, [r7, #8]
 8006a24:	8979      	ldrh	r1, [r7, #10]
 8006a26:	68f8      	ldr	r0, [r7, #12]
 8006a28:	f000 f827 	bl	8006a7a <phKeyStore_Sw_GetKeyValuePtrVersion>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	82fb      	strh	r3, [r7, #22]
 8006a30:	8afb      	ldrh	r3, [r7, #22]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d001      	beq.n	8006a3a <phKeyStore_Sw_SetKey+0x36>
 8006a36:	8afb      	ldrh	r3, [r7, #22]
 8006a38:	e01b      	b.n	8006a72 <phKeyStore_Sw_SetKey+0x6e>

    /* Check that Key type matches with current Key Type format */
    if(pDataParams->pKeyEntries[wKeyNo].wKeyType != wKeyType)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	685a      	ldr	r2, [r3, #4]
 8006a3e:	897b      	ldrh	r3, [r7, #10]
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	4413      	add	r3, r2
 8006a44:	881b      	ldrh	r3, [r3, #0]
 8006a46:	88fa      	ldrh	r2, [r7, #6]
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d002      	beq.n	8006a52 <phKeyStore_Sw_SetKey+0x4e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8006a4c:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8006a50:	e00f      	b.n	8006a72 <phKeyStore_Sw_SetKey+0x6e>
    }

    /* copy the key and version */
    (void) memcpy(pKeyVer->pKey, pNewKey, phKeyStore_GetKeySize(wKeyType));
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	461c      	mov	r4, r3
 8006a56:	88fb      	ldrh	r3, [r7, #6]
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f000 f88d 	bl	8006b78 <phKeyStore_GetKeySize>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	461a      	mov	r2, r3
 8006a62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a64:	4620      	mov	r0, r4
 8006a66:	f018 fa8c 	bl	801ef82 <memcpy>
    pKeyVer->wVersion = wNewKeyVer;
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8006a6e:	841a      	strh	r2, [r3, #32]

    return PH_ERR_SUCCESS;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	371c      	adds	r7, #28
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd90      	pop	{r4, r7, pc}

08006a7a <phKeyStore_Sw_GetKeyValuePtrVersion>:
    return PH_ERR_SUCCESS;
}

phStatus_t phKeyStore_Sw_GetKeyValuePtrVersion(phKeyStore_Sw_DataParams_t * pDataParams, uint16_t wKeyNo, uint16_t wKeyVer,
    phKeyStore_Sw_KeyVersionPair_t ** pKeyVer)
{
 8006a7a:	b480      	push	{r7}
 8006a7c:	b087      	sub	sp, #28
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	60f8      	str	r0, [r7, #12]
 8006a82:	607b      	str	r3, [r7, #4]
 8006a84:	460b      	mov	r3, r1
 8006a86:	817b      	strh	r3, [r7, #10]
 8006a88:	4613      	mov	r3, r2
 8006a8a:	813b      	strh	r3, [r7, #8]
    uint16_t bPos;
    *pKeyVer = NULL;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	601a      	str	r2, [r3, #0]
    /* Overflow checks */
    if(wKeyNo >= pDataParams->wNoOfKeyEntries)
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	899b      	ldrh	r3, [r3, #12]
 8006a96:	897a      	ldrh	r2, [r7, #10]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d302      	bcc.n	8006aa2 <phKeyStore_Sw_GetKeyValuePtrVersion+0x28>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8006a9c:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8006aa0:	e02e      	b.n	8006b00 <phKeyStore_Sw_GetKeyValuePtrVersion+0x86>
    }

    for(bPos = 0; bPos < pDataParams->wNoOfVersions; bPos++)
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	82fb      	strh	r3, [r7, #22]
 8006aa6:	e01b      	b.n	8006ae0 <phKeyStore_Sw_GetKeyValuePtrVersion+0x66>
    {
        *pKeyVer = &pDataParams->pKeyVersionPairs[(((uint16_t)(((uint32_t)wKeyNo * pDataParams->wNoOfVersions)) & 0xFFFF) + bPos)];
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	689a      	ldr	r2, [r3, #8]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	89db      	ldrh	r3, [r3, #14]
 8006ab0:	8979      	ldrh	r1, [r7, #10]
 8006ab2:	fb11 f303 	smulbb	r3, r1, r3
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	4619      	mov	r1, r3
 8006aba:	8afb      	ldrh	r3, [r7, #22]
 8006abc:	440b      	add	r3, r1
 8006abe:	4619      	mov	r1, r3
 8006ac0:	460b      	mov	r3, r1
 8006ac2:	011b      	lsls	r3, r3, #4
 8006ac4:	440b      	add	r3, r1
 8006ac6:	005b      	lsls	r3, r3, #1
 8006ac8:	441a      	add	r2, r3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	601a      	str	r2, [r3, #0]
        if((*pKeyVer)->wVersion == wKeyVer)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	8c1b      	ldrh	r3, [r3, #32]
 8006ad4:	893a      	ldrh	r2, [r7, #8]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d008      	beq.n	8006aec <phKeyStore_Sw_GetKeyValuePtrVersion+0x72>
    for(bPos = 0; bPos < pDataParams->wNoOfVersions; bPos++)
 8006ada:	8afb      	ldrh	r3, [r7, #22]
 8006adc:	3301      	adds	r3, #1
 8006ade:	82fb      	strh	r3, [r7, #22]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	89db      	ldrh	r3, [r3, #14]
 8006ae4:	8afa      	ldrh	r2, [r7, #22]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d3de      	bcc.n	8006aa8 <phKeyStore_Sw_GetKeyValuePtrVersion+0x2e>
 8006aea:	e000      	b.n	8006aee <phKeyStore_Sw_GetKeyValuePtrVersion+0x74>
        {
            break;
 8006aec:	bf00      	nop
        }
    }
    /* No entry found */
    if(bPos == pDataParams->wNoOfVersions)
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	89db      	ldrh	r3, [r3, #14]
 8006af2:	8afa      	ldrh	r2, [r7, #22]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d102      	bne.n	8006afe <phKeyStore_Sw_GetKeyValuePtrVersion+0x84>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8006af8:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8006afc:	e000      	b.n	8006b00 <phKeyStore_Sw_GetKeyValuePtrVersion+0x86>
    }
    return PH_ERR_SUCCESS;
 8006afe:	2300      	movs	r3, #0
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	371c      	adds	r7, #28
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <phKeyStore_Sw_GetKeyValuePtrPos>:
}
#endif /* NXPBUILD__PH_KEYSTORE_ASYM */

phStatus_t phKeyStore_Sw_GetKeyValuePtrPos(phKeyStore_Sw_DataParams_t * pDataParams, uint16_t wKeyNo, uint16_t wPos,
    phKeyStore_Sw_KeyVersionPair_t ** pKeyVersion)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	607b      	str	r3, [r7, #4]
 8006b16:	460b      	mov	r3, r1
 8006b18:	817b      	strh	r3, [r7, #10]
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	813b      	strh	r3, [r7, #8]
    *pKeyVersion = NULL;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	601a      	str	r2, [r3, #0]
    /* Overflow checks */
    if(wKeyNo >= pDataParams->wNoOfKeyEntries)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	899b      	ldrh	r3, [r3, #12]
 8006b28:	897a      	ldrh	r2, [r7, #10]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d302      	bcc.n	8006b34 <phKeyStore_Sw_GetKeyValuePtrPos+0x28>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8006b2e:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8006b32:	e01b      	b.n	8006b6c <phKeyStore_Sw_GetKeyValuePtrPos+0x60>
    }

    /* Overflow checks */
    if(wPos >= pDataParams->wNoOfVersions)
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	89db      	ldrh	r3, [r3, #14]
 8006b38:	893a      	ldrh	r2, [r7, #8]
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d302      	bcc.n	8006b44 <phKeyStore_Sw_GetKeyValuePtrPos+0x38>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8006b3e:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8006b42:	e013      	b.n	8006b6c <phKeyStore_Sw_GetKeyValuePtrPos+0x60>
    }

    *pKeyVersion = &pDataParams->pKeyVersionPairs[(((uint16_t)(((uint32_t)wKeyNo * pDataParams->wNoOfVersions)) & 0xFFFF) + wPos)];
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	689a      	ldr	r2, [r3, #8]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	89db      	ldrh	r3, [r3, #14]
 8006b4c:	8979      	ldrh	r1, [r7, #10]
 8006b4e:	fb11 f303 	smulbb	r3, r1, r3
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	4619      	mov	r1, r3
 8006b56:	893b      	ldrh	r3, [r7, #8]
 8006b58:	440b      	add	r3, r1
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	460b      	mov	r3, r1
 8006b5e:	011b      	lsls	r3, r3, #4
 8006b60:	440b      	add	r3, r1
 8006b62:	005b      	lsls	r3, r3, #1
 8006b64:	441a      	add	r2, r3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	601a      	str	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8006b6a:	2300      	movs	r3, #0
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3714      	adds	r7, #20
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <phKeyStore_GetKeySize>:
#endif /* NXPBUILD__PH_KEYSTORE_ASYM */
#endif /* NXPRDLIB_REM_GEN_INTFS  */

/* Utility Interfaces ------------------------------------------------------------------------------------------------------------------ */
uint8_t phKeyStore_GetKeySize(uint16_t wKeyType)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	4603      	mov	r3, r0
 8006b80:	80fb      	strh	r3, [r7, #6]
    switch(wKeyType)
 8006b82:	88fb      	ldrh	r3, [r7, #6]
 8006b84:	2b06      	cmp	r3, #6
 8006b86:	d81b      	bhi.n	8006bc0 <phKeyStore_GetKeySize+0x48>
 8006b88:	a201      	add	r2, pc, #4	@ (adr r2, 8006b90 <phKeyStore_GetKeySize+0x18>)
 8006b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b8e:	bf00      	nop
 8006b90:	08006bb5 	.word	0x08006bb5
 8006b94:	08006bb9 	.word	0x08006bb9
 8006b98:	08006bbd 	.word	0x08006bbd
 8006b9c:	08006bb1 	.word	0x08006bb1
 8006ba0:	08006bb5 	.word	0x08006bb5
 8006ba4:	08006bb9 	.word	0x08006bb9
 8006ba8:	08006bad 	.word	0x08006bad
    {
        case PH_KEYSTORE_KEY_TYPE_MIFARE:
            /* 6 bytes for key A + 6 bytes for key B */
            return 12;
 8006bac:	230c      	movs	r3, #12
 8006bae:	e008      	b.n	8006bc2 <phKeyStore_GetKeySize+0x4a>

        case PH_KEYSTORE_KEY_TYPE_DES:
            return 8;
 8006bb0:	2308      	movs	r3, #8
 8006bb2:	e006      	b.n	8006bc2 <phKeyStore_GetKeySize+0x4a>

        case PH_KEYSTORE_KEY_TYPE_2K3DES:
        case PH_KEYSTORE_KEY_TYPE_AES128:
            return 16;
 8006bb4:	2310      	movs	r3, #16
 8006bb6:	e004      	b.n	8006bc2 <phKeyStore_GetKeySize+0x4a>

        case PH_KEYSTORE_KEY_TYPE_3K3DES:
        case PH_KEYSTORE_KEY_TYPE_AES192:
            return 24;
 8006bb8:	2318      	movs	r3, #24
 8006bba:	e002      	b.n	8006bc2 <phKeyStore_GetKeySize+0x4a>

        case PH_KEYSTORE_KEY_TYPE_AES256:
            return 32;
 8006bbc:	2320      	movs	r3, #32
 8006bbe:	e000      	b.n	8006bc2 <phKeyStore_GetKeySize+0x4a>

        default:
            return 0;
 8006bc0:	2300      	movs	r3, #0
    }
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	370c      	adds	r7, #12
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr
 8006bce:	bf00      	nop

08006bd0 <phNfcLib_SetContext>:

/*******************************************************************************
**   Function Definitions
*******************************************************************************/
phNfcLib_Status_t phNfcLib_SetContext(phNfcLib_AppContext_t * pAppContext)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b083      	sub	sp, #12
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
    if (pAppContext == NULL)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d101      	bne.n	8006be2 <phNfcLib_SetContext+0x12>
    {
        return PH_NFCLIB_STATUS_INVALID_PARAMETER;
 8006bde:	2302      	movs	r3, #2
 8006be0:	e010      	b.n	8006c04 <phNfcLib_SetContext+0x34>
    }

    gphNfcLib_Params.pBal = pAppContext->pBalDataparams;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a0a      	ldr	r2, [pc, #40]	@ (8006c10 <phNfcLib_SetContext+0x40>)
 8006be8:	6053      	str	r3, [r2, #4]
#ifdef NXPBUILD__PHPAL_I14443P4MC_SW
    gphNfcLib_Params.pWtxCallback = (pWtxTimerCallback)pAppContext->pWtxCallback;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	461a      	mov	r2, r3
 8006bf0:	4b07      	ldr	r3, [pc, #28]	@ (8006c10 <phNfcLib_SetContext+0x40>)
 8006bf2:	f8c3 2314 	str.w	r2, [r3, #788]	@ 0x314
#endif /* NXPBUILD__PHPAL_I14443P4MC_SW */

#ifdef NXPBUILD__PHPAL_I18092MT_SW
    gphNfcLib_Params.pRtoxCallback = (pRtoxTimerCallback)pAppContext->pRtoxCallback;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	4b04      	ldr	r3, [pc, #16]	@ (8006c10 <phNfcLib_SetContext+0x40>)
 8006bfe:	f8c3 22dc 	str.w	r2, [r3, #732]	@ 0x2dc
#endif /* NXPBUILD__PHPAL_I18092MT_SW */

    return PH_NFCLIB_STATUS_SUCCESS;
 8006c02:	2300      	movs	r3, #0
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	370c      	adds	r7, #12
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr
 8006c10:	20000574 	.word	0x20000574

08006c14 <phNfcLib_CommonLayer_Init>:

/**
* This function will initialize Reader Library Common Layer Components
*/
static phStatus_t phNfcLib_CommonLayer_Init(void)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b086      	sub	sp, #24
 8006c18:	af04      	add	r7, sp, #16
    phStatus_t wStatus = PH_ERR_SUCCESS;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	80fb      	strh	r3, [r7, #6]
    do
    {
#ifdef NXPBUILD__PH_KEYSTORE_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phKeyStore_Sw_Init(
 8006c1e:	2301      	movs	r3, #1
 8006c20:	9303      	str	r3, [sp, #12]
 8006c22:	4b3c      	ldr	r3, [pc, #240]	@ (8006d14 <phNfcLib_CommonLayer_Init+0x100>)
 8006c24:	9302      	str	r3, [sp, #8]
 8006c26:	2302      	movs	r3, #2
 8006c28:	9301      	str	r3, [sp, #4]
 8006c2a:	4b3b      	ldr	r3, [pc, #236]	@ (8006d18 <phNfcLib_CommonLayer_Init+0x104>)
 8006c2c:	9300      	str	r3, [sp, #0]
 8006c2e:	2308      	movs	r3, #8
 8006c30:	4a3a      	ldr	r2, [pc, #232]	@ (8006d1c <phNfcLib_CommonLayer_Init+0x108>)
 8006c32:	2118      	movs	r1, #24
 8006c34:	483a      	ldr	r0, [pc, #232]	@ (8006d20 <phNfcLib_CommonLayer_Init+0x10c>)
 8006c36:	f7ff fe08 	bl	800684a <phKeyStore_Sw_Init>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	80fb      	strh	r3, [r7, #6]
 8006c3e:	88fb      	ldrh	r3, [r7, #6]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d162      	bne.n	8006d0a <phNfcLib_CommonLayer_Init+0xf6>
            NUMBER_OF_KUCENTRIES));

        /* load a Key to the Store */
        /* Note: If You use Key number 0x00, be aware that in SAM
                this Key is the 'Host authentication key' !!! */
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phKeyStore_FormatKeyEntry(PTR_sKeyStore, 1, 0x6));
 8006c44:	2206      	movs	r2, #6
 8006c46:	2101      	movs	r1, #1
 8006c48:	4835      	ldr	r0, [pc, #212]	@ (8006d20 <phNfcLib_CommonLayer_Init+0x10c>)
 8006c4a:	f7ff fe8e 	bl	800696a <phKeyStore_Sw_FormatKeyEntry>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	80fb      	strh	r3, [r7, #6]
 8006c52:	88fb      	ldrh	r3, [r7, #6]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d158      	bne.n	8006d0a <phNfcLib_CommonLayer_Init+0xf6>

        /* Set Key Store */
        PH_CHECK_NFCLIB_INIT_FCT(wStatus,  phKeyStore_SetKey(PTR_sKeyStore, 1, 0, 0x6, &gphNfcLib_Key[0], 0));
 8006c58:	2300      	movs	r3, #0
 8006c5a:	9301      	str	r3, [sp, #4]
 8006c5c:	4b31      	ldr	r3, [pc, #196]	@ (8006d24 <phNfcLib_CommonLayer_Init+0x110>)
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	2306      	movs	r3, #6
 8006c62:	2200      	movs	r2, #0
 8006c64:	2101      	movs	r1, #1
 8006c66:	482e      	ldr	r0, [pc, #184]	@ (8006d20 <phNfcLib_CommonLayer_Init+0x10c>)
 8006c68:	f7ff fecc 	bl	8006a04 <phKeyStore_Sw_SetKey>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	80fb      	strh	r3, [r7, #6]
 8006c70:	88fb      	ldrh	r3, [r7, #6]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d149      	bne.n	8006d0a <phNfcLib_CommonLayer_Init+0xf6>
#if defined(NXPBUILD__PHAL_MFDFEVX_SW) || defined(NXPBUILD__PHAL_MFPEVX_SW) ||         \
    defined(NXPBUILD__PHAL_MFNTAG42XDNA_SW) || defined(NXPBUILD__PHAL_MFDFLIGHT_SW) || \
    defined(NXPBUILD__PHAL_MFDUOX_SW) || defined(NXPBUILD__PHAL_NTAGXDNA_SW)
#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        /* init. crypto */
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phCryptoSym_Sw_Init(
 8006c76:	4a2a      	ldr	r2, [pc, #168]	@ (8006d20 <phNfcLib_CommonLayer_Init+0x10c>)
 8006c78:	2140      	movs	r1, #64	@ 0x40
 8006c7a:	482b      	ldr	r0, [pc, #172]	@ (8006d28 <phNfcLib_CommonLayer_Init+0x114>)
 8006c7c:	f7fc ffed 	bl	8003c5a <phCryptoSym_Sw_Init>
 8006c80:	4603      	mov	r3, r0
 8006c82:	80fb      	strh	r3, [r7, #6]
 8006c84:	88fb      	ldrh	r3, [r7, #6]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d13f      	bne.n	8006d0a <phNfcLib_CommonLayer_Init+0xf6>
            PTR_aAddData_Buffer,
            PRS_INT_BUFFER_SIZE));
#endif /* NXPBUILD__PH_CRYPTOSYM_MBEDTLS */

#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phCryptoSym_Sw_Init(
 8006c8a:	4a25      	ldr	r2, [pc, #148]	@ (8006d20 <phNfcLib_CommonLayer_Init+0x10c>)
 8006c8c:	2140      	movs	r1, #64	@ 0x40
 8006c8e:	4827      	ldr	r0, [pc, #156]	@ (8006d2c <phNfcLib_CommonLayer_Init+0x118>)
 8006c90:	f7fc ffe3 	bl	8003c5a <phCryptoSym_Sw_Init>
 8006c94:	4603      	mov	r3, r0
 8006c96:	80fb      	strh	r3, [r7, #6]
 8006c98:	88fb      	ldrh	r3, [r7, #6]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d135      	bne.n	8006d0a <phNfcLib_CommonLayer_Init+0xf6>
#endif /* NXPBUILD__PH_CRYPTOASYM_MBEDTLS */

#ifdef NXPBUILD__PHAL_MFPEVX_SW
#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        /* Initialize CryptoSym for key diversification. */
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phCryptoSym_Sw_Init(
 8006c9e:	4a20      	ldr	r2, [pc, #128]	@ (8006d20 <phNfcLib_CommonLayer_Init+0x10c>)
 8006ca0:	2140      	movs	r1, #64	@ 0x40
 8006ca2:	4823      	ldr	r0, [pc, #140]	@ (8006d30 <phNfcLib_CommonLayer_Init+0x11c>)
 8006ca4:	f7fc ffd9 	bl	8003c5a <phCryptoSym_Sw_Init>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	80fb      	strh	r3, [r7, #6]
 8006cac:	88fb      	ldrh	r3, [r7, #6]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d12b      	bne.n	8006d0a <phNfcLib_CommonLayer_Init+0xf6>
#endif /* NXPBUILD__PHAL_MFPEVX_SW */

#if defined(NXPBUILD__PHAL_MFDFEVX_SW) || defined(NXPBUILD__PHAL_MFPEVX_SW) || \
    defined(NXPBUILD__PHAL_MFDFLIGHT_SW) || defined(NXPBUILD__PHAL_MFDUOX_SW)
        /* Initialize TMI utility. */
        memset ( &aTmi_Buffer[0], 0x00, sizeof(aTmi_Buffer));
 8006cb2:	22ff      	movs	r2, #255	@ 0xff
 8006cb4:	2100      	movs	r1, #0
 8006cb6:	481f      	ldr	r0, [pc, #124]	@ (8006d34 <phNfcLib_CommonLayer_Init+0x120>)
 8006cb8:	f018 f8e4 	bl	801ee84 <memset>
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phTMIUtils_Init(
 8006cbc:	22ff      	movs	r2, #255	@ 0xff
 8006cbe:	491d      	ldr	r1, [pc, #116]	@ (8006d34 <phNfcLib_CommonLayer_Init+0x120>)
 8006cc0:	481d      	ldr	r0, [pc, #116]	@ (8006d38 <phNfcLib_CommonLayer_Init+0x124>)
 8006cc2:	f000 fc49 	bl	8007558 <phTMIUtils_Init>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	80fb      	strh	r3, [r7, #6]
 8006cca:	88fb      	ldrh	r3, [r7, #6]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d11c      	bne.n	8006d0a <phNfcLib_CommonLayer_Init+0xf6>
#endif /* defined(NXPBUILD__PHAL_MFDFEVX_SW) || defined(NXPBUILD__PHAL_MFPEVX_SW) ||
          defined(NXPBUILD__PHAL_MFNTAG42XDNA_SW) || defined(NXPBUILD__PHAL_MFDFLIGHT_SW) ||
          defined(NXPBUILD__PHAL_MFDUOX_SW) || defined(NXPBUILD__PHAL_NTAGXDNA_SW) */

#ifdef NXPBUILD__PH_CRYPTORNG_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phCryptoSym_Sw_Init(
 8006cd0:	4a13      	ldr	r2, [pc, #76]	@ (8006d20 <phNfcLib_CommonLayer_Init+0x10c>)
 8006cd2:	2140      	movs	r1, #64	@ 0x40
 8006cd4:	4819      	ldr	r0, [pc, #100]	@ (8006d3c <phNfcLib_CommonLayer_Init+0x128>)
 8006cd6:	f7fc ffc0 	bl	8003c5a <phCryptoSym_Sw_Init>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	80fb      	strh	r3, [r7, #6]
 8006cde:	88fb      	ldrh	r3, [r7, #6]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d112      	bne.n	8006d0a <phNfcLib_CommonLayer_Init+0xf6>
            &sCryptoSymRng,
            sizeof(phCryptoSym_Sw_DataParams_t),
            PTR_sKeyStore));

        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phCryptoRng_Sw_Init(
 8006ce4:	4a15      	ldr	r2, [pc, #84]	@ (8006d3c <phNfcLib_CommonLayer_Init+0x128>)
 8006ce6:	2120      	movs	r1, #32
 8006ce8:	4815      	ldr	r0, [pc, #84]	@ (8006d40 <phNfcLib_CommonLayer_Init+0x12c>)
 8006cea:	f7fc fccd 	bl	8003688 <phCryptoRng_Sw_Init>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	80fb      	strh	r3, [r7, #6]
 8006cf2:	88fb      	ldrh	r3, [r7, #6]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d108      	bne.n	8006d0a <phNfcLib_CommonLayer_Init+0xf6>
            PTR_sCryptoRng,
            sizeof(phCryptoRng_mBedTLS_DataParams_t)));
#endif /* NXPBUILD__PH_CRYPTORNG_MBEDTLS */

#ifdef NXPBUILD__PH_CRYPTORNG
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phCryptoRng_Seed(
 8006cf8:	2208      	movs	r2, #8
 8006cfa:	4912      	ldr	r1, [pc, #72]	@ (8006d44 <phNfcLib_CommonLayer_Init+0x130>)
 8006cfc:	4810      	ldr	r0, [pc, #64]	@ (8006d40 <phNfcLib_CommonLayer_Init+0x12c>)
 8006cfe:	f7fc ff73 	bl	8003be8 <phCryptoRng_Seed>
 8006d02:	4603      	mov	r3, r0
 8006d04:	80fb      	strh	r3, [r7, #6]
 8006d06:	88fb      	ldrh	r3, [r7, #6]
 8006d08:	2b00      	cmp	r3, #0
            &aTmi_Buffer[0],
            TMI_BUFFER_SIZE));
#endif /* defined (NXPBUILD__PHAL_MFDFEVX_SAM_NONX) || defined (NXPBUILD__PHAL_MFPEVX_SAM_NONX) */
    }while(FALSE);

    return wStatus;
 8006d0a:	88fb      	ldrh	r3, [r7, #6]
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3708      	adds	r7, #8
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	20001868 	.word	0x20001868
 8006d18:	20001648 	.word	0x20001648
 8006d1c:	20001628 	.word	0x20001628
 8006d20:	20000710 	.word	0x20000710
 8006d24:	20000050 	.word	0x20000050
 8006d28:	20000db4 	.word	0x20000db4
 8006d2c:	20000df4 	.word	0x20000df4
 8006d30:	20000e34 	.word	0x20000e34
 8006d34:	20001244 	.word	0x20001244
 8006d38:	200015d4 	.word	0x200015d4
 8006d3c:	200015e8 	.word	0x200015e8
 8006d40:	20000e74 	.word	0x20000e74
 8006d44:	2000123c 	.word	0x2000123c

08006d48 <phNfcLib_PAL_Init>:

/**
* This function will initialize Reader LIbrary PAL Components
*/
static phStatus_t phNfcLib_PAL_Init(void)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b082      	sub	sp, #8
 8006d4c:	af00      	add	r7, sp, #0
    phStatus_t wStatus = PH_ERR_SUCCESS;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	80fb      	strh	r3, [r7, #6]

    do
    {
        /* Initialize the I14443-3A PAL layer */
#ifdef NXPBUILD__PHPAL_I14443P3A_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalI14443p3a_Sw_Init(
 8006d52:	4a3c      	ldr	r2, [pc, #240]	@ (8006e44 <phNfcLib_PAL_Init+0xfc>)
 8006d54:	2118      	movs	r1, #24
 8006d56:	483c      	ldr	r0, [pc, #240]	@ (8006e48 <phNfcLib_PAL_Init+0x100>)
 8006d58:	f00d f91c 	bl	8013f94 <phpalI14443p3a_Sw_Init>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	80fb      	strh	r3, [r7, #6]
 8006d60:	88fb      	ldrh	r3, [r7, #6]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d169      	bne.n	8006e3a <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_I14443P3A_SW */

        /* Initialize the I14443-3B PAL  component */
#ifdef NXPBUILD__PHPAL_I14443P3B_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalI14443p3b_Sw_Init(
 8006d66:	4a37      	ldr	r2, [pc, #220]	@ (8006e44 <phNfcLib_PAL_Init+0xfc>)
 8006d68:	212c      	movs	r1, #44	@ 0x2c
 8006d6a:	4838      	ldr	r0, [pc, #224]	@ (8006e4c <phNfcLib_PAL_Init+0x104>)
 8006d6c:	f00d ff12 	bl	8014b94 <phpalI14443p3b_Sw_Init>
 8006d70:	4603      	mov	r3, r0
 8006d72:	80fb      	strh	r3, [r7, #6]
 8006d74:	88fb      	ldrh	r3, [r7, #6]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d15f      	bne.n	8006e3a <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_I14443P3B_SW */

        /* Initialize the I14443-4A PAL component */
#ifdef NXPBUILD__PHPAL_I14443P4A_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalI14443p4a_Sw_Init(
 8006d7a:	4a32      	ldr	r2, [pc, #200]	@ (8006e44 <phNfcLib_PAL_Init+0xfc>)
 8006d7c:	2114      	movs	r1, #20
 8006d7e:	4834      	ldr	r0, [pc, #208]	@ (8006e50 <phNfcLib_PAL_Init+0x108>)
 8006d80:	f00e fe94 	bl	8015aac <phpalI14443p4a_Sw_Init>
 8006d84:	4603      	mov	r3, r0
 8006d86:	80fb      	strh	r3, [r7, #6]
 8006d88:	88fb      	ldrh	r3, [r7, #6]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d155      	bne.n	8006e3a <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_I14443P4A_SW */

        /* Initialize the I14443-4 PAL component */
#ifdef NXPBUILD__PHPAL_I14443P4_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalI14443p4_Sw_Init(
 8006d8e:	4a2d      	ldr	r2, [pc, #180]	@ (8006e44 <phNfcLib_PAL_Init+0xfc>)
 8006d90:	2114      	movs	r1, #20
 8006d92:	4830      	ldr	r0, [pc, #192]	@ (8006e54 <phNfcLib_PAL_Init+0x10c>)
 8006d94:	f00e fd70 	bl	8015878 <phpalI14443p4_Sw_Init>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	80fb      	strh	r3, [r7, #6]
 8006d9c:	88fb      	ldrh	r3, [r7, #6]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d14b      	bne.n	8006e3a <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_I14443P4_SW */

        /* Initialize the MIFARE product PAL component */
#ifdef NXPBUILD__PHPAL_MIFARE_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalMifare_Sw_Init(
 8006da2:	4b2c      	ldr	r3, [pc, #176]	@ (8006e54 <phNfcLib_PAL_Init+0x10c>)
 8006da4:	4a27      	ldr	r2, [pc, #156]	@ (8006e44 <phNfcLib_PAL_Init+0xfc>)
 8006da6:	210c      	movs	r1, #12
 8006da8:	482b      	ldr	r0, [pc, #172]	@ (8006e58 <phNfcLib_PAL_Init+0x110>)
 8006daa:	f010 fc7a 	bl	80176a2 <phpalMifare_Sw_Init>
 8006dae:	4603      	mov	r3, r0
 8006db0:	80fb      	strh	r3, [r7, #6]
 8006db2:	88fb      	ldrh	r3, [r7, #6]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d140      	bne.n	8006e3a <phNfcLib_PAL_Init+0xf2>
        ));
#endif /* NXPBUILD__PHPAL_MIFARE_SW */

        /* Initialize PAL FeliCa PAL component */
#ifdef NXPBUILD__PHPAL_FELICA_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalFelica_Sw_Init(
 8006db8:	4a22      	ldr	r2, [pc, #136]	@ (8006e44 <phNfcLib_PAL_Init+0xfc>)
 8006dba:	2120      	movs	r1, #32
 8006dbc:	4827      	ldr	r0, [pc, #156]	@ (8006e5c <phNfcLib_PAL_Init+0x114>)
 8006dbe:	f00c fe8f 	bl	8013ae0 <phpalFelica_Sw_Init>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	80fb      	strh	r3, [r7, #6]
 8006dc6:	88fb      	ldrh	r3, [r7, #6]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d136      	bne.n	8006e3a <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_FELICA_SW */

        /* Initialize the 15693 PAL component */
#ifdef NXPBUILD__PHPAL_SLI15693_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalSli15693_Sw_Init(
 8006dcc:	4a1d      	ldr	r2, [pc, #116]	@ (8006e44 <phNfcLib_PAL_Init+0xfc>)
 8006dce:	211c      	movs	r1, #28
 8006dd0:	4823      	ldr	r0, [pc, #140]	@ (8006e60 <phNfcLib_PAL_Init+0x118>)
 8006dd2:	f010 fc8f 	bl	80176f4 <phpalSli15693_Sw_Init>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	80fb      	strh	r3, [r7, #6]
 8006dda:	88fb      	ldrh	r3, [r7, #6]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d12c      	bne.n	8006e3a <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_SLI15693_SW */

        /* Initialize the 1800p3m3 PAL component */
#ifdef NXPBUILD__PHPAL_I18000P3M3_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalI18000p3m3_Sw_Init(
 8006de0:	4a18      	ldr	r2, [pc, #96]	@ (8006e44 <phNfcLib_PAL_Init+0xfc>)
 8006de2:	210c      	movs	r1, #12
 8006de4:	481f      	ldr	r0, [pc, #124]	@ (8006e64 <phNfcLib_PAL_Init+0x11c>)
 8006de6:	f00f fc3c 	bl	8016662 <phpalI18000p3m3_Sw_Init>
 8006dea:	4603      	mov	r3, r0
 8006dec:	80fb      	strh	r3, [r7, #6]
 8006dee:	88fb      	ldrh	r3, [r7, #6]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d122      	bne.n	8006e3a <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_EPCUID_SW */

        /* Initialize 18092 Initiator PAL component */
#ifdef NXPBUILD__PHPAL_I18092MPI_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus,phpalI18092mPI_Sw_Init(
 8006df4:	4a13      	ldr	r2, [pc, #76]	@ (8006e44 <phNfcLib_PAL_Init+0xfc>)
 8006df6:	2124      	movs	r1, #36	@ 0x24
 8006df8:	481b      	ldr	r0, [pc, #108]	@ (8006e68 <phNfcLib_PAL_Init+0x120>)
 8006dfa:	f00f fe19 	bl	8016a30 <phpalI18092mPI_Sw_Init>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	80fb      	strh	r3, [r7, #6]
 8006e02:	88fb      	ldrh	r3, [r7, #6]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d118      	bne.n	8006e3a <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_I18092MPI_SW */

        /* Initialize 14443-4mC Target PAL component */
#ifdef NXPBUILD__PHPAL_I14443P4MC_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus,phpalI14443p4mC_Sw_Init(
 8006e08:	4b18      	ldr	r3, [pc, #96]	@ (8006e6c <phNfcLib_PAL_Init+0x124>)
 8006e0a:	f8d3 3314 	ldr.w	r3, [r3, #788]	@ 0x314
 8006e0e:	4a0d      	ldr	r2, [pc, #52]	@ (8006e44 <phNfcLib_PAL_Init+0xfc>)
 8006e10:	2134      	movs	r1, #52	@ 0x34
 8006e12:	4817      	ldr	r0, [pc, #92]	@ (8006e70 <phNfcLib_PAL_Init+0x128>)
 8006e14:	f00f fb7e 	bl	8016514 <phpalI14443p4mC_Sw_Init>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	80fb      	strh	r3, [r7, #6]
 8006e1c:	88fb      	ldrh	r3, [r7, #6]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d10b      	bne.n	8006e3a <phNfcLib_PAL_Init+0xf2>
            ));
#endif /* NXPBUILD__PHPAL_I14443P4MC_SW */

        /* Initialize 18092 Target PAL component */
#ifdef NXPBUILD__PHPAL_I18092MT_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus,phpalI18092mT_Sw_Init(
 8006e22:	4b12      	ldr	r3, [pc, #72]	@ (8006e6c <phNfcLib_PAL_Init+0x124>)
 8006e24:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8006e28:	4a06      	ldr	r2, [pc, #24]	@ (8006e44 <phNfcLib_PAL_Init+0xfc>)
 8006e2a:	214c      	movs	r1, #76	@ 0x4c
 8006e2c:	4811      	ldr	r0, [pc, #68]	@ (8006e74 <phNfcLib_PAL_Init+0x12c>)
 8006e2e:	f010 fb87 	bl	8017540 <phpalI18092mT_Sw_Init>
 8006e32:	4603      	mov	r3, r0
 8006e34:	80fb      	strh	r3, [r7, #6]
 8006e36:	88fb      	ldrh	r3, [r7, #6]
 8006e38:	2b00      	cmp	r3, #0
            ));
#endif /* NXPBUILD__PHPAL_I18092MT_SW */

    }while(FALSE);

    return wStatus;
 8006e3a:	88fb      	ldrh	r3, [r7, #6]
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3708      	adds	r7, #8
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}
 8006e44:	2000057c 	.word	0x2000057c
 8006e48:	2000072c 	.word	0x2000072c
 8006e4c:	20000744 	.word	0x20000744
 8006e50:	20000770 	.word	0x20000770
 8006e54:	20000784 	.word	0x20000784
 8006e58:	2000088c 	.word	0x2000088c
 8006e5c:	200007c0 	.word	0x200007c0
 8006e60:	20000798 	.word	0x20000798
 8006e64:	200007b4 	.word	0x200007b4
 8006e68:	200007e0 	.word	0x200007e0
 8006e6c:	20000574 	.word	0x20000574
 8006e70:	20000854 	.word	0x20000854
 8006e74:	20000804 	.word	0x20000804

08006e78 <phNfcLib_AL_Init>:

/**
* This function will initialize the Reader Library AL Components
*/
static phStatus_t phNfcLib_AL_Init(void)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b088      	sub	sp, #32
 8006e7c:	af06      	add	r7, sp, #24
    phStatus_t wStatus = PH_ERR_SUCCESS;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	80fb      	strh	r3, [r7, #6]

    do
    {
        /* Initialize AL FeliCa component */
#ifdef NXPBUILD__PHAL_FELICA_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalFelica_Sw_Init(
 8006e82:	4a7b      	ldr	r2, [pc, #492]	@ (8007070 <phNfcLib_AL_Init+0x1f8>)
 8006e84:	210c      	movs	r1, #12
 8006e86:	487b      	ldr	r0, [pc, #492]	@ (8007074 <phNfcLib_AL_Init+0x1fc>)
 8006e88:	f005 fc14 	bl	800c6b4 <phalFelica_Sw_Init>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	80fb      	strh	r3, [r7, #6]
 8006e90:	88fb      	ldrh	r3, [r7, #6]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	f040 80e6 	bne.w	8007064 <phNfcLib_AL_Init+0x1ec>
            &gphNfcLib_Params.spalFelica));
#endif /* NXPBUILD__PHAL_FELICA_SW */

        /* Initialize AL MIFARE Classic contactless IC component */
#ifdef NXPBUILD__PHAL_MFC_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMfc_Sw_Init(
 8006e98:	4b77      	ldr	r3, [pc, #476]	@ (8007078 <phNfcLib_AL_Init+0x200>)
 8006e9a:	4a78      	ldr	r2, [pc, #480]	@ (800707c <phNfcLib_AL_Init+0x204>)
 8006e9c:	210c      	movs	r1, #12
 8006e9e:	4878      	ldr	r0, [pc, #480]	@ (8007080 <phNfcLib_AL_Init+0x208>)
 8006ea0:	f005 fd60 	bl	800c964 <phalMfc_Sw_Init>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	80fb      	strh	r3, [r7, #6]
 8006ea8:	88fb      	ldrh	r3, [r7, #6]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	f040 80da 	bne.w	8007064 <phNfcLib_AL_Init+0x1ec>
            PTR_sKeyStore));
#endif /* NXPBUILD__PHAL_MFC_SW */

        /* Initialize AL MIFARE Ultralight contactless IC component */
#ifdef NXPBUILD__PHAL_MFUL_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMful_Sw_Init(
 8006eb0:	4b74      	ldr	r3, [pc, #464]	@ (8007084 <phNfcLib_AL_Init+0x20c>)
 8006eb2:	9301      	str	r3, [sp, #4]
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	9300      	str	r3, [sp, #0]
 8006eb8:	4b6f      	ldr	r3, [pc, #444]	@ (8007078 <phNfcLib_AL_Init+0x200>)
 8006eba:	4a70      	ldr	r2, [pc, #448]	@ (800707c <phNfcLib_AL_Init+0x204>)
 8006ebc:	211c      	movs	r1, #28
 8006ebe:	4872      	ldr	r0, [pc, #456]	@ (8007088 <phNfcLib_AL_Init+0x210>)
 8006ec0:	f006 f850 	bl	800cf64 <phalMful_Sw_Init>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	80fb      	strh	r3, [r7, #6]
 8006ec8:	88fb      	ldrh	r3, [r7, #6]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f040 80ca 	bne.w	8007064 <phNfcLib_AL_Init+0x1ec>
            PTR_sCryptoRng));
#endif /* NXPBUILD__PHAL_MFUL_SW */

        /* Initialize AL MIFARE DESFire contactless IC component */
#ifdef NXPBUILD__PHAL_MFDF_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMfdf_Sw_Init(
 8006ed0:	4b6e      	ldr	r3, [pc, #440]	@ (800708c <phNfcLib_AL_Init+0x214>)
 8006ed2:	9302      	str	r3, [sp, #8]
 8006ed4:	4b6b      	ldr	r3, [pc, #428]	@ (8007084 <phNfcLib_AL_Init+0x20c>)
 8006ed6:	9301      	str	r3, [sp, #4]
 8006ed8:	2300      	movs	r3, #0
 8006eda:	9300      	str	r3, [sp, #0]
 8006edc:	4b66      	ldr	r3, [pc, #408]	@ (8007078 <phNfcLib_AL_Init+0x200>)
 8006ede:	4a67      	ldr	r2, [pc, #412]	@ (800707c <phNfcLib_AL_Init+0x204>)
 8006ee0:	2168      	movs	r1, #104	@ 0x68
 8006ee2:	486b      	ldr	r0, [pc, #428]	@ (8007090 <phNfcLib_AL_Init+0x218>)
 8006ee4:	f005 fd67 	bl	800c9b6 <phalMfdf_Sw_Init>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	80fb      	strh	r3, [r7, #6]
 8006eec:	88fb      	ldrh	r3, [r7, #6]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	f040 80b8 	bne.w	8007064 <phNfcLib_AL_Init+0x1ec>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHAL_MFDF_SW */

#ifdef NXPBUILD__PHAL_VCA_SW
        /* Initialize the VCA component */
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalVca_Sw_Init(
 8006ef4:	4b67      	ldr	r3, [pc, #412]	@ (8007094 <phNfcLib_AL_Init+0x21c>)
 8006ef6:	881b      	ldrh	r3, [r3, #0]
 8006ef8:	4a67      	ldr	r2, [pc, #412]	@ (8007098 <phNfcLib_AL_Init+0x220>)
 8006efa:	8812      	ldrh	r2, [r2, #0]
 8006efc:	9205      	str	r2, [sp, #20]
 8006efe:	4a67      	ldr	r2, [pc, #412]	@ (800709c <phNfcLib_AL_Init+0x224>)
 8006f00:	9204      	str	r2, [sp, #16]
 8006f02:	9303      	str	r3, [sp, #12]
 8006f04:	4b66      	ldr	r3, [pc, #408]	@ (80070a0 <phNfcLib_AL_Init+0x228>)
 8006f06:	9302      	str	r3, [sp, #8]
 8006f08:	4b5e      	ldr	r3, [pc, #376]	@ (8007084 <phNfcLib_AL_Init+0x20c>)
 8006f0a:	9301      	str	r3, [sp, #4]
 8006f0c:	4b65      	ldr	r3, [pc, #404]	@ (80070a4 <phNfcLib_AL_Init+0x22c>)
 8006f0e:	9300      	str	r3, [sp, #0]
 8006f10:	4b59      	ldr	r3, [pc, #356]	@ (8007078 <phNfcLib_AL_Init+0x200>)
 8006f12:	4a5a      	ldr	r2, [pc, #360]	@ (800707c <phNfcLib_AL_Init+0x204>)
 8006f14:	2154      	movs	r1, #84	@ 0x54
 8006f16:	4864      	ldr	r0, [pc, #400]	@ (80070a8 <phNfcLib_AL_Init+0x230>)
 8006f18:	f006 f959 	bl	800d1ce <phalVca_Sw_Init>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	80fb      	strh	r3, [r7, #6]
 8006f20:	88fb      	ldrh	r3, [r7, #6]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	f040 809e 	bne.w	8007064 <phNfcLib_AL_Init+0x1ec>
            wNumCardTableStorageEntries));
#endif /* NXPBUILD__PHAL_VCA_SW */

        /* Initialize AL MIFARE DESFire EVx contactless IC component */
#ifdef NXPBUILD__PHAL_MFDFEVX_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMfdfEVx_Sw_Init(
 8006f28:	4b58      	ldr	r3, [pc, #352]	@ (800708c <phNfcLib_AL_Init+0x214>)
 8006f2a:	9305      	str	r3, [sp, #20]
 8006f2c:	4b5e      	ldr	r3, [pc, #376]	@ (80070a8 <phNfcLib_AL_Init+0x230>)
 8006f2e:	9304      	str	r3, [sp, #16]
 8006f30:	4b5e      	ldr	r3, [pc, #376]	@ (80070ac <phNfcLib_AL_Init+0x234>)
 8006f32:	9303      	str	r3, [sp, #12]
 8006f34:	4b53      	ldr	r3, [pc, #332]	@ (8007084 <phNfcLib_AL_Init+0x20c>)
 8006f36:	9302      	str	r3, [sp, #8]
 8006f38:	4b5d      	ldr	r3, [pc, #372]	@ (80070b0 <phNfcLib_AL_Init+0x238>)
 8006f3a:	9301      	str	r3, [sp, #4]
 8006f3c:	4b59      	ldr	r3, [pc, #356]	@ (80070a4 <phNfcLib_AL_Init+0x22c>)
 8006f3e:	9300      	str	r3, [sp, #0]
 8006f40:	4b4d      	ldr	r3, [pc, #308]	@ (8007078 <phNfcLib_AL_Init+0x200>)
 8006f42:	4a4e      	ldr	r2, [pc, #312]	@ (800707c <phNfcLib_AL_Init+0x204>)
 8006f44:	21b4      	movs	r1, #180	@ 0xb4
 8006f46:	485b      	ldr	r0, [pc, #364]	@ (80070b4 <phNfcLib_AL_Init+0x23c>)
 8006f48:	f005 fd9f 	bl	800ca8a <phalMfdfEVx_Sw_Init>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	80fb      	strh	r3, [r7, #6]
 8006f50:	88fb      	ldrh	r3, [r7, #6]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	f040 8086 	bne.w	8007064 <phNfcLib_AL_Init+0x1ec>
            &sTMI,
            &sVca,
            &gphNfcLib_Params.sHal));

#ifdef NXPBUILD__PHAL_VCA_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalVca_SetApplicationType(
 8006f58:	4956      	ldr	r1, [pc, #344]	@ (80070b4 <phNfcLib_AL_Init+0x23c>)
 8006f5a:	4853      	ldr	r0, [pc, #332]	@ (80070a8 <phNfcLib_AL_Init+0x230>)
 8006f5c:	f006 faad 	bl	800d4ba <phalVca_SetApplicationType>
 8006f60:	4603      	mov	r3, r0
 8006f62:	80fb      	strh	r3, [r7, #6]
 8006f64:	88fb      	ldrh	r3, [r7, #6]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d17c      	bne.n	8007064 <phNfcLib_AL_Init+0x1ec>
#endif /* NXPBUILD__PHAL_VCA_SW */
#endif /* NXPBUILD__PHAL_MFDFEVX_SW */

        /* Initialize AL MIFARE DESFire Light contactless IC component */
#ifdef NXPBUILD__PHAL_MFDFLIGHT_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMfdfLight_Sw_Init(
 8006f6a:	4b48      	ldr	r3, [pc, #288]	@ (800708c <phNfcLib_AL_Init+0x214>)
 8006f6c:	9304      	str	r3, [sp, #16]
 8006f6e:	4b4f      	ldr	r3, [pc, #316]	@ (80070ac <phNfcLib_AL_Init+0x234>)
 8006f70:	9303      	str	r3, [sp, #12]
 8006f72:	4b44      	ldr	r3, [pc, #272]	@ (8007084 <phNfcLib_AL_Init+0x20c>)
 8006f74:	9302      	str	r3, [sp, #8]
 8006f76:	4b4e      	ldr	r3, [pc, #312]	@ (80070b0 <phNfcLib_AL_Init+0x238>)
 8006f78:	9301      	str	r3, [sp, #4]
 8006f7a:	4b4a      	ldr	r3, [pc, #296]	@ (80070a4 <phNfcLib_AL_Init+0x22c>)
 8006f7c:	9300      	str	r3, [sp, #0]
 8006f7e:	4b3e      	ldr	r3, [pc, #248]	@ (8007078 <phNfcLib_AL_Init+0x200>)
 8006f80:	4a3e      	ldr	r2, [pc, #248]	@ (800707c <phNfcLib_AL_Init+0x204>)
 8006f82:	21ac      	movs	r1, #172	@ 0xac
 8006f84:	484c      	ldr	r0, [pc, #304]	@ (80070b8 <phNfcLib_AL_Init+0x240>)
 8006f86:	f005 fe32 	bl	800cbee <phalMfdfLight_Sw_Init>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	80fb      	strh	r3, [r7, #6]
 8006f8e:	88fb      	ldrh	r3, [r7, #6]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d167      	bne.n	8007064 <phNfcLib_AL_Init+0x1ec>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHAL_MFDFLIGHT_SW */

        /* Initialize AL MIFARE Plus Ev1 contactless IC component */
#ifdef NXPBUILD__PHAL_MFPEVX_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMfpEVx_Sw_Init (
 8006f94:	4b44      	ldr	r3, [pc, #272]	@ (80070a8 <phNfcLib_AL_Init+0x230>)
 8006f96:	9305      	str	r3, [sp, #20]
 8006f98:	4b44      	ldr	r3, [pc, #272]	@ (80070ac <phNfcLib_AL_Init+0x234>)
 8006f9a:	9304      	str	r3, [sp, #16]
 8006f9c:	4b47      	ldr	r3, [pc, #284]	@ (80070bc <phNfcLib_AL_Init+0x244>)
 8006f9e:	9303      	str	r3, [sp, #12]
 8006fa0:	4b38      	ldr	r3, [pc, #224]	@ (8007084 <phNfcLib_AL_Init+0x20c>)
 8006fa2:	9302      	str	r3, [sp, #8]
 8006fa4:	4b42      	ldr	r3, [pc, #264]	@ (80070b0 <phNfcLib_AL_Init+0x238>)
 8006fa6:	9301      	str	r3, [sp, #4]
 8006fa8:	4b3e      	ldr	r3, [pc, #248]	@ (80070a4 <phNfcLib_AL_Init+0x22c>)
 8006faa:	9300      	str	r3, [sp, #0]
 8006fac:	4b32      	ldr	r3, [pc, #200]	@ (8007078 <phNfcLib_AL_Init+0x200>)
 8006fae:	4a33      	ldr	r2, [pc, #204]	@ (800707c <phNfcLib_AL_Init+0x204>)
 8006fb0:	2184      	movs	r1, #132	@ 0x84
 8006fb2:	4843      	ldr	r0, [pc, #268]	@ (80070c0 <phNfcLib_AL_Init+0x248>)
 8006fb4:	f005 fed9 	bl	800cd6a <phalMfpEVx_Sw_Init>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	80fb      	strh	r3, [r7, #6]
 8006fbc:	88fb      	ldrh	r3, [r7, #6]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d150      	bne.n	8007064 <phNfcLib_AL_Init+0x1ec>
            &sTMI,
            PH_NFCLIB_VCA_DATAPARAMS));

#ifdef NXPBUILD__PHAL_VCA
        /* Initialize the MIFARE Plus EV1 component */
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalVca_SetApplicationType(
 8006fc2:	493f      	ldr	r1, [pc, #252]	@ (80070c0 <phNfcLib_AL_Init+0x248>)
 8006fc4:	4838      	ldr	r0, [pc, #224]	@ (80070a8 <phNfcLib_AL_Init+0x230>)
 8006fc6:	f006 fa78 	bl	800d4ba <phalVca_SetApplicationType>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	80fb      	strh	r3, [r7, #6]
 8006fce:	88fb      	ldrh	r3, [r7, #6]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d147      	bne.n	8007064 <phNfcLib_AL_Init+0x1ec>
#endif /* NXPBUILD__PHAL_VCA */
#endif /* NXPBUILD__PHAL_MFPEVX_SW */

        /* Initialize AL MIFARE NTAG 42x DNA contactless IC component */
#ifdef NXPBUILD__PHAL_MFNTAG42XDNA_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMfNtag42XDna_Sw_Init(
 8006fd4:	4b2d      	ldr	r3, [pc, #180]	@ (800708c <phNfcLib_AL_Init+0x214>)
 8006fd6:	9303      	str	r3, [sp, #12]
 8006fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8007084 <phNfcLib_AL_Init+0x20c>)
 8006fda:	9302      	str	r3, [sp, #8]
 8006fdc:	4b34      	ldr	r3, [pc, #208]	@ (80070b0 <phNfcLib_AL_Init+0x238>)
 8006fde:	9301      	str	r3, [sp, #4]
 8006fe0:	4b30      	ldr	r3, [pc, #192]	@ (80070a4 <phNfcLib_AL_Init+0x22c>)
 8006fe2:	9300      	str	r3, [sp, #0]
 8006fe4:	4b24      	ldr	r3, [pc, #144]	@ (8007078 <phNfcLib_AL_Init+0x200>)
 8006fe6:	4a25      	ldr	r2, [pc, #148]	@ (800707c <phNfcLib_AL_Init+0x204>)
 8006fe8:	21a8      	movs	r1, #168	@ 0xa8
 8006fea:	4836      	ldr	r0, [pc, #216]	@ (80070c4 <phNfcLib_AL_Init+0x24c>)
 8006fec:	f005 fc06 	bl	800c7fc <phalMfNtag42XDna_Sw_Init>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	80fb      	strh	r3, [r7, #6]
 8006ff4:	88fb      	ldrh	r3, [r7, #6]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d134      	bne.n	8007064 <phNfcLib_AL_Init+0x1ec>
                PHAL_MFDUOX_PRS_BUFFER_SIZE_MINIMUM));
#endif /* NXPBUILD__PHAL_MFDUOX_SW */

        /* Initialize the T1T AL component */
#ifdef NXPBUILD__PHAL_T1T_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalT1T_Sw_Init(
 8006ffa:	4a33      	ldr	r2, [pc, #204]	@ (80070c8 <phNfcLib_AL_Init+0x250>)
 8006ffc:	2110      	movs	r1, #16
 8006ffe:	4833      	ldr	r0, [pc, #204]	@ (80070cc <phNfcLib_AL_Init+0x254>)
 8007000:	f005 ffeb 	bl	800cfda <phalT1T_Sw_Init>
 8007004:	4603      	mov	r3, r0
 8007006:	80fb      	strh	r3, [r7, #6]
 8007008:	88fb      	ldrh	r3, [r7, #6]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d12a      	bne.n	8007064 <phNfcLib_AL_Init+0x1ec>
            &gphNfcLib_Params.spalI14443p3a));
#endif /* NXPBUILD__PHAL_T1T_SW */

        /* Initialize the ISO ICODE AL component */
#ifdef NXPBUILD__PHAL_ICODE_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalICode_Sw_Init(
 800700e:	4b1a      	ldr	r3, [pc, #104]	@ (8007078 <phNfcLib_AL_Init+0x200>)
 8007010:	9301      	str	r3, [sp, #4]
 8007012:	4b1c      	ldr	r3, [pc, #112]	@ (8007084 <phNfcLib_AL_Init+0x20c>)
 8007014:	9300      	str	r3, [sp, #0]
 8007016:	2300      	movs	r3, #0
 8007018:	4a2d      	ldr	r2, [pc, #180]	@ (80070d0 <phNfcLib_AL_Init+0x258>)
 800701a:	2120      	movs	r1, #32
 800701c:	482d      	ldr	r0, [pc, #180]	@ (80070d4 <phNfcLib_AL_Init+0x25c>)
 800701e:	f005 fbb4 	bl	800c78a <phalICode_Sw_Init>
 8007022:	4603      	mov	r3, r0
 8007024:	80fb      	strh	r3, [r7, #6]
 8007026:	88fb      	ldrh	r3, [r7, #6]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d11b      	bne.n	8007064 <phNfcLib_AL_Init+0x1ec>
            PTR_sKeyStore));
#endif /* NXPBUILD__PHAL_ICODE_SW */

        /* Initialize the Tag operations component */
#ifdef NXPBUILD__PHAL_TOP_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalTop_Sw_Init(
 800702c:	4b26      	ldr	r3, [pc, #152]	@ (80070c8 <phNfcLib_AL_Init+0x250>)
 800702e:	9303      	str	r3, [sp, #12]
 8007030:	4b28      	ldr	r3, [pc, #160]	@ (80070d4 <phNfcLib_AL_Init+0x25c>)
 8007032:	9302      	str	r3, [sp, #8]
 8007034:	4b11      	ldr	r3, [pc, #68]	@ (800707c <phNfcLib_AL_Init+0x204>)
 8007036:	9301      	str	r3, [sp, #4]
 8007038:	4b0e      	ldr	r3, [pc, #56]	@ (8007074 <phNfcLib_AL_Init+0x1fc>)
 800703a:	9300      	str	r3, [sp, #0]
 800703c:	4b12      	ldr	r3, [pc, #72]	@ (8007088 <phNfcLib_AL_Init+0x210>)
 800703e:	4a23      	ldr	r2, [pc, #140]	@ (80070cc <phNfcLib_AL_Init+0x254>)
 8007040:	2180      	movs	r1, #128	@ 0x80
 8007042:	4825      	ldr	r0, [pc, #148]	@ (80070d8 <phNfcLib_AL_Init+0x260>)
 8007044:	f006 f873 	bl	800d12e <phalTop_Sw_Init>
 8007048:	4603      	mov	r3, r0
 800704a:	80fb      	strh	r3, [r7, #6]
 800704c:	88fb      	ldrh	r3, [r7, #6]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d108      	bne.n	8007064 <phNfcLib_AL_Init+0x1ec>
              PTR_spalI14443p3a));
#endif /* NXPBUILD__PHAL_TOP_SW */

        /* Initialize the 18000p3m3 AL component */
#ifdef NXPBUILD__PHAL_I18000P3M3_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalI18000p3m3_Sw_Init(
 8007052:	4a22      	ldr	r2, [pc, #136]	@ (80070dc <phNfcLib_AL_Init+0x264>)
 8007054:	210c      	movs	r1, #12
 8007056:	4822      	ldr	r0, [pc, #136]	@ (80070e0 <phNfcLib_AL_Init+0x268>)
 8007058:	f005 fb54 	bl	800c704 <phalI18000p3m3_Sw_Init>
 800705c:	4603      	mov	r3, r0
 800705e:	80fb      	strh	r3, [r7, #6]
 8007060:	88fb      	ldrh	r3, [r7, #6]
 8007062:	2b00      	cmp	r3, #0
            &gphNfcLib_Params.spalI18000p3m3));
#endif /* NXPBUILD__PHAL_I18000P3M3_SW */

    }while(FALSE);

    return wStatus;
 8007064:	88fb      	ldrh	r3, [r7, #6]
}
 8007066:	4618      	mov	r0, r3
 8007068:	3708      	adds	r7, #8
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	200007c0 	.word	0x200007c0
 8007074:	200008a4 	.word	0x200008a4
 8007078:	20000710 	.word	0x20000710
 800707c:	2000088c 	.word	0x2000088c
 8007080:	200008d0 	.word	0x200008d0
 8007084:	20000e74 	.word	0x20000e74
 8007088:	20000b28 	.word	0x20000b28
 800708c:	2000057c 	.word	0x2000057c
 8007090:	200008dc 	.word	0x200008dc
 8007094:	2000004a 	.word	0x2000004a
 8007098:	2000004c 	.word	0x2000004c
 800709c:	20001404 	.word	0x20001404
 80070a0:	20001344 	.word	0x20001344
 80070a4:	20000db4 	.word	0x20000db4
 80070a8:	20001580 	.word	0x20001580
 80070ac:	200015d4 	.word	0x200015d4
 80070b0:	20000df4 	.word	0x20000df4
 80070b4:	20000944 	.word	0x20000944
 80070b8:	200009f8 	.word	0x200009f8
 80070bc:	20000e34 	.word	0x20000e34
 80070c0:	20000aa4 	.word	0x20000aa4
 80070c4:	20000b44 	.word	0x20000b44
 80070c8:	2000072c 	.word	0x2000072c
 80070cc:	20000bec 	.word	0x20000bec
 80070d0:	20000798 	.word	0x20000798
 80070d4:	200008b0 	.word	0x200008b0
 80070d8:	20000bfc 	.word	0x20000bfc
 80070dc:	200007b4 	.word	0x200007b4
 80070e0:	20000898 	.word	0x20000898

080070e4 <phNfcLib_Init>:

phNfcLib_Status_t phNfcLib_Init(void)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b086      	sub	sp, #24
 80070e8:	af04      	add	r7, sp, #16
    phStatus_t        wStatus  = PH_ERR_SUCCESS;
 80070ea:	2300      	movs	r3, #0
 80070ec:	80fb      	strh	r3, [r7, #6]
    phNfcLib_Status_t dwStatus = PH_NFCLIB_STATUS_INVALID_STATE;
 80070ee:	2301      	movs	r3, #1
 80070f0:	603b      	str	r3, [r7, #0]

    if (((phNfcLib_StateMachine_t)gphNfcLib_State.bNfcLibState) == eNfcLib_ResetState)
 80070f2:	4b4d      	ldr	r3, [pc, #308]	@ (8007228 <phNfcLib_Init+0x144>)
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f040 8091 	bne.w	800721e <phNfcLib_Init+0x13a>
    {
        do
        {
            /* Perform Reader Library Common Layer Initialization */
            PH_CHECK_NFCLIB_INIT_FCT(wStatus, phNfcLib_CommonLayer_Init());
 80070fc:	f7ff fd8a 	bl	8006c14 <phNfcLib_CommonLayer_Init>
 8007100:	4603      	mov	r3, r0
 8007102:	80fb      	strh	r3, [r7, #6]
 8007104:	88fb      	ldrh	r3, [r7, #6]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d15d      	bne.n	80071c6 <phNfcLib_Init+0xe2>
                PH_NXPNFCRDLIB_CONFIG_HAL_RX_BUFFSIZE));
#endif /* NXPBUILD__PHHAL_HW_RC663 */

#ifdef NXPBUILD__PHHAL_HW_PN5180
            /* Initialize the Pn5180 HAL component */
            PH_CHECK_SUCCESS_FCT(wStatus, phhalHw_Pn5180_Init(
 800710a:	4b48      	ldr	r3, [pc, #288]	@ (800722c <phNfcLib_Init+0x148>)
 800710c:	685a      	ldr	r2, [r3, #4]
 800710e:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8007112:	9303      	str	r3, [sp, #12]
 8007114:	4b46      	ldr	r3, [pc, #280]	@ (8007230 <phNfcLib_Init+0x14c>)
 8007116:	9302      	str	r3, [sp, #8]
 8007118:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800711c:	9301      	str	r3, [sp, #4]
 800711e:	4b45      	ldr	r3, [pc, #276]	@ (8007234 <phNfcLib_Init+0x150>)
 8007120:	9300      	str	r3, [sp, #0]
 8007122:	4b45      	ldr	r3, [pc, #276]	@ (8007238 <phNfcLib_Init+0x154>)
 8007124:	f44f 71ca 	mov.w	r1, #404	@ 0x194
 8007128:	4844      	ldr	r0, [pc, #272]	@ (800723c <phNfcLib_Init+0x158>)
 800712a:	f006 fa23 	bl	800d574 <phhalHw_Pn5180_Init>
 800712e:	4603      	mov	r3, r0
 8007130:	80fb      	strh	r3, [r7, #6]
 8007132:	88fb      	ldrh	r3, [r7, #6]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d001      	beq.n	800713c <phNfcLib_Init+0x58>
 8007138:	88fb      	ldrh	r3, [r7, #6]
 800713a:	e071      	b.n	8007220 <phNfcLib_Init+0x13c>
                gphNfcLib_State.bHalBufferRx,
                PH_NXPNFCRDLIB_CONFIG_HAL_RX_BUFFSIZE));
#endif /* NXPBUILD__PHHAL_HW_PN7462AU */

            /* Perform Reader Library PAL Initialization */
            PH_CHECK_NFCLIB_INIT_FCT(wStatus, phNfcLib_PAL_Init());
 800713c:	f7ff fe04 	bl	8006d48 <phNfcLib_PAL_Init>
 8007140:	4603      	mov	r3, r0
 8007142:	80fb      	strh	r3, [r7, #6]
 8007144:	88fb      	ldrh	r3, [r7, #6]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d13d      	bne.n	80071c6 <phNfcLib_Init+0xe2>

            /* Perform Reader Library AL Initialization */
            PH_CHECK_NFCLIB_INIT_FCT(wStatus, phNfcLib_AL_Init());
 800714a:	f7ff fe95 	bl	8006e78 <phNfcLib_AL_Init>
 800714e:	4603      	mov	r3, r0
 8007150:	80fb      	strh	r3, [r7, #6]
 8007152:	88fb      	ldrh	r3, [r7, #6]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d136      	bne.n	80071c6 <phNfcLib_Init+0xe2>
                PH_NXPNFCRDLIB_CONFIG_HCE_BUFF_LENGTH));
#endif /* NXPBUILD__PHCE_T4T_SW */

            /* Initialize the discover component */
#ifdef NXPBUILD__PHAC_DISCLOOP_SW
            PH_CHECK_NFCLIB_INIT_FCT(wStatus, phacDiscLoop_Sw_Init(
 8007158:	4a38      	ldr	r2, [pc, #224]	@ (800723c <phNfcLib_Init+0x158>)
 800715a:	f44f 719c 	mov.w	r1, #312	@ 0x138
 800715e:	4838      	ldr	r0, [pc, #224]	@ (8007240 <phNfcLib_Init+0x15c>)
 8007160:	f000 fc18 	bl	8007994 <phacDiscLoop_Sw_Init>
 8007164:	4603      	mov	r3, r0
 8007166:	80fb      	strh	r3, [r7, #6]
 8007168:	88fb      	ldrh	r3, [r7, #6]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d12b      	bne.n	80071c6 <phNfcLib_Init+0xe2>
                &gphNfcLib_Params.sDiscLoop,
                (uint16_t)(sizeof(phacDiscLoop_Sw_DataParams_t)),
                &gphNfcLib_Params.sHal));

            /* Assign other layer parameters in discovery loop */
            gphNfcLib_Params.sDiscLoop.pHalDataParams = &gphNfcLib_Params.sHal;
 800716e:	4b2f      	ldr	r3, [pc, #188]	@ (800722c <phNfcLib_Init+0x148>)
 8007170:	4a32      	ldr	r2, [pc, #200]	@ (800723c <phNfcLib_Init+0x158>)
 8007172:	f8c3 2730 	str.w	r2, [r3, #1840]	@ 0x730

#ifdef NXPBUILD__PHPAL_I14443P3A_SW
            gphNfcLib_Params.sDiscLoop.pPal1443p3aDataParams = &gphNfcLib_Params.spalI14443p3a;
 8007176:	4b2d      	ldr	r3, [pc, #180]	@ (800722c <phNfcLib_Init+0x148>)
 8007178:	4a32      	ldr	r2, [pc, #200]	@ (8007244 <phNfcLib_Init+0x160>)
 800717a:	f8c3 2734 	str.w	r2, [r3, #1844]	@ 0x734
#endif /* NXPBUILD__PHPAL_I14443P3A_SW */

#ifdef NXPBUILD__PHPAL_I14443P3B_SW
            gphNfcLib_Params.sDiscLoop.pPal1443p3bDataParams = &gphNfcLib_Params.spalI14443p3b;
 800717e:	4b2b      	ldr	r3, [pc, #172]	@ (800722c <phNfcLib_Init+0x148>)
 8007180:	4a31      	ldr	r2, [pc, #196]	@ (8007248 <phNfcLib_Init+0x164>)
 8007182:	f8c3 273c 	str.w	r2, [r3, #1852]	@ 0x73c
#endif /* NXPBUILD__PHPAL_I14443P3B_SW */

#ifdef NXPBUILD__PHPAL_I14443P4A_SW
            gphNfcLib_Params.sDiscLoop.pPal1443p4aDataParams = &gphNfcLib_Params.spalI14443p4a;
 8007186:	4b29      	ldr	r3, [pc, #164]	@ (800722c <phNfcLib_Init+0x148>)
 8007188:	4a30      	ldr	r2, [pc, #192]	@ (800724c <phNfcLib_Init+0x168>)
 800718a:	f8c3 2744 	str.w	r2, [r3, #1860]	@ 0x744
#endif /* NXPBUILD__PHPAL_I14443P4A_SW */

#ifdef NXPBUILD__PHPAL_I14443P4_SW
            gphNfcLib_Params.sDiscLoop.pPal14443p4DataParams = &gphNfcLib_Params.spalI14443p4;
 800718e:	4b27      	ldr	r3, [pc, #156]	@ (800722c <phNfcLib_Init+0x148>)
 8007190:	4a2f      	ldr	r2, [pc, #188]	@ (8007250 <phNfcLib_Init+0x16c>)
 8007192:	f8c3 2740 	str.w	r2, [r3, #1856]	@ 0x740
#endif /* NXPBUILD__PHPAL_I14443P4_SW */

#ifdef NXPBUILD__PHPAL_FELICA_SW
            gphNfcLib_Params.sDiscLoop.pPalFelicaDataParams = &gphNfcLib_Params.spalFelica;
 8007196:	4b25      	ldr	r3, [pc, #148]	@ (800722c <phNfcLib_Init+0x148>)
 8007198:	4a2e      	ldr	r2, [pc, #184]	@ (8007254 <phNfcLib_Init+0x170>)
 800719a:	f8c3 2738 	str.w	r2, [r3, #1848]	@ 0x738
#endif /* NXPBUILD__PHPAL_FELICA_SW */

#ifdef NXPBUILD__PHPAL_SLI15693_SW
            gphNfcLib_Params.sDiscLoop.pPalSli15693DataParams = &gphNfcLib_Params.spalSli15693;
 800719e:	4b23      	ldr	r3, [pc, #140]	@ (800722c <phNfcLib_Init+0x148>)
 80071a0:	4a2d      	ldr	r2, [pc, #180]	@ (8007258 <phNfcLib_Init+0x174>)
 80071a2:	f8c3 2748 	str.w	r2, [r3, #1864]	@ 0x748
#endif /* NXPBUILD__PHPAL_SLI15693_SW */

#ifdef NXPBUILD__PHPAL_I18092MPI_SW
            gphNfcLib_Params.sDiscLoop.pPal18092mPIDataParams = &gphNfcLib_Params.spalI18092mPI;
 80071a6:	4b21      	ldr	r3, [pc, #132]	@ (800722c <phNfcLib_Init+0x148>)
 80071a8:	4a2c      	ldr	r2, [pc, #176]	@ (800725c <phNfcLib_Init+0x178>)
 80071aa:	f8c3 2754 	str.w	r2, [r3, #1876]	@ 0x754
#endif /* NXPBUILD__PHPAL_I18092MPI_SW */

#ifdef NXPBUILD__PHPAL_I18000P3M3_SW
            gphNfcLib_Params.sDiscLoop.pPal18000p3m3DataParams = &gphNfcLib_Params.spalI18000p3m3;
 80071ae:	4b1f      	ldr	r3, [pc, #124]	@ (800722c <phNfcLib_Init+0x148>)
 80071b0:	4a2b      	ldr	r2, [pc, #172]	@ (8007260 <phNfcLib_Init+0x17c>)
 80071b2:	f8c3 274c 	str.w	r2, [r3, #1868]	@ 0x74c
#endif /* NXPBUILD__PHPAL_I18000P3M3_SW */

#ifdef NXPBUILD__PHAL_I18000P3M3_SW
            gphNfcLib_Params.sDiscLoop.pAl18000p3m3DataParams = &gphNfcLib_Params.salI18000p3m3;
 80071b6:	4b1d      	ldr	r3, [pc, #116]	@ (800722c <phNfcLib_Init+0x148>)
 80071b8:	4a2a      	ldr	r2, [pc, #168]	@ (8007264 <phNfcLib_Init+0x180>)
 80071ba:	f8c3 2750 	str.w	r2, [r3, #1872]	@ 0x750
#endif /* NXPBUILD__PHAL_I18000P3M3_SW */

#ifdef NXPBUILD__PHAL_T1T_SW
            gphNfcLib_Params.sDiscLoop.pAlT1TDataParams = &gphNfcLib_Params.salT1T;
 80071be:	4b1b      	ldr	r3, [pc, #108]	@ (800722c <phNfcLib_Init+0x148>)
 80071c0:	4a29      	ldr	r2, [pc, #164]	@ (8007268 <phNfcLib_Init+0x184>)
 80071c2:	f8c3 2758 	str.w	r2, [r3, #1880]	@ 0x758
#endif /* NXPBUILD__PHAL_T1T_SW */
#endif /* NXPBUILD__PHAC_DISCLOOP_SW */

        }while(FALSE);

        if(wStatus != PH_ERR_SUCCESS)
 80071c6:	88fb      	ldrh	r3, [r7, #6]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d002      	beq.n	80071d2 <phNfcLib_Init+0xee>
        {
            dwStatus = PH_NFCLIB_STATUS_INTERNAL_ERROR;
 80071cc:	2310      	movs	r3, #16
 80071ce:	603b      	str	r3, [r7, #0]
 80071d0:	e025      	b.n	800721e <phNfcLib_Init+0x13a>
        }
        else
        {
            gphNfcLib_State.bNfcLibState      = eNfcLib_InitializedState;
 80071d2:	4b15      	ldr	r3, [pc, #84]	@ (8007228 <phNfcLib_Init+0x144>)
 80071d4:	2201      	movs	r2, #1
 80071d6:	701a      	strb	r2, [r3, #0]
            gphNfcLib_State.bProfileSelected  = PH_NFCLIB_ACTIVATION_PROFILE_NFC;
 80071d8:	4b13      	ldr	r3, [pc, #76]	@ (8007228 <phNfcLib_Init+0x144>)
 80071da:	2200      	movs	r2, #0
 80071dc:	705a      	strb	r2, [r3, #1]
            gphNfcLib_State.wConfiguredRFTech = PH_NFCLIB_TECHNOLOGY_DEFAULT;
 80071de:	4b12      	ldr	r3, [pc, #72]	@ (8007228 <phNfcLib_Init+0x144>)
 80071e0:	2200      	movs	r2, #0
 80071e2:	811a      	strh	r2, [r3, #8]
            gphNfcLib_State.bActivateBlocking = PH_NFCLIB_ACTIVATION_BLOCKINGMODE_DEFAULT;
 80071e4:	4b10      	ldr	r3, [pc, #64]	@ (8007228 <phNfcLib_Init+0x144>)
 80071e6:	2201      	movs	r2, #1
 80071e8:	709a      	strb	r2, [r3, #2]
            gphNfcLib_State.bDeactBlocking    = PH_NFCLIB_DEACTIVATION_BLOCKINGMODE_DEFAULT;
 80071ea:	4b0f      	ldr	r3, [pc, #60]	@ (8007228 <phNfcLib_Init+0x144>)
 80071ec:	2201      	movs	r2, #1
 80071ee:	70da      	strb	r2, [r3, #3]
            gphNfcLib_State.bLPCDState        = PH_OFF;
 80071f0:	4b0d      	ldr	r3, [pc, #52]	@ (8007228 <phNfcLib_Init+0x144>)
 80071f2:	2200      	movs	r2, #0
 80071f4:	715a      	strb	r2, [r3, #5]
            gphNfcLib_State.bTxState          = PH_NFCLIB_INT_TRANSMIT_OFF;
 80071f6:	4b0c      	ldr	r3, [pc, #48]	@ (8007228 <phNfcLib_Init+0x144>)
 80071f8:	2200      	movs	r2, #0
 80071fa:	719a      	strb	r2, [r3, #6]
            gphNfcLib_State.bMergedSakPrio    = PH_NFCLIB_ACTIVATION_MERGED_SAK_PRIO_14443;
 80071fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007228 <phNfcLib_Init+0x144>)
 80071fe:	2200      	movs	r2, #0
 8007200:	711a      	strb	r2, [r3, #4]
            gphNfcLib_State.bAuthMode         = PH_NFCLIB_MFDF_NOT_AUTHENTICATED;
 8007202:	4b09      	ldr	r3, [pc, #36]	@ (8007228 <phNfcLib_Init+0x144>)
 8007204:	22ff      	movs	r2, #255	@ 0xff
 8007206:	f883 239d 	strb.w	r2, [r3, #925]	@ 0x39d
            gphNfcLib_Params.pNfcLib_ErrCallbck = NULL;
 800720a:	4b08      	ldr	r3, [pc, #32]	@ (800722c <phNfcLib_Init+0x148>)
 800720c:	2200      	movs	r2, #0
 800720e:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4
            gphNfcLib_State.bFsdi             = PH_NXPNFCRDLIB_CONFIG_FSDI_VALUE;
 8007212:	4b05      	ldr	r3, [pc, #20]	@ (8007228 <phNfcLib_Init+0x144>)
 8007214:	2208      	movs	r2, #8
 8007216:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

            dwStatus = PH_NFCLIB_STATUS_SUCCESS;
 800721a:	2300      	movs	r3, #0
 800721c:	603b      	str	r3, [r7, #0]
        }
    }

    return dwStatus;
 800721e:	683b      	ldr	r3, [r7, #0]
}
 8007220:	4618      	mov	r0, r3
 8007222:	3708      	adds	r7, #8
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}
 8007228:	20000e94 	.word	0x20000e94
 800722c:	20000574 	.word	0x20000574
 8007230:	20000fd8 	.word	0x20000fd8
 8007234:	20000eac 	.word	0x20000eac
 8007238:	20000710 	.word	0x20000710
 800723c:	2000057c 	.word	0x2000057c
 8007240:	20000c7c 	.word	0x20000c7c
 8007244:	2000072c 	.word	0x2000072c
 8007248:	20000744 	.word	0x20000744
 800724c:	20000770 	.word	0x20000770
 8007250:	20000784 	.word	0x20000784
 8007254:	200007c0 	.word	0x200007c0
 8007258:	20000798 	.word	0x20000798
 800725c:	200007e0 	.word	0x200007e0
 8007260:	200007b4 	.word	0x200007b4
 8007264:	20000898 	.word	0x20000898
 8007268:	20000bec 	.word	0x20000bec

0800726c <phNfcLib_GetDataParams>:
}

void* phNfcLib_GetDataParams(
                             uint16_t wComponent
                             )
{
 800726c:	b480      	push	{r7}
 800726e:	b085      	sub	sp, #20
 8007270:	af00      	add	r7, sp, #0
 8007272:	4603      	mov	r3, r0
 8007274:	80fb      	strh	r3, [r7, #6]
    void * pDataparam = NULL;
 8007276:	2300      	movs	r3, #0
 8007278:	60fb      	str	r3, [r7, #12]

    if (((phNfcLib_StateMachine_t)gphNfcLib_State.bNfcLibState) != eNfcLib_ResetState)
 800727a:	4b9a      	ldr	r3, [pc, #616]	@ (80074e4 <phNfcLib_GetDataParams+0x278>)
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	2b00      	cmp	r3, #0
 8007280:	f000 8129 	beq.w	80074d6 <phNfcLib_GetDataParams+0x26a>
    {
        switch(wComponent & PH_COMP_MASK)
 8007284:	88fb      	ldrh	r3, [r7, #6]
 8007286:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800728a:	f5b3 4f65 	cmp.w	r3, #58624	@ 0xe500
 800728e:	f000 811e 	beq.w	80074ce <phNfcLib_GetDataParams+0x262>
 8007292:	f5b3 4f65 	cmp.w	r3, #58624	@ 0xe500
 8007296:	f300 811d 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 800729a:	f5b3 4f64 	cmp.w	r3, #58368	@ 0xe400
 800729e:	f000 8113 	beq.w	80074c8 <phNfcLib_GetDataParams+0x25c>
 80072a2:	f5b3 4f64 	cmp.w	r3, #58368	@ 0xe400
 80072a6:	f300 8115 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 80072aa:	f5b3 4f62 	cmp.w	r3, #57856	@ 0xe200
 80072ae:	f000 8105 	beq.w	80074bc <phNfcLib_GetDataParams+0x250>
 80072b2:	f5b3 4f62 	cmp.w	r3, #57856	@ 0xe200
 80072b6:	f300 810d 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 80072ba:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 80072be:	f000 8100 	beq.w	80074c2 <phNfcLib_GetDataParams+0x256>
 80072c2:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 80072c6:	f300 8105 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 80072ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072ce:	f000 80f2 	beq.w	80074b6 <phNfcLib_GetDataParams+0x24a>
 80072d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072d6:	f300 80fd 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 80072da:	f5b3 5f18 	cmp.w	r3, #9728	@ 0x2600
 80072de:	f000 80d5 	beq.w	800748c <phNfcLib_GetDataParams+0x220>
 80072e2:	f5b3 5f18 	cmp.w	r3, #9728	@ 0x2600
 80072e6:	f300 80f5 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 80072ea:	f5b3 5f0c 	cmp.w	r3, #8960	@ 0x2300
 80072ee:	f000 80c7 	beq.w	8007480 <phNfcLib_GetDataParams+0x214>
 80072f2:	f5b3 5f0c 	cmp.w	r3, #8960	@ 0x2300
 80072f6:	f300 80ed 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 80072fa:	f5b3 5f04 	cmp.w	r3, #8448	@ 0x2100
 80072fe:	f000 80c2 	beq.w	8007486 <phNfcLib_GetDataParams+0x21a>
 8007302:	f5b3 5f04 	cmp.w	r3, #8448	@ 0x2100
 8007306:	f300 80e5 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 800730a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800730e:	f000 80b4 	beq.w	800747a <phNfcLib_GetDataParams+0x20e>
 8007312:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007316:	f300 80dd 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 800731a:	f5b3 5fe8 	cmp.w	r3, #7424	@ 0x1d00
 800731e:	f000 80c4 	beq.w	80074aa <phNfcLib_GetDataParams+0x23e>
 8007322:	f5b3 5fe8 	cmp.w	r3, #7424	@ 0x1d00
 8007326:	f300 80d5 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 800732a:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 800732e:	f000 80b9 	beq.w	80074a4 <phNfcLib_GetDataParams+0x238>
 8007332:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8007336:	f300 80cd 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 800733a:	f5b3 5fc8 	cmp.w	r3, #6400	@ 0x1900
 800733e:	f000 8099 	beq.w	8007474 <phNfcLib_GetDataParams+0x208>
 8007342:	f5b3 5fc8 	cmp.w	r3, #6400	@ 0x1900
 8007346:	f300 80c5 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 800734a:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 800734e:	f000 80af 	beq.w	80074b0 <phNfcLib_GetDataParams+0x244>
 8007352:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8007356:	f300 80bd 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 800735a:	f5b3 5fa8 	cmp.w	r3, #5376	@ 0x1500
 800735e:	f000 809e 	beq.w	800749e <phNfcLib_GetDataParams+0x232>
 8007362:	f5b3 5fa8 	cmp.w	r3, #5376	@ 0x1500
 8007366:	f300 80b5 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 800736a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800736e:	f000 8093 	beq.w	8007498 <phNfcLib_GetDataParams+0x22c>
 8007372:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007376:	f300 80ad 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 800737a:	f5b3 5f88 	cmp.w	r3, #4352	@ 0x1100
 800737e:	f000 8088 	beq.w	8007492 <phNfcLib_GetDataParams+0x226>
 8007382:	f5b3 5f88 	cmp.w	r3, #4352	@ 0x1100
 8007386:	f300 80a5 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 800738a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800738e:	d06e      	beq.n	800746e <phNfcLib_GetDataParams+0x202>
 8007390:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007394:	f300 809e 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 8007398:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800739c:	d064      	beq.n	8007468 <phNfcLib_GetDataParams+0x1fc>
 800739e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80073a2:	f300 8097 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 80073a6:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 80073aa:	d05a      	beq.n	8007462 <phNfcLib_GetDataParams+0x1f6>
 80073ac:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 80073b0:	f300 8090 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 80073b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80073b8:	d04d      	beq.n	8007456 <phNfcLib_GetDataParams+0x1ea>
 80073ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80073be:	f300 8089 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 80073c2:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 80073c6:	d043      	beq.n	8007450 <phNfcLib_GetDataParams+0x1e4>
 80073c8:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 80073cc:	f300 8082 	bgt.w	80074d4 <phNfcLib_GetDataParams+0x268>
 80073d0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80073d4:	d039      	beq.n	800744a <phNfcLib_GetDataParams+0x1de>
 80073d6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80073da:	dc7b      	bgt.n	80074d4 <phNfcLib_GetDataParams+0x268>
 80073dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073e0:	d03c      	beq.n	800745c <phNfcLib_GetDataParams+0x1f0>
 80073e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073e6:	dc75      	bgt.n	80074d4 <phNfcLib_GetDataParams+0x268>
 80073e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80073ec:	d02a      	beq.n	8007444 <phNfcLib_GetDataParams+0x1d8>
 80073ee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80073f2:	dc6f      	bgt.n	80074d4 <phNfcLib_GetDataParams+0x268>
 80073f4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80073f8:	d021      	beq.n	800743e <phNfcLib_GetDataParams+0x1d2>
 80073fa:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80073fe:	dc69      	bgt.n	80074d4 <phNfcLib_GetDataParams+0x268>
 8007400:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007404:	d018      	beq.n	8007438 <phNfcLib_GetDataParams+0x1cc>
 8007406:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800740a:	dc63      	bgt.n	80074d4 <phNfcLib_GetDataParams+0x268>
 800740c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007410:	d00f      	beq.n	8007432 <phNfcLib_GetDataParams+0x1c6>
 8007412:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007416:	dc5d      	bgt.n	80074d4 <phNfcLib_GetDataParams+0x268>
 8007418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800741c:	d003      	beq.n	8007426 <phNfcLib_GetDataParams+0x1ba>
 800741e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007422:	d003      	beq.n	800742c <phNfcLib_GetDataParams+0x1c0>
#endif /* defined (NXPBUILD__PHAL_MFPEVX_SW) || defined (NXPBUILD__PHAL_MFDFEVX_SW) || defined(NXPBUILD__PHAL_MFDFLIGHT_SW) ||   \
    defined (NXPBUILD__PHAL_MFDFEVX_SAM_NONX) || defined (NXPBUILD__PHAL_MFPEVX_SAM_NONX) || defined(NXPBUILD__PHAL_MFDUOX_SW)*/

        default:
            /* Do nothing. pDataparam is already null. */
            break;
 8007424:	e056      	b.n	80074d4 <phNfcLib_GetDataParams+0x268>
            pDataparam = (void *) &gphNfcLib_Params.sHal;
 8007426:	4b30      	ldr	r3, [pc, #192]	@ (80074e8 <phNfcLib_GetDataParams+0x27c>)
 8007428:	60fb      	str	r3, [r7, #12]
            break;
 800742a:	e054      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI14443p3a;
 800742c:	4b2f      	ldr	r3, [pc, #188]	@ (80074ec <phNfcLib_GetDataParams+0x280>)
 800742e:	60fb      	str	r3, [r7, #12]
            break;
 8007430:	e051      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI14443p3b;
 8007432:	4b2f      	ldr	r3, [pc, #188]	@ (80074f0 <phNfcLib_GetDataParams+0x284>)
 8007434:	60fb      	str	r3, [r7, #12]
            break;
 8007436:	e04e      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI14443p4a;
 8007438:	4b2e      	ldr	r3, [pc, #184]	@ (80074f4 <phNfcLib_GetDataParams+0x288>)
 800743a:	60fb      	str	r3, [r7, #12]
            break;
 800743c:	e04b      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI14443p4;
 800743e:	4b2e      	ldr	r3, [pc, #184]	@ (80074f8 <phNfcLib_GetDataParams+0x28c>)
 8007440:	60fb      	str	r3, [r7, #12]
            break;
 8007442:	e048      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalMifare;
 8007444:	4b2d      	ldr	r3, [pc, #180]	@ (80074fc <phNfcLib_GetDataParams+0x290>)
 8007446:	60fb      	str	r3, [r7, #12]
            break;
 8007448:	e045      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalSli15693;
 800744a:	4b2d      	ldr	r3, [pc, #180]	@ (8007500 <phNfcLib_GetDataParams+0x294>)
 800744c:	60fb      	str	r3, [r7, #12]
            break;
 800744e:	e042      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI18000p3m3;
 8007450:	4b2c      	ldr	r3, [pc, #176]	@ (8007504 <phNfcLib_GetDataParams+0x298>)
 8007452:	60fb      	str	r3, [r7, #12]
            break;
 8007454:	e03f      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI18092mPI;
 8007456:	4b2c      	ldr	r3, [pc, #176]	@ (8007508 <phNfcLib_GetDataParams+0x29c>)
 8007458:	60fb      	str	r3, [r7, #12]
            break;
 800745a:	e03c      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalFelica;
 800745c:	4b2b      	ldr	r3, [pc, #172]	@ (800750c <phNfcLib_GetDataParams+0x2a0>)
 800745e:	60fb      	str	r3, [r7, #12]
            break;
 8007460:	e039      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI18092mT;
 8007462:	4b2b      	ldr	r3, [pc, #172]	@ (8007510 <phNfcLib_GetDataParams+0x2a4>)
 8007464:	60fb      	str	r3, [r7, #12]
            break;
 8007466:	e036      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI14443p4mC;
 8007468:	4b2a      	ldr	r3, [pc, #168]	@ (8007514 <phNfcLib_GetDataParams+0x2a8>)
 800746a:	60fb      	str	r3, [r7, #12]
            break;
 800746c:	e033      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFC;
 800746e:	4b2a      	ldr	r3, [pc, #168]	@ (8007518 <phNfcLib_GetDataParams+0x2ac>)
 8007470:	60fb      	str	r3, [r7, #12]
            break;
 8007472:	e030      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFDF;
 8007474:	4b29      	ldr	r3, [pc, #164]	@ (800751c <phNfcLib_GetDataParams+0x2b0>)
 8007476:	60fb      	str	r3, [r7, #12]
            break;
 8007478:	e02d      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFDFEVx;
 800747a:	4b29      	ldr	r3, [pc, #164]	@ (8007520 <phNfcLib_GetDataParams+0x2b4>)
 800747c:	60fb      	str	r3, [r7, #12]
            break;
 800747e:	e02a      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFDFLight;
 8007480:	4b28      	ldr	r3, [pc, #160]	@ (8007524 <phNfcLib_GetDataParams+0x2b8>)
 8007482:	60fb      	str	r3, [r7, #12]
            break;
 8007484:	e027      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFPEVx;
 8007486:	4b28      	ldr	r3, [pc, #160]	@ (8007528 <phNfcLib_GetDataParams+0x2bc>)
 8007488:	60fb      	str	r3, [r7, #12]
            break;
 800748a:	e024      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFNtag42XDNA;
 800748c:	4b27      	ldr	r3, [pc, #156]	@ (800752c <phNfcLib_GetDataParams+0x2c0>)
 800748e:	60fb      	str	r3, [r7, #12]
            break;
 8007490:	e021      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFUL;
 8007492:	4b27      	ldr	r3, [pc, #156]	@ (8007530 <phNfcLib_GetDataParams+0x2c4>)
 8007494:	60fb      	str	r3, [r7, #12]
            break;
 8007496:	e01e      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salFelica;
 8007498:	4b26      	ldr	r3, [pc, #152]	@ (8007534 <phNfcLib_GetDataParams+0x2c8>)
 800749a:	60fb      	str	r3, [r7, #12]
            break;
 800749c:	e01b      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salICode;
 800749e:	4b26      	ldr	r3, [pc, #152]	@ (8007538 <phNfcLib_GetDataParams+0x2cc>)
 80074a0:	60fb      	str	r3, [r7, #12]
            break;
 80074a2:	e018      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salT1T;
 80074a4:	4b25      	ldr	r3, [pc, #148]	@ (800753c <phNfcLib_GetDataParams+0x2d0>)
 80074a6:	60fb      	str	r3, [r7, #12]
            break;
 80074a8:	e015      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salTop;
 80074aa:	4b25      	ldr	r3, [pc, #148]	@ (8007540 <phNfcLib_GetDataParams+0x2d4>)
 80074ac:	60fb      	str	r3, [r7, #12]
            break;
 80074ae:	e012      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salI18000p3m3;
 80074b0:	4b24      	ldr	r3, [pc, #144]	@ (8007544 <phNfcLib_GetDataParams+0x2d8>)
 80074b2:	60fb      	str	r3, [r7, #12]
            break;
 80074b4:	e00f      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.sDiscLoop;
 80074b6:	4b24      	ldr	r3, [pc, #144]	@ (8007548 <phNfcLib_GetDataParams+0x2dc>)
 80074b8:	60fb      	str	r3, [r7, #12]
            break;
 80074ba:	e00c      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) PTR_sKeyStore;
 80074bc:	4b23      	ldr	r3, [pc, #140]	@ (800754c <phNfcLib_GetDataParams+0x2e0>)
 80074be:	60fb      	str	r3, [r7, #12]
            break;
 80074c0:	e009      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) PTR_sCryptoSym;
 80074c2:	2300      	movs	r3, #0
 80074c4:	60fb      	str	r3, [r7, #12]
            break;
 80074c6:	e006      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) PTR_sCryptoRng;
 80074c8:	4b21      	ldr	r3, [pc, #132]	@ (8007550 <phNfcLib_GetDataParams+0x2e4>)
 80074ca:	60fb      	str	r3, [r7, #12]
            break;
 80074cc:	e003      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            pDataparam = &sTMI;
 80074ce:	4b21      	ldr	r3, [pc, #132]	@ (8007554 <phNfcLib_GetDataParams+0x2e8>)
 80074d0:	60fb      	str	r3, [r7, #12]
            break;
 80074d2:	e000      	b.n	80074d6 <phNfcLib_GetDataParams+0x26a>
            break;
 80074d4:	bf00      	nop
        }
    }
    return pDataparam;
 80074d6:	68fb      	ldr	r3, [r7, #12]
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3714      	adds	r7, #20
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr
 80074e4:	20000e94 	.word	0x20000e94
 80074e8:	2000057c 	.word	0x2000057c
 80074ec:	2000072c 	.word	0x2000072c
 80074f0:	20000744 	.word	0x20000744
 80074f4:	20000770 	.word	0x20000770
 80074f8:	20000784 	.word	0x20000784
 80074fc:	2000088c 	.word	0x2000088c
 8007500:	20000798 	.word	0x20000798
 8007504:	200007b4 	.word	0x200007b4
 8007508:	200007e0 	.word	0x200007e0
 800750c:	200007c0 	.word	0x200007c0
 8007510:	20000804 	.word	0x20000804
 8007514:	20000854 	.word	0x20000854
 8007518:	200008d0 	.word	0x200008d0
 800751c:	200008dc 	.word	0x200008dc
 8007520:	20000944 	.word	0x20000944
 8007524:	200009f8 	.word	0x200009f8
 8007528:	20000aa4 	.word	0x20000aa4
 800752c:	20000b44 	.word	0x20000b44
 8007530:	20000b28 	.word	0x20000b28
 8007534:	200008a4 	.word	0x200008a4
 8007538:	200008b0 	.word	0x200008b0
 800753c:	20000bec 	.word	0x20000bec
 8007540:	20000bfc 	.word	0x20000bfc
 8007544:	20000898 	.word	0x20000898
 8007548:	20000c7c 	.word	0x20000c7c
 800754c:	20000710 	.word	0x20000710
 8007550:	20000e74 	.word	0x20000e74
 8007554:	200015d4 	.word	0x200015d4

08007558 <phTMIUtils_Init>:
phStatus_t phTMIUtils_Init(
                           phTMIUtils_t * pDataParams,
                           uint8_t * pTMIBuffer,
                           uint32_t dwBufLen
                           )
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	60f8      	str	r0, [r7, #12]
 8007560:	60b9      	str	r1, [r7, #8]
 8007562:	607a      	str	r2, [r7, #4]
    PH_ASSERT_NULL (pDataParams);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d101      	bne.n	800756e <phTMIUtils_Init+0x16>
 800756a:	2321      	movs	r3, #33	@ 0x21
 800756c:	e018      	b.n	80075a0 <phTMIUtils_Init+0x48>
    /* Check parameters */
    if ((pTMIBuffer == NULL) || (dwBufLen == 0U))
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d002      	beq.n	800757a <phTMIUtils_Init+0x22>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d102      	bne.n	8007580 <phTMIUtils_Init+0x28>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_TMIUTILS);
 800757a:	f24e 5321 	movw	r3, #58657	@ 0xe521
 800757e:	e00f      	b.n	80075a0 <phTMIUtils_Init+0x48>
    }
    pDataParams->pTMIBuffer = pTMIBuffer;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	68ba      	ldr	r2, [r7, #8]
 8007584:	601a      	str	r2, [r3, #0]
    pDataParams->dwTMIBufLen = dwBufLen;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	605a      	str	r2, [r3, #4]
    pDataParams->dwTMIbufIndex = 0;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	609a      	str	r2, [r3, #8]
    pDataParams->bTMIStatus = PH_OFF;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	731a      	strb	r2, [r3, #12]
    pDataParams->dwOffsetInTMI = 0;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2200      	movs	r2, #0
 800759c:	611a      	str	r2, [r3, #16]

    return PH_ERR_SUCCESS;
 800759e:	2300      	movs	r3, #0
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3714      	adds	r7, #20
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <phTMIUtils_ActivateTMICollection>:

phStatus_t phTMIUtils_ActivateTMICollection(
    phTMIUtils_t *pDataParams,
    uint8_t bOption
    )
{
 80075ac:	b480      	push	{r7}
 80075ae:	b083      	sub	sp, #12
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
 80075b4:	460b      	mov	r3, r1
 80075b6:	70fb      	strb	r3, [r7, #3]
    if ((pDataParams == NULL) || (pDataParams->dwTMIBufLen == 0U))
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d003      	beq.n	80075c6 <phTMIUtils_ActivateTMICollection+0x1a>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d102      	bne.n	80075cc <phTMIUtils_ActivateTMICollection+0x20>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_TMIUTILS);
 80075c6:	f24e 5321 	movw	r3, #58657	@ 0xe521
 80075ca:	e02c      	b.n	8007626 <phTMIUtils_ActivateTMICollection+0x7a>
    }

    switch (bOption)
 80075cc:	78fb      	ldrb	r3, [r7, #3]
 80075ce:	2b04      	cmp	r3, #4
 80075d0:	d825      	bhi.n	800761e <phTMIUtils_ActivateTMICollection+0x72>
 80075d2:	a201      	add	r2, pc, #4	@ (adr r2, 80075d8 <phTMIUtils_ActivateTMICollection+0x2c>)
 80075d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d8:	080075ed 	.word	0x080075ed
 80075dc:	08007601 	.word	0x08007601
 80075e0:	08007609 	.word	0x08007609
 80075e4:	08007601 	.word	0x08007601
 80075e8:	08007611 	.word	0x08007611
    {
    case PH_TMIUTILS_DEACTIVATE_TMI:

        /* Deactivate TMI Collection */
        pDataParams->dwTMIBufLen = 0;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2200      	movs	r2, #0
 80075f0:	605a      	str	r2, [r3, #4]
        pDataParams->dwOffsetInTMI = 0;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	611a      	str	r2, [r3, #16]
        pDataParams->bTMIStatus = PH_OFF;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	731a      	strb	r2, [r3, #12]
        break;
 80075fe:	e011      	b.n	8007624 <phTMIUtils_ActivateTMICollection+0x78>

    case PH_TMIUTILS_ACTIVATE_TMI:
    case PH_TMIUTILS_RESUME_TMI:

        /* Activate/Resume TMI collection */
        pDataParams->bTMIStatus = PH_ON;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2201      	movs	r2, #1
 8007604:	731a      	strb	r2, [r3, #12]
        break;
 8007606:	e00d      	b.n	8007624 <phTMIUtils_ActivateTMICollection+0x78>

    case PH_TMIUTILS_PAUSE_TMI:

        /* Pause TMI collection */
        pDataParams->bTMIStatus = PH_OFF;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2200      	movs	r2, #0
 800760c:	731a      	strb	r2, [r3, #12]
        break;
 800760e:	e009      	b.n	8007624 <phTMIUtils_ActivateTMICollection+0x78>

    case PH_TMIUTILS_RESET_TMI:

        /* Reset TMI collection buffer index to 0 */
        pDataParams->dwTMIbufIndex = 0;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	609a      	str	r2, [r3, #8]
        pDataParams->dwOffsetInTMI = 0;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	611a      	str	r2, [r3, #16]
        break;
 800761c:	e002      	b.n	8007624 <phTMIUtils_ActivateTMICollection+0x78>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_TMIUTILS);
 800761e:	f24e 5321 	movw	r3, #58657	@ 0xe521
 8007622:	e000      	b.n	8007626 <phTMIUtils_ActivateTMICollection+0x7a>

    }
    return PH_ERR_SUCCESS;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	370c      	adds	r7, #12
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr
 8007632:	bf00      	nop

08007634 <phTools_DecodeParity>:
                                uint16_t wOutBufferSize,
                                uint8_t * pOutBuffer,
                                uint16_t * pOutBufferLength,
                                uint8_t * pOutBufferBits
                                )
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b086      	sub	sp, #24
 8007638:	af00      	add	r7, sp, #0
 800763a:	6039      	str	r1, [r7, #0]
 800763c:	4611      	mov	r1, r2
 800763e:	461a      	mov	r2, r3
 8007640:	4603      	mov	r3, r0
 8007642:	71fb      	strb	r3, [r7, #7]
 8007644:	460b      	mov	r3, r1
 8007646:	80bb      	strh	r3, [r7, #4]
 8007648:	4613      	mov	r3, r2
 800764a:	71bb      	strb	r3, [r7, #6]
    uint16_t    PH_MEMLOC_REM wDiv;
    uint8_t     PH_MEMLOC_REM bMod;
    uint8_t     PH_MEMLOC_REM bParity;

    /* Parameter check */
    if (((bOption != PH_TOOLS_PARITY_OPTION_EVEN) && (bOption != PH_TOOLS_PARITY_OPTION_ODD)) || (bInBufferBits > 7U))
 800764c:	79fb      	ldrb	r3, [r7, #7]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d002      	beq.n	8007658 <phTools_DecodeParity+0x24>
 8007652:	79fb      	ldrb	r3, [r7, #7]
 8007654:	2b01      	cmp	r3, #1
 8007656:	d102      	bne.n	800765e <phTools_DecodeParity+0x2a>
 8007658:	79bb      	ldrb	r3, [r7, #6]
 800765a:	2b07      	cmp	r3, #7
 800765c:	d902      	bls.n	8007664 <phTools_DecodeParity+0x30>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_TOOLS);
 800765e:	f24e 3321 	movw	r3, #58145	@ 0xe321
 8007662:	e0fa      	b.n	800785a <phTools_DecodeParity+0x226>
    }

    /* Parameter check */
    if (wInBufferLength == 0U)
 8007664:	88bb      	ldrh	r3, [r7, #4]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d10d      	bne.n	8007686 <phTools_DecodeParity+0x52>
    {
        /* Zero input length is simply passed through */
        if (bInBufferBits == 0U)
 800766a:	79bb      	ldrb	r3, [r7, #6]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d107      	bne.n	8007680 <phTools_DecodeParity+0x4c>
        {
            (*pOutBufferLength) = 0;
 8007670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007672:	2200      	movs	r2, #0
 8007674:	801a      	strh	r2, [r3, #0]
            *pOutBufferBits = 0;
 8007676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007678:	2200      	movs	r2, #0
 800767a:	701a      	strb	r2, [r3, #0]
            return PH_ERR_SUCCESS;
 800767c:	2300      	movs	r3, #0
 800767e:	e0ec      	b.n	800785a <phTools_DecodeParity+0x226>
        }
        /* Invalid parameter */
        else
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_TOOLS);
 8007680:	f24e 3321 	movw	r3, #58145	@ 0xe321
 8007684:	e0e9      	b.n	800785a <phTools_DecodeParity+0x226>
        }
    }

    /* Retrieve DIV and MOD */
    if (bInBufferBits == 0U)
 8007686:	79bb      	ldrb	r3, [r7, #6]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d111      	bne.n	80076b0 <phTools_DecodeParity+0x7c>
    {
        wDiv = (uint16_t)(wInBufferLength / 9U);
 800768c:	88bb      	ldrh	r3, [r7, #4]
 800768e:	4a75      	ldr	r2, [pc, #468]	@ (8007864 <phTools_DecodeParity+0x230>)
 8007690:	fba2 2303 	umull	r2, r3, r2, r3
 8007694:	085b      	lsrs	r3, r3, #1
 8007696:	823b      	strh	r3, [r7, #16]
        bMod = (uint8_t)(wInBufferLength % 9U);
 8007698:	88ba      	ldrh	r2, [r7, #4]
 800769a:	4b72      	ldr	r3, [pc, #456]	@ (8007864 <phTools_DecodeParity+0x230>)
 800769c:	fba3 1302 	umull	r1, r3, r3, r2
 80076a0:	0859      	lsrs	r1, r3, #1
 80076a2:	460b      	mov	r3, r1
 80076a4:	00db      	lsls	r3, r3, #3
 80076a6:	440b      	add	r3, r1
 80076a8:	1ad3      	subs	r3, r2, r3
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	73fb      	strb	r3, [r7, #15]
 80076ae:	e012      	b.n	80076d6 <phTools_DecodeParity+0xa2>
    }
    else
    {
        wDiv = (uint16_t)((wInBufferLength - 1U) / 9U);
 80076b0:	88bb      	ldrh	r3, [r7, #4]
 80076b2:	3b01      	subs	r3, #1
 80076b4:	4a6b      	ldr	r2, [pc, #428]	@ (8007864 <phTools_DecodeParity+0x230>)
 80076b6:	fba2 2303 	umull	r2, r3, r2, r3
 80076ba:	085b      	lsrs	r3, r3, #1
 80076bc:	823b      	strh	r3, [r7, #16]
        bMod = (uint8_t)((wInBufferLength - 1U) % 9U);
 80076be:	88bb      	ldrh	r3, [r7, #4]
 80076c0:	1e59      	subs	r1, r3, #1
 80076c2:	4b68      	ldr	r3, [pc, #416]	@ (8007864 <phTools_DecodeParity+0x230>)
 80076c4:	fba3 2301 	umull	r2, r3, r3, r1
 80076c8:	085a      	lsrs	r2, r3, #1
 80076ca:	4613      	mov	r3, r2
 80076cc:	00db      	lsls	r3, r3, #3
 80076ce:	4413      	add	r3, r2
 80076d0:	1aca      	subs	r2, r1, r3
 80076d2:	4613      	mov	r3, r2
 80076d4:	73fb      	strb	r3, [r7, #15]
    }

    /* Calculate number of output bytes */
    (*pOutBufferLength) = (uint16_t)((wDiv << 3U) + bMod);
 80076d6:	8a3b      	ldrh	r3, [r7, #16]
 80076d8:	00db      	lsls	r3, r3, #3
 80076da:	b29a      	uxth	r2, r3
 80076dc:	7bfb      	ldrb	r3, [r7, #15]
 80076de:	b29b      	uxth	r3, r3
 80076e0:	4413      	add	r3, r2
 80076e2:	b29a      	uxth	r2, r3
 80076e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e6:	801a      	strh	r2, [r3, #0]
    if (bMod > bInBufferBits)
 80076e8:	7bfa      	ldrb	r2, [r7, #15]
 80076ea:	79bb      	ldrb	r3, [r7, #6]
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d905      	bls.n	80076fc <phTools_DecodeParity+0xc8>
    {
        --(*pOutBufferLength);
 80076f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f2:	881b      	ldrh	r3, [r3, #0]
 80076f4:	3b01      	subs	r3, #1
 80076f6:	b29a      	uxth	r2, r3
 80076f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fa:	801a      	strh	r2, [r3, #0]
    }

    /* Calculate number of rest-bits of output */
    *pOutBufferBits = (uint8_t)((8U - (((8U + ((*pOutBufferLength) % 8U)) - bInBufferBits) % 8U)) % 8U);
 80076fc:	79bb      	ldrb	r3, [r7, #6]
 80076fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007700:	8812      	ldrh	r2, [r2, #0]
 8007702:	1a9b      	subs	r3, r3, r2
 8007704:	b2db      	uxtb	r3, r3
 8007706:	f003 0307 	and.w	r3, r3, #7
 800770a:	b2da      	uxtb	r2, r3
 800770c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800770e:	701a      	strb	r2, [r3, #0]

    /* Increment output length in case of incomplete byte */
    if (*pOutBufferBits > 0U)
 8007710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007712:	781b      	ldrb	r3, [r3, #0]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d005      	beq.n	8007724 <phTools_DecodeParity+0xf0>
    {
        ++(*pOutBufferLength);
 8007718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800771a:	881b      	ldrh	r3, [r3, #0]
 800771c:	3301      	adds	r3, #1
 800771e:	b29a      	uxth	r2, r3
 8007720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007722:	801a      	strh	r2, [r3, #0]
    }

    /* Buffer overflow check*/
    if (wOutBufferSize < (*pOutBufferLength))
 8007724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007726:	881b      	ldrh	r3, [r3, #0]
 8007728:	8c3a      	ldrh	r2, [r7, #32]
 800772a:	429a      	cmp	r2, r3
 800772c:	d205      	bcs.n	800773a <phTools_DecodeParity+0x106>
    {
        (*pOutBufferLength) = 0;
 800772e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007730:	2200      	movs	r2, #0
 8007732:	801a      	strh	r2, [r3, #0]
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_TOOLS);
 8007734:	f24e 3304 	movw	r3, #58116	@ 0xe304
 8007738:	e08f      	b.n	800785a <phTools_DecodeParity+0x226>
    }

    /* Prepare loop vars */
    wByteIndexIn = 0U;
 800773a:	2300      	movs	r3, #0
 800773c:	82fb      	strh	r3, [r7, #22]
    wByteIndexOut = 0U;
 800773e:	2300      	movs	r3, #0
 8007740:	82bb      	strh	r3, [r7, #20]
    bBitPosition = 7U;
 8007742:	2307      	movs	r3, #7
 8007744:	74fb      	strb	r3, [r7, #19]

    /* Do for each byte */
    for (; wByteIndexOut < (*pOutBufferLength); ++wByteIndexOut, ++wByteIndexIn, --bBitPosition)
 8007746:	e068      	b.n	800781a <phTools_DecodeParity+0x1e6>
    {
        /* Append source bits to output */
        pOutBuffer[wByteIndexOut] = (uint8_t)(pInBuffer[wByteIndexIn] >> (7U - bBitPosition));
 8007748:	8afb      	ldrh	r3, [r7, #22]
 800774a:	683a      	ldr	r2, [r7, #0]
 800774c:	4413      	add	r3, r2
 800774e:	781b      	ldrb	r3, [r3, #0]
 8007750:	461a      	mov	r2, r3
 8007752:	7cfb      	ldrb	r3, [r7, #19]
 8007754:	f1c3 0307 	rsb	r3, r3, #7
 8007758:	fa42 f103 	asr.w	r1, r2, r3
 800775c:	8abb      	ldrh	r3, [r7, #20]
 800775e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007760:	4413      	add	r3, r2
 8007762:	b2ca      	uxtb	r2, r1
 8007764:	701a      	strb	r2, [r3, #0]

        /* If there is more data bits in the sourcebyte append it to next data byte */
        if ((wByteIndexIn + /* */ 1U) < wInBufferLength)
 8007766:	8afb      	ldrh	r3, [r7, #22]
 8007768:	1c5a      	adds	r2, r3, #1
 800776a:	88bb      	ldrh	r3, [r7, #4]
 800776c:	429a      	cmp	r2, r3
 800776e:	d243      	bcs.n	80077f8 <phTools_DecodeParity+0x1c4>
        {
            /* Append remaining bits to output */
            pOutBuffer[wByteIndexOut] |= (uint8_t)(pInBuffer[wByteIndexIn + 1U] << (1U + bBitPosition));
 8007770:	8abb      	ldrh	r3, [r7, #20]
 8007772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007774:	4413      	add	r3, r2
 8007776:	7819      	ldrb	r1, [r3, #0]
 8007778:	8afb      	ldrh	r3, [r7, #22]
 800777a:	3301      	adds	r3, #1
 800777c:	683a      	ldr	r2, [r7, #0]
 800777e:	4413      	add	r3, r2
 8007780:	781b      	ldrb	r3, [r3, #0]
 8007782:	461a      	mov	r2, r3
 8007784:	7cfb      	ldrb	r3, [r7, #19]
 8007786:	3301      	adds	r3, #1
 8007788:	fa02 f303 	lsl.w	r3, r2, r3
 800778c:	b2da      	uxtb	r2, r3
 800778e:	8abb      	ldrh	r3, [r7, #20]
 8007790:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007792:	4403      	add	r3, r0
 8007794:	430a      	orrs	r2, r1
 8007796:	b2d2      	uxtb	r2, r2
 8007798:	701a      	strb	r2, [r3, #0]

            /* Perform parity checking if this isn't an incomplete byte */
            if ((*pOutBufferBits == 0U)
 800779a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d005      	beq.n	80077ae <phTools_DecodeParity+0x17a>
                || ((wByteIndexOut + /* */ 1U) < (*pOutBufferLength)))
 80077a2:	8abb      	ldrh	r3, [r7, #20]
 80077a4:	3301      	adds	r3, #1
 80077a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077a8:	8812      	ldrh	r2, [r2, #0]
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d224      	bcs.n	80077f8 <phTools_DecodeParity+0x1c4>
            {
                bParity = phTools_CalcParity(pOutBuffer[wByteIndexOut], bOption);
 80077ae:	8abb      	ldrh	r3, [r7, #20]
 80077b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077b2:	4413      	add	r3, r2
 80077b4:	781b      	ldrb	r3, [r3, #0]
 80077b6:	79fa      	ldrb	r2, [r7, #7]
 80077b8:	4611      	mov	r1, r2
 80077ba:	4618      	mov	r0, r3
 80077bc:	f000 f854 	bl	8007868 <phTools_CalcParity>
 80077c0:	4603      	mov	r3, r0
 80077c2:	73bb      	strb	r3, [r7, #14]
                if ((pInBuffer[wByteIndexIn + 1U] & (uint8_t)(1U << (7U - bBitPosition))) != (bParity << (7U - bBitPosition)))
 80077c4:	8afb      	ldrh	r3, [r7, #22]
 80077c6:	3301      	adds	r3, #1
 80077c8:	683a      	ldr	r2, [r7, #0]
 80077ca:	4413      	add	r3, r2
 80077cc:	781a      	ldrb	r2, [r3, #0]
 80077ce:	7cfb      	ldrb	r3, [r7, #19]
 80077d0:	f1c3 0307 	rsb	r3, r3, #7
 80077d4:	2101      	movs	r1, #1
 80077d6:	fa01 f303 	lsl.w	r3, r1, r3
 80077da:	b2db      	uxtb	r3, r3
 80077dc:	4013      	ands	r3, r2
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	4619      	mov	r1, r3
 80077e2:	7bba      	ldrb	r2, [r7, #14]
 80077e4:	7cfb      	ldrb	r3, [r7, #19]
 80077e6:	f1c3 0307 	rsb	r3, r3, #7
 80077ea:	fa02 f303 	lsl.w	r3, r2, r3
 80077ee:	4299      	cmp	r1, r3
 80077f0:	d002      	beq.n	80077f8 <phTools_DecodeParity+0x1c4>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INTEGRITY_ERROR, PH_COMP_TOOLS);
 80077f2:	f24e 3302 	movw	r3, #58114	@ 0xe302
 80077f6:	e030      	b.n	800785a <phTools_DecodeParity+0x226>
                }
            }
        }

        /* We have reached the 8th parity bit, the input buffer index is now one ahead */
        if (bBitPosition == 0U)
 80077f8:	7cfb      	ldrb	r3, [r7, #19]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d104      	bne.n	8007808 <phTools_DecodeParity+0x1d4>
        {
            bBitPosition = 8;
 80077fe:	2308      	movs	r3, #8
 8007800:	74fb      	strb	r3, [r7, #19]
            ++wByteIndexIn;
 8007802:	8afb      	ldrh	r3, [r7, #22]
 8007804:	3301      	adds	r3, #1
 8007806:	82fb      	strh	r3, [r7, #22]
    for (; wByteIndexOut < (*pOutBufferLength); ++wByteIndexOut, ++wByteIndexIn, --bBitPosition)
 8007808:	8abb      	ldrh	r3, [r7, #20]
 800780a:	3301      	adds	r3, #1
 800780c:	82bb      	strh	r3, [r7, #20]
 800780e:	8afb      	ldrh	r3, [r7, #22]
 8007810:	3301      	adds	r3, #1
 8007812:	82fb      	strh	r3, [r7, #22]
 8007814:	7cfb      	ldrb	r3, [r7, #19]
 8007816:	3b01      	subs	r3, #1
 8007818:	74fb      	strb	r3, [r7, #19]
 800781a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800781c:	881b      	ldrh	r3, [r3, #0]
 800781e:	8aba      	ldrh	r2, [r7, #20]
 8007820:	429a      	cmp	r2, r3
 8007822:	d391      	bcc.n	8007748 <phTools_DecodeParity+0x114>
        }
    }

    /* Mask out invalid bits of last byte */
    if (*pOutBufferBits > 0U)
 8007824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007826:	781b      	ldrb	r3, [r3, #0]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d015      	beq.n	8007858 <phTools_DecodeParity+0x224>
    {
        pOutBuffer[(*pOutBufferLength) - 1U] &= (uint8_t)(0xFFU >> (8U - *pOutBufferBits));
 800782c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800782e:	881b      	ldrh	r3, [r3, #0]
 8007830:	3b01      	subs	r3, #1
 8007832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007834:	4413      	add	r3, r2
 8007836:	7819      	ldrb	r1, [r3, #0]
 8007838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	f1c3 0308 	rsb	r3, r3, #8
 8007840:	22ff      	movs	r2, #255	@ 0xff
 8007842:	fa22 f303 	lsr.w	r3, r2, r3
 8007846:	b2da      	uxtb	r2, r3
 8007848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800784a:	881b      	ldrh	r3, [r3, #0]
 800784c:	3b01      	subs	r3, #1
 800784e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007850:	4403      	add	r3, r0
 8007852:	400a      	ands	r2, r1
 8007854:	b2d2      	uxtb	r2, r2
 8007856:	701a      	strb	r2, [r3, #0]
    }

    return PH_ERR_SUCCESS;
 8007858:	2300      	movs	r3, #0
}
 800785a:	4618      	mov	r0, r3
 800785c:	3718      	adds	r7, #24
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	38e38e39 	.word	0x38e38e39

08007868 <phTools_CalcParity>:

static uint8_t phTools_CalcParity(
                                  uint8_t bDataByte,
                                  uint8_t bOption
                                  )
{
 8007868:	b480      	push	{r7}
 800786a:	b085      	sub	sp, #20
 800786c:	af00      	add	r7, sp, #0
 800786e:	4603      	mov	r3, r0
 8007870:	460a      	mov	r2, r1
 8007872:	71fb      	strb	r3, [r7, #7]
 8007874:	4613      	mov	r3, r2
 8007876:	71bb      	strb	r3, [r7, #6]
    uint8_t PH_MEMLOC_REM bBit;
    uint8_t PH_MEMLOC_REM bParity;

    if (bOption == PH_TOOLS_PARITY_OPTION_EVEN)
 8007878:	79bb      	ldrb	r3, [r7, #6]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d102      	bne.n	8007884 <phTools_CalcParity+0x1c>
    {
        bParity = 0x00;
 800787e:	2300      	movs	r3, #0
 8007880:	73bb      	strb	r3, [r7, #14]
 8007882:	e001      	b.n	8007888 <phTools_CalcParity+0x20>
    }
    else
    {
        bParity = 0x01;
 8007884:	2301      	movs	r3, #1
 8007886:	73bb      	strb	r3, [r7, #14]
    }

    for (bBit = 0; bBit < 8U; ++bBit)
 8007888:	2300      	movs	r3, #0
 800788a:	73fb      	strb	r3, [r7, #15]
 800788c:	e00f      	b.n	80078ae <phTools_CalcParity+0x46>
    {
        if (0U != (bDataByte & (uint8_t)(1U << bBit)))
 800788e:	7bfb      	ldrb	r3, [r7, #15]
 8007890:	2201      	movs	r2, #1
 8007892:	fa02 f303 	lsl.w	r3, r2, r3
 8007896:	b2da      	uxtb	r2, r3
 8007898:	79fb      	ldrb	r3, [r7, #7]
 800789a:	4013      	ands	r3, r2
 800789c:	b2db      	uxtb	r3, r3
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d002      	beq.n	80078a8 <phTools_CalcParity+0x40>
        {
            ++bParity;
 80078a2:	7bbb      	ldrb	r3, [r7, #14]
 80078a4:	3301      	adds	r3, #1
 80078a6:	73bb      	strb	r3, [r7, #14]
    for (bBit = 0; bBit < 8U; ++bBit)
 80078a8:	7bfb      	ldrb	r3, [r7, #15]
 80078aa:	3301      	adds	r3, #1
 80078ac:	73fb      	strb	r3, [r7, #15]
 80078ae:	7bfb      	ldrb	r3, [r7, #15]
 80078b0:	2b07      	cmp	r3, #7
 80078b2:	d9ec      	bls.n	800788e <phTools_CalcParity+0x26>
        }
    }
    return bParity & 0x01U;
 80078b4:	7bbb      	ldrb	r3, [r7, #14]
 80078b6:	f003 0301 	and.w	r3, r3, #1
 80078ba:	b2db      	uxtb	r3, r3
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3714      	adds	r7, #20
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr

080078c8 <phTools_UpdateCrc_B>:

static void phTools_UpdateCrc_B(uint8_t bCh, uint16_t *pLpwCrc)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	4603      	mov	r3, r0
 80078d0:	6039      	str	r1, [r7, #0]
 80078d2:	71fb      	strb	r3, [r7, #7]
    bCh = (bCh^(uint8_t)((*pLpwCrc)&0x00FFU));
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	881b      	ldrh	r3, [r3, #0]
 80078d8:	b2da      	uxtb	r2, r3
 80078da:	79fb      	ldrb	r3, [r7, #7]
 80078dc:	4053      	eors	r3, r2
 80078de:	71fb      	strb	r3, [r7, #7]
    bCh = (bCh ^ (bCh<<4U));
 80078e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078e4:	011b      	lsls	r3, r3, #4
 80078e6:	b25a      	sxtb	r2, r3
 80078e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078ec:	4053      	eors	r3, r2
 80078ee:	b25b      	sxtb	r3, r3
 80078f0:	71fb      	strb	r3, [r7, #7]
    *pLpwCrc = (*pLpwCrc >> 8U) ^ ((uint16_t)bCh << 8U) ^ ((uint16_t)bCh << 3U) ^ ((uint16_t)bCh>>4U);
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	881b      	ldrh	r3, [r3, #0]
 80078f6:	0a1b      	lsrs	r3, r3, #8
 80078f8:	b29b      	uxth	r3, r3
 80078fa:	b21a      	sxth	r2, r3
 80078fc:	79fb      	ldrb	r3, [r7, #7]
 80078fe:	b21b      	sxth	r3, r3
 8007900:	021b      	lsls	r3, r3, #8
 8007902:	b21b      	sxth	r3, r3
 8007904:	4053      	eors	r3, r2
 8007906:	b21a      	sxth	r2, r3
 8007908:	79fb      	ldrb	r3, [r7, #7]
 800790a:	b21b      	sxth	r3, r3
 800790c:	00db      	lsls	r3, r3, #3
 800790e:	b21b      	sxth	r3, r3
 8007910:	4053      	eors	r3, r2
 8007912:	b21a      	sxth	r2, r3
 8007914:	79fb      	ldrb	r3, [r7, #7]
 8007916:	091b      	lsrs	r3, r3, #4
 8007918:	b2db      	uxtb	r3, r3
 800791a:	b21b      	sxth	r3, r3
 800791c:	4053      	eors	r3, r2
 800791e:	b21b      	sxth	r3, r3
 8007920:	b29a      	uxth	r2, r3
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	801a      	strh	r2, [r3, #0]
}
 8007926:	bf00      	nop
 8007928:	370c      	adds	r7, #12
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr

08007932 <phTools_ComputeCrc_B>:

phStatus_t phTools_ComputeCrc_B(
                                uint8_t *pData,
                                uint32_t dwLength,
                                uint8_t *pCrc)
{
 8007932:	b580      	push	{r7, lr}
 8007934:	b086      	sub	sp, #24
 8007936:	af00      	add	r7, sp, #0
 8007938:	60f8      	str	r0, [r7, #12]
 800793a:	60b9      	str	r1, [r7, #8]
 800793c:	607a      	str	r2, [r7, #4]
    uint8_t PH_MEMLOC_REM bChBlock = 0;
 800793e:	2300      	movs	r3, #0
 8007940:	75fb      	strb	r3, [r7, #23]
    uint16_t PH_MEMLOC_REM wCrc = 0xFFFF;
 8007942:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007946:	82bb      	strh	r3, [r7, #20]

    do
    {
        bChBlock = *pData++;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	1c5a      	adds	r2, r3, #1
 800794c:	60fa      	str	r2, [r7, #12]
 800794e:	781b      	ldrb	r3, [r3, #0]
 8007950:	75fb      	strb	r3, [r7, #23]
        phTools_UpdateCrc_B(bChBlock, &wCrc);
 8007952:	f107 0214 	add.w	r2, r7, #20
 8007956:	7dfb      	ldrb	r3, [r7, #23]
 8007958:	4611      	mov	r1, r2
 800795a:	4618      	mov	r0, r3
 800795c:	f7ff ffb4 	bl	80078c8 <phTools_UpdateCrc_B>
    } while (0u != (--dwLength));
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	3b01      	subs	r3, #1
 8007964:	60bb      	str	r3, [r7, #8]
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d1ed      	bne.n	8007948 <phTools_ComputeCrc_B+0x16>

    wCrc = ~wCrc;
 800796c:	8abb      	ldrh	r3, [r7, #20]
 800796e:	43db      	mvns	r3, r3
 8007970:	b29b      	uxth	r3, r3
 8007972:	82bb      	strh	r3, [r7, #20]

    pCrc[0] = (uint8_t) (wCrc & 0xFFU);
 8007974:	8abb      	ldrh	r3, [r7, #20]
 8007976:	b2da      	uxtb	r2, r3
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	701a      	strb	r2, [r3, #0]
    pCrc[1] = (uint8_t) ( (wCrc>>8U) & 0xFFU);
 800797c:	8abb      	ldrh	r3, [r7, #20]
 800797e:	0a1b      	lsrs	r3, r3, #8
 8007980:	b29a      	uxth	r2, r3
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	3301      	adds	r3, #1
 8007986:	b2d2      	uxtb	r2, r2
 8007988:	701a      	strb	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	3718      	adds	r7, #24
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <phacDiscLoop_Sw_Init>:
phStatus_t phacDiscLoop_Sw_Init(
                                phacDiscLoop_Sw_DataParams_t * pDataParams,
                                uint16_t wSizeOfDataParams,
                                void * pHalDataParams
                                )
{
 8007994:	b480      	push	{r7}
 8007996:	b087      	sub	sp, #28
 8007998:	af00      	add	r7, sp, #0
 800799a:	60f8      	str	r0, [r7, #12]
 800799c:	460b      	mov	r3, r1
 800799e:	607a      	str	r2, [r7, #4]
 80079a0:	817b      	strh	r3, [r7, #10]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    uint8_t PH_MEMLOC_COUNT bCardIndex;
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

    if (sizeof(phacDiscLoop_Sw_DataParams_t) != wSizeOfDataParams)
 80079a2:	897b      	ldrh	r3, [r7, #10]
 80079a4:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 80079a8:	d002      	beq.n	80079b0 <phacDiscLoop_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AC_DISCLOOP);
 80079aa:	f244 0320 	movw	r3, #16416	@ 0x4020
 80079ae:	e189      	b.n	8007cc4 <phacDiscLoop_Sw_Init+0x330>
    }

    PH_ASSERT_NULL(pDataParams);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d101      	bne.n	80079ba <phacDiscLoop_Sw_Init+0x26>
 80079b6:	2321      	movs	r3, #33	@ 0x21
 80079b8:	e184      	b.n	8007cc4 <phacDiscLoop_Sw_Init+0x330>

    /* Initialize the private data */
    pDataParams->wId                      = PH_COMP_AC_DISCLOOP | PHAC_DISCLOOP_SW_ID;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f244 0201 	movw	r2, #16385	@ 0x4001
 80079c0:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams           = pHalDataParams;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	687a      	ldr	r2, [r7, #4]
 80079c6:	629a      	str	r2, [r3, #40]	@ 0x28
    pDataParams->pPal1443p3aDataParams    = NULL;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2200      	movs	r2, #0
 80079cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    pDataParams->pPal1443p3bDataParams    = NULL;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2200      	movs	r2, #0
 80079d2:	635a      	str	r2, [r3, #52]	@ 0x34
    pDataParams->pPal14443p4DataParams    = NULL;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2200      	movs	r2, #0
 80079d8:	639a      	str	r2, [r3, #56]	@ 0x38
    pDataParams->pPalFelicaDataParams     = NULL;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2200      	movs	r2, #0
 80079de:	631a      	str	r2, [r3, #48]	@ 0x30
    pDataParams->pPal1443p4aDataParams    = NULL;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2200      	movs	r2, #0
 80079e4:	63da      	str	r2, [r3, #60]	@ 0x3c
    pDataParams->pPalSli15693DataParams   = NULL;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2200      	movs	r2, #0
 80079ea:	641a      	str	r2, [r3, #64]	@ 0x40
    pDataParams->pPal18000p3m3DataParams  = NULL;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2200      	movs	r2, #0
 80079f0:	645a      	str	r2, [r3, #68]	@ 0x44
    pDataParams->pAl18000p3m3DataParams   = NULL;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2200      	movs	r2, #0
 80079f6:	649a      	str	r2, [r3, #72]	@ 0x48
    pDataParams->pPal18092mPIDataParams   = NULL;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2200      	movs	r2, #0
 80079fc:	64da      	str	r2, [r3, #76]	@ 0x4c
    pDataParams->pAlT1TDataParams         = NULL;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2200      	movs	r2, #0
 8007a02:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Default Operation Mode is NFC */
    pDataParams->bOpeMode                 = RD_LIB_MODE_NFC;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2202      	movs	r2, #2
 8007a08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    pDataParams->bNfcActivityVersion      = PHAC_DISCLOOP_NFC_ACTIVITY_VERSION_2_2;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2222      	movs	r2, #34	@ 0x22
 8007a10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Default listen and poll mode technologies */
    pDataParams->bPollState               = PHAC_DISCLOOP_POLL_STATE_DETECTION;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2201      	movs	r2, #1
 8007a18:	811a      	strh	r2, [r3, #8]
    pDataParams->bPasPollTechCfg          = 0x00;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	709a      	strb	r2, [r3, #2]
    pDataParams->bPasLisTechCfg           = 0x00;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2200      	movs	r2, #0
 8007a24:	715a      	strb	r2, [r3, #5]
    pDataParams->bActPollTechCfg          = 0x00;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	70da      	strb	r2, [r3, #3]
    pDataParams->bActLisTechCfg           = 0x00;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	719a      	strb	r2, [r3, #6]

    pDataParams->pPasTechPollSeq          = (uint8_t *)&gPasTechPollSeqMapTable;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	4aa6      	ldr	r2, [pc, #664]	@ (8007cd0 <phacDiscLoop_Sw_Init+0x33c>)
 8007a36:	655a      	str	r2, [r3, #84]	@ 0x54

    pDataParams->bUseAntiColl             = PH_ON;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	f883 2020 	strb.w	r2, [r3, #32]
    pDataParams->bLpcdEnabled             = PH_OFF;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2200      	movs	r2, #0
 8007a44:	77da      	strb	r2, [r3, #31]

    pDataParams->bNumOfCards              = 0x00;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    pDataParams->bDetectedTechs           = 0x00;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2200      	movs	r2, #0
 8007a52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    pDataParams->bCollPend                = 0x00;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	779a      	strb	r2, [r3, #30]
    pDataParams->wActPollGTimeUs          = PH_NXPNFCRDLIB_CONFIG_TYPEA_GT;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8007a62:	839a      	strh	r2, [r3, #28]

    pDataParams->bPasPollBailOut          = 0x00;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	711a      	strb	r2, [r3, #4]

    pDataParams->bFsciMax                 = PH_NXPNFCRDLIB_CONFIG_DEFAULT_FSCI_VALUE;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2208      	movs	r2, #8
 8007a6e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    pDataParams->bEMVCoPropOpRfFieldReset = PH_OFF;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2200      	movs	r2, #0
 8007a76:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS
    /* Poll device limits */
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A]           = PHAC_DISCLOOP_TYPEA_DEFAULT_DEVICE_LIMIT;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	729a      	strb	r2, [r3, #10]
    /* Guard times */
    pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_A]         = PH_NXPNFCRDLIB_CONFIG_TYPEA_GT;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8007a86:	821a      	strh	r2, [r3, #16]
    pDataParams->bPasPollTechCfg                                     |= (PHAC_DISCLOOP_POS_BIT_MASK_A);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	789b      	ldrb	r3, [r3, #2]
 8007a8c:	f043 0301 	orr.w	r3, r3, #1
 8007a90:	b2da      	uxtb	r2, r3
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	709a      	strb	r2, [r3, #2]
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE
    pDataParams->bActPollTechCfg                                     |= (PHAC_DISCLOOP_ACT_POS_BIT_MASK_106);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	78db      	ldrb	r3, [r3, #3]
 8007a9a:	f043 0301 	orr.w	r3, r3, #1
 8007a9e:	b2da      	uxtb	r2, r3
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	70da      	strb	r2, [r3, #3]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TARGET_PASSIVE
    pDataParams->bPasLisTechCfg                                      |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	795b      	ldrb	r3, [r3, #5]
 8007aa8:	f043 0301 	orr.w	r3, r3, #1
 8007aac:	b2da      	uxtb	r2, r3
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	715a      	strb	r2, [r3, #5]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TARGET_PASSIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TARGET_ACTIVE
    pDataParams->bActLisTechCfg                                      |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	799b      	ldrb	r3, [r3, #6]
 8007ab6:	f043 0301 	orr.w	r3, r3, #1
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	719a      	strb	r2, [r3, #6]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TARGET_ACTIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    /* Poll device limits */
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_B]           = PHAC_DISCLOOP_TYPEB_DEFAULT_DEVICE_LIMIT;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	72da      	strb	r2, [r3, #11]
    /* Guard times */
    pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_B]         = PH_NXPNFCRDLIB_CONFIG_TYPEB_GT;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8007acc:	825a      	strh	r2, [r3, #18]
    pDataParams->bPasPollTechCfg                                     |= (PHAC_DISCLOOP_POS_BIT_MASK_B);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	789b      	ldrb	r3, [r3, #2]
 8007ad2:	f043 0302 	orr.w	r3, r3, #2
 8007ad6:	b2da      	uxtb	r2, r3
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	709a      	strb	r2, [r3, #2]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    /* Poll device limits */
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F212]        = PHAC_DISCLOOP_TYPEF_DEFAULT_DEVICE_LIMIT;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	731a      	strb	r2, [r3, #12]
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F424]        = PHAC_DISCLOOP_TYPEF_DEFAULT_DEVICE_LIMIT;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	735a      	strb	r2, [r3, #13]
    /* Guard time GTFB */
    pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F212]      = PH_NXPNFCRDLIB_CONFIG_TYPEF_GT;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	f644 72b0 	movw	r2, #20400	@ 0x4fb0
 8007aee:	829a      	strh	r2, [r3, #20]
    /* Guard time GTBF */
    pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F424]      = PH_NXPNFCRDLIB_CONFIG_B_TO_F_GT;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f643 32c4 	movw	r2, #15300	@ 0x3bc4
 8007af6:	82da      	strh	r2, [r3, #22]
    pDataParams->bPasPollTechCfg                                     |= (PHAC_DISCLOOP_POS_BIT_MASK_F212 | PHAC_DISCLOOP_POS_BIT_MASK_F424);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	789b      	ldrb	r3, [r3, #2]
 8007afc:	f043 030c 	orr.w	r3, r3, #12
 8007b00:	b2da      	uxtb	r2, r3
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	709a      	strb	r2, [r3, #2]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE
    pDataParams->bActPollTechCfg                                     |= PHAC_DISCLOOP_ACT_POS_BIT_MASK_212 ;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	78db      	ldrb	r3, [r3, #3]
 8007b0a:	f043 0302 	orr.w	r3, r3, #2
 8007b0e:	b2da      	uxtb	r2, r3
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	70da      	strb	r2, [r3, #3]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE
    pDataParams->bActPollTechCfg                                     |= PHAC_DISCLOOP_ACT_POS_BIT_MASK_424 ;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	78db      	ldrb	r3, [r3, #3]
 8007b18:	f043 0304 	orr.w	r3, r3, #4
 8007b1c:	b2da      	uxtb	r2, r3
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	70da      	strb	r2, [r3, #3]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF212_TARGET_PASSIVE
    pDataParams->bPasLisTechCfg                                      |= PHAC_DISCLOOP_POS_BIT_MASK_F212;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	795b      	ldrb	r3, [r3, #5]
 8007b26:	f043 0304 	orr.w	r3, r3, #4
 8007b2a:	b2da      	uxtb	r2, r3
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	715a      	strb	r2, [r3, #5]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF212_TARGET_PASSIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF424_TARGET_PASSIVE
    pDataParams->bPasLisTechCfg                                      |= PHAC_DISCLOOP_POS_BIT_MASK_F424;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	795b      	ldrb	r3, [r3, #5]
 8007b34:	f043 0308 	orr.w	r3, r3, #8
 8007b38:	b2da      	uxtb	r2, r3
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	715a      	strb	r2, [r3, #5]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF424_TARGET_PASSIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF212_TARGET_ACTIVE
    pDataParams->bActLisTechCfg                                      |= PHAC_DISCLOOP_POS_BIT_MASK_F212;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	799b      	ldrb	r3, [r3, #6]
 8007b42:	f043 0304 	orr.w	r3, r3, #4
 8007b46:	b2da      	uxtb	r2, r3
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	719a      	strb	r2, [r3, #6]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF212_TARGET_ACTIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF424_TARGET_ACTIVE
    pDataParams->bActLisTechCfg                                      |= PHAC_DISCLOOP_POS_BIT_MASK_F424;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	799b      	ldrb	r3, [r3, #6]
 8007b50:	f043 0308 	orr.w	r3, r3, #8
 8007b54:	b2da      	uxtb	r2, r3
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	719a      	strb	r2, [r3, #6]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF424_TARGET_ACTIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    /* Poll device limits */
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V]      = PHAC_DISCLOOP_TYPEV_DEFAULT_DEVICE_LIMIT;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	739a      	strb	r2, [r3, #14]
    /* Guard times */
    pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_V]    = PH_NXPNFCRDLIB_CONFIG_TYPEV_GT;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8007b66:	831a      	strh	r2, [r3, #24]
    pDataParams->bPasPollTechCfg                                |= (PHAC_DISCLOOP_POS_BIT_MASK_V);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	789b      	ldrb	r3, [r3, #2]
 8007b6c:	f043 0310 	orr.w	r3, r3, #16
 8007b70:	b2da      	uxtb	r2, r3
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	709a      	strb	r2, [r3, #2]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    /* Poll device limits */
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_18000P3M3]   = PHAC_DISCLOOP_I18000P3M3_DEFAULT_DEVICE_LIMIT;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2201      	movs	r2, #1
 8007b7a:	73da      	strb	r2, [r3, #15]
    /* Guard times */
    pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_18000P3M3] = PH_NXPNFCRDLIB_CONFIG_I18000P3M3_GT;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007b82:	835a      	strh	r2, [r3, #26]
    pDataParams->bPasPollTechCfg                                     |= (PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	789b      	ldrb	r3, [r3, #2]
 8007b88:	f043 0320 	orr.w	r3, r3, #32
 8007b8c:	b2da      	uxtb	r2, r3
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	709a      	strb	r2, [r3, #2]
#endif  /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    pDataParams->sTypeATargetInfo.bTotalTagsFound   = 0;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2200      	movs	r2, #0
 8007b96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    #if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bDid        = 0;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bLri        = 0;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bNadEnable  = 0;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bNad        = 0;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
    #endif

    #ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bFsdi  = PHPAL_I14443P4A_NFC_FRAMESIZE_MAX;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2208      	movs	r2, #8
 8007bbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bCid   = 0x00;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bNad   = 0x00;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDri   = 0x00;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDsi   = 0x00;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    #endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    pDataParams->sTypeBTargetInfo.bTotalTagsFound   = 0x00;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
    pDataParams->sTypeBTargetInfo.bAfiReq           = 0x00;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
    pDataParams->sTypeBTargetInfo.bFsdi             = 0x08;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2208      	movs	r2, #8
 8007bf6:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    pDataParams->sTypeBTargetInfo.bCid              = 0x00;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
    pDataParams->sTypeBTargetInfo.bNad              = 0x00;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2200      	movs	r2, #0
 8007c06:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
    pDataParams->sTypeBTargetInfo.bDri              = 0x00;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
    pDataParams->sTypeBTargetInfo.bDsi              = 0x00;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
    pDataParams->sTypeBTargetInfo.bExtendedAtqBbit  = 0x00;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2

#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    pDataParams->sTypeFTargetInfo.bTotalTagsFound  = 0x00;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2200      	movs	r2, #0
 8007c26:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
    pDataParams->sTypeFTargetInfo.aSystemCode[0]   = 0xFF;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	22ff      	movs	r2, #255	@ 0xff
 8007c2e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
    pDataParams->sTypeFTargetInfo.aSystemCode[1]   = 0xFF;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	22ff      	movs	r2, #255	@ 0xff
 8007c36:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
    pDataParams->sTypeFTargetInfo.bTimeSlot        = PHPAL_FELICA_NUMSLOTS_4;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2203      	movs	r2, #3
 8007c3e:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    for(bCardIndex = 0; bCardIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bCardIndex++)
 8007c42:	2300      	movs	r3, #0
 8007c44:	75fb      	strb	r3, [r7, #23]
 8007c46:	e00d      	b.n	8007c64 <phacDiscLoop_Sw_Init+0x2d0>
    {
        /* Clear SLEEP_AF State */
        pDataParams->sTypeFTargetInfo.aTypeFTag[bCardIndex].bSleepAFState = 0U;
 8007c48:	7dfa      	ldrb	r2, [r7, #23]
 8007c4a:	68f9      	ldr	r1, [r7, #12]
 8007c4c:	4613      	mov	r3, r2
 8007c4e:	005b      	lsls	r3, r3, #1
 8007c50:	4413      	add	r3, r2
 8007c52:	00da      	lsls	r2, r3, #3
 8007c54:	1ad2      	subs	r2, r2, r3
 8007c56:	188b      	adds	r3, r1, r2
 8007c58:	33a7      	adds	r3, #167	@ 0xa7
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	701a      	strb	r2, [r3, #0]
    for(bCardIndex = 0; bCardIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bCardIndex++)
 8007c5e:	7dfb      	ldrb	r3, [r7, #23]
 8007c60:	3301      	adds	r3, #1
 8007c62:	75fb      	strb	r3, [r7, #23]
 8007c64:	7dfb      	ldrb	r3, [r7, #23]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d0ee      	beq.n	8007c48 <phacDiscLoop_Sw_Init+0x2b4>
    }
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS)  || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)
    pDataParams->sTypeFTargetInfo.sTypeF_P2P.bDid          = 0;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
    pDataParams->sTypeFTargetInfo.sTypeF_P2P.bLri          = 0;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2200      	movs	r2, #0
 8007c76:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
    pDataParams->sTypeFTargetInfo.sTypeF_P2P.bNadEnable    = 0;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
    pDataParams->sTypeFTargetInfo.sTypeF_P2P.bNad          = 0;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 20af 	strb.w	r2, [r3, #175]	@ 0xaf
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    pDataParams->sTypeVTargetInfo.bTotalTagsFound  = 0x00;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
    pDataParams->sTypeVTargetInfo.bFlag            = PHPAL_SLI15693_FLAG_DATA_RATE;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2202      	movs	r2, #2
 8007c96:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
    pDataParams->sTypeVTargetInfo.bMode            = PHPAL_SLI15693_FLAG_ADDRESSED;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2220      	movs	r2, #32
 8007c9e:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1

#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound  = 0;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDataParams->sI18000p3m3TargetInfo.bM               = PHPAL_I18000P3M3_M_MANCHESTER_4;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2203      	movs	r2, #3
 8007cae:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
    pDataParams->sI18000p3m3TargetInfo.bDr              = PHPAL_I18000P3M3_LF_847KHZ;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee

#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TARGET
    pDataParams->sTargetParams.bRetryCount = 0;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
#endif /* NXPBUILD__PHAC_DISCLOOP_TARGET */

    return PH_ERR_SUCCESS;
 8007cc2:	2300      	movs	r3, #0
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	371c      	adds	r7, #28
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr
 8007cd0:	08021da0 	.word	0x08021da0

08007cd4 <phacDiscLoop_Sw_Run>:
// discoveryLoopPollListen
phStatus_t phacDiscLoop_Sw_Run(
                               phacDiscLoop_Sw_DataParams_t * pDataParams,
                               uint8_t bEntryPoint
                               )
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	460b      	mov	r3, r1
 8007cde:	70fb      	strb	r3, [r7, #3]
    phStatus_t PH_MEMLOC_REM wDiscloopStatus;

    /*  Disable Emd Check */
    PH_CHECK_SUCCESS_FCT(wDiscloopStatus, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_OFF));
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	215e      	movs	r1, #94	@ 0x5e
 8007ce8:	4618      	mov	r0, r3
 8007cea:	f006 fb9d 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	81fb      	strh	r3, [r7, #14]
 8007cf2:	89fb      	ldrh	r3, [r7, #14]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d001      	beq.n	8007cfc <phacDiscLoop_Sw_Run+0x28>
 8007cf8:	89fb      	ldrh	r3, [r7, #14]
 8007cfa:	e0b9      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_JEWEL_TAGS
    PH_CHECK_SUCCESS_FCT(wDiscloopStatus, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_JEWEL_MODE, PH_OFF));
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d00:	2200      	movs	r2, #0
 8007d02:	2120      	movs	r1, #32
 8007d04:	4618      	mov	r0, r3
 8007d06:	f006 fb8f 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	81fb      	strh	r3, [r7, #14]
 8007d0e:	89fb      	ldrh	r3, [r7, #14]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d001      	beq.n	8007d18 <phacDiscLoop_Sw_Run+0x44>
 8007d14:	89fb      	ldrh	r3, [r7, #14]
 8007d16:	e0ab      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_JEWEL_TAGS */

    switch (bEntryPoint)
 8007d18:	78fb      	ldrb	r3, [r7, #3]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d002      	beq.n	8007d24 <phacDiscLoop_Sw_Run+0x50>
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d07a      	beq.n	8007e18 <phacDiscLoop_Sw_Run+0x144>
 8007d22:	e0a3      	b.n	8007e6c <phacDiscLoop_Sw_Run+0x198>
    case ((uint8_t)PHAC_DISCLOOP_ENTRY_POINT_POLL):

		/* LPCD */
#ifdef NXPBUILD__PHAC_DISCLOOP_LPCD
        /* Perform LPCD if Enabled. */
        if ((0U != (pDataParams->bLpcdEnabled))
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	7fdb      	ldrb	r3, [r3, #31]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d017      	beq.n	8007d5c <phacDiscLoop_Sw_Run+0x88>
            && (pDataParams->bPollState == PHAC_DISCLOOP_POLL_STATE_DETECTION))
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	891b      	ldrh	r3, [r3, #8]
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d113      	bne.n	8007d5c <phacDiscLoop_Sw_Run+0x88>
        {
            wDiscloopStatus = phhalHw_Lpcd(pDataParams->pHalDataParams);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f008 fdf1 	bl	8010920 <phhalHw_Pn5180_Lpcd>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	81fb      	strh	r3, [r7, #14]
            if ((wDiscloopStatus & PH_ERR_MASK) != PH_ERR_SUCCESS)
 8007d42:	89fb      	ldrh	r3, [r7, #14]
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d008      	beq.n	8007d5c <phacDiscLoop_Sw_Run+0x88>
            {
                if ((wDiscloopStatus & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT)
 8007d4a:	89fb      	ldrh	r3, [r7, #14]
 8007d4c:	b2db      	uxtb	r3, r3
 8007d4e:	2b01      	cmp	r3, #1
 8007d50:	d102      	bne.n	8007d58 <phacDiscLoop_Sw_Run+0x84>
                {
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP); /* No card presence. */
 8007d52:	f244 0384 	movw	r3, #16516	@ 0x4084
 8007d56:	e08b      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
                }

                return wDiscloopStatus; /* Other error. */
 8007d58:	89fb      	ldrh	r3, [r7, #14]
 8007d5a:	e089      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
        }
#endif /* NXPBUILD__PHAC_DISCLOOP_LPCD */

        /* 1.1  Check for active poll configuration */
    	//  Active Polling 
        if((0U != (pDataParams->bActPollTechCfg))
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	78db      	ldrb	r3, [r3, #3]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d037      	beq.n	8007dd4 <phacDiscLoop_Sw_Run+0x100>
           && (pDataParams->bPollState == PHAC_DISCLOOP_POLL_STATE_DETECTION))
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	891b      	ldrh	r3, [r3, #8]
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d133      	bne.n	8007dd4 <phacDiscLoop_Sw_Run+0x100>
        {
        	/* 106/212/424 kbpsNFC P2P
            *   RF  ->  ->  ->  ->  ATR 
			*	-> 
            */
            wDiscloopStatus = phacDiscLoop_Sw_Int_ActivePollMode(pDataParams);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f001 f931 	bl	8008fd4 <phacDiscLoop_Sw_Int_ActivePollMode>
 8007d72:	4603      	mov	r3, r0
 8007d74:	81fb      	strh	r3, [r7, #14]
            /* Continue with passive polling, if no peer detected */
            if((wDiscloopStatus & PH_ERR_MASK) != PHAC_DISCLOOP_NO_TECH_DETECTED)
 8007d76:	89fb      	ldrh	r3, [r7, #14]
 8007d78:	b2db      	uxtb	r3, r3
 8007d7a:	2b84      	cmp	r3, #132	@ 0x84
 8007d7c:	d00f      	beq.n	8007d9e <phacDiscLoop_Sw_Run+0xca>
            {
            	// 
                if(((wDiscloopStatus & PH_ERR_MASK) != PHAC_DISCLOOP_ACTIVE_TARGET_ACTIVATED) &&
 8007d7e:	89fb      	ldrh	r3, [r7, #14]
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	2b8c      	cmp	r3, #140	@ 0x8c
 8007d84:	d009      	beq.n	8007d9a <phacDiscLoop_Sw_Run+0xc6>
                    ((wDiscloopStatus & PH_ERR_MASK) != PHAC_DISCLOOP_EXTERNAL_RFON))
 8007d86:	89fb      	ldrh	r3, [r7, #14]
 8007d88:	b2db      	uxtb	r3, r3
                if(((wDiscloopStatus & PH_ERR_MASK) != PHAC_DISCLOOP_ACTIVE_TARGET_ACTIVATED) &&
 8007d8a:	2b82      	cmp	r3, #130	@ 0x82
 8007d8c:	d005      	beq.n	8007d9a <phacDiscLoop_Sw_Run+0xc6>
                {
                    pDataParams->wErrorCode = wDiscloopStatus;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	89fa      	ldrh	r2, [r7, #14]
 8007d92:	84da      	strh	r2, [r3, #38]	@ 0x26
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_FAILURE, PH_COMP_AC_DISCLOOP);
 8007d94:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8007d98:	e06a      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
                }
                // 
                return wDiscloopStatus;
 8007d9a:	89fb      	ldrh	r3, [r7, #14]
 8007d9c:	e068      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
            }
            /* Field OFF after Active polling and wait for recovery time. */
            PH_CHECK_SUCCESS_FCT(wDiscloopStatus, phhalHw_FieldOff(pDataParams->pHalDataParams));
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007da2:	4618      	mov	r0, r3
 8007da4:	f006 fa62 	bl	800e26c <phhalHw_Pn5180_FieldOff>
 8007da8:	4603      	mov	r3, r0
 8007daa:	81fb      	strh	r3, [r7, #14]
 8007dac:	89fb      	ldrh	r3, [r7, #14]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d001      	beq.n	8007db6 <phacDiscLoop_Sw_Run+0xe2>
 8007db2:	89fb      	ldrh	r3, [r7, #14]
 8007db4:	e05c      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
            PH_CHECK_SUCCESS_FCT(wDiscloopStatus, phhalHw_Wait(pDataParams->pHalDataParams, PHHAL_HW_TIME_MICROSECONDS, pDataParams->wActPollGTimeUs));
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	8b9b      	ldrh	r3, [r3, #28]
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	f006 fa77 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	81fb      	strh	r3, [r7, #14]
 8007dca:	89fb      	ldrh	r3, [r7, #14]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d001      	beq.n	8007dd4 <phacDiscLoop_Sw_Run+0x100>
 8007dd0:	89fb      	ldrh	r3, [r7, #14]
 8007dd2:	e04d      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
        }

        /* 1.2  Check for passive poll configuration */
        if(0U != (pDataParams->bPasPollTechCfg))
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	789b      	ldrb	r3, [r3, #2]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d012      	beq.n	8007e02 <phacDiscLoop_Sw_Run+0x12e>
        {
            /* Perform the Poll operation and store the Status code. */
            wDiscloopStatus = phacDiscLoop_Sw_Int_PollMode(pDataParams);
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f001 fa5a 	bl	8009296 <phacDiscLoop_Sw_Int_PollMode>
 8007de2:	4603      	mov	r3, r0
 8007de4:	81fb      	strh	r3, [r7, #14]

            /* If error is from below layer, store it and return failure */
            if((wDiscloopStatus & PH_COMP_MASK) != PH_COMP_AC_DISCLOOP)
 8007de6:	89fb      	ldrh	r3, [r7, #14]
 8007de8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007dec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007df0:	d005      	beq.n	8007dfe <phacDiscLoop_Sw_Run+0x12a>
            {
                pDataParams->wErrorCode = wDiscloopStatus;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	89fa      	ldrh	r2, [r7, #14]
 8007df6:	84da      	strh	r2, [r3, #38]	@ 0x26
                return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_FAILURE, PH_COMP_AC_DISCLOOP);
 8007df8:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8007dfc:	e038      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
            }
            return wDiscloopStatus;
 8007dfe:	89fb      	ldrh	r3, [r7, #14]
 8007e00:	e036      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
        }
        else
        {
            pDataParams->bDetectedTechs = 0x00;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2200      	movs	r2, #0
 8007e06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
            pDataParams->bNumOfCards = 0x00;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 8007e12:	f244 0384 	movw	r3, #16516	@ 0x4084
 8007e16:	e02b      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
        }

    /* 2.  */
    case ((uint8_t)PHAC_DISCLOOP_ENTRY_POINT_LISTEN):
        /* Check for listen configurations */
        if ((0U != (pDataParams->bPasLisTechCfg)) || (0U != (pDataParams->bActLisTechCfg)))
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	795b      	ldrb	r3, [r3, #5]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d103      	bne.n	8007e28 <phacDiscLoop_Sw_Run+0x154>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	799b      	ldrb	r3, [r3, #6]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d01e      	beq.n	8007e66 <phacDiscLoop_Sw_Run+0x192>
        {
            /* Turn OFF RF field if already on. */
            PH_CHECK_SUCCESS_FCT(wDiscloopStatus, phhalHw_FieldOff(pDataParams->pHalDataParams));
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f006 fa1d 	bl	800e26c <phhalHw_Pn5180_FieldOff>
 8007e32:	4603      	mov	r3, r0
 8007e34:	81fb      	strh	r3, [r7, #14]
 8007e36:	89fb      	ldrh	r3, [r7, #14]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d001      	beq.n	8007e40 <phacDiscLoop_Sw_Run+0x16c>
 8007e3c:	89fb      	ldrh	r3, [r7, #14]
 8007e3e:	e017      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>

            /* Perform listen operation and store the Status code. */
            wDiscloopStatus = phacDiscLoop_Sw_Int_ListenMode(pDataParams);
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f001 f867 	bl	8008f14 <phacDiscLoop_Sw_Int_ListenMode>
 8007e46:	4603      	mov	r3, r0
 8007e48:	81fb      	strh	r3, [r7, #14]

            /* If error is from below layer, store it and return failure */
            if((wDiscloopStatus & PH_COMP_MASK) != PH_COMP_AC_DISCLOOP)
 8007e4a:	89fb      	ldrh	r3, [r7, #14]
 8007e4c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007e50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e54:	d005      	beq.n	8007e62 <phacDiscLoop_Sw_Run+0x18e>
            {
                pDataParams->wErrorCode = wDiscloopStatus;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	89fa      	ldrh	r2, [r7, #14]
 8007e5a:	84da      	strh	r2, [r3, #38]	@ 0x26
                return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_FAILURE, PH_COMP_AC_DISCLOOP);
 8007e5c:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8007e60:	e006      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
            }
            return wDiscloopStatus;
 8007e62:	89fb      	ldrh	r3, [r7, #14]
 8007e64:	e004      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
        }
        else
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8007e66:	f244 0321 	movw	r3, #16417	@ 0x4021
 8007e6a:	e001      	b.n	8007e70 <phacDiscLoop_Sw_Run+0x19c>
        }

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8007e6c:	f244 0321 	movw	r3, #16417	@ 0x4021
    }
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3710      	adds	r7, #16
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <phacDiscLoop_Sw_SetConfig>:
phStatus_t phacDiscLoop_Sw_SetConfig(
                                     phacDiscLoop_Sw_DataParams_t * pDataParams,
                                     uint16_t wConfig,
                                     uint16_t wValue
                                     )
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b084      	sub	sp, #16
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
 8007e80:	460b      	mov	r3, r1
 8007e82:	807b      	strh	r3, [r7, #2]
 8007e84:	4613      	mov	r3, r2
 8007e86:	803b      	strh	r3, [r7, #0]
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	81fb      	strh	r3, [r7, #14]
#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS)
    uint8_t     PH_MEMLOC_REM bIndex;
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    uint16_t    PH_MEMLOC_REM wSliConfigFlags = 0U;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	817b      	strh	r3, [r7, #10]
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */

    switch(wConfig)
 8007e90:	887b      	ldrh	r3, [r7, #2]
 8007e92:	2b94      	cmp	r3, #148	@ 0x94
 8007e94:	f200 8463 	bhi.w	800875e <phacDiscLoop_Sw_SetConfig+0x8e6>
 8007e98:	a201      	add	r2, pc, #4	@ (adr r2, 8007ea0 <phacDiscLoop_Sw_SetConfig+0x28>)
 8007e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e9e:	bf00      	nop
 8007ea0:	0800815d 	.word	0x0800815d
 8007ea4:	08008165 	.word	0x08008165
 8007ea8:	0800816d 	.word	0x0800816d
 8007eac:	08008185 	.word	0x08008185
 8007eb0:	0800819d 	.word	0x0800819d
 8007eb4:	080081a5 	.word	0x080081a5
 8007eb8:	080081d7 	.word	0x080081d7
 8007ebc:	0800875f 	.word	0x0800875f
 8007ec0:	0800875f 	.word	0x0800875f
 8007ec4:	0800875f 	.word	0x0800875f
 8007ec8:	0800875f 	.word	0x0800875f
 8007ecc:	0800875f 	.word	0x0800875f
 8007ed0:	0800875f 	.word	0x0800875f
 8007ed4:	0800875f 	.word	0x0800875f
 8007ed8:	0800875f 	.word	0x0800875f
 8007edc:	0800875f 	.word	0x0800875f
 8007ee0:	080082e9 	.word	0x080082e9
 8007ee4:	0800844b 	.word	0x0800844b
 8007ee8:	08008567 	.word	0x08008567
 8007eec:	080085ed 	.word	0x080085ed
 8007ef0:	080086f1 	.word	0x080086f1
 8007ef4:	0800875f 	.word	0x0800875f
 8007ef8:	0800875f 	.word	0x0800875f
 8007efc:	0800875f 	.word	0x0800875f
 8007f00:	0800875f 	.word	0x0800875f
 8007f04:	0800875f 	.word	0x0800875f
 8007f08:	0800875f 	.word	0x0800875f
 8007f0c:	0800875f 	.word	0x0800875f
 8007f10:	0800875f 	.word	0x0800875f
 8007f14:	0800875f 	.word	0x0800875f
 8007f18:	0800875f 	.word	0x0800875f
 8007f1c:	0800875f 	.word	0x0800875f
 8007f20:	0800875f 	.word	0x0800875f
 8007f24:	0800875f 	.word	0x0800875f
 8007f28:	0800875f 	.word	0x0800875f
 8007f2c:	0800875f 	.word	0x0800875f
 8007f30:	0800875f 	.word	0x0800875f
 8007f34:	0800875f 	.word	0x0800875f
 8007f38:	0800875f 	.word	0x0800875f
 8007f3c:	0800875f 	.word	0x0800875f
 8007f40:	0800875f 	.word	0x0800875f
 8007f44:	0800875f 	.word	0x0800875f
 8007f48:	0800875f 	.word	0x0800875f
 8007f4c:	0800875f 	.word	0x0800875f
 8007f50:	0800875f 	.word	0x0800875f
 8007f54:	0800875f 	.word	0x0800875f
 8007f58:	0800875f 	.word	0x0800875f
 8007f5c:	0800875f 	.word	0x0800875f
 8007f60:	08008465 	.word	0x08008465
 8007f64:	08008471 	.word	0x08008471
 8007f68:	0800848b 	.word	0x0800848b
 8007f6c:	080084a3 	.word	0x080084a3
 8007f70:	080084bb 	.word	0x080084bb
 8007f74:	080084c7 	.word	0x080084c7
 8007f78:	080084ef 	.word	0x080084ef
 8007f7c:	0800875f 	.word	0x0800875f
 8007f80:	0800875f 	.word	0x0800875f
 8007f84:	0800875f 	.word	0x0800875f
 8007f88:	0800875f 	.word	0x0800875f
 8007f8c:	0800875f 	.word	0x0800875f
 8007f90:	0800875f 	.word	0x0800875f
 8007f94:	0800875f 	.word	0x0800875f
 8007f98:	0800875f 	.word	0x0800875f
 8007f9c:	0800875f 	.word	0x0800875f
 8007fa0:	08008345 	.word	0x08008345
 8007fa4:	0800835d 	.word	0x0800835d
 8007fa8:	08008375 	.word	0x08008375
 8007fac:	08008381 	.word	0x08008381
 8007fb0:	080083a9 	.word	0x080083a9
 8007fb4:	080083d1 	.word	0x080083d1
 8007fb8:	080083e9 	.word	0x080083e9
 8007fbc:	08008401 	.word	0x08008401
 8007fc0:	0800841b 	.word	0x0800841b
 8007fc4:	08008433 	.word	0x08008433
 8007fc8:	0800875f 	.word	0x0800875f
 8007fcc:	0800875f 	.word	0x0800875f
 8007fd0:	0800875f 	.word	0x0800875f
 8007fd4:	0800875f 	.word	0x0800875f
 8007fd8:	0800875f 	.word	0x0800875f
 8007fdc:	0800875f 	.word	0x0800875f
 8007fe0:	0800875f 	.word	0x0800875f
 8007fe4:	08008581 	.word	0x08008581
 8007fe8:	08008599 	.word	0x08008599
 8007fec:	080085b1 	.word	0x080085b1
 8007ff0:	080085bd 	.word	0x080085bd
 8007ff4:	080085d5 	.word	0x080085d5
 8007ff8:	0800875f 	.word	0x0800875f
 8007ffc:	0800855b 	.word	0x0800855b
 8008000:	0800875f 	.word	0x0800875f
 8008004:	0800875f 	.word	0x0800875f
 8008008:	0800875f 	.word	0x0800875f
 800800c:	0800875f 	.word	0x0800875f
 8008010:	0800875f 	.word	0x0800875f
 8008014:	0800875f 	.word	0x0800875f
 8008018:	0800875f 	.word	0x0800875f
 800801c:	0800875f 	.word	0x0800875f
 8008020:	08008607 	.word	0x08008607
 8008024:	08008647 	.word	0x08008647
 8008028:	0800875f 	.word	0x0800875f
 800802c:	0800875f 	.word	0x0800875f
 8008030:	0800875f 	.word	0x0800875f
 8008034:	0800875f 	.word	0x0800875f
 8008038:	0800875f 	.word	0x0800875f
 800803c:	0800875f 	.word	0x0800875f
 8008040:	0800875f 	.word	0x0800875f
 8008044:	0800875f 	.word	0x0800875f
 8008048:	0800875f 	.word	0x0800875f
 800804c:	0800875f 	.word	0x0800875f
 8008050:	0800875f 	.word	0x0800875f
 8008054:	0800875f 	.word	0x0800875f
 8008058:	0800875f 	.word	0x0800875f
 800805c:	0800875f 	.word	0x0800875f
 8008060:	0800870b 	.word	0x0800870b
 8008064:	08008729 	.word	0x08008729
 8008068:	0800875f 	.word	0x0800875f
 800806c:	0800875f 	.word	0x0800875f
 8008070:	0800875f 	.word	0x0800875f
 8008074:	0800875f 	.word	0x0800875f
 8008078:	0800875f 	.word	0x0800875f
 800807c:	0800875f 	.word	0x0800875f
 8008080:	0800875f 	.word	0x0800875f
 8008084:	0800875f 	.word	0x0800875f
 8008088:	0800875f 	.word	0x0800875f
 800808c:	0800875f 	.word	0x0800875f
 8008090:	0800875f 	.word	0x0800875f
 8008094:	0800875f 	.word	0x0800875f
 8008098:	0800875f 	.word	0x0800875f
 800809c:	0800875f 	.word	0x0800875f
 80080a0:	080082c1 	.word	0x080082c1
 80080a4:	0800875f 	.word	0x0800875f
 80080a8:	080081f5 	.word	0x080081f5
 80080ac:	08008113 	.word	0x08008113
 80080b0:	0800811d 	.word	0x0800811d
 80080b4:	0800875f 	.word	0x0800875f
 80080b8:	080081df 	.word	0x080081df
 80080bc:	0800875f 	.word	0x0800875f
 80080c0:	08008151 	.word	0x08008151
 80080c4:	080080f5 	.word	0x080080f5
 80080c8:	080080ff 	.word	0x080080ff
 80080cc:	08008109 	.word	0x08008109
 80080d0:	08008147 	.word	0x08008147
 80080d4:	0800875f 	.word	0x0800875f
 80080d8:	0800875f 	.word	0x0800875f
 80080dc:	0800875f 	.word	0x0800875f
 80080e0:	08008747 	.word	0x08008747
 80080e4:	080082cb 	.word	0x080082cb
 80080e8:	080081ad 	.word	0x080081ad
 80080ec:	08008303 	.word	0x08008303
 80080f0:	08008517 	.word	0x08008517
    {
    case PHAC_DISCLOOP_CONFIG_ACT_LIS_TECH_CFG:
        pDataParams->bActLisTechCfg = (uint8_t)wValue;
 80080f4:	883b      	ldrh	r3, [r7, #0]
 80080f6:	b2da      	uxtb	r2, r3
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	719a      	strb	r2, [r3, #6]
        break;
 80080fc:	e334      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_ACT_POLL_TECH_CFG:
        pDataParams->bActPollTechCfg = (uint8_t)wValue;
 80080fe:	883b      	ldrh	r3, [r7, #0]
 8008100:	b2da      	uxtb	r2, r3
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	70da      	strb	r2, [r3, #3]
        break;
 8008106:	e32f      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_PAS_LIS_TECH_CFG:
        pDataParams->bPasLisTechCfg = (uint8_t)wValue;
 8008108:	883b      	ldrh	r3, [r7, #0]
 800810a:	b2da      	uxtb	r2, r3
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	715a      	strb	r2, [r3, #5]
        break;
 8008110:	e32a      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_COLLISION_PENDING:
        pDataParams->bCollPend = (uint8_t)wValue;
 8008112:	883b      	ldrh	r3, [r7, #0]
 8008114:	b2da      	uxtb	r2, r3
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	779a      	strb	r2, [r3, #30]
        break;
 800811a:	e325      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE:
        if(!(((wValue & 0x00FFU) == PHAC_DISCLOOP_POLL_STATE_DETECTION) ||
 800811c:	883b      	ldrh	r3, [r7, #0]
 800811e:	b2db      	uxtb	r3, r3
 8008120:	2b01      	cmp	r3, #1
 8008122:	d00a      	beq.n	800813a <phacDiscLoop_Sw_SetConfig+0x2c2>
            ((wValue & 0x00FFU) == PHAC_DISCLOOP_POLL_STATE_COLLISION_RESOLUTION) ||
 8008124:	883b      	ldrh	r3, [r7, #0]
 8008126:	b2db      	uxtb	r3, r3
        if(!(((wValue & 0x00FFU) == PHAC_DISCLOOP_POLL_STATE_DETECTION) ||
 8008128:	2b02      	cmp	r3, #2
 800812a:	d006      	beq.n	800813a <phacDiscLoop_Sw_SetConfig+0x2c2>
            ((wValue & 0x00FFU) == PHAC_DISCLOOP_POLL_STATE_REMOVAL)))
 800812c:	883b      	ldrh	r3, [r7, #0]
 800812e:	b2db      	uxtb	r3, r3
        if(!(((wValue & 0x00FFU) == PHAC_DISCLOOP_POLL_STATE_DETECTION) ||
 8008130:	2b03      	cmp	r3, #3
 8008132:	d002      	beq.n	800813a <phacDiscLoop_Sw_SetConfig+0x2c2>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008134:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008138:	e317      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->bPollState = (wValue & 0x00FFU);
 800813a:	883b      	ldrh	r3, [r7, #0]
 800813c:	b2db      	uxtb	r3, r3
 800813e:	b29a      	uxth	r2, r3
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	811a      	strh	r2, [r3, #8]
        break;
 8008144:	e310      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG:
        pDataParams->bPasPollTechCfg = (uint8_t)wValue;
 8008146:	883b      	ldrh	r3, [r7, #0]
 8008148:	b2da      	uxtb	r2, r3
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	709a      	strb	r2, [r3, #2]
        break;
 800814e:	e30b      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_ANTI_COLL:
        pDataParams->bUseAntiColl = (uint8_t)wValue;
 8008150:	883b      	ldrh	r3, [r7, #0]
 8008152:	b2da      	uxtb	r2, r3
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f883 2020 	strb.w	r2, [r3, #32]
        break;
 800815a:	e305      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GTA_VALUE_US:
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_A] = wValue;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	883a      	ldrh	r2, [r7, #0]
 8008160:	821a      	strh	r2, [r3, #16]
        break;
 8008162:	e301      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GTB_VALUE_US:
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_B] = wValue;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	883a      	ldrh	r2, [r7, #0]
 8008168:	825a      	strh	r2, [r3, #18]
        break;
 800816a:	e2fd      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GTFB_VALUE_US:
        if(wValue < PH_NXPNFCRDLIB_CONFIG_TYPEF_GT)
 800816c:	883b      	ldrh	r3, [r7, #0]
 800816e:	f644 72af 	movw	r2, #20399	@ 0x4faf
 8008172:	4293      	cmp	r3, r2
 8008174:	d802      	bhi.n	800817c <phacDiscLoop_Sw_SetConfig+0x304>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008176:	f244 0321 	movw	r3, #16417	@ 0x4021
 800817a:	e2f6      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F212] = wValue;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	883a      	ldrh	r2, [r7, #0]
 8008180:	829a      	strh	r2, [r3, #20]
        break;
 8008182:	e2f1      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GTBF_VALUE_US:
        if(wValue < PH_NXPNFCRDLIB_CONFIG_B_TO_F_GT)
 8008184:	883b      	ldrh	r3, [r7, #0]
 8008186:	f643 32c3 	movw	r2, #15299	@ 0x3bc3
 800818a:	4293      	cmp	r3, r2
 800818c:	d802      	bhi.n	8008194 <phacDiscLoop_Sw_SetConfig+0x31c>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800818e:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008192:	e2ea      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F424] = wValue;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	883a      	ldrh	r2, [r7, #0]
 8008198:	82da      	strh	r2, [r3, #22]
        break;
 800819a:	e2e5      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GTV_VALUE_US:
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_V] = wValue;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	883a      	ldrh	r2, [r7, #0]
 80081a0:	831a      	strh	r2, [r3, #24]
        break;
 80081a2:	e2e1      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GT18000P3M3_VALUE_US:
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_18000P3M3] = wValue;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	883a      	ldrh	r2, [r7, #0]
 80081a8:	835a      	strh	r2, [r3, #26]
        break;
 80081aa:	e2dd      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_EMVCO_PROP_OP_RF_RESET:
        if ((((uint8_t)wValue & PHAC_DISCLOOP_POS_BIT_MASK_A) == PHAC_DISCLOOP_POS_BIT_MASK_A) ||
 80081ac:	883b      	ldrh	r3, [r7, #0]
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	f003 0301 	and.w	r3, r3, #1
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d105      	bne.n	80081c4 <phacDiscLoop_Sw_SetConfig+0x34c>
            (((uint8_t)wValue & PHAC_DISCLOOP_POS_BIT_MASK_B) == PHAC_DISCLOOP_POS_BIT_MASK_B)
 80081b8:	883b      	ldrh	r3, [r7, #0]
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	f003 0302 	and.w	r3, r3, #2
        if ((((uint8_t)wValue & PHAC_DISCLOOP_POS_BIT_MASK_A) == PHAC_DISCLOOP_POS_BIT_MASK_A) ||
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d002      	beq.n	80081ca <phacDiscLoop_Sw_SetConfig+0x352>
            )
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_AC_DISCLOOP);
 80081c4:	f244 0323 	movw	r3, #16419	@ 0x4023
 80081c8:	e2cf      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->bEMVCoPropOpRfFieldReset = (uint8_t)wValue;
 80081ca:	883b      	ldrh	r3, [r7, #0]
 80081cc:	b2da      	uxtb	r2, r3
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
        break;
 80081d4:	e2c8      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GT_ACTIVE_US:
        pDataParams->wActPollGTimeUs = wValue;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	883a      	ldrh	r2, [r7, #0]
 80081da:	839a      	strh	r2, [r3, #28]
        break;
 80081dc:	e2c4      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_BAIL_OUT:
        if (0u != (wValue & ~(PHAC_DISCLOOP_POS_BIT_MASK_A |  PHAC_DISCLOOP_POS_BIT_MASK_B
 80081de:	883b      	ldrh	r3, [r7, #0]
 80081e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80081e2:	d902      	bls.n	80081ea <phacDiscLoop_Sw_SetConfig+0x372>
            | PHAC_DISCLOOP_POS_BIT_MASK_F424 | PHAC_DISCLOOP_POS_BIT_MASK_F212
            | PHAC_DISCLOOP_POS_BIT_MASK_V | PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3)))
        {
            /* Invalid bail out option set */
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 80081e4:	f244 0321 	movw	r3, #16417	@ 0x4021
 80081e8:	e2bf      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }

        pDataParams->bPasPollBailOut = (uint8_t) wValue;
 80081ea:	883b      	ldrh	r3, [r7, #0]
 80081ec:	b2da      	uxtb	r2, r3
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	711a      	strb	r2, [r3, #4]
        break;
 80081f2:	e2b9      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_OPE_MODE:
        if(!((wValue == RD_LIB_MODE_NFC) ||
 80081f4:	883b      	ldrh	r3, [r7, #0]
 80081f6:	2b02      	cmp	r3, #2
 80081f8:	d008      	beq.n	800820c <phacDiscLoop_Sw_SetConfig+0x394>
 80081fa:	883b      	ldrh	r3, [r7, #0]
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d005      	beq.n	800820c <phacDiscLoop_Sw_SetConfig+0x394>
 8008200:	883b      	ldrh	r3, [r7, #0]
 8008202:	2b03      	cmp	r3, #3
 8008204:	d002      	beq.n	800820c <phacDiscLoop_Sw_SetConfig+0x394>
            (wValue == RD_LIB_MODE_EMVCO) ||
            (wValue == RD_LIB_MODE_ISO)))
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008206:	f244 0321 	movw	r3, #16417	@ 0x4021
 800820a:	e2ae      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->bOpeMode = (uint8_t)wValue;
 800820c:	883b      	ldrh	r3, [r7, #0]
 800820e:	b2da      	uxtb	r2, r3
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_OPE_MODE, wValue));
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800821a:	883a      	ldrh	r2, [r7, #0]
 800821c:	215a      	movs	r1, #90	@ 0x5a
 800821e:	4618      	mov	r0, r3
 8008220:	f006 f902 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8008224:	4603      	mov	r3, r0
 8008226:	81fb      	strh	r3, [r7, #14]
 8008228:	89fb      	ldrh	r3, [r7, #14]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d001      	beq.n	8008232 <phacDiscLoop_Sw_SetConfig+0x3ba>
 800822e:	89fb      	ldrh	r3, [r7, #14]
 8008230:	e29b      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
#ifdef NXPBUILD__PHPAL_I14443P4_SW
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p4_SetConfig(pDataParams->pPal14443p4DataParams, PHPAL_I14443P4_CONFIG_OPE_MODE, wValue));
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008236:	883a      	ldrh	r2, [r7, #0]
 8008238:	2106      	movs	r1, #6
 800823a:	4618      	mov	r0, r3
 800823c:	f00d fbaa 	bl	8015994 <phpalI14443p4_Sw_SetConfig>
 8008240:	4603      	mov	r3, r0
 8008242:	81fb      	strh	r3, [r7, #14]
 8008244:	89fb      	ldrh	r3, [r7, #14]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d001      	beq.n	800824e <phacDiscLoop_Sw_SetConfig+0x3d6>
 800824a:	89fb      	ldrh	r3, [r7, #14]
 800824c:	e28d      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
#endif /* NXPBUILD__PHPAL_I14443P4_SW */

#ifdef NXPBUILD__PHPAL_I14443P3B_SW
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p3b_SetConfig(pDataParams->pPal1443p3bDataParams, PHPAL_I14443P3B_CONFIG_OPE_MODE, wValue));
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008252:	883a      	ldrh	r2, [r7, #0]
 8008254:	2101      	movs	r1, #1
 8008256:	4618      	mov	r0, r3
 8008258:	f00c fd02 	bl	8014c60 <phpalI14443p3b_Sw_SetConfig>
 800825c:	4603      	mov	r3, r0
 800825e:	81fb      	strh	r3, [r7, #14]
 8008260:	89fb      	ldrh	r3, [r7, #14]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d001      	beq.n	800826a <phacDiscLoop_Sw_SetConfig+0x3f2>
 8008266:	89fb      	ldrh	r3, [r7, #14]
 8008268:	e27f      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
#endif /* NXPBUILD__PHPAL_I14443P3B_SW */

#ifdef NXPBUILD__PHPAL_I14443P3A_SW
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p3a_SetConfig(pDataParams->pPal1443p3aDataParams, PHPAL_I14443P3A_CONFIG_OPE_MODE, wValue));
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800826e:	883a      	ldrh	r2, [r7, #0]
 8008270:	2101      	movs	r1, #1
 8008272:	4618      	mov	r0, r3
 8008274:	f00b febf 	bl	8013ff6 <phpalI14443p3a_Sw_SetConfig>
 8008278:	4603      	mov	r3, r0
 800827a:	81fb      	strh	r3, [r7, #14]
 800827c:	89fb      	ldrh	r3, [r7, #14]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d001      	beq.n	8008286 <phacDiscLoop_Sw_SetConfig+0x40e>
 8008282:	89fb      	ldrh	r3, [r7, #14]
 8008284:	e271      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
#endif /* NXPBUILD__PHPAL_I14443P3A_SW */

#ifdef NXPBUILD__PHPAL_I14443P4A_SW
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_SetConfig(pDataParams->pPal1443p4aDataParams, PHPAL_I14443P4A_CONFIG_OPE_MODE, wValue));
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800828a:	883a      	ldrh	r2, [r7, #0]
 800828c:	2101      	movs	r1, #1
 800828e:	4618      	mov	r0, r3
 8008290:	f00d fc52 	bl	8015b38 <phpalI14443p4a_Sw_SetConfig>
 8008294:	4603      	mov	r3, r0
 8008296:	81fb      	strh	r3, [r7, #14]
 8008298:	89fb      	ldrh	r3, [r7, #14]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d001      	beq.n	80082a2 <phacDiscLoop_Sw_SetConfig+0x42a>
 800829e:	89fb      	ldrh	r3, [r7, #14]
 80082a0:	e263      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
#endif /* NXPBUILD__PHPAL_I14443P4A_SW */

#ifdef NXPBUILD__PHPAL_SLI15693_SW
        PH_CHECK_SUCCESS_FCT(status, phpalSli15693_SetConfig(pDataParams->pPalSli15693DataParams, PHPAL_SLI15693_CONFIG_OPE_MODE, wValue));
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082a6:	883a      	ldrh	r2, [r7, #0]
 80082a8:	210a      	movs	r1, #10
 80082aa:	4618      	mov	r0, r3
 80082ac:	f00f fde8 	bl	8017e80 <phpalSli15693_Sw_SetConfig>
 80082b0:	4603      	mov	r3, r0
 80082b2:	81fb      	strh	r3, [r7, #14]
 80082b4:	89fb      	ldrh	r3, [r7, #14]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	f000 8255 	beq.w	8008766 <phacDiscLoop_Sw_SetConfig+0x8ee>
 80082bc:	89fb      	ldrh	r3, [r7, #14]
 80082be:	e254      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
#endif /* NXPBUILD__PHPAL_SLI15693_SW */
        break;

    case PHAC_DISCLOOP_CONFIG_ENABLE_LPCD:
        pDataParams->bLpcdEnabled = (uint8_t)wValue;
 80082c0:	883b      	ldrh	r3, [r7, #0]
 80082c2:	b2da      	uxtb	r2, r3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	77da      	strb	r2, [r3, #31]
        break;
 80082c8:	e24e      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_EMVCO_PROF_FSCI_MAX:
        if ((wValue != 0x08) && (wValue != PH_NXPNFCRDLIB_CONFIG_DEFAULT_FSCI_VALUE))
 80082ca:	883b      	ldrh	r3, [r7, #0]
 80082cc:	2b08      	cmp	r3, #8
 80082ce:	d005      	beq.n	80082dc <phacDiscLoop_Sw_SetConfig+0x464>
 80082d0:	883b      	ldrh	r3, [r7, #0]
 80082d2:	2b08      	cmp	r3, #8
 80082d4:	d002      	beq.n	80082dc <phacDiscLoop_Sw_SetConfig+0x464>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 80082d6:	f244 0321 	movw	r3, #16417	@ 0x4021
 80082da:	e246      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->bFsciMax = (uint8_t)wValue;
 80082dc:	883b      	ldrh	r3, [r7, #0]
 80082de:	b2da      	uxtb	r2, r3
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
        break;
 80082e6:	e23f      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS
    case PHAC_DISCLOOP_CONFIG_TYPEA_DEVICE_LIMIT:
        if ((wValue & 0xFFU) > PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED)
 80082e8:	883b      	ldrh	r3, [r7, #0]
 80082ea:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d002      	beq.n	80082f8 <phacDiscLoop_Sw_SetConfig+0x480>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 80082f2:	f244 0321 	movw	r3, #16417	@ 0x4021
 80082f6:	e238      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A] = (uint8_t)wValue;
 80082f8:	883b      	ldrh	r3, [r7, #0]
 80082fa:	b2da      	uxtb	r2, r3
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	729a      	strb	r2, [r3, #10]
        break;
 8008300:	e232      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_SLEEP_STATE:
        if (((wValue & 0xFFU) != PH_ON) && ((wValue & 0xFFU) != PH_OFF))
 8008302:	883b      	ldrh	r3, [r7, #0]
 8008304:	b2db      	uxtb	r3, r3
 8008306:	2b01      	cmp	r3, #1
 8008308:	d006      	beq.n	8008318 <phacDiscLoop_Sw_SetConfig+0x4a0>
 800830a:	883b      	ldrh	r3, [r7, #0]
 800830c:	b2db      	uxtb	r3, r3
 800830e:	2b00      	cmp	r3, #0
 8008310:	d002      	beq.n	8008318 <phacDiscLoop_Sw_SetConfig+0x4a0>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008312:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008316:	e228      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }

        bIndex = (uint8_t)((wValue & 0xFF00U) >> 8U);
 8008318:	883b      	ldrh	r3, [r7, #0]
 800831a:	0a1b      	lsrs	r3, r3, #8
 800831c:	b29b      	uxth	r3, r3
 800831e:	737b      	strb	r3, [r7, #13]
        if (bIndex >= PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED)
 8008320:	7b7b      	ldrb	r3, [r7, #13]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d002      	beq.n	800832c <phacDiscLoop_Sw_SetConfig+0x4b4>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008326:	f244 0321 	movw	r3, #16417	@ 0x4021
 800832a:	e21e      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].bSleep = (uint8_t)(wValue & 0xFFU);
 800832c:	7b7a      	ldrb	r2, [r7, #13]
 800832e:	883b      	ldrh	r3, [r7, #0]
 8008330:	b2d8      	uxtb	r0, r3
 8008332:	6879      	ldr	r1, [r7, #4]
 8008334:	4613      	mov	r3, r2
 8008336:	011b      	lsls	r3, r3, #4
 8008338:	1a9b      	subs	r3, r3, r2
 800833a:	440b      	add	r3, r1
 800833c:	336c      	adds	r3, #108	@ 0x6c
 800833e:	4602      	mov	r2, r0
 8008340:	701a      	strb	r2, [r3, #0]
        break;
 8008342:	e211      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS
    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_FSDI:
        if (wValue > PHPAL_I14443P4_FRAMESIZE_MAX)
 8008344:	883b      	ldrh	r3, [r7, #0]
 8008346:	2b0c      	cmp	r3, #12
 8008348:	d902      	bls.n	8008350 <phacDiscLoop_Sw_SetConfig+0x4d8>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800834a:	f244 0321 	movw	r3, #16417	@ 0x4021
 800834e:	e20c      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bFsdi = (uint8_t)wValue;
 8008350:	883b      	ldrh	r3, [r7, #0]
 8008352:	b2da      	uxtb	r2, r3
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        break;
 800835a:	e205      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_CID:
        if (wValue > PHAC_DISCLOOP_SW_I3P4_MAX_CID)
 800835c:	883b      	ldrh	r3, [r7, #0]
 800835e:	2b0e      	cmp	r3, #14
 8008360:	d902      	bls.n	8008368 <phacDiscLoop_Sw_SetConfig+0x4f0>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008362:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008366:	e200      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bCid = (uint8_t)wValue;
 8008368:	883b      	ldrh	r3, [r7, #0]
 800836a:	b2da      	uxtb	r2, r3
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
        break;
 8008372:	e1f9      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_NAD:
        /* Valid NAD complaint with ISO/IEC 7816-3 shall be set by application. */
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bNad = (uint8_t)wValue;
 8008374:	883b      	ldrh	r3, [r7, #0]
 8008376:	b2da      	uxtb	r2, r3
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
        break;
 800837e:	e1f3      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_DRI:
        if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DRI) ||
 8008380:	883b      	ldrh	r3, [r7, #0]
 8008382:	2b03      	cmp	r3, #3
 8008384:	d807      	bhi.n	8008396 <phacDiscLoop_Sw_SetConfig+0x51e>
            ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P4A_DATARATE_106)))
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
        if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DRI) ||
 800838c:	2b01      	cmp	r3, #1
 800838e:	d105      	bne.n	800839c <phacDiscLoop_Sw_SetConfig+0x524>
            ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P4A_DATARATE_106)))
 8008390:	883b      	ldrh	r3, [r7, #0]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d002      	beq.n	800839c <phacDiscLoop_Sw_SetConfig+0x524>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008396:	f244 0321 	movw	r3, #16417	@ 0x4021
 800839a:	e1e6      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDri = (uint8_t)wValue;
 800839c:	883b      	ldrh	r3, [r7, #0]
 800839e:	b2da      	uxtb	r2, r3
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
        break;
 80083a6:	e1df      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_DSI:
        if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DSI) ||
 80083a8:	883b      	ldrh	r3, [r7, #0]
 80083aa:	2b03      	cmp	r3, #3
 80083ac:	d807      	bhi.n	80083be <phacDiscLoop_Sw_SetConfig+0x546>
            ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P4A_DATARATE_106)))
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
        if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DSI) ||
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d105      	bne.n	80083c4 <phacDiscLoop_Sw_SetConfig+0x54c>
            ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P4A_DATARATE_106)))
 80083b8:	883b      	ldrh	r3, [r7, #0]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d002      	beq.n	80083c4 <phacDiscLoop_Sw_SetConfig+0x54c>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 80083be:	f244 0321 	movw	r3, #16417	@ 0x4021
 80083c2:	e1d2      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDsi = (uint8_t)wValue;
 80083c4:	883b      	ldrh	r3, [r7, #0]
 80083c6:	b2da      	uxtb	r2, r3
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        break;
 80083ce:	e1cb      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_DID:
        if (wValue > PHPAL_I18092MPI_DID_MAX)
 80083d0:	883b      	ldrh	r3, [r7, #0]
 80083d2:	2b0e      	cmp	r3, #14
 80083d4:	d902      	bls.n	80083dc <phacDiscLoop_Sw_SetConfig+0x564>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 80083d6:	f244 0321 	movw	r3, #16417	@ 0x4021
 80083da:	e1c6      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bDid = (uint8_t)wValue;
 80083dc:	883b      	ldrh	r3, [r7, #0]
 80083de:	b2da      	uxtb	r2, r3
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
        break;
 80083e6:	e1bf      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_LRI:
        if (wValue > PHPAL_I18092MPI_FRAMESIZE_254)
 80083e8:	883b      	ldrh	r3, [r7, #0]
 80083ea:	2b03      	cmp	r3, #3
 80083ec:	d902      	bls.n	80083f4 <phacDiscLoop_Sw_SetConfig+0x57c>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 80083ee:	f244 0321 	movw	r3, #16417	@ 0x4021
 80083f2:	e1ba      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bLri = (uint8_t)wValue;
 80083f4:	883b      	ldrh	r3, [r7, #0]
 80083f6:	b2da      	uxtb	r2, r3
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
        break;
 80083fe:	e1b3      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_NAD_ENABLE:
        if (wValue == 0U)
 8008400:	883b      	ldrh	r3, [r7, #0]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d104      	bne.n	8008410 <phacDiscLoop_Sw_SetConfig+0x598>
        {
            pDataParams->sTypeATargetInfo.sTypeA_P2P.bNadEnable = PH_OFF;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2200      	movs	r2, #0
 800840a:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
        }
        else
        {
            pDataParams->sTypeATargetInfo.sTypeA_P2P.bNadEnable = PH_ON;
        }
        break;
 800840e:	e1ab      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>
            pDataParams->sTypeATargetInfo.sTypeA_P2P.bNadEnable = PH_ON;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2201      	movs	r2, #1
 8008414:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
        break;
 8008418:	e1a6      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_NAD:
        if (wValue > 255U)
 800841a:	883b      	ldrh	r3, [r7, #0]
 800841c:	2bff      	cmp	r3, #255	@ 0xff
 800841e:	d902      	bls.n	8008426 <phacDiscLoop_Sw_SetConfig+0x5ae>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008420:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008424:	e1a1      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bNad = (uint8_t)wValue;
 8008426:	883b      	ldrh	r3, [r7, #0]
 8008428:	b2da      	uxtb	r2, r3
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
        break;
 8008430:	e19a      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_GI_LEN:
        if (wValue > PHPAL_I18092MPI_MAX_GI_LENGTH)
 8008432:	883b      	ldrh	r3, [r7, #0]
 8008434:	2b30      	cmp	r3, #48	@ 0x30
 8008436:	d902      	bls.n	800843e <phacDiscLoop_Sw_SetConfig+0x5c6>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008438:	f244 0321 	movw	r3, #16417	@ 0x4021
 800843c:	e195      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bGiLength = (uint8_t)wValue;
 800843e:	883b      	ldrh	r3, [r7, #0]
 8008440:	b2da      	uxtb	r2, r3
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
        break;
 8008448:	e18e      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    case PHAC_DISCLOOP_CONFIG_TYPEB_DEVICE_LIMIT:
    if ((wValue & 0xFFU) > PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED)
 800844a:	883b      	ldrh	r3, [r7, #0]
 800844c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8008450:	2b00      	cmp	r3, #0
 8008452:	d002      	beq.n	800845a <phacDiscLoop_Sw_SetConfig+0x5e2>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008454:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008458:	e187      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
    }
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_B] = (uint8_t)wValue;
 800845a:	883b      	ldrh	r3, [r7, #0]
 800845c:	b2da      	uxtb	r2, r3
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	72da      	strb	r2, [r3, #11]
    break;
 8008462:	e181      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_AFI_REQ:
      pDataParams->sTypeBTargetInfo.bAfiReq = (uint8_t)wValue;
 8008464:	883b      	ldrh	r3, [r7, #0]
 8008466:	b2da      	uxtb	r2, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
      break;
 800846e:	e17b      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_EXTATQB:
      if (wValue == 0U)
 8008470:	883b      	ldrh	r3, [r7, #0]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d104      	bne.n	8008480 <phacDiscLoop_Sw_SetConfig+0x608>
      {
          pDataParams->sTypeBTargetInfo.bExtendedAtqBbit = 0;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2200      	movs	r2, #0
 800847a:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
      }
      else
      {
          pDataParams->sTypeBTargetInfo.bExtendedAtqBbit = 1;
      }
      break;
 800847e:	e173      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>
          pDataParams->sTypeBTargetInfo.bExtendedAtqBbit = 1;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
      break;
 8008488:	e16e      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_FSDI:
      if (wValue > PHPAL_I14443P3B_FRAMESIZE_MAX)
 800848a:	883b      	ldrh	r3, [r7, #0]
 800848c:	2b0c      	cmp	r3, #12
 800848e:	d902      	bls.n	8008496 <phacDiscLoop_Sw_SetConfig+0x61e>
      {
          return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008490:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008494:	e169      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
      }
      pDataParams->sTypeBTargetInfo.bFsdi = (uint8_t)wValue;
 8008496:	883b      	ldrh	r3, [r7, #0]
 8008498:	b2da      	uxtb	r2, r3
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
      break;
 80084a0:	e162      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_CID:
      if (wValue > PHAC_DISCLOOP_SW_I3P4_MAX_CID)
 80084a2:	883b      	ldrh	r3, [r7, #0]
 80084a4:	2b0e      	cmp	r3, #14
 80084a6:	d902      	bls.n	80084ae <phacDiscLoop_Sw_SetConfig+0x636>
      {
          return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 80084a8:	f244 0321 	movw	r3, #16417	@ 0x4021
 80084ac:	e15d      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
      }
      pDataParams->sTypeBTargetInfo.bCid = (uint8_t)wValue;
 80084ae:	883b      	ldrh	r3, [r7, #0]
 80084b0:	b2da      	uxtb	r2, r3
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
      break;
 80084b8:	e156      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_NAD:
        /* Valid NAD complaint with ISO/IEC 7816-3 shall be set by application. */
        pDataParams->sTypeBTargetInfo.bNad = (uint8_t)wValue;
 80084ba:	883b      	ldrh	r3, [r7, #0]
 80084bc:	b2da      	uxtb	r2, r3
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        break;
 80084c4:	e150      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_DRI:
      if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DRI) ||
 80084c6:	883b      	ldrh	r3, [r7, #0]
 80084c8:	2b03      	cmp	r3, #3
 80084ca:	d807      	bhi.n	80084dc <phacDiscLoop_Sw_SetConfig+0x664>
          ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P3B_DATARATE_106)))
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
      if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DRI) ||
 80084d2:	2b01      	cmp	r3, #1
 80084d4:	d105      	bne.n	80084e2 <phacDiscLoop_Sw_SetConfig+0x66a>
          ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P3B_DATARATE_106)))
 80084d6:	883b      	ldrh	r3, [r7, #0]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d002      	beq.n	80084e2 <phacDiscLoop_Sw_SetConfig+0x66a>
      {
          return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 80084dc:	f244 0321 	movw	r3, #16417	@ 0x4021
 80084e0:	e143      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
      }
      pDataParams->sTypeBTargetInfo.bDri = (uint8_t)wValue;
 80084e2:	883b      	ldrh	r3, [r7, #0]
 80084e4:	b2da      	uxtb	r2, r3
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
      break;
 80084ec:	e13c      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_DSI:
      if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DSI) ||
 80084ee:	883b      	ldrh	r3, [r7, #0]
 80084f0:	2b03      	cmp	r3, #3
 80084f2:	d807      	bhi.n	8008504 <phacDiscLoop_Sw_SetConfig+0x68c>
          ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P3B_DATARATE_106)))
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
      if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DSI) ||
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d105      	bne.n	800850a <phacDiscLoop_Sw_SetConfig+0x692>
          ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P3B_DATARATE_106)))
 80084fe:	883b      	ldrh	r3, [r7, #0]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d002      	beq.n	800850a <phacDiscLoop_Sw_SetConfig+0x692>
      {
          return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008504:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008508:	e12f      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
      }
      pDataParams->sTypeBTargetInfo.bDsi = (uint8_t)wValue;
 800850a:	883b      	ldrh	r3, [r7, #0]
 800850c:	b2da      	uxtb	r2, r3
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
      break;
 8008514:	e128      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_SLEEP_STATE:
        if (((wValue & 0xFFU) != PH_ON) && ((wValue & 0xFFU) != PH_OFF))
 8008516:	883b      	ldrh	r3, [r7, #0]
 8008518:	b2db      	uxtb	r3, r3
 800851a:	2b01      	cmp	r3, #1
 800851c:	d006      	beq.n	800852c <phacDiscLoop_Sw_SetConfig+0x6b4>
 800851e:	883b      	ldrh	r3, [r7, #0]
 8008520:	b2db      	uxtb	r3, r3
 8008522:	2b00      	cmp	r3, #0
 8008524:	d002      	beq.n	800852c <phacDiscLoop_Sw_SetConfig+0x6b4>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008526:	f244 0321 	movw	r3, #16417	@ 0x4021
 800852a:	e11e      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }

        bIndex = (uint8_t)((wValue & 0xFF00U) >> 8U);
 800852c:	883b      	ldrh	r3, [r7, #0]
 800852e:	0a1b      	lsrs	r3, r3, #8
 8008530:	b29b      	uxth	r3, r3
 8008532:	737b      	strb	r3, [r7, #13]
        if (bIndex >= PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED)
 8008534:	7b7b      	ldrb	r3, [r7, #13]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d002      	beq.n	8008540 <phacDiscLoop_Sw_SetConfig+0x6c8>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800853a:	f244 0321 	movw	r3, #16417	@ 0x4021
 800853e:	e114      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bIndex].bSleep = (uint8_t)(wValue & 0xFFU);
 8008540:	7b7a      	ldrb	r2, [r7, #13]
 8008542:	883b      	ldrh	r3, [r7, #0]
 8008544:	b2d8      	uxtb	r0, r3
 8008546:	6879      	ldr	r1, [r7, #4]
 8008548:	4613      	mov	r3, r2
 800854a:	009b      	lsls	r3, r3, #2
 800854c:	4413      	add	r3, r2
 800854e:	009b      	lsls	r3, r3, #2
 8008550:	440b      	add	r3, r1
 8008552:	33dc      	adds	r3, #220	@ 0xdc
 8008554:	4602      	mov	r2, r0
 8008556:	701a      	strb	r2, [r3, #0]
        break;
 8008558:	e106      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    case PHAC_DISCLOOP_CONFIG_TYPEF_CUR_BAUD:
        pDataParams->bFelicaBaud = (uint8_t)wValue;
 800855a:	883b      	ldrh	r3, [r7, #0]
 800855c:	b2da      	uxtb	r2, r3
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        break;
 8008564:	e100      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEF_DEVICE_LIMIT:
        if ((wValue & 0xFFU) > PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED)
 8008566:	883b      	ldrh	r3, [r7, #0]
 8008568:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800856c:	2b00      	cmp	r3, #0
 800856e:	d002      	beq.n	8008576 <phacDiscLoop_Sw_SetConfig+0x6fe>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008570:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008574:	e0f9      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F212] = (uint8_t)wValue;
 8008576:	883b      	ldrh	r3, [r7, #0]
 8008578:	b2da      	uxtb	r2, r3
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	731a      	strb	r2, [r3, #12]
        break;
 800857e:	e0f3      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS)  || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)
    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_DID:
        if (wValue > PHPAL_I18092MPI_DID_MAX)
 8008580:	883b      	ldrh	r3, [r7, #0]
 8008582:	2b0e      	cmp	r3, #14
 8008584:	d902      	bls.n	800858c <phacDiscLoop_Sw_SetConfig+0x714>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008586:	f244 0321 	movw	r3, #16417	@ 0x4021
 800858a:	e0ee      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }

        pDataParams->sTypeFTargetInfo.sTypeF_P2P.bDid = (uint8_t)wValue;
 800858c:	883b      	ldrh	r3, [r7, #0]
 800858e:	b2da      	uxtb	r2, r3
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
        break;
 8008596:	e0e7      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_LRI:
        if (wValue > PHPAL_I18092MPI_FRAMESIZE_254)
 8008598:	883b      	ldrh	r3, [r7, #0]
 800859a:	2b03      	cmp	r3, #3
 800859c:	d902      	bls.n	80085a4 <phacDiscLoop_Sw_SetConfig+0x72c>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800859e:	f244 0321 	movw	r3, #16417	@ 0x4021
 80085a2:	e0e2      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeFTargetInfo.sTypeF_P2P.bLri = (uint8_t)wValue;
 80085a4:	883b      	ldrh	r3, [r7, #0]
 80085a6:	b2da      	uxtb	r2, r3
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
        break;
 80085ae:	e0db      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_NAD_ENABLE:
        pDataParams->sTypeFTargetInfo.sTypeF_P2P.bNadEnable = (uint8_t)wValue;
 80085b0:	883b      	ldrh	r3, [r7, #0]
 80085b2:	b2da      	uxtb	r2, r3
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
        break;
 80085ba:	e0d5      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_NAD:
        if (wValue > 255U)
 80085bc:	883b      	ldrh	r3, [r7, #0]
 80085be:	2bff      	cmp	r3, #255	@ 0xff
 80085c0:	d902      	bls.n	80085c8 <phacDiscLoop_Sw_SetConfig+0x750>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 80085c2:	f244 0321 	movw	r3, #16417	@ 0x4021
 80085c6:	e0d0      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeFTargetInfo.sTypeF_P2P.bNad = (uint8_t)wValue;
 80085c8:	883b      	ldrh	r3, [r7, #0]
 80085ca:	b2da      	uxtb	r2, r3
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f883 20af 	strb.w	r2, [r3, #175]	@ 0xaf
        break;
 80085d2:	e0c9      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_GI_LEN:
        if (wValue > PHPAL_I18092MPI_MAX_GI_LENGTH)
 80085d4:	883b      	ldrh	r3, [r7, #0]
 80085d6:	2b30      	cmp	r3, #48	@ 0x30
 80085d8:	d902      	bls.n	80085e0 <phacDiscLoop_Sw_SetConfig+0x768>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 80085da:	f244 0321 	movw	r3, #16417	@ 0x4021
 80085de:	e0c4      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeFTargetInfo.sTypeF_P2P.bGiLength = (uint8_t)wValue;
 80085e0:	883b      	ldrh	r3, [r7, #0]
 80085e2:	b2da      	uxtb	r2, r3
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
        break;
 80085ea:	e0bd      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    case PHAC_DISCLOOP_CONFIG_TYPEV_DEVICE_LIMIT:
        if ((wValue & 0xFFU) > PHAC_DISCLOOP_CFG_MAX_VICINITY_CARDS_SUPPORTED)
 80085ec:	883b      	ldrh	r3, [r7, #0]
 80085ee:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d002      	beq.n	80085fc <phacDiscLoop_Sw_SetConfig+0x784>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 80085f6:	f244 0321 	movw	r3, #16417	@ 0x4021
 80085fa:	e0b6      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V] = (uint8_t)wValue;
 80085fc:	883b      	ldrh	r3, [r7, #0]
 80085fe:	b2da      	uxtb	r2, r3
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	739a      	strb	r2, [r3, #14]
        break;
 8008604:	e0b0      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEV_RX_DATA_RATE:
        if((wValue != PHHAL_HW_RF_RX_DATARATE_HIGH)
 8008606:	883b      	ldrh	r3, [r7, #0]
 8008608:	2b0d      	cmp	r3, #13
 800860a:	d005      	beq.n	8008618 <phacDiscLoop_Sw_SetConfig+0x7a0>
           && (wValue != PHHAL_HW_RF_RX_DATARATE_LOW))
 800860c:	883b      	ldrh	r3, [r7, #0]
 800860e:	2b0c      	cmp	r3, #12
 8008610:	d002      	beq.n	8008618 <phacDiscLoop_Sw_SetConfig+0x7a0>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008612:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008616:	e0a8      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }

        /* Set request flag to indicate high data rate */
        if(wValue == PHHAL_HW_RF_RX_DATARATE_HIGH)
 8008618:	883b      	ldrh	r3, [r7, #0]
 800861a:	2b0d      	cmp	r3, #13
 800861c:	d109      	bne.n	8008632 <phacDiscLoop_Sw_SetConfig+0x7ba>
        {
            pDataParams->sTypeVTargetInfo.bFlag |= PHPAL_SLI15693_FLAG_DATA_RATE;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8008624:	f043 0302 	orr.w	r3, r3, #2
 8008628:	b2da      	uxtb	r2, r3
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
        }
        else
        {
            pDataParams->sTypeVTargetInfo.bFlag &= ~((uint8_t)PHPAL_SLI15693_FLAG_DATA_RATE);
        }
        break;
 8008630:	e09a      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>
            pDataParams->sTypeVTargetInfo.bFlag &= ~((uint8_t)PHPAL_SLI15693_FLAG_DATA_RATE);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8008638:	f023 0302 	bic.w	r3, r3, #2
 800863c:	b2da      	uxtb	r2, r3
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
        break;
 8008644:	e090      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEV_MODE:
        if((wValue != PHPAL_SLI15693_FLAG_ADDRESSED)
 8008646:	883b      	ldrh	r3, [r7, #0]
 8008648:	2b20      	cmp	r3, #32
 800864a:	d008      	beq.n	800865e <phacDiscLoop_Sw_SetConfig+0x7e6>
           && (wValue != PHPAL_SLI15693_FLAG_SELECTED) && (wValue != PHPAL_SLI15693_FLAG_NON_ADDRESSED))
 800864c:	883b      	ldrh	r3, [r7, #0]
 800864e:	2b10      	cmp	r3, #16
 8008650:	d005      	beq.n	800865e <phacDiscLoop_Sw_SetConfig+0x7e6>
 8008652:	883b      	ldrh	r3, [r7, #0]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d002      	beq.n	800865e <phacDiscLoop_Sw_SetConfig+0x7e6>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008658:	f244 0321 	movw	r3, #16417	@ 0x4021
 800865c:	e085      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }

        /* Save previous Flags value */
        PH_CHECK_SUCCESS_FCT(status, phpalSli15693_GetConfig(pDataParams->pPalSli15693DataParams, PHPAL_SLI15693_CONFIG_FLAGS, &wSliConfigFlags));
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008662:	f107 020a 	add.w	r2, r7, #10
 8008666:	2100      	movs	r1, #0
 8008668:	4618      	mov	r0, r3
 800866a:	f00f fddf 	bl	801822c <phpalSli15693_Sw_GetConfig>
 800866e:	4603      	mov	r3, r0
 8008670:	81fb      	strh	r3, [r7, #14]
 8008672:	89fb      	ldrh	r3, [r7, #14]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d001      	beq.n	800867c <phacDiscLoop_Sw_SetConfig+0x804>
 8008678:	89fb      	ldrh	r3, [r7, #14]
 800867a:	e076      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>

        if(wValue == PHPAL_SLI15693_FLAG_SELECTED)
 800867c:	883b      	ldrh	r3, [r7, #0]
 800867e:	2b10      	cmp	r3, #16
 8008680:	d10a      	bne.n	8008698 <phacDiscLoop_Sw_SetConfig+0x820>
        {
            /* Set the Select_flag and clear the Adress_flag */
            wSliConfigFlags |= PHPAL_SLI15693_FLAG_SELECTED;
 8008682:	897b      	ldrh	r3, [r7, #10]
 8008684:	f043 0310 	orr.w	r3, r3, #16
 8008688:	b29b      	uxth	r3, r3
 800868a:	817b      	strh	r3, [r7, #10]
            wSliConfigFlags &= (uint8_t)~(uint8_t)PHPAL_SLI15693_FLAG_ADDRESSED;
 800868c:	897b      	ldrh	r3, [r7, #10]
 800868e:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008692:	b29b      	uxth	r3, r3
 8008694:	817b      	strh	r3, [r7, #10]
 8008696:	e017      	b.n	80086c8 <phacDiscLoop_Sw_SetConfig+0x850>
        }
        else if(wValue == PHPAL_SLI15693_FLAG_ADDRESSED)
 8008698:	883b      	ldrh	r3, [r7, #0]
 800869a:	2b20      	cmp	r3, #32
 800869c:	d10a      	bne.n	80086b4 <phacDiscLoop_Sw_SetConfig+0x83c>
        {
            /* Set the Adress_flag and clear the Select_flag */
            wSliConfigFlags |= PHPAL_SLI15693_FLAG_ADDRESSED;
 800869e:	897b      	ldrh	r3, [r7, #10]
 80086a0:	f043 0320 	orr.w	r3, r3, #32
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	817b      	strh	r3, [r7, #10]
            wSliConfigFlags &= (uint8_t)~(uint8_t)PHPAL_SLI15693_FLAG_SELECTED;
 80086a8:	897b      	ldrh	r3, [r7, #10]
 80086aa:	f003 03ef 	and.w	r3, r3, #239	@ 0xef
 80086ae:	b29b      	uxth	r3, r3
 80086b0:	817b      	strh	r3, [r7, #10]
 80086b2:	e009      	b.n	80086c8 <phacDiscLoop_Sw_SetConfig+0x850>
        }
        else
        {
            /* Clear both Adress_flag and Select_flag */
            wSliConfigFlags &= (uint8_t)~(uint8_t)PHPAL_SLI15693_FLAG_ADDRESSED;
 80086b4:	897b      	ldrh	r3, [r7, #10]
 80086b6:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	817b      	strh	r3, [r7, #10]
            wSliConfigFlags &= (uint8_t)~(uint8_t)PHPAL_SLI15693_FLAG_SELECTED;
 80086be:	897b      	ldrh	r3, [r7, #10]
 80086c0:	f003 03ef 	and.w	r3, r3, #239	@ 0xef
 80086c4:	b29b      	uxth	r3, r3
 80086c6:	817b      	strh	r3, [r7, #10]
        }

        /* Update Flags value */
        PH_CHECK_SUCCESS_FCT(status, phpalSli15693_SetConfig(pDataParams->pPalSli15693DataParams, PHPAL_SLI15693_CONFIG_FLAGS, wSliConfigFlags));
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086cc:	897a      	ldrh	r2, [r7, #10]
 80086ce:	2100      	movs	r1, #0
 80086d0:	4618      	mov	r0, r3
 80086d2:	f00f fbd5 	bl	8017e80 <phpalSli15693_Sw_SetConfig>
 80086d6:	4603      	mov	r3, r0
 80086d8:	81fb      	strh	r3, [r7, #14]
 80086da:	89fb      	ldrh	r3, [r7, #14]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d001      	beq.n	80086e4 <phacDiscLoop_Sw_SetConfig+0x86c>
 80086e0:	89fb      	ldrh	r3, [r7, #14]
 80086e2:	e042      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>

        pDataParams->sTypeVTargetInfo.bMode = (uint8_t)wValue;
 80086e4:	883b      	ldrh	r3, [r7, #0]
 80086e6:	b2da      	uxtb	r2, r3
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
        break;
 80086ee:	e03b      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    case PHAC_DISCLOOP_CONFIG_18000P3M3_DEVICE_LIMIT:
        if ((wValue & 0xFFU) > PHAC_DISCLOOP_CFG_MAX_VICINITY_CARDS_SUPPORTED)
 80086f0:	883b      	ldrh	r3, [r7, #0]
 80086f2:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d002      	beq.n	8008700 <phacDiscLoop_Sw_SetConfig+0x888>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 80086fa:	f244 0321 	movw	r3, #16417	@ 0x4021
 80086fe:	e034      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_18000P3M3] = (uint8_t)wValue;
 8008700:	883b      	ldrh	r3, [r7, #0]
 8008702:	b2da      	uxtb	r2, r3
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	73da      	strb	r2, [r3, #15]
        break;
 8008708:	e02e      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_I18000P3M3_MODULATION:
        if((wValue != PHPAL_I18000P3M3_M_MANCHESTER_2)
 800870a:	883b      	ldrh	r3, [r7, #0]
 800870c:	2b02      	cmp	r3, #2
 800870e:	d005      	beq.n	800871c <phacDiscLoop_Sw_SetConfig+0x8a4>
           && (wValue != PHPAL_I18000P3M3_M_MANCHESTER_4))
 8008710:	883b      	ldrh	r3, [r7, #0]
 8008712:	2b03      	cmp	r3, #3
 8008714:	d002      	beq.n	800871c <phacDiscLoop_Sw_SetConfig+0x8a4>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008716:	f244 0321 	movw	r3, #16417	@ 0x4021
 800871a:	e026      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sI18000p3m3TargetInfo.bM = (uint8_t)wValue;
 800871c:	883b      	ldrh	r3, [r7, #0]
 800871e:	b2da      	uxtb	r2, r3
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
        break;
 8008726:	e01f      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_I18000P3M3_FREQUENCY:
        if((wValue != PHPAL_I18000P3M3_LF_423KHZ)
 8008728:	883b      	ldrh	r3, [r7, #0]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d005      	beq.n	800873a <phacDiscLoop_Sw_SetConfig+0x8c2>
           && (wValue != PHPAL_I18000P3M3_LF_847KHZ))
 800872e:	883b      	ldrh	r3, [r7, #0]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d002      	beq.n	800873a <phacDiscLoop_Sw_SetConfig+0x8c2>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008734:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008738:	e017      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sI18000p3m3TargetInfo.bDr = (uint8_t)wValue;
 800873a:	883b      	ldrh	r3, [r7, #0]
 800873c:	b2da      	uxtb	r2, r3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
        break;
 8008744:	e010      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>

#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TARGET
    case PHAC_DISCLOOP_CONFIG_TARGET_RETRY_COUNT:
        if (wValue > 255U)
 8008746:	883b      	ldrh	r3, [r7, #0]
 8008748:	2bff      	cmp	r3, #255	@ 0xff
 800874a:	d902      	bls.n	8008752 <phacDiscLoop_Sw_SetConfig+0x8da>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800874c:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008750:	e00b      	b.n	800876a <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTargetParams.bRetryCount = (uint8_t)wValue;
 8008752:	883b      	ldrh	r3, [r7, #0]
 8008754:	b2da      	uxtb	r2, r3
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
        break;
 800875c:	e004      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>
#endif /* NXPBUILD__PHAC_DISCLOOP_TARGET */

    default:
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800875e:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008762:	81fb      	strh	r3, [r7, #14]
 8008764:	e000      	b.n	8008768 <phacDiscLoop_Sw_SetConfig+0x8f0>
        break;
 8008766:	bf00      	nop
    }

    return status;
 8008768:	89fb      	ldrh	r3, [r7, #14]
}
 800876a:	4618      	mov	r0, r3
 800876c:	3710      	adds	r7, #16
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}
 8008772:	bf00      	nop

08008774 <phacDiscLoop_Sw_GetConfig>:
phStatus_t phacDiscLoop_Sw_GetConfig(
                                     phacDiscLoop_Sw_DataParams_t * pDataParams,
                                     uint16_t wConfig,
                                     uint16_t * pValue
                                     )
{
 8008774:	b480      	push	{r7}
 8008776:	b087      	sub	sp, #28
 8008778:	af00      	add	r7, sp, #0
 800877a:	60f8      	str	r0, [r7, #12]
 800877c:	460b      	mov	r3, r1
 800877e:	607a      	str	r2, [r7, #4]
 8008780:	817b      	strh	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 8008782:	2300      	movs	r3, #0
 8008784:	82fb      	strh	r3, [r7, #22]

    switch(wConfig)
 8008786:	897b      	ldrh	r3, [r7, #10]
 8008788:	2b92      	cmp	r3, #146	@ 0x92
 800878a:	f200 82a4 	bhi.w	8008cd6 <phacDiscLoop_Sw_GetConfig+0x562>
 800878e:	a201      	add	r2, pc, #4	@ (adr r2, 8008794 <phacDiscLoop_Sw_GetConfig+0x20>)
 8008790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008794:	08008a9d 	.word	0x08008a9d
 8008798:	08008b5b 	.word	0x08008b5b
 800879c:	08008ba9 	.word	0x08008ba9
 80087a0:	08008bb3 	.word	0x08008bb3
 80087a4:	08008c39 	.word	0x08008c39
 80087a8:	08008c89 	.word	0x08008c89
 80087ac:	08008a77 	.word	0x08008a77
 80087b0:	08008cd7 	.word	0x08008cd7
 80087b4:	08008cd7 	.word	0x08008cd7
 80087b8:	08008cd7 	.word	0x08008cd7
 80087bc:	08008cd7 	.word	0x08008cd7
 80087c0:	08008cd7 	.word	0x08008cd7
 80087c4:	08008cd7 	.word	0x08008cd7
 80087c8:	08008cd7 	.word	0x08008cd7
 80087cc:	08008cd7 	.word	0x08008cd7
 80087d0:	08008cd7 	.word	0x08008cd7
 80087d4:	08008ab5 	.word	0x08008ab5
 80087d8:	08008b73 	.word	0x08008b73
 80087dc:	08008bcb 	.word	0x08008bcb
 80087e0:	08008c43 	.word	0x08008c43
 80087e4:	08008c93 	.word	0x08008c93
 80087e8:	08008cd7 	.word	0x08008cd7
 80087ec:	08008cd7 	.word	0x08008cd7
 80087f0:	08008cd7 	.word	0x08008cd7
 80087f4:	08008cd7 	.word	0x08008cd7
 80087f8:	08008cd7 	.word	0x08008cd7
 80087fc:	08008cd7 	.word	0x08008cd7
 8008800:	08008cd7 	.word	0x08008cd7
 8008804:	08008cd7 	.word	0x08008cd7
 8008808:	08008cd7 	.word	0x08008cd7
 800880c:	08008cd7 	.word	0x08008cd7
 8008810:	08008cd7 	.word	0x08008cd7
 8008814:	08008aa7 	.word	0x08008aa7
 8008818:	08008b65 	.word	0x08008b65
 800881c:	08008bbd 	.word	0x08008bbd
 8008820:	08008c4f 	.word	0x08008c4f
 8008824:	08008c9f 	.word	0x08008c9f
 8008828:	08008b7f 	.word	0x08008b7f
 800882c:	08008cd7 	.word	0x08008cd7
 8008830:	08008cd7 	.word	0x08008cd7
 8008834:	08008cd7 	.word	0x08008cd7
 8008838:	08008cd7 	.word	0x08008cd7
 800883c:	08008cd7 	.word	0x08008cd7
 8008840:	08008cd7 	.word	0x08008cd7
 8008844:	08008cd7 	.word	0x08008cd7
 8008848:	08008cd7 	.word	0x08008cd7
 800884c:	08008cd7 	.word	0x08008cd7
 8008850:	08008cd7 	.word	0x08008cd7
 8008854:	08008cd7 	.word	0x08008cd7
 8008858:	08008cd7 	.word	0x08008cd7
 800885c:	08008cd7 	.word	0x08008cd7
 8008860:	08008cd7 	.word	0x08008cd7
 8008864:	08008cd7 	.word	0x08008cd7
 8008868:	08008b8d 	.word	0x08008b8d
 800886c:	08008b9b 	.word	0x08008b9b
 8008870:	08008cd7 	.word	0x08008cd7
 8008874:	08008cd7 	.word	0x08008cd7
 8008878:	08008cd7 	.word	0x08008cd7
 800887c:	08008cd7 	.word	0x08008cd7
 8008880:	08008cd7 	.word	0x08008cd7
 8008884:	08008cd7 	.word	0x08008cd7
 8008888:	08008cd7 	.word	0x08008cd7
 800888c:	08008cd7 	.word	0x08008cd7
 8008890:	08008cd7 	.word	0x08008cd7
 8008894:	08008ac1 	.word	0x08008ac1
 8008898:	08008acf 	.word	0x08008acf
 800889c:	08008add 	.word	0x08008add
 80088a0:	08008af9 	.word	0x08008af9
 80088a4:	08008aeb 	.word	0x08008aeb
 80088a8:	08008b07 	.word	0x08008b07
 80088ac:	08008b15 	.word	0x08008b15
 80088b0:	08008b23 	.word	0x08008b23
 80088b4:	08008b31 	.word	0x08008b31
 80088b8:	08008b3f 	.word	0x08008b3f
 80088bc:	08008cd7 	.word	0x08008cd7
 80088c0:	08008cd7 	.word	0x08008cd7
 80088c4:	08008cd7 	.word	0x08008cd7
 80088c8:	08008cd7 	.word	0x08008cd7
 80088cc:	08008cd7 	.word	0x08008cd7
 80088d0:	08008cd7 	.word	0x08008cd7
 80088d4:	08008b4d 	.word	0x08008b4d
 80088d8:	08008be5 	.word	0x08008be5
 80088dc:	08008bf3 	.word	0x08008bf3
 80088e0:	08008c01 	.word	0x08008c01
 80088e4:	08008c0f 	.word	0x08008c0f
 80088e8:	08008c1d 	.word	0x08008c1d
 80088ec:	08008c2b 	.word	0x08008c2b
 80088f0:	08008bd7 	.word	0x08008bd7
 80088f4:	08008cd7 	.word	0x08008cd7
 80088f8:	08008cd7 	.word	0x08008cd7
 80088fc:	08008cd7 	.word	0x08008cd7
 8008900:	08008cd7 	.word	0x08008cd7
 8008904:	08008cd7 	.word	0x08008cd7
 8008908:	08008cd7 	.word	0x08008cd7
 800890c:	08008cd7 	.word	0x08008cd7
 8008910:	08008cd7 	.word	0x08008cd7
 8008914:	08008c5d 	.word	0x08008c5d
 8008918:	08008c7b 	.word	0x08008c7b
 800891c:	08008cd7 	.word	0x08008cd7
 8008920:	08008cd7 	.word	0x08008cd7
 8008924:	08008cd7 	.word	0x08008cd7
 8008928:	08008cd7 	.word	0x08008cd7
 800892c:	08008cd7 	.word	0x08008cd7
 8008930:	08008cd7 	.word	0x08008cd7
 8008934:	08008cd7 	.word	0x08008cd7
 8008938:	08008cd7 	.word	0x08008cd7
 800893c:	08008cd7 	.word	0x08008cd7
 8008940:	08008cd7 	.word	0x08008cd7
 8008944:	08008cd7 	.word	0x08008cd7
 8008948:	08008cd7 	.word	0x08008cd7
 800894c:	08008cd7 	.word	0x08008cd7
 8008950:	08008cd7 	.word	0x08008cd7
 8008954:	08008cad 	.word	0x08008cad
 8008958:	08008cbb 	.word	0x08008cbb
 800895c:	08008cd7 	.word	0x08008cd7
 8008960:	08008cd7 	.word	0x08008cd7
 8008964:	08008cd7 	.word	0x08008cd7
 8008968:	08008cd7 	.word	0x08008cd7
 800896c:	08008cd7 	.word	0x08008cd7
 8008970:	08008cd7 	.word	0x08008cd7
 8008974:	08008cd7 	.word	0x08008cd7
 8008978:	08008cd7 	.word	0x08008cd7
 800897c:	08008cd7 	.word	0x08008cd7
 8008980:	08008cd7 	.word	0x08008cd7
 8008984:	08008cd7 	.word	0x08008cd7
 8008988:	08008cd7 	.word	0x08008cd7
 800898c:	08008cd7 	.word	0x08008cd7
 8008990:	08008cd7 	.word	0x08008cd7
 8008994:	08008a61 	.word	0x08008a61
 8008998:	08008a3b 	.word	0x08008a3b
 800899c:	08008cd7 	.word	0x08008cd7
 80089a0:	08008a05 	.word	0x08008a05
 80089a4:	08008a11 	.word	0x08008a11
 80089a8:	08008a6d 	.word	0x08008a6d
 80089ac:	08008a49 	.word	0x08008a49
 80089b0:	08008a2d 	.word	0x08008a2d
 80089b4:	08008a1f 	.word	0x08008a1f
 80089b8:	080089ed 	.word	0x080089ed
 80089bc:	080089f9 	.word	0x080089f9
 80089c0:	080089e1 	.word	0x080089e1
 80089c4:	08008a55 	.word	0x08008a55
 80089c8:	08008cd7 	.word	0x08008cd7
 80089cc:	08008cd7 	.word	0x08008cd7
 80089d0:	08008cd7 	.word	0x08008cd7
 80089d4:	08008cc9 	.word	0x08008cc9
 80089d8:	08008a81 	.word	0x08008a81
 80089dc:	08008a8f 	.word	0x08008a8f
    {
    case PHAC_DISCLOOP_CONFIG_PAS_LIS_TECH_CFG:
        *pValue = pDataParams->bPasLisTechCfg;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	795b      	ldrb	r3, [r3, #5]
 80089e4:	461a      	mov	r2, r3
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	801a      	strh	r2, [r3, #0]
        break;
 80089ea:	e177      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_ACT_LIS_TECH_CFG:
        *pValue = pDataParams->bActLisTechCfg;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	799b      	ldrb	r3, [r3, #6]
 80089f0:	461a      	mov	r2, r3
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	801a      	strh	r2, [r3, #0]
        break;
 80089f6:	e171      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_ACT_POLL_TECH_CFG:
        *pValue = pDataParams->bActPollTechCfg;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	78db      	ldrb	r3, [r3, #3]
 80089fc:	461a      	mov	r2, r3
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	801a      	strh	r2, [r3, #0]
        break;
 8008a02:	e16b      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_COLLISION_PENDING:
        *pValue = pDataParams->bCollPend;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	7f9b      	ldrb	r3, [r3, #30]
 8008a08:	461a      	mov	r2, r3
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	801a      	strh	r2, [r3, #0]
        break;
 8008a0e:	e165      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE:
        *pValue = (uint8_t)pDataParams->bPollState;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	891b      	ldrh	r3, [r3, #8]
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	461a      	mov	r2, r3
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	801a      	strh	r2, [r3, #0]
        break;
 8008a1c:	e15e      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_ANTI_COLL:
        *pValue = pDataParams->bUseAntiColl;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008a24:	461a      	mov	r2, r3
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	801a      	strh	r2, [r3, #0]
        break;
 8008a2a:	e157      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TECH_DETECTED:
        *pValue = pDataParams->bDetectedTechs;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008a32:	461a      	mov	r2, r3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	801a      	strh	r2, [r3, #0]
        break;
 8008a38:	e150      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_NR_TAGS_FOUND:
        *pValue = pDataParams->bNumOfCards;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008a40:	461a      	mov	r2, r3
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	801a      	strh	r2, [r3, #0]
         break;
 8008a46:	e149      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_BAIL_OUT:
        *pValue = pDataParams->bPasPollBailOut;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	791b      	ldrb	r3, [r3, #4]
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	801a      	strh	r2, [r3, #0]
        break;
 8008a52:	e143      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG:
        *pValue = pDataParams->bPasPollTechCfg;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	789b      	ldrb	r3, [r3, #2]
 8008a58:	461a      	mov	r2, r3
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	801a      	strh	r2, [r3, #0]
        break;
 8008a5e:	e13d      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_ENABLE_LPCD:
        *pValue = pDataParams->bLpcdEnabled;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	7fdb      	ldrb	r3, [r3, #31]
 8008a64:	461a      	mov	r2, r3
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	801a      	strh	r2, [r3, #0]
        break;
 8008a6a:	e137      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_ADDITIONAL_INFO:
        *pValue = pDataParams->wErrorCode;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	801a      	strh	r2, [r3, #0]
        break;
 8008a74:	e132      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_GT_ACTIVE_US:
        *pValue = pDataParams->wActPollGTimeUs;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	8b9a      	ldrh	r2, [r3, #28]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	801a      	strh	r2, [r3, #0]
        break;
 8008a7e:	e12d      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_EMVCO_PROF_FSCI_MAX:
        *pValue = pDataParams->bFsciMax;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008a86:	461a      	mov	r2, r3
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	801a      	strh	r2, [r3, #0]
        break;
 8008a8c:	e126      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_EMVCO_PROP_OP_RF_RESET:
        *pValue = pDataParams->bEMVCoPropOpRfFieldReset;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008a94:	461a      	mov	r2, r3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	801a      	strh	r2, [r3, #0]
        break;
 8008a9a:	e11f      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS
    case PHAC_DISCLOOP_CONFIG_GTA_VALUE_US:
        *pValue = pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_A];
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	8a1a      	ldrh	r2, [r3, #16]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	801a      	strh	r2, [r3, #0]
        break;
 8008aa4:	e11a      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_TAGS_FOUND:
        *pValue = pDataParams->sTypeATargetInfo.bTotalTagsFound;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008aac:	461a      	mov	r2, r3
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	801a      	strh	r2, [r3, #0]
        break;
 8008ab2:	e113      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_DEVICE_LIMIT:
        *pValue = pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A];
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	7a9b      	ldrb	r3, [r3, #10]
 8008ab8:	461a      	mov	r2, r3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	801a      	strh	r2, [r3, #0]
        break;
 8008abe:	e10d      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS
    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_FSDI:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_I3P4.bFsdi;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	801a      	strh	r2, [r3, #0]
        break;
 8008acc:	e106      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_CID:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_I3P4.bCid;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	801a      	strh	r2, [r3, #0]
        break;
 8008ada:	e0ff      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_NAD:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_I3P4.bNad;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	801a      	strh	r2, [r3, #0]
        break;
 8008ae8:	e0f8      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_DSI:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDsi;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008af0:	461a      	mov	r2, r3
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	801a      	strh	r2, [r3, #0]
        break;
 8008af6:	e0f1      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_DRI:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDri;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 8008afe:	461a      	mov	r2, r3
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	801a      	strh	r2, [r3, #0]
        break;
 8008b04:	e0ea      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_DID:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_P2P.bDid;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8008b0c:	461a      	mov	r2, r3
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	801a      	strh	r2, [r3, #0]
        break;
 8008b12:	e0e3      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_LRI:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_P2P.bLri;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8008b1a:	461a      	mov	r2, r3
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	801a      	strh	r2, [r3, #0]
        break;
 8008b20:	e0dc      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_NAD_ENABLE:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_P2P.bNadEnable;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8008b28:	461a      	mov	r2, r3
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	801a      	strh	r2, [r3, #0]
        break;
 8008b2e:	e0d5      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_NAD:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_P2P.bNad;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8008b36:	461a      	mov	r2, r3
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	801a      	strh	r2, [r3, #0]
        break;
 8008b3c:	e0ce      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_GI_LEN:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_P2P.bGiLength;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8008b44:	461a      	mov	r2, r3
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	801a      	strh	r2, [r3, #0]
        break;
 8008b4a:	e0c7      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_ATR_RES_LEN:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_P2P.bAtrResLength;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008b52:	461a      	mov	r2, r3
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	801a      	strh	r2, [r3, #0]
        break;
 8008b58:	e0c0      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    case PHAC_DISCLOOP_CONFIG_GTB_VALUE_US:
        *pValue = pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_B];
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	8a5a      	ldrh	r2, [r3, #18]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	801a      	strh	r2, [r3, #0]
        break;
 8008b62:	e0bb      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

     case PHAC_DISCLOOP_CONFIG_TYPEB_TAGS_FOUND:
        *pValue = pDataParams->sTypeBTargetInfo.bTotalTagsFound;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	801a      	strh	r2, [r3, #0]
        break;
 8008b70:	e0b4      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

     case PHAC_DISCLOOP_CONFIG_TYPEB_DEVICE_LIMIT:
        *pValue = pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_B];
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	7adb      	ldrb	r3, [r3, #11]
 8008b76:	461a      	mov	r2, r3
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	801a      	strh	r2, [r3, #0]
        break;
 8008b7c:	e0ae      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEB_SUPPORT_TYPE4B:
        *pValue = pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].bSupportType4B;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008b84:	461a      	mov	r2, r3
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	801a      	strh	r2, [r3, #0]
        break;
 8008b8a:	e0a7      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEB_DRI:
        *pValue = pDataParams->sTypeBTargetInfo.bDri;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 8008b92:	461a      	mov	r2, r3
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	801a      	strh	r2, [r3, #0]
        break;
 8008b98:	e0a0      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEB_DSI:
        *pValue = pDataParams->sTypeBTargetInfo.bDsi;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	801a      	strh	r2, [r3, #0]
        break;
 8008ba6:	e099      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    case PHAC_DISCLOOP_CONFIG_GTFB_VALUE_US:
         *pValue = pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F212];
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	8a9a      	ldrh	r2, [r3, #20]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	801a      	strh	r2, [r3, #0]
         break;
 8008bb0:	e094      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_GTBF_VALUE_US:
         *pValue = pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F424];
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	8ada      	ldrh	r2, [r3, #22]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	801a      	strh	r2, [r3, #0]
         break;
 8008bba:	e08f      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_TAGS_FOUND:
        *pValue = pDataParams->sTypeFTargetInfo.bTotalTagsFound;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8008bc2:	461a      	mov	r2, r3
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	801a      	strh	r2, [r3, #0]
        break;
 8008bc8:	e088      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_DEVICE_LIMIT:
        *pValue = pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F212];
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	7b1b      	ldrb	r3, [r3, #12]
 8008bce:	461a      	mov	r2, r3
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	801a      	strh	r2, [r3, #0]
        break;
 8008bd4:	e082      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_CUR_BAUD:
         *pValue = pDataParams->bFelicaBaud;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008bdc:	461a      	mov	r2, r3
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	801a      	strh	r2, [r3, #0]
         break;
 8008be2:	e07b      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS)  || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)
    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_DID:
        *pValue = pDataParams->sTypeFTargetInfo.sTypeF_P2P.bDid;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8008bea:	461a      	mov	r2, r3
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	801a      	strh	r2, [r3, #0]
        break;
 8008bf0:	e074      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_LRI:
        *pValue = pDataParams->sTypeFTargetInfo.sTypeF_P2P.bLri;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 8008bf8:	461a      	mov	r2, r3
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	801a      	strh	r2, [r3, #0]
        break;
 8008bfe:	e06d      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_NAD_ENABLE:
        *pValue = pDataParams->sTypeFTargetInfo.sTypeF_P2P.bNadEnable;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	f893 30ae 	ldrb.w	r3, [r3, #174]	@ 0xae
 8008c06:	461a      	mov	r2, r3
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	801a      	strh	r2, [r3, #0]
        break;
 8008c0c:	e066      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_NAD:
        *pValue = pDataParams->sTypeFTargetInfo.sTypeF_P2P.bNad;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f893 30af 	ldrb.w	r3, [r3, #175]	@ 0xaf
 8008c14:	461a      	mov	r2, r3
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	801a      	strh	r2, [r3, #0]
        break;
 8008c1a:	e05f      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_GI_LEN:
        *pValue = pDataParams->sTypeFTargetInfo.sTypeF_P2P.bGiLength;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 8008c22:	461a      	mov	r2, r3
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	801a      	strh	r2, [r3, #0]
        break;
 8008c28:	e058      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_ATR_RES_LEN:
        *pValue = pDataParams->sTypeFTargetInfo.sTypeF_P2P.bAtrResLength;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8008c30:	461a      	mov	r2, r3
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	801a      	strh	r2, [r3, #0]
        break;
 8008c36:	e051      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    case PHAC_DISCLOOP_CONFIG_GTV_VALUE_US:
        *pValue = pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_V];
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	8b1a      	ldrh	r2, [r3, #24]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	801a      	strh	r2, [r3, #0]
        break;
 8008c40:	e04c      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEV_DEVICE_LIMIT:
        *pValue = pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V];
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	7b9b      	ldrb	r3, [r3, #14]
 8008c46:	461a      	mov	r2, r3
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	801a      	strh	r2, [r3, #0]
        break;
 8008c4c:	e046      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEV_TAGS_FOUND:
        *pValue = pDataParams->sTypeVTargetInfo.bTotalTagsFound;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 8008c54:	461a      	mov	r2, r3
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	801a      	strh	r2, [r3, #0]
        break;
 8008c5a:	e03f      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEV_RX_DATA_RATE:
        if(0U != (pDataParams->sTypeVTargetInfo.bFlag & PHPAL_SLI15693_FLAG_DATA_RATE))
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8008c62:	f003 0302 	and.w	r3, r3, #2
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d003      	beq.n	8008c72 <phacDiscLoop_Sw_GetConfig+0x4fe>
        {
            *pValue = PHHAL_HW_RF_RX_DATARATE_HIGH;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	220d      	movs	r2, #13
 8008c6e:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = PHHAL_HW_RF_RX_DATARATE_LOW;
        }
        break;
 8008c70:	e034      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>
            *pValue = PHHAL_HW_RF_RX_DATARATE_LOW;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	220c      	movs	r2, #12
 8008c76:	801a      	strh	r2, [r3, #0]
        break;
 8008c78:	e030      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEV_MODE:
        *pValue = pDataParams->sTypeVTargetInfo.bMode;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	f893 30e1 	ldrb.w	r3, [r3, #225]	@ 0xe1
 8008c80:	461a      	mov	r2, r3
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	801a      	strh	r2, [r3, #0]
        break;
 8008c86:	e029      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    case PHAC_DISCLOOP_CONFIG_GT18000P3M3_VALUE_US:
        *pValue = pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_18000P3M3];
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	8b5a      	ldrh	r2, [r3, #26]
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	801a      	strh	r2, [r3, #0]
        break;
 8008c90:	e024      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_18000P3M3_DEVICE_LIMIT:
        *pValue = pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_18000P3M3];
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	7bdb      	ldrb	r3, [r3, #15]
 8008c96:	461a      	mov	r2, r3
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	801a      	strh	r2, [r3, #0]
        break;
 8008c9c:	e01e      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_18000P3M3_TAGS_FOUND:
        *pValue = pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8008ca4:	461a      	mov	r2, r3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	801a      	strh	r2, [r3, #0]
        break;
 8008caa:	e017      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_I18000P3M3_MODULATION:
        *pValue = pDataParams->sI18000p3m3TargetInfo.bM;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
 8008cb2:	461a      	mov	r2, r3
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	801a      	strh	r2, [r3, #0]
        break;
 8008cb8:	e010      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_I18000P3M3_FREQUENCY:
        *pValue = pDataParams->sI18000p3m3TargetInfo.bDr;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	f893 30ee 	ldrb.w	r3, [r3, #238]	@ 0xee
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	801a      	strh	r2, [r3, #0]
        break;
 8008cc6:	e009      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>

#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TARGET
    case PHAC_DISCLOOP_CONFIG_TARGET_RETRY_COUNT:
        *pValue = pDataParams->sTargetParams.bRetryCount;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8008cce:	461a      	mov	r2, r3
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	801a      	strh	r2, [r3, #0]
        break;
 8008cd4:	e002      	b.n	8008cdc <phacDiscLoop_Sw_GetConfig+0x568>
#endif /* NXPBUILD__PHAC_DISCLOOP_TARGET */

    default:
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8008cd6:	f244 0321 	movw	r3, #16417	@ 0x4021
 8008cda:	82fb      	strh	r3, [r7, #22]
    }

    return status;
 8008cdc:	8afb      	ldrh	r3, [r7, #22]
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	371c      	adds	r7, #28
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce8:	4770      	bx	lr
 8008cea:	bf00      	nop

08008cec <phacDiscLoop_Sw_ActivateCard>:
phStatus_t phacDiscLoop_Sw_ActivateCard(
                                        phacDiscLoop_Sw_DataParams_t * pDataParams,
                                        uint8_t bTechType,
                                        uint8_t bTagIndex
                                        )
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b082      	sub	sp, #8
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	70fb      	strb	r3, [r7, #3]
 8008cf8:	4613      	mov	r3, r2
 8008cfa:	70bb      	strb	r3, [r7, #2]
    return phacDiscLoop_Sw_Int_ActivateDevice(pDataParams, bTechType, bTagIndex);
 8008cfc:	78ba      	ldrb	r2, [r7, #2]
 8008cfe:	78fb      	ldrb	r3, [r7, #3]
 8008d00:	4619      	mov	r1, r3
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f000 ff40 	bl	8009b88 <phacDiscLoop_Sw_Int_ActivateDevice>
 8008d08:	4603      	mov	r3, r0
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3708      	adds	r7, #8
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}
	...

08008d14 <phacDiscLoop_Sw_Int_Apply_PTGT>:
 * ***************************************************************************************************************** */

static phStatus_t phacDiscLoop_Sw_Int_Apply_PTGT(
        phacDiscLoop_Sw_DataParams_t *pDataParams
        )
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b084      	sub	sp, #16
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM   status = PH_ERR_SUCCESS;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	81fb      	strh	r3, [r7, #14]
    uint8_t    PH_MEMLOC_COUNT bTechLoopIndex;
    uint8_t    PH_MEMLOC_COUNT bPollTech;
    uint8_t    PH_MEMLOC_COUNT bTechIndex;
    uint16_t   PH_MEMLOC_COUNT wPTGT = 0U;
 8008d20:	2300      	movs	r3, #0
 8008d22:	813b      	strh	r3, [r7, #8]

    /* Check for Proprietary technology and apply Proprietary Technology Guard Time(PTGT) based on preceding technology */
    for (bTechLoopIndex = 1U; bTechLoopIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bTechLoopIndex++)
 8008d24:	2301      	movs	r3, #1
 8008d26:	737b      	strb	r3, [r7, #13]
 8008d28:	e0ba      	b.n	8008ea0 <phacDiscLoop_Sw_Int_Apply_PTGT+0x18c>
    {
        bPollTech = pDataParams->pPasTechPollSeq[bTechLoopIndex];
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008d2e:	7b7b      	ldrb	r3, [r7, #13]
 8008d30:	4413      	add	r3, r2
 8008d32:	781b      	ldrb	r3, [r3, #0]
 8008d34:	733b      	strb	r3, [r7, #12]

        if (bPollTech > PHAC_DISCLOOP_TECH_TYPE_V)
 8008d36:	7b3b      	ldrb	r3, [r7, #12]
 8008d38:	2b04      	cmp	r3, #4
 8008d3a:	f240 80ae 	bls.w	8008e9a <phacDiscLoop_Sw_Int_Apply_PTGT+0x186>
        {
            if(((bPollTech == PHAC_DISCLOOP_TECH_TYPE_18000P3M3) &&
 8008d3e:	7b3b      	ldrb	r3, [r7, #12]
 8008d40:	2b05      	cmp	r3, #5
 8008d42:	d106      	bne.n	8008d52 <phacDiscLoop_Sw_Int_Apply_PTGT+0x3e>
                ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3) != PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3))
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	789b      	ldrb	r3, [r3, #2]
 8008d48:	f003 0320 	and.w	r3, r3, #32
            if(((bPollTech == PHAC_DISCLOOP_TECH_TYPE_18000P3M3) &&
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	f000 80a3 	beq.w	8008e98 <phacDiscLoop_Sw_Int_Apply_PTGT+0x184>
                /* continue to check next technology if present technology is not enabled in Polling loop */
                continue;
            }

            /* Only one technology(ISO18000p3m3) enabled */
            if((bPollTech == PHAC_DISCLOOP_TECH_TYPE_18000P3M3) &&
 8008d52:	7b3b      	ldrb	r3, [r7, #12]
 8008d54:	2b05      	cmp	r3, #5
 8008d56:	d115      	bne.n	8008d84 <phacDiscLoop_Sw_Int_Apply_PTGT+0x70>
                (pDataParams->bPasPollTechCfg == PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3))
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	789b      	ldrb	r3, [r3, #2]
            if((bPollTech == PHAC_DISCLOOP_TECH_TYPE_18000P3M3) &&
 8008d5c:	2b20      	cmp	r3, #32
 8008d5e:	d111      	bne.n	8008d84 <phacDiscLoop_Sw_Int_Apply_PTGT+0x70>
            {
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGT;
 8008d60:	f241 33ec 	movw	r3, #5100	@ 0x13ec
 8008d64:	813b      	strh	r3, [r7, #8]
                PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_GT18000P3M3_VALUE_US, wPTGT));
 8008d66:	893b      	ldrh	r3, [r7, #8]
 8008d68:	461a      	mov	r2, r3
 8008d6a:	2105      	movs	r1, #5
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f7ff f883 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8008d72:	4603      	mov	r3, r0
 8008d74:	81fb      	strh	r3, [r7, #14]
 8008d76:	89fb      	ldrh	r3, [r7, #14]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d001      	beq.n	8008d80 <phacDiscLoop_Sw_Int_Apply_PTGT+0x6c>
 8008d7c:	89fb      	ldrh	r3, [r7, #14]
 8008d7e:	e094      	b.n	8008eaa <phacDiscLoop_Sw_Int_Apply_PTGT+0x196>
                return status;
 8008d80:	89fb      	ldrh	r3, [r7, #14]
 8008d82:	e092      	b.n	8008eaa <phacDiscLoop_Sw_Int_Apply_PTGT+0x196>
            }

            /* Identify preceding technology which is enabled in the Polling loop */
            bTechIndex = bTechLoopIndex;
 8008d84:	7b7b      	ldrb	r3, [r7, #13]
 8008d86:	72fb      	strb	r3, [r7, #11]
            do
            {
                bTechIndex--;
 8008d88:	7afb      	ldrb	r3, [r7, #11]
 8008d8a:	3b01      	subs	r3, #1
 8008d8c:	72fb      	strb	r3, [r7, #11]

                /* Read preceding technology */
                bPollTech = pDataParams->pPasTechPollSeq[bTechIndex];
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008d92:	7afb      	ldrb	r3, [r7, #11]
 8008d94:	4413      	add	r3, r2
 8008d96:	781b      	ldrb	r3, [r3, #0]
 8008d98:	733b      	strb	r3, [r7, #12]

                if(((bPollTech == PHAC_DISCLOOP_TECH_TYPE_A) &&
 8008d9a:	7b3b      	ldrb	r3, [r7, #12]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d105      	bne.n	8008dac <phacDiscLoop_Sw_Int_Apply_PTGT+0x98>
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_A) == PHAC_DISCLOOP_POS_BIT_MASK_A)) ||
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	789b      	ldrb	r3, [r3, #2]
 8008da4:	f003 0301 	and.w	r3, r3, #1
                if(((bPollTech == PHAC_DISCLOOP_TECH_TYPE_A) &&
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d134      	bne.n	8008e16 <phacDiscLoop_Sw_Int_Apply_PTGT+0x102>
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_A) == PHAC_DISCLOOP_POS_BIT_MASK_A)) ||
 8008dac:	7b3b      	ldrb	r3, [r7, #12]
 8008dae:	2b01      	cmp	r3, #1
 8008db0:	d105      	bne.n	8008dbe <phacDiscLoop_Sw_Int_Apply_PTGT+0xaa>
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_B) &&
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_B) == PHAC_DISCLOOP_POS_BIT_MASK_B)) ||
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	789b      	ldrb	r3, [r3, #2]
 8008db6:	f003 0302 	and.w	r3, r3, #2
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_B) &&
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d12b      	bne.n	8008e16 <phacDiscLoop_Sw_Int_Apply_PTGT+0x102>
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_B) == PHAC_DISCLOOP_POS_BIT_MASK_B)) ||
 8008dbe:	7b3b      	ldrb	r3, [r7, #12]
 8008dc0:	2b02      	cmp	r3, #2
 8008dc2:	d105      	bne.n	8008dd0 <phacDiscLoop_Sw_Int_Apply_PTGT+0xbc>
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_F212) &&
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F212) == PHAC_DISCLOOP_POS_BIT_MASK_F212)) ||
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	789b      	ldrb	r3, [r3, #2]
 8008dc8:	f003 0304 	and.w	r3, r3, #4
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_F212) &&
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d122      	bne.n	8008e16 <phacDiscLoop_Sw_Int_Apply_PTGT+0x102>
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F212) == PHAC_DISCLOOP_POS_BIT_MASK_F212)) ||
 8008dd0:	7b3b      	ldrb	r3, [r7, #12]
 8008dd2:	2b03      	cmp	r3, #3
 8008dd4:	d105      	bne.n	8008de2 <phacDiscLoop_Sw_Int_Apply_PTGT+0xce>
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_F424) &&
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F424) == PHAC_DISCLOOP_POS_BIT_MASK_F424)) ||
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	789b      	ldrb	r3, [r3, #2]
 8008dda:	f003 0308 	and.w	r3, r3, #8
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_F424) &&
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d119      	bne.n	8008e16 <phacDiscLoop_Sw_Int_Apply_PTGT+0x102>
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F424) == PHAC_DISCLOOP_POS_BIT_MASK_F424)) ||
 8008de2:	7b3b      	ldrb	r3, [r7, #12]
 8008de4:	2b04      	cmp	r3, #4
 8008de6:	d105      	bne.n	8008df4 <phacDiscLoop_Sw_Int_Apply_PTGT+0xe0>
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_V) &&
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_V) == PHAC_DISCLOOP_POS_BIT_MASK_V)) ||
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	789b      	ldrb	r3, [r3, #2]
 8008dec:	f003 0310 	and.w	r3, r3, #16
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_V) &&
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d110      	bne.n	8008e16 <phacDiscLoop_Sw_Int_Apply_PTGT+0x102>
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_V) == PHAC_DISCLOOP_POS_BIT_MASK_V)) ||
 8008df4:	7b3b      	ldrb	r3, [r7, #12]
 8008df6:	2b05      	cmp	r3, #5
 8008df8:	d105      	bne.n	8008e06 <phacDiscLoop_Sw_Int_Apply_PTGT+0xf2>
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_18000P3M3) &&
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3) == PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3))
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	789b      	ldrb	r3, [r3, #2]
 8008dfe:	f003 0320 	and.w	r3, r3, #32
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_18000P3M3) &&
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d107      	bne.n	8008e16 <phacDiscLoop_Sw_Int_Apply_PTGT+0x102>
                    )
                {
                    break;
                }

                if(bTechIndex == 0U)
 8008e06:	7afb      	ldrb	r3, [r7, #11]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d101      	bne.n	8008e10 <phacDiscLoop_Sw_Int_Apply_PTGT+0xfc>
                {
                    /* No Preceding Polling technology */
                    bPollTech = PHAC_DISCLOOP_TECH_TYPE_UNKNOWN;
 8008e0c:	2306      	movs	r3, #6
 8008e0e:	733b      	strb	r3, [r7, #12]
                }
            }while(bTechIndex != 0U);
 8008e10:	7afb      	ldrb	r3, [r7, #11]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d1b8      	bne.n	8008d88 <phacDiscLoop_Sw_Int_Apply_PTGT+0x74>

            switch(bPollTech)
 8008e16:	7b3b      	ldrb	r3, [r7, #12]
 8008e18:	2b06      	cmp	r3, #6
 8008e1a:	d825      	bhi.n	8008e68 <phacDiscLoop_Sw_Int_Apply_PTGT+0x154>
 8008e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8008e24 <phacDiscLoop_Sw_Int_Apply_PTGT+0x110>)
 8008e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e22:	bf00      	nop
 8008e24:	08008e41 	.word	0x08008e41
 8008e28:	08008e49 	.word	0x08008e49
 8008e2c:	08008e51 	.word	0x08008e51
 8008e30:	08008e51 	.word	0x08008e51
 8008e34:	08008e59 	.word	0x08008e59
 8008e38:	08008e69 	.word	0x08008e69
 8008e3c:	08008e61 	.word	0x08008e61
            {
            case PHAC_DISCLOOP_TECH_TYPE_A:
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGTA;
 8008e40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008e44:	813b      	strh	r3, [r7, #8]
                break;
 8008e46:	e013      	b.n	8008e70 <phacDiscLoop_Sw_Int_Apply_PTGT+0x15c>
            case PHAC_DISCLOOP_TECH_TYPE_B:
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGTB;
 8008e48:	f640 63d8 	movw	r3, #3800	@ 0xed8
 8008e4c:	813b      	strh	r3, [r7, #8]
                break;
 8008e4e:	e00f      	b.n	8008e70 <phacDiscLoop_Sw_Int_Apply_PTGT+0x15c>
            case PHAC_DISCLOOP_TECH_TYPE_F212:
            case PHAC_DISCLOOP_TECH_TYPE_F424:
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGTF;
 8008e50:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008e54:	813b      	strh	r3, [r7, #8]
                break;
 8008e56:	e00b      	b.n	8008e70 <phacDiscLoop_Sw_Int_Apply_PTGT+0x15c>
            case PHAC_DISCLOOP_TECH_TYPE_V:
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGTV;
 8008e58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008e5c:	813b      	strh	r3, [r7, #8]
                break;
 8008e5e:	e007      	b.n	8008e70 <phacDiscLoop_Sw_Int_Apply_PTGT+0x15c>
            case PHAC_DISCLOOP_TECH_TYPE_UNKNOWN:
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGT;
 8008e60:	f241 33ec 	movw	r3, #5100	@ 0x13ec
 8008e64:	813b      	strh	r3, [r7, #8]
                break;
 8008e66:	e003      	b.n	8008e70 <phacDiscLoop_Sw_Int_Apply_PTGT+0x15c>
            default: /* Preceding technology is Proprietary Technology !!! */
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGTV;
 8008e68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008e6c:	813b      	strh	r3, [r7, #8]
                break;
 8008e6e:	bf00      	nop
            }

            if(pDataParams->pPasTechPollSeq[bTechLoopIndex] == PHAC_DISCLOOP_TECH_TYPE_18000P3M3)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008e74:	7b7b      	ldrb	r3, [r7, #13]
 8008e76:	4413      	add	r3, r2
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	2b05      	cmp	r3, #5
 8008e7c:	d10d      	bne.n	8008e9a <phacDiscLoop_Sw_Int_Apply_PTGT+0x186>
            {
                PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_GT18000P3M3_VALUE_US, wPTGT));
 8008e7e:	893b      	ldrh	r3, [r7, #8]
 8008e80:	461a      	mov	r2, r3
 8008e82:	2105      	movs	r1, #5
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f7fe fff7 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	81fb      	strh	r3, [r7, #14]
 8008e8e:	89fb      	ldrh	r3, [r7, #14]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d002      	beq.n	8008e9a <phacDiscLoop_Sw_Int_Apply_PTGT+0x186>
 8008e94:	89fb      	ldrh	r3, [r7, #14]
 8008e96:	e008      	b.n	8008eaa <phacDiscLoop_Sw_Int_Apply_PTGT+0x196>
                continue;
 8008e98:	bf00      	nop
    for (bTechLoopIndex = 1U; bTechLoopIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bTechLoopIndex++)
 8008e9a:	7b7b      	ldrb	r3, [r7, #13]
 8008e9c:	3301      	adds	r3, #1
 8008e9e:	737b      	strb	r3, [r7, #13]
 8008ea0:	7b7b      	ldrb	r3, [r7, #13]
 8008ea2:	2b05      	cmp	r3, #5
 8008ea4:	f67f af41 	bls.w	8008d2a <phacDiscLoop_Sw_Int_Apply_PTGT+0x16>
            }
        }
    }

    return status;
 8008ea8:	89fb      	ldrh	r3, [r7, #14]
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3710      	adds	r7, #16
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}
 8008eb2:	bf00      	nop

08008eb4 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset>:

static phStatus_t phacDiscLoop_Sw_Int_EmvcoRfFieldReset(
                                                        phacDiscLoop_Sw_DataParams_t *pDataParams
                                                        )
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b084      	sub	sp, #16
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM status;

    PH_CHECK_SUCCESS_FCT(status, phhalHw_FieldOff(pDataParams->pHalDataParams));
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	f005 f9d3 	bl	800e26c <phhalHw_Pn5180_FieldOff>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	81fb      	strh	r3, [r7, #14]
 8008eca:	89fb      	ldrh	r3, [r7, #14]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d001      	beq.n	8008ed4 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset+0x20>
 8008ed0:	89fb      	ldrh	r3, [r7, #14]
 8008ed2:	e01b      	b.n	8008f0c <phacDiscLoop_Sw_Int_EmvcoRfFieldReset+0x58>

    PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ed8:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8008edc:	2100      	movs	r1, #0
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f005 f9e8 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	81fb      	strh	r3, [r7, #14]
 8008ee8:	89fb      	ldrh	r3, [r7, #14]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d001      	beq.n	8008ef2 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset+0x3e>
 8008eee:	89fb      	ldrh	r3, [r7, #14]
 8008ef0:	e00c      	b.n	8008f0c <phacDiscLoop_Sw_Int_EmvcoRfFieldReset+0x58>
        pDataParams->pHalDataParams,
        PHHAL_HW_TIME_MICROSECONDS,
        PH_NXPNFCRDLIB_CONFIG_EMVCO_PROP_TECH_POLL_RF_OFF_DELAY_US)
        );

    PH_CHECK_SUCCESS_FCT(status, phhalHw_FieldOn(pDataParams->pHalDataParams));
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f005 f962 	bl	800e1c0 <phhalHw_Pn5180_FieldOn>
 8008efc:	4603      	mov	r3, r0
 8008efe:	81fb      	strh	r3, [r7, #14]
 8008f00:	89fb      	ldrh	r3, [r7, #14]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d001      	beq.n	8008f0a <phacDiscLoop_Sw_Int_EmvcoRfFieldReset+0x56>
 8008f06:	89fb      	ldrh	r3, [r7, #14]
 8008f08:	e000      	b.n	8008f0c <phacDiscLoop_Sw_Int_EmvcoRfFieldReset+0x58>

    return PH_ERR_SUCCESS;
 8008f0a:	2300      	movs	r3, #0
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3710      	adds	r7, #16
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <phacDiscLoop_Sw_Int_ListenMode>:

phStatus_t phacDiscLoop_Sw_Int_ListenMode(
                                          phacDiscLoop_Sw_DataParams_t *pDataParams
                                          )
{
 8008f14:	b590      	push	{r4, r7, lr}
 8008f16:	b087      	sub	sp, #28
 8008f18:	af02      	add	r7, sp, #8
 8008f1a:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TARGET
    phStatus_t PH_MEMLOC_REM status = PH_ERR_INTERNAL_ERROR;
 8008f1c:	237f      	movs	r3, #127	@ 0x7f
 8008f1e:	817b      	strh	r3, [r7, #10]
    uint8_t    PH_MEMLOC_REM bRetryCount = pDataParams->sTargetParams.bRetryCount;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8008f26:	73fb      	strb	r3, [r7, #15]
    uint16_t   PH_MEMLOC_REM wTempMode = 0x00;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	81bb      	strh	r3, [r7, #12]

    /* get active listen cfg except F424 */
    wTempMode = pDataParams->bActLisTechCfg & 0x07U;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	799b      	ldrb	r3, [r3, #6]
 8008f30:	f003 0307 	and.w	r3, r3, #7
 8008f34:	81bb      	strh	r3, [r7, #12]

    /* Map Active F424 configuration with Type F bit in Autocoll */
    if(0U != (pDataParams->bActLisTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F424))
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	799b      	ldrb	r3, [r3, #6]
 8008f3a:	f003 0308 	and.w	r3, r3, #8
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d003      	beq.n	8008f4a <phacDiscLoop_Sw_Int_ListenMode+0x36>
    {
        wTempMode = wTempMode | PHAC_DISCLOOP_POS_BIT_MASK_F212;
 8008f42:	89bb      	ldrh	r3, [r7, #12]
 8008f44:	f043 0304 	orr.w	r3, r3, #4
 8008f48:	81bb      	strh	r3, [r7, #12]
    }

    wTempMode = (uint16_t) (wTempMode << 8U);
 8008f4a:	89bb      	ldrh	r3, [r7, #12]
 8008f4c:	021b      	lsls	r3, r3, #8
 8008f4e:	81bb      	strh	r3, [r7, #12]

    /* get passive listen cfg except F424 */
    wTempMode = wTempMode | (pDataParams->bPasLisTechCfg & /* */ 0x07);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	795b      	ldrb	r3, [r3, #5]
 8008f54:	b21b      	sxth	r3, r3
 8008f56:	f003 0307 	and.w	r3, r3, #7
 8008f5a:	b21a      	sxth	r2, r3
 8008f5c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008f60:	4313      	orrs	r3, r2
 8008f62:	b21b      	sxth	r3, r3
 8008f64:	81bb      	strh	r3, [r7, #12]

    /* Map Passice F424 configuration with Type F bit in Autocoll */
    if(0U != (pDataParams->bPasLisTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F424))
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	795b      	ldrb	r3, [r3, #5]
 8008f6a:	f003 0308 	and.w	r3, r3, #8
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d003      	beq.n	8008f7a <phacDiscLoop_Sw_Int_ListenMode+0x66>
    {
        wTempMode = wTempMode | PHAC_DISCLOOP_POS_BIT_MASK_F212;
 8008f72:	89bb      	ldrh	r3, [r7, #12]
 8008f74:	f043 0304 	orr.w	r3, r3, #4
 8008f78:	81bb      	strh	r3, [r7, #12]
    }

    /* AUTOCOLL retry loop */
    do
    {
        status = phhalHw_Autocoll(
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f503 7296 	add.w	r2, r3, #300	@ 0x12c
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f503 7498 	add.w	r4, r3, #304	@ 0x130
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 8008f90:	89b9      	ldrh	r1, [r7, #12]
 8008f92:	9300      	str	r3, [sp, #0]
 8008f94:	4623      	mov	r3, r4
 8008f96:	f007 fa33 	bl	8010400 <phhalHw_Pn5180_Autocoll>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	817b      	strh	r3, [r7, #10]
            pDataParams->pHalDataParams,
            wTempMode,
            &pDataParams->sTargetParams.pRxBuffer,
            &pDataParams->sTargetParams.wRxBufferLen,
            &pDataParams->sTargetParams.wProtParams);
    }while(((status & PH_ERR_MASK) != PH_ERR_SUCCESS) && (bRetryCount--));
 8008f9e:	897b      	ldrh	r3, [r7, #10]
 8008fa0:	b2db      	uxtb	r3, r3
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d004      	beq.n	8008fb0 <phacDiscLoop_Sw_Int_ListenMode+0x9c>
 8008fa6:	7bfb      	ldrb	r3, [r7, #15]
 8008fa8:	1e5a      	subs	r2, r3, #1
 8008faa:	73fa      	strb	r2, [r7, #15]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d1e4      	bne.n	8008f7a <phacDiscLoop_Sw_Int_ListenMode+0x66>

    /* Return RF OFF error, if external RF is OFF */
    if((status & PH_ERR_MASK) == PH_ERR_EXT_RF_ERROR)
 8008fb0:	897b      	ldrh	r3, [r7, #10]
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	2b10      	cmp	r3, #16
 8008fb6:	d102      	bne.n	8008fbe <phacDiscLoop_Sw_Int_ListenMode+0xaa>
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_EXTERNAL_RFOFF, PH_COMP_AC_DISCLOOP);
 8008fb8:	f244 0383 	movw	r3, #16515	@ 0x4083
 8008fbc:	e006      	b.n	8008fcc <phacDiscLoop_Sw_Int_ListenMode+0xb8>
    }
    else
    {
        /* Return, if error */
        PH_CHECK_SUCCESS(status);
 8008fbe:	897b      	ldrh	r3, [r7, #10]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d001      	beq.n	8008fc8 <phacDiscLoop_Sw_Int_ListenMode+0xb4>
 8008fc4:	897b      	ldrh	r3, [r7, #10]
 8008fc6:	e001      	b.n	8008fcc <phacDiscLoop_Sw_Int_ListenMode+0xb8>
    }

    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_ACTIVATED_BY_PEER, PH_COMP_AC_DISCLOOP);
 8008fc8:	f244 038f 	movw	r3, #16527	@ 0x408f
#else /* NXPBUILD__PHAC_DISCLOOP_TARGET */
    PH_UNUSED_VARIABLE(pDataParams);
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TARGET */
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3714      	adds	r7, #20
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd90      	pop	{r4, r7, pc}

08008fd4 <phacDiscLoop_Sw_Int_ActivePollMode>:

phStatus_t phacDiscLoop_Sw_Int_ActivePollMode(
                                              phacDiscLoop_Sw_DataParams_t *pDataParams
                                              )
{
 8008fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd8:	b08c      	sub	sp, #48	@ 0x30
 8008fda:	af06      	add	r7, sp, #24
 8008fdc:	6078      	str	r0, [r7, #4]
         defined (NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || \
         defined (NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)
    phStatus_t PH_MEMLOC_REM   status;
#endif
#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    uint16_t   PH_MEMLOC_REM   wIntFieldStatus = PH_OFF;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	827b      	strh	r3, [r7, #18]
#if defined (NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || defined (NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)
    uint8_t    PH_MEMLOC_BUF   aNfcId3[10];
#endif

    /* Reset detected technologies */
    pDataParams->bDetectedTechs = 0x00;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Loop through all the supported active technologies */
    for (bIndex = 0; bIndex < PHAC_DISCLOOP_ACT_POLL_MAX_TECHS_SUPPORTED; bIndex++)
 8008fea:	2300      	movs	r3, #0
 8008fec:	757b      	strb	r3, [r7, #21]
 8008fee:	e147      	b.n	8009280 <phacDiscLoop_Sw_Int_ActivePollMode+0x2ac>
    {
        switch(pDataParams->bActPollTechCfg & (PH_ON << bIndex))
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	78db      	ldrb	r3, [r3, #3]
 8008ff4:	4619      	mov	r1, r3
 8008ff6:	7d7b      	ldrb	r3, [r7, #21]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8008ffe:	400b      	ands	r3, r1
 8009000:	2b04      	cmp	r3, #4
 8009002:	f000 8097 	beq.w	8009134 <phacDiscLoop_Sw_Int_ActivePollMode+0x160>
 8009006:	2b04      	cmp	r3, #4
 8009008:	f200 8132 	bhi.w	8009270 <phacDiscLoop_Sw_Int_ActivePollMode+0x29c>
 800900c:	2b01      	cmp	r3, #1
 800900e:	d003      	beq.n	8009018 <phacDiscLoop_Sw_Int_ActivePollMode+0x44>
 8009010:	2b02      	cmp	r3, #2
 8009012:	f000 808f 	beq.w	8009134 <phacDiscLoop_Sw_Int_ActivePollMode+0x160>
                }
#endif
                break;

            default:
                break;
 8009016:	e12b      	b.n	8009270 <phacDiscLoop_Sw_Int_ActivePollMode+0x29c>
                status = phhalHw_GetConfig(
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800901c:	f107 0212 	add.w	r2, r7, #18
 8009020:	215f      	movs	r1, #95	@ 0x5f
 8009022:	4618      	mov	r0, r3
 8009024:	f006 fe4e 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8009028:	4603      	mov	r3, r0
 800902a:	82fb      	strh	r3, [r7, #22]
                PH_CHECK_SUCCESS(status);
 800902c:	8afb      	ldrh	r3, [r7, #22]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d001      	beq.n	8009036 <phacDiscLoop_Sw_Int_ActivePollMode+0x62>
 8009032:	8afb      	ldrh	r3, [r7, #22]
 8009034:	e12a      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                if (wIntFieldStatus == PH_ON)
 8009036:	8a7b      	ldrh	r3, [r7, #18]
 8009038:	2b01      	cmp	r3, #1
 800903a:	d10e      	bne.n	800905a <phacDiscLoop_Sw_Int_ActivePollMode+0x86>
                    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	8b9b      	ldrh	r3, [r3, #28]
 8009044:	461a      	mov	r2, r3
 8009046:	2135      	movs	r1, #53	@ 0x35
 8009048:	f005 f9ee 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800904c:	4603      	mov	r3, r0
 800904e:	82fb      	strh	r3, [r7, #22]
 8009050:	8afb      	ldrh	r3, [r7, #22]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d001      	beq.n	800905a <phacDiscLoop_Sw_Int_ActivePollMode+0x86>
 8009056:	8afb      	ldrh	r3, [r7, #22]
 8009058:	e118      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                status = phhalHw_ApplyProtocolSettings(
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800905e:	2107      	movs	r1, #7
 8009060:	4618      	mov	r0, r3
 8009062:	f004 fc65 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 8009066:	4603      	mov	r3, r0
 8009068:	82fb      	strh	r3, [r7, #22]
                PH_CHECK_SUCCESS(status);
 800906a:	8afb      	ldrh	r3, [r7, #22]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d001      	beq.n	8009074 <phacDiscLoop_Sw_Int_ActivePollMode+0xa0>
 8009070:	8afb      	ldrh	r3, [r7, #22]
 8009072:	e10b      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_FieldOn(pDataParams));
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f000 fdef 	bl	8009c58 <phacDiscLoop_Sw_Int_FieldOn>
 800907a:	4603      	mov	r3, r0
 800907c:	82fb      	strh	r3, [r7, #22]
 800907e:	8afb      	ldrh	r3, [r7, #22]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d001      	beq.n	8009088 <phacDiscLoop_Sw_Int_ActivePollMode+0xb4>
 8009084:	8afb      	ldrh	r3, [r7, #22]
 8009086:	e101      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                if (wIntFieldStatus == PH_OFF)
 8009088:	8a7b      	ldrh	r3, [r7, #18]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d10e      	bne.n	80090ac <phacDiscLoop_Sw_Int_ActivePollMode+0xd8>
                    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	8b9b      	ldrh	r3, [r3, #28]
 8009096:	461a      	mov	r2, r3
 8009098:	2135      	movs	r1, #53	@ 0x35
 800909a:	f005 f9c5 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800909e:	4603      	mov	r3, r0
 80090a0:	82fb      	strh	r3, [r7, #22]
 80090a2:	8afb      	ldrh	r3, [r7, #22]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d001      	beq.n	80090ac <phacDiscLoop_Sw_Int_ActivePollMode+0xd8>
 80090a8:	8afb      	ldrh	r3, [r7, #22]
 80090aa:	e0ef      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                status = phpalI18092mPI_Atr(
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f103 0c60 	add.w	ip, r3, #96	@ 0x60
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f893 e070 	ldrb.w	lr, [r3, #112]	@ 0x70
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	f893 8071 	ldrb.w	r8, [r3, #113]	@ 0x71
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80090c8:	687a      	ldr	r2, [r7, #4]
 80090ca:	f892 2073 	ldrb.w	r2, [r2, #115]	@ 0x73
 80090ce:	6879      	ldr	r1, [r7, #4]
 80090d0:	6f49      	ldr	r1, [r1, #116]	@ 0x74
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f890 0078 	ldrb.w	r0, [r0, #120]	@ 0x78
 80090d8:	687c      	ldr	r4, [r7, #4]
 80090da:	6fe4      	ldr	r4, [r4, #124]	@ 0x7c
 80090dc:	687d      	ldr	r5, [r7, #4]
 80090de:	3580      	adds	r5, #128	@ 0x80
 80090e0:	9505      	str	r5, [sp, #20]
 80090e2:	9404      	str	r4, [sp, #16]
 80090e4:	9003      	str	r0, [sp, #12]
 80090e6:	9102      	str	r1, [sp, #8]
 80090e8:	9201      	str	r2, [sp, #4]
 80090ea:	9300      	str	r3, [sp, #0]
 80090ec:	4643      	mov	r3, r8
 80090ee:	4672      	mov	r2, lr
 80090f0:	4661      	mov	r1, ip
 80090f2:	4630      	mov	r0, r6
 80090f4:	f00d fd04 	bl	8016b00 <phpalI18092mPI_Sw_Atr>
 80090f8:	4603      	mov	r3, r0
 80090fa:	82fb      	strh	r3, [r7, #22]
                if((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 80090fc:	8afb      	ldrh	r3, [r7, #22]
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	2b00      	cmp	r3, #0
 8009102:	d10f      	bne.n	8009124 <phacDiscLoop_Sw_Int_ActivePollMode+0x150>
                    pDataParams->bDetectedTechs |= PH_ON << bIndex;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800910a:	7d7b      	ldrb	r3, [r7, #21]
 800910c:	2101      	movs	r1, #1
 800910e:	fa01 f303 	lsl.w	r3, r1, r3
 8009112:	b2db      	uxtb	r3, r3
 8009114:	4313      	orrs	r3, r2
 8009116:	b2da      	uxtb	r2, r3
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_ACTIVE_TARGET_ACTIVATED, PH_COMP_AC_DISCLOOP);
 800911e:	f244 038c 	movw	r3, #16524	@ 0x408c
 8009122:	e0b3      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                if ((status & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR)
 8009124:	8afb      	ldrh	r3, [r7, #22]
 8009126:	b2db      	uxtb	r3, r3
 8009128:	2b02      	cmp	r3, #2
 800912a:	f040 80a3 	bne.w	8009274 <phacDiscLoop_Sw_Int_ActivePollMode+0x2a0>
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800912e:	f244 0384 	movw	r3, #16516	@ 0x4084
 8009132:	e0ab      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                PH_CHECK_SUCCESS_FCT(status, phhalHw_FieldOff(pDataParams->pHalDataParams));
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009138:	4618      	mov	r0, r3
 800913a:	f005 f897 	bl	800e26c <phhalHw_Pn5180_FieldOff>
 800913e:	4603      	mov	r3, r0
 8009140:	82fb      	strh	r3, [r7, #22]
 8009142:	8afb      	ldrh	r3, [r7, #22]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d001      	beq.n	800914c <phacDiscLoop_Sw_Int_ActivePollMode+0x178>
 8009148:	8afb      	ldrh	r3, [r7, #22]
 800914a:	e09f      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(pDataParams->pHalDataParams, PHHAL_HW_TIME_MICROSECONDS, pDataParams->wActPollGTimeUs));
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	8b9b      	ldrh	r3, [r3, #28]
 8009154:	461a      	mov	r2, r3
 8009156:	2100      	movs	r1, #0
 8009158:	f005 f8ac 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 800915c:	4603      	mov	r3, r0
 800915e:	82fb      	strh	r3, [r7, #22]
 8009160:	8afb      	ldrh	r3, [r7, #22]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d001      	beq.n	800916a <phacDiscLoop_Sw_Int_ActivePollMode+0x196>
 8009166:	8afb      	ldrh	r3, [r7, #22]
 8009168:	e090      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                if((PH_ON << bIndex) == PHAC_DISCLOOP_ACT_POS_BIT_MASK_212)
 800916a:	7d7b      	ldrb	r3, [r7, #21]
 800916c:	2b01      	cmp	r3, #1
 800916e:	d108      	bne.n	8009182 <phacDiscLoop_Sw_Int_ActivePollMode+0x1ae>
                    status = phhalHw_ApplyProtocolSettings(
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009174:	2108      	movs	r1, #8
 8009176:	4618      	mov	r0, r3
 8009178:	f004 fbda 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 800917c:	4603      	mov	r3, r0
 800917e:	82fb      	strh	r3, [r7, #22]
 8009180:	e007      	b.n	8009192 <phacDiscLoop_Sw_Int_ActivePollMode+0x1be>
                    status = phhalHw_ApplyProtocolSettings(
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009186:	2109      	movs	r1, #9
 8009188:	4618      	mov	r0, r3
 800918a:	f004 fbd1 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 800918e:	4603      	mov	r3, r0
 8009190:	82fb      	strh	r3, [r7, #22]
                PH_CHECK_SUCCESS(status);
 8009192:	8afb      	ldrh	r3, [r7, #22]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d001      	beq.n	800919c <phacDiscLoop_Sw_Int_ActivePollMode+0x1c8>
 8009198:	8afb      	ldrh	r3, [r7, #22]
 800919a:	e077      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_FieldOn(pDataParams));
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f000 fd5b 	bl	8009c58 <phacDiscLoop_Sw_Int_FieldOn>
 80091a2:	4603      	mov	r3, r0
 80091a4:	82fb      	strh	r3, [r7, #22]
 80091a6:	8afb      	ldrh	r3, [r7, #22]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d001      	beq.n	80091b0 <phacDiscLoop_Sw_Int_ActivePollMode+0x1dc>
 80091ac:	8afb      	ldrh	r3, [r7, #22]
 80091ae:	e06d      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	8b9b      	ldrh	r3, [r3, #28]
 80091b8:	461a      	mov	r2, r3
 80091ba:	2135      	movs	r1, #53	@ 0x35
 80091bc:	f005 f934 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80091c0:	4603      	mov	r3, r0
 80091c2:	82fb      	strh	r3, [r7, #22]
 80091c4:	8afb      	ldrh	r3, [r7, #22]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d001      	beq.n	80091ce <phacDiscLoop_Sw_Int_ActivePollMode+0x1fa>
 80091ca:	8afb      	ldrh	r3, [r7, #22]
 80091cc:	e05e      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                (void)memcpy(aNfcId3, pDataParams->sTypeFTargetInfo.aTypeFTag[0].aIDmPMm, PHAC_DISCLOOP_FELICA_IDM_LENGTH);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f103 0194 	add.w	r1, r3, #148	@ 0x94
 80091d4:	f107 0308 	add.w	r3, r7, #8
 80091d8:	2208      	movs	r2, #8
 80091da:	4618      	mov	r0, r3
 80091dc:	f015 fed1 	bl	801ef82 <memcpy>
                aNfcId3[8] = 0x00;
 80091e0:	2300      	movs	r3, #0
 80091e2:	743b      	strb	r3, [r7, #16]
                aNfcId3[9] = 0x00;
 80091e4:	2300      	movs	r3, #0
 80091e6:	747b      	strb	r3, [r7, #17]
                status = phpalI18092mPI_Atr(
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f893 e0ac 	ldrb.w	lr, [r3, #172]	@ 0xac
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f893 80ad 	ldrb.w	r8, [r3, #173]	@ 0xad
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f893 30ae 	ldrb.w	r3, [r3, #174]	@ 0xae
 80091fe:	687a      	ldr	r2, [r7, #4]
 8009200:	f892 20af 	ldrb.w	r2, [r2, #175]	@ 0xaf
 8009204:	6879      	ldr	r1, [r7, #4]
 8009206:	f8d1 10b0 	ldr.w	r1, [r1, #176]	@ 0xb0
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f890 00b4 	ldrb.w	r0, [r0, #180]	@ 0xb4
 8009210:	687c      	ldr	r4, [r7, #4]
 8009212:	f8d4 40b8 	ldr.w	r4, [r4, #184]	@ 0xb8
 8009216:	687d      	ldr	r5, [r7, #4]
 8009218:	35bc      	adds	r5, #188	@ 0xbc
 800921a:	f107 0c08 	add.w	ip, r7, #8
 800921e:	9505      	str	r5, [sp, #20]
 8009220:	9404      	str	r4, [sp, #16]
 8009222:	9003      	str	r0, [sp, #12]
 8009224:	9102      	str	r1, [sp, #8]
 8009226:	9201      	str	r2, [sp, #4]
 8009228:	9300      	str	r3, [sp, #0]
 800922a:	4643      	mov	r3, r8
 800922c:	4672      	mov	r2, lr
 800922e:	4661      	mov	r1, ip
 8009230:	4630      	mov	r0, r6
 8009232:	f00d fc65 	bl	8016b00 <phpalI18092mPI_Sw_Atr>
 8009236:	4603      	mov	r3, r0
 8009238:	82fb      	strh	r3, [r7, #22]
                if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800923a:	8afb      	ldrh	r3, [r7, #22]
 800923c:	b2db      	uxtb	r3, r3
 800923e:	2b00      	cmp	r3, #0
 8009240:	d10f      	bne.n	8009262 <phacDiscLoop_Sw_Int_ActivePollMode+0x28e>
                    pDataParams->bDetectedTechs |= PH_ON << bIndex;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8009248:	7d7b      	ldrb	r3, [r7, #21]
 800924a:	2101      	movs	r1, #1
 800924c:	fa01 f303 	lsl.w	r3, r1, r3
 8009250:	b2db      	uxtb	r3, r3
 8009252:	4313      	orrs	r3, r2
 8009254:	b2da      	uxtb	r2, r3
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_ACTIVE_TARGET_ACTIVATED, PH_COMP_AC_DISCLOOP);
 800925c:	f244 038c 	movw	r3, #16524	@ 0x408c
 8009260:	e014      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                if ((status & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR)
 8009262:	8afb      	ldrh	r3, [r7, #22]
 8009264:	b2db      	uxtb	r3, r3
 8009266:	2b02      	cmp	r3, #2
 8009268:	d106      	bne.n	8009278 <phacDiscLoop_Sw_Int_ActivePollMode+0x2a4>
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800926a:	f244 0384 	movw	r3, #16516	@ 0x4084
 800926e:	e00d      	b.n	800928c <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                break;
 8009270:	bf00      	nop
 8009272:	e002      	b.n	800927a <phacDiscLoop_Sw_Int_ActivePollMode+0x2a6>
                break;
 8009274:	bf00      	nop
 8009276:	e000      	b.n	800927a <phacDiscLoop_Sw_Int_ActivePollMode+0x2a6>
                break;
 8009278:	bf00      	nop
    for (bIndex = 0; bIndex < PHAC_DISCLOOP_ACT_POLL_MAX_TECHS_SUPPORTED; bIndex++)
 800927a:	7d7b      	ldrb	r3, [r7, #21]
 800927c:	3301      	adds	r3, #1
 800927e:	757b      	strb	r3, [r7, #21]
 8009280:	7d7b      	ldrb	r3, [r7, #21]
 8009282:	2b02      	cmp	r3, #2
 8009284:	f67f aeb4 	bls.w	8008ff0 <phacDiscLoop_Sw_Int_ActivePollMode+0x1c>
        }
    }

    /* No Target present. */
    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 8009288:	f244 0384 	movw	r3, #16516	@ 0x4084
}
 800928c:	4618      	mov	r0, r3
 800928e:	3718      	adds	r7, #24
 8009290:	46bd      	mov	sp, r7
 8009292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009296 <phacDiscLoop_Sw_Int_PollMode>:

phStatus_t phacDiscLoop_Sw_Int_PollMode(
                                        phacDiscLoop_Sw_DataParams_t *pDataParams
                                       )
{
 8009296:	b580      	push	{r7, lr}
 8009298:	b084      	sub	sp, #16
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM status;
    uint8_t    PH_MEMLOC_REM bResolveTech;
    uint8_t    PH_MEMLOC_REM bTechType;
    uint8_t    PH_MEMLOC_REM bNumOfTechsFound = 0;
 800929e:	2300      	movs	r3, #0
 80092a0:	72fb      	strb	r3, [r7, #11]

    status = PH_ERR_INVALID_PARAMETER;
 80092a2:	2321      	movs	r3, #33	@ 0x21
 80092a4:	81fb      	strh	r3, [r7, #14]

    /*  */
    if(pDataParams->bPollState == PHAC_DISCLOOP_POLL_STATE_DETECTION)
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	891b      	ldrh	r3, [r3, #8]
 80092aa:	2b01      	cmp	r3, #1
 80092ac:	d145      	bne.n	800933a <phacDiscLoop_Sw_Int_PollMode+0xa4>
    {
        if((pDataParams->bOpeMode == RD_LIB_MODE_NFC) ||
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80092b4:	2b02      	cmp	r3, #2
 80092b6:	d004      	beq.n	80092c2 <phacDiscLoop_Sw_Int_PollMode+0x2c>
           (pDataParams->bOpeMode == RD_LIB_MODE_ISO))
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
        if((pDataParams->bOpeMode == RD_LIB_MODE_NFC) ||
 80092be:	2b03      	cmp	r3, #3
 80092c0:	d110      	bne.n	80092e4 <phacDiscLoop_Sw_Int_PollMode+0x4e>
        {
            /* Perform Technology detection Activity */
            status = phacDiscLoop_Sw_Int_TechDetectActivity(
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	7919      	ldrb	r1, [r3, #4]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	789a      	ldrb	r2, [r3, #2]
 80092ca:	f107 030b 	add.w	r3, r7, #11
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f000 f976 	bl	80095c0 <phacDiscLoop_Sw_Int_TechDetectActivity>
 80092d4:	4603      	mov	r3, r0
 80092d6:	81fb      	strh	r3, [r7, #14]
                pDataParams,
                pDataParams->bPasPollBailOut,
                pDataParams->bPasPollTechCfg,
                &bNumOfTechsFound);
            /* Return if status is aborted. */
            PH_CHECK_ABORT(status);
 80092d8:	89fb      	ldrh	r3, [r7, #14]
 80092da:	b2db      	uxtb	r3, r3
 80092dc:	2b12      	cmp	r3, #18
 80092de:	d116      	bne.n	800930e <phacDiscLoop_Sw_Int_PollMode+0x78>
 80092e0:	89fb      	ldrh	r3, [r7, #14]
 80092e2:	e092      	b.n	800940a <phacDiscLoop_Sw_Int_PollMode+0x174>
        }
        else if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	d10f      	bne.n	800930e <phacDiscLoop_Sw_Int_PollMode+0x78>
        {
            /* Perform Technology detection Activity */
            status = phacDiscLoop_Sw_Int_EmvcoTechDetectActivity(
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	789b      	ldrb	r3, [r3, #2]
 80092f2:	f107 020b 	add.w	r2, r7, #11
 80092f6:	4619      	mov	r1, r3
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f000 fa95 	bl	8009828 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity>
 80092fe:	4603      	mov	r3, r0
 8009300:	81fb      	strh	r3, [r7, #14]
                pDataParams,
                pDataParams->bPasPollTechCfg,
                &bNumOfTechsFound);
            /* Return if status is aborted. */
            PH_CHECK_ABORT(status);
 8009302:	89fb      	ldrh	r3, [r7, #14]
 8009304:	b2db      	uxtb	r3, r3
 8009306:	2b12      	cmp	r3, #18
 8009308:	d101      	bne.n	800930e <phacDiscLoop_Sw_Int_PollMode+0x78>
 800930a:	89fb      	ldrh	r3, [r7, #14]
 800930c:	e07d      	b.n	800940a <phacDiscLoop_Sw_Int_PollMode+0x174>
        else
        {
            ;/* Do Nothing */
        }

        if ((0U != (pDataParams->bLpcdEnabled)) &&
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	7fdb      	ldrb	r3, [r3, #31]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d00a      	beq.n	800932c <phacDiscLoop_Sw_Int_PollMode+0x96>
           (0U != (pDataParams->bPasPollTechCfg)) &&
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	789b      	ldrb	r3, [r3, #2]
        if ((0U != (pDataParams->bLpcdEnabled)) &&
 800931a:	2b00      	cmp	r3, #0
 800931c:	d006      	beq.n	800932c <phacDiscLoop_Sw_Int_PollMode+0x96>
           ((status & PH_ERR_MASK) == PHAC_DISCLOOP_NO_TECH_DETECTED))
 800931e:	89fb      	ldrh	r3, [r7, #14]
 8009320:	b2db      	uxtb	r3, r3
           (0U != (pDataParams->bPasPollTechCfg)) &&
 8009322:	2b84      	cmp	r3, #132	@ 0x84
 8009324:	d102      	bne.n	800932c <phacDiscLoop_Sw_Int_PollMode+0x96>
        {
            /* LPCD is success but card presence does not exist/errors */
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_LPCD_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 8009326:	f244 0386 	movw	r3, #16518	@ 0x4086
 800932a:	e06e      	b.n	800940a <phacDiscLoop_Sw_Int_PollMode+0x174>
        }

        if((status & PH_ERR_MASK) == PHAC_DISCLOOP_TECH_DETECTED)
 800932c:	89fb      	ldrh	r3, [r7, #14]
 800932e:	b2db      	uxtb	r3, r3
 8009330:	2b87      	cmp	r3, #135	@ 0x87
 8009332:	d102      	bne.n	800933a <phacDiscLoop_Sw_Int_PollMode+0xa4>
        {
            pDataParams->bPollState = PHAC_DISCLOOP_POLL_STATE_COLLISION_RESOLUTION;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2202      	movs	r2, #2
 8009338:	811a      	strh	r2, [r3, #8]
        }
    }

    /*  Go for collision resolution if single tech found */
    if(pDataParams->bPollState == PHAC_DISCLOOP_POLL_STATE_COLLISION_RESOLUTION)
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	891b      	ldrh	r3, [r3, #8]
 800933e:	2b02      	cmp	r3, #2
 8009340:	d145      	bne.n	80093ce <phacDiscLoop_Sw_Int_PollMode+0x138>
    {
        /* Get Technology to be resolved */
        bResolveTech = pDataParams->bDetectedTechs & pDataParams->bPasPollTechCfg;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	789b      	ldrb	r3, [r3, #2]
 800934c:	4013      	ands	r3, r2
 800934e:	737b      	strb	r3, [r7, #13]
        if(0U != (bResolveTech))
 8009350:	7b7b      	ldrb	r3, [r7, #13]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d00a      	beq.n	800936c <phacDiscLoop_Sw_Int_PollMode+0xd6>
        {
            if(0U != (bResolveTech & (uint8_t)(bResolveTech - 1U)))
 8009356:	7b7b      	ldrb	r3, [r7, #13]
 8009358:	3b01      	subs	r3, #1
 800935a:	b2da      	uxtb	r2, r3
 800935c:	7b7b      	ldrb	r3, [r7, #13]
 800935e:	4013      	ands	r3, r2
 8009360:	b2db      	uxtb	r3, r3
 8009362:	2b00      	cmp	r3, #0
 8009364:	d005      	beq.n	8009372 <phacDiscLoop_Sw_Int_PollMode+0xdc>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8009366:	f244 0321 	movw	r3, #16417	@ 0x4021
 800936a:	e04e      	b.n	800940a <phacDiscLoop_Sw_Int_PollMode+0x174>
            }
        }
        else
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800936c:	f244 0321 	movw	r3, #16417	@ 0x4021
 8009370:	e04b      	b.n	800940a <phacDiscLoop_Sw_Int_PollMode+0x174>
        }

        PHAC_DISCLOOP_GET_BIT_POS(bResolveTech, bTechType);
 8009372:	2300      	movs	r3, #0
 8009374:	733b      	strb	r3, [r7, #12]
 8009376:	e005      	b.n	8009384 <phacDiscLoop_Sw_Int_PollMode+0xee>
 8009378:	7b7b      	ldrb	r3, [r7, #13]
 800937a:	085b      	lsrs	r3, r3, #1
 800937c:	737b      	strb	r3, [r7, #13]
 800937e:	7b3b      	ldrb	r3, [r7, #12]
 8009380:	3301      	adds	r3, #1
 8009382:	733b      	strb	r3, [r7, #12]
 8009384:	7b7b      	ldrb	r3, [r7, #13]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d1f6      	bne.n	8009378 <phacDiscLoop_Sw_Int_PollMode+0xe2>
 800938a:	7b3b      	ldrb	r3, [r7, #12]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d101      	bne.n	8009394 <phacDiscLoop_Sw_Int_PollMode+0xfe>
 8009390:	237f      	movs	r3, #127	@ 0x7f
 8009392:	e03a      	b.n	800940a <phacDiscLoop_Sw_Int_PollMode+0x174>

        status = phacDiscLoop_Sw_Int_ColsnReslnActivity(pDataParams, (bTechType -  (uint8_t)1U));
 8009394:	7b3b      	ldrb	r3, [r7, #12]
 8009396:	3b01      	subs	r3, #1
 8009398:	b2db      	uxtb	r3, r3
 800939a:	4619      	mov	r1, r3
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f000 fbb7 	bl	8009b10 <phacDiscLoop_Sw_Int_ColsnReslnActivity>
 80093a2:	4603      	mov	r3, r0
 80093a4:	81fb      	strh	r3, [r7, #14]
        if((status & PH_ERR_MASK) == PHAC_DISCLOOP_DEVICE_RESOLVED)
 80093a6:	89fb      	ldrh	r3, [r7, #14]
 80093a8:	b2db      	uxtb	r3, r3
 80093aa:	2b89      	cmp	r3, #137	@ 0x89
 80093ac:	d109      	bne.n	80093c2 <phacDiscLoop_Sw_Int_PollMode+0x12c>
        {
                /* Activation */
                status = phacDiscLoop_Sw_Int_ActivateDevice(pDataParams, (bTechType - (uint8_t)1U), (uint8_t)0x00U);
 80093ae:	7b3b      	ldrb	r3, [r7, #12]
 80093b0:	3b01      	subs	r3, #1
 80093b2:	b2db      	uxtb	r3, r3
 80093b4:	2200      	movs	r2, #0
 80093b6:	4619      	mov	r1, r3
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f000 fbe5 	bl	8009b88 <phacDiscLoop_Sw_Int_ActivateDevice>
 80093be:	4603      	mov	r3, r0
 80093c0:	81fb      	strh	r3, [r7, #14]
        }
        /* Return if status is aborted. */
        PH_CHECK_ABORT(status);
 80093c2:	89fb      	ldrh	r3, [r7, #14]
 80093c4:	b2db      	uxtb	r3, r3
 80093c6:	2b12      	cmp	r3, #18
 80093c8:	d101      	bne.n	80093ce <phacDiscLoop_Sw_Int_PollMode+0x138>
 80093ca:	89fb      	ldrh	r3, [r7, #14]
 80093cc:	e01d      	b.n	800940a <phacDiscLoop_Sw_Int_PollMode+0x174>
    }

    /*  */
    if(pDataParams->bPollState == PHAC_DISCLOOP_POLL_STATE_REMOVAL)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	891b      	ldrh	r3, [r3, #8]
 80093d2:	2b03      	cmp	r3, #3
 80093d4:	d109      	bne.n	80093ea <phacDiscLoop_Sw_Int_PollMode+0x154>
    {
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d104      	bne.n	80093ea <phacDiscLoop_Sw_Int_PollMode+0x154>
        {
            status = phacDiscLoop_Sw_Int_EmvcoRemovalProcedure(pDataParams);
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f000 f816 	bl	8009412 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure>
 80093e6:	4603      	mov	r3, r0
 80093e8:	81fb      	strh	r3, [r7, #14]
        }
    }
    return PH_ADD_COMPCODE(status, PH_COMP_AC_DISCLOOP);
 80093ea:	89fb      	ldrh	r3, [r7, #14]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d00b      	beq.n	8009408 <phacDiscLoop_Sw_Int_PollMode+0x172>
 80093f0:	89fb      	ldrh	r3, [r7, #14]
 80093f2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d106      	bne.n	8009408 <phacDiscLoop_Sw_Int_PollMode+0x172>
 80093fa:	89fb      	ldrh	r3, [r7, #14]
 80093fc:	b2db      	uxtb	r3, r3
 80093fe:	b29b      	uxth	r3, r3
 8009400:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009404:	b29b      	uxth	r3, r3
 8009406:	e000      	b.n	800940a <phacDiscLoop_Sw_Int_PollMode+0x174>
 8009408:	89fb      	ldrh	r3, [r7, #14]
}
 800940a:	4618      	mov	r0, r3
 800940c:	3710      	adds	r7, #16
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}

08009412 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure>:

phStatus_t phacDiscLoop_Sw_Int_EmvcoRemovalProcedure(
                                                     phacDiscLoop_Sw_DataParams_t * pDataParams
                                                     )
{
 8009412:	b580      	push	{r7, lr}
 8009414:	b086      	sub	sp, #24
 8009416:	af02      	add	r7, sp, #8
 8009418:	6078      	str	r0, [r7, #4]
#if (defined NXPBUILD__PHAC_DISCLOOP_TYPEB_I3P4B_TAGS) && (defined NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS)

    phStatus_t PH_MEMLOC_REM   status;
    uint8_t    PH_MEMLOC_COUNT bPollingCount = 0;
 800941a:	2300      	movs	r3, #0
 800941c:	737b      	strb	r3, [r7, #13]

    PH_CHECK_SUCCESS_FCT(status, phhalHw_FieldOff(pDataParams->pHalDataParams));
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009422:	4618      	mov	r0, r3
 8009424:	f004 ff22 	bl	800e26c <phhalHw_Pn5180_FieldOff>
 8009428:	4603      	mov	r3, r0
 800942a:	81fb      	strh	r3, [r7, #14]
 800942c:	89fb      	ldrh	r3, [r7, #14]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d001      	beq.n	8009436 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x24>
 8009432:	89fb      	ldrh	r3, [r7, #14]
 8009434:	e0bf      	b.n	80095b6 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>

    PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800943a:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 800943e:	2100      	movs	r1, #0
 8009440:	4618      	mov	r0, r3
 8009442:	f004 ff37 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8009446:	4603      	mov	r3, r0
 8009448:	81fb      	strh	r3, [r7, #14]
 800944a:	89fb      	ldrh	r3, [r7, #14]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d001      	beq.n	8009454 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x42>
 8009450:	89fb      	ldrh	r3, [r7, #14]
 8009452:	e0b0      	b.n	80095b6 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
        PHHAL_HW_TIME_MICROSECONDS,
        PH_NXPNFCRDLIB_CONFIG_EMVCO_FIELD_OFF_DELAY_US)
        );

    /* Set poll state to Detection */
    pDataParams->bPollState = PHAC_DISCLOOP_POLL_STATE_DETECTION;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2201      	movs	r2, #1
 8009458:	811a      	strh	r2, [r3, #8]

    if(PHAC_DISCLOOP_CHECK_ANDMASK(pDataParams->bDetectedTechs, PHAC_DISCLOOP_POS_BIT_MASK_A))
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009460:	f003 0301 	and.w	r3, r3, #1
 8009464:	2b00      	cmp	r3, #0
 8009466:	d054      	beq.n	8009512 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x100>
    {
        pDataParams->bDetectedTechs = 0x00;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2200      	movs	r2, #0
 800946c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

        PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009474:	2101      	movs	r1, #1
 8009476:	4618      	mov	r0, r3
 8009478:	f004 fa5a 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 800947c:	4603      	mov	r3, r0
 800947e:	81fb      	strh	r3, [r7, #14]
 8009480:	89fb      	ldrh	r3, [r7, #14]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d001      	beq.n	800948a <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x78>
 8009486:	89fb      	ldrh	r3, [r7, #14]
 8009488:	e095      	b.n	80095b6 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
            pDataParams->pHalDataParams,
            PHHAL_HW_CARDTYPE_ISO14443A)
            );

        /* Perform Field ON after Apply protocol settings. */
        PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_RfcaOff_FieldOn(pDataParams));
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 fbba 	bl	8009c04 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn>
 8009490:	4603      	mov	r3, r0
 8009492:	81fb      	strh	r3, [r7, #14]
 8009494:	89fb      	ldrh	r3, [r7, #14]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d037      	beq.n	800950a <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0xf8>
 800949a:	89fb      	ldrh	r3, [r7, #14]
 800949c:	e08b      	b.n	80095b6 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>

        while(bPollingCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_REMOVAL_RETRY_COUNT)
        {
            /* Apply Guard time. */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	8a1b      	ldrh	r3, [r3, #16]
 80094a6:	461a      	mov	r2, r3
 80094a8:	2135      	movs	r1, #53	@ 0x35
 80094aa:	f004 ffbd 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80094ae:	4603      	mov	r3, r0
 80094b0:	81fb      	strh	r3, [r7, #14]
 80094b2:	89fb      	ldrh	r3, [r7, #14]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d001      	beq.n	80094bc <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0xaa>
 80094b8:	89fb      	ldrh	r3, [r7, #14]
 80094ba:	e07c      	b.n	80095b6 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
                pDataParams->pHalDataParams,
                PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
                pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_A]));

            status = phpalI14443p3a_WakeUpA(
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	335e      	adds	r3, #94	@ 0x5e
 80094c4:	4619      	mov	r1, r3
 80094c6:	4610      	mov	r0, r2
 80094c8:	f00a fdd7 	bl	801407a <phpalI14443p3a_Sw_WakeUpA>
 80094cc:	4603      	mov	r3, r0
 80094ce:	81fb      	strh	r3, [r7, #14]
                pDataParams->pPal1443p3aDataParams,
                pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aAtqa);
            if ((status & PH_ERR_MASK) != PH_ERR_IO_TIMEOUT)
 80094d0:	89fb      	ldrh	r3, [r7, #14]
 80094d2:	b2db      	uxtb	r3, r3
 80094d4:	2b01      	cmp	r3, #1
 80094d6:	d015      	beq.n	8009504 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0xf2>
            {
                /* Return if status is aborted. */
                PH_CHECK_ABORT(status);
 80094d8:	89fb      	ldrh	r3, [r7, #14]
 80094da:	b2db      	uxtb	r3, r3
 80094dc:	2b12      	cmp	r3, #18
 80094de:	d101      	bne.n	80094e4 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0xd2>
 80094e0:	89fb      	ldrh	r3, [r7, #14]
 80094e2:	e068      	b.n	80095b6 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>

                PH_CHECK_ABORT_FCT(status, phpalI14443p3a_HaltA(pDataParams->pPal1443p3aDataParams));
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094e8:	4618      	mov	r0, r3
 80094ea:	f00a fdd5 	bl	8014098 <phpalI14443p3a_Sw_HaltA>
 80094ee:	4603      	mov	r3, r0
 80094f0:	81fb      	strh	r3, [r7, #14]
 80094f2:	89fb      	ldrh	r3, [r7, #14]
 80094f4:	b2db      	uxtb	r3, r3
 80094f6:	2b12      	cmp	r3, #18
 80094f8:	d101      	bne.n	80094fe <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0xec>
 80094fa:	89fb      	ldrh	r3, [r7, #14]
 80094fc:	e05b      	b.n	80095b6 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
                bPollingCount = 0;
 80094fe:	2300      	movs	r3, #0
 8009500:	737b      	strb	r3, [r7, #13]
 8009502:	e002      	b.n	800950a <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0xf8>
            }
            else
            {
                bPollingCount++;
 8009504:	7b7b      	ldrb	r3, [r7, #13]
 8009506:	3301      	adds	r3, #1
 8009508:	737b      	strb	r3, [r7, #13]
        while(bPollingCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_REMOVAL_RETRY_COUNT)
 800950a:	7b7b      	ldrb	r3, [r7, #13]
 800950c:	2b02      	cmp	r3, #2
 800950e:	d9c6      	bls.n	800949e <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x8c>
 8009510:	e04a      	b.n	80095a8 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x196>
            }
        }/* while(bPollingCount < Max_Retry_Count) */
    }
    else
    {
        pDataParams->bDetectedTechs = 0x00;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

        PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800951e:	2102      	movs	r1, #2
 8009520:	4618      	mov	r0, r3
 8009522:	f004 fa05 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 8009526:	4603      	mov	r3, r0
 8009528:	81fb      	strh	r3, [r7, #14]
 800952a:	89fb      	ldrh	r3, [r7, #14]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d001      	beq.n	8009534 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x122>
 8009530:	89fb      	ldrh	r3, [r7, #14]
 8009532:	e040      	b.n	80095b6 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
            pDataParams->pHalDataParams,
            PHHAL_HW_CARDTYPE_ISO14443B)
            );

        /* Perform Field ON after Apply protocol settings. */
        PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_RfcaOff_FieldOn(pDataParams));
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f000 fb65 	bl	8009c04 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn>
 800953a:	4603      	mov	r3, r0
 800953c:	81fb      	strh	r3, [r7, #14]
 800953e:	89fb      	ldrh	r3, [r7, #14]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d02e      	beq.n	80095a2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x190>
 8009544:	89fb      	ldrh	r3, [r7, #14]
 8009546:	e036      	b.n	80095b6 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>

        while(bPollingCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_REMOVAL_RETRY_COUNT)
        {
            /* Apply Guard time. */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	8a5b      	ldrh	r3, [r3, #18]
 8009550:	461a      	mov	r2, r3
 8009552:	2135      	movs	r1, #53	@ 0x35
 8009554:	f004 ff68 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8009558:	4603      	mov	r3, r0
 800955a:	81fb      	strh	r3, [r7, #14]
 800955c:	89fb      	ldrh	r3, [r7, #14]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d001      	beq.n	8009566 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x154>
 8009562:	89fb      	ldrh	r3, [r7, #14]
 8009564:	e027      	b.n	80095b6 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
                pDataParams->pHalDataParams,
                PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
                pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_B]));

            status = phpalI14443p3b_WakeUpB(
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	33cd      	adds	r3, #205	@ 0xcd
 800956e:	687a      	ldr	r2, [r7, #4]
 8009570:	32da      	adds	r2, #218	@ 0xda
 8009572:	9201      	str	r2, [sp, #4]
 8009574:	9300      	str	r3, [sp, #0]
 8009576:	2300      	movs	r3, #0
 8009578:	2200      	movs	r2, #0
 800957a:	2100      	movs	r1, #0
 800957c:	f00b fc0f 	bl	8014d9e <phpalI14443p3b_Sw_WakeUpB>
 8009580:	4603      	mov	r3, r0
 8009582:	81fb      	strh	r3, [r7, #14]
                0,
                0,
                0,
                pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].aAtqB,
                &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].bAtqBLength);
            if ((status & PH_ERR_MASK) != PH_ERR_IO_TIMEOUT)
 8009584:	89fb      	ldrh	r3, [r7, #14]
 8009586:	b2db      	uxtb	r3, r3
 8009588:	2b01      	cmp	r3, #1
 800958a:	d007      	beq.n	800959c <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x18a>
            {
                bPollingCount = 0;
 800958c:	2300      	movs	r3, #0
 800958e:	737b      	strb	r3, [r7, #13]

                /* Return if status is aborted. */
                PH_CHECK_ABORT(status);
 8009590:	89fb      	ldrh	r3, [r7, #14]
 8009592:	b2db      	uxtb	r3, r3
 8009594:	2b12      	cmp	r3, #18
 8009596:	d104      	bne.n	80095a2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x190>
 8009598:	89fb      	ldrh	r3, [r7, #14]
 800959a:	e00c      	b.n	80095b6 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
            }
            else
            {
                bPollingCount++;
 800959c:	7b7b      	ldrb	r3, [r7, #13]
 800959e:	3301      	adds	r3, #1
 80095a0:	737b      	strb	r3, [r7, #13]
        while(bPollingCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_REMOVAL_RETRY_COUNT)
 80095a2:	7b7b      	ldrb	r3, [r7, #13]
 80095a4:	2b02      	cmp	r3, #2
 80095a6:	d9cf      	bls.n	8009548 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x136>
            }
        }/* while(bPollingCount < Max_Retry_Count) */
    }/* else */
    if ((status & PH_ERR_MASK) != PH_ERR_IO_TIMEOUT)
 80095a8:	89fb      	ldrh	r3, [r7, #14]
 80095aa:	b2db      	uxtb	r3, r3
 80095ac:	2b01      	cmp	r3, #1
 80095ae:	d001      	beq.n	80095b4 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a2>
    {
        return status;
 80095b0:	89fb      	ldrh	r3, [r7, #14]
 80095b2:	e000      	b.n	80095b6 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
    }
    return PH_ERR_SUCCESS;
 80095b4:	2300      	movs	r3, #0
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3710      	adds	r7, #16
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
	...

080095c0 <phacDiscLoop_Sw_Int_TechDetectActivity>:
                                                  phacDiscLoop_Sw_DataParams_t *pDataParams,
                                                  uint8_t bPasPollBailOut,
                                                  uint8_t bDetectConfig,
                                                  uint8_t* pNumOfTechsDetect
                                                  )
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b086      	sub	sp, #24
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	607b      	str	r3, [r7, #4]
 80095ca:	460b      	mov	r3, r1
 80095cc:	72fb      	strb	r3, [r7, #11]
 80095ce:	4613      	mov	r3, r2
 80095d0:	72bb      	strb	r3, [r7, #10]
    phStatus_t PH_MEMLOC_REM   status = PHAC_DISCLOOP_NO_TECH_DETECTED;
 80095d2:	2384      	movs	r3, #132	@ 0x84
 80095d4:	82fb      	strh	r3, [r7, #22]
    uint8_t    PH_MEMLOC_COUNT bTechLoopIndex;
    uint8_t    PH_MEMLOC_COUNT bTechIndex;
    uint8_t    PH_MEMLOC_REM   bNumOfTechsFound = 0;
 80095d6:	2300      	movs	r3, #0
 80095d8:	753b      	strb	r3, [r7, #20]
    uint8_t    PH_MEMLOC_REM   bTechTypeF_Detected = PH_OFF;
 80095da:	2300      	movs	r3, #0
 80095dc:	74fb      	strb	r3, [r7, #19]
    uint16_t   PH_MEMLOC_REM   wIntFieldStatus;

    pDataParams->bDetectedTechs = 0x00;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	2200      	movs	r2, #0
 80095e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    pDataParams->bNumOfCards = 0x00;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	2200      	movs	r2, #0
 80095ea:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    /* Apply Proprietary Technology Guard Time(PTGT) if Proprietary Technology Poll enabled */
    status = phacDiscLoop_Sw_Int_Apply_PTGT(pDataParams);
 80095ee:	68f8      	ldr	r0, [r7, #12]
 80095f0:	f7ff fb90 	bl	8008d14 <phacDiscLoop_Sw_Int_Apply_PTGT>
 80095f4:	4603      	mov	r3, r0
 80095f6:	82fb      	strh	r3, [r7, #22]
    PH_CHECK_SUCCESS(status);
 80095f8:	8afb      	ldrh	r3, [r7, #22]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d001      	beq.n	8009602 <phacDiscLoop_Sw_Int_TechDetectActivity+0x42>
 80095fe:	8afb      	ldrh	r3, [r7, #22]
 8009600:	e109      	b.n	8009816 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>

    /* Poll for requested NFC-Tech Type presence. */
    for (bTechLoopIndex = 0; bTechLoopIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bTechLoopIndex++)
 8009602:	2300      	movs	r3, #0
 8009604:	757b      	strb	r3, [r7, #21]
 8009606:	e0e6      	b.n	80097d6 <phacDiscLoop_Sw_Int_TechDetectActivity+0x216>
    {
        /* In NFC mode, poll proprietary technologies only if NFC technologies are not detected */
        if((pDataParams->bOpeMode == RD_LIB_MODE_NFC) && (0U != bNumOfTechsFound)
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800960e:	2b02      	cmp	r3, #2
 8009610:	d106      	bne.n	8009620 <phacDiscLoop_Sw_Int_TechDetectActivity+0x60>
 8009612:	7d3b      	ldrb	r3, [r7, #20]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d003      	beq.n	8009620 <phacDiscLoop_Sw_Int_TechDetectActivity+0x60>
           && (bTechLoopIndex == PHAC_DISCLOOP_POLL_MAX_NFC_TECHS_SUPPORTED))
 8009618:	7d7b      	ldrb	r3, [r7, #21]
 800961a:	2b05      	cmp	r3, #5
 800961c:	f000 80e0 	beq.w	80097e0 <phacDiscLoop_Sw_Int_TechDetectActivity+0x220>
        {
            break;
        }

        bTechIndex = pDataParams->pPasTechPollSeq[bTechLoopIndex];
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009624:	7d7b      	ldrb	r3, [r7, #21]
 8009626:	4413      	add	r3, r2
 8009628:	781b      	ldrb	r3, [r3, #0]
 800962a:	74bb      	strb	r3, [r7, #18]

        if (((bTechIndex == PHAC_DISCLOOP_TECH_TYPE_F212) || (bTechIndex == PHAC_DISCLOOP_TECH_TYPE_F424))
 800962c:	7cbb      	ldrb	r3, [r7, #18]
 800962e:	2b02      	cmp	r3, #2
 8009630:	d002      	beq.n	8009638 <phacDiscLoop_Sw_Int_TechDetectActivity+0x78>
 8009632:	7cbb      	ldrb	r3, [r7, #18]
 8009634:	2b03      	cmp	r3, #3
 8009636:	d103      	bne.n	8009640 <phacDiscLoop_Sw_Int_TechDetectActivity+0x80>
            && (bTechTypeF_Detected == PH_ON))
 8009638:	7cfb      	ldrb	r3, [r7, #19]
 800963a:	2b01      	cmp	r3, #1
 800963c:	f000 80c7 	beq.w	80097ce <phacDiscLoop_Sw_Int_TechDetectActivity+0x20e>
        {
            continue;
        }

        if (0U != (bDetectConfig & (PH_ON << bTechIndex)))
 8009640:	7aba      	ldrb	r2, [r7, #10]
 8009642:	7cbb      	ldrb	r3, [r7, #18]
 8009644:	fa22 f303 	lsr.w	r3, r2, r3
 8009648:	f003 0301 	and.w	r3, r3, #1
 800964c:	2b00      	cmp	r3, #0
 800964e:	f000 80bf 	beq.w	80097d0 <phacDiscLoop_Sw_Int_TechDetectActivity+0x210>
        {
            /* Get Config to check the internal Field On. */
            status = phhalHw_GetConfig(
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009656:	f107 0210 	add.w	r2, r7, #16
 800965a:	215f      	movs	r1, #95	@ 0x5f
 800965c:	4618      	mov	r0, r3
 800965e:	f006 fb31 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8009662:	4603      	mov	r3, r0
 8009664:	82fb      	strh	r3, [r7, #22]
                pDataParams->pHalDataParams,
                PHHAL_HW_CONFIG_INT_RF_ON,
                &wIntFieldStatus);
            PH_CHECK_SUCCESS(status);
 8009666:	8afb      	ldrh	r3, [r7, #22]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d001      	beq.n	8009670 <phacDiscLoop_Sw_Int_TechDetectActivity+0xb0>
 800966c:	8afb      	ldrh	r3, [r7, #22]
 800966e:	e0d2      	b.n	8009816 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>

            if (wIntFieldStatus == PH_ON)
 8009670:	8a3b      	ldrh	r3, [r7, #16]
 8009672:	2b01      	cmp	r3, #1
 8009674:	d123      	bne.n	80096be <phacDiscLoop_Sw_Int_TechDetectActivity+0xfe>
            {
                if (((uint8_t)PHAC_DISCLOOP_TECH_TYPE_F212 == bTechIndex) ||
 8009676:	7cbb      	ldrb	r3, [r7, #18]
 8009678:	2b02      	cmp	r3, #2
 800967a:	d002      	beq.n	8009682 <phacDiscLoop_Sw_Int_TechDetectActivity+0xc2>
 800967c:	7cbb      	ldrb	r3, [r7, #18]
 800967e:	2b03      	cmp	r3, #3
 8009680:	d10b      	bne.n	800969a <phacDiscLoop_Sw_Int_TechDetectActivity+0xda>
                    ((uint8_t)PHAC_DISCLOOP_TECH_TYPE_F424 ==  bTechIndex))
                {
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
                    PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_Config_GTF(pDataParams, bTechIndex));
 8009682:	7cbb      	ldrb	r3, [r7, #18]
 8009684:	4619      	mov	r1, r3
 8009686:	68f8      	ldr	r0, [r7, #12]
 8009688:	f002 f8f0 	bl	800b86c <phacDiscLoop_Sw_Int_Config_GTF>
 800968c:	4603      	mov	r3, r0
 800968e:	82fb      	strh	r3, [r7, #22]
 8009690:	8afb      	ldrh	r3, [r7, #22]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d013      	beq.n	80096be <phacDiscLoop_Sw_Int_TechDetectActivity+0xfe>
 8009696:	8afb      	ldrh	r3, [r7, #22]
 8009698:	e0bd      	b.n	8009816 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */
                }
                else
                {
                    /* Apply Guard time. */
                    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800969e:	7cba      	ldrb	r2, [r7, #18]
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	3208      	adds	r2, #8
 80096a4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80096a8:	461a      	mov	r2, r3
 80096aa:	2135      	movs	r1, #53	@ 0x35
 80096ac:	f004 febc 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80096b0:	4603      	mov	r3, r0
 80096b2:	82fb      	strh	r3, [r7, #22]
 80096b4:	8afb      	ldrh	r3, [r7, #22]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d001      	beq.n	80096be <phacDiscLoop_Sw_Int_TechDetectActivity+0xfe>
 80096ba:	8afb      	ldrh	r3, [r7, #22]
 80096bc:	e0ab      	b.n	8009816 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
                        pDataParams->waPasPollGTimeUs[bTechIndex]));
                }
            }

            /* Apply Protocol Setting for Selected Tech  */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(pDataParams->pHalDataParams,
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80096c2:	7cbb      	ldrb	r3, [r7, #18]
 80096c4:	4956      	ldr	r1, [pc, #344]	@ (8009820 <phacDiscLoop_Sw_Int_TechDetectActivity+0x260>)
 80096c6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80096ca:	b2db      	uxtb	r3, r3
 80096cc:	4619      	mov	r1, r3
 80096ce:	4610      	mov	r0, r2
 80096d0:	f004 f92e 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 80096d4:	4603      	mov	r3, r0
 80096d6:	82fb      	strh	r3, [r7, #22]
 80096d8:	8afb      	ldrh	r3, [r7, #22]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d001      	beq.n	80096e2 <phacDiscLoop_Sw_Int_TechDetectActivity+0x122>
 80096de:	8afb      	ldrh	r3, [r7, #22]
 80096e0:	e099      	b.n	8009816 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
                (uint8_t)(gPasTechTypeMapTable[bTechIndex] & 0xFFU)));

            /* Perform I-RFCA and Switch on RF Field after Apply protocol settings, if in NFC and ISO mode. */
            PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_FieldOn(pDataParams));
 80096e2:	68f8      	ldr	r0, [r7, #12]
 80096e4:	f000 fab8 	bl	8009c58 <phacDiscLoop_Sw_Int_FieldOn>
 80096e8:	4603      	mov	r3, r0
 80096ea:	82fb      	strh	r3, [r7, #22]
 80096ec:	8afb      	ldrh	r3, [r7, #22]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d001      	beq.n	80096f6 <phacDiscLoop_Sw_Int_TechDetectActivity+0x136>
 80096f2:	8afb      	ldrh	r3, [r7, #22]
 80096f4:	e08f      	b.n	8009816 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>

            if (wIntFieldStatus == PH_OFF)
 80096f6:	8a3b      	ldrh	r3, [r7, #16]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d123      	bne.n	8009744 <phacDiscLoop_Sw_Int_TechDetectActivity+0x184>
            {
                if (((uint8_t) PHAC_DISCLOOP_TECH_TYPE_F212 ==  bTechIndex) ||
 80096fc:	7cbb      	ldrb	r3, [r7, #18]
 80096fe:	2b02      	cmp	r3, #2
 8009700:	d002      	beq.n	8009708 <phacDiscLoop_Sw_Int_TechDetectActivity+0x148>
 8009702:	7cbb      	ldrb	r3, [r7, #18]
 8009704:	2b03      	cmp	r3, #3
 8009706:	d10b      	bne.n	8009720 <phacDiscLoop_Sw_Int_TechDetectActivity+0x160>
                    ((uint8_t) PHAC_DISCLOOP_TECH_TYPE_F424 ==  bTechIndex))
                {
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
                    PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_Config_GTF(pDataParams, bTechIndex));
 8009708:	7cbb      	ldrb	r3, [r7, #18]
 800970a:	4619      	mov	r1, r3
 800970c:	68f8      	ldr	r0, [r7, #12]
 800970e:	f002 f8ad 	bl	800b86c <phacDiscLoop_Sw_Int_Config_GTF>
 8009712:	4603      	mov	r3, r0
 8009714:	82fb      	strh	r3, [r7, #22]
 8009716:	8afb      	ldrh	r3, [r7, #22]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d013      	beq.n	8009744 <phacDiscLoop_Sw_Int_TechDetectActivity+0x184>
 800971c:	8afb      	ldrh	r3, [r7, #22]
 800971e:	e07a      	b.n	8009816 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */
                }
                else
                {
                    /* Apply Guard time. */
                    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009724:	7cba      	ldrb	r2, [r7, #18]
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	3208      	adds	r2, #8
 800972a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800972e:	461a      	mov	r2, r3
 8009730:	2135      	movs	r1, #53	@ 0x35
 8009732:	f004 fe79 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8009736:	4603      	mov	r3, r0
 8009738:	82fb      	strh	r3, [r7, #22]
 800973a:	8afb      	ldrh	r3, [r7, #22]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d001      	beq.n	8009744 <phacDiscLoop_Sw_Int_TechDetectActivity+0x184>
 8009740:	8afb      	ldrh	r3, [r7, #22]
 8009742:	e068      	b.n	8009816 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
                        pDataParams->waPasPollGTimeUs[bTechIndex]));
                }
            }

            /* Perform Tech detection. */
            status = pfDetTechs[bTechIndex](pDataParams);
 8009744:	7cbb      	ldrb	r3, [r7, #18]
 8009746:	4a37      	ldr	r2, [pc, #220]	@ (8009824 <phacDiscLoop_Sw_Int_TechDetectActivity+0x264>)
 8009748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800974c:	68f8      	ldr	r0, [r7, #12]
 800974e:	4798      	blx	r3
 8009750:	4603      	mov	r3, r0
 8009752:	82fb      	strh	r3, [r7, #22]

            if ((status & PH_ERR_MASK) == PHAC_DISCLOOP_TECH_DETECTED)
 8009754:	8afb      	ldrh	r3, [r7, #22]
 8009756:	b2db      	uxtb	r3, r3
 8009758:	2b87      	cmp	r3, #135	@ 0x87
 800975a:	d123      	bne.n	80097a4 <phacDiscLoop_Sw_Int_TechDetectActivity+0x1e4>
            {
                /*Set the corresponding detected bit. */
                pDataParams->bDetectedTechs |= PH_ON << bTechIndex;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8009762:	7cbb      	ldrb	r3, [r7, #18]
 8009764:	2101      	movs	r1, #1
 8009766:	fa01 f303 	lsl.w	r3, r1, r3
 800976a:	b2db      	uxtb	r3, r3
 800976c:	4313      	orrs	r3, r2
 800976e:	b2da      	uxtb	r2, r3
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                bNumOfTechsFound++;
 8009776:	7d3b      	ldrb	r3, [r7, #20]
 8009778:	3301      	adds	r3, #1
 800977a:	753b      	strb	r3, [r7, #20]
                /* Since Device detected at 212 Baud, Skip polling at 424 */
                if((0U != ((pDataParams->bDetectedTechs & PHAC_DISCLOOP_POS_BIT_MASK_F212)))
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009782:	f003 0304 	and.w	r3, r3, #4
 8009786:	2b00      	cmp	r3, #0
 8009788:	d106      	bne.n	8009798 <phacDiscLoop_Sw_Int_TechDetectActivity+0x1d8>
                        || (0U != ((pDataParams->bDetectedTechs & PHAC_DISCLOOP_POS_BIT_MASK_F424))))
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009790:	f003 0308 	and.w	r3, r3, #8
 8009794:	2b00      	cmp	r3, #0
 8009796:	d00b      	beq.n	80097b0 <phacDiscLoop_Sw_Int_TechDetectActivity+0x1f0>
                {
                    *pNumOfTechsDetect = bNumOfTechsFound;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	7d3a      	ldrb	r2, [r7, #20]
 800979c:	701a      	strb	r2, [r3, #0]
                    bTechTypeF_Detected = PH_ON;
 800979e:	2301      	movs	r3, #1
 80097a0:	74fb      	strb	r3, [r7, #19]
 80097a2:	e005      	b.n	80097b0 <phacDiscLoop_Sw_Int_TechDetectActivity+0x1f0>
                }
            }
            else
            {
                PH_CHECK_ABORT(status);
 80097a4:	8afb      	ldrh	r3, [r7, #22]
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	2b12      	cmp	r3, #18
 80097aa:	d101      	bne.n	80097b0 <phacDiscLoop_Sw_Int_TechDetectActivity+0x1f0>
 80097ac:	8afb      	ldrh	r3, [r7, #22]
 80097ae:	e032      	b.n	8009816 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
            }

            if((0U != (bPasPollBailOut & (PH_ON << bTechIndex))) && (0U != bNumOfTechsFound))
 80097b0:	7afa      	ldrb	r2, [r7, #11]
 80097b2:	7cbb      	ldrb	r3, [r7, #18]
 80097b4:	fa22 f303 	lsr.w	r3, r2, r3
 80097b8:	f003 0301 	and.w	r3, r3, #1
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d007      	beq.n	80097d0 <phacDiscLoop_Sw_Int_TechDetectActivity+0x210>
 80097c0:	7d3b      	ldrb	r3, [r7, #20]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d004      	beq.n	80097d0 <phacDiscLoop_Sw_Int_TechDetectActivity+0x210>
            {
                /* Bailout set, Returning to application */
                *pNumOfTechsDetect = bNumOfTechsFound;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	7d3a      	ldrb	r2, [r7, #20]
 80097ca:	701a      	strb	r2, [r3, #0]
                break;
 80097cc:	e009      	b.n	80097e2 <phacDiscLoop_Sw_Int_TechDetectActivity+0x222>
            continue;
 80097ce:	bf00      	nop
    for (bTechLoopIndex = 0; bTechLoopIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bTechLoopIndex++)
 80097d0:	7d7b      	ldrb	r3, [r7, #21]
 80097d2:	3301      	adds	r3, #1
 80097d4:	757b      	strb	r3, [r7, #21]
 80097d6:	7d7b      	ldrb	r3, [r7, #21]
 80097d8:	2b05      	cmp	r3, #5
 80097da:	f67f af15 	bls.w	8009608 <phacDiscLoop_Sw_Int_TechDetectActivity+0x48>
 80097de:	e000      	b.n	80097e2 <phacDiscLoop_Sw_Int_TechDetectActivity+0x222>
            break;
 80097e0:	bf00      	nop
            }
        }
    }

    if (bNumOfTechsFound == 1U)
 80097e2:	7d3b      	ldrb	r3, [r7, #20]
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d105      	bne.n	80097f4 <phacDiscLoop_Sw_Int_TechDetectActivity+0x234>
    {
        *pNumOfTechsDetect = bNumOfTechsFound;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	7d3a      	ldrb	r2, [r7, #20]
 80097ec:	701a      	strb	r2, [r3, #0]
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 80097ee:	f244 0387 	movw	r3, #16519	@ 0x4087
 80097f2:	e010      	b.n	8009816 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
    }
    else if(bNumOfTechsFound > 1U)
 80097f4:	7d3b      	ldrb	r3, [r7, #20]
 80097f6:	2b01      	cmp	r3, #1
 80097f8:	d905      	bls.n	8009806 <phacDiscLoop_Sw_Int_TechDetectActivity+0x246>
    {
        *pNumOfTechsDetect = bNumOfTechsFound;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	7d3a      	ldrb	r2, [r7, #20]
 80097fe:	701a      	strb	r2, [r3, #0]
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_MULTI_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 8009800:	f244 0388 	movw	r3, #16520	@ 0x4088
 8009804:	e007      	b.n	8009816 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
    }
    else if(PH_ERR_IO_TIMEOUT == (status & PH_ERR_MASK))
 8009806:	8afb      	ldrh	r3, [r7, #22]
 8009808:	b2db      	uxtb	r3, r3
 800980a:	2b01      	cmp	r3, #1
 800980c:	d102      	bne.n	8009814 <phacDiscLoop_Sw_Int_TechDetectActivity+0x254>
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800980e:	f244 0384 	movw	r3, #16516	@ 0x4084
 8009812:	e000      	b.n	8009816 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
    }
    else
    {
        return status; /* Other Failure */
 8009814:	8afb      	ldrh	r3, [r7, #22]
    }
}
 8009816:	4618      	mov	r0, r3
 8009818:	3718      	adds	r7, #24
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	08021da8 	.word	0x08021da8
 8009824:	08021dd8 	.word	0x08021dd8

08009828 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity>:
phStatus_t phacDiscLoop_Sw_Int_EmvcoTechDetectActivity(
                                                       phacDiscLoop_Sw_DataParams_t *pDataParams,
                                                       uint8_t bDetectConfig,
                                                       uint8_t* pNumOfTechsDetect
                                                       )
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b088      	sub	sp, #32
 800982c:	af00      	add	r7, sp, #0
 800982e:	60f8      	str	r0, [r7, #12]
 8009830:	460b      	mov	r3, r1
 8009832:	607a      	str	r2, [r7, #4]
 8009834:	72fb      	strb	r3, [r7, #11]
    phStatus_t PH_MEMLOC_REM status = PHAC_DISCLOOP_NO_TECH_DETECTED;
 8009836:	2384      	movs	r3, #132	@ 0x84
 8009838:	83fb      	strh	r3, [r7, #30]
    uint8_t    PH_MEMLOC_REM bNumOfTechsFound = 0;
 800983a:	2300      	movs	r3, #0
 800983c:	777b      	strb	r3, [r7, #29]
    uint8_t    PH_MEMLOC_REM bCurrentPollTech = 0;
 800983e:	2300      	movs	r3, #0
 8009840:	757b      	strb	r3, [r7, #21]
    uint8_t    PH_MEMLOC_COUNT bTechLoopIndex = 0;
 8009842:	2300      	movs	r3, #0
 8009844:	773b      	strb	r3, [r7, #28]
    uint8_t    PH_MEMLOC_COUNT bTechIndex = 0;
 8009846:	2300      	movs	r3, #0
 8009848:	753b      	strb	r3, [r7, #20]
    uint8_t    PH_MEMLOC_COUNT bSkipRfReset = PH_OFF;
 800984a:	2300      	movs	r3, #0
 800984c:	76fb      	strb	r3, [r7, #27]
    uint8_t    PH_MEMLOC_REM bPropPollTechEn = PH_OFF;
 800984e:	2300      	movs	r3, #0
 8009850:	76bb      	strb	r3, [r7, #26]
    uint8_t    PH_MEMLOC_REM bStopTechDetection = PH_OFF;
 8009852:	2300      	movs	r3, #0
 8009854:	767b      	strb	r3, [r7, #25]
    uint16_t   PH_MEMLOC_REM wIntFieldStatus;
    uint16_t   PH_MEMLOC_REM wPasBGTimeUs;

    /* EMVCo Polling procedure section 9.2, Symbol 1 */
    pDataParams->bDetectedTechs = 0x00;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2200      	movs	r2, #0
 800985a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Verify Type A and Type B polling sequence.
     * Note: As per the EMVCo specification,
     * 1st polling technology should be Type A and 2nd polling technology should be Type B.
     * */
    if ((pDataParams->pPasTechPollSeq[0] != PHAC_DISCLOOP_TECH_TYPE_A) ||
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009862:	781b      	ldrb	r3, [r3, #0]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d105      	bne.n	8009874 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x4c>
        (pDataParams->pPasTechPollSeq[1] != PHAC_DISCLOOP_TECH_TYPE_B))
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800986c:	3301      	adds	r3, #1
 800986e:	781b      	ldrb	r3, [r3, #0]
    if ((pDataParams->pPasTechPollSeq[0] != PHAC_DISCLOOP_TECH_TYPE_A) ||
 8009870:	2b01      	cmp	r3, #1
 8009872:	d002      	beq.n	800987a <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x52>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_AC_DISCLOOP);
 8009874:	f244 0325 	movw	r3, #16421	@ 0x4025
 8009878:	e142      	b.n	8009b00 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
    }

    /* Get Config to check the internal Field On. */
    status = phhalHw_GetConfig(
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800987e:	f107 0212 	add.w	r2, r7, #18
 8009882:	215f      	movs	r1, #95	@ 0x5f
 8009884:	4618      	mov	r0, r3
 8009886:	f006 fa1d 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 800988a:	4603      	mov	r3, r0
 800988c:	83fb      	strh	r3, [r7, #30]
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_INT_RF_ON,
        &wIntFieldStatus);
    PH_CHECK_SUCCESS(status);
 800988e:	8bfb      	ldrh	r3, [r7, #30]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d001      	beq.n	8009898 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x70>
 8009894:	8bfb      	ldrh	r3, [r7, #30]
 8009896:	e133      	b.n	8009b00 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>

    if (wIntFieldStatus == PH_OFF)
 8009898:	8a7b      	ldrh	r3, [r7, #18]
 800989a:	2b00      	cmp	r3, #0
 800989c:	f040 8104 	bne.w	8009aa8 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x280>
    {
        /* Apply Protocol Setting */
        PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098a4:	2201      	movs	r2, #1
 80098a6:	b2d2      	uxtb	r2, r2
 80098a8:	4611      	mov	r1, r2
 80098aa:	4618      	mov	r0, r3
 80098ac:	f004 f840 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 80098b0:	4603      	mov	r3, r0
 80098b2:	83fb      	strh	r3, [r7, #30]
 80098b4:	8bfb      	ldrh	r3, [r7, #30]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d001      	beq.n	80098be <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x96>
 80098ba:	8bfb      	ldrh	r3, [r7, #30]
 80098bc:	e120      	b.n	8009b00 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
            pDataParams->pHalDataParams,
            (uint8_t)(gPasTechTypeMapTable[0] & 0xFFU)));

        /* Disable RFCA and switch on RF, if in EMV mode. */
        PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_RfcaOff_FieldOn(pDataParams));
 80098be:	68f8      	ldr	r0, [r7, #12]
 80098c0:	f000 f9a0 	bl	8009c04 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn>
 80098c4:	4603      	mov	r3, r0
 80098c6:	83fb      	strh	r3, [r7, #30]
 80098c8:	8bfb      	ldrh	r3, [r7, #30]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d001      	beq.n	80098d2 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0xaa>
 80098ce:	8bfb      	ldrh	r3, [r7, #30]
 80098d0:	e116      	b.n	8009b00 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>

        /* Get Config to check the internal Field On. */
        status = phhalHw_GetConfig(
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098d6:	f107 0212 	add.w	r2, r7, #18
 80098da:	215f      	movs	r1, #95	@ 0x5f
 80098dc:	4618      	mov	r0, r3
 80098de:	f006 f9f1 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 80098e2:	4603      	mov	r3, r0
 80098e4:	83fb      	strh	r3, [r7, #30]
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_INT_RF_ON,
            &wIntFieldStatus);
        PH_CHECK_SUCCESS(status);
 80098e6:	8bfb      	ldrh	r3, [r7, #30]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d001      	beq.n	80098f0 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0xc8>
 80098ec:	8bfb      	ldrh	r3, [r7, #30]
 80098ee:	e107      	b.n	8009b00 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>

        if (wIntFieldStatus != PH_ON)
 80098f0:	8a7b      	ldrh	r3, [r7, #18]
 80098f2:	2b01      	cmp	r3, #1
 80098f4:	f000 80d8 	beq.w	8009aa8 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x280>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_RF_ERROR, PH_COMP_AC_DISCLOOP);
 80098f8:	f244 030a 	movw	r3, #16394	@ 0x400a
 80098fc:	e100      	b.n	8009b00 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
    }
    /* EMVCo: Run until a tag is discovered */
    while(0U == bStopTechDetection )
    {
        /* Poll for all requested technologies  */
        for (bTechLoopIndex = 0; bTechLoopIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bTechLoopIndex++)
 80098fe:	2300      	movs	r3, #0
 8009900:	773b      	strb	r3, [r7, #28]
 8009902:	e0bf      	b.n	8009a84 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x25c>
        {
            bTechIndex = pDataParams->pPasTechPollSeq[bTechLoopIndex];
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009908:	7f3b      	ldrb	r3, [r7, #28]
 800990a:	4413      	add	r3, r2
 800990c:	781b      	ldrb	r3, [r3, #0]
 800990e:	753b      	strb	r3, [r7, #20]
            bCurrentPollTech = (PH_ON << bTechIndex);
 8009910:	7d3b      	ldrb	r3, [r7, #20]
 8009912:	2201      	movs	r2, #1
 8009914:	fa02 f303 	lsl.w	r3, r2, r3
 8009918:	757b      	strb	r3, [r7, #21]

            /* Symbol 2 (8 and 13) */
            if ((0U != (bDetectConfig & bCurrentPollTech)) && (bStopTechDetection == 0U))
 800991a:	7afa      	ldrb	r2, [r7, #11]
 800991c:	7d7b      	ldrb	r3, [r7, #21]
 800991e:	4013      	ands	r3, r2
 8009920:	b2db      	uxtb	r3, r3
 8009922:	2b00      	cmp	r3, #0
 8009924:	f000 80ab 	beq.w	8009a7e <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x256>
 8009928:	7e7b      	ldrb	r3, [r7, #25]
 800992a:	2b00      	cmp	r3, #0
 800992c:	f040 80a7 	bne.w	8009a7e <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x256>
            {
                if((0U == ((pDataParams->bDetectedTechs & bCurrentPollTech))))
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8009936:	7d7b      	ldrb	r3, [r7, #21]
 8009938:	4013      	ands	r3, r2
 800993a:	b2db      	uxtb	r3, r3
 800993c:	2b00      	cmp	r3, #0
 800993e:	f040 809c 	bne.w	8009a7a <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x252>
                {

                    if (bCurrentPollTech & (uint8_t)(~(PHAC_DISCLOOP_POS_BIT_MASK_A | PHAC_DISCLOOP_POS_BIT_MASK_B)))
 8009942:	7d7b      	ldrb	r3, [r7, #21]
 8009944:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8009948:	2b00      	cmp	r3, #0
 800994a:	d001      	beq.n	8009950 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x128>

                    {
                        bPropPollTechEn = PH_ON;
 800994c:	2301      	movs	r3, #1
 800994e:	76bb      	strb	r3, [r7, #26]
                    }

                    /* Optional Field Reset in case of Proprietary technologies polling */
                    if ((pDataParams->bEMVCoPropOpRfFieldReset & bCurrentPollTech) && (bPropPollTechEn == PH_ON))
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f893 2059 	ldrb.w	r2, [r3, #89]	@ 0x59
 8009956:	7d7b      	ldrb	r3, [r7, #21]
 8009958:	4013      	ands	r3, r2
 800995a:	b2db      	uxtb	r3, r3
 800995c:	2b00      	cmp	r3, #0
 800995e:	d005      	beq.n	800996c <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x144>
 8009960:	7ebb      	ldrb	r3, [r7, #26]
 8009962:	2b01      	cmp	r3, #1
 8009964:	d102      	bne.n	800996c <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x144>
                    {
                        /* Symbol 14 */
                        phacDiscLoop_Sw_Int_EmvcoRfFieldReset(pDataParams);
 8009966:	68f8      	ldr	r0, [r7, #12]
 8009968:	f7ff faa4 	bl	8008eb4 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset>
                    }

                    if(bCurrentPollTech == PHAC_DISCLOOP_POS_BIT_MASK_B)
 800996c:	7d7b      	ldrb	r3, [r7, #21]
 800996e:	2b02      	cmp	r3, #2
 8009970:	d12c      	bne.n	80099cc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x1a4>
                    {
                        if((0U != ((pDataParams->bDetectedTechs & PHAC_DISCLOOP_POS_BIT_MASK_A))) &&
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009978:	f003 0301 	and.w	r3, r3, #1
 800997c:	2b00      	cmp	r3, #0
 800997e:	d011      	beq.n	80099a4 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x17c>
                                (pDataParams->waPasPollGTimeUs[bTechIndex] > PHAC_DISCLOOP_HALTA_TIMOUT_US))
 8009980:	7d3a      	ldrb	r2, [r7, #20]
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	3208      	adds	r2, #8
 8009986:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
                        if((0U != ((pDataParams->bDetectedTechs & PHAC_DISCLOOP_POS_BIT_MASK_A))) &&
 800998a:	f240 424c 	movw	r2, #1100	@ 0x44c
 800998e:	4293      	cmp	r3, r2
 8009990:	d908      	bls.n	80099a4 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x17c>
                        {
                            wPasBGTimeUs = pDataParams->waPasPollGTimeUs[bTechIndex] - PHAC_DISCLOOP_HALTA_TIMOUT_US;
 8009992:	7d3a      	ldrb	r2, [r7, #20]
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	3208      	adds	r2, #8
 8009998:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800999c:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80099a0:	82fb      	strh	r3, [r7, #22]
 80099a2:	e005      	b.n	80099b0 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x188>
                        }
                        else
                        {
                            wPasBGTimeUs = pDataParams->waPasPollGTimeUs[bTechIndex];
 80099a4:	7d3a      	ldrb	r2, [r7, #20]
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	3208      	adds	r2, #8
 80099aa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80099ae:	82fb      	strh	r3, [r7, #22]
                        }
                        /* Apply Guard time. Symbol 3 (9 and 15) */
                        PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099b4:	8afa      	ldrh	r2, [r7, #22]
 80099b6:	2135      	movs	r1, #53	@ 0x35
 80099b8:	4618      	mov	r0, r3
 80099ba:	f004 fd35 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80099be:	4603      	mov	r3, r0
 80099c0:	83fb      	strh	r3, [r7, #30]
 80099c2:	8bfb      	ldrh	r3, [r7, #30]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d013      	beq.n	80099f0 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x1c8>
 80099c8:	8bfb      	ldrh	r3, [r7, #30]
 80099ca:	e099      	b.n	8009b00 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
                            wPasBGTimeUs));
                    }
                    else
                    {
                        /* Apply Guard time. Symbol 3 (9 and 15) */
                        PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80099d0:	7d3a      	ldrb	r2, [r7, #20]
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	3208      	adds	r2, #8
 80099d6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80099da:	461a      	mov	r2, r3
 80099dc:	2135      	movs	r1, #53	@ 0x35
 80099de:	f004 fd23 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80099e2:	4603      	mov	r3, r0
 80099e4:	83fb      	strh	r3, [r7, #30]
 80099e6:	8bfb      	ldrh	r3, [r7, #30]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d001      	beq.n	80099f0 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x1c8>
 80099ec:	8bfb      	ldrh	r3, [r7, #30]
 80099ee:	e087      	b.n	8009b00 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
                            pDataParams->waPasPollGTimeUs[bTechIndex]));
                    }

                    /* Apply Protocol Setting for Selected Technology  */
                    PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80099f4:	7d3b      	ldrb	r3, [r7, #20]
 80099f6:	4944      	ldr	r1, [pc, #272]	@ (8009b08 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2e0>)
 80099f8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80099fc:	b2db      	uxtb	r3, r3
 80099fe:	4619      	mov	r1, r3
 8009a00:	4610      	mov	r0, r2
 8009a02:	f003 ff95 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 8009a06:	4603      	mov	r3, r0
 8009a08:	83fb      	strh	r3, [r7, #30]
 8009a0a:	8bfb      	ldrh	r3, [r7, #30]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d001      	beq.n	8009a14 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x1ec>
 8009a10:	8bfb      	ldrh	r3, [r7, #30]
 8009a12:	e075      	b.n	8009b00 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
                        pDataParams->pHalDataParams,
                        (uint8_t)(gPasTechTypeMapTable[bTechIndex] & 0xFFU)));

                    /* Perform Tech detection. Symbol 4 (10 and 16) */
                    status = pfDetTechs[bTechIndex](pDataParams);
 8009a14:	7d3b      	ldrb	r3, [r7, #20]
 8009a16:	4a3d      	ldr	r2, [pc, #244]	@ (8009b0c <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2e4>)
 8009a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a1c:	68f8      	ldr	r0, [r7, #12]
 8009a1e:	4798      	blx	r3
 8009a20:	4603      	mov	r3, r0
 8009a22:	83fb      	strh	r3, [r7, #30]

                    if ((status & PH_ERR_MASK) == PHAC_DISCLOOP_TECH_DETECTED)
 8009a24:	8bfb      	ldrh	r3, [r7, #30]
 8009a26:	b2db      	uxtb	r3, r3
 8009a28:	2b87      	cmp	r3, #135	@ 0x87
 8009a2a:	d10c      	bne.n	8009a46 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x21e>
                    {
                        /* Set the corresponding detected bit. Symbol 6 (12 and 18) */
                        pDataParams->bDetectedTechs |= bCurrentPollTech;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8009a32:	7d7b      	ldrb	r3, [r7, #21]
 8009a34:	4313      	orrs	r3, r2
 8009a36:	b2da      	uxtb	r2, r3
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                        bNumOfTechsFound++;
 8009a3e:	7f7b      	ldrb	r3, [r7, #29]
 8009a40:	3301      	adds	r3, #1
 8009a42:	777b      	strb	r3, [r7, #29]
 8009a44:	e005      	b.n	8009a52 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x22a>
                    }
                    else
                    {
                        PH_CHECK_ABORT(status);
 8009a46:	8bfb      	ldrh	r3, [r7, #30]
 8009a48:	b2db      	uxtb	r3, r3
 8009a4a:	2b12      	cmp	r3, #18
 8009a4c:	d101      	bne.n	8009a52 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x22a>
 8009a4e:	8bfb      	ldrh	r3, [r7, #30]
 8009a50:	e056      	b.n	8009b00 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
                    }

                    /* Optional Field Reset in case of Proprietary technologies polling. */
                    if ((pDataParams->bEMVCoPropOpRfFieldReset & bCurrentPollTech) && (bPropPollTechEn == PH_ON))
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	f893 2059 	ldrb.w	r2, [r3, #89]	@ 0x59
 8009a58:	7d7b      	ldrb	r3, [r7, #21]
 8009a5a:	4013      	ands	r3, r2
 8009a5c:	b2db      	uxtb	r3, r3
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d008      	beq.n	8009a74 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x24c>
 8009a62:	7ebb      	ldrb	r3, [r7, #26]
 8009a64:	2b01      	cmp	r3, #1
 8009a66:	d105      	bne.n	8009a74 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x24c>
                    {
                        /* Symbol 19 */
                        phacDiscLoop_Sw_Int_EmvcoRfFieldReset(pDataParams);
 8009a68:	68f8      	ldr	r0, [r7, #12]
 8009a6a:	f7ff fa23 	bl	8008eb4 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset>
                        bSkipRfReset = PH_ON;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	76fb      	strb	r3, [r7, #27]
 8009a72:	e004      	b.n	8009a7e <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x256>
                    }
                    else
                    {
                        bSkipRfReset = PH_OFF;
 8009a74:	2300      	movs	r3, #0
 8009a76:	76fb      	strb	r3, [r7, #27]
 8009a78:	e001      	b.n	8009a7e <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x256>
                    }
                }
                else
                {
                    bStopTechDetection = PH_ON;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	767b      	strb	r3, [r7, #25]
        for (bTechLoopIndex = 0; bTechLoopIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bTechLoopIndex++)
 8009a7e:	7f3b      	ldrb	r3, [r7, #28]
 8009a80:	3301      	adds	r3, #1
 8009a82:	773b      	strb	r3, [r7, #28]
 8009a84:	7f3b      	ldrb	r3, [r7, #28]
 8009a86:	2b05      	cmp	r3, #5
 8009a88:	f67f af3c 	bls.w	8009904 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0xdc>
                }
            }
        }

        if(bNumOfTechsFound == 0U)
 8009a8c:	7f7b      	ldrb	r3, [r7, #29]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d101      	bne.n	8009a96 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x26e>
        {
            bStopTechDetection = PH_ON;
 8009a92:	2301      	movs	r3, #1
 8009a94:	767b      	strb	r3, [r7, #25]
        }

        if((bPropPollTechEn == PH_ON) && (bSkipRfReset == PH_OFF))
 8009a96:	7ebb      	ldrb	r3, [r7, #26]
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	d105      	bne.n	8009aa8 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x280>
 8009a9c:	7efb      	ldrb	r3, [r7, #27]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d102      	bne.n	8009aa8 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x280>
        {
            /* Symbol 20 */
            phacDiscLoop_Sw_Int_EmvcoRfFieldReset(pDataParams);
 8009aa2:	68f8      	ldr	r0, [r7, #12]
 8009aa4:	f7ff fa06 	bl	8008eb4 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset>
    while(0U == bStopTechDetection )
 8009aa8:	7e7b      	ldrb	r3, [r7, #25]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	f43f af27 	beq.w	80098fe <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0xd6>
        }
    } /* End of while(!bStopTechDetection ) */

    if (bNumOfTechsFound == 1U)
 8009ab0:	7f7b      	ldrb	r3, [r7, #29]
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d105      	bne.n	8009ac2 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x29a>
    {
        *pNumOfTechsDetect = bNumOfTechsFound;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	7f7a      	ldrb	r2, [r7, #29]
 8009aba:	701a      	strb	r2, [r3, #0]
        status = PHAC_DISCLOOP_TECH_DETECTED;
 8009abc:	2387      	movs	r3, #135	@ 0x87
 8009abe:	83fb      	strh	r3, [r7, #30]
 8009ac0:	e00e      	b.n	8009ae0 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2b8>
    }
    else if(bNumOfTechsFound > 1U)
 8009ac2:	7f7b      	ldrb	r3, [r7, #29]
 8009ac4:	2b01      	cmp	r3, #1
 8009ac6:	d905      	bls.n	8009ad4 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2ac>
    {
        *pNumOfTechsDetect = bNumOfTechsFound;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	7f7a      	ldrb	r2, [r7, #29]
 8009acc:	701a      	strb	r2, [r3, #0]
        status = PHAC_DISCLOOP_MULTI_TECH_DETECTED;
 8009ace:	2388      	movs	r3, #136	@ 0x88
 8009ad0:	83fb      	strh	r3, [r7, #30]
 8009ad2:	e005      	b.n	8009ae0 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2b8>
    }
    else if(PH_ERR_IO_TIMEOUT == (status & PH_ERR_MASK))
 8009ad4:	8bfb      	ldrh	r3, [r7, #30]
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d101      	bne.n	8009ae0 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2b8>
    {
        status = PHAC_DISCLOOP_NO_TECH_DETECTED;
 8009adc:	2384      	movs	r3, #132	@ 0x84
 8009ade:	83fb      	strh	r3, [r7, #30]
    }
    else
    {
        ; /* Do Nothing */
    }
    return PH_ADD_COMPCODE(status, PH_COMP_AC_DISCLOOP);
 8009ae0:	8bfb      	ldrh	r3, [r7, #30]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d00b      	beq.n	8009afe <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d6>
 8009ae6:	8bfb      	ldrh	r3, [r7, #30]
 8009ae8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d106      	bne.n	8009afe <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d6>
 8009af0:	8bfb      	ldrh	r3, [r7, #30]
 8009af2:	b2db      	uxtb	r3, r3
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009afa:	b29b      	uxth	r3, r3
 8009afc:	e000      	b.n	8009b00 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
 8009afe:	8bfb      	ldrh	r3, [r7, #30]
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3720      	adds	r7, #32
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}
 8009b08:	08021da8 	.word	0x08021da8
 8009b0c:	08021dd8 	.word	0x08021dd8

08009b10 <phacDiscLoop_Sw_Int_ColsnReslnActivity>:

phStatus_t phacDiscLoop_Sw_Int_ColsnReslnActivity(
                                                  phacDiscLoop_Sw_DataParams_t *pDataParams,
                                                  uint8_t bTechType
                                                  )
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	460b      	mov	r3, r1
 8009b1a:	70fb      	strb	r3, [r7, #3]
    phStatus_t PH_MEMLOC_REM wStatus;

    /* Since we are interested in one Technology, Reset DetectedTechs information */
    pDataParams->bDetectedTechs = 0x00;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /*Re-set number of card*/
    pDataParams->bNumOfCards = 0x00;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2200      	movs	r2, #0
 8009b28:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    /* Call the selected collision resolution function */
    wStatus = pfColnRelsns[bTechType](pDataParams);
 8009b2c:	78fb      	ldrb	r3, [r7, #3]
 8009b2e:	4a15      	ldr	r2, [pc, #84]	@ (8009b84 <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x74>)
 8009b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b34:	6878      	ldr	r0, [r7, #4]
 8009b36:	4798      	blx	r3
 8009b38:	4603      	mov	r3, r0
 8009b3a:	81fb      	strh	r3, [r7, #14]

    if((wStatus & PH_ERR_MASK) == PH_ERR_SUCCESS)
 8009b3c:	89fb      	ldrh	r3, [r7, #14]
 8009b3e:	b2db      	uxtb	r3, r3
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d112      	bne.n	8009b6a <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x5a>
    {
        /* Collision Resolution activity is successful, update Detected Technology */
        pDataParams->bDetectedTechs = (PH_ON << bTechType);
 8009b44:	78fb      	ldrb	r3, [r7, #3]
 8009b46:	2201      	movs	r2, #1
 8009b48:	fa02 f303 	lsl.w	r3, r2, r3
 8009b4c:	b2da      	uxtb	r2, r3
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

        if(pDataParams->bNumOfCards > 1U)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009b5a:	2b01      	cmp	r3, #1
 8009b5c:	d902      	bls.n	8009b64 <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x54>
        {
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_MULTI_DEVICES_RESOLVED, PH_COMP_AC_DISCLOOP);
 8009b5e:	f244 038a 	movw	r3, #16522	@ 0x408a
 8009b62:	e00a      	b.n	8009b7a <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x6a>
        }
        else
        {
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 8009b64:	f244 0389 	movw	r3, #16521	@ 0x4089
 8009b68:	e007      	b.n	8009b7a <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x6a>
        }
    }

    if((wStatus & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT)
 8009b6a:	89fb      	ldrh	r3, [r7, #14]
 8009b6c:	b2db      	uxtb	r3, r3
 8009b6e:	2b01      	cmp	r3, #1
 8009b70:	d102      	bne.n	8009b78 <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x68>
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 8009b72:	f244 0385 	movw	r3, #16517	@ 0x4085
 8009b76:	e000      	b.n	8009b7a <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x6a>
    }

    return wStatus;
 8009b78:	89fb      	ldrh	r3, [r7, #14]
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3710      	adds	r7, #16
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}
 8009b82:	bf00      	nop
 8009b84:	08021dc0 	.word	0x08021dc0

08009b88 <phacDiscLoop_Sw_Int_ActivateDevice>:
phStatus_t phacDiscLoop_Sw_Int_ActivateDevice(
                                              phacDiscLoop_Sw_DataParams_t * pDataParams,
                                              uint8_t bTechType,
                                              uint8_t bTagIndex
                                              )
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b084      	sub	sp, #16
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	460b      	mov	r3, r1
 8009b92:	70fb      	strb	r3, [r7, #3]
 8009b94:	4613      	mov	r3, r2
 8009b96:	70bb      	strb	r3, [r7, #2]
    phStatus_t PH_MEMLOC_REM status;

    /* Since we are interested in one Technology, Reset DetectedTechs information */
    pDataParams->bDetectedTechs = 0x00;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Activate selected tag */
    status = pfDeviceActivate[bTechType](pDataParams, bTagIndex);
 8009ba0:	78fb      	ldrb	r3, [r7, #3]
 8009ba2:	4a17      	ldr	r2, [pc, #92]	@ (8009c00 <phacDiscLoop_Sw_Int_ActivateDevice+0x78>)
 8009ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ba8:	78ba      	ldrb	r2, [r7, #2]
 8009baa:	4611      	mov	r1, r2
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	4798      	blx	r3
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	81fb      	strh	r3, [r7, #14]
    if((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 8009bb4:	89fb      	ldrh	r3, [r7, #14]
 8009bb6:	b2db      	uxtb	r3, r3
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d10a      	bne.n	8009bd2 <phacDiscLoop_Sw_Int_ActivateDevice+0x4a>
    {
        /* Set Corresponding Tech Bit Position */
        pDataParams->bDetectedTechs = PH_ON << bTechType;
 8009bbc:	78fb      	ldrb	r3, [r7, #3]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8009bc4:	b2da      	uxtb	r2, r3
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_DEVICE_ACTIVATED, PH_COMP_AC_DISCLOOP);
 8009bcc:	f244 038b 	movw	r3, #16523	@ 0x408b
 8009bd0:	e012      	b.n	8009bf8 <phacDiscLoop_Sw_Int_ActivateDevice+0x70>
    }
    else if(((status & PH_ERR_MASK) == PHAC_DISCLOOP_MERGED_SEL_RES_FOUND)
 8009bd2:	89fb      	ldrh	r3, [r7, #14]
 8009bd4:	b2db      	uxtb	r3, r3
 8009bd6:	2b8e      	cmp	r3, #142	@ 0x8e
 8009bd8:	d003      	beq.n	8009be2 <phacDiscLoop_Sw_Int_ActivateDevice+0x5a>
       || ((status & PH_ERR_MASK) == PHAC_DISCLOOP_PASSIVE_TARGET_ACTIVATED))
 8009bda:	89fb      	ldrh	r3, [r7, #14]
 8009bdc:	b2db      	uxtb	r3, r3
 8009bde:	2b8d      	cmp	r3, #141	@ 0x8d
 8009be0:	d109      	bne.n	8009bf6 <phacDiscLoop_Sw_Int_ActivateDevice+0x6e>
    {
        /* Set Corresponding Tech Bit Position */
        pDataParams->bDetectedTechs = PH_ON << bTechType;
 8009be2:	78fb      	ldrb	r3, [r7, #3]
 8009be4:	2201      	movs	r2, #1
 8009be6:	fa02 f303 	lsl.w	r3, r2, r3
 8009bea:	b2da      	uxtb	r2, r3
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    else
    {
        return status;
    }
    return status;
 8009bf2:	89fb      	ldrh	r3, [r7, #14]
 8009bf4:	e000      	b.n	8009bf8 <phacDiscLoop_Sw_Int_ActivateDevice+0x70>
        return status;
 8009bf6:	89fb      	ldrh	r3, [r7, #14]
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	3710      	adds	r7, #16
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	bd80      	pop	{r7, pc}
 8009c00:	08021df0 	.word	0x08021df0

08009c04 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn>:

phStatus_t phacDiscLoop_Sw_Int_RfcaOff_FieldOn(
                                               phacDiscLoop_Sw_DataParams_t * pDataParams
                                               )
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	81fb      	strh	r3, [r7, #14]

    /* Disable RFCA (if supported) */
    status = phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RFCA, PH_OFF);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c14:	2200      	movs	r2, #0
 8009c16:	2156      	movs	r1, #86	@ 0x56
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f004 fc05 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8009c1e:	4603      	mov	r3, r0
 8009c20:	81fb      	strh	r3, [r7, #14]
    if (((status & PH_ERR_MASK) != PH_ERR_UNSUPPORTED_PARAMETER) && ((status & PH_ERR_MASK) != PH_ERR_SUCCESS))
 8009c22:	89fb      	ldrh	r3, [r7, #14]
 8009c24:	b2db      	uxtb	r3, r3
 8009c26:	2b23      	cmp	r3, #35	@ 0x23
 8009c28:	d005      	beq.n	8009c36 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn+0x32>
 8009c2a:	89fb      	ldrh	r3, [r7, #14]
 8009c2c:	b2db      	uxtb	r3, r3
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d001      	beq.n	8009c36 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn+0x32>
    {
        return status;
 8009c32:	89fb      	ldrh	r3, [r7, #14]
 8009c34:	e00c      	b.n	8009c50 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn+0x4c>
    }

    /* Switch on RF without performing I-RFCA. */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_FieldOn(pDataParams->pHalDataParams));
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f004 fac0 	bl	800e1c0 <phhalHw_Pn5180_FieldOn>
 8009c40:	4603      	mov	r3, r0
 8009c42:	81fb      	strh	r3, [r7, #14]
 8009c44:	89fb      	ldrh	r3, [r7, #14]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d001      	beq.n	8009c4e <phacDiscLoop_Sw_Int_RfcaOff_FieldOn+0x4a>
 8009c4a:	89fb      	ldrh	r3, [r7, #14]
 8009c4c:	e000      	b.n	8009c50 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn+0x4c>

    return status;
 8009c4e:	89fb      	ldrh	r3, [r7, #14]
}
 8009c50:	4618      	mov	r0, r3
 8009c52:	3710      	adds	r7, #16
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}

08009c58 <phacDiscLoop_Sw_Int_FieldOn>:

phStatus_t phacDiscLoop_Sw_Int_FieldOn(
                                       phacDiscLoop_Sw_DataParams_t * pDataParams
                                       )
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b084      	sub	sp, #16
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 8009c60:	2300      	movs	r3, #0
 8009c62:	81fb      	strh	r3, [r7, #14]

    /* Enable RFCA (if supported) */
    status = phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RFCA, PH_ON);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c68:	2201      	movs	r2, #1
 8009c6a:	2156      	movs	r1, #86	@ 0x56
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	f004 fbdb 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8009c72:	4603      	mov	r3, r0
 8009c74:	81fb      	strh	r3, [r7, #14]
    if(((status & PH_ERR_MASK) != PH_ERR_UNSUPPORTED_PARAMETER) && ((status & PH_ERR_MASK) != PH_ERR_SUCCESS))
 8009c76:	89fb      	ldrh	r3, [r7, #14]
 8009c78:	b2db      	uxtb	r3, r3
 8009c7a:	2b23      	cmp	r3, #35	@ 0x23
 8009c7c:	d005      	beq.n	8009c8a <phacDiscLoop_Sw_Int_FieldOn+0x32>
 8009c7e:	89fb      	ldrh	r3, [r7, #14]
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d001      	beq.n	8009c8a <phacDiscLoop_Sw_Int_FieldOn+0x32>
    {
        return status;
 8009c86:	89fb      	ldrh	r3, [r7, #14]
 8009c88:	e01d      	b.n	8009cc6 <phacDiscLoop_Sw_Int_FieldOn+0x6e>
    }

    /* Perform I-RFCA and Switch on RF Field. */
    status = phhalHw_FieldOn(pDataParams->pHalDataParams);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c8e:	4618      	mov	r0, r3
 8009c90:	f004 fa96 	bl	800e1c0 <phhalHw_Pn5180_FieldOn>
 8009c94:	4603      	mov	r3, r0
 8009c96:	81fb      	strh	r3, [r7, #14]
    if((status & PH_ERR_MASK) == PH_ERR_RF_ERROR)
 8009c98:	89fb      	ldrh	r3, [r7, #14]
 8009c9a:	b2db      	uxtb	r3, r3
 8009c9c:	2b0a      	cmp	r3, #10
 8009c9e:	d102      	bne.n	8009ca6 <phacDiscLoop_Sw_Int_FieldOn+0x4e>
    {
        /* External RF is ON */
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_EXTERNAL_RFON, PH_COMP_AC_DISCLOOP);
 8009ca0:	f244 0382 	movw	r3, #16514	@ 0x4082
 8009ca4:	e00f      	b.n	8009cc6 <phacDiscLoop_Sw_Int_FieldOn+0x6e>
    }
    else
    {
        return PH_ADD_COMPCODE(status, PH_COMP_AC_DISCLOOP);
 8009ca6:	89fb      	ldrh	r3, [r7, #14]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d00b      	beq.n	8009cc4 <phacDiscLoop_Sw_Int_FieldOn+0x6c>
 8009cac:	89fb      	ldrh	r3, [r7, #14]
 8009cae:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d106      	bne.n	8009cc4 <phacDiscLoop_Sw_Int_FieldOn+0x6c>
 8009cb6:	89fb      	ldrh	r3, [r7, #14]
 8009cb8:	b2db      	uxtb	r3, r3
 8009cba:	b29b      	uxth	r3, r3
 8009cbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009cc0:	b29b      	uxth	r3, r3
 8009cc2:	e000      	b.n	8009cc6 <phacDiscLoop_Sw_Int_FieldOn+0x6e>
 8009cc4:	89fb      	ldrh	r3, [r7, #14]
    }
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	3710      	adds	r7, #16
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}

08009cce <phacDiscLoop_Sw_Int_IsValidPollStatus>:

uint8_t phacDiscLoop_Sw_Int_IsValidPollStatus(
                                              phStatus_t wStatus
                                              )
{
 8009cce:	b480      	push	{r7}
 8009cd0:	b083      	sub	sp, #12
 8009cd2:	af00      	add	r7, sp, #0
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	80fb      	strh	r3, [r7, #6]
    if((((wStatus) & PH_ERR_MASK) == PH_ERR_SUCCESS)         ||
 8009cd8:	88fb      	ldrh	r3, [r7, #6]
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d00f      	beq.n	8009d00 <phacDiscLoop_Sw_Int_IsValidPollStatus+0x32>
       (((wStatus) & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR) ||
 8009ce0:	88fb      	ldrh	r3, [r7, #6]
 8009ce2:	b2db      	uxtb	r3, r3
    if((((wStatus) & PH_ERR_MASK) == PH_ERR_SUCCESS)         ||
 8009ce4:	2b03      	cmp	r3, #3
 8009ce6:	d00b      	beq.n	8009d00 <phacDiscLoop_Sw_Int_IsValidPollStatus+0x32>
       (((wStatus) & PH_ERR_MASK) == PH_ERR_FRAMING_ERROR)   ||
 8009ce8:	88fb      	ldrh	r3, [r7, #6]
 8009cea:	b2db      	uxtb	r3, r3
       (((wStatus) & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR) ||
 8009cec:	2b05      	cmp	r3, #5
 8009cee:	d007      	beq.n	8009d00 <phacDiscLoop_Sw_Int_IsValidPollStatus+0x32>
       (((wStatus) & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR) ||
 8009cf0:	88fb      	ldrh	r3, [r7, #6]
 8009cf2:	b2db      	uxtb	r3, r3
       (((wStatus) & PH_ERR_MASK) == PH_ERR_FRAMING_ERROR)   ||
 8009cf4:	2b02      	cmp	r3, #2
 8009cf6:	d003      	beq.n	8009d00 <phacDiscLoop_Sw_Int_IsValidPollStatus+0x32>
       (((wStatus) & PH_ERR_MASK) == PH_ERR_PROTOCOL_ERROR)
 8009cf8:	88fb      	ldrh	r3, [r7, #6]
 8009cfa:	b2db      	uxtb	r3, r3
       (((wStatus) & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR) ||
 8009cfc:	2b06      	cmp	r3, #6
 8009cfe:	d101      	bne.n	8009d04 <phacDiscLoop_Sw_Int_IsValidPollStatus+0x36>
       )
    {
        return PH_ON;
 8009d00:	2301      	movs	r3, #1
 8009d02:	e000      	b.n	8009d06 <phacDiscLoop_Sw_Int_IsValidPollStatus+0x38>
    }
    else
    {
        return PH_OFF;
 8009d04:	2300      	movs	r3, #0
    }
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	370c      	adds	r7, #12
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d10:	4770      	bx	lr

08009d12 <phacDiscLoop_Sw_DetTechTypeA>:
 * Internal Definitions
 * ***************************************************************************************************************** */
phStatus_t phacDiscLoop_Sw_DetTechTypeA(
                                        phacDiscLoop_Sw_DataParams_t *pDataParams
                                        )
{
 8009d12:	b580      	push	{r7, lr}
 8009d14:	b084      	sub	sp, #16
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	6078      	str	r0, [r7, #4]
#if defined (NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS)
    uint8_t    PH_MEMLOC_COUNT bIndex;
    phStatus_t PH_MEMLOC_REM   wStatus;

    /* Reset total tags found */
    pDataParams->sTypeATargetInfo.bTotalTagsFound = 0;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Reset Collision Bit for Type A*/
    pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_A;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	7f9b      	ldrb	r3, [r3, #30]
 8009d26:	f023 0301 	bic.w	r3, r3, #1
 8009d2a:	b2da      	uxtb	r2, r3
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	779a      	strb	r2, [r3, #30]
    /* Reset the Sleep flag for Type 3 activation status */
    for(bIndex = 0U; bIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bIndex++)
 8009d30:	2300      	movs	r3, #0
 8009d32:	73fb      	strb	r3, [r7, #15]
 8009d34:	e014      	b.n	8009d60 <phacDiscLoop_Sw_DetTechTypeA+0x4e>
    {
        /* Device is not in HLTA state */
        pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].bSleep = 0U;
 8009d36:	7bfa      	ldrb	r2, [r7, #15]
 8009d38:	6879      	ldr	r1, [r7, #4]
 8009d3a:	4613      	mov	r3, r2
 8009d3c:	011b      	lsls	r3, r3, #4
 8009d3e:	1a9b      	subs	r3, r3, r2
 8009d40:	440b      	add	r3, r1
 8009d42:	336c      	adds	r3, #108	@ 0x6c
 8009d44:	2200      	movs	r2, #0
 8009d46:	701a      	strb	r2, [r3, #0]
        pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].bUidSize = 0U;
 8009d48:	7bfa      	ldrb	r2, [r7, #15]
 8009d4a:	6879      	ldr	r1, [r7, #4]
 8009d4c:	4613      	mov	r3, r2
 8009d4e:	011b      	lsls	r3, r3, #4
 8009d50:	1a9b      	subs	r3, r3, r2
 8009d52:	440b      	add	r3, r1
 8009d54:	336a      	adds	r3, #106	@ 0x6a
 8009d56:	2200      	movs	r2, #0
 8009d58:	701a      	strb	r2, [r3, #0]
    for(bIndex = 0U; bIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bIndex++)
 8009d5a:	7bfb      	ldrb	r3, [r7, #15]
 8009d5c:	3301      	adds	r3, #1
 8009d5e:	73fb      	strb	r3, [r7, #15]
 8009d60:	7bfb      	ldrb	r3, [r7, #15]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d0e7      	beq.n	8009d36 <phacDiscLoop_Sw_DetTechTypeA+0x24>
    }

    /* sending the WakeUpA */
    wStatus = phpalI14443p3a_WakeUpA(
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	335e      	adds	r3, #94	@ 0x5e
 8009d6e:	4619      	mov	r1, r3
 8009d70:	4610      	mov	r0, r2
 8009d72:	f00a f982 	bl	801407a <phpalI14443p3a_Sw_WakeUpA>
 8009d76:	4603      	mov	r3, r0
 8009d78:	81bb      	strh	r3, [r7, #12]
        pDataParams->pPal1443p3aDataParams,
        pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aAtqa);

    if(0u != (phacDiscLoop_Sw_Int_IsValidPollStatus(wStatus)))
 8009d7a:	89bb      	ldrh	r3, [r7, #12]
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f7ff ffa6 	bl	8009cce <phacDiscLoop_Sw_Int_IsValidPollStatus>
 8009d82:	4603      	mov	r3, r0
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d02d      	beq.n	8009de4 <phacDiscLoop_Sw_DetTechTypeA+0xd2>
    {
        if((wStatus & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 8009d88:	89bb      	ldrh	r3, [r7, #12]
 8009d8a:	b2db      	uxtb	r3, r3
 8009d8c:	2b03      	cmp	r3, #3
 8009d8e:	d106      	bne.n	8009d9e <phacDiscLoop_Sw_DetTechTypeA+0x8c>
        {
            pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	7f9b      	ldrb	r3, [r3, #30]
 8009d94:	f043 0301 	orr.w	r3, r3, #1
 8009d98:	b2da      	uxtb	r2, r3
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	779a      	strb	r2, [r3, #30]
        }

        PH_CHECK_SUCCESS_FCT(wStatus, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXWAIT_US, 500));
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009da2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8009da6:	2107      	movs	r1, #7
 8009da8:	4618      	mov	r0, r3
 8009daa:	f004 fb3d 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8009dae:	4603      	mov	r3, r0
 8009db0:	81bb      	strh	r3, [r7, #12]
 8009db2:	89bb      	ldrh	r3, [r7, #12]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d001      	beq.n	8009dbc <phacDiscLoop_Sw_DetTechTypeA+0xaa>
 8009db8:	89bb      	ldrh	r3, [r7, #12]
 8009dba:	e014      	b.n	8009de6 <phacDiscLoop_Sw_DetTechTypeA+0xd4>

        /* Halt the detected cards. */
        PH_CHECK_ABORT_FCT(wStatus, phpalI14443p3a_HaltA(pDataParams->pPal1443p3aDataParams));
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	f00a f969 	bl	8014098 <phpalI14443p3a_Sw_HaltA>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	81bb      	strh	r3, [r7, #12]
 8009dca:	89bb      	ldrh	r3, [r7, #12]
 8009dcc:	b2db      	uxtb	r3, r3
 8009dce:	2b12      	cmp	r3, #18
 8009dd0:	d101      	bne.n	8009dd6 <phacDiscLoop_Sw_DetTechTypeA+0xc4>
 8009dd2:	89bb      	ldrh	r3, [r7, #12]
 8009dd4:	e007      	b.n	8009de6 <phacDiscLoop_Sw_DetTechTypeA+0xd4>

        pDataParams->sTypeATargetInfo.bTotalTagsFound = 1;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2201      	movs	r2, #1
 8009dda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    else
    {
        return wStatus;
    }

    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 8009dde:	f244 0387 	movw	r3, #16519	@ 0x4087
 8009de2:	e000      	b.n	8009de6 <phacDiscLoop_Sw_DetTechTypeA+0xd4>
        return wStatus;
 8009de4:	89bb      	ldrh	r3, [r7, #12]
#else /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3710      	adds	r7, #16
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}
	...

08009df0 <phacDiscLoop_Sw_Int_CollisionResolutionA>:

phStatus_t phacDiscLoop_Sw_Int_CollisionResolutionA(
                                                    phacDiscLoop_Sw_DataParams_t * pDataParams
                                                    )
{
 8009df0:	b590      	push	{r4, r7, lr}
 8009df2:	b08b      	sub	sp, #44	@ 0x2c
 8009df4:	af02      	add	r7, sp, #8
 8009df6:	6078      	str	r0, [r7, #4]
#if defined (NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS)
    phStatus_t PH_MEMLOC_REM   status = PH_ERR_SUCCESS;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	83fb      	strh	r3, [r7, #30]
    uint8_t    PH_MEMLOC_REM   bTypeANvbUid;
    uint8_t    PH_MEMLOC_COUNT bDeviceCount;
    uint8_t    PH_MEMLOC_COUNT bTypeATagIdx;
    uint8_t    PH_MEMLOC_COUNT bCascadeCodeIdx;
    uint8_t    PH_MEMLOC_BUF   aTypeAUid[7] = {0};
 8009dfc:	f107 030c 	add.w	r3, r7, #12
 8009e00:	2200      	movs	r2, #0
 8009e02:	601a      	str	r2, [r3, #0]
 8009e04:	f8c3 2003 	str.w	r2, [r3, #3]
    uint8_t    PH_MEMLOC_REM   bCollDetected;
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_JEWEL_TAGS
    uint16_t   *pUIDLen;
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_JEWEL_TAGS */

    bRetryCount = 0;
 8009e08:	2300      	movs	r3, #0
 8009e0a:	76bb      	strb	r3, [r7, #26]
    bDeviceCount = 0;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	777b      	strb	r3, [r7, #29]
    bTypeATagIdx = 0;
 8009e10:	2300      	movs	r3, #0
 8009e12:	773b      	strb	r3, [r7, #28]
    bCollDetected = PH_OFF;
 8009e14:	2300      	movs	r3, #0
 8009e16:	767b      	strb	r3, [r7, #25]

    /* Collision_Pending = 1 and Device limit  = 0 */
    if((0U != ((pDataParams->bCollPend & PHAC_DISCLOOP_POS_BIT_MASK_A))) && ((pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A] == 0x00U)))
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	7f9b      	ldrb	r3, [r3, #30]
 8009e1c:	f003 0301 	and.w	r3, r3, #1
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d00a      	beq.n	8009e3a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4a>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	7a9b      	ldrb	r3, [r3, #10]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d106      	bne.n	8009e3a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4a>
    {
        pDataParams->sTypeATargetInfo.bTotalTagsFound = 0;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 8009e34:	f244 0385 	movw	r3, #16517	@ 0x4085
 8009e38:	e2d9      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
    }

    /*Symbol 0*/
    /* Apply Guard time. */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	8a1b      	ldrh	r3, [r3, #16]
 8009e42:	461a      	mov	r2, r3
 8009e44:	2135      	movs	r1, #53	@ 0x35
 8009e46:	f004 faef 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	83fb      	strh	r3, [r7, #30]
 8009e4e:	8bfb      	ldrh	r3, [r7, #30]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d001      	beq.n	8009e58 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x68>
 8009e54:	8bfb      	ldrh	r3, [r7, #30]
 8009e56:	e2ca      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_A]));

    /* Configure HW for the TypeA technology */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e5c:	2101      	movs	r1, #1
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f003 fd66 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 8009e64:	4603      	mov	r3, r0
 8009e66:	83fb      	strh	r3, [r7, #30]
 8009e68:	8bfb      	ldrh	r3, [r7, #30]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d001      	beq.n	8009e72 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x82>
 8009e6e:	8bfb      	ldrh	r3, [r7, #30]
 8009e70:	e2bd      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
        pDataParams->pHalDataParams,
        PHHAL_HW_CARDTYPE_ISO14443A));

    /* Send WakeUpA */
    status = phpalI14443p3a_WakeUpA(
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	335e      	adds	r3, #94	@ 0x5e
 8009e7a:	4619      	mov	r1, r3
 8009e7c:	4610      	mov	r0, r2
 8009e7e:	f00a f8fc 	bl	801407a <phpalI14443p3a_Sw_WakeUpA>
 8009e82:	4603      	mov	r3, r0
 8009e84:	83fb      	strh	r3, [r7, #30]
        pDataParams->pPal1443p3aDataParams,
        pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aAtqa);
    if ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 8009e86:	8bfb      	ldrh	r3, [r7, #30]
 8009e88:	b2db      	uxtb	r3, r3
 8009e8a:	2b03      	cmp	r3, #3
 8009e8c:	d109      	bne.n	8009ea2 <phacDiscLoop_Sw_Int_CollisionResolutionA+0xb2>
    {
        /* In case of EMVCo, return Collision Pending status. */
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	d102      	bne.n	8009e9e <phacDiscLoop_Sw_Int_CollisionResolutionA+0xae>
        {
            /* Report Error to Application and Application will perform PICC Reset */
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 8009e98:	f244 0381 	movw	r3, #16513	@ 0x4081
 8009e9c:	e2a7      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
        }
        bCollDetected = PH_ON;
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	767b      	strb	r3, [r7, #25]
    }

    /* Reset card detected count */
    pDataParams->sTypeATargetInfo.bT1TFlag = 0;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    pDataParams->sTypeATargetInfo.bTotalTagsFound = 0;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2200      	movs	r2, #0
 8009eae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    /*Symbol 1*/
    if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 8009eb2:	8bfb      	ldrh	r3, [r7, #30]
 8009eb4:	b2db      	uxtb	r3, r3
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d14a      	bne.n	8009f50 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x160>
    {
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_JEWEL_TAGS
        /*Symbol 2*/
        /* Check for T1T Tag*/
        if(pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aAtqa[0] == 0x00U)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	f040 809e 	bne.w	800a002 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x212>
        {
            /* Enable Jewel Mode */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_JEWEL_MODE, PH_ON));
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eca:	2201      	movs	r2, #1
 8009ecc:	2120      	movs	r1, #32
 8009ece:	4618      	mov	r0, r3
 8009ed0:	f004 faaa 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	83fb      	strh	r3, [r7, #30]
 8009ed8:	8bfb      	ldrh	r3, [r7, #30]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d001      	beq.n	8009ee2 <phacDiscLoop_Sw_Int_CollisionResolutionA+0xf2>
 8009ede:	8bfb      	ldrh	r3, [r7, #30]
 8009ee0:	e285      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>

            pUIDLen = (uint16_t *)&(pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].bUidSize);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	336a      	adds	r3, #106	@ 0x6a
 8009ee6:	617b      	str	r3, [r7, #20]
            /*Symbol 23*/
            status = phalT1T_ReadUID(
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	3360      	adds	r3, #96	@ 0x60
 8009ef0:	697a      	ldr	r2, [r7, #20]
 8009ef2:	4619      	mov	r1, r3
 8009ef4:	f003 f896 	bl	800d024 <phalT1T_Sw_ReadUID>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	83fb      	strh	r3, [r7, #30]
                pDataParams->pAlT1TDataParams,
                pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aUid,
                pUIDLen);

            if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 8009efc:	8bfb      	ldrh	r3, [r7, #30]
 8009efe:	b2db      	uxtb	r3, r3
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d115      	bne.n	8009f30 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x140>
            {
                /*Symbol 27*/
                /* indicates T1T card*/
                pDataParams->sTypeATargetInfo.bT1TFlag = 1;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2201      	movs	r2, #1
 8009f08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
                pDataParams->sTypeATargetInfo.bTotalTagsFound = 1;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
                pDataParams->bNumOfCards = 1;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2201      	movs	r2, #1
 8009f18:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                /* Symbol 26 */
                pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_A;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	7f9b      	ldrb	r3, [r3, #30]
 8009f20:	f023 0301 	bic.w	r3, r3, #1
 8009f24:	b2da      	uxtb	r2, r3
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	779a      	strb	r2, [r3, #30]

                return PH_ADD_COMPCODE(PH_COMP_AC_DISCLOOP, PH_ERR_SUCCESS);
 8009f2a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009f2e:	e25e      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
            }
            else
            {
                /*Symbol 24*/
                if ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 8009f30:	8bfb      	ldrh	r3, [r7, #30]
 8009f32:	b2db      	uxtb	r3, r3
 8009f34:	2b03      	cmp	r3, #3
 8009f36:	d109      	bne.n	8009f4c <phacDiscLoop_Sw_Int_CollisionResolutionA+0x15c>
                {
                    /* Symbol 25 */
                    pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	7f9b      	ldrb	r3, [r3, #30]
 8009f3c:	f043 0301 	orr.w	r3, r3, #1
 8009f40:	b2da      	uxtb	r2, r3
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	779a      	strb	r2, [r3, #30]
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 8009f46:	f244 0381 	movw	r3, #16513	@ 0x4081
 8009f4a:	e250      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                }
                return status;
 8009f4c:	8bfb      	ldrh	r3, [r7, #30]
 8009f4e:	e24e      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_JEWEL_TAGS */
    }
    else
    {
        /* Device count = 0 and any Error */
        if(((status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 8009f50:	8bfb      	ldrh	r3, [r7, #30]
 8009f52:	b2db      	uxtb	r3, r3
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d010      	beq.n	8009f7a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x18a>
          && (pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A] == 0x00U))
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	7a9b      	ldrb	r3, [r3, #10]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d10c      	bne.n	8009f7a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x18a>
        {
            pDataParams->sTypeATargetInfo.bTotalTagsFound = 0;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2200      	movs	r2, #0
 8009f64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
            pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	7f9b      	ldrb	r3, [r3, #30]
 8009f6c:	f043 0301 	orr.w	r3, r3, #1
 8009f70:	b2da      	uxtb	r2, r3
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	779a      	strb	r2, [r3, #30]
            return status;
 8009f76:	8bfb      	ldrh	r3, [r7, #30]
 8009f78:	e239      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
        }

        /* As per EMVCo 3.1, wait for at least Tmin retransmission in case of timeout error. */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009f80:	2b01      	cmp	r3, #1
 8009f82:	d131      	bne.n	8009fe8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x1f8>
        {
            bRetryCount = 0;
 8009f84:	2300      	movs	r3, #0
 8009f86:	76bb      	strb	r3, [r7, #26]
            while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 8009f88:	e01b      	b.n	8009fc2 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x1d2>
            {
                bRetryCount++;
 8009f8a:	7ebb      	ldrb	r3, [r7, #26]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	76bb      	strb	r3, [r7, #26]
                /* Wait for at least Tmin retransmission delay. */
                PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f94:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8009f98:	2100      	movs	r1, #0
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f004 f98a 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	83fb      	strh	r3, [r7, #30]
 8009fa4:	8bfb      	ldrh	r3, [r7, #30]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d001      	beq.n	8009fae <phacDiscLoop_Sw_Int_CollisionResolutionA+0x1be>
 8009faa:	8bfb      	ldrh	r3, [r7, #30]
 8009fac:	e21f      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                    pDataParams->pHalDataParams,
                    PHHAL_HW_TIME_MICROSECONDS,
                    PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

                status = phpalI14443p3a_WakeUpA(
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	335e      	adds	r3, #94	@ 0x5e
 8009fb6:	4619      	mov	r1, r3
 8009fb8:	4610      	mov	r0, r2
 8009fba:	f00a f85e 	bl	801407a <phpalI14443p3a_Sw_WakeUpA>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	83fb      	strh	r3, [r7, #30]
            while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 8009fc2:	8bfb      	ldrh	r3, [r7, #30]
 8009fc4:	b2db      	uxtb	r3, r3
 8009fc6:	2b01      	cmp	r3, #1
 8009fc8:	d102      	bne.n	8009fd0 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x1e0>
 8009fca:	7ebb      	ldrb	r3, [r7, #26]
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d9dc      	bls.n	8009f8a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x19a>
                    pDataParams->pPal1443p3aDataParams,
                    pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aAtqa);
            }

            /* Collision error may happen */
            pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_A;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	7f9b      	ldrb	r3, [r3, #30]
 8009fd4:	f023 0301 	bic.w	r3, r3, #1
 8009fd8:	b2da      	uxtb	r2, r3
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	779a      	strb	r2, [r3, #30]

            /* Some error that can't be handled */
            PH_CHECK_SUCCESS(status);
 8009fde:	8bfb      	ldrh	r3, [r7, #30]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d00e      	beq.n	800a002 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x212>
 8009fe4:	8bfb      	ldrh	r3, [r7, #30]
 8009fe6:	e202      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
        }
        else
        {
            /*Symbol 1*/
            if ((status & PH_ERR_MASK) != PH_ERR_COLLISION_ERROR)
 8009fe8:	8bfb      	ldrh	r3, [r7, #30]
 8009fea:	b2db      	uxtb	r3, r3
 8009fec:	2b03      	cmp	r3, #3
 8009fee:	d008      	beq.n	800a002 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x212>
            {
                pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_A;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	7f9b      	ldrb	r3, [r3, #30]
 8009ff4:	f023 0301 	bic.w	r3, r3, #1
 8009ff8:	b2da      	uxtb	r2, r3
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	779a      	strb	r2, [r3, #30]
                return status;
 8009ffe:	8bfb      	ldrh	r3, [r7, #30]
 800a000:	e1f5      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
            }
        }
    }

    /*Symbol 2*/
    if(0U == (pDataParams->bUseAntiColl))
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	f040 81d9 	bne.w	800a3c0 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5d0>
    {
        /*Symbol 23*/
        pDataParams->bCollPend |= (uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_A;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	7f9b      	ldrb	r3, [r3, #30]
 800a012:	f043 0301 	orr.w	r3, r3, #1
 800a016:	b2da      	uxtb	r2, r3
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	779a      	strb	r2, [r3, #30]
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 800a01c:	f244 0381 	movw	r3, #16513	@ 0x4081
 800a020:	e1e5      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
    }

    while (bDeviceCount <= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A])
    {
        if (bTypeATagIdx <= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A])
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	7a9b      	ldrb	r3, [r3, #10]
 800a026:	7f3a      	ldrb	r2, [r7, #28]
 800a028:	429a      	cmp	r2, r3
 800a02a:	f200 81c6 	bhi.w	800a3ba <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5ca>
        {
            /*Symbol 4*/
            pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_A;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	7f9b      	ldrb	r3, [r3, #30]
 800a032:	f023 0301 	bic.w	r3, r3, #1
 800a036:	b2da      	uxtb	r2, r3
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	779a      	strb	r2, [r3, #30]

            /*Symbol 4, 16*/
            for (bCascadeCodeIdx=0; bCascadeCodeIdx<3U; bCascadeCodeIdx++)
 800a03c:	2300      	movs	r3, #0
 800a03e:	76fb      	strb	r3, [r7, #27]
 800a040:	e13f      	b.n	800a2c2 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4d2>
            {
                bTypeANvbUid = 0;
 800a042:	2300      	movs	r3, #0
 800a044:	74fb      	strb	r3, [r7, #19]

                /* Anti-collision loop */
                while (bTypeANvbUid != 0x40U)
 800a046:	e0a8      	b.n	800a19a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x3aa>
                {
                    /*Symbol 5,6,7*/
                    status = phpalI14443p3a_Anticollision(
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a04c:	7efb      	ldrb	r3, [r7, #27]
 800a04e:	4a9a      	ldr	r2, [pc, #616]	@ (800a2b8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c8>)
 800a050:	5cd1      	ldrb	r1, [r2, r3]
 800a052:	7cfc      	ldrb	r4, [r7, #19]
 800a054:	f107 020c 	add.w	r2, r7, #12
 800a058:	f107 0313 	add.w	r3, r7, #19
 800a05c:	9301      	str	r3, [sp, #4]
 800a05e:	f107 030c 	add.w	r3, r7, #12
 800a062:	9300      	str	r3, [sp, #0]
 800a064:	4623      	mov	r3, r4
 800a066:	f00a f86e 	bl	8014146 <phpalI14443p3a_Sw_Anticollision>
 800a06a:	4603      	mov	r3, r0
 800a06c:	83fb      	strh	r3, [r7, #30]
                        bTypeANvbUid,                        /* UID len = 0 */
                        aTypeAUid,                           /* UID out */
                        &bTypeANvbUid);                      /* UID out size */

                    /* As per EMVCo 3.1, wait for at least Tmin retransmission in case of timeout error. */
                    if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a074:	2b01      	cmp	r3, #1
 800a076:	d12e      	bne.n	800a0d6 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x2e6>
                    {
                        bRetryCount = 0;
 800a078:	2300      	movs	r3, #0
 800a07a:	76bb      	strb	r3, [r7, #26]
                        while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 800a07c:	e024      	b.n	800a0c8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x2d8>
                        {
                            bRetryCount++;
 800a07e:	7ebb      	ldrb	r3, [r7, #26]
 800a080:	3301      	adds	r3, #1
 800a082:	76bb      	strb	r3, [r7, #26]
                            /* Wait for at least Tmin retransmission delay. */
                            PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a088:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800a08c:	2100      	movs	r1, #0
 800a08e:	4618      	mov	r0, r3
 800a090:	f004 f910 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 800a094:	4603      	mov	r3, r0
 800a096:	83fb      	strh	r3, [r7, #30]
 800a098:	8bfb      	ldrh	r3, [r7, #30]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d001      	beq.n	800a0a2 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x2b2>
 800a09e:	8bfb      	ldrh	r3, [r7, #30]
 800a0a0:	e1a5      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                                pDataParams->pHalDataParams,
                                PHHAL_HW_TIME_MICROSECONDS,
                                PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

                            status = phpalI14443p3a_Anticollision(
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a0a6:	7efb      	ldrb	r3, [r7, #27]
 800a0a8:	4a83      	ldr	r2, [pc, #524]	@ (800a2b8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c8>)
 800a0aa:	5cd1      	ldrb	r1, [r2, r3]
 800a0ac:	7cfc      	ldrb	r4, [r7, #19]
 800a0ae:	f107 020c 	add.w	r2, r7, #12
 800a0b2:	f107 0313 	add.w	r3, r7, #19
 800a0b6:	9301      	str	r3, [sp, #4]
 800a0b8:	f107 030c 	add.w	r3, r7, #12
 800a0bc:	9300      	str	r3, [sp, #0]
 800a0be:	4623      	mov	r3, r4
 800a0c0:	f00a f841 	bl	8014146 <phpalI14443p3a_Sw_Anticollision>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	83fb      	strh	r3, [r7, #30]
                        while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 800a0c8:	8bfb      	ldrh	r3, [r7, #30]
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	2b01      	cmp	r3, #1
 800a0ce:	d102      	bne.n	800a0d6 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x2e6>
 800a0d0:	7ebb      	ldrb	r3, [r7, #26]
 800a0d2:	2b01      	cmp	r3, #1
 800a0d4:	d9d3      	bls.n	800a07e <phacDiscLoop_Sw_Int_CollisionResolutionA+0x28e>
                                &bTypeANvbUid);                      /* UID out size */
                        }
                    }

                    /*Symbol 8, 13*/
                    if ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800a0d6:	8bfb      	ldrh	r3, [r7, #30]
 800a0d8:	b2db      	uxtb	r3, r3
 800a0da:	2b03      	cmp	r3, #3
 800a0dc:	d158      	bne.n	800a190 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x3a0>
                    {
                        /* Emvco: case_id TA302_00 */
                        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a0e4:	2b01      	cmp	r3, #1
 800a0e6:	d102      	bne.n	800a0ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x2fe>
                        {
                            /* Report Error to Application and Application will perform PICC Reset */
                            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 800a0e8:	f244 0381 	movw	r3, #16513	@ 0x4081
 800a0ec:	e17f      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                        }

                        /*Symbol 9*/
                        pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	7f9b      	ldrb	r3, [r3, #30]
 800a0f2:	f043 0301 	orr.w	r3, r3, #1
 800a0f6:	b2da      	uxtb	r2, r3
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	779a      	strb	r2, [r3, #30]
                        if(bTypeATagIdx >= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A])
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	7a9b      	ldrb	r3, [r3, #10]
 800a100:	7f3a      	ldrb	r2, [r7, #28]
 800a102:	429a      	cmp	r2, r3
 800a104:	d301      	bcc.n	800a10a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x31a>
                        {
                            /*Symbol 10*/
                            return PH_ERR_SUCCESS;
 800a106:	2300      	movs	r3, #0
 800a108:	e171      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                        }

                        /* Increment the number of valid bits and set the collision bit to one and handle based on Byte and Bit boundaries. */
                        if ((bTypeANvbUid & ((uint8_t)0x07U)) <  (uint8_t)7U)
 800a10a:	7cfb      	ldrb	r3, [r7, #19]
 800a10c:	f003 0307 	and.w	r3, r3, #7
 800a110:	2b06      	cmp	r3, #6
 800a112:	dc1d      	bgt.n	800a150 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x360>
                        {
                            bTypeANvbUid++;
 800a114:	7cfb      	ldrb	r3, [r7, #19]
 800a116:	3301      	adds	r3, #1
 800a118:	b2db      	uxtb	r3, r3
 800a11a:	74fb      	strb	r3, [r7, #19]

                            /* Set collision bit to 1 to resolve tag with highest UID */
                            aTypeAUid[(uint8_t)((bTypeANvbUid & 0xF0U) >> 4U)] |= (uint8_t)(0x01 << ((bTypeANvbUid & ((uint8_t)0x07U)) - 1U));
 800a11c:	7cfb      	ldrb	r3, [r7, #19]
 800a11e:	091b      	lsrs	r3, r3, #4
 800a120:	b2db      	uxtb	r3, r3
 800a122:	3320      	adds	r3, #32
 800a124:	443b      	add	r3, r7
 800a126:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 800a12a:	7cfb      	ldrb	r3, [r7, #19]
 800a12c:	f003 0307 	and.w	r3, r3, #7
 800a130:	3b01      	subs	r3, #1
 800a132:	2101      	movs	r1, #1
 800a134:	fa01 f303 	lsl.w	r3, r1, r3
 800a138:	b2db      	uxtb	r3, r3
 800a13a:	7cf9      	ldrb	r1, [r7, #19]
 800a13c:	0909      	lsrs	r1, r1, #4
 800a13e:	b2c9      	uxtb	r1, r1
 800a140:	4313      	orrs	r3, r2
 800a142:	b2da      	uxtb	r2, r3
 800a144:	f101 0320 	add.w	r3, r1, #32
 800a148:	443b      	add	r3, r7
 800a14a:	f803 2c14 	strb.w	r2, [r3, #-20]
 800a14e:	e024      	b.n	800a19a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x3aa>
                        }
                        else
                        {
                            bTypeANvbUid = (uint8_t)((((bTypeANvbUid & 0xF0U) >> 4U) + 1U) << 4U);
 800a150:	7cfb      	ldrb	r3, [r7, #19]
 800a152:	091b      	lsrs	r3, r3, #4
 800a154:	b2db      	uxtb	r3, r3
 800a156:	3301      	adds	r3, #1
 800a158:	b2db      	uxtb	r3, r3
 800a15a:	011b      	lsls	r3, r3, #4
 800a15c:	b2db      	uxtb	r3, r3
 800a15e:	74fb      	strb	r3, [r7, #19]

                            /* Set collision bit to 1 to resolve tag with highest UID */
                            aTypeAUid[(uint8_t)(((bTypeANvbUid & 0xF0U) >> 4U) - 1U)] |= (uint8_t)(0x80U);
 800a160:	7cfb      	ldrb	r3, [r7, #19]
 800a162:	091b      	lsrs	r3, r3, #4
 800a164:	b2db      	uxtb	r3, r3
 800a166:	3b01      	subs	r3, #1
 800a168:	b2db      	uxtb	r3, r3
 800a16a:	3320      	adds	r3, #32
 800a16c:	443b      	add	r3, r7
 800a16e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800a172:	7cfa      	ldrb	r2, [r7, #19]
 800a174:	0912      	lsrs	r2, r2, #4
 800a176:	b2d2      	uxtb	r2, r2
 800a178:	3a01      	subs	r2, #1
 800a17a:	b2d2      	uxtb	r2, r2
 800a17c:	4611      	mov	r1, r2
 800a17e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a182:	b2da      	uxtb	r2, r3
 800a184:	f101 0320 	add.w	r3, r1, #32
 800a188:	443b      	add	r3, r7
 800a18a:	f803 2c14 	strb.w	r2, [r3, #-20]
 800a18e:	e004      	b.n	800a19a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x3aa>
                    }
                    else
                    {
                        /* Check success */
                        /* Some error that can't be handled */
                        PH_CHECK_SUCCESS(status); /* TA302_01*/
 800a190:	8bfb      	ldrh	r3, [r7, #30]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d001      	beq.n	800a19a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x3aa>
 800a196:	8bfb      	ldrh	r3, [r7, #30]
 800a198:	e129      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                while (bTypeANvbUid != 0x40U)
 800a19a:	7cfb      	ldrb	r3, [r7, #19]
 800a19c:	2b40      	cmp	r3, #64	@ 0x40
 800a19e:	f47f af53 	bne.w	800a048 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x258>
                    }
                } /*End of while (bTypeANvbUid != 0x40U)*/

                /* Atqa(which indicates NFCID1 size) is invalid since collision is encountered while receiving Atqa */
                if (bCollDetected == PH_OFF)
 800a1a2:	7e7b      	ldrb	r3, [r7, #25]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d12d      	bne.n	800a204 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x414>
                    * ISO14443-3 Article 6.5.2.1
                    * EMVCo article 5.4.2
                    * So For Single UID Size The NFC Forum Device MUST set nfcid10 of a single-size NFCID1 and nfcid13
                    * of a double-size NFCID1 to a value different from 88h.
                    */
                    if(((0U == ((pDataParams->bCollPend & PHAC_DISCLOOP_POS_BIT_MASK_A))))
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	7f9b      	ldrb	r3, [r3, #30]
 800a1ac:	f003 0301 	and.w	r3, r3, #1
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d127      	bne.n	800a204 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x414>
                       && ((((pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aAtqa[0] & 0xC0U) == 0x00U)
 800a1b4:	7f3a      	ldrb	r2, [r7, #28]
 800a1b6:	6879      	ldr	r1, [r7, #4]
 800a1b8:	4613      	mov	r3, r2
 800a1ba:	011b      	lsls	r3, r3, #4
 800a1bc:	1a9b      	subs	r3, r3, r2
 800a1be:	440b      	add	r3, r1
 800a1c0:	335e      	adds	r3, #94	@ 0x5e
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d104      	bne.n	800a1d6 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x3e6>
                       && (aCascadeCodes[bCascadeCodeIdx] == PHPAL_I14443P3A_CASCADE_LEVEL_1))
 800a1cc:	7efb      	ldrb	r3, [r7, #27]
 800a1ce:	4a3a      	ldr	r2, [pc, #232]	@ (800a2b8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c8>)
 800a1d0:	5cd3      	ldrb	r3, [r2, r3]
 800a1d2:	2b93      	cmp	r3, #147	@ 0x93
 800a1d4:	d010      	beq.n	800a1f8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x408>
                       || (((pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aAtqa[0] & 0xC0U) == 0x40U)
 800a1d6:	7f3a      	ldrb	r2, [r7, #28]
 800a1d8:	6879      	ldr	r1, [r7, #4]
 800a1da:	4613      	mov	r3, r2
 800a1dc:	011b      	lsls	r3, r3, #4
 800a1de:	1a9b      	subs	r3, r3, r2
 800a1e0:	440b      	add	r3, r1
 800a1e2:	335e      	adds	r3, #94	@ 0x5e
 800a1e4:	781b      	ldrb	r3, [r3, #0]
 800a1e6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a1ea:	2b40      	cmp	r3, #64	@ 0x40
 800a1ec:	d10a      	bne.n	800a204 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x414>
                       && (aCascadeCodes[bCascadeCodeIdx] == PHPAL_I14443P3A_CASCADE_LEVEL_2)))
 800a1ee:	7efb      	ldrb	r3, [r7, #27]
 800a1f0:	4a31      	ldr	r2, [pc, #196]	@ (800a2b8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c8>)
 800a1f2:	5cd3      	ldrb	r3, [r2, r3]
 800a1f4:	2b95      	cmp	r3, #149	@ 0x95
 800a1f6:	d105      	bne.n	800a204 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x414>
                       && (aTypeAUid[0] == 0x88U))
 800a1f8:	7b3b      	ldrb	r3, [r7, #12]
 800a1fa:	2b88      	cmp	r3, #136	@ 0x88
 800a1fc:	d102      	bne.n	800a204 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x414>
                    {
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_AC_DISCLOOP);
 800a1fe:	f244 0306 	movw	r3, #16390	@ 0x4006
 800a202:	e0f4      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                    }
                }

                /*symbol 14*/
                status = phpalI14443p3a_Select(
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a208:	7efb      	ldrb	r3, [r7, #27]
 800a20a:	4a2b      	ldr	r2, [pc, #172]	@ (800a2b8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c8>)
 800a20c:	5cd1      	ldrb	r1, [r2, r3]
 800a20e:	7f3a      	ldrb	r2, [r7, #28]
 800a210:	4613      	mov	r3, r2
 800a212:	011b      	lsls	r3, r3, #4
 800a214:	1a9b      	subs	r3, r3, r2
 800a216:	3360      	adds	r3, #96	@ 0x60
 800a218:	687a      	ldr	r2, [r7, #4]
 800a21a:	4413      	add	r3, r2
 800a21c:	330b      	adds	r3, #11
 800a21e:	f107 020c 	add.w	r2, r7, #12
 800a222:	f00a f9c7 	bl	80145b4 <phpalI14443p3a_Sw_Select>
 800a226:	4603      	mov	r3, r0
 800a228:	83fb      	strh	r3, [r7, #30]
                    aCascadeCodes[bCascadeCodeIdx],
                    aTypeAUid,
                    &pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aSak);

                /* As per EMVCo 3.1, wait for at least Tmin retransmission in case of timeout error. */
                if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a230:	2b01      	cmp	r3, #1
 800a232:	d12e      	bne.n	800a292 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4a2>
                {
                    bRetryCount = 0;
 800a234:	2300      	movs	r3, #0
 800a236:	76bb      	strb	r3, [r7, #26]
                    while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 800a238:	e024      	b.n	800a284 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x494>
                    {
                        bRetryCount++;
 800a23a:	7ebb      	ldrb	r3, [r7, #26]
 800a23c:	3301      	adds	r3, #1
 800a23e:	76bb      	strb	r3, [r7, #26]
                        /* Wait for at least Tmin retransmission delay. */
                        PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a244:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800a248:	2100      	movs	r1, #0
 800a24a:	4618      	mov	r0, r3
 800a24c:	f004 f832 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 800a250:	4603      	mov	r3, r0
 800a252:	83fb      	strh	r3, [r7, #30]
 800a254:	8bfb      	ldrh	r3, [r7, #30]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d001      	beq.n	800a25e <phacDiscLoop_Sw_Int_CollisionResolutionA+0x46e>
 800a25a:	8bfb      	ldrh	r3, [r7, #30]
 800a25c:	e0c7      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                            pDataParams->pHalDataParams,
                            PHHAL_HW_TIME_MICROSECONDS,
                            PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

                        status = phpalI14443p3a_Select(
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a262:	7efb      	ldrb	r3, [r7, #27]
 800a264:	4a14      	ldr	r2, [pc, #80]	@ (800a2b8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c8>)
 800a266:	5cd1      	ldrb	r1, [r2, r3]
 800a268:	7f3a      	ldrb	r2, [r7, #28]
 800a26a:	4613      	mov	r3, r2
 800a26c:	011b      	lsls	r3, r3, #4
 800a26e:	1a9b      	subs	r3, r3, r2
 800a270:	3360      	adds	r3, #96	@ 0x60
 800a272:	687a      	ldr	r2, [r7, #4]
 800a274:	4413      	add	r3, r2
 800a276:	330b      	adds	r3, #11
 800a278:	f107 020c 	add.w	r2, r7, #12
 800a27c:	f00a f99a 	bl	80145b4 <phpalI14443p3a_Sw_Select>
 800a280:	4603      	mov	r3, r0
 800a282:	83fb      	strh	r3, [r7, #30]
                    while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 800a284:	8bfb      	ldrh	r3, [r7, #30]
 800a286:	b2db      	uxtb	r3, r3
 800a288:	2b01      	cmp	r3, #1
 800a28a:	d102      	bne.n	800a292 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4a2>
 800a28c:	7ebb      	ldrb	r3, [r7, #26]
 800a28e:	2b01      	cmp	r3, #1
 800a290:	d9d3      	bls.n	800a23a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x44a>
                            aTypeAUid,
                            &pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aSak);
                    }
                }

                if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800a292:	8bfb      	ldrh	r3, [r7, #30]
 800a294:	b2db      	uxtb	r3, r3
 800a296:	2b00      	cmp	r3, #0
 800a298:	d10c      	bne.n	800a2b4 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c4>
                {
                    /*Symbol 15*/
                    if ((0U == (pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aSak & 0x04U)))
 800a29a:	7f3a      	ldrb	r2, [r7, #28]
 800a29c:	6879      	ldr	r1, [r7, #4]
 800a29e:	4613      	mov	r3, r2
 800a2a0:	011b      	lsls	r3, r3, #4
 800a2a2:	1a9b      	subs	r3, r3, r2
 800a2a4:	440b      	add	r3, r1
 800a2a6:	336b      	adds	r3, #107	@ 0x6b
 800a2a8:	781b      	ldrb	r3, [r3, #0]
 800a2aa:	f003 0304 	and.w	r3, r3, #4
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d104      	bne.n	800a2bc <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4cc>
                    {
                        /*UID Complete*/
                        break;
 800a2b2:	e00a      	b.n	800a2ca <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4da>
                    }
                }
                else
                {
                    return status;
 800a2b4:	8bfb      	ldrh	r3, [r7, #30]
 800a2b6:	e09a      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
 800a2b8:	08021e08 	.word	0x08021e08
            for (bCascadeCodeIdx=0; bCascadeCodeIdx<3U; bCascadeCodeIdx++)
 800a2bc:	7efb      	ldrb	r3, [r7, #27]
 800a2be:	3301      	adds	r3, #1
 800a2c0:	76fb      	strb	r3, [r7, #27]
 800a2c2:	7efb      	ldrb	r3, [r7, #27]
 800a2c4:	2b02      	cmp	r3, #2
 800a2c6:	f67f aebc 	bls.w	800a042 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x252>
                }

            } /*for()*/

            /* If select was successful */
            if (status == PH_ERR_SUCCESS)
 800a2ca:	8bfb      	ldrh	r3, [r7, #30]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d174      	bne.n	800a3ba <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5ca>
            {
                /*Symbol 18*/
                status = phpalI14443p3a_GetSerialNo(
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a2d4:	7f3a      	ldrb	r2, [r7, #28]
 800a2d6:	4613      	mov	r3, r2
 800a2d8:	011b      	lsls	r3, r3, #4
 800a2da:	1a9b      	subs	r3, r3, r2
 800a2dc:	3358      	adds	r3, #88	@ 0x58
 800a2de:	687a      	ldr	r2, [r7, #4]
 800a2e0:	4413      	add	r3, r2
 800a2e2:	f103 0108 	add.w	r1, r3, #8
 800a2e6:	7f3a      	ldrb	r2, [r7, #28]
 800a2e8:	4613      	mov	r3, r2
 800a2ea:	011b      	lsls	r3, r3, #4
 800a2ec:	1a9b      	subs	r3, r3, r2
 800a2ee:	3360      	adds	r3, #96	@ 0x60
 800a2f0:	687a      	ldr	r2, [r7, #4]
 800a2f2:	4413      	add	r3, r2
 800a2f4:	330a      	adds	r3, #10
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	f00a fc2d 	bl	8014b56 <phpalI14443p3a_Sw_GetSerialNo>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	83fb      	strh	r3, [r7, #30]
                    pDataParams->pPal1443p3aDataParams,
                    &pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aUid[0],
                    &pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].bUidSize);

                PH_CHECK_SUCCESS(status);
 800a300:	8bfb      	ldrh	r3, [r7, #30]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d001      	beq.n	800a30a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x51a>
 800a306:	8bfb      	ldrh	r3, [r7, #30]
 800a308:	e071      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>

                /*Symbol 17*/
                bTypeATagIdx++;
 800a30a:	7f3b      	ldrb	r3, [r7, #28]
 800a30c:	3301      	adds	r3, #1
 800a30e:	773b      	strb	r3, [r7, #28]

                /*Symbol 19*/
                if((0U != ((pDataParams->bCollPend & PHAC_DISCLOOP_POS_BIT_MASK_A))) && (bTypeATagIdx < pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A]))
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	7f9b      	ldrb	r3, [r3, #30]
 800a314:	f003 0301 	and.w	r3, r3, #1
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d057      	beq.n	800a3cc <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5dc>
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	7a9b      	ldrb	r3, [r3, #10]
 800a320:	7f3a      	ldrb	r2, [r7, #28]
 800a322:	429a      	cmp	r2, r3
 800a324:	d252      	bcs.n	800a3cc <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5dc>
                {
                    /* Symbol 20 */
                    status = phpalI14443p3a_HaltA(pDataParams->pPal1443p3aDataParams);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a32a:	4618      	mov	r0, r3
 800a32c:	f009 feb4 	bl	8014098 <phpalI14443p3a_Sw_HaltA>
 800a330:	4603      	mov	r3, r0
 800a332:	83fb      	strh	r3, [r7, #30]
                    if (status != PH_ERR_SUCCESS)
 800a334:	8bfb      	ldrh	r3, [r7, #30]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d001      	beq.n	800a33e <phacDiscLoop_Sw_Int_CollisionResolutionA+0x54e>
                    {
                        /* Halt A has failed, can't count this as detected tag */
                        return status;
 800a33a:	8bfb      	ldrh	r3, [r7, #30]
 800a33c:	e057      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                    }

                    /* Update the corresponding Layer 3 dataparam to indicate the Tag is in HALT State. */
                    (pDataParams->sTypeATargetInfo).aTypeA_I3P3[bTypeATagIdx - (uint8_t)1U].bSleep = (uint8_t)1U;
 800a33e:	7f3b      	ldrb	r3, [r7, #28]
 800a340:	1e5a      	subs	r2, r3, #1
 800a342:	6879      	ldr	r1, [r7, #4]
 800a344:	4613      	mov	r3, r2
 800a346:	011b      	lsls	r3, r3, #4
 800a348:	1a9b      	subs	r3, r3, r2
 800a34a:	440b      	add	r3, r1
 800a34c:	336c      	adds	r3, #108	@ 0x6c
 800a34e:	2201      	movs	r2, #1
 800a350:	701a      	strb	r2, [r3, #0]

                    /* Symbol 21 */
                    status = phpalI14443p3a_RequestA(
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a356:	7f3a      	ldrb	r2, [r7, #28]
 800a358:	4613      	mov	r3, r2
 800a35a:	011b      	lsls	r3, r3, #4
 800a35c:	1a9b      	subs	r3, r3, r2
 800a35e:	3358      	adds	r3, #88	@ 0x58
 800a360:	687a      	ldr	r2, [r7, #4]
 800a362:	4413      	add	r3, r2
 800a364:	3306      	adds	r3, #6
 800a366:	4619      	mov	r1, r3
 800a368:	f009 fe78 	bl	801405c <phpalI14443p3a_Sw_RequestA>
 800a36c:	4603      	mov	r3, r0
 800a36e:	83fb      	strh	r3, [r7, #30]
                        pDataParams->pPal1443p3aDataParams,
                        pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aAtqa);

                    if((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800a370:	8bfb      	ldrh	r3, [r7, #30]
 800a372:	b2db      	uxtb	r3, r3
 800a374:	2b00      	cmp	r3, #0
 800a376:	d112      	bne.n	800a39e <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5ae>
                    {
                        /*Symbol 3*/
                        if(pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aAtqa[0] == 0x00U)
 800a378:	7f3a      	ldrb	r2, [r7, #28]
 800a37a:	6879      	ldr	r1, [r7, #4]
 800a37c:	4613      	mov	r3, r2
 800a37e:	011b      	lsls	r3, r3, #4
 800a380:	1a9b      	subs	r3, r3, r2
 800a382:	440b      	add	r3, r1
 800a384:	335e      	adds	r3, #94	@ 0x5e
 800a386:	781b      	ldrb	r3, [r3, #0]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d116      	bne.n	800a3ba <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5ca>
                        {
                            /*Symbol 23*/
                            pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	7f9b      	ldrb	r3, [r3, #30]
 800a390:	f043 0301 	orr.w	r3, r3, #1
 800a394:	b2da      	uxtb	r2, r3
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	779a      	strb	r2, [r3, #30]
                            return PH_ERR_SUCCESS;
 800a39a:	2300      	movs	r3, #0
 800a39c:	e027      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                        }
                    }
                    else if((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800a39e:	8bfb      	ldrh	r3, [r7, #30]
 800a3a0:	b2db      	uxtb	r3, r3
 800a3a2:	2b03      	cmp	r3, #3
 800a3a4:	d107      	bne.n	800a3b6 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5c6>
                    {
                        /* More device to resolve */
                        pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	7f9b      	ldrb	r3, [r3, #30]
 800a3aa:	f043 0301 	orr.w	r3, r3, #1
 800a3ae:	b2da      	uxtb	r2, r3
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	779a      	strb	r2, [r3, #30]
 800a3b4:	e001      	b.n	800a3ba <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5ca>
                    }
                    else
                    {
                        return status;
 800a3b6:	8bfb      	ldrh	r3, [r7, #30]
 800a3b8:	e019      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                {
                    break;
                }
            }
        }
        bDeviceCount++;
 800a3ba:	7f7b      	ldrb	r3, [r7, #29]
 800a3bc:	3301      	adds	r3, #1
 800a3be:	777b      	strb	r3, [r7, #29]
    while (bDeviceCount <= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A])
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	7a9b      	ldrb	r3, [r3, #10]
 800a3c4:	7f7a      	ldrb	r2, [r7, #29]
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	f67f ae2b 	bls.w	800a022 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x232>
    } /* End of while(bDeviceCount < pDataParams->baPasConDevLim[0]) */

    pDataParams->sTypeATargetInfo.bTotalTagsFound = bTypeATagIdx;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	7f3a      	ldrb	r2, [r7, #28]
 800a3d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    pDataParams->bNumOfCards = bTypeATagIdx;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	7f3a      	ldrb	r2, [r7, #28]
 800a3d8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    if(pDataParams->sTypeATargetInfo.bTotalTagsFound == 0U)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d102      	bne.n	800a3ec <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fc>
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800a3e6:	f244 0385 	movw	r3, #16517	@ 0x4085
 800a3ea:	e000      	b.n	800a3ee <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
    }

    return PH_ERR_SUCCESS;
 800a3ec:	2300      	movs	r3, #0
#else /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3724      	adds	r7, #36	@ 0x24
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd90      	pop	{r4, r7, pc}
 800a3f6:	bf00      	nop

0800a3f8 <phacDiscLoop_Sw_Int_ActivateA>:

phStatus_t phacDiscLoop_Sw_Int_ActivateA(
                                         phacDiscLoop_Sw_DataParams_t * pDataParams,
                                         uint8_t bTypeATagIdx
                                         )
{
 800a3f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3fc:	b090      	sub	sp, #64	@ 0x40
 800a3fe:	af06      	add	r7, sp, #24
 800a400:	6078      	str	r0, [r7, #4]
 800a402:	460b      	mov	r3, r1
 800a404:	70fb      	strb	r3, [r7, #3]
#if defined (NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS)
    phStatus_t   PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 800a406:	2300      	movs	r3, #0
 800a408:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint8_t      PH_MEMLOC_BUF aUid[10];
    uint8_t      PH_MEMLOC_REM bUidLen;
    uint8_t      PH_MEMLOC_REM bMoreCardsAvailable;
    uint8_t      PH_MEMLOC_REM bTagType;
    uint8_t      PH_MEMLOC_REM bIndex;
    uint8_t      PH_MEMLOC_REM bActiveDevice = 0;
 800a40a:	2300      	movs	r3, #0
 800a40c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t      PH_MEMLOC_REM bFsdi;
    uint8_t      PH_MEMLOC_REM bFsci;
    uint16_t     PH_MEMLOC_REM wDataRate;
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */

    if ((bTypeATagIdx >= pDataParams->sTypeATargetInfo.bTotalTagsFound) || ( bTypeATagIdx >= PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED ))
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a416:	78fa      	ldrb	r2, [r7, #3]
 800a418:	429a      	cmp	r2, r3
 800a41a:	d202      	bcs.n	800a422 <phacDiscLoop_Sw_Int_ActivateA+0x2a>
 800a41c:	78fb      	ldrb	r3, [r7, #3]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d002      	beq.n	800a428 <phacDiscLoop_Sw_Int_ActivateA+0x30>
    {
        /* Out of range or no such card found yet */
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a422:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a426:	e206      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
    }

    if(pDataParams->sTypeATargetInfo.bTotalTagsFound > PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED)
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a42e:	2b01      	cmp	r3, #1
 800a430:	d902      	bls.n	800a438 <phacDiscLoop_Sw_Int_ActivateA+0x40>
    {
        /* To fix coverity issue */
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_AC_DISCLOOP);
 800a432:	f244 037f 	movw	r3, #16511	@ 0x407f
 800a436:	e1fe      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
    }

    /* If it is Single device or selected device is at last position, In both case device is already active */
    if(pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].bSleep == 1U) /* Step 0 */
 800a438:	78fa      	ldrb	r2, [r7, #3]
 800a43a:	6879      	ldr	r1, [r7, #4]
 800a43c:	4613      	mov	r3, r2
 800a43e:	011b      	lsls	r3, r3, #4
 800a440:	1a9b      	subs	r3, r3, r2
 800a442:	440b      	add	r3, r1
 800a444:	336c      	adds	r3, #108	@ 0x6c
 800a446:	781b      	ldrb	r3, [r3, #0]
 800a448:	2b01      	cmp	r3, #1
 800a44a:	d175      	bne.n	800a538 <phacDiscLoop_Sw_Int_ActivateA+0x140>
    {
        for (bIndex = 0; bIndex < pDataParams->sTypeATargetInfo.bTotalTagsFound; bIndex++)
 800a44c:	2300      	movs	r3, #0
 800a44e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a452:	e021      	b.n	800a498 <phacDiscLoop_Sw_Int_ActivateA+0xa0>
        {
            /* Step 1 */
            if ((pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].bSleep == 0U) && (bIndex != bTypeATagIdx))
 800a454:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a458:	6879      	ldr	r1, [r7, #4]
 800a45a:	4613      	mov	r3, r2
 800a45c:	011b      	lsls	r3, r3, #4
 800a45e:	1a9b      	subs	r3, r3, r2
 800a460:	440b      	add	r3, r1
 800a462:	336c      	adds	r3, #108	@ 0x6c
 800a464:	781b      	ldrb	r3, [r3, #0]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d111      	bne.n	800a48e <phacDiscLoop_Sw_Int_ActivateA+0x96>
 800a46a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a46e:	78fb      	ldrb	r3, [r7, #3]
 800a470:	429a      	cmp	r2, r3
 800a472:	d00c      	beq.n	800a48e <phacDiscLoop_Sw_Int_ActivateA+0x96>
            {
                bActiveDevice = 1;
 800a474:	2301      	movs	r3, #1
 800a476:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                /* Update dataparam to indicate that the tag will now be moved to IDLE state. */
                pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].bSleep = 1U;
 800a47a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a47e:	6879      	ldr	r1, [r7, #4]
 800a480:	4613      	mov	r3, r2
 800a482:	011b      	lsls	r3, r3, #4
 800a484:	1a9b      	subs	r3, r3, r2
 800a486:	440b      	add	r3, r1
 800a488:	336c      	adds	r3, #108	@ 0x6c
 800a48a:	2201      	movs	r2, #1
 800a48c:	701a      	strb	r2, [r3, #0]
        for (bIndex = 0; bIndex < pDataParams->sTypeATargetInfo.bTotalTagsFound; bIndex++)
 800a48e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a492:	3301      	adds	r3, #1
 800a494:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a49e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a4a2:	429a      	cmp	r2, r3
 800a4a4:	d3d6      	bcc.n	800a454 <phacDiscLoop_Sw_Int_ActivateA+0x5c>
            }
        }
        if (bActiveDevice != 0U)
 800a4a6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d00b      	beq.n	800a4c6 <phacDiscLoop_Sw_Int_ActivateA+0xce>
        {
            /* Step 2 of Activation flow */
            status = phpalI14443p3a_HaltA(pDataParams->pPal1443p3aDataParams);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	f009 fdf0 	bl	8014098 <phpalI14443p3a_Sw_HaltA>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	84bb      	strh	r3, [r7, #36]	@ 0x24
            if (status != PH_ERR_SUCCESS)
 800a4bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d001      	beq.n	800a4c6 <phacDiscLoop_Sw_Int_ActivateA+0xce>
            {
                /* Halt A has failed, can't count this as detected tag */
                return status;
 800a4c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a4c4:	e1b7      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
            }
        }

        /* Activate the card in sleep with given UID */
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p3a_ActivateCard(
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a4ca:	78fa      	ldrb	r2, [r7, #3]
 800a4cc:	4613      	mov	r3, r2
 800a4ce:	011b      	lsls	r3, r3, #4
 800a4d0:	1a9b      	subs	r3, r3, r2
 800a4d2:	3358      	adds	r3, #88	@ 0x58
 800a4d4:	687a      	ldr	r2, [r7, #4]
 800a4d6:	4413      	add	r3, r2
 800a4d8:	f103 0408 	add.w	r4, r3, #8
 800a4dc:	78fa      	ldrb	r2, [r7, #3]
 800a4de:	6879      	ldr	r1, [r7, #4]
 800a4e0:	4613      	mov	r3, r2
 800a4e2:	011b      	lsls	r3, r3, #4
 800a4e4:	1a9b      	subs	r3, r3, r2
 800a4e6:	440b      	add	r3, r1
 800a4e8:	336a      	adds	r3, #106	@ 0x6a
 800a4ea:	7819      	ldrb	r1, [r3, #0]
 800a4ec:	78fa      	ldrb	r2, [r7, #3]
 800a4ee:	4613      	mov	r3, r2
 800a4f0:	011b      	lsls	r3, r3, #4
 800a4f2:	1a9b      	subs	r3, r3, r2
 800a4f4:	3360      	adds	r3, #96	@ 0x60
 800a4f6:	687a      	ldr	r2, [r7, #4]
 800a4f8:	4413      	add	r3, r2
 800a4fa:	330b      	adds	r3, #11
 800a4fc:	f107 0518 	add.w	r5, r7, #24
 800a500:	f107 0216 	add.w	r2, r7, #22
 800a504:	9202      	str	r2, [sp, #8]
 800a506:	9301      	str	r3, [sp, #4]
 800a508:	f107 0317 	add.w	r3, r7, #23
 800a50c:	9300      	str	r3, [sp, #0]
 800a50e:	462b      	mov	r3, r5
 800a510:	460a      	mov	r2, r1
 800a512:	4621      	mov	r1, r4
 800a514:	f00a f866 	bl	80145e4 <phpalI14443p3a_Sw_ActivateCard>
 800a518:	4603      	mov	r3, r0
 800a51a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a51c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d001      	beq.n	800a526 <phacDiscLoop_Sw_Int_ActivateA+0x12e>
 800a522:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a524:	e187      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
            aUid,
            &bUidLen,
            &(((pDataParams->sTypeATargetInfo).aTypeA_I3P3[bTypeATagIdx]).aSak),
            &bMoreCardsAvailable));

        pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].bSleep = 0U;
 800a526:	78fa      	ldrb	r2, [r7, #3]
 800a528:	6879      	ldr	r1, [r7, #4]
 800a52a:	4613      	mov	r3, r2
 800a52c:	011b      	lsls	r3, r3, #4
 800a52e:	1a9b      	subs	r3, r3, r2
 800a530:	440b      	add	r3, r1
 800a532:	336c      	adds	r3, #108	@ 0x6c
 800a534:	2200      	movs	r2, #0
 800a536:	701a      	strb	r2, [r3, #0]

    }

    bTagType = (pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aSak & 0x60U);
 800a538:	78fa      	ldrb	r2, [r7, #3]
 800a53a:	6879      	ldr	r1, [r7, #4]
 800a53c:	4613      	mov	r3, r2
 800a53e:	011b      	lsls	r3, r3, #4
 800a540:	1a9b      	subs	r3, r3, r2
 800a542:	440b      	add	r3, r1
 800a544:	336b      	adds	r3, #107	@ 0x6b
 800a546:	781b      	ldrb	r3, [r3, #0]
 800a548:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a54c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    bTagType = bTagType >> 5U;
 800a550:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a554:	095b      	lsrs	r3, r3, #5
 800a556:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    /* Type 4A */
    if(bTagType == PHAC_DISCLOOP_TYPEA_TYPE4A_TAG_CONFIG_MASK)
 800a55a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a55e:	2b01      	cmp	r3, #1
 800a560:	f040 80a0 	bne.w	800a6a4 <phacDiscLoop_Sw_Int_ActivateA+0x2ac>
    {
#if defined (NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS)
        /* Enable Emd Check */
        PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_ON));
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a568:	2201      	movs	r2, #1
 800a56a:	215e      	movs	r1, #94	@ 0x5e
 800a56c:	4618      	mov	r0, r3
 800a56e:	f003 ff5b 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800a572:	4603      	mov	r3, r0
 800a574:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a576:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d001      	beq.n	800a580 <phacDiscLoop_Sw_Int_ActivateA+0x188>
 800a57c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a57e:	e15a      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>

        PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_ActivateCard(
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f893 1084 	ldrb.w	r1, [r3, #132]	@ 0x84
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f893 4085 	ldrb.w	r4, [r3, #133]	@ 0x85
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f893 5087 	ldrb.w	r5, [r3, #135]	@ 0x87
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	f8d2 208c 	ldr.w	r2, [r2, #140]	@ 0x8c
 800a5a2:	9201      	str	r2, [sp, #4]
 800a5a4:	9300      	str	r3, [sp, #0]
 800a5a6:	462b      	mov	r3, r5
 800a5a8:	4622      	mov	r2, r4
 800a5aa:	f00b fed5 	bl	8016358 <phpalI14443p4a_Sw_ActivateCard>
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a5b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d001      	beq.n	800a5bc <phacDiscLoop_Sw_Int_ActivateA+0x1c4>
 800a5b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5ba:	e13c      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
            pDataParams->sTypeATargetInfo.sTypeA_I3P4.bCid,
            pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDri,
            pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDsi,
            pDataParams->sTypeATargetInfo.sTypeA_I3P4.pAts));

        if (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a5c2:	2b01      	cmp	r3, #1
 800a5c4:	d027      	beq.n	800a616 <phacDiscLoop_Sw_Int_ActivateA+0x21e>
        {
            /* Update Dri and Dsi parameters with currently applied values. */
            PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_GetConfig(
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5ca:	f107 020e 	add.w	r2, r7, #14
 800a5ce:	2103      	movs	r1, #3
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	f00b fadf 	bl	8015b94 <phpalI14443p4a_Sw_GetConfig>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a5da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d001      	beq.n	800a5e4 <phacDiscLoop_Sw_Int_ActivateA+0x1ec>
 800a5e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5e2:	e128      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
                pDataParams->pPal1443p4aDataParams,
                PHPAL_I14443P4A_CONFIG_DRI,
                &wDataRate));
            pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDri = (uint8_t)wDataRate;
 800a5e4:	89fb      	ldrh	r3, [r7, #14]
 800a5e6:	b2da      	uxtb	r2, r3
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87

            PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_GetConfig(
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5f2:	f107 020e 	add.w	r2, r7, #14
 800a5f6:	2104      	movs	r1, #4
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f00b facb 	bl	8015b94 <phpalI14443p4a_Sw_GetConfig>
 800a5fe:	4603      	mov	r3, r0
 800a600:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a602:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a604:	2b00      	cmp	r3, #0
 800a606:	d001      	beq.n	800a60c <phacDiscLoop_Sw_Int_ActivateA+0x214>
 800a608:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a60a:	e114      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
                pDataParams->pPal1443p4aDataParams,
                PHPAL_I14443P4A_CONFIG_DSI,
                &wDataRate));
            pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDsi = (uint8_t)wDataRate;
 800a60c:	89fb      	ldrh	r3, [r7, #14]
 800a60e:	b2da      	uxtb	r2, r3
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }

        /* Retrieve 14443-4A protocol parameter */
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_GetProtocolParams(
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a61a:	f107 0413 	add.w	r4, r7, #19
 800a61e:	f107 0214 	add.w	r2, r7, #20
 800a622:	f107 0115 	add.w	r1, r7, #21
 800a626:	f107 0310 	add.w	r3, r7, #16
 800a62a:	9302      	str	r3, [sp, #8]
 800a62c:	f107 0311 	add.w	r3, r7, #17
 800a630:	9301      	str	r3, [sp, #4]
 800a632:	f107 0312 	add.w	r3, r7, #18
 800a636:	9300      	str	r3, [sp, #0]
 800a638:	4623      	mov	r3, r4
 800a63a:	f00b ff45 	bl	80164c8 <phpalI14443p4a_Sw_GetProtocolParams>
 800a63e:	4603      	mov	r3, r0
 800a640:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a642:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a644:	2b00      	cmp	r3, #0
 800a646:	d001      	beq.n	800a64c <phacDiscLoop_Sw_Int_ActivateA+0x254>
 800a648:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a64a:	e0f4      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
            &bFwi,
            &bFsdi,
            &bFsci));

        /* EMVCo v3.1: Limit the FSCI value to be used based on the RdLib execution environment. */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a652:	2b01      	cmp	r3, #1
 800a654:	d109      	bne.n	800a66a <phacDiscLoop_Sw_Int_ActivateA+0x272>
        {
            if (bFsci > pDataParams->bFsciMax)
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 800a65c:	7c3b      	ldrb	r3, [r7, #16]
 800a65e:	429a      	cmp	r2, r3
 800a660:	d203      	bcs.n	800a66a <phacDiscLoop_Sw_Int_ActivateA+0x272>
            {
                bFsci = pDataParams->bFsciMax;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a668:	743b      	strb	r3, [r7, #16]
            }
        }

        /* Set 14443-4 protocol parameter */
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p4_SetProtocol(
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 800a66e:	7d7d      	ldrb	r5, [r7, #21]
 800a670:	7d3e      	ldrb	r6, [r7, #20]
 800a672:	f897 c013 	ldrb.w	ip, [r7, #19]
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800a67c:	7cba      	ldrb	r2, [r7, #18]
 800a67e:	7c79      	ldrb	r1, [r7, #17]
 800a680:	7c38      	ldrb	r0, [r7, #16]
 800a682:	9003      	str	r0, [sp, #12]
 800a684:	9102      	str	r1, [sp, #8]
 800a686:	9201      	str	r2, [sp, #4]
 800a688:	9300      	str	r3, [sp, #0]
 800a68a:	4663      	mov	r3, ip
 800a68c:	4632      	mov	r2, r6
 800a68e:	4629      	mov	r1, r5
 800a690:	4620      	mov	r0, r4
 800a692:	f00b f91a 	bl	80158ca <phpalI14443p4_Sw_SetProtocol>
 800a696:	4603      	mov	r3, r0
 800a698:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a69a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d001      	beq.n	800a6a4 <phacDiscLoop_Sw_Int_ActivateA+0x2ac>
 800a6a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a6a2:	e0c8      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
#else /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
    }

    if (bTagType == PHAC_DISCLOOP_TYPEA_TYPE_NFC_DEP_TAG_CONFIG_MASK)
 800a6a4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a6a8:	2b02      	cmp	r3, #2
 800a6aa:	d13d      	bne.n	800a728 <phacDiscLoop_Sw_Int_ActivateA+0x330>
    {
        /* In case of EMVCo Profile and P2P tag is detected. */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a6b2:	2b01      	cmp	r3, #1
 800a6b4:	d102      	bne.n	800a6bc <phacDiscLoop_Sw_Int_ActivateA+0x2c4>
        {
            /* Return to application with No device resolved; In EMVCo mode only Type-A ISO 14443-4 compliant cards should be activated. */
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800a6b6:	f244 0385 	movw	r3, #16517	@ 0x4085
 800a6ba:	e0bc      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
        }

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS
        /* Send ATR_REQ and PSL_REQ */
        PH_CHECK_SUCCESS_FCT(status, phpalI18092mPI_Atr(
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 800a6c0:	78fa      	ldrb	r2, [r7, #3]
 800a6c2:	4613      	mov	r3, r2
 800a6c4:	011b      	lsls	r3, r3, #4
 800a6c6:	1a9b      	subs	r3, r3, r2
 800a6c8:	3358      	adds	r3, #88	@ 0x58
 800a6ca:	687a      	ldr	r2, [r7, #4]
 800a6cc:	4413      	add	r3, r2
 800a6ce:	f103 0c08 	add.w	ip, r3, #8
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f893 e070 	ldrb.w	lr, [r3, #112]	@ 0x70
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f893 8071 	ldrb.w	r8, [r3, #113]	@ 0x71
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800a6e4:	687a      	ldr	r2, [r7, #4]
 800a6e6:	f892 2073 	ldrb.w	r2, [r2, #115]	@ 0x73
 800a6ea:	6879      	ldr	r1, [r7, #4]
 800a6ec:	6f49      	ldr	r1, [r1, #116]	@ 0x74
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f890 0078 	ldrb.w	r0, [r0, #120]	@ 0x78
 800a6f4:	687c      	ldr	r4, [r7, #4]
 800a6f6:	6fe4      	ldr	r4, [r4, #124]	@ 0x7c
 800a6f8:	687d      	ldr	r5, [r7, #4]
 800a6fa:	3580      	adds	r5, #128	@ 0x80
 800a6fc:	9505      	str	r5, [sp, #20]
 800a6fe:	9404      	str	r4, [sp, #16]
 800a700:	9003      	str	r0, [sp, #12]
 800a702:	9102      	str	r1, [sp, #8]
 800a704:	9201      	str	r2, [sp, #4]
 800a706:	9300      	str	r3, [sp, #0]
 800a708:	4643      	mov	r3, r8
 800a70a:	4672      	mov	r2, lr
 800a70c:	4661      	mov	r1, ip
 800a70e:	4630      	mov	r0, r6
 800a710:	f00c f9f6 	bl	8016b00 <phpalI18092mPI_Sw_Atr>
 800a714:	4603      	mov	r3, r0
 800a716:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a718:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d001      	beq.n	800a722 <phacDiscLoop_Sw_Int_ActivateA+0x32a>
 800a71e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a720:	e089      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
            pDataParams->sTypeATargetInfo.sTypeA_P2P.pGi,
            pDataParams->sTypeATargetInfo.sTypeA_P2P.bGiLength,
            pDataParams->sTypeATargetInfo.sTypeA_P2P.pAtrRes,
            &(pDataParams->sTypeATargetInfo.sTypeA_P2P.bAtrResLength)));

        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_PASSIVE_TARGET_ACTIVATED, PH_COMP_AC_DISCLOOP);
 800a722:	f244 038d 	movw	r3, #16525	@ 0x408d
 800a726:	e086      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS */
    }

    /* Support for both Type 4A and NFC-DEP (Merged SAK) */
    if (bTagType == PHAC_DISCLOOP_TYPEA_TYPE_NFC_DEP_TYPE4A_TAG_CONFIG_MASK)
 800a728:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a72c:	2b03      	cmp	r3, #3
 800a72e:	d175      	bne.n	800a81c <phacDiscLoop_Sw_Int_ActivateA+0x424>
    {
#ifdef  NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a736:	2b01      	cmp	r3, #1
 800a738:	d16d      	bne.n	800a816 <phacDiscLoop_Sw_Int_ActivateA+0x41e>
        {
            /* Enable Emd Check in Emvco mode */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_ON));
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a73e:	2201      	movs	r2, #1
 800a740:	215e      	movs	r1, #94	@ 0x5e
 800a742:	4618      	mov	r0, r3
 800a744:	f003 fe70 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800a748:	4603      	mov	r3, r0
 800a74a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a74c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d001      	beq.n	800a756 <phacDiscLoop_Sw_Int_ActivateA+0x35e>
 800a752:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a754:	e06f      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>

            PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_ActivateCard(
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f893 1084 	ldrb.w	r1, [r3, #132]	@ 0x84
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f893 4085 	ldrb.w	r4, [r3, #133]	@ 0x85
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f893 5087 	ldrb.w	r5, [r3, #135]	@ 0x87
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800a772:	687a      	ldr	r2, [r7, #4]
 800a774:	f8d2 208c 	ldr.w	r2, [r2, #140]	@ 0x8c
 800a778:	9201      	str	r2, [sp, #4]
 800a77a:	9300      	str	r3, [sp, #0]
 800a77c:	462b      	mov	r3, r5
 800a77e:	4622      	mov	r2, r4
 800a780:	f00b fdea 	bl	8016358 <phpalI14443p4a_Sw_ActivateCard>
 800a784:	4603      	mov	r3, r0
 800a786:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a788:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d001      	beq.n	800a792 <phacDiscLoop_Sw_Int_ActivateA+0x39a>
 800a78e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a790:	e051      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
                pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDri,
                pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDsi,
                pDataParams->sTypeATargetInfo.sTypeA_I3P4.pAts));

            /* Retrieve 14443-4A protocol parameter */
            PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_GetProtocolParams(
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a796:	f107 0413 	add.w	r4, r7, #19
 800a79a:	f107 0214 	add.w	r2, r7, #20
 800a79e:	f107 0115 	add.w	r1, r7, #21
 800a7a2:	f107 0310 	add.w	r3, r7, #16
 800a7a6:	9302      	str	r3, [sp, #8]
 800a7a8:	f107 0311 	add.w	r3, r7, #17
 800a7ac:	9301      	str	r3, [sp, #4]
 800a7ae:	f107 0312 	add.w	r3, r7, #18
 800a7b2:	9300      	str	r3, [sp, #0]
 800a7b4:	4623      	mov	r3, r4
 800a7b6:	f00b fe87 	bl	80164c8 <phpalI14443p4a_Sw_GetProtocolParams>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a7be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d001      	beq.n	800a7c8 <phacDiscLoop_Sw_Int_ActivateA+0x3d0>
 800a7c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a7c6:	e036      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
                &bFwi,
                &bFsdi,
                &bFsci));

            /* EMVCo v3.1: Limit the FSCI value to be used based on the RdLib execution environment. */
            if (bFsci > pDataParams->bFsciMax)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 800a7ce:	7c3b      	ldrb	r3, [r7, #16]
 800a7d0:	429a      	cmp	r2, r3
 800a7d2:	d203      	bcs.n	800a7dc <phacDiscLoop_Sw_Int_ActivateA+0x3e4>
            {
                bFsci = pDataParams->bFsciMax;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a7da:	743b      	strb	r3, [r7, #16]
            }

            /* Set 14443-4 protocol parameter */
            PH_CHECK_SUCCESS_FCT(status, phpalI14443p4_SetProtocol(
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 800a7e0:	7d7d      	ldrb	r5, [r7, #21]
 800a7e2:	7d3e      	ldrb	r6, [r7, #20]
 800a7e4:	f897 c013 	ldrb.w	ip, [r7, #19]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800a7ee:	7cba      	ldrb	r2, [r7, #18]
 800a7f0:	7c79      	ldrb	r1, [r7, #17]
 800a7f2:	7c38      	ldrb	r0, [r7, #16]
 800a7f4:	9003      	str	r0, [sp, #12]
 800a7f6:	9102      	str	r1, [sp, #8]
 800a7f8:	9201      	str	r2, [sp, #4]
 800a7fa:	9300      	str	r3, [sp, #0]
 800a7fc:	4663      	mov	r3, ip
 800a7fe:	4632      	mov	r2, r6
 800a800:	4629      	mov	r1, r5
 800a802:	4620      	mov	r0, r4
 800a804:	f00b f861 	bl	80158ca <phpalI14443p4_Sw_SetProtocol>
 800a808:	4603      	mov	r3, r0
 800a80a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a80c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d004      	beq.n	800a81c <phacDiscLoop_Sw_Int_ActivateA+0x424>
 800a812:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a814:	e00f      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
        }
        else
#endif /*  NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
        {
            /* Return to application; application can decide what to send RATS or ATR */
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_MERGED_SEL_RES_FOUND, PH_COMP_AC_DISCLOOP);
 800a816:	f244 038e 	movw	r3, #16526	@ 0x408e
 800a81a:	e00c      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
        }
    }

    /* Case of EMVCo Profile and type 2 tag */
    if ((bTagType == PHAC_DISCLOOP_TYPEA_TYPE2_TAG_CONFIG_MASK) && (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO))
 800a81c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a820:	2b00      	cmp	r3, #0
 800a822:	d107      	bne.n	800a834 <phacDiscLoop_Sw_Int_ActivateA+0x43c>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a82a:	2b01      	cmp	r3, #1
 800a82c:	d102      	bne.n	800a834 <phacDiscLoop_Sw_Int_ActivateA+0x43c>
    {
        /* Return to application with No device resolved; In EMVCo mode only Type-A ISO 14443-4 compliant cards should be activated. */
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800a82e:	f244 0385 	movw	r3, #16517	@ 0x4085
 800a832:	e000      	b.n	800a836 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
    }

    return PH_ERR_SUCCESS;
 800a834:	2300      	movs	r3, #0
#else /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */
}
 800a836:	4618      	mov	r0, r3
 800a838:	3728      	adds	r7, #40	@ 0x28
 800a83a:	46bd      	mov	sp, r7
 800a83c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a840 <phacDiscLoop_Sw_DetTechTypeB>:
 * Internal Definitions
 * ***************************************************************************************************************** */
phStatus_t phacDiscLoop_Sw_DetTechTypeB(
                                        phacDiscLoop_Sw_DataParams_t *pDataParams
                                        )
{
 800a840:	b590      	push	{r4, r7, lr}
 800a842:	b087      	sub	sp, #28
 800a844:	af02      	add	r7, sp, #8
 800a846:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    uint8_t    PH_MEMLOC_COUNT bIndex;

    phStatus_t PH_MEMLOC_REM wStatus;

    pDataParams->sTypeBTargetInfo.bAfiReq = 0x00;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2200      	movs	r2, #0
 800a84c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
    pDataParams->sTypeBTargetInfo.bTotalTagsFound = 0;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2200      	movs	r2, #0
 800a854:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
    pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_B;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	7f9b      	ldrb	r3, [r3, #30]
 800a85c:	f023 0302 	bic.w	r3, r3, #2
 800a860:	b2da      	uxtb	r2, r3
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	779a      	strb	r2, [r3, #30]

    for(bIndex = 0U; bIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bIndex++)
 800a866:	2300      	movs	r3, #0
 800a868:	73fb      	strb	r3, [r7, #15]
 800a86a:	e00c      	b.n	800a886 <phacDiscLoop_Sw_DetTechTypeB+0x46>
    {
        /* Device is not in HLTB state */
        pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bIndex].bSleep = 0U;
 800a86c:	7bfa      	ldrb	r2, [r7, #15]
 800a86e:	6879      	ldr	r1, [r7, #4]
 800a870:	4613      	mov	r3, r2
 800a872:	009b      	lsls	r3, r3, #2
 800a874:	4413      	add	r3, r2
 800a876:	009b      	lsls	r3, r3, #2
 800a878:	440b      	add	r3, r1
 800a87a:	33dc      	adds	r3, #220	@ 0xdc
 800a87c:	2200      	movs	r2, #0
 800a87e:	701a      	strb	r2, [r3, #0]
    for(bIndex = 0U; bIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bIndex++)
 800a880:	7bfb      	ldrb	r3, [r7, #15]
 800a882:	3301      	adds	r3, #1
 800a884:	73fb      	strb	r3, [r7, #15]
 800a886:	7bfb      	ldrb	r3, [r7, #15]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d0ef      	beq.n	800a86c <phacDiscLoop_Sw_DetTechTypeB+0x2c>
    }

    /* WakeupB with number of slot as 0 */
    wStatus = phpalI14443p3b_WakeUpB(
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	f893 10c1 	ldrb.w	r1, [r3, #193]	@ 0xc1
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f893 40c2 	ldrb.w	r4, [r3, #194]	@ 0xc2
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	33cd      	adds	r3, #205	@ 0xcd
 800a8a0:	687a      	ldr	r2, [r7, #4]
 800a8a2:	32da      	adds	r2, #218	@ 0xda
 800a8a4:	9201      	str	r2, [sp, #4]
 800a8a6:	9300      	str	r3, [sp, #0]
 800a8a8:	4623      	mov	r3, r4
 800a8aa:	460a      	mov	r2, r1
 800a8ac:	2100      	movs	r1, #0
 800a8ae:	f00a fa76 	bl	8014d9e <phpalI14443p3b_Sw_WakeUpB>
 800a8b2:	4603      	mov	r3, r0
 800a8b4:	81bb      	strh	r3, [r7, #12]
        pDataParams->sTypeBTargetInfo.bAfiReq,
        pDataParams->sTypeBTargetInfo.bExtendedAtqBbit,
        pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].aAtqB,
        &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].bAtqBLength);

    if(0u != (phacDiscLoop_Sw_Int_IsValidPollStatus(wStatus)))
 800a8b6:	89bb      	ldrh	r3, [r7, #12]
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f7ff fa08 	bl	8009cce <phacDiscLoop_Sw_Int_IsValidPollStatus>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d015      	beq.n	800a8f0 <phacDiscLoop_Sw_DetTechTypeB+0xb0>
    {
        if((wStatus & PH_ERR_MASK) != PH_ERR_SUCCESS)
 800a8c4:	89bb      	ldrh	r3, [r7, #12]
 800a8c6:	b2db      	uxtb	r3, r3
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d006      	beq.n	800a8da <phacDiscLoop_Sw_DetTechTypeB+0x9a>
        {
            pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_B;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	7f9b      	ldrb	r3, [r3, #30]
 800a8d0:	f043 0302 	orr.w	r3, r3, #2
 800a8d4:	b2da      	uxtb	r2, r3
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	779a      	strb	r2, [r3, #30]
        }
        pDataParams->sTypeBTargetInfo.bTotalTagsFound++;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800a8e0:	3301      	adds	r3, #1
 800a8e2:	b2da      	uxtb	r2, r3
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
    else
    {
        return wStatus;
    }

    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800a8ea:	f244 0387 	movw	r3, #16519	@ 0x4087
 800a8ee:	e000      	b.n	800a8f2 <phacDiscLoop_Sw_DetTechTypeB+0xb2>
        return wStatus;
 800a8f0:	89bb      	ldrh	r3, [r7, #12]
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3714      	adds	r7, #20
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd90      	pop	{r4, r7, pc}

0800a8fa <phacDiscLoop_Sw_Int_CollisionResolutionB>:

phStatus_t phacDiscLoop_Sw_Int_CollisionResolutionB(
                                                    phacDiscLoop_Sw_DataParams_t * pDataParams
                                                    )
{
 800a8fa:	b5b0      	push	{r4, r5, r7, lr}
 800a8fc:	b086      	sub	sp, #24
 800a8fe:	af02      	add	r7, sp, #8
 800a900:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    phStatus_t PH_MEMLOC_REM   status = PH_ERR_SUCCESS;
 800a902:	2300      	movs	r3, #0
 800a904:	81fb      	strh	r3, [r7, #14]
    uint8_t    PH_MEMLOC_REM   bLastSlotReached;
    uint8_t    PH_MEMLOC_COUNT bNumOfSlots;
    uint8_t    PH_MEMLOC_COUNT bRetryCount;

    /* Collision_Pending = 1 and Device limit  = 0 */
    if((0U != ((pDataParams->bCollPend & PHAC_DISCLOOP_POS_BIT_MASK_B))) && ((pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_B] == 0x00U)))
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	7f9b      	ldrb	r3, [r3, #30]
 800a90a:	f003 0302 	and.w	r3, r3, #2
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d00a      	beq.n	800a928 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x2e>
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	7adb      	ldrb	r3, [r3, #11]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d106      	bne.n	800a928 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x2e>
    {
        pDataParams->sTypeBTargetInfo.bTotalTagsFound = 0;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2200      	movs	r2, #0
 800a91e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800a922:	f244 0385 	movw	r3, #16517	@ 0x4085
 800a926:	e1e1      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
    }

    bRetryCount = 0;
 800a928:	2300      	movs	r3, #0
 800a92a:	727b      	strb	r3, [r7, #9]
    /* Symbol 0 */
    bNumOfSlots = 0;
 800a92c:	2300      	movs	r3, #0
 800a92e:	72bb      	strb	r3, [r7, #10]

    /* Apply Guard time. */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	8a5b      	ldrh	r3, [r3, #18]
 800a938:	461a      	mov	r2, r3
 800a93a:	2135      	movs	r1, #53	@ 0x35
 800a93c:	f003 fd74 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800a940:	4603      	mov	r3, r0
 800a942:	81fb      	strh	r3, [r7, #14]
 800a944:	89fb      	ldrh	r3, [r7, #14]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d001      	beq.n	800a94e <phacDiscLoop_Sw_Int_CollisionResolutionB+0x54>
 800a94a:	89fb      	ldrh	r3, [r7, #14]
 800a94c:	e1ce      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_B]));

    /* Configure HW for the TypeB technology */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a952:	2102      	movs	r1, #2
 800a954:	4618      	mov	r0, r3
 800a956:	f002 ffeb 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 800a95a:	4603      	mov	r3, r0
 800a95c:	81fb      	strh	r3, [r7, #14]
 800a95e:	89fb      	ldrh	r3, [r7, #14]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d001      	beq.n	800a968 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x6e>
 800a964:	89fb      	ldrh	r3, [r7, #14]
 800a966:	e1c1      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
        pDataParams->pHalDataParams,
        PHHAL_HW_CARDTYPE_ISO14443B));

    /* WakeupB with number of slot as 0 */
    status = phpalI14443p3b_WakeUpB(
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f893 40c1 	ldrb.w	r4, [r3, #193]	@ 0xc1
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f893 50c2 	ldrb.w	r5, [r3, #194]	@ 0xc2
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	33cd      	adds	r3, #205	@ 0xcd
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	32da      	adds	r2, #218	@ 0xda
 800a980:	7ab9      	ldrb	r1, [r7, #10]
 800a982:	9201      	str	r2, [sp, #4]
 800a984:	9300      	str	r3, [sp, #0]
 800a986:	462b      	mov	r3, r5
 800a988:	4622      	mov	r2, r4
 800a98a:	f00a fa08 	bl	8014d9e <phpalI14443p3b_Sw_WakeUpB>
 800a98e:	4603      	mov	r3, r0
 800a990:	81fb      	strh	r3, [r7, #14]
        pDataParams->sTypeBTargetInfo.bAfiReq,
        pDataParams->sTypeBTargetInfo.bExtendedAtqBbit,
        pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].aAtqB,
        &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].bAtqBLength);

    if(PH_ERR_SUCCESS != (status & PH_ERR_MASK))
 800a992:	89fb      	ldrh	r3, [r7, #14]
 800a994:	b2db      	uxtb	r3, r3
 800a996:	2b00      	cmp	r3, #0
 800a998:	f000 8195 	beq.w	800acc6 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3cc>
    {
        /* As per EMVCo 3.1, wait for at least Tmin retransmission in case of timeout error. */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a9a2:	2b01      	cmp	r3, #1
 800a9a4:	d148      	bne.n	800aa38 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x13e>
        {
            if ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800a9a6:	89fb      	ldrh	r3, [r7, #14]
 800a9a8:	b2db      	uxtb	r3, r3
 800a9aa:	2b03      	cmp	r3, #3
 800a9ac:	d130      	bne.n	800aa10 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x116>
            {
                pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_B;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	7f9b      	ldrb	r3, [r3, #30]
 800a9b2:	f023 0302 	bic.w	r3, r3, #2
 800a9b6:	b2da      	uxtb	r2, r3
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	779a      	strb	r2, [r3, #30]

                /* Report Error to Application and Application will perform PICC Reset */
                return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 800a9bc:	f244 0381 	movw	r3, #16513	@ 0x4081
 800a9c0:	e194      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
            }

            while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
            {
                bRetryCount++;
 800a9c2:	7a7b      	ldrb	r3, [r7, #9]
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	727b      	strb	r3, [r7, #9]
                /* Wait for at least Tmin retransmission delay. */
                PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9cc:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800a9d0:	2100      	movs	r1, #0
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f003 fc6e 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	81fb      	strh	r3, [r7, #14]
 800a9dc:	89fb      	ldrh	r3, [r7, #14]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d001      	beq.n	800a9e6 <phacDiscLoop_Sw_Int_CollisionResolutionB+0xec>
 800a9e2:	89fb      	ldrh	r3, [r7, #14]
 800a9e4:	e182      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                    pDataParams->pHalDataParams,
                    PHHAL_HW_TIME_MICROSECONDS,
                    PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

                status = phpalI14443p3b_WakeUpB(pDataParams->pPal1443p3bDataParams,
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f893 40c1 	ldrb.w	r4, [r3, #193]	@ 0xc1
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	f893 50c2 	ldrb.w	r5, [r3, #194]	@ 0xc2
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	33cd      	adds	r3, #205	@ 0xcd
 800a9fa:	687a      	ldr	r2, [r7, #4]
 800a9fc:	32da      	adds	r2, #218	@ 0xda
 800a9fe:	7ab9      	ldrb	r1, [r7, #10]
 800aa00:	9201      	str	r2, [sp, #4]
 800aa02:	9300      	str	r3, [sp, #0]
 800aa04:	462b      	mov	r3, r5
 800aa06:	4622      	mov	r2, r4
 800aa08:	f00a f9c9 	bl	8014d9e <phpalI14443p3b_Sw_WakeUpB>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	81fb      	strh	r3, [r7, #14]
            while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 800aa10:	89fb      	ldrh	r3, [r7, #14]
 800aa12:	b2db      	uxtb	r3, r3
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d102      	bne.n	800aa1e <phacDiscLoop_Sw_Int_CollisionResolutionB+0x124>
 800aa18:	7a7b      	ldrb	r3, [r7, #9]
 800aa1a:	2b01      	cmp	r3, #1
 800aa1c:	d9d1      	bls.n	800a9c2 <phacDiscLoop_Sw_Int_CollisionResolutionB+0xc8>
                    pDataParams->sTypeBTargetInfo.bExtendedAtqBbit,
                    pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].aAtqB,
                    &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].bAtqBLength);
            }

            pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_B;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	7f9b      	ldrb	r3, [r3, #30]
 800aa22:	f023 0302 	bic.w	r3, r3, #2
 800aa26:	b2da      	uxtb	r2, r3
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	779a      	strb	r2, [r3, #30]
            /* Some error that can't be handled */
            PH_CHECK_SUCCESS(status);
 800aa2c:	89fb      	ldrh	r3, [r7, #14]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	f000 8149 	beq.w	800acc6 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3cc>
 800aa34:	89fb      	ldrh	r3, [r7, #14]
 800aa36:	e159      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
        }
        else
        {
            /* Symbol 2 */
            /* No Response */
            if((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT)
 800aa38:	89fb      	ldrh	r3, [r7, #14]
 800aa3a:	b2db      	uxtb	r3, r3
 800aa3c:	2b01      	cmp	r3, #1
 800aa3e:	d101      	bne.n	800aa44 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x14a>
            {
                return status;
 800aa40:	89fb      	ldrh	r3, [r7, #14]
 800aa42:	e153      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
            }
            else
            { /* Symbol 3 */
                if (pDataParams->baPasConDevLim[1] == 0x00U)
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	7adb      	ldrb	r3, [r3, #11]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	f040 813c 	bne.w	800acc6 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3cc>
                {
                    pDataParams->sTypeBTargetInfo.bTotalTagsFound = 0;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	2200      	movs	r2, #0
 800aa52:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
                    /* Symbol 4 */
                    pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_B;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	7f9b      	ldrb	r3, [r3, #30]
 800aa5a:	f043 0302 	orr.w	r3, r3, #2
 800aa5e:	b2da      	uxtb	r2, r3
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	779a      	strb	r2, [r3, #30]
                    return status;
 800aa64:	89fb      	ldrh	r3, [r7, #14]
 800aa66:	e141      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
    }

    while(bNumOfSlots <= PHAC_DISCLOOP_TYPEB_MAX_SLOT_NUM)
    {
        /* Symbol 5 */
        bCurrentSlotNum = 0;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	737b      	strb	r3, [r7, #13]
        bCurrentDeviceCount = 0;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	733b      	strb	r3, [r7, #12]
        bLastSlotReached = 0;
 800aa70:	2300      	movs	r3, #0
 800aa72:	72fb      	strb	r3, [r7, #11]
        pDataParams->sTypeBTargetInfo.bTotalTagsFound = 0;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2200      	movs	r2, #0
 800aa78:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_B;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	7f9b      	ldrb	r3, [r3, #30]
 800aa80:	f023 0302 	bic.w	r3, r3, #2
 800aa84:	b2da      	uxtb	r2, r3
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	779a      	strb	r2, [r3, #30]

        while(0U == bLastSlotReached)
 800aa8a:	e118      	b.n	800acbe <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3c4>
        {
            /* Symbol 6: Slot is Empty */
            if((status & PH_ERR_MASK) != PH_ERR_IO_TIMEOUT)
 800aa8c:	89fb      	ldrh	r3, [r7, #14]
 800aa8e:	b2db      	uxtb	r3, r3
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d060      	beq.n	800ab56 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x25c>
            {
                /* Symbol 7: Validate SENSB_RES */
                if (status == PH_ERR_SUCCESS)
 800aa94:	89fb      	ldrh	r3, [r7, #14]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d156      	bne.n	800ab48 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x24e>
                {
                    /* Symbol 9 */
                    if(bCurrentDeviceCount > 0U)
 800aa9a:	7b3b      	ldrb	r3, [r7, #12]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d01f      	beq.n	800aae0 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x1e6>
                    {
                        /* Symbol 10 */
                        status = phpalI14443p3b_SetSerialNo(
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800aaaa:	1e5a      	subs	r2, r3, #1
 800aaac:	4613      	mov	r3, r2
 800aaae:	009b      	lsls	r3, r3, #2
 800aab0:	4413      	add	r3, r2
 800aab2:	009b      	lsls	r3, r3, #2
 800aab4:	33c8      	adds	r3, #200	@ 0xc8
 800aab6:	687a      	ldr	r2, [r7, #4]
 800aab8:	4413      	add	r3, r2
 800aaba:	3301      	adds	r3, #1
 800aabc:	4619      	mov	r1, r3
 800aabe:	f00a fec7 	bl	8015850 <phpalI14443p3b_Sw_SetSerialNo>
 800aac2:	4603      	mov	r3, r0
 800aac4:	81fb      	strh	r3, [r7, #14]
                                    pDataParams->pPal1443p3bDataParams,
                                    pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound - (uint8_t)1U].aPupi
                                    );

                        PH_CHECK_ABORT_FCT(status, phpalI14443p3b_HaltB(pDataParams->pPal1443p3bDataParams));
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aaca:	4618      	mov	r0, r3
 800aacc:	f00a f9c6 	bl	8014e5c <phpalI14443p3b_Sw_HaltB>
 800aad0:	4603      	mov	r3, r0
 800aad2:	81fb      	strh	r3, [r7, #14]
 800aad4:	89fb      	ldrh	r3, [r7, #14]
 800aad6:	b2db      	uxtb	r3, r3
 800aad8:	2b12      	cmp	r3, #18
 800aada:	d101      	bne.n	800aae0 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x1e6>
 800aadc:	89fb      	ldrh	r3, [r7, #14]
 800aade:	e105      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                    }

                    /* Symbol 12 */
                    (void)memcpy(pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].aPupi,
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800aae6:	461a      	mov	r2, r3
 800aae8:	4613      	mov	r3, r2
 800aaea:	009b      	lsls	r3, r3, #2
 800aaec:	4413      	add	r3, r2
 800aaee:	009b      	lsls	r3, r3, #2
 800aaf0:	33c8      	adds	r3, #200	@ 0xc8
 800aaf2:	687a      	ldr	r2, [r7, #4]
 800aaf4:	4413      	add	r3, r2
 800aaf6:	1c5a      	adds	r2, r3, #1
                        &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].aAtqB[1],
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800aafe:	4619      	mov	r1, r3
 800ab00:	460b      	mov	r3, r1
 800ab02:	009b      	lsls	r3, r3, #2
 800ab04:	440b      	add	r3, r1
 800ab06:	009b      	lsls	r3, r3, #2
 800ab08:	33c9      	adds	r3, #201	@ 0xc9
 800ab0a:	6879      	ldr	r1, [r7, #4]
 800ab0c:	440b      	add	r3, r1
 800ab0e:	3305      	adds	r3, #5
                    (void)memcpy(pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].aPupi,
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	6013      	str	r3, [r2, #0]
                        PHAC_DISCLOOP_I3P3B_PUPI_LENGTH);

                    /* Symbol 11 */
                    pDataParams->sTypeBTargetInfo.bTotalTagsFound++;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ab1a:	3301      	adds	r3, #1
 800ab1c:	b2da      	uxtb	r2, r3
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
                    bCurrentDeviceCount++;
 800ab24:	7b3b      	ldrb	r3, [r7, #12]
 800ab26:	3301      	adds	r3, #1
 800ab28:	733b      	strb	r3, [r7, #12]

                    /* Symbol 13 */
                    if (pDataParams->sTypeBTargetInfo.bTotalTagsFound >= pDataParams->baPasConDevLim[1])
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	7adb      	ldrb	r3, [r3, #11]
 800ab34:	429a      	cmp	r2, r3
 800ab36:	d30e      	bcc.n	800ab56 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x25c>
                    {
                        pDataParams->bNumOfCards = pDataParams->sTypeBTargetInfo.bTotalTagsFound;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

                        return PH_ERR_SUCCESS;
 800ab44:	2300      	movs	r3, #0
 800ab46:	e0d1      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                    }
                }
                else
                {
                    /* Symbol 8 CollisionPend: 1*/
                    pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_B;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	7f9b      	ldrb	r3, [r3, #30]
 800ab4c:	f043 0302 	orr.w	r3, r3, #2
 800ab50:	b2da      	uxtb	r2, r3
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	779a      	strb	r2, [r3, #30]
                }
            }

            /* Symbol 14 */
            bCurrentSlotNum++;
 800ab56:	7b7b      	ldrb	r3, [r7, #13]
 800ab58:	3301      	adds	r3, #1
 800ab5a:	737b      	strb	r3, [r7, #13]

            /* Symbol 15 */
            if(bCurrentSlotNum < ((uint8_t)1U  << bNumOfSlots))
 800ab5c:	7b7a      	ldrb	r2, [r7, #13]
 800ab5e:	7abb      	ldrb	r3, [r7, #10]
 800ab60:	2101      	movs	r1, #1
 800ab62:	fa01 f303 	lsl.w	r3, r1, r3
 800ab66:	429a      	cmp	r2, r3
 800ab68:	da28      	bge.n	800abbc <phacDiscLoop_Sw_Int_CollisionResolutionB+0x2c2>
            {
                /* Symbol 25 */
                PH_CHECK_ABORT_FCT(status, phpalI14443p3b_SlotMarker(
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800ab6e:	7b7b      	ldrb	r3, [r7, #13]
 800ab70:	3301      	adds	r3, #1
 800ab72:	b2d9      	uxtb	r1, r3
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ab7a:	461a      	mov	r2, r3
 800ab7c:	4613      	mov	r3, r2
 800ab7e:	009b      	lsls	r3, r3, #2
 800ab80:	4413      	add	r3, r2
 800ab82:	009b      	lsls	r3, r3, #2
 800ab84:	33c8      	adds	r3, #200	@ 0xc8
 800ab86:	687a      	ldr	r2, [r7, #4]
 800ab88:	4413      	add	r3, r2
 800ab8a:	1d5c      	adds	r4, r3, #5
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ab92:	461a      	mov	r2, r3
 800ab94:	4613      	mov	r3, r2
 800ab96:	009b      	lsls	r3, r3, #2
 800ab98:	4413      	add	r3, r2
 800ab9a:	009b      	lsls	r3, r3, #2
 800ab9c:	33d8      	adds	r3, #216	@ 0xd8
 800ab9e:	687a      	ldr	r2, [r7, #4]
 800aba0:	4413      	add	r3, r2
 800aba2:	3302      	adds	r3, #2
 800aba4:	4622      	mov	r2, r4
 800aba6:	f00a f919 	bl	8014ddc <phpalI14443p3b_Sw_SlotMarker>
 800abaa:	4603      	mov	r3, r0
 800abac:	81fb      	strh	r3, [r7, #14]
 800abae:	89fb      	ldrh	r3, [r7, #14]
 800abb0:	b2db      	uxtb	r3, r3
 800abb2:	2b12      	cmp	r3, #18
 800abb4:	f040 8083 	bne.w	800acbe <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3c4>
 800abb8:	89fb      	ldrh	r3, [r7, #14]
 800abba:	e097      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                    pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].aAtqB,
                    &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].bAtqBLength));
            }
            else
            {
                bLastSlotReached = 1;
 800abbc:	2301      	movs	r3, #1
 800abbe:	72fb      	strb	r3, [r7, #11]
                /* Symbol 16 */
                if (0U != (pDataParams->bCollPend & PHAC_DISCLOOP_POS_BIT_MASK_B))
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	7f9b      	ldrb	r3, [r3, #30]
 800abc4:	f003 0302 	and.w	r3, r3, #2
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d068      	beq.n	800ac9e <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3a4>
                {
                    /* Symbol 17 */
                    if (pDataParams->sTypeBTargetInfo.bTotalTagsFound > 0U)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d00e      	beq.n	800abf4 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x2fa>
                    {
                        /* Symbol 20 */
                        if (pDataParams->sTypeBTargetInfo.bTotalTagsFound >= pDataParams->baPasConDevLim[1])
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	7adb      	ldrb	r3, [r3, #11]
 800abe0:	429a      	cmp	r2, r3
 800abe2:	d31d      	bcc.n	800ac20 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x326>
                        {
                            pDataParams->bNumOfCards = pDataParams->sTypeBTargetInfo.bTotalTagsFound;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

                            return PH_ERR_SUCCESS;
 800abf0:	2300      	movs	r3, #0
 800abf2:	e07b      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                        }
                    }
                    else
                    {
                        /* Symbol 18 */
                        if (bNumOfSlots == PHAC_DISCLOOP_TYPEB_MAX_SLOT_NUM)
 800abf4:	7abb      	ldrb	r3, [r7, #10]
 800abf6:	2b04      	cmp	r3, #4
 800abf8:	d10f      	bne.n	800ac1a <phacDiscLoop_Sw_Int_CollisionResolutionB+0x320>
                        {
                            pDataParams->bNumOfCards = pDataParams->sTypeBTargetInfo.bTotalTagsFound;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

                            if(pDataParams->sTypeBTargetInfo.bTotalTagsFound == 0U)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d102      	bne.n	800ac16 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x31c>
                            {
                                return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800ac10:	f244 0385 	movw	r3, #16517	@ 0x4085
 800ac14:	e06a      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                            }

                            return PH_ERR_SUCCESS;
 800ac16:	2300      	movs	r3, #0
 800ac18:	e068      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                        }

                        /* Symbol 19 */
                        bNumOfSlots++;
 800ac1a:	7abb      	ldrb	r3, [r7, #10]
 800ac1c:	3301      	adds	r3, #1
 800ac1e:	72bb      	strb	r3, [r7, #10]
                    }

                    /* Symbol 21 */
                    if(bCurrentDeviceCount > 0U)
 800ac20:	7b3b      	ldrb	r3, [r7, #12]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d00c      	beq.n	800ac40 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x346>
                    {
                        /* Symbol 22 */
                        PH_CHECK_ABORT_FCT(status, phpalI14443p3b_HaltB(pDataParams->pPal1443p3bDataParams));
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	f00a f916 	bl	8014e5c <phpalI14443p3b_Sw_HaltB>
 800ac30:	4603      	mov	r3, r0
 800ac32:	81fb      	strh	r3, [r7, #14]
 800ac34:	89fb      	ldrh	r3, [r7, #14]
 800ac36:	b2db      	uxtb	r3, r3
 800ac38:	2b12      	cmp	r3, #18
 800ac3a:	d101      	bne.n	800ac40 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x346>
 800ac3c:	89fb      	ldrh	r3, [r7, #14]
 800ac3e:	e055      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                    }

                    /* Symbol 23 */
                    PH_CHECK_ABORT_FCT(status, phpalI14443p3b_RequestB(
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	f893 40c1 	ldrb.w	r4, [r3, #193]	@ 0xc1
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f893 50c2 	ldrb.w	r5, [r3, #194]	@ 0xc2
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ac56:	461a      	mov	r2, r3
 800ac58:	4613      	mov	r3, r2
 800ac5a:	009b      	lsls	r3, r3, #2
 800ac5c:	4413      	add	r3, r2
 800ac5e:	009b      	lsls	r3, r3, #2
 800ac60:	33c8      	adds	r3, #200	@ 0xc8
 800ac62:	687a      	ldr	r2, [r7, #4]
 800ac64:	4413      	add	r3, r2
 800ac66:	1d5a      	adds	r2, r3, #5
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ac6e:	4619      	mov	r1, r3
 800ac70:	460b      	mov	r3, r1
 800ac72:	009b      	lsls	r3, r3, #2
 800ac74:	440b      	add	r3, r1
 800ac76:	009b      	lsls	r3, r3, #2
 800ac78:	33d8      	adds	r3, #216	@ 0xd8
 800ac7a:	6879      	ldr	r1, [r7, #4]
 800ac7c:	440b      	add	r3, r1
 800ac7e:	3302      	adds	r3, #2
 800ac80:	7ab9      	ldrb	r1, [r7, #10]
 800ac82:	9301      	str	r3, [sp, #4]
 800ac84:	9200      	str	r2, [sp, #0]
 800ac86:	462b      	mov	r3, r5
 800ac88:	4622      	mov	r2, r4
 800ac8a:	f00a f869 	bl	8014d60 <phpalI14443p3b_Sw_RequestB>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	81fb      	strh	r3, [r7, #14]
 800ac92:	89fb      	ldrh	r3, [r7, #14]
 800ac94:	b2db      	uxtb	r3, r3
 800ac96:	2b12      	cmp	r3, #18
 800ac98:	d111      	bne.n	800acbe <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3c4>
 800ac9a:	89fb      	ldrh	r3, [r7, #14]
 800ac9c:	e026      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                        pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].aAtqB,
                        &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].bAtqBLength));
                }
                else
                {
                    pDataParams->bNumOfCards = pDataParams->sTypeBTargetInfo.bTotalTagsFound;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

                    if(pDataParams->sTypeBTargetInfo.bTotalTagsFound == 0U)
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d102      	bne.n	800acba <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3c0>
                    {
                        return (PHAC_DISCLOOP_NO_DEVICE_RESOLVED | PH_COMP_AC_DISCLOOP);
 800acb4:	f244 0385 	movw	r3, #16517	@ 0x4085
 800acb8:	e018      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                    }
                    return PH_ERR_SUCCESS;
 800acba:	2300      	movs	r3, #0
 800acbc:	e016      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
        while(0U == bLastSlotReached)
 800acbe:	7afb      	ldrb	r3, [r7, #11]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	f43f aee3 	beq.w	800aa8c <phacDiscLoop_Sw_Int_CollisionResolutionB+0x192>
    while(bNumOfSlots <= PHAC_DISCLOOP_TYPEB_MAX_SLOT_NUM)
 800acc6:	7abb      	ldrb	r3, [r7, #10]
 800acc8:	2b04      	cmp	r3, #4
 800acca:	f67f aecd 	bls.w	800aa68 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x16e>
                }
            }
        } /* while(!bLastSlotReached) */
    }

    pDataParams->bNumOfCards = pDataParams->sTypeBTargetInfo.bTotalTagsFound;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    if(pDataParams->sTypeBTargetInfo.bTotalTagsFound == 0U)
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d102      	bne.n	800acea <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f0>
    {
        return (PHAC_DISCLOOP_NO_DEVICE_RESOLVED | PH_COMP_AC_DISCLOOP);
 800ace4:	f244 0385 	movw	r3, #16517	@ 0x4085
 800ace8:	e000      	b.n	800acec <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
    }

    return PH_ERR_SUCCESS;
 800acea:	2300      	movs	r3, #0
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */
}
 800acec:	4618      	mov	r0, r3
 800acee:	3710      	adds	r7, #16
 800acf0:	46bd      	mov	sp, r7
 800acf2:	bdb0      	pop	{r4, r5, r7, pc}

0800acf4 <phacDiscLoop_Sw_Int_ActivateB>:

phStatus_t phacDiscLoop_Sw_Int_ActivateB(
                                         phacDiscLoop_Sw_DataParams_t * pDataParams,
                                         uint8_t bTypeBTagIdx
                                         )
{
 800acf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acf6:	b08f      	sub	sp, #60	@ 0x3c
 800acf8:	af04      	add	r7, sp, #16
 800acfa:	6078      	str	r0, [r7, #4]
 800acfc:	460b      	mov	r3, r1
 800acfe:	70fb      	strb	r3, [r7, #3]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    phStatus_t PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 800ad00:	2300      	movs	r3, #0
 800ad02:	847b      	strh	r3, [r7, #34]	@ 0x22
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_I3P4B_TAGS */

    /* Only deviation form Device Activation Activity is
     * Device sleep state is not been check and always send WakeUpB Command
     */
    if (bTypeBTagIdx >= pDataParams->sTypeBTargetInfo.bTotalTagsFound)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ad0a:	78fa      	ldrb	r2, [r7, #3]
 800ad0c:	429a      	cmp	r2, r3
 800ad0e:	d302      	bcc.n	800ad16 <phacDiscLoop_Sw_Int_ActivateB+0x22>
    {
        /* Out of range or no such card found yet */
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800ad10:	f244 0321 	movw	r3, #16417	@ 0x4021
 800ad14:	e1ba      	b.n	800b08c <phacDiscLoop_Sw_Int_ActivateB+0x398>
    }

    /* Send WUPB for tags in sleep state (except the last detected tag all are
     * in sleep state) */
    if ( (bTypeBTagIdx < (pDataParams->sTypeBTargetInfo.bTotalTagsFound - (uint8_t)1U) ) ||
 800ad16:	78fa      	ldrb	r2, [r7, #3]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ad1e:	3b01      	subs	r3, #1
 800ad20:	429a      	cmp	r2, r3
 800ad22:	db0a      	blt.n	800ad3a <phacDiscLoop_Sw_Int_ActivateB+0x46>
                (pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].bSleep == 1U)
 800ad24:	78fa      	ldrb	r2, [r7, #3]
 800ad26:	6879      	ldr	r1, [r7, #4]
 800ad28:	4613      	mov	r3, r2
 800ad2a:	009b      	lsls	r3, r3, #2
 800ad2c:	4413      	add	r3, r2
 800ad2e:	009b      	lsls	r3, r3, #2
 800ad30:	440b      	add	r3, r1
 800ad32:	33dc      	adds	r3, #220	@ 0xdc
 800ad34:	781b      	ldrb	r3, [r3, #0]
    if ( (bTypeBTagIdx < (pDataParams->sTypeBTargetInfo.bTotalTagsFound - (uint8_t)1U) ) ||
 800ad36:	2b01      	cmp	r3, #1
 800ad38:	d119      	bne.n	800ad6e <phacDiscLoop_Sw_Int_ActivateB+0x7a>
                )
    {
        PH_CHECK_ABORT_FCT(status, phpalI14443p3b_WakeUpB(
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	f893 20c1 	ldrb.w	r2, [r3, #193]	@ 0xc1
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	f893 10c2 	ldrb.w	r1, [r3, #194]	@ 0xc2
 800ad4a:	f107 0320 	add.w	r3, r7, #32
 800ad4e:	9301      	str	r3, [sp, #4]
 800ad50:	f107 0310 	add.w	r3, r7, #16
 800ad54:	9300      	str	r3, [sp, #0]
 800ad56:	460b      	mov	r3, r1
 800ad58:	2100      	movs	r1, #0
 800ad5a:	f00a f820 	bl	8014d9e <phpalI14443p3b_Sw_WakeUpB>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ad62:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ad64:	b2db      	uxtb	r3, r3
 800ad66:	2b12      	cmp	r3, #18
 800ad68:	d101      	bne.n	800ad6e <phacDiscLoop_Sw_Int_ActivateB+0x7a>
 800ad6a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ad6c:	e18e      	b.n	800b08c <phacDiscLoop_Sw_Int_ActivateB+0x398>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_I3P4B_TAGS
    /* AttriB: activate PICC */

    /* Enable Emd check */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_ON));
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad72:	2201      	movs	r2, #1
 800ad74:	215e      	movs	r1, #94	@ 0x5e
 800ad76:	4618      	mov	r0, r3
 800ad78:	f003 fb56 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ad80:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d001      	beq.n	800ad8a <phacDiscLoop_Sw_Int_ActivateB+0x96>
 800ad86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ad88:	e180      	b.n	800b08c <phacDiscLoop_Sw_Int_ActivateB+0x398>

    pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].bSupportType4B = PH_OFF;
 800ad8a:	78fa      	ldrb	r2, [r7, #3]
 800ad8c:	6879      	ldr	r1, [r7, #4]
 800ad8e:	4613      	mov	r3, r2
 800ad90:	009b      	lsls	r3, r3, #2
 800ad92:	4413      	add	r3, r2
 800ad94:	009b      	lsls	r3, r3, #2
 800ad96:	440b      	add	r3, r1
 800ad98:	33db      	adds	r3, #219	@ 0xdb
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	701a      	strb	r2, [r3, #0]
    if (0u != ((pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].aAtqB[PHAC_DISCLOOP_TYPEB_PROTOCOL_TYPE_OFFSET] & PHAC_DISCLOOP_TYPEB_MASK_PROTOCOL_TYPE)))
 800ad9e:	78fa      	ldrb	r2, [r7, #3]
 800ada0:	6879      	ldr	r1, [r7, #4]
 800ada2:	4613      	mov	r3, r2
 800ada4:	009b      	lsls	r3, r3, #2
 800ada6:	4413      	add	r3, r2
 800ada8:	009b      	lsls	r3, r3, #2
 800adaa:	440b      	add	r3, r1
 800adac:	33d7      	adds	r3, #215	@ 0xd7
 800adae:	781b      	ldrb	r3, [r3, #0]
 800adb0:	f003 0301 	and.w	r3, r3, #1
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d009      	beq.n	800adcc <phacDiscLoop_Sw_Int_ActivateB+0xd8>
    {
        pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].bSupportType4B = PH_ON;
 800adb8:	78fa      	ldrb	r2, [r7, #3]
 800adba:	6879      	ldr	r1, [r7, #4]
 800adbc:	4613      	mov	r3, r2
 800adbe:	009b      	lsls	r3, r3, #2
 800adc0:	4413      	add	r3, r2
 800adc2:	009b      	lsls	r3, r3, #2
 800adc4:	440b      	add	r3, r1
 800adc6:	33db      	adds	r3, #219	@ 0xdb
 800adc8:	2201      	movs	r2, #1
 800adca:	701a      	strb	r2, [r3, #0]
    }

    if (((pDataParams->bOpeMode == RD_LIB_MODE_ISO) || (pDataParams->bOpeMode == RD_LIB_MODE_NFC)) &&
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800add2:	2b03      	cmp	r3, #3
 800add4:	d004      	beq.n	800ade0 <phacDiscLoop_Sw_Int_ActivateB+0xec>
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800addc:	2b02      	cmp	r3, #2
 800adde:	d10c      	bne.n	800adfa <phacDiscLoop_Sw_Int_ActivateB+0x106>
        (pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].bSupportType4B == PH_OFF))
 800ade0:	78fa      	ldrb	r2, [r7, #3]
 800ade2:	6879      	ldr	r1, [r7, #4]
 800ade4:	4613      	mov	r3, r2
 800ade6:	009b      	lsls	r3, r3, #2
 800ade8:	4413      	add	r3, r2
 800adea:	009b      	lsls	r3, r3, #2
 800adec:	440b      	add	r3, r1
 800adee:	33db      	adds	r3, #219	@ 0xdb
 800adf0:	781b      	ldrb	r3, [r3, #0]
    if (((pDataParams->bOpeMode == RD_LIB_MODE_ISO) || (pDataParams->bOpeMode == RD_LIB_MODE_NFC)) &&
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d101      	bne.n	800adfa <phacDiscLoop_Sw_Int_ActivateB+0x106>
    {
        return PH_ERR_SUCCESS;
 800adf6:	2300      	movs	r3, #0
 800adf8:	e148      	b.n	800b08c <phacDiscLoop_Sw_Int_ActivateB+0x398>
    }

    bBitRateCapability = pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].aAtqB[9U];
 800adfa:	78fa      	ldrb	r2, [r7, #3]
 800adfc:	6879      	ldr	r1, [r7, #4]
 800adfe:	4613      	mov	r3, r2
 800ae00:	009b      	lsls	r3, r3, #2
 800ae02:	4413      	add	r3, r2
 800ae04:	009b      	lsls	r3, r3, #2
 800ae06:	440b      	add	r3, r1
 800ae08:	33d6      	adds	r3, #214	@ 0xd6
 800ae0a:	781b      	ldrb	r3, [r3, #0]
 800ae0c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    bDsi = pDataParams->sTypeBTargetInfo.bDsi;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 800ae16:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    bDri = pDataParams->sTypeBTargetInfo.bDri;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 800ae20:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    /* Check user parameter change request versus Card bit rate capabilities and update DR and DS if required. */
    if (((bDsi != PHPAL_I14443P3B_DATARATE_106) || (bDri != PHPAL_I14443P3B_DATARATE_106)) &&
 800ae24:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d104      	bne.n	800ae36 <phacDiscLoop_Sw_Int_ActivateB+0x142>
 800ae2c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	f000 8081 	beq.w	800af38 <phacDiscLoop_Sw_Int_ActivateB+0x244>
        ((bBitRateCapability & 0x08U) == 0x00))
 800ae36:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ae3a:	f003 0308 	and.w	r3, r3, #8
    if (((bDsi != PHPAL_I14443P3B_DATARATE_106) || (bDri != PHPAL_I14443P3B_DATARATE_106)) &&
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d17a      	bne.n	800af38 <phacDiscLoop_Sw_Int_ActivateB+0x244>
    {
        if (bBitRateCapability & 0x40U)
 800ae42:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ae46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d003      	beq.n	800ae56 <phacDiscLoop_Sw_Int_ActivateB+0x162>
        {
            bAtqb_Dsi = PHPAL_I14443P3B_DATARATE_848;
 800ae4e:	2303      	movs	r3, #3
 800ae50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ae54:	e016      	b.n	800ae84 <phacDiscLoop_Sw_Int_ActivateB+0x190>
        }
        else if (bBitRateCapability & 0x20U)
 800ae56:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ae5a:	f003 0320 	and.w	r3, r3, #32
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d003      	beq.n	800ae6a <phacDiscLoop_Sw_Int_ActivateB+0x176>
        {
            bAtqb_Dsi = PHPAL_I14443P3B_DATARATE_424;
 800ae62:	2302      	movs	r3, #2
 800ae64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ae68:	e00c      	b.n	800ae84 <phacDiscLoop_Sw_Int_ActivateB+0x190>
        }
        else if (bBitRateCapability & 0x10U)
 800ae6a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ae6e:	f003 0310 	and.w	r3, r3, #16
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d003      	beq.n	800ae7e <phacDiscLoop_Sw_Int_ActivateB+0x18a>
        {
            bAtqb_Dsi = PHPAL_I14443P3B_DATARATE_212;
 800ae76:	2301      	movs	r3, #1
 800ae78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ae7c:	e002      	b.n	800ae84 <phacDiscLoop_Sw_Int_ActivateB+0x190>
        }
        else
        {
            bAtqb_Dsi = PHPAL_I14443P3B_DATARATE_106;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (bBitRateCapability & 0x04U)
 800ae84:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ae88:	f003 0304 	and.w	r3, r3, #4
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d003      	beq.n	800ae98 <phacDiscLoop_Sw_Int_ActivateB+0x1a4>
        {
            bAtqb_Dri = PHPAL_I14443P3B_DATARATE_848;
 800ae90:	2303      	movs	r3, #3
 800ae92:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ae96:	e016      	b.n	800aec6 <phacDiscLoop_Sw_Int_ActivateB+0x1d2>
        }
        else if (bBitRateCapability & 0x02U)
 800ae98:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ae9c:	f003 0302 	and.w	r3, r3, #2
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d003      	beq.n	800aeac <phacDiscLoop_Sw_Int_ActivateB+0x1b8>
        {
            bAtqb_Dri = PHPAL_I14443P3B_DATARATE_424;
 800aea4:	2302      	movs	r3, #2
 800aea6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800aeaa:	e00c      	b.n	800aec6 <phacDiscLoop_Sw_Int_ActivateB+0x1d2>
        }
        else if (bBitRateCapability & 0x01U)
 800aeac:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800aeb0:	f003 0301 	and.w	r3, r3, #1
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d003      	beq.n	800aec0 <phacDiscLoop_Sw_Int_ActivateB+0x1cc>
        {
            bAtqb_Dri = PHPAL_I14443P3B_DATARATE_212;
 800aeb8:	2301      	movs	r3, #1
 800aeba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800aebe:	e002      	b.n	800aec6 <phacDiscLoop_Sw_Int_ActivateB+0x1d2>
        }
        else
        {
            bAtqb_Dri = PHPAL_I14443P3B_DATARATE_106;
 800aec0:	2300      	movs	r3, #0
 800aec2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        }

        if ((bDsi != bAtqb_Dsi) && (bDsi > bAtqb_Dsi))
 800aec6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800aeca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aece:	429a      	cmp	r2, r3
 800aed0:	d009      	beq.n	800aee6 <phacDiscLoop_Sw_Int_ActivateB+0x1f2>
 800aed2:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800aed6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aeda:	429a      	cmp	r2, r3
 800aedc:	d903      	bls.n	800aee6 <phacDiscLoop_Sw_Int_ActivateB+0x1f2>
        {
            bDsi = bAtqb_Dsi;
 800aede:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aee2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        }

        if ((bDri != bAtqb_Dri) && (bDri > bAtqb_Dri))
 800aee6:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800aeea:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d009      	beq.n	800af06 <phacDiscLoop_Sw_Int_ActivateB+0x212>
 800aef2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800aef6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800aefa:	429a      	cmp	r2, r3
 800aefc:	d903      	bls.n	800af06 <phacDiscLoop_Sw_Int_ActivateB+0x212>
        {
            bDri = bAtqb_Dri;
 800aefe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800af02:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        }

        if (bBitRateCapability & 0x80U)
 800af06:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	da14      	bge.n	800af38 <phacDiscLoop_Sw_Int_ActivateB+0x244>
        {
            /* Only same bit rate allowed in both directions. */
            if (bDsi != bDri)
 800af0e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800af12:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800af16:	429a      	cmp	r2, r3
 800af18:	d00e      	beq.n	800af38 <phacDiscLoop_Sw_Int_ActivateB+0x244>
            {
                (bDsi < bDri) ? (bDri = bDsi) : (bDsi = bDri);
 800af1a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800af1e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800af22:	429a      	cmp	r2, r3
 800af24:	d204      	bcs.n	800af30 <phacDiscLoop_Sw_Int_ActivateB+0x23c>
 800af26:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800af2a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800af2e:	e003      	b.n	800af38 <phacDiscLoop_Sw_Int_ActivateB+0x244>
 800af30:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800af34:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            }
        }
    }

    PH_CHECK_SUCCESS_FCT(status, phpalI14443p3b_Attrib(
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800af3c:	78fa      	ldrb	r2, [r7, #3]
 800af3e:	4613      	mov	r3, r2
 800af40:	009b      	lsls	r3, r3, #2
 800af42:	4413      	add	r3, r2
 800af44:	009b      	lsls	r3, r3, #2
 800af46:	33c8      	adds	r3, #200	@ 0xc8
 800af48:	687a      	ldr	r2, [r7, #4]
 800af4a:	4413      	add	r3, r2
 800af4c:	1d5c      	adds	r4, r3, #5
 800af4e:	78fa      	ldrb	r2, [r7, #3]
 800af50:	6879      	ldr	r1, [r7, #4]
 800af52:	4613      	mov	r3, r2
 800af54:	009b      	lsls	r3, r3, #2
 800af56:	4413      	add	r3, r2
 800af58:	009b      	lsls	r3, r3, #2
 800af5a:	440b      	add	r3, r1
 800af5c:	33da      	adds	r3, #218	@ 0xda
 800af5e:	7819      	ldrb	r1, [r3, #0]
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f893 50c4 	ldrb.w	r5, [r3, #196]	@ 0xc4
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800af6c:	687a      	ldr	r2, [r7, #4]
 800af6e:	32dd      	adds	r2, #221	@ 0xdd
 800af70:	9203      	str	r2, [sp, #12]
 800af72:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800af76:	9202      	str	r2, [sp, #8]
 800af78:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800af7c:	9201      	str	r2, [sp, #4]
 800af7e:	9300      	str	r3, [sp, #0]
 800af80:	462b      	mov	r3, r5
 800af82:	460a      	mov	r2, r1
 800af84:	4621      	mov	r1, r4
 800af86:	f009 ffaf 	bl	8014ee8 <phpalI14443p3b_Sw_Attrib>
 800af8a:	4603      	mov	r3, r0
 800af8c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800af8e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800af90:	2b00      	cmp	r3, #0
 800af92:	d001      	beq.n	800af98 <phacDiscLoop_Sw_Int_ActivateB+0x2a4>
 800af94:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800af96:	e079      	b.n	800b08c <phacDiscLoop_Sw_Int_ActivateB+0x398>
        pDataParams->sTypeBTargetInfo.bCid,
        bDri,
        bDsi,
        &pDataParams->sTypeBTargetInfo.sTypeB_I3P4.bMbli));

    if (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO)
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800af9e:	2b01      	cmp	r3, #1
 800afa0:	d027      	beq.n	800aff2 <phacDiscLoop_Sw_Int_ActivateB+0x2fe>
    {
        /* Update Dri and Dsi parameters with currently applied values. */
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p3b_GetConfig(
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afa6:	f107 0208 	add.w	r2, r7, #8
 800afaa:	2104      	movs	r1, #4
 800afac:	4618      	mov	r0, r3
 800afae:	f009 fe99 	bl	8014ce4 <phpalI14443p3b_Sw_GetConfig>
 800afb2:	4603      	mov	r3, r0
 800afb4:	847b      	strh	r3, [r7, #34]	@ 0x22
 800afb6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d001      	beq.n	800afc0 <phacDiscLoop_Sw_Int_ActivateB+0x2cc>
 800afbc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800afbe:	e065      	b.n	800b08c <phacDiscLoop_Sw_Int_ActivateB+0x398>
            pDataParams->pPal1443p3bDataParams,
            PHPAL_I14443P3B_CONFIG_DRI,
            &wDataRate));
        pDataParams->sTypeBTargetInfo.bDri = (uint8_t)wDataRate;
 800afc0:	893b      	ldrh	r3, [r7, #8]
 800afc2:	b2da      	uxtb	r2, r3
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7

        PH_CHECK_SUCCESS_FCT(status, phpalI14443p3b_GetConfig(
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afce:	f107 0208 	add.w	r2, r7, #8
 800afd2:	2105      	movs	r1, #5
 800afd4:	4618      	mov	r0, r3
 800afd6:	f009 fe85 	bl	8014ce4 <phpalI14443p3b_Sw_GetConfig>
 800afda:	4603      	mov	r3, r0
 800afdc:	847b      	strh	r3, [r7, #34]	@ 0x22
 800afde:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d001      	beq.n	800afe8 <phacDiscLoop_Sw_Int_ActivateB+0x2f4>
 800afe4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800afe6:	e051      	b.n	800b08c <phacDiscLoop_Sw_Int_ActivateB+0x398>
            pDataParams->pPal1443p3bDataParams,
            PHPAL_I14443P3B_CONFIG_DSI,
            &wDataRate));
        pDataParams->sTypeBTargetInfo.bDsi = (uint8_t)wDataRate;
 800afe8:	893b      	ldrh	r3, [r7, #8]
 800afea:	b2da      	uxtb	r2, r3
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
    }

    /* Retrieve 14443-3b protocol parameter */
    PH_CHECK_SUCCESS_FCT(status, phpalI14443p3b_GetProtocolParams(
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800aff6:	f107 040d 	add.w	r4, r7, #13
 800affa:	f107 020e 	add.w	r2, r7, #14
 800affe:	f107 010f 	add.w	r1, r7, #15
 800b002:	f107 030a 	add.w	r3, r7, #10
 800b006:	9302      	str	r3, [sp, #8]
 800b008:	f107 030b 	add.w	r3, r7, #11
 800b00c:	9301      	str	r3, [sp, #4]
 800b00e:	f107 030c 	add.w	r3, r7, #12
 800b012:	9300      	str	r3, [sp, #0]
 800b014:	4623      	mov	r3, r4
 800b016:	f00a fa25 	bl	8015464 <phpalI14443p3b_Sw_GetProtocolParams>
 800b01a:	4603      	mov	r3, r0
 800b01c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800b01e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b020:	2b00      	cmp	r3, #0
 800b022:	d001      	beq.n	800b028 <phacDiscLoop_Sw_Int_ActivateB+0x334>
 800b024:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b026:	e031      	b.n	800b08c <phacDiscLoop_Sw_Int_ActivateB+0x398>
        &bFwi,
        &bFsdi,
        &bFsci));

    /* EMVCo v3.1: Limit the FSCI value to be used based on the RdLib execution environment. */
    if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b02e:	2b01      	cmp	r3, #1
 800b030:	d109      	bne.n	800b046 <phacDiscLoop_Sw_Int_ActivateB+0x352>
    {
        if (bFsci > pDataParams->bFsciMax)
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 800b038:	7abb      	ldrb	r3, [r7, #10]
 800b03a:	429a      	cmp	r2, r3
 800b03c:	d203      	bcs.n	800b046 <phacDiscLoop_Sw_Int_ActivateB+0x352>
        {
            bFsci = pDataParams->bFsciMax;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b044:	72bb      	strb	r3, [r7, #10]
        }
    }

    /* Set 14443-4 protocol parameter */
    status = phpalI14443p4_SetProtocol(
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 800b04a:	7bfd      	ldrb	r5, [r7, #15]
 800b04c:	7bbe      	ldrb	r6, [r7, #14]
 800b04e:	f897 c00d 	ldrb.w	ip, [r7, #13]
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	f893 30c6 	ldrb.w	r3, [r3, #198]	@ 0xc6
 800b058:	7b3a      	ldrb	r2, [r7, #12]
 800b05a:	7af9      	ldrb	r1, [r7, #11]
 800b05c:	7ab8      	ldrb	r0, [r7, #10]
 800b05e:	9003      	str	r0, [sp, #12]
 800b060:	9102      	str	r1, [sp, #8]
 800b062:	9201      	str	r2, [sp, #4]
 800b064:	9300      	str	r3, [sp, #0]
 800b066:	4663      	mov	r3, ip
 800b068:	4632      	mov	r2, r6
 800b06a:	4629      	mov	r1, r5
 800b06c:	4620      	mov	r0, r4
 800b06e:	f00a fc2c 	bl	80158ca <phpalI14443p4_Sw_SetProtocol>
 800b072:	4603      	mov	r3, r0
 800b074:	847b      	strh	r3, [r7, #34]	@ 0x22
        bFsdi,
        bFsci);

#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_I3P4B_TAGS */

    pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].bSleep = 0U;
 800b076:	78fa      	ldrb	r2, [r7, #3]
 800b078:	6879      	ldr	r1, [r7, #4]
 800b07a:	4613      	mov	r3, r2
 800b07c:	009b      	lsls	r3, r3, #2
 800b07e:	4413      	add	r3, r2
 800b080:	009b      	lsls	r3, r3, #2
 800b082:	440b      	add	r3, r1
 800b084:	33dc      	adds	r3, #220	@ 0xdc
 800b086:	2200      	movs	r2, #0
 800b088:	701a      	strb	r2, [r3, #0]
    return status;
 800b08a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */
}
 800b08c:	4618      	mov	r0, r3
 800b08e:	372c      	adds	r7, #44	@ 0x2c
 800b090:	46bd      	mov	sp, r7
 800b092:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b094 <phacDiscLoop_Sw_Int_CheckForDuplication>:
static phStatus_t phacDiscLoop_Sw_Int_CheckForDuplication(
                                                          phacDiscLoop_Sw_DataParams_t * pDataParams,
                                                          uint8_t *pID,
                                                          uint8_t *pIsDuplicate
                                                          )
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b086      	sub	sp, #24
 800b098:	af00      	add	r7, sp, #0
 800b09a:	60f8      	str	r0, [r7, #12]
 800b09c:	60b9      	str	r1, [r7, #8]
 800b09e:	607a      	str	r2, [r7, #4]
    uint8_t PH_MEMLOC_COUNT bIndex = 0x00;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	75fb      	strb	r3, [r7, #23]

    *pIsDuplicate = PH_OFF;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	701a      	strb	r2, [r3, #0]

    for(bIndex = 0; bIndex < pDataParams->sTypeFTargetInfo.bTotalTagsFound; bIndex++)
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	75fb      	strb	r3, [r7, #23]
 800b0ae:	e019      	b.n	800b0e4 <phacDiscLoop_Sw_Int_CheckForDuplication+0x50>
    {   /* Skip Identical Entry */
        if((memcmp(pID, pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm, PHAC_DISCLOOP_FELICA_IDM_LENGTH + PHAC_DISCLOOP_FELICA_PMM_LENGTH )) == 0)
 800b0b0:	7dfa      	ldrb	r2, [r7, #23]
 800b0b2:	4613      	mov	r3, r2
 800b0b4:	005b      	lsls	r3, r3, #1
 800b0b6:	4413      	add	r3, r2
 800b0b8:	00da      	lsls	r2, r3, #3
 800b0ba:	1ad2      	subs	r2, r2, r3
 800b0bc:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 800b0c0:	68fa      	ldr	r2, [r7, #12]
 800b0c2:	4413      	add	r3, r2
 800b0c4:	3304      	adds	r3, #4
 800b0c6:	2210      	movs	r2, #16
 800b0c8:	4619      	mov	r1, r3
 800b0ca:	68b8      	ldr	r0, [r7, #8]
 800b0cc:	f013 feca 	bl	801ee64 <memcmp>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d103      	bne.n	800b0de <phacDiscLoop_Sw_Int_CheckForDuplication+0x4a>
        {
            *pIsDuplicate = PH_ON;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	2201      	movs	r2, #1
 800b0da:	701a      	strb	r2, [r3, #0]
            /* Update baud rate if device is detected with higher baud rate */
            break;
 800b0dc:	e008      	b.n	800b0f0 <phacDiscLoop_Sw_Int_CheckForDuplication+0x5c>
    for(bIndex = 0; bIndex < pDataParams->sTypeFTargetInfo.bTotalTagsFound; bIndex++)
 800b0de:	7dfb      	ldrb	r3, [r7, #23]
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	75fb      	strb	r3, [r7, #23]
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800b0ea:	7dfa      	ldrb	r2, [r7, #23]
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d3df      	bcc.n	800b0b0 <phacDiscLoop_Sw_Int_CheckForDuplication+0x1c>
        }
    }
    return PH_ERR_SUCCESS;
 800b0f0:	2300      	movs	r3, #0
}
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	3718      	adds	r7, #24
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bd80      	pop	{r7, pc}

0800b0fa <phacDiscLoop_Sw_Int_UpdateSensFResp>:
                                                      phacDiscLoop_Sw_DataParams_t * pDataParams,
                                                      uint8_t *pID,
                                                      uint8_t bIdLen,
                                                      uint16_t wCurrentBaudBitPos
                                                      )
{
 800b0fa:	b580      	push	{r7, lr}
 800b0fc:	b086      	sub	sp, #24
 800b0fe:	af00      	add	r7, sp, #0
 800b100:	60f8      	str	r0, [r7, #12]
 800b102:	60b9      	str	r1, [r7, #8]
 800b104:	4611      	mov	r1, r2
 800b106:	461a      	mov	r2, r3
 800b108:	460b      	mov	r3, r1
 800b10a:	71fb      	strb	r3, [r7, #7]
 800b10c:	4613      	mov	r3, r2
 800b10e:	80bb      	strh	r3, [r7, #4]
    phStatus_t PH_MEMLOC_REM   wStatus = PH_ERR_SUCCESS;
 800b110:	2300      	movs	r3, #0
 800b112:	82bb      	strh	r3, [r7, #20]
    uint8_t    PH_MEMLOC_REM   bIsDuplicate;
    uint8_t    PH_MEMLOC_REM   bTotalTagsFound = 0x00;
 800b114:	2300      	movs	r3, #0
 800b116:	75fb      	strb	r3, [r7, #23]
    uint16_t   PH_MEMLOC_REM   wRequestCode;

    PH_CHECK_SUCCESS_FCT(wStatus, phacDiscLoop_Sw_Int_CheckForDuplication(pDataParams, &pID[0x00], &bIsDuplicate));
 800b118:	f107 0313 	add.w	r3, r7, #19
 800b11c:	461a      	mov	r2, r3
 800b11e:	68b9      	ldr	r1, [r7, #8]
 800b120:	68f8      	ldr	r0, [r7, #12]
 800b122:	f7ff ffb7 	bl	800b094 <phacDiscLoop_Sw_Int_CheckForDuplication>
 800b126:	4603      	mov	r3, r0
 800b128:	82bb      	strh	r3, [r7, #20]
 800b12a:	8abb      	ldrh	r3, [r7, #20]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d001      	beq.n	800b134 <phacDiscLoop_Sw_Int_UpdateSensFResp+0x3a>
 800b130:	8abb      	ldrh	r3, [r7, #20]
 800b132:	e086      	b.n	800b242 <phacDiscLoop_Sw_Int_UpdateSensFResp+0x148>
    if(0U == (bIsDuplicate))
 800b134:	7cfb      	ldrb	r3, [r7, #19]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d179      	bne.n	800b22e <phacDiscLoop_Sw_Int_UpdateSensFResp+0x134>
    {
        /* get Request code is enable */
        PH_CHECK_SUCCESS_FCT(wStatus, phpalFelica_GetConfig(pDataParams->pPalFelicaDataParams, PHPAL_FELICA_CONFIG_RC, &wRequestCode));
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b13e:	f107 0210 	add.w	r2, r7, #16
 800b142:	2100      	movs	r1, #0
 800b144:	4618      	mov	r0, r3
 800b146:	f008 fee8 	bl	8013f1a <phpalFelica_Sw_GetConfig>
 800b14a:	4603      	mov	r3, r0
 800b14c:	82bb      	strh	r3, [r7, #20]
 800b14e:	8abb      	ldrh	r3, [r7, #20]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d001      	beq.n	800b158 <phacDiscLoop_Sw_Int_UpdateSensFResp+0x5e>
 800b154:	8abb      	ldrh	r3, [r7, #20]
 800b156:	e074      	b.n	800b242 <phacDiscLoop_Sw_Int_UpdateSensFResp+0x148>

        pDataParams->sTypeFTargetInfo.aTypeFTag[pDataParams->sTypeFTargetInfo.bTotalTagsFound + bTotalTagsFound].bLength = (uint8_t) bIdLen;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800b15e:	461a      	mov	r2, r3
 800b160:	7dfb      	ldrb	r3, [r7, #23]
 800b162:	441a      	add	r2, r3
 800b164:	68f9      	ldr	r1, [r7, #12]
 800b166:	4613      	mov	r3, r2
 800b168:	005b      	lsls	r3, r3, #1
 800b16a:	4413      	add	r3, r2
 800b16c:	00da      	lsls	r2, r3, #3
 800b16e:	1ad2      	subs	r2, r2, r3
 800b170:	188b      	adds	r3, r1, r2
 800b172:	33a8      	adds	r3, #168	@ 0xa8
 800b174:	79fa      	ldrb	r2, [r7, #7]
 800b176:	701a      	strb	r2, [r3, #0]

        /* Copy RD(Request Data) if received */
        if((wRequestCode != PH_OFF) && (bIdLen > (PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH)))
 800b178:	8a3b      	ldrh	r3, [r7, #16]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d018      	beq.n	800b1b0 <phacDiscLoop_Sw_Int_UpdateSensFResp+0xb6>
 800b17e:	79fb      	ldrb	r3, [r7, #7]
 800b180:	2b10      	cmp	r3, #16
 800b182:	d915      	bls.n	800b1b0 <phacDiscLoop_Sw_Int_UpdateSensFResp+0xb6>
        {
            (void)memcpy((uint8_t *)&(pDataParams->sTypeFTargetInfo.aTypeFTag[pDataParams->sTypeFTargetInfo.bTotalTagsFound + bTotalTagsFound].aRD), &pID[PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH], PHPAL_FELICA_RD_LENGTH);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800b18a:	461a      	mov	r2, r3
 800b18c:	7dfb      	ldrb	r3, [r7, #23]
 800b18e:	441a      	add	r2, r3
 800b190:	4613      	mov	r3, r2
 800b192:	005b      	lsls	r3, r3, #1
 800b194:	4413      	add	r3, r2
 800b196:	00da      	lsls	r2, r3, #3
 800b198:	1ad2      	subs	r2, r2, r3
 800b19a:	f102 03a0 	add.w	r3, r2, #160	@ 0xa0
 800b19e:	68fa      	ldr	r2, [r7, #12]
 800b1a0:	4413      	add	r3, r2
 800b1a2:	3304      	adds	r3, #4
 800b1a4:	68ba      	ldr	r2, [r7, #8]
 800b1a6:	3210      	adds	r2, #16
 800b1a8:	8812      	ldrh	r2, [r2, #0]
 800b1aa:	b292      	uxth	r2, r2
 800b1ac:	801a      	strh	r2, [r3, #0]
 800b1ae:	e014      	b.n	800b1da <phacDiscLoop_Sw_Int_UpdateSensFResp+0xe0>
        }
        else
        {
            (void)memset((uint8_t *)&(pDataParams->sTypeFTargetInfo.aTypeFTag[pDataParams->sTypeFTargetInfo.bTotalTagsFound + bTotalTagsFound].aRD), 0x00, PHPAL_FELICA_RD_LENGTH);
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800b1b6:	461a      	mov	r2, r3
 800b1b8:	7dfb      	ldrb	r3, [r7, #23]
 800b1ba:	441a      	add	r2, r3
 800b1bc:	4613      	mov	r3, r2
 800b1be:	005b      	lsls	r3, r3, #1
 800b1c0:	4413      	add	r3, r2
 800b1c2:	00da      	lsls	r2, r3, #3
 800b1c4:	1ad2      	subs	r2, r2, r3
 800b1c6:	f102 03a0 	add.w	r3, r2, #160	@ 0xa0
 800b1ca:	68fa      	ldr	r2, [r7, #12]
 800b1cc:	4413      	add	r3, r2
 800b1ce:	3304      	adds	r3, #4
 800b1d0:	2202      	movs	r2, #2
 800b1d2:	2100      	movs	r1, #0
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	f013 fe55 	bl	801ee84 <memset>
        }

        /* Copy IDMmPMm */
        (void)memcpy( (uint8_t *)&(pDataParams->sTypeFTargetInfo.aTypeFTag[pDataParams->sTypeFTargetInfo.bTotalTagsFound + bTotalTagsFound].aIDmPMm), pID, (PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH));
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800b1e0:	461a      	mov	r2, r3
 800b1e2:	7dfb      	ldrb	r3, [r7, #23]
 800b1e4:	441a      	add	r2, r3
 800b1e6:	4613      	mov	r3, r2
 800b1e8:	005b      	lsls	r3, r3, #1
 800b1ea:	4413      	add	r3, r2
 800b1ec:	00da      	lsls	r2, r3, #3
 800b1ee:	1ad2      	subs	r2, r2, r3
 800b1f0:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 800b1f4:	68fa      	ldr	r2, [r7, #12]
 800b1f6:	4413      	add	r3, r2
 800b1f8:	3304      	adds	r3, #4
 800b1fa:	2210      	movs	r2, #16
 800b1fc:	68b9      	ldr	r1, [r7, #8]
 800b1fe:	4618      	mov	r0, r3
 800b200:	f013 febf 	bl	801ef82 <memcpy>
        pDataParams->sTypeFTargetInfo.aTypeFTag[pDataParams->sTypeFTargetInfo.bTotalTagsFound + bTotalTagsFound].bBaud = (uint8_t)(wCurrentBaudBitPos & 0xFFU);
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800b20a:	461a      	mov	r2, r3
 800b20c:	7dfb      	ldrb	r3, [r7, #23]
 800b20e:	441a      	add	r2, r3
 800b210:	88bb      	ldrh	r3, [r7, #4]
 800b212:	b2d8      	uxtb	r0, r3
 800b214:	68f9      	ldr	r1, [r7, #12]
 800b216:	4613      	mov	r3, r2
 800b218:	005b      	lsls	r3, r3, #1
 800b21a:	4413      	add	r3, r2
 800b21c:	00da      	lsls	r2, r3, #3
 800b21e:	1ad2      	subs	r2, r2, r3
 800b220:	188b      	adds	r3, r1, r2
 800b222:	33a6      	adds	r3, #166	@ 0xa6
 800b224:	4602      	mov	r2, r0
 800b226:	701a      	strb	r2, [r3, #0]

        /* Increment Tag count */
        bTotalTagsFound++;
 800b228:	7dfb      	ldrb	r3, [r7, #23]
 800b22a:	3301      	adds	r3, #1
 800b22c:	75fb      	strb	r3, [r7, #23]
    }

    pDataParams->sTypeFTargetInfo.bTotalTagsFound += bTotalTagsFound;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	f893 2090 	ldrb.w	r2, [r3, #144]	@ 0x90
 800b234:	7dfb      	ldrb	r3, [r7, #23]
 800b236:	4413      	add	r3, r2
 800b238:	b2da      	uxtb	r2, r3
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return PH_ERR_SUCCESS;
 800b240:	2300      	movs	r3, #0
}
 800b242:	4618      	mov	r0, r3
 800b244:	3718      	adds	r7, #24
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <phacDiscLoop_Sw_Int_SendSensFReq>:

                                                      phacDiscLoop_Sw_DataParams_t * pDataParams,
                                                      uint8_t bNumTimeSlots,
                                                      uint16_t wCurrentBaudBitPos
                                                      )
{
 800b24a:	b590      	push	{r4, r7, lr}
 800b24c:	b08b      	sub	sp, #44	@ 0x2c
 800b24e:	af02      	add	r7, sp, #8
 800b250:	6078      	str	r0, [r7, #4]
 800b252:	460b      	mov	r3, r1
 800b254:	70fb      	strb	r3, [r7, #3]
 800b256:	4613      	mov	r3, r2
 800b258:	803b      	strh	r3, [r7, #0]
    phStatus_t PH_MEMLOC_REM wStatus = PH_ERR_INTERNAL_ERROR;
 800b25a:	237f      	movs	r3, #127	@ 0x7f
 800b25c:	83fb      	strh	r3, [r7, #30]
    uint8_t    PH_MEMLOC_BUF baSystemCode[2] = {PHPAL_FELICA_SYSTEM_CODE_BYTE_0,
 800b25e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b262:	83bb      	strh	r3, [r7, #28]
                                                PHPAL_FELICA_SYSTEM_CODE_BYTE_1};
    uint16_t   PH_MEMLOC_REM wTemp = 0U;
 800b264:	2300      	movs	r3, #0
 800b266:	837b      	strh	r3, [r7, #26]
    uint8_t *  PH_MEMLOC_REM pId = NULL;
 800b268:	2300      	movs	r3, #0
 800b26a:	617b      	str	r3, [r7, #20]
    uint8_t *  PH_MEMLOC_REM pRxBuff = NULL;
 800b26c:	2300      	movs	r3, #0
 800b26e:	613b      	str	r3, [r7, #16]
    uint8_t    PH_MEMLOC_REM bIdLen;
    phStatus_t PH_MEMLOC_REM wFrameStatus;

    /* send ReqC command */
    wStatus = phpalFelica_ReqC(pDataParams->pPalFelicaDataParams, baSystemCode, bNumTimeSlots, &pRxBuff, &wTemp);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b274:	f107 0410 	add.w	r4, r7, #16
 800b278:	78fa      	ldrb	r2, [r7, #3]
 800b27a:	f107 011c 	add.w	r1, r7, #28
 800b27e:	f107 031a 	add.w	r3, r7, #26
 800b282:	9300      	str	r3, [sp, #0]
 800b284:	4623      	mov	r3, r4
 800b286:	f008 fc5d 	bl	8013b44 <phpalFelica_Sw_ReqC>
 800b28a:	4603      	mov	r3, r0
 800b28c:	83fb      	strh	r3, [r7, #30]

    if((wStatus & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800b28e:	8bfb      	ldrh	r3, [r7, #30]
 800b290:	b2db      	uxtb	r3, r3
 800b292:	2b00      	cmp	r3, #0
 800b294:	d164      	bne.n	800b360 <phacDiscLoop_Sw_Int_SendSensFReq+0x116>
    {
        if(bNumTimeSlots > PHPAL_FELICA_NUMSLOTS_1)
 800b296:	78fb      	ldrb	r3, [r7, #3]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d048      	beq.n	800b32e <phacDiscLoop_Sw_Int_SendSensFReq+0xe4>
        {
            /* get total number of response frame */
            PH_CHECK_SUCCESS_FCT(wStatus, phpalFelica_GetConfig(pDataParams->pPalFelicaDataParams, PH_PALFELICA_CONFIG_NUM_RESPONSE_FRAMES, &wTemp));
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2a0:	f107 021a 	add.w	r2, r7, #26
 800b2a4:	2101      	movs	r1, #1
 800b2a6:	4618      	mov	r0, r3
 800b2a8:	f008 fe37 	bl	8013f1a <phpalFelica_Sw_GetConfig>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	83fb      	strh	r3, [r7, #30]
 800b2b0:	8bfb      	ldrh	r3, [r7, #30]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d037      	beq.n	800b326 <phacDiscLoop_Sw_Int_SendSensFReq+0xdc>
 800b2b6:	8bfb      	ldrh	r3, [r7, #30]
 800b2b8:	e053      	b.n	800b362 <phacDiscLoop_Sw_Int_SendSensFReq+0x118>

            while(0U != wTemp)
            {
                bIdLen = 0x00;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	73fb      	strb	r3, [r7, #15]
                wFrameStatus = 0x00;
 800b2be:	2300      	movs	r3, #0
 800b2c0:	81bb      	strh	r3, [r7, #12]
                /* retrieve IDmPMm one by one for all frames */
                PH_CHECK_SUCCESS_FCT(wStatus, phpalFelica_GetFrameInfo(
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b2c6:	8b7b      	ldrh	r3, [r7, #26]
 800b2c8:	b2d9      	uxtb	r1, r3
 800b2ca:	693a      	ldr	r2, [r7, #16]
 800b2cc:	f107 040c 	add.w	r4, r7, #12
 800b2d0:	f107 030f 	add.w	r3, r7, #15
 800b2d4:	9301      	str	r3, [sp, #4]
 800b2d6:	f107 0314 	add.w	r3, r7, #20
 800b2da:	9300      	str	r3, [sp, #0]
 800b2dc:	4623      	mov	r3, r4
 800b2de:	f008 fd47 	bl	8013d70 <phpalFelica_Sw_GetFrameInfo>
 800b2e2:	4603      	mov	r3, r0
 800b2e4:	83fb      	strh	r3, [r7, #30]
 800b2e6:	8bfb      	ldrh	r3, [r7, #30]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d001      	beq.n	800b2f0 <phacDiscLoop_Sw_Int_SendSensFReq+0xa6>
 800b2ec:	8bfb      	ldrh	r3, [r7, #30]
 800b2ee:	e038      	b.n	800b362 <phacDiscLoop_Sw_Int_SendSensFReq+0x118>
                                                    pRxBuff,
                                                    &wFrameStatus,
                                                    &pId,
                                                    &bIdLen));

                if(wFrameStatus == PH_ERR_SUCCESS)
 800b2f0:	89bb      	ldrh	r3, [r7, #12]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d10c      	bne.n	800b310 <phacDiscLoop_Sw_Int_SendSensFReq+0xc6>
                {
                    /* store received IDmPMm */
                    PH_CHECK_SUCCESS_FCT(wStatus, phacDiscLoop_Sw_Int_UpdateSensFResp(pDataParams, pId, bIdLen, wCurrentBaudBitPos));
 800b2f6:	6979      	ldr	r1, [r7, #20]
 800b2f8:	7bfa      	ldrb	r2, [r7, #15]
 800b2fa:	883b      	ldrh	r3, [r7, #0]
 800b2fc:	6878      	ldr	r0, [r7, #4]
 800b2fe:	f7ff fefc 	bl	800b0fa <phacDiscLoop_Sw_Int_UpdateSensFResp>
 800b302:	4603      	mov	r3, r0
 800b304:	83fb      	strh	r3, [r7, #30]
 800b306:	8bfb      	ldrh	r3, [r7, #30]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d001      	beq.n	800b310 <phacDiscLoop_Sw_Int_SendSensFReq+0xc6>
 800b30c:	8bfb      	ldrh	r3, [r7, #30]
 800b30e:	e028      	b.n	800b362 <phacDiscLoop_Sw_Int_SendSensFReq+0x118>
                }
                wTemp--;
 800b310:	8b7b      	ldrh	r3, [r7, #26]
 800b312:	3b01      	subs	r3, #1
 800b314:	b29b      	uxth	r3, r3
 800b316:	837b      	strh	r3, [r7, #26]

                /* Check for device limit */
                if(pDataParams->sTypeFTargetInfo.bTotalTagsFound >= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F212])
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f893 2090 	ldrb.w	r2, [r3, #144]	@ 0x90
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	7b1b      	ldrb	r3, [r3, #12]
 800b322:	429a      	cmp	r2, r3
 800b324:	d211      	bcs.n	800b34a <phacDiscLoop_Sw_Int_SendSensFReq+0x100>
            while(0U != wTemp)
 800b326:	8b7b      	ldrh	r3, [r7, #26]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d1c6      	bne.n	800b2ba <phacDiscLoop_Sw_Int_SendSensFReq+0x70>
 800b32c:	e00e      	b.n	800b34c <phacDiscLoop_Sw_Int_SendSensFReq+0x102>
            }
        }
        else
        {
            /* store received IDmPMm */
            PH_CHECK_SUCCESS_FCT(wStatus, phacDiscLoop_Sw_Int_UpdateSensFResp(pDataParams, pRxBuff, (uint8_t)wTemp, wCurrentBaudBitPos));
 800b32e:	6939      	ldr	r1, [r7, #16]
 800b330:	8b7b      	ldrh	r3, [r7, #26]
 800b332:	b2da      	uxtb	r2, r3
 800b334:	883b      	ldrh	r3, [r7, #0]
 800b336:	6878      	ldr	r0, [r7, #4]
 800b338:	f7ff fedf 	bl	800b0fa <phacDiscLoop_Sw_Int_UpdateSensFResp>
 800b33c:	4603      	mov	r3, r0
 800b33e:	83fb      	strh	r3, [r7, #30]
 800b340:	8bfb      	ldrh	r3, [r7, #30]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d002      	beq.n	800b34c <phacDiscLoop_Sw_Int_SendSensFReq+0x102>
 800b346:	8bfb      	ldrh	r3, [r7, #30]
 800b348:	e00b      	b.n	800b362 <phacDiscLoop_Sw_Int_SendSensFReq+0x118>
                    break;
 800b34a:	bf00      	nop
        }

        /*Response is success but no device found*/
        if(pDataParams->sTypeFTargetInfo.bTotalTagsFound == 0U)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800b352:	2b00      	cmp	r3, #0
 800b354:	d102      	bne.n	800b35c <phacDiscLoop_Sw_Int_SendSensFReq+0x112>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_AC_DISCLOOP);
 800b356:	f244 037f 	movw	r3, #16511	@ 0x407f
 800b35a:	e002      	b.n	800b362 <phacDiscLoop_Sw_Int_SendSensFReq+0x118>
        }
        else
        {
            return PH_ERR_SUCCESS;
 800b35c:	2300      	movs	r3, #0
 800b35e:	e000      	b.n	800b362 <phacDiscLoop_Sw_Int_SendSensFReq+0x118>
        }
    }

    return wStatus;
 800b360:	8bfb      	ldrh	r3, [r7, #30]
}
 800b362:	4618      	mov	r0, r3
 800b364:	3724      	adds	r7, #36	@ 0x24
 800b366:	46bd      	mov	sp, r7
 800b368:	bd90      	pop	{r4, r7, pc}

0800b36a <phacDiscLoop_Sw_DetTechTypeF>:
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

phStatus_t phacDiscLoop_Sw_DetTechTypeF(
                                        phacDiscLoop_Sw_DataParams_t *pDataParams
                                        )
{
 800b36a:	b580      	push	{r7, lr}
 800b36c:	b084      	sub	sp, #16
 800b36e:	af00      	add	r7, sp, #0
 800b370:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    phStatus_t PH_MEMLOC_REM wStatus = PH_ERR_INTERNAL_ERROR;
 800b372:	237f      	movs	r3, #127	@ 0x7f
 800b374:	81fb      	strh	r3, [r7, #14]
    uint16_t   PH_MEMLOC_REM wCurrentBaudBitPos;

    PH_CHECK_SUCCESS_FCT(wStatus,phpalFelica_SetConfig(pDataParams->pPalFelicaDataParams, PHPAL_FELICA_CONFIG_RC, PH_OFF));
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b37a:	2200      	movs	r2, #0
 800b37c:	2100      	movs	r1, #0
 800b37e:	4618      	mov	r0, r3
 800b380:	f008 fd93 	bl	8013eaa <phpalFelica_Sw_SetConfig>
 800b384:	4603      	mov	r3, r0
 800b386:	81fb      	strh	r3, [r7, #14]
 800b388:	89fb      	ldrh	r3, [r7, #14]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d001      	beq.n	800b392 <phacDiscLoop_Sw_DetTechTypeF+0x28>
 800b38e:	89fb      	ldrh	r3, [r7, #14]
 800b390:	e042      	b.n	800b418 <phacDiscLoop_Sw_DetTechTypeF+0xae>

    /* get current FeliCa baud rate */
    PH_CHECK_SUCCESS_FCT(wStatus, phacDiscLoop_GetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_TYPEF_CUR_BAUD, &wCurrentBaudBitPos));
 800b392:	f107 030c 	add.w	r3, r7, #12
 800b396:	461a      	mov	r2, r3
 800b398:	2157      	movs	r1, #87	@ 0x57
 800b39a:	6878      	ldr	r0, [r7, #4]
 800b39c:	f7fd f9ea 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	81fb      	strh	r3, [r7, #14]
 800b3a4:	89fb      	ldrh	r3, [r7, #14]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d001      	beq.n	800b3ae <phacDiscLoop_Sw_DetTechTypeF+0x44>
 800b3aa:	89fb      	ldrh	r3, [r7, #14]
 800b3ac:	e034      	b.n	800b418 <phacDiscLoop_Sw_DetTechTypeF+0xae>

    /* if any tag has detected, do not reset the tag count */
    if(0U == (pDataParams->bDetectedTechs & (PHAC_DISCLOOP_POS_BIT_MASK_F424 | PHAC_DISCLOOP_POS_BIT_MASK_F212)))
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b3b4:	f003 030c 	and.w	r3, r3, #12
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d103      	bne.n	800b3c4 <phacDiscLoop_Sw_DetTechTypeF+0x5a>
    {
        pDataParams->sTypeFTargetInfo.bTotalTagsFound = 0;
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2200      	movs	r2, #0
 800b3c0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
    }

    /* re-set Collision Pending bit */
    pDataParams->bCollPend &= (uint8_t)~(uint8_t)(wCurrentBaudBitPos & 0xFFU);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	7f9a      	ldrb	r2, [r3, #30]
 800b3c8:	89bb      	ldrh	r3, [r7, #12]
 800b3ca:	b2db      	uxtb	r3, r3
 800b3cc:	43db      	mvns	r3, r3
 800b3ce:	b2db      	uxtb	r3, r3
 800b3d0:	4013      	ands	r3, r2
 800b3d2:	b2da      	uxtb	r2, r3
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	779a      	strb	r2, [r3, #30]
    wStatus = phacDiscLoop_Sw_Int_SendSensFReq(pDataParams, PHPAL_FELICA_NUMSLOTS_4, wCurrentBaudBitPos);
 800b3d8:	89bb      	ldrh	r3, [r7, #12]
 800b3da:	461a      	mov	r2, r3
 800b3dc:	2103      	movs	r1, #3
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f7ff ff33 	bl	800b24a <phacDiscLoop_Sw_Int_SendSensFReq>
 800b3e4:	4603      	mov	r3, r0
 800b3e6:	81fb      	strh	r3, [r7, #14]

    if(0u != (phacDiscLoop_Sw_Int_IsValidPollStatus(wStatus)))
 800b3e8:	89fb      	ldrh	r3, [r7, #14]
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	f7fe fc6f 	bl	8009cce <phacDiscLoop_Sw_Int_IsValidPollStatus>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d00c      	beq.n	800b410 <phacDiscLoop_Sw_DetTechTypeF+0xa6>
    {
        if((wStatus & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800b3f6:	89fb      	ldrh	r3, [r7, #14]
 800b3f8:	b2db      	uxtb	r3, r3
 800b3fa:	2b03      	cmp	r3, #3
 800b3fc:	d10a      	bne.n	800b414 <phacDiscLoop_Sw_DetTechTypeF+0xaa>
        {
            /* set Collision Pending bit */
            pDataParams->bCollPend |= (uint8_t)(wCurrentBaudBitPos & 0xFFU);
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	7f9a      	ldrb	r2, [r3, #30]
 800b402:	89bb      	ldrh	r3, [r7, #12]
 800b404:	b2db      	uxtb	r3, r3
 800b406:	4313      	orrs	r3, r2
 800b408:	b2da      	uxtb	r2, r3
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	779a      	strb	r2, [r3, #30]
 800b40e:	e001      	b.n	800b414 <phacDiscLoop_Sw_DetTechTypeF+0xaa>
        }
    }
    else
    {
        return wStatus;
 800b410:	89fb      	ldrh	r3, [r7, #14]
 800b412:	e001      	b.n	800b418 <phacDiscLoop_Sw_DetTechTypeF+0xae>
    }

    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800b414:	f244 0387 	movw	r3, #16519	@ 0x4087

#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */
}
 800b418:	4618      	mov	r0, r3
 800b41a:	3710      	adds	r7, #16
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}

0800b420 <phacDiscLoop_Sw_Int_CollisionResolutionF>:

phStatus_t phacDiscLoop_Sw_Int_CollisionResolutionF(
                                                    phacDiscLoop_Sw_DataParams_t * pDataParams
                                                    )
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b084      	sub	sp, #16
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    phStatus_t PH_MEMLOC_REM   status;
    uint16_t   PH_MEMLOC_REM   wCurrentBaudBitPos;
    uint8_t    PH_MEMLOC_COUNT bIndex = 0;
 800b428:	2300      	movs	r3, #0
 800b42a:	73fb      	strb	r3, [r7, #15]
    uint8_t    PH_MEMLOC_COUNT bCardIndex;

    PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_GetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_TYPEF_CUR_BAUD, &wCurrentBaudBitPos));
 800b42c:	f107 030a 	add.w	r3, r7, #10
 800b430:	461a      	mov	r2, r3
 800b432:	2157      	movs	r1, #87	@ 0x57
 800b434:	6878      	ldr	r0, [r7, #4]
 800b436:	f7fd f99d 	bl	8008774 <phacDiscLoop_Sw_GetConfig>
 800b43a:	4603      	mov	r3, r0
 800b43c:	81bb      	strh	r3, [r7, #12]
 800b43e:	89bb      	ldrh	r3, [r7, #12]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d001      	beq.n	800b448 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x28>
 800b444:	89bb      	ldrh	r3, [r7, #12]
 800b446:	e0e3      	b.n	800b610 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>

    /* Collision_Pending = 1 and Device limit  = 0 */
    if((0U != ((pDataParams->bCollPend & wCurrentBaudBitPos))) && ((pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F212] == 0x00U)))
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	7f9b      	ldrb	r3, [r3, #30]
 800b44c:	461a      	mov	r2, r3
 800b44e:	897b      	ldrh	r3, [r7, #10]
 800b450:	4013      	ands	r3, r2
 800b452:	2b00      	cmp	r3, #0
 800b454:	d00a      	beq.n	800b46c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x4c>
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	7b1b      	ldrb	r3, [r3, #12]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d106      	bne.n	800b46c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x4c>
    {
        pDataParams->sTypeFTargetInfo.bTotalTagsFound = 0;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2200      	movs	r2, #0
 800b462:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800b466:	f244 0385 	movw	r3, #16517	@ 0x4085
 800b46a:	e0d1      	b.n	800b610 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
    }

    for(bCardIndex = 0; bCardIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bCardIndex++)
 800b46c:	2300      	movs	r3, #0
 800b46e:	73bb      	strb	r3, [r7, #14]
 800b470:	e00d      	b.n	800b48e <phacDiscLoop_Sw_Int_CollisionResolutionF+0x6e>
    {
        /* Clear SLEEP_AF State */
        pDataParams->sTypeFTargetInfo.aTypeFTag[bCardIndex].bSleepAFState = 0U;
 800b472:	7bba      	ldrb	r2, [r7, #14]
 800b474:	6879      	ldr	r1, [r7, #4]
 800b476:	4613      	mov	r3, r2
 800b478:	005b      	lsls	r3, r3, #1
 800b47a:	4413      	add	r3, r2
 800b47c:	00da      	lsls	r2, r3, #3
 800b47e:	1ad2      	subs	r2, r2, r3
 800b480:	188b      	adds	r3, r1, r2
 800b482:	33a7      	adds	r3, #167	@ 0xa7
 800b484:	2200      	movs	r2, #0
 800b486:	701a      	strb	r2, [r3, #0]
    for(bCardIndex = 0; bCardIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bCardIndex++)
 800b488:	7bbb      	ldrb	r3, [r7, #14]
 800b48a:	3301      	adds	r3, #1
 800b48c:	73bb      	strb	r3, [r7, #14]
 800b48e:	7bbb      	ldrb	r3, [r7, #14]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d0ee      	beq.n	800b472 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x52>
    }

    /* Symbol 1 */
    /* Symbol 2*/
    /* Device limit for F424 and F212 is same */
    if(pDataParams->sTypeFTargetInfo.bTotalTagsFound >= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F212])
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f893 2090 	ldrb.w	r2, [r3, #144]	@ 0x90
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	7b1b      	ldrb	r3, [r3, #12]
 800b49e:	429a      	cmp	r2, r3
 800b4a0:	d324      	bcc.n	800b4ec <phacDiscLoop_Sw_Int_CollisionResolutionF+0xcc>
    {
        if (wCurrentBaudBitPos == PHAC_DISCLOOP_CON_BITR_212)
 800b4a2:	897b      	ldrh	r3, [r7, #10]
 800b4a4:	2b04      	cmp	r3, #4
 800b4a6:	d10c      	bne.n	800b4c2 <phacDiscLoop_Sw_Int_CollisionResolutionF+0xa2>
        {
            /* Configure HW for the TypeF technology */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ac:	2103      	movs	r1, #3
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f002 fa3e 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 800b4b4:	4603      	mov	r3, r0
 800b4b6:	81bb      	strh	r3, [r7, #12]
 800b4b8:	89bb      	ldrh	r3, [r7, #12]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d00e      	beq.n	800b4dc <phacDiscLoop_Sw_Int_CollisionResolutionF+0xbc>
 800b4be:	89bb      	ldrh	r3, [r7, #12]
 800b4c0:	e0a6      	b.n	800b610 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
                PHHAL_HW_CARDTYPE_FELICA_212));
        }
        else
        {
            /* Configure HW for the TypeF technology */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4c6:	210a      	movs	r1, #10
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	f002 fa31 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	81bb      	strh	r3, [r7, #12]
 800b4d2:	89bb      	ldrh	r3, [r7, #12]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d001      	beq.n	800b4dc <phacDiscLoop_Sw_Int_CollisionResolutionF+0xbc>
 800b4d8:	89bb      	ldrh	r3, [r7, #12]
 800b4da:	e099      	b.n	800b610 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
                pDataParams->pHalDataParams,
                PHHAL_HW_CARDTYPE_FELICA_424));
        }

        /* Symbol 8 */
        pDataParams->bNumOfCards = pDataParams->sTypeFTargetInfo.bTotalTagsFound;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f893 2090 	ldrb.w	r2, [r3, #144]	@ 0x90
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        return PH_ERR_SUCCESS;
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	e091      	b.n	800b610 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
    }

    /* Re-set Collision Pending bit */
    pDataParams->bCollPend &= (uint8_t)~(uint8_t)(wCurrentBaudBitPos & 0xFFU);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	7f9a      	ldrb	r2, [r3, #30]
 800b4f0:	897b      	ldrh	r3, [r7, #10]
 800b4f2:	b2db      	uxtb	r3, r3
 800b4f4:	43db      	mvns	r3, r3
 800b4f6:	b2db      	uxtb	r3, r3
 800b4f8:	4013      	ands	r3, r2
 800b4fa:	b2da      	uxtb	r2, r3
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	779a      	strb	r2, [r3, #30]

    /* Symbol 3 */
    /* SENSF_REQ with TSN := 0Fh, RC := 00h, SC := FFFFh */
    status = phpalFelica_SetConfig(pDataParams->pPalFelicaDataParams, PHPAL_FELICA_CONFIG_RC, 0);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b504:	2200      	movs	r2, #0
 800b506:	2100      	movs	r1, #0
 800b508:	4618      	mov	r0, r3
 800b50a:	f008 fcce 	bl	8013eaa <phpalFelica_Sw_SetConfig>
 800b50e:	4603      	mov	r3, r0
 800b510:	81bb      	strh	r3, [r7, #12]
    PH_CHECK_SUCCESS(status);
 800b512:	89bb      	ldrh	r3, [r7, #12]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d001      	beq.n	800b51c <phacDiscLoop_Sw_Int_CollisionResolutionF+0xfc>
 800b518:	89bb      	ldrh	r3, [r7, #12]
 800b51a:	e079      	b.n	800b610 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>

    /* Apply Guard time.(GTFB) */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	8a9b      	ldrh	r3, [r3, #20]
 800b524:	461a      	mov	r2, r3
 800b526:	2135      	movs	r1, #53	@ 0x35
 800b528:	f002 ff7e 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800b52c:	4603      	mov	r3, r0
 800b52e:	81bb      	strh	r3, [r7, #12]
 800b530:	89bb      	ldrh	r3, [r7, #12]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d001      	beq.n	800b53a <phacDiscLoop_Sw_Int_CollisionResolutionF+0x11a>
 800b536:	89bb      	ldrh	r3, [r7, #12]
 800b538:	e06a      	b.n	800b610 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F212]));

    if (wCurrentBaudBitPos == PHAC_DISCLOOP_CON_BITR_212)
 800b53a:	897b      	ldrh	r3, [r7, #10]
 800b53c:	2b04      	cmp	r3, #4
 800b53e:	d10c      	bne.n	800b55a <phacDiscLoop_Sw_Int_CollisionResolutionF+0x13a>
    {
        /* Configure HW for the TypeF technology */
        PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b544:	2103      	movs	r1, #3
 800b546:	4618      	mov	r0, r3
 800b548:	f002 f9f2 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 800b54c:	4603      	mov	r3, r0
 800b54e:	81bb      	strh	r3, [r7, #12]
 800b550:	89bb      	ldrh	r3, [r7, #12]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d00e      	beq.n	800b574 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x154>
 800b556:	89bb      	ldrh	r3, [r7, #12]
 800b558:	e05a      	b.n	800b610 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
            PHHAL_HW_CARDTYPE_FELICA_212));
    }
    else
    {
        /* Configure HW for the TypeF technology */
        PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b55e:	210a      	movs	r1, #10
 800b560:	4618      	mov	r0, r3
 800b562:	f002 f9e5 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 800b566:	4603      	mov	r3, r0
 800b568:	81bb      	strh	r3, [r7, #12]
 800b56a:	89bb      	ldrh	r3, [r7, #12]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d001      	beq.n	800b574 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x154>
 800b570:	89bb      	ldrh	r3, [r7, #12]
 800b572:	e04d      	b.n	800b610 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
            pDataParams->pHalDataParams,
            PHHAL_HW_CARDTYPE_FELICA_424));
    }

    status = phacDiscLoop_Sw_Int_SendSensFReq(pDataParams, PHPAL_FELICA_NUMSLOTS_16, wCurrentBaudBitPos);
 800b574:	897b      	ldrh	r3, [r7, #10]
 800b576:	461a      	mov	r2, r3
 800b578:	210f      	movs	r1, #15
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f7ff fe65 	bl	800b24a <phacDiscLoop_Sw_Int_SendSensFReq>
 800b580:	4603      	mov	r3, r0
 800b582:	81bb      	strh	r3, [r7, #12]
    PH_CHECK_SUCCESS(status);
 800b584:	89bb      	ldrh	r3, [r7, #12]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d001      	beq.n	800b58e <phacDiscLoop_Sw_Int_CollisionResolutionF+0x16e>
 800b58a:	89bb      	ldrh	r3, [r7, #12]
 800b58c:	e040      	b.n	800b610 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>

    /* Symbol 5 */
    /* Check for NFC-DEP Protocol presence within all received responses */
    bIndex = 0x00;
 800b58e:	2300      	movs	r3, #0
 800b590:	73fb      	strb	r3, [r7, #15]
    while(bIndex < pDataParams->sTypeFTargetInfo.bTotalTagsFound)
 800b592:	e030      	b.n	800b5f6 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1d6>
    {
        if ((pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm[0] == 0x01U) &&
 800b594:	7bfa      	ldrb	r2, [r7, #15]
 800b596:	6879      	ldr	r1, [r7, #4]
 800b598:	4613      	mov	r3, r2
 800b59a:	005b      	lsls	r3, r3, #1
 800b59c:	4413      	add	r3, r2
 800b59e:	00da      	lsls	r2, r3, #3
 800b5a0:	1ad2      	subs	r2, r2, r3
 800b5a2:	188b      	adds	r3, r1, r2
 800b5a4:	3394      	adds	r3, #148	@ 0x94
 800b5a6:	781b      	ldrb	r3, [r3, #0]
 800b5a8:	2b01      	cmp	r3, #1
 800b5aa:	d121      	bne.n	800b5f0 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1d0>
            (pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm[1] == 0xFEU))
 800b5ac:	7bfa      	ldrb	r2, [r7, #15]
 800b5ae:	6879      	ldr	r1, [r7, #4]
 800b5b0:	4613      	mov	r3, r2
 800b5b2:	005b      	lsls	r3, r3, #1
 800b5b4:	4413      	add	r3, r2
 800b5b6:	00da      	lsls	r2, r3, #3
 800b5b8:	1ad2      	subs	r2, r2, r3
 800b5ba:	188b      	adds	r3, r1, r2
 800b5bc:	3395      	adds	r3, #149	@ 0x95
 800b5be:	781b      	ldrb	r3, [r3, #0]
        if ((pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm[0] == 0x01U) &&
 800b5c0:	2bfe      	cmp	r3, #254	@ 0xfe
 800b5c2:	d115      	bne.n	800b5f0 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1d0>
        {
            /* Symbol 6 */
            /* SENSF_REQ with TSN := 0Fh, RC := 01h, SC := FFFFh */
            status = phpalFelica_SetConfig(pDataParams->pPalFelicaDataParams, PHPAL_FELICA_CONFIG_RC, 0x01);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5c8:	2201      	movs	r2, #1
 800b5ca:	2100      	movs	r1, #0
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	f008 fc6c 	bl	8013eaa <phpalFelica_Sw_SetConfig>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	81bb      	strh	r3, [r7, #12]
            PH_CHECK_SUCCESS(status);
 800b5d6:	89bb      	ldrh	r3, [r7, #12]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d001      	beq.n	800b5e0 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1c0>
 800b5dc:	89bb      	ldrh	r3, [r7, #12]
 800b5de:	e017      	b.n	800b610 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>

            status = phacDiscLoop_Sw_Int_SendSensFReq(pDataParams, PHPAL_FELICA_NUMSLOTS_16, wCurrentBaudBitPos);
 800b5e0:	897b      	ldrh	r3, [r7, #10]
 800b5e2:	461a      	mov	r2, r3
 800b5e4:	210f      	movs	r1, #15
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	f7ff fe2f 	bl	800b24a <phacDiscLoop_Sw_Int_SendSensFReq>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	81bb      	strh	r3, [r7, #12]
            /* Symbol 7 */
            /* The NFC Forum Device SHALL check for any Valid SENSF_RES Response(s) received during processing of Symbol 4
             * whether an identical entry already exists in GRE_SENSF_RES[], and if not, store the SENSF_RES in GRE_SENSF_RES[]
             */
         }
        bIndex++;
 800b5f0:	7bfb      	ldrb	r3, [r7, #15]
 800b5f2:	3301      	adds	r3, #1
 800b5f4:	73fb      	strb	r3, [r7, #15]
    while(bIndex < pDataParams->sTypeFTargetInfo.bTotalTagsFound)
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800b5fc:	7bfa      	ldrb	r2, [r7, #15]
 800b5fe:	429a      	cmp	r2, r3
 800b600:	d3c8      	bcc.n	800b594 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x174>
    } /* while(bIndex < pDataParams->sTypeFTargetInfo.bTotalTagsFound) */

    pDataParams->bNumOfCards = pDataParams->sTypeFTargetInfo.bTotalTagsFound;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	f893 2090 	ldrb.w	r2, [r3, #144]	@ 0x90
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    return PH_ERR_SUCCESS;
 800b60e:	2300      	movs	r3, #0
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */
}
 800b610:	4618      	mov	r0, r3
 800b612:	3710      	adds	r7, #16
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}

0800b618 <phacDiscLoop_Sw_Int_ActivateF>:

phStatus_t phacDiscLoop_Sw_Int_ActivateF(
                                         phacDiscLoop_Sw_DataParams_t * pDataParams,
                                         uint8_t  bTypeFTagIdx
                                         )
{
 800b618:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b61c:	b092      	sub	sp, #72	@ 0x48
 800b61e:	af06      	add	r7, sp, #24
 800b620:	6078      	str	r0, [r7, #4]
 800b622:	460b      	mov	r3, r1
 800b624:	70fb      	strb	r3, [r7, #3]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    phStatus_t PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 800b626:	2300      	movs	r3, #0
 800b628:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    uint8_t    PH_MEMLOC_REM bIsDuplicate = 0x00;
 800b62a:	2300      	movs	r3, #0
 800b62c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t    PH_MEMLOC_BUF baSystemCode[2] = {PHPAL_FELICA_SYSTEM_CODE_BYTE_0,
 800b630:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b634:	853b      	strh	r3, [r7, #40]	@ 0x28
                                                PHPAL_FELICA_SYSTEM_CODE_BYTE_1};
    uint8_t *  PH_MEMLOC_REM pRxBuff = NULL;
 800b636:	2300      	movs	r3, #0
 800b638:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t *  PH_MEMLOC_REM pId = NULL;
 800b63a:	2300      	movs	r3, #0
 800b63c:	623b      	str	r3, [r7, #32]
    uint16_t   PH_MEMLOC_REM wFrameStatus;
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS
    uint8_t    PH_MEMLOC_BUF aNfcId3[10];
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS */

    if ((bTypeFTagIdx >= pDataParams->sTypeFTargetInfo.bTotalTagsFound) || ( bTypeFTagIdx >= PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED ))
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800b644:	78fa      	ldrb	r2, [r7, #3]
 800b646:	429a      	cmp	r2, r3
 800b648:	d202      	bcs.n	800b650 <phacDiscLoop_Sw_Int_ActivateF+0x38>
 800b64a:	78fb      	ldrb	r3, [r7, #3]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d002      	beq.n	800b656 <phacDiscLoop_Sw_Int_ActivateF+0x3e>
    {
        /* Out of range or no such card found yet */
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800b650:	f244 0321 	movw	r3, #16417	@ 0x4021
 800b654:	e105      	b.n	800b862 <phacDiscLoop_Sw_Int_ActivateF+0x24a>
    }

    /* set given card ID to FeliCa data param */
    PH_CHECK_SUCCESS_FCT(status, phpalFelica_SetSerialNo(
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b65a:	78fa      	ldrb	r2, [r7, #3]
 800b65c:	4613      	mov	r3, r2
 800b65e:	005b      	lsls	r3, r3, #1
 800b660:	4413      	add	r3, r2
 800b662:	00da      	lsls	r2, r3, #3
 800b664:	1ad2      	subs	r2, r2, r3
 800b666:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 800b66a:	687a      	ldr	r2, [r7, #4]
 800b66c:	4413      	add	r3, r2
 800b66e:	3304      	adds	r3, #4
 800b670:	4619      	mov	r1, r3
 800b672:	f008 fc06 	bl	8013e82 <phpalFelica_Sw_SetSerialNo>
 800b676:	4603      	mov	r3, r0
 800b678:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b67a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d001      	beq.n	800b684 <phacDiscLoop_Sw_Int_ActivateF+0x6c>
 800b680:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b682:	e0ee      	b.n	800b862 <phacDiscLoop_Sw_Int_ActivateF+0x24a>
                                                         pDataParams->pPalFelicaDataParams,
                                                         pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].aIDmPMm)
                                                        );
    /* Symbol 0 */
    if ((pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].aIDmPMm[0] == 0x01U) &&
 800b684:	78fa      	ldrb	r2, [r7, #3]
 800b686:	6879      	ldr	r1, [r7, #4]
 800b688:	4613      	mov	r3, r2
 800b68a:	005b      	lsls	r3, r3, #1
 800b68c:	4413      	add	r3, r2
 800b68e:	00da      	lsls	r2, r3, #3
 800b690:	1ad2      	subs	r2, r2, r3
 800b692:	188b      	adds	r3, r1, r2
 800b694:	3394      	adds	r3, #148	@ 0x94
 800b696:	781b      	ldrb	r3, [r3, #0]
 800b698:	2b01      	cmp	r3, #1
 800b69a:	f040 80d6 	bne.w	800b84a <phacDiscLoop_Sw_Int_ActivateF+0x232>
        (pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].aIDmPMm[1] == 0xFEU))
 800b69e:	78fa      	ldrb	r2, [r7, #3]
 800b6a0:	6879      	ldr	r1, [r7, #4]
 800b6a2:	4613      	mov	r3, r2
 800b6a4:	005b      	lsls	r3, r3, #1
 800b6a6:	4413      	add	r3, r2
 800b6a8:	00da      	lsls	r2, r3, #3
 800b6aa:	1ad2      	subs	r2, r2, r3
 800b6ac:	188b      	adds	r3, r1, r2
 800b6ae:	3395      	adds	r3, #149	@ 0x95
 800b6b0:	781b      	ldrb	r3, [r3, #0]
    if ((pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].aIDmPMm[0] == 0x01U) &&
 800b6b2:	2bfe      	cmp	r3, #254	@ 0xfe
 800b6b4:	f040 80c9 	bne.w	800b84a <phacDiscLoop_Sw_Int_ActivateF+0x232>
    {
        /* Single device is detected. Activation is already done during collision resolution */
        /* Symbol 1 */
        if (pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].bSleepAFState != 0U)
 800b6b8:	78fa      	ldrb	r2, [r7, #3]
 800b6ba:	6879      	ldr	r1, [r7, #4]
 800b6bc:	4613      	mov	r3, r2
 800b6be:	005b      	lsls	r3, r3, #1
 800b6c0:	4413      	add	r3, r2
 800b6c2:	00da      	lsls	r2, r3, #3
 800b6c4:	1ad2      	subs	r2, r2, r3
 800b6c6:	188b      	adds	r3, r1, r2
 800b6c8:	33a7      	adds	r3, #167	@ 0xa7
 800b6ca:	781b      	ldrb	r3, [r3, #0]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d076      	beq.n	800b7be <phacDiscLoop_Sw_Int_ActivateF+0x1a6>
        {
            /* Symbol 2 */
            /* SENSF_REQ with TSN := 03h, RC := 00h, SC := FFFFh */
            status = phpalFelica_SetConfig(pDataParams->pPalFelicaDataParams, PHPAL_FELICA_CONFIG_RC, 0);
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	2100      	movs	r1, #0
 800b6d8:	4618      	mov	r0, r3
 800b6da:	f008 fbe6 	bl	8013eaa <phpalFelica_Sw_SetConfig>
 800b6de:	4603      	mov	r3, r0
 800b6e0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            PH_CHECK_SUCCESS(status);
 800b6e2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d001      	beq.n	800b6ec <phacDiscLoop_Sw_Int_ActivateF+0xd4>
 800b6e8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b6ea:	e0ba      	b.n	800b862 <phacDiscLoop_Sw_Int_ActivateF+0x24a>

            status = phpalFelica_ReqC(pDataParams->pPalFelicaDataParams, baSystemCode, PHPAL_FELICA_NUMSLOTS_4, &pRxBuff, &wLen);
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b6f0:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800b6f4:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800b6f8:	f107 031e 	add.w	r3, r7, #30
 800b6fc:	9300      	str	r3, [sp, #0]
 800b6fe:	4613      	mov	r3, r2
 800b700:	2203      	movs	r2, #3
 800b702:	f008 fa1f 	bl	8013b44 <phpalFelica_Sw_ReqC>
 800b706:	4603      	mov	r3, r0
 800b708:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            PH_CHECK_SUCCESS(status);
 800b70a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d001      	beq.n	800b714 <phacDiscLoop_Sw_Int_ActivateF+0xfc>
 800b710:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b712:	e0a6      	b.n	800b862 <phacDiscLoop_Sw_Int_ActivateF+0x24a>

            /* Symbol 3 */
            pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].bSleepAFState = 0U;
 800b714:	78fa      	ldrb	r2, [r7, #3]
 800b716:	6879      	ldr	r1, [r7, #4]
 800b718:	4613      	mov	r3, r2
 800b71a:	005b      	lsls	r3, r3, #1
 800b71c:	4413      	add	r3, r2
 800b71e:	00da      	lsls	r2, r3, #3
 800b720:	1ad2      	subs	r2, r2, r3
 800b722:	188b      	adds	r3, r1, r2
 800b724:	33a7      	adds	r3, #167	@ 0xa7
 800b726:	2200      	movs	r2, #0
 800b728:	701a      	strb	r2, [r3, #0]

            PH_CHECK_SUCCESS_FCT(status, phpalFelica_GetConfig(pDataParams->pPalFelicaDataParams, PH_PALFELICA_CONFIG_NUM_RESPONSE_FRAMES, &wFrames));
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b72e:	f107 021c 	add.w	r2, r7, #28
 800b732:	2101      	movs	r1, #1
 800b734:	4618      	mov	r0, r3
 800b736:	f008 fbf0 	bl	8013f1a <phpalFelica_Sw_GetConfig>
 800b73a:	4603      	mov	r3, r0
 800b73c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b73e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b740:	2b00      	cmp	r3, #0
 800b742:	d02e      	beq.n	800b7a2 <phacDiscLoop_Sw_Int_ActivateF+0x18a>
 800b744:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b746:	e08c      	b.n	800b862 <phacDiscLoop_Sw_Int_ActivateF+0x24a>

                while((0U != wFrames) && (0U == bIsDuplicate))
                {
                    IdLen = 0x00;
 800b748:	2300      	movs	r3, #0
 800b74a:	76fb      	strb	r3, [r7, #27]
                    wFrameStatus = 0x00;
 800b74c:	2300      	movs	r3, #0
 800b74e:	833b      	strh	r3, [r7, #24]

                    PH_CHECK_SUCCESS_FCT(status, phpalFelica_GetFrameInfo(
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b754:	8bbb      	ldrh	r3, [r7, #28]
 800b756:	b2d9      	uxtb	r1, r3
 800b758:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b75a:	f107 0418 	add.w	r4, r7, #24
 800b75e:	f107 031b 	add.w	r3, r7, #27
 800b762:	9301      	str	r3, [sp, #4]
 800b764:	f107 0320 	add.w	r3, r7, #32
 800b768:	9300      	str	r3, [sp, #0]
 800b76a:	4623      	mov	r3, r4
 800b76c:	f008 fb00 	bl	8013d70 <phpalFelica_Sw_GetFrameInfo>
 800b770:	4603      	mov	r3, r0
 800b772:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b774:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b776:	2b00      	cmp	r3, #0
 800b778:	d001      	beq.n	800b77e <phacDiscLoop_Sw_Int_ActivateF+0x166>
 800b77a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b77c:	e071      	b.n	800b862 <phacDiscLoop_Sw_Int_ActivateF+0x24a>
                        &pId,
                        &IdLen));

                    /* Check Device ID into greedy collection  */
                    /* Check Same response already present or not */
                    PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_CheckForDuplication(
 800b77e:	6a3b      	ldr	r3, [r7, #32]
 800b780:	f107 022d 	add.w	r2, r7, #45	@ 0x2d
 800b784:	4619      	mov	r1, r3
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	f7ff fc84 	bl	800b094 <phacDiscLoop_Sw_Int_CheckForDuplication>
 800b78c:	4603      	mov	r3, r0
 800b78e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b790:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b792:	2b00      	cmp	r3, #0
 800b794:	d001      	beq.n	800b79a <phacDiscLoop_Sw_Int_ActivateF+0x182>
 800b796:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b798:	e063      	b.n	800b862 <phacDiscLoop_Sw_Int_ActivateF+0x24a>
                        pDataParams,
                        pId,
                        &bIsDuplicate));

                    wFrames--;
 800b79a:	8bbb      	ldrh	r3, [r7, #28]
 800b79c:	3b01      	subs	r3, #1
 800b79e:	b29b      	uxth	r3, r3
 800b7a0:	83bb      	strh	r3, [r7, #28]
                while((0U != wFrames) && (0U == bIsDuplicate))
 800b7a2:	8bbb      	ldrh	r3, [r7, #28]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d003      	beq.n	800b7b0 <phacDiscLoop_Sw_Int_ActivateF+0x198>
 800b7a8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d0cb      	beq.n	800b748 <phacDiscLoop_Sw_Int_ActivateF+0x130>
                }

            /* If same response is not present means Device not present
             * or some other error has occurred
             * Report DiscLoop Failure in this case */
            if(0U == (bIsDuplicate))
 800b7b0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d102      	bne.n	800b7be <phacDiscLoop_Sw_Int_ActivateF+0x1a6>
            {
                return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_FAILURE, PH_COMP_AC_DISCLOOP);
 800b7b8:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 800b7bc:	e051      	b.n	800b862 <phacDiscLoop_Sw_Int_ActivateF+0x24a>
            }
        }
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS
        /* Symbol 4 */
        (void)memcpy(aNfcId3, pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].aIDmPMm, PHAC_DISCLOOP_FELICA_IDM_LENGTH);
 800b7be:	78fa      	ldrb	r2, [r7, #3]
 800b7c0:	4613      	mov	r3, r2
 800b7c2:	005b      	lsls	r3, r3, #1
 800b7c4:	4413      	add	r3, r2
 800b7c6:	00da      	lsls	r2, r3, #3
 800b7c8:	1ad2      	subs	r2, r2, r3
 800b7ca:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 800b7ce:	687a      	ldr	r2, [r7, #4]
 800b7d0:	4413      	add	r3, r2
 800b7d2:	1d19      	adds	r1, r3, #4
 800b7d4:	f107 030c 	add.w	r3, r7, #12
 800b7d8:	2208      	movs	r2, #8
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f013 fbd1 	bl	801ef82 <memcpy>

        aNfcId3[8] = 0;
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	753b      	strb	r3, [r7, #20]
        aNfcId3[9] = 0;
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	757b      	strb	r3, [r7, #21]

        /* Activate the P2P capable FeliCa card */
        PH_CHECK_SUCCESS_FCT(status, phpalI18092mPI_Atr(
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	f893 e0ac 	ldrb.w	lr, [r3, #172]	@ 0xac
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	f893 80ad 	ldrb.w	r8, [r3, #173]	@ 0xad
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	f893 30ae 	ldrb.w	r3, [r3, #174]	@ 0xae
 800b7fe:	687a      	ldr	r2, [r7, #4]
 800b800:	f892 20af 	ldrb.w	r2, [r2, #175]	@ 0xaf
 800b804:	6879      	ldr	r1, [r7, #4]
 800b806:	f8d1 10b0 	ldr.w	r1, [r1, #176]	@ 0xb0
 800b80a:	6878      	ldr	r0, [r7, #4]
 800b80c:	f890 00b4 	ldrb.w	r0, [r0, #180]	@ 0xb4
 800b810:	687c      	ldr	r4, [r7, #4]
 800b812:	f8d4 40b8 	ldr.w	r4, [r4, #184]	@ 0xb8
 800b816:	687d      	ldr	r5, [r7, #4]
 800b818:	35bc      	adds	r5, #188	@ 0xbc
 800b81a:	f107 0c0c 	add.w	ip, r7, #12
 800b81e:	9505      	str	r5, [sp, #20]
 800b820:	9404      	str	r4, [sp, #16]
 800b822:	9003      	str	r0, [sp, #12]
 800b824:	9102      	str	r1, [sp, #8]
 800b826:	9201      	str	r2, [sp, #4]
 800b828:	9300      	str	r3, [sp, #0]
 800b82a:	4643      	mov	r3, r8
 800b82c:	4672      	mov	r2, lr
 800b82e:	4661      	mov	r1, ip
 800b830:	4630      	mov	r0, r6
 800b832:	f00b f965 	bl	8016b00 <phpalI18092mPI_Sw_Atr>
 800b836:	4603      	mov	r3, r0
 800b838:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b83a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d001      	beq.n	800b844 <phacDiscLoop_Sw_Int_ActivateF+0x22c>
 800b840:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b842:	e00e      	b.n	800b862 <phacDiscLoop_Sw_Int_ActivateF+0x24a>
            pDataParams->sTypeFTargetInfo.sTypeF_P2P.pGi,
            pDataParams->sTypeFTargetInfo.sTypeF_P2P.bGiLength,
            pDataParams->sTypeFTargetInfo.sTypeF_P2P.pAtrRes,
            &(pDataParams->sTypeFTargetInfo.sTypeF_P2P.bAtrResLength)));

        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_PASSIVE_TARGET_ACTIVATED, PH_COMP_AC_DISCLOOP);
 800b844:	f244 038d 	movw	r3, #16525	@ 0x408d
 800b848:	e00b      	b.n	800b862 <phacDiscLoop_Sw_Int_ActivateF+0x24a>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS */
    }
    else
    {
       /* Symbol 7 */
       pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].bSleepAFState = 0U;
 800b84a:	78fa      	ldrb	r2, [r7, #3]
 800b84c:	6879      	ldr	r1, [r7, #4]
 800b84e:	4613      	mov	r3, r2
 800b850:	005b      	lsls	r3, r3, #1
 800b852:	4413      	add	r3, r2
 800b854:	00da      	lsls	r2, r3, #3
 800b856:	1ad2      	subs	r2, r2, r3
 800b858:	188b      	adds	r3, r1, r2
 800b85a:	33a7      	adds	r3, #167	@ 0xa7
 800b85c:	2200      	movs	r2, #0
 800b85e:	701a      	strb	r2, [r3, #0]
    }
    return PH_ERR_SUCCESS;
 800b860:	2300      	movs	r3, #0
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */
}
 800b862:	4618      	mov	r0, r3
 800b864:	3730      	adds	r7, #48	@ 0x30
 800b866:	46bd      	mov	sp, r7
 800b868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b86c <phacDiscLoop_Sw_Int_Config_GTF>:
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
phStatus_t phacDiscLoop_Sw_Int_Config_GTF(
                                          phacDiscLoop_Sw_DataParams_t * pDataParams,
                                          uint8_t bTechIndex
                                          )
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b084      	sub	sp, #16
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
 800b874:	460b      	mov	r3, r1
 800b876:	70fb      	strb	r3, [r7, #3]
    phStatus_t PH_MEMLOC_REM wStatus = PH_ERR_INTERNAL_ERROR;
 800b878:	237f      	movs	r3, #127	@ 0x7f
 800b87a:	81fb      	strh	r3, [r7, #14]
    /*
     * If either one of FeliCa 212 or FeliCa 424 is polled after Type B polling,
     * then GTbf is applied. Default value is 15.3 ms (PH_NXPNFCRDLIB_CONFIG_B_TO_F_GT).
     * In this case Type B poll is followed by FeliCa poll.
     */
    if((0U != ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_B))) &&
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	789b      	ldrb	r3, [r3, #2]
 800b880:	f003 0302 	and.w	r3, r3, #2
 800b884:	2b00      	cmp	r3, #0
 800b886:	d01e      	beq.n	800b8c6 <phacDiscLoop_Sw_Int_Config_GTF+0x5a>
        ((pDataParams->bFelicaBaud == PHAC_DISCLOOP_CON_BITR_212) ||
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
    if((0U != ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_B))) &&
 800b88e:	2b04      	cmp	r3, #4
 800b890:	d00a      	beq.n	800b8a8 <phacDiscLoop_Sw_Int_Config_GTF+0x3c>
        ((pDataParams->bFelicaBaud == PHAC_DISCLOOP_CON_BITR_424) &&
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
        ((pDataParams->bFelicaBaud == PHAC_DISCLOOP_CON_BITR_212) ||
 800b898:	2b08      	cmp	r3, #8
 800b89a:	d114      	bne.n	800b8c6 <phacDiscLoop_Sw_Int_Config_GTF+0x5a>
        (0U == ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F212))))))
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	789b      	ldrb	r3, [r3, #2]
 800b8a0:	f003 0304 	and.w	r3, r3, #4
        ((pDataParams->bFelicaBaud == PHAC_DISCLOOP_CON_BITR_424) &&
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d10e      	bne.n	800b8c6 <phacDiscLoop_Sw_Int_Config_GTF+0x5a>
    {
        /* apply guard time GTBF */
        PH_CHECK_SUCCESS_FCT(wStatus, phhalHw_SetConfig(
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	8adb      	ldrh	r3, [r3, #22]
 800b8b0:	461a      	mov	r2, r3
 800b8b2:	2135      	movs	r1, #53	@ 0x35
 800b8b4:	f002 fdb8 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	81fb      	strh	r3, [r7, #14]
 800b8bc:	89fb      	ldrh	r3, [r7, #14]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d010      	beq.n	800b8e4 <phacDiscLoop_Sw_Int_Config_GTF+0x78>
 800b8c2:	89fb      	ldrh	r3, [r7, #14]
 800b8c4:	e02a      	b.n	800b91c <phacDiscLoop_Sw_Int_Config_GTF+0xb0>
        /*
         * If Type F polling is not preceded by a Type B poll apply guard time GTFB
         * Default value of GTFB is 20.4ms (PH_NXPNFCRDLIB_CONFIG_TYPEF_GT).
         *
         */
        PH_CHECK_SUCCESS_FCT(wStatus, phhalHw_SetConfig(
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	8a9b      	ldrh	r3, [r3, #20]
 800b8ce:	461a      	mov	r2, r3
 800b8d0:	2135      	movs	r1, #53	@ 0x35
 800b8d2:	f002 fda9 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	81fb      	strh	r3, [r7, #14]
 800b8da:	89fb      	ldrh	r3, [r7, #14]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d001      	beq.n	800b8e4 <phacDiscLoop_Sw_Int_Config_GTF+0x78>
 800b8e0:	89fb      	ldrh	r3, [r7, #14]
 800b8e2:	e01b      	b.n	800b91c <phacDiscLoop_Sw_Int_Config_GTF+0xb0>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
            pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F212]));
    }

    if ((uint8_t)PHAC_DISCLOOP_TECH_TYPE_F424 == bTechIndex)
 800b8e4:	78fb      	ldrb	r3, [r7, #3]
 800b8e6:	2b03      	cmp	r3, #3
 800b8e8:	d10b      	bne.n	800b902 <phacDiscLoop_Sw_Int_Config_GTF+0x96>
    {
        PH_CHECK_SUCCESS_FCT(wStatus, phacDiscLoop_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_TYPEF_CUR_BAUD, PHAC_DISCLOOP_CON_BITR_424));
 800b8ea:	2208      	movs	r2, #8
 800b8ec:	2157      	movs	r1, #87	@ 0x57
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f7fc fac2 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	81fb      	strh	r3, [r7, #14]
 800b8f8:	89fb      	ldrh	r3, [r7, #14]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d00d      	beq.n	800b91a <phacDiscLoop_Sw_Int_Config_GTF+0xae>
 800b8fe:	89fb      	ldrh	r3, [r7, #14]
 800b900:	e00c      	b.n	800b91c <phacDiscLoop_Sw_Int_Config_GTF+0xb0>
    }
    else
    {
        PH_CHECK_SUCCESS_FCT(wStatus, phacDiscLoop_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_TYPEF_CUR_BAUD, PHAC_DISCLOOP_CON_BITR_212));
 800b902:	2204      	movs	r2, #4
 800b904:	2157      	movs	r1, #87	@ 0x57
 800b906:	6878      	ldr	r0, [r7, #4]
 800b908:	f7fc fab6 	bl	8007e78 <phacDiscLoop_Sw_SetConfig>
 800b90c:	4603      	mov	r3, r0
 800b90e:	81fb      	strh	r3, [r7, #14]
 800b910:	89fb      	ldrh	r3, [r7, #14]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d001      	beq.n	800b91a <phacDiscLoop_Sw_Int_Config_GTF+0xae>
 800b916:	89fb      	ldrh	r3, [r7, #14]
 800b918:	e000      	b.n	800b91c <phacDiscLoop_Sw_Int_Config_GTF+0xb0>
    }

    return PH_ERR_SUCCESS;
 800b91a:	2300      	movs	r3, #0
}
 800b91c:	4618      	mov	r0, r3
 800b91e:	3710      	adds	r7, #16
 800b920:	46bd      	mov	sp, r7
 800b922:	bd80      	pop	{r7, pc}

0800b924 <phacDiscLoop_Sw_DetTechTypeI18000p3m3>:
 * Private Functions
 * ****************************************************************************/
phStatus_t phacDiscLoop_Sw_DetTechTypeI18000p3m3(
                                                 phacDiscLoop_Sw_DataParams_t *pDataParams
                                                 )
{
 800b924:	b590      	push	{r4, r7, lr}
 800b926:	b09b      	sub	sp, #108	@ 0x6c
 800b928:	af08      	add	r7, sp, #32
 800b92a:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    phStatus_t PH_MEMLOC_REM status;
    uint8_t    PH_MEMLOC_BUF aSelectCmd[39] = {0};
 800b92c:	f107 031c 	add.w	r3, r7, #28
 800b930:	2227      	movs	r2, #39	@ 0x27
 800b932:	2100      	movs	r1, #0
 800b934:	4618      	mov	r0, r3
 800b936:	f013 faa5 	bl	801ee84 <memset>
    uint8_t    PH_MEMLOC_REM wSelectCmdLen;
    uint8_t    PH_MEMLOC_REM bSelectCmdValidBits;
    uint8_t    PH_MEMLOC_BUF aBeginRoundCmd[3] = {0};
 800b93a:	f107 0314 	add.w	r3, r7, #20
 800b93e:	2100      	movs	r1, #0
 800b940:	460a      	mov	r2, r1
 800b942:	801a      	strh	r2, [r3, #0]
 800b944:	460a      	mov	r2, r1
 800b946:	709a      	strb	r2, [r3, #2]
    uint8_t    PH_MEMLOC_REM bEmptyPointer = 0;
 800b948:	2300      	movs	r3, #0
 800b94a:	74fb      	strb	r3, [r7, #19]
    uint8_t    PH_MEMLOC_REM *pRxBuffer = NULL;
 800b94c:	2300      	movs	r3, #0
 800b94e:	60fb      	str	r3, [r7, #12]
    uint16_t   PH_MEMLOC_REM wRxBufferLen = 0;
 800b950:	2300      	movs	r3, #0
 800b952:	817b      	strh	r3, [r7, #10]

    /* Create select command frame */
    PH_CHECK_SUCCESS_FCT(status, phpalI18000p3m3_CreateSelectCmd(
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800b958:	f107 031a 	add.w	r3, r7, #26
 800b95c:	9307      	str	r3, [sp, #28]
 800b95e:	f107 031b 	add.w	r3, r7, #27
 800b962:	9306      	str	r3, [sp, #24]
 800b964:	f107 031c 	add.w	r3, r7, #28
 800b968:	9305      	str	r3, [sp, #20]
 800b96a:	2300      	movs	r3, #0
 800b96c:	9304      	str	r3, [sp, #16]
 800b96e:	2300      	movs	r3, #0
 800b970:	9303      	str	r3, [sp, #12]
 800b972:	2300      	movs	r3, #0
 800b974:	9302      	str	r3, [sp, #8]
 800b976:	2300      	movs	r3, #0
 800b978:	9301      	str	r3, [sp, #4]
 800b97a:	f107 0313 	add.w	r3, r7, #19
 800b97e:	9300      	str	r3, [sp, #0]
 800b980:	2301      	movs	r3, #1
 800b982:	2200      	movs	r2, #0
 800b984:	2100      	movs	r1, #0
 800b986:	f00a fe97 	bl	80166b8 <phpalI18000p3m3_Sw_CreateSelectCmd>
 800b98a:	4603      	mov	r3, r0
 800b98c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800b990:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b994:	2b00      	cmp	r3, #0
 800b996:	d002      	beq.n	800b99e <phacDiscLoop_Sw_DetTechTypeI18000p3m3+0x7a>
 800b998:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b99c:	e043      	b.n	800ba26 <phacDiscLoop_Sw_DetTechTypeI18000p3m3+0x102>
        aSelectCmd,
        &wSelectCmdLen,
        &bSelectCmdValidBits));

    /* Create BeginRound command frame */
    PH_CHECK_SUCCESS_FCT(status, phpalI18000p3m3_CreateBeginRoundCmd(
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	f893 10ee 	ldrb.w	r1, [r3, #238]	@ 0xee
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	f893 20ed 	ldrb.w	r2, [r3, #237]	@ 0xed
 800b9ae:	f107 0314 	add.w	r3, r7, #20
 800b9b2:	9304      	str	r3, [sp, #16]
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	9303      	str	r3, [sp, #12]
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	9302      	str	r3, [sp, #8]
 800b9bc:	2300      	movs	r3, #0
 800b9be:	9301      	str	r3, [sp, #4]
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	9300      	str	r3, [sp, #0]
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	f00a ff90 	bl	80168ea <phpalI18000p3m3_Sw_CreateBeginRoundCmd>
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800b9d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d002      	beq.n	800b9de <phacDiscLoop_Sw_DetTechTypeI18000p3m3+0xba>
 800b9d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b9dc:	e023      	b.n	800ba26 <phacDiscLoop_Sw_DetTechTypeI18000p3m3+0x102>
        0,
        0,
        aBeginRoundCmd));

    /* Inventory with 1 slot */
    status = phhalHw_I18000p3m3Inventory(
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b9e2:	7efa      	ldrb	r2, [r7, #27]
 800b9e4:	7ebc      	ldrb	r4, [r7, #26]
 800b9e6:	f107 011c 	add.w	r1, r7, #28
 800b9ea:	f107 030a 	add.w	r3, r7, #10
 800b9ee:	9303      	str	r3, [sp, #12]
 800b9f0:	f107 030c 	add.w	r3, r7, #12
 800b9f4:	9302      	str	r3, [sp, #8]
 800b9f6:	2301      	movs	r3, #1
 800b9f8:	9301      	str	r3, [sp, #4]
 800b9fa:	f107 0314 	add.w	r3, r7, #20
 800b9fe:	9300      	str	r3, [sp, #0]
 800ba00:	4623      	mov	r3, r4
 800ba02:	f005 f8b5 	bl	8010b70 <phhalHw_Pn5180_I18000p3m3Inventory>
 800ba06:	4603      	mov	r3, r0
 800ba08:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        aBeginRoundCmd,
        PHHAL_HW_I18000P3M3_ONE_TS_ONLY,
        &pRxBuffer,
        &wRxBufferLen);

    if(0u != (phacDiscLoop_Sw_Int_IsValidPollStatus(status)))
 800ba0c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ba10:	4618      	mov	r0, r3
 800ba12:	f7fe f95c 	bl	8009cce <phacDiscLoop_Sw_Int_IsValidPollStatus>
 800ba16:	4603      	mov	r3, r0
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d002      	beq.n	800ba22 <phacDiscLoop_Sw_DetTechTypeI18000p3m3+0xfe>
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800ba1c:	f244 0387 	movw	r3, #16519	@ 0x4087
 800ba20:	e001      	b.n	800ba26 <phacDiscLoop_Sw_DetTechTypeI18000p3m3+0x102>
    }
    else
    {
        return status;
 800ba22:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
    }
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */
}
 800ba26:	4618      	mov	r0, r3
 800ba28:	374c      	adds	r7, #76	@ 0x4c
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	bd90      	pop	{r4, r7, pc}

0800ba2e <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3>:

phStatus_t phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3(
                                                             phacDiscLoop_Sw_DataParams_t *pDataParams
                                                             )
{
 800ba2e:	b590      	push	{r4, r7, lr}
 800ba30:	b09b      	sub	sp, #108	@ 0x6c
 800ba32:	af08      	add	r7, sp, #32
 800ba34:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    phStatus_t PH_MEMLOC_REM status;
    uint8_t    PH_MEMLOC_COUNT bQ = 4;
 800ba36:	2304      	movs	r3, #4
 800ba38:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t    PH_MEMLOC_BUF aSelectCmd[39] = {0};
 800ba3c:	f107 0318 	add.w	r3, r7, #24
 800ba40:	2227      	movs	r2, #39	@ 0x27
 800ba42:	2100      	movs	r1, #0
 800ba44:	4618      	mov	r0, r3
 800ba46:	f013 fa1d 	bl	801ee84 <memset>
    uint8_t   PH_MEMLOC_REM wSelectCmdLen;
    uint8_t    PH_MEMLOC_REM bSelectCmdValidBits;
    uint8_t    PH_MEMLOC_BUF aBeginRoundCmd[3] = {0};
 800ba4a:	f107 0310 	add.w	r3, r7, #16
 800ba4e:	2100      	movs	r1, #0
 800ba50:	460a      	mov	r2, r1
 800ba52:	801a      	strh	r2, [r3, #0]
 800ba54:	460a      	mov	r2, r1
 800ba56:	709a      	strb	r2, [r3, #2]
    uint8_t    PH_MEMLOC_REM *pRxBuffer = NULL;
 800ba58:	2300      	movs	r3, #0
 800ba5a:	60fb      	str	r3, [r7, #12]
    uint16_t   PH_MEMLOC_REM wRxBufferLen = 0;
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	817b      	strh	r3, [r7, #10]
    uint8_t    PH_MEMLOC_REM bEmptyPointer = 0;
 800ba60:	2300      	movs	r3, #0
 800ba62:	727b      	strb	r3, [r7, #9]
    uint8_t    PH_MEMLOC_REM bMoreCardsPresent;
    uint16_t   PH_MEMLOC_REM wIndex;
    uint8_t    PH_MEMLOC_REM bPcLength;
    uint8_t    PH_MEMLOC_REM bPacketCrcLen;

    wRxBufferLen = 0;
 800ba64:	2300      	movs	r3, #0
 800ba66:	817b      	strh	r3, [r7, #10]
    /* Reset collision pending flag */
    pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	7f9b      	ldrb	r3, [r3, #30]
 800ba6c:	f023 0320 	bic.w	r3, r3, #32
 800ba70:	b2da      	uxtb	r2, r3
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	779a      	strb	r2, [r3, #30]

    /* Reset detected tag count */
    pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound = 0;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	2200      	movs	r2, #0
 800ba7a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDataParams->bNumOfCards = 0;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	2200      	movs	r2, #0
 800ba82:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    /* Reset more card present flag */
    bMoreCardsPresent = PH_OFF;
 800ba86:	2300      	movs	r3, #0
 800ba88:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

    /* Apply Guard time. */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	8b5b      	ldrh	r3, [r3, #26]
 800ba94:	461a      	mov	r2, r3
 800ba96:	2135      	movs	r1, #53	@ 0x35
 800ba98:	f002 fcc6 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800ba9c:	4603      	mov	r3, r0
 800ba9e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800baa2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d002      	beq.n	800bab0 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x82>
 800baaa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800baae:	e1c5      	b.n	800be3c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_18000P3M3]));

    /* Configure HW for the Type 18000p3m3 technology */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bab4:	2106      	movs	r1, #6
 800bab6:	4618      	mov	r0, r3
 800bab8:	f001 ff3a 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 800babc:	4603      	mov	r3, r0
 800babe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800bac2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d002      	beq.n	800bad0 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0xa2>
 800baca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bace:	e1b5      	b.n	800be3c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
        pDataParams->pHalDataParams,
        PHHAL_HW_CARDTYPE_I18000P3M3));

    /* Reset detected tag count */
    pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound = 0;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	2200      	movs	r2, #0
 800bad4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDataParams->bNumOfCards = 0;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2200      	movs	r2, #0
 800badc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    /* Create select command frame */
    PH_CHECK_SUCCESS_FCT(status, phpalI18000p3m3_CreateSelectCmd(
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800bae4:	f107 0316 	add.w	r3, r7, #22
 800bae8:	9307      	str	r3, [sp, #28]
 800baea:	f107 0317 	add.w	r3, r7, #23
 800baee:	9306      	str	r3, [sp, #24]
 800baf0:	f107 0318 	add.w	r3, r7, #24
 800baf4:	9305      	str	r3, [sp, #20]
 800baf6:	2300      	movs	r3, #0
 800baf8:	9304      	str	r3, [sp, #16]
 800bafa:	2300      	movs	r3, #0
 800bafc:	9303      	str	r3, [sp, #12]
 800bafe:	2300      	movs	r3, #0
 800bb00:	9302      	str	r3, [sp, #8]
 800bb02:	2300      	movs	r3, #0
 800bb04:	9301      	str	r3, [sp, #4]
 800bb06:	f107 0309 	add.w	r3, r7, #9
 800bb0a:	9300      	str	r3, [sp, #0]
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	2200      	movs	r2, #0
 800bb10:	2100      	movs	r1, #0
 800bb12:	f00a fdd1 	bl	80166b8 <phpalI18000p3m3_Sw_CreateSelectCmd>
 800bb16:	4603      	mov	r3, r0
 800bb18:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800bb1c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d002      	beq.n	800bb2a <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0xfc>
 800bb24:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bb28:	e188      	b.n	800be3c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
        &wSelectCmdLen,
        &bSelectCmdValidBits));

    do
    {
        if((status & PH_ERR_MASK) == PH_ERR_SUCCESS_CHAINING)
 800bb2a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bb2e:	b2db      	uxtb	r3, r3
 800bb30:	2b71      	cmp	r3, #113	@ 0x71
 800bb32:	d113      	bne.n	800bb5c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x12e>
        {
            /* Resume Inventory */
            status = phhalHw_I18000p3m3ResumeInventory(
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb38:	f107 020a 	add.w	r2, r7, #10
 800bb3c:	f107 010c 	add.w	r1, r7, #12
 800bb40:	4618      	mov	r0, r3
 800bb42:	f005 f9ad 	bl	8010ea0 <phhalHw_Pn5180_18000p3m3ResumeInventory>
 800bb46:	4603      	mov	r3, r0
 800bb48:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                pDataParams->pHalDataParams,
                &pRxBuffer,
                &wRxBufferLen);
            /* Return if status is aborted. */
            PH_CHECK_ABORT(status);
 800bb4c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bb50:	b2db      	uxtb	r3, r3
 800bb52:	2b12      	cmp	r3, #18
 800bb54:	d150      	bne.n	800bbf8 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x1ca>
 800bb56:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bb5a:	e16f      	b.n	800be3c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
        }
        else
        {
            /* Create BeginRound command frame with Q value */
            PH_CHECK_SUCCESS_FCT(status, phpalI18000p3m3_CreateBeginRoundCmd(
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	f893 10ee 	ldrb.w	r1, [r3, #238]	@ 0xee
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	f893 40ed 	ldrb.w	r4, [r3, #237]	@ 0xed
 800bb6c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800bb70:	1c5a      	adds	r2, r3, #1
 800bb72:	f887 2045 	strb.w	r2, [r7, #69]	@ 0x45
 800bb76:	f107 0210 	add.w	r2, r7, #16
 800bb7a:	9204      	str	r2, [sp, #16]
 800bb7c:	9303      	str	r3, [sp, #12]
 800bb7e:	2300      	movs	r3, #0
 800bb80:	9302      	str	r3, [sp, #8]
 800bb82:	2300      	movs	r3, #0
 800bb84:	9301      	str	r3, [sp, #4]
 800bb86:	2300      	movs	r3, #0
 800bb88:	9300      	str	r3, [sp, #0]
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	4622      	mov	r2, r4
 800bb8e:	f00a feac 	bl	80168ea <phpalI18000p3m3_Sw_CreateBeginRoundCmd>
 800bb92:	4603      	mov	r3, r0
 800bb94:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800bb98:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d002      	beq.n	800bba6 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x178>
 800bba0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bba4:	e14a      	b.n	800be3c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
                0,
                bQ++,
                aBeginRoundCmd));

            /* Inventory */
            status = phhalHw_I18000p3m3Inventory(
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800bbaa:	7dfa      	ldrb	r2, [r7, #23]
 800bbac:	7dbc      	ldrb	r4, [r7, #22]
 800bbae:	f107 0118 	add.w	r1, r7, #24
 800bbb2:	f107 030a 	add.w	r3, r7, #10
 800bbb6:	9303      	str	r3, [sp, #12]
 800bbb8:	f107 030c 	add.w	r3, r7, #12
 800bbbc:	9302      	str	r3, [sp, #8]
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	9301      	str	r3, [sp, #4]
 800bbc2:	f107 0310 	add.w	r3, r7, #16
 800bbc6:	9300      	str	r3, [sp, #0]
 800bbc8:	4623      	mov	r3, r4
 800bbca:	f004 ffd1 	bl	8010b70 <phhalHw_Pn5180_I18000p3m3Inventory>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                aBeginRoundCmd,
                PHHAL_HW_I18000P3M3_GET_MAX_RESPS,
                &pRxBuffer,
                &wRxBufferLen);
            /* Return if status is aborted. */
            PH_CHECK_ABORT(status);
 800bbd4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bbd8:	b2db      	uxtb	r3, r3
 800bbda:	2b12      	cmp	r3, #18
 800bbdc:	d102      	bne.n	800bbe4 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x1b6>
 800bbde:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bbe2:	e12b      	b.n	800be3c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>

            /* Reset more card present flag */
            bMoreCardsPresent = PH_OFF;
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

            /* Reset collision pending flag */
            pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	7f9b      	ldrb	r3, [r3, #30]
 800bbee:	f023 0320 	bic.w	r3, r3, #32
 800bbf2:	b2da      	uxtb	r2, r3
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	779a      	strb	r2, [r3, #30]
        }

        /* Reset receive buffer index */
        wIndex = 0;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

        while(wIndex < wRxBufferLen)
 800bbfe:	e0ff      	b.n	800be00 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x3d2>
        {
            if(pRxBuffer[wIndex] == 0U)
 800bc00:	68fa      	ldr	r2, [r7, #12]
 800bc02:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bc06:	4413      	add	r3, r2
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	f040 80cb 	bne.w	800bda6 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x378>
            {
                /* Partial bits shall be 0 as truncation is not set */
                if(pRxBuffer[wIndex + 2U] != 0U)
 800bc10:	68fa      	ldr	r2, [r7, #12]
 800bc12:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bc16:	3302      	adds	r3, #2
 800bc18:	4413      	add	r3, r2
 800bc1a:	781b      	ldrb	r3, [r3, #0]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d002      	beq.n	800bc26 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x1f8>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_AC_DISCLOOP);
 800bc20:	f244 037f 	movw	r3, #16511	@ 0x407f
 800bc24:	e10a      	b.n	800be3c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
                }

                /* StoredPC/PacketPC length */
                bPcLength = 2;
 800bc26:	2302      	movs	r3, #2
 800bc28:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

                /* PacketCRC length */
                bPacketCrcLen = 0;
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                /* Check for XPC Indicator (XI) */
                if(0u != (pRxBuffer[wIndex + 3U] & 0x02U))
 800bc32:	68fa      	ldr	r2, [r7, #12]
 800bc34:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bc38:	3303      	adds	r3, #3
 800bc3a:	4413      	add	r3, r2
 800bc3c:	781b      	ldrb	r3, [r3, #0]
 800bc3e:	f003 0302 	and.w	r3, r3, #2
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d015      	beq.n	800bc72 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x244>
                {
                    /* XPC_W1 length */
                    bPcLength = (uint8_t)(bPcLength + 2U);
 800bc46:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800bc4a:	3302      	adds	r3, #2
 800bc4c:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

                    /* PacketCRC length */
                    bPacketCrcLen = 2;
 800bc50:	2302      	movs	r3, #2
 800bc52:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                    /* Check for XPC Extension Bit (XEB) */
                    if(0u != (pRxBuffer[wIndex + 5U] & 0x80U))
 800bc56:	68fa      	ldr	r2, [r7, #12]
 800bc58:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bc5c:	3305      	adds	r3, #5
 800bc5e:	4413      	add	r3, r2
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	b25b      	sxtb	r3, r3
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	da04      	bge.n	800bc72 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x244>
                    {
                        /* XPC_W2 length */
                        bPcLength = (uint8_t)(bPcLength + 2U);
 800bc68:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800bc6c:	3302      	adds	r3, #2
 800bc6e:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
                    }
                }

                if(pRxBuffer[wIndex + 1U] > (bPcLength + bPacketCrcLen))
 800bc72:	68fa      	ldr	r2, [r7, #12]
 800bc74:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bc78:	3301      	adds	r3, #1
 800bc7a:	4413      	add	r3, r2
 800bc7c:	781b      	ldrb	r3, [r3, #0]
 800bc7e:	4619      	mov	r1, r3
 800bc80:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800bc84:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800bc88:	4413      	add	r3, r2
 800bc8a:	4299      	cmp	r1, r3
 800bc8c:	dd55      	ble.n	800bd3a <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x30c>
                {
                    /* To avoid case of corruption */
                    if((pRxBuffer[wIndex + 1U] - (bPcLength + bPacketCrcLen)) <= (uint8_t)sizeof(pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[pDataParams->bNumOfCards].aUii))
 800bc8e:	68fa      	ldr	r2, [r7, #12]
 800bc90:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bc94:	3301      	adds	r3, #1
 800bc96:	4413      	add	r3, r2
 800bc98:	781b      	ldrb	r3, [r3, #0]
 800bc9a:	4619      	mov	r1, r3
 800bc9c:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800bca0:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800bca4:	4413      	add	r3, r2
 800bca6:	1acb      	subs	r3, r1, r3
 800bca8:	2b3a      	cmp	r3, #58	@ 0x3a
 800bcaa:	dc43      	bgt.n	800bd34 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x306>
                    {
                        /* Copy UII */
                        (void)memcpy(
                            pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[pDataParams->bNumOfCards].aUii,
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800bcb2:	461a      	mov	r2, r3
 800bcb4:	4613      	mov	r3, r2
 800bcb6:	011b      	lsls	r3, r3, #4
 800bcb8:	1a9b      	subs	r3, r3, r2
 800bcba:	009b      	lsls	r3, r3, #2
 800bcbc:	33e8      	adds	r3, #232	@ 0xe8
 800bcbe:	687a      	ldr	r2, [r7, #4]
 800bcc0:	4413      	add	r3, r2
 800bcc2:	f103 0008 	add.w	r0, r3, #8
                        (void)memcpy(
 800bcc6:	68fa      	ldr	r2, [r7, #12]
                            &pRxBuffer[wIndex + 3U + bPcLength],
 800bcc8:	f8b7 1042 	ldrh.w	r1, [r7, #66]	@ 0x42
 800bccc:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800bcd0:	440b      	add	r3, r1
 800bcd2:	3303      	adds	r3, #3
 800bcd4:	18d1      	adds	r1, r2, r3
                            ((size_t)pRxBuffer[wIndex + 1U] - (bPcLength + bPacketCrcLen)));
 800bcd6:	68fa      	ldr	r2, [r7, #12]
 800bcd8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bcdc:	3301      	adds	r3, #1
 800bcde:	4413      	add	r3, r2
 800bce0:	781b      	ldrb	r3, [r3, #0]
 800bce2:	461c      	mov	r4, r3
 800bce4:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800bce8:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800bcec:	4413      	add	r3, r2
                        (void)memcpy(
 800bcee:	1ae3      	subs	r3, r4, r3
 800bcf0:	461a      	mov	r2, r3
 800bcf2:	f013 f946 	bl	801ef82 <memcpy>

                        /* Calculate UII length in bits */
                        pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[pDataParams->bNumOfCards].wUiiLength =
                        		(uint16_t)(((uint16_t)pRxBuffer[wIndex + 1U] - ((uint16_t)bPcLength + (uint16_t)bPacketCrcLen)) * 8U);
 800bcf6:	68fa      	ldr	r2, [r7, #12]
 800bcf8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bcfc:	3301      	adds	r3, #1
 800bcfe:	4413      	add	r3, r2
 800bd00:	781b      	ldrb	r3, [r3, #0]
 800bd02:	4619      	mov	r1, r3
 800bd04:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800bd08:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800bd0c:	4413      	add	r3, r2
 800bd0e:	1acb      	subs	r3, r1, r3
 800bd10:	b29b      	uxth	r3, r3
                        pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[pDataParams->bNumOfCards].wUiiLength =
 800bd12:	687a      	ldr	r2, [r7, #4]
 800bd14:	f892 2022 	ldrb.w	r2, [r2, #34]	@ 0x22
 800bd18:	4611      	mov	r1, r2
                        		(uint16_t)(((uint16_t)pRxBuffer[wIndex + 1U] - ((uint16_t)bPcLength + (uint16_t)bPacketCrcLen)) * 8U);
 800bd1a:	00db      	lsls	r3, r3, #3
 800bd1c:	b298      	uxth	r0, r3
                        pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[pDataParams->bNumOfCards].wUiiLength =
 800bd1e:	687a      	ldr	r2, [r7, #4]
 800bd20:	460b      	mov	r3, r1
 800bd22:	011b      	lsls	r3, r3, #4
 800bd24:	1a5b      	subs	r3, r3, r1
 800bd26:	009b      	lsls	r3, r3, #2
 800bd28:	4413      	add	r3, r2
 800bd2a:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800bd2e:	4602      	mov	r2, r0
 800bd30:	801a      	strh	r2, [r3, #0]
 800bd32:	e010      	b.n	800bd56 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x328>
                    }
                    else
                    {
                        /* In case of a compliant card this scenario should never come */
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_AC_DISCLOOP);
 800bd34:	f244 037f 	movw	r3, #16511	@ 0x407f
 800bd38:	e080      	b.n	800be3c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
                    }
                }
                else
                {
                    pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[pDataParams->bNumOfCards].wUiiLength = 0;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800bd40:	4619      	mov	r1, r3
 800bd42:	687a      	ldr	r2, [r7, #4]
 800bd44:	460b      	mov	r3, r1
 800bd46:	011b      	lsls	r3, r3, #4
 800bd48:	1a5b      	subs	r3, r3, r1
 800bd4a:	009b      	lsls	r3, r3, #2
 800bd4c:	4413      	add	r3, r2
 800bd4e:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800bd52:	2200      	movs	r2, #0
 800bd54:	801a      	strh	r2, [r3, #0]
                }

                /* Increment device count */
                pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound++;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 800bd5c:	3301      	adds	r3, #1
 800bd5e:	b2da      	uxtb	r2, r3
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                pDataParams->bNumOfCards++;
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800bd6c:	3301      	adds	r3, #1
 800bd6e:	b2da      	uxtb	r2, r3
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

                if(pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound >=
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	f893 20ec 	ldrb.w	r2, [r3, #236]	@ 0xec
                    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_18000P3M3])
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	7bdb      	ldrb	r3, [r3, #15]
                if(pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound >=
 800bd80:	429a      	cmp	r2, r3
 800bd82:	d301      	bcc.n	800bd88 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x35a>
                {
                    return PH_ERR_SUCCESS;
 800bd84:	2300      	movs	r3, #0
 800bd86:	e059      	b.n	800be3c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
                }

                wIndex =  (uint16_t)(wIndex + pRxBuffer[wIndex + 1U] + 3U);
 800bd88:	68fa      	ldr	r2, [r7, #12]
 800bd8a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bd8e:	3301      	adds	r3, #1
 800bd90:	4413      	add	r3, r2
 800bd92:	781b      	ldrb	r3, [r3, #0]
 800bd94:	461a      	mov	r2, r3
 800bd96:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bd9a:	4413      	add	r3, r2
 800bd9c:	b29b      	uxth	r3, r3
 800bd9e:	3303      	adds	r3, #3
 800bda0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800bda4:	e02c      	b.n	800be00 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x3d2>
            }
            else if(pRxBuffer[wIndex] == 1U)
 800bda6:	68fa      	ldr	r2, [r7, #12]
 800bda8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bdac:	4413      	add	r3, r2
 800bdae:	781b      	ldrb	r3, [r3, #0]
 800bdb0:	2b01      	cmp	r3, #1
 800bdb2:	d102      	bne.n	800bdba <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x38c>
            {
                /* This should not come as ReqRN is not send */
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_AC_DISCLOOP);
 800bdb4:	f244 037f 	movw	r3, #16511	@ 0x407f
 800bdb8:	e040      	b.n	800be3c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
            }
            else if(pRxBuffer[wIndex] == 2U)
 800bdba:	68fa      	ldr	r2, [r7, #12]
 800bdbc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bdc0:	4413      	add	r3, r2
 800bdc2:	781b      	ldrb	r3, [r3, #0]
 800bdc4:	2b02      	cmp	r3, #2
 800bdc6:	d105      	bne.n	800bdd4 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x3a6>
            {
                /* Timeout */
                wIndex = (uint16_t)(wIndex + 3U);
 800bdc8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bdcc:	3303      	adds	r3, #3
 800bdce:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800bdd2:	e015      	b.n	800be00 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x3d2>
            }
            else
            {
                /* Collision */
                wIndex = (uint16_t)(wIndex + 3U);
 800bdd4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bdd8:	3303      	adds	r3, #3
 800bdda:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
                bMoreCardsPresent = PH_ON;
 800bdde:	2301      	movs	r3, #1
 800bde0:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
                pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	7f9b      	ldrb	r3, [r3, #30]
 800bde8:	f043 0320 	orr.w	r3, r3, #32
 800bdec:	b2da      	uxtb	r2, r3
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	779a      	strb	r2, [r3, #30]

                /* Check for device count */
                if(pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_18000P3M3] == 0x00U)
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	7bdb      	ldrb	r3, [r3, #15]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d102      	bne.n	800be00 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x3d2>
                {
                    /* return collision error */
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 800bdfa:	f244 0381 	movw	r3, #16513	@ 0x4081
 800bdfe:	e01d      	b.n	800be3c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
        while(wIndex < wRxBufferLen)
 800be00:	897b      	ldrh	r3, [r7, #10]
 800be02:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800be06:	429a      	cmp	r2, r3
 800be08:	f4ff aefa 	bcc.w	800bc00 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x1d2>
                }
            }
        }
    }
    while(((bMoreCardsPresent != PH_OFF) && (bQ <= 0x0FU)) || ((status & PH_ERR_MASK) == PH_ERR_SUCCESS_CHAINING));
 800be0c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800be10:	2b00      	cmp	r3, #0
 800be12:	d004      	beq.n	800be1e <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x3f0>
 800be14:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800be18:	2b0f      	cmp	r3, #15
 800be1a:	f67f ae86 	bls.w	800bb2a <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0xfc>
 800be1e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800be22:	b2db      	uxtb	r3, r3
 800be24:	2b71      	cmp	r3, #113	@ 0x71
 800be26:	f43f ae80 	beq.w	800bb2a <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0xfc>

    if(0U != (pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound))
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 800be30:	2b00      	cmp	r3, #0
 800be32:	d001      	beq.n	800be38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40a>
    {
        return PH_ERR_SUCCESS;
 800be34:	2300      	movs	r3, #0
 800be36:	e001      	b.n	800be3c <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
    }
    else
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800be38:	f244 0385 	movw	r3, #16517	@ 0x4085
    }
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */
}
 800be3c:	4618      	mov	r0, r3
 800be3e:	374c      	adds	r7, #76	@ 0x4c
 800be40:	46bd      	mov	sp, r7
 800be42:	bd90      	pop	{r4, r7, pc}

0800be44 <phacDiscLoop_Sw_Int_ActivateI18000p3m3>:

phStatus_t phacDiscLoop_Sw_Int_ActivateI18000p3m3(
                                                  phacDiscLoop_Sw_DataParams_t * pDataParams,
                                                  uint8_t bI18000p3m3TagIdx
                                                  )
{
 800be44:	b590      	push	{r4, r7, lr}
 800be46:	b09b      	sub	sp, #108	@ 0x6c
 800be48:	af08      	add	r7, sp, #32
 800be4a:	6078      	str	r0, [r7, #4]
 800be4c:	460b      	mov	r3, r1
 800be4e:	70fb      	strb	r3, [r7, #3]
#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    phStatus_t PH_MEMLOC_REM status;
    uint8_t    PH_MEMLOC_BUF aSelectCmd[39] = {0};
 800be50:	f107 031c 	add.w	r3, r7, #28
 800be54:	2227      	movs	r2, #39	@ 0x27
 800be56:	2100      	movs	r1, #0
 800be58:	4618      	mov	r0, r3
 800be5a:	f013 f813 	bl	801ee84 <memset>
    uint8_t   PH_MEMLOC_REM wSelectCmdLen;
    uint8_t    PH_MEMLOC_REM bSelectCmdValidBits;
    uint8_t    PH_MEMLOC_BUF aBeginRoundCmd[3] = {0};
 800be5e:	f107 0314 	add.w	r3, r7, #20
 800be62:	2100      	movs	r1, #0
 800be64:	460a      	mov	r2, r1
 800be66:	801a      	strh	r2, [r3, #0]
 800be68:	460a      	mov	r2, r1
 800be6a:	709a      	strb	r2, [r3, #2]
    uint8_t    PH_MEMLOC_REM *pRxBuffer = NULL;
 800be6c:	2300      	movs	r3, #0
 800be6e:	613b      	str	r3, [r7, #16]
    uint16_t   PH_MEMLOC_REM wRxBufferLen = 0;
 800be70:	2300      	movs	r3, #0
 800be72:	81fb      	strh	r3, [r7, #14]
    uint8_t    PH_MEMLOC_REM bUiiStartAddress = 0x20;
 800be74:	2320      	movs	r3, #32
 800be76:	737b      	strb	r3, [r7, #13]
    uint8_t    PH_MEMLOC_REM bMaskLength;

    /* Out of range check */
    if ((bI18000p3m3TagIdx >= pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound) || ( bI18000p3m3TagIdx >= PHAC_DISCLOOP_CFG_MAX_VICINITY_CARDS_SUPPORTED ))
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 800be7e:	78fa      	ldrb	r2, [r7, #3]
 800be80:	429a      	cmp	r2, r3
 800be82:	d202      	bcs.n	800be8a <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x46>
 800be84:	78fb      	ldrb	r3, [r7, #3]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d002      	beq.n	800be90 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x4c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800be8a:	f244 0321 	movw	r3, #16417	@ 0x4021
 800be8e:	e09b      	b.n	800bfc8 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x184>
    }

    /* Maximum mask length possible is 255 */
    if(pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[bI18000p3m3TagIdx].wUiiLength > 255U)
 800be90:	78fa      	ldrb	r2, [r7, #3]
 800be92:	6879      	ldr	r1, [r7, #4]
 800be94:	4613      	mov	r3, r2
 800be96:	011b      	lsls	r3, r3, #4
 800be98:	1a9b      	subs	r3, r3, r2
 800be9a:	009b      	lsls	r3, r3, #2
 800be9c:	440b      	add	r3, r1
 800be9e:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800bea2:	881b      	ldrh	r3, [r3, #0]
 800bea4:	2bff      	cmp	r3, #255	@ 0xff
 800bea6:	d903      	bls.n	800beb0 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x6c>
    {
        bMaskLength = 255;
 800bea8:	23ff      	movs	r3, #255	@ 0xff
 800beaa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800beae:	e00b      	b.n	800bec8 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x84>
    }
    else
    {
        bMaskLength = (uint8_t)pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[bI18000p3m3TagIdx].wUiiLength;
 800beb0:	78fa      	ldrb	r2, [r7, #3]
 800beb2:	6879      	ldr	r1, [r7, #4]
 800beb4:	4613      	mov	r3, r2
 800beb6:	011b      	lsls	r3, r3, #4
 800beb8:	1a9b      	subs	r3, r3, r2
 800beba:	009b      	lsls	r3, r3, #2
 800bebc:	440b      	add	r3, r1
 800bebe:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800bec2:	881b      	ldrh	r3, [r3, #0]
 800bec4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    /* Create select command frame (with selected UII in mask) */
    PH_CHECK_SUCCESS_FCT(status, phpalI18000p3m3_CreateSelectCmd(
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800becc:	78fa      	ldrb	r2, [r7, #3]
 800bece:	4613      	mov	r3, r2
 800bed0:	011b      	lsls	r3, r3, #4
 800bed2:	1a9b      	subs	r3, r3, r2
 800bed4:	009b      	lsls	r3, r3, #2
 800bed6:	33e8      	adds	r3, #232	@ 0xe8
 800bed8:	687a      	ldr	r2, [r7, #4]
 800beda:	4413      	add	r3, r2
 800bedc:	3308      	adds	r3, #8
 800bede:	f107 021a 	add.w	r2, r7, #26
 800bee2:	9207      	str	r2, [sp, #28]
 800bee4:	f107 021b 	add.w	r2, r7, #27
 800bee8:	9206      	str	r2, [sp, #24]
 800beea:	f107 021c 	add.w	r2, r7, #28
 800beee:	9205      	str	r2, [sp, #20]
 800bef0:	2200      	movs	r2, #0
 800bef2:	9204      	str	r2, [sp, #16]
 800bef4:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800bef8:	9203      	str	r2, [sp, #12]
 800befa:	9302      	str	r3, [sp, #8]
 800befc:	2300      	movs	r3, #0
 800befe:	9301      	str	r3, [sp, #4]
 800bf00:	f107 030d 	add.w	r3, r7, #13
 800bf04:	9300      	str	r3, [sp, #0]
 800bf06:	2301      	movs	r3, #1
 800bf08:	2200      	movs	r2, #0
 800bf0a:	2100      	movs	r1, #0
 800bf0c:	f00a fbd4 	bl	80166b8 <phpalI18000p3m3_Sw_CreateSelectCmd>
 800bf10:	4603      	mov	r3, r0
 800bf12:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800bf16:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d002      	beq.n	800bf24 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0xe0>
 800bf1e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bf22:	e051      	b.n	800bfc8 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x184>
        aSelectCmd,
        &wSelectCmdLen,
        &bSelectCmdValidBits));

    /* Create BeginRound command frame */
    PH_CHECK_SUCCESS_FCT(status, phpalI18000p3m3_CreateBeginRoundCmd(
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f893 10ee 	ldrb.w	r1, [r3, #238]	@ 0xee
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	f893 20ed 	ldrb.w	r2, [r3, #237]	@ 0xed
 800bf34:	f107 0314 	add.w	r3, r7, #20
 800bf38:	9304      	str	r3, [sp, #16]
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	9303      	str	r3, [sp, #12]
 800bf3e:	2300      	movs	r3, #0
 800bf40:	9302      	str	r3, [sp, #8]
 800bf42:	2300      	movs	r3, #0
 800bf44:	9301      	str	r3, [sp, #4]
 800bf46:	2300      	movs	r3, #0
 800bf48:	9300      	str	r3, [sp, #0]
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	f00a fccd 	bl	80168ea <phpalI18000p3m3_Sw_CreateBeginRoundCmd>
 800bf50:	4603      	mov	r3, r0
 800bf52:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800bf56:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d002      	beq.n	800bf64 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x120>
 800bf5e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bf62:	e031      	b.n	800bfc8 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x184>
        0,
        0,
        aBeginRoundCmd));

    /* Activate tag with specified UII */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_I18000p3m3Inventory(
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800bf68:	7efa      	ldrb	r2, [r7, #27]
 800bf6a:	7ebc      	ldrb	r4, [r7, #26]
 800bf6c:	f107 011c 	add.w	r1, r7, #28
 800bf70:	f107 030e 	add.w	r3, r7, #14
 800bf74:	9303      	str	r3, [sp, #12]
 800bf76:	f107 0310 	add.w	r3, r7, #16
 800bf7a:	9302      	str	r3, [sp, #8]
 800bf7c:	2302      	movs	r3, #2
 800bf7e:	9301      	str	r3, [sp, #4]
 800bf80:	f107 0314 	add.w	r3, r7, #20
 800bf84:	9300      	str	r3, [sp, #0]
 800bf86:	4623      	mov	r3, r4
 800bf88:	f004 fdf2 	bl	8010b70 <phhalHw_Pn5180_I18000p3m3Inventory>
 800bf8c:	4603      	mov	r3, r0
 800bf8e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800bf92:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d002      	beq.n	800bfa0 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x15c>
 800bf9a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bf9e:	e013      	b.n	800bfc8 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x184>
        PHHAL_HW_I18000P3M3_GET_TAG_HANDLE,
        &pRxBuffer,
        &wRxBufferLen));

    /* Update handle */
    PH_CHECK_SUCCESS_FCT(status, phalI18000p3m3_SetHandle(
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800bfa4:	693a      	ldr	r2, [r7, #16]
 800bfa6:	89fb      	ldrh	r3, [r7, #14]
 800bfa8:	3b02      	subs	r3, #2
 800bfaa:	4413      	add	r3, r2
 800bfac:	4619      	mov	r1, r3
 800bfae:	f000 fbd7 	bl	800c760 <phalI18000p3m3_Sw_SetHandle>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800bfb8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d002      	beq.n	800bfc6 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x182>
 800bfc0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bfc4:	e000      	b.n	800bfc8 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x184>
        pDataParams->pAl18000p3m3DataParams,
        &pRxBuffer[wRxBufferLen - 2u]));

    return PH_ERR_SUCCESS;
 800bfc6:	2300      	movs	r3, #0
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */
}
 800bfc8:	4618      	mov	r0, r3
 800bfca:	374c      	adds	r7, #76	@ 0x4c
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	bd90      	pop	{r4, r7, pc}

0800bfd0 <phacDiscLoop_Sw_DetTechTypeV>:
 * Private Functions
 * ***************************************************************************************************************** */
phStatus_t phacDiscLoop_Sw_DetTechTypeV(
        phacDiscLoop_Sw_DataParams_t *pDataParams
)
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b088      	sub	sp, #32
 800bfd4:	af04      	add	r7, sp, #16
 800bfd6:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    phStatus_t PH_MEMLOC_REM status = PH_ERR_INTERNAL_ERROR;
 800bfd8:	237f      	movs	r3, #127	@ 0x7f
 800bfda:	81fb      	strh	r3, [r7, #14]

    /* Inventory request with one slot */
    status = phpalSli15693_Inventory(
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800bfe6:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 800bfea:	b2d9      	uxtb	r1, r3
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	33e2      	adds	r3, #226	@ 0xe2
 800bff0:	687a      	ldr	r2, [r7, #4]
 800bff2:	32e3      	adds	r2, #227	@ 0xe3
 800bff4:	9202      	str	r2, [sp, #8]
 800bff6:	9301      	str	r3, [sp, #4]
 800bff8:	2300      	movs	r3, #0
 800bffa:	9300      	str	r3, [sp, #0]
 800bffc:	2300      	movs	r3, #0
 800bffe:	2200      	movs	r2, #0
 800c000:	f00b fbb8 	bl	8017774 <phpalSli15693_Sw_Inventory>
 800c004:	4603      	mov	r3, r0
 800c006:	81fb      	strh	r3, [r7, #14]
            0,
            &pDataParams->sTypeVTargetInfo.aTypeV[0].bDsfid,
            pDataParams->sTypeVTargetInfo.aTypeV[0].aUid
    );

    if(0u != (phacDiscLoop_Sw_Int_IsValidPollStatus(status)))
 800c008:	89fb      	ldrh	r3, [r7, #14]
 800c00a:	4618      	mov	r0, r3
 800c00c:	f7fd fe5f 	bl	8009cce <phacDiscLoop_Sw_Int_IsValidPollStatus>
 800c010:	4603      	mov	r3, r0
 800c012:	2b00      	cmp	r3, #0
 800c014:	d002      	beq.n	800c01c <phacDiscLoop_Sw_DetTechTypeV+0x4c>
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800c016:	f244 0387 	movw	r3, #16519	@ 0x4087
 800c01a:	e000      	b.n	800c01e <phacDiscLoop_Sw_DetTechTypeV+0x4e>
    }
    else
    {
        return status;
 800c01c:	89fb      	ldrh	r3, [r7, #14]
    }
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */
}
 800c01e:	4618      	mov	r0, r3
 800c020:	3710      	adds	r7, #16
 800c022:	46bd      	mov	sp, r7
 800c024:	bd80      	pop	{r7, pc}

0800c026 <phacDiscLoop_Sw_Int_CollisionResolutionV>:

phStatus_t phacDiscLoop_Sw_Int_CollisionResolutionV(
        phacDiscLoop_Sw_DataParams_t *pDataParams
)
{
 800c026:	b590      	push	{r4, r7, lr}
 800c028:	b09b      	sub	sp, #108	@ 0x6c
 800c02a:	af04      	add	r7, sp, #16
 800c02c:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    phStatus_t PH_MEMLOC_REM   status = PH_ERR_INTERNAL_ERROR;
 800c02e:	237f      	movs	r3, #127	@ 0x7f
 800c030:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    uint8_t    PH_MEMLOC_BUF   aMaskBuffer[PHPAL_SLI15693_UID_LENGTH];
    uint8_t    PH_MEMLOC_REM   bMaskBitLength = 0;
 800c034:	2300      	movs	r3, #0
 800c036:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
    uint8_t    PH_MEMLOC_REM   bUidLengthDummy;
    uint8_t    PH_MEMLOC_REM   bDataDummy[1];
    uint8_t    PH_MEMLOC_REM   bNextSlot = 1;
 800c03a:	2301      	movs	r3, #1
 800c03c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
    uint16_t   PH_MEMLOC_REM   wDataLengthDummy;
    uint8_t    PH_MEMLOC_COUNT bSlot;
    uint8_t    PH_MEMLOC_REM   bSlotCount = 0;
 800c040:	2300      	movs	r3, #0
 800c042:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
    uint8_t    PH_MEMLOC_COUNT bLevel = 0;
 800c046:	2300      	movs	r3, #0
 800c048:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
    uint8_t    PH_MEMLOC_REM   bEnd = 0;
 800c04c:	2300      	movs	r3, #0
 800c04e:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    uint8_t    PH_MEMLOC_REM   bRepeat = 0;
 800c052:	2300      	movs	r3, #0
 800c054:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    uint8_t    PH_MEMLOC_REM   bCount[16] = {0};
 800c058:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800c05c:	2200      	movs	r2, #0
 800c05e:	601a      	str	r2, [r3, #0]
 800c060:	605a      	str	r2, [r3, #4]
 800c062:	609a      	str	r2, [r3, #8]
 800c064:	60da      	str	r2, [r3, #12]
    uint16_t   PH_MEMLOC_REM   wCollisionLogReg[16] = {0};
 800c066:	f107 030c 	add.w	r3, r7, #12
 800c06a:	2220      	movs	r2, #32
 800c06c:	2100      	movs	r1, #0
 800c06e:	4618      	mov	r0, r3
 800c070:	f012 ff08 	bl	801ee84 <memset>

    /* Symbol 0 */
    pDataParams->sTypeVTargetInfo.bTotalTagsFound = 0;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2200      	movs	r2, #0
 800c078:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
    pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_V);
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	7f9b      	ldrb	r3, [r3, #30]
 800c080:	f023 0310 	bic.w	r3, r3, #16
 800c084:	b2da      	uxtb	r2, r3
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	779a      	strb	r2, [r3, #30]

    /* Apply Guard time. */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	8b1b      	ldrh	r3, [r3, #24]
 800c092:	461a      	mov	r2, r3
 800c094:	2135      	movs	r1, #53	@ 0x35
 800c096:	f002 f9c7 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800c09a:	4603      	mov	r3, r0
 800c09c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800c0a0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d002      	beq.n	800c0ae <phacDiscLoop_Sw_Int_CollisionResolutionV+0x88>
 800c0a8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c0ac:	e2bf      	b.n	800c62e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_V]));

    /* Configure HW for the TypeV technology */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0b2:	2104      	movs	r1, #4
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f001 fc3b 	bl	800d930 <phhalHw_Pn5180_ApplyProtocolSettings>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800c0c0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d002      	beq.n	800c0ce <phacDiscLoop_Sw_Int_CollisionResolutionV+0xa8>
 800c0c8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c0cc:	e2af      	b.n	800c62e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
        pDataParams->pHalDataParams,
        PHHAL_HW_CARDTYPE_ISO15693));

    /* Symbol 0 */
    status = phpalSli15693_Inventory(
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800c0d8:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 800c0dc:	b2d9      	uxtb	r1, r3
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	33e2      	adds	r3, #226	@ 0xe2
 800c0e2:	687a      	ldr	r2, [r7, #4]
 800c0e4:	32e3      	adds	r2, #227	@ 0xe3
 800c0e6:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 800c0ea:	9202      	str	r2, [sp, #8]
 800c0ec:	9301      	str	r3, [sp, #4]
 800c0ee:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800c0f2:	9300      	str	r3, [sp, #0]
 800c0f4:	4623      	mov	r3, r4
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	f00b fb3c 	bl	8017774 <phpalSli15693_Sw_Inventory>
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
            bMaskBitLength,
            &pDataParams->sTypeVTargetInfo.aTypeV[0].bDsfid,
            pDataParams->sTypeVTargetInfo.aTypeV[0].aUid);

    /* Symbol 1 */
    if((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT)
 800c102:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c106:	b2db      	uxtb	r3, r3
 800c108:	2b01      	cmp	r3, #1
 800c10a:	d102      	bne.n	800c112 <phacDiscLoop_Sw_Int_CollisionResolutionV+0xec>
    {
        return status;
 800c10c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c110:	e28d      	b.n	800c62e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
    }
    else
    {
        /* Symbol 2 */
        if((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800c112:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c116:	b2db      	uxtb	r3, r3
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d111      	bne.n	800c140 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x11a>
        {
            /* Symbol 18 */
            pDataParams->sTypeVTargetInfo.bTotalTagsFound++;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800c122:	3301      	adds	r3, #1
 800c124:	b2da      	uxtb	r2, r3
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
            pDataParams->bNumOfCards++;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800c132:	3301      	adds	r3, #1
 800c134:	b2da      	uxtb	r2, r3
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
            return PH_ERR_SUCCESS;
 800c13c:	2300      	movs	r3, #0
 800c13e:	e276      	b.n	800c62e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
        }
        else if(((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800c140:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c144:	b2db      	uxtb	r3, r3
 800c146:	2b03      	cmp	r3, #3
 800c148:	d005      	beq.n	800c156 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x130>
                || ((status & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR))
 800c14a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c14e:	b2db      	uxtb	r3, r3
 800c150:	2b02      	cmp	r3, #2
 800c152:	f040 8260 	bne.w	800c616 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5f0>
        {
            /* Symbol 3 */
            pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_V;
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	7f9b      	ldrb	r3, [r3, #30]
 800c15a:	f043 0310 	orr.w	r3, r3, #16
 800c15e:	b2da      	uxtb	r2, r3
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	779a      	strb	r2, [r3, #30]

            /* Symbol 4 */
            if(pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V] == 0x00U)
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	7b9b      	ldrb	r3, [r3, #14]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	f040 8245 	bne.w	800c5f8 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5d2>
            {
                return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 800c16e:	f244 0381 	movw	r3, #16513	@ 0x4081
 800c172:	e25c      	b.n	800c62e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
            do
            {
                while(pDataParams->sTypeVTargetInfo.bTotalTagsFound < pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V])
                {
                    /* Symbol 6 */
                    bSlot = 0;
 800c174:	2300      	movs	r3, #0
 800c176:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

                    /* Symbol 7 */
                    pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_V);
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	7f9b      	ldrb	r3, [r3, #30]
 800c17e:	f023 0310 	bic.w	r3, r3, #16
 800c182:	b2da      	uxtb	r2, r3
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	779a      	strb	r2, [r3, #30]

                    /* Symbol 8 */
                    status = phpalSli15693_Inventory(
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800c192:	f043 0304 	orr.w	r3, r3, #4
 800c196:	b2dc      	uxtb	r4, r3
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800c19e:	461a      	mov	r2, r3
 800c1a0:	4613      	mov	r3, r2
 800c1a2:	00db      	lsls	r3, r3, #3
 800c1a4:	4413      	add	r3, r2
 800c1a6:	33d8      	adds	r3, #216	@ 0xd8
 800c1a8:	687a      	ldr	r2, [r7, #4]
 800c1aa:	4413      	add	r3, r2
 800c1ac:	f103 020a 	add.w	r2, r3, #10
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800c1b6:	4619      	mov	r1, r3
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	00db      	lsls	r3, r3, #3
 800c1bc:	440b      	add	r3, r1
 800c1be:	33d8      	adds	r3, #216	@ 0xd8
 800c1c0:	6879      	ldr	r1, [r7, #4]
 800c1c2:	440b      	add	r3, r1
 800c1c4:	330b      	adds	r3, #11
 800c1c6:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800c1ca:	9302      	str	r3, [sp, #8]
 800c1cc:	9201      	str	r2, [sp, #4]
 800c1ce:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800c1d2:	9300      	str	r3, [sp, #0]
 800c1d4:	460b      	mov	r3, r1
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	4621      	mov	r1, r4
 800c1da:	f00b facb 	bl	8017774 <phpalSli15693_Sw_Inventory>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
                    {
                        /* Symbol 9 */
                        /* Protocol error scenario is not described in Activity Spec v2.2,
                         * but based on DTA Test case treating Protocol error similar to Timeout.
                         * */
                        if(((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT)
 800c1e4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c1e8:	b2db      	uxtb	r3, r3
 800c1ea:	2b01      	cmp	r3, #1
 800c1ec:	d04f      	beq.n	800c28e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x268>
                            || ((status & PH_ERR_MASK) == PH_ERR_PROTOCOL_ERROR))
 800c1ee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c1f2:	b2db      	uxtb	r3, r3
 800c1f4:	2b06      	cmp	r3, #6
 800c1f6:	d04a      	beq.n	800c28e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x268>
                        {
                            /* Continue with next slot */
                        }
                        /* Symbol 10 */
                        else if(((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800c1f8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c1fc:	b2db      	uxtb	r3, r3
 800c1fe:	2b03      	cmp	r3, #3
 800c200:	d004      	beq.n	800c20c <phacDiscLoop_Sw_Int_CollisionResolutionV+0x1e6>
                                || ((status & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR))
 800c202:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c206:	b2db      	uxtb	r3, r3
 800c208:	2b02      	cmp	r3, #2
 800c20a:	d11f      	bne.n	800c24c <phacDiscLoop_Sw_Int_CollisionResolutionV+0x226>
                        {
                            /* Symbol 16 */
                            pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_V;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	7f9b      	ldrb	r3, [r3, #30]
 800c210:	f043 0310 	orr.w	r3, r3, #16
 800c214:	b2da      	uxtb	r2, r3
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	779a      	strb	r2, [r3, #30]
                            wCollisionLogReg[bLevel] |= ((uint16_t) 1U )<< bSlot;
 800c21a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c21e:	005b      	lsls	r3, r3, #1
 800c220:	3358      	adds	r3, #88	@ 0x58
 800c222:	443b      	add	r3, r7
 800c224:	f833 3c4c 	ldrh.w	r3, [r3, #-76]
 800c228:	b21a      	sxth	r2, r3
 800c22a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800c22e:	2101      	movs	r1, #1
 800c230:	fa01 f303 	lsl.w	r3, r1, r3
 800c234:	b21b      	sxth	r3, r3
 800c236:	4313      	orrs	r3, r2
 800c238:	b21a      	sxth	r2, r3
 800c23a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c23e:	b292      	uxth	r2, r2
 800c240:	005b      	lsls	r3, r3, #1
 800c242:	3358      	adds	r3, #88	@ 0x58
 800c244:	443b      	add	r3, r7
 800c246:	f823 2c4c 	strh.w	r2, [r3, #-76]
 800c24a:	e020      	b.n	800c28e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x268>
                        }
                        else if((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800c24c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c250:	b2db      	uxtb	r3, r3
 800c252:	2b00      	cmp	r3, #0
 800c254:	d118      	bne.n	800c288 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x262>
                        {
                            /* Symbol 11 */
                            pDataParams->sTypeVTargetInfo.bTotalTagsFound++;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800c25c:	3301      	adds	r3, #1
 800c25e:	b2da      	uxtb	r2, r3
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
                            pDataParams->bNumOfCards++;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800c26c:	3301      	adds	r3, #1
 800c26e:	b2da      	uxtb	r2, r3
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

                            /* Symbol 12 */
                            if(pDataParams->sTypeVTargetInfo.bTotalTagsFound >= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V])
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	f893 20df 	ldrb.w	r2, [r3, #223]	@ 0xdf
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	7b9b      	ldrb	r3, [r3, #14]
 800c280:	429a      	cmp	r2, r3
 800c282:	d304      	bcc.n	800c28e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x268>
                            {
                                return PH_ERR_SUCCESS;
 800c284:	2300      	movs	r3, #0
 800c286:	e1d2      	b.n	800c62e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
                            }
                        }
                        else
                        {
                            /* For all other error types, return error */
                            return status;
 800c288:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c28c:	e1cf      	b.n	800c62e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
                        }

                        /* Symbol 13, 14U */
                        if(++bSlot == 16U)
 800c28e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800c292:	3301      	adds	r3, #1
 800c294:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800c298:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800c29c:	2b10      	cmp	r3, #16
 800c29e:	d102      	bne.n	800c2a6 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x280>
                        {
                            bNextSlot = 0;
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
                        }

                        if(0U != (bNextSlot))
 800c2a6:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d032      	beq.n	800c314 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x2ee>
                        {
                            /* Symbol 15 */
                            status = phpalSli15693_SendEof(
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800c2b8:	461a      	mov	r2, r3
 800c2ba:	4613      	mov	r3, r2
 800c2bc:	00db      	lsls	r3, r3, #3
 800c2be:	4413      	add	r3, r2
 800c2c0:	33d8      	adds	r3, #216	@ 0xd8
 800c2c2:	687a      	ldr	r2, [r7, #4]
 800c2c4:	4413      	add	r3, r2
 800c2c6:	f103 010a 	add.w	r1, r3, #10
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800c2d0:	461a      	mov	r2, r3
 800c2d2:	4613      	mov	r3, r2
 800c2d4:	00db      	lsls	r3, r3, #3
 800c2d6:	4413      	add	r3, r2
 800c2d8:	33d8      	adds	r3, #216	@ 0xd8
 800c2da:	687a      	ldr	r2, [r7, #4]
 800c2dc:	4413      	add	r3, r2
 800c2de:	f103 020b 	add.w	r2, r3, #11
 800c2e2:	f107 033e 	add.w	r3, r7, #62	@ 0x3e
 800c2e6:	9302      	str	r3, [sp, #8]
 800c2e8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800c2ec:	9301      	str	r3, [sp, #4]
 800c2ee:	f107 0343 	add.w	r3, r7, #67	@ 0x43
 800c2f2:	9300      	str	r3, [sp, #0]
 800c2f4:	4613      	mov	r3, r2
 800c2f6:	460a      	mov	r2, r1
 800c2f8:	2100      	movs	r1, #0
 800c2fa:	f00b fa65 	bl	80177c8 <phpalSli15693_Sw_SendEof>
 800c2fe:	4603      	mov	r3, r0
 800c300:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
                                    pDataParams->sTypeVTargetInfo.aTypeV[pDataParams->sTypeVTargetInfo.bTotalTagsFound].aUid,
                                    &bUidLengthDummy,
                                    bDataDummy,
                                    &wDataLengthDummy);
                            /* Return if status is aborted. */
                            PH_CHECK_ABORT(status);
 800c304:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c308:	b2db      	uxtb	r3, r3
 800c30a:	2b12      	cmp	r3, #18
 800c30c:	d102      	bne.n	800c314 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x2ee>
 800c30e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c312:	e18c      	b.n	800c62e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
                        }
                    }
                    while(0U != bNextSlot);
 800c314:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800c318:	2b00      	cmp	r3, #0
 800c31a:	f47f af63 	bne.w	800c1e4 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x1be>
                    bNextSlot = 1;
 800c31e:	2301      	movs	r3, #1
 800c320:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54

                    do
                    {
                        bRepeat = 0;
 800c324:	2300      	movs	r3, #0
 800c326:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                        if (0U != (wCollisionLogReg[bLevel]))
 800c32a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c32e:	005b      	lsls	r3, r3, #1
 800c330:	3358      	adds	r3, #88	@ 0x58
 800c332:	443b      	add	r3, r7
 800c334:	f833 3c4c 	ldrh.w	r3, [r3, #-76]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	f000 8120 	beq.w	800c57e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x558>
                        {
                            for (bSlotCount = bCount[bLevel]; bSlotCount < 16U; bSlotCount++)
 800c33e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c342:	3358      	adds	r3, #88	@ 0x58
 800c344:	443b      	add	r3, r7
 800c346:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c34a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800c34e:	e110      	b.n	800c572 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x54c>
                            {
                                if (0U != (wCollisionLogReg[bLevel] & ((uint16_t)1U << bSlotCount)))
 800c350:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c354:	005b      	lsls	r3, r3, #1
 800c356:	3358      	adds	r3, #88	@ 0x58
 800c358:	443b      	add	r3, r7
 800c35a:	f833 3c4c 	ldrh.w	r3, [r3, #-76]
 800c35e:	461a      	mov	r2, r3
 800c360:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800c364:	fa42 f303 	asr.w	r3, r2, r3
 800c368:	f003 0301 	and.w	r3, r3, #1
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	f000 80c8 	beq.w	800c502 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x4dc>
                                {
                                    /* Get bit-length of last valid byte */
                                    bUidLengthDummy = bMaskBitLength % (uint8_t)8U;
 800c372:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800c376:	f003 0307 	and.w	r3, r3, #7
 800c37a:	b2db      	uxtb	r3, r3
 800c37c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

                                    /* Whole byte is valid -> append slot number to next byte */
                                    if (bUidLengthDummy == 0U)
 800c380:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c384:	2b00      	cmp	r3, #0
 800c386:	d10a      	bne.n	800c39e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x378>
                                    {
                                        aMaskBuffer[bMaskBitLength >> 3U] = bSlotCount;
 800c388:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800c38c:	08db      	lsrs	r3, r3, #3
 800c38e:	b2db      	uxtb	r3, r3
 800c390:	3358      	adds	r3, #88	@ 0x58
 800c392:	443b      	add	r3, r7
 800c394:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800c398:	f803 2c14 	strb.w	r2, [r3, #-20]
 800c39c:	e047      	b.n	800c42e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x408>
                                    }
                                    /* Partial byte is valid */
                                    else
                                    {
                                        /* Fill the invalid bits of the incomplete byte with the 4 bits slot number */
                                        aMaskBuffer[bMaskBitLength >> (uint8_t)3U] &= (uint8_t)((uint8_t)0xFF >> ((uint8_t)8U  - bUidLengthDummy));
 800c39e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800c3a2:	08db      	lsrs	r3, r3, #3
 800c3a4:	b2db      	uxtb	r3, r3
 800c3a6:	3358      	adds	r3, #88	@ 0x58
 800c3a8:	443b      	add	r3, r7
 800c3aa:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 800c3ae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c3b2:	f1c3 0308 	rsb	r3, r3, #8
 800c3b6:	21ff      	movs	r1, #255	@ 0xff
 800c3b8:	fa41 f303 	asr.w	r3, r1, r3
 800c3bc:	b2db      	uxtb	r3, r3
 800c3be:	f897 1055 	ldrb.w	r1, [r7, #85]	@ 0x55
 800c3c2:	08c9      	lsrs	r1, r1, #3
 800c3c4:	b2c9      	uxtb	r1, r1
 800c3c6:	4013      	ands	r3, r2
 800c3c8:	b2da      	uxtb	r2, r3
 800c3ca:	f101 0358 	add.w	r3, r1, #88	@ 0x58
 800c3ce:	443b      	add	r3, r7
 800c3d0:	f803 2c14 	strb.w	r2, [r3, #-20]
                                        aMaskBuffer[bMaskBitLength >> (uint8_t)3U] |= (uint8_t)(bSlotCount << bUidLengthDummy);
 800c3d4:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800c3d8:	08db      	lsrs	r3, r3, #3
 800c3da:	b2db      	uxtb	r3, r3
 800c3dc:	3358      	adds	r3, #88	@ 0x58
 800c3de:	443b      	add	r3, r7
 800c3e0:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 800c3e4:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800c3e8:	f897 1043 	ldrb.w	r1, [r7, #67]	@ 0x43
 800c3ec:	408b      	lsls	r3, r1
 800c3ee:	b2db      	uxtb	r3, r3
 800c3f0:	f897 1055 	ldrb.w	r1, [r7, #85]	@ 0x55
 800c3f4:	08c9      	lsrs	r1, r1, #3
 800c3f6:	b2c9      	uxtb	r1, r1
 800c3f8:	4313      	orrs	r3, r2
 800c3fa:	b2da      	uxtb	r2, r3
 800c3fc:	f101 0358 	add.w	r3, r1, #88	@ 0x58
 800c400:	443b      	add	r3, r7
 800c402:	f803 2c14 	strb.w	r2, [r3, #-20]

                                        /* If not all 4 bits of the Slot number fit in the incomplete byte, put the rest in the next byte */
                                        if (bUidLengthDummy > 4U)
 800c406:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c40a:	2b04      	cmp	r3, #4
 800c40c:	d90f      	bls.n	800c42e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x408>
                                        {
                                            aMaskBuffer[(bMaskBitLength >> 3U) + 1U] = (uint8_t)(bSlotCount >> bUidLengthDummy);
 800c40e:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800c412:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800c416:	fa43 f202 	asr.w	r2, r3, r2
 800c41a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800c41e:	08db      	lsrs	r3, r3, #3
 800c420:	b2db      	uxtb	r3, r3
 800c422:	3301      	adds	r3, #1
 800c424:	b2d2      	uxtb	r2, r2
 800c426:	3358      	adds	r3, #88	@ 0x58
 800c428:	443b      	add	r3, r7
 800c42a:	f803 2c14 	strb.w	r2, [r3, #-20]
                                        }
                                    }

                                    /* Increment the bit length by the 4 bits slot number */
                                    bMaskBitLength = bMaskBitLength + 4U;
 800c42e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800c432:	3304      	adds	r3, #4
 800c434:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                                    pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_V;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	7f9b      	ldrb	r3, [r3, #30]
 800c43c:	f043 0310 	orr.w	r3, r3, #16
 800c440:	b2da      	uxtb	r2, r3
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	779a      	strb	r2, [r3, #30]
                                    wCollisionLogReg[bLevel] =  wCollisionLogReg[bLevel] & ~((uint16_t)1U  << bSlotCount);
 800c446:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c44a:	005b      	lsls	r3, r3, #1
 800c44c:	3358      	adds	r3, #88	@ 0x58
 800c44e:	443b      	add	r3, r7
 800c450:	f833 3c4c 	ldrh.w	r3, [r3, #-76]
 800c454:	b21a      	sxth	r2, r3
 800c456:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800c45a:	2101      	movs	r1, #1
 800c45c:	fa01 f303 	lsl.w	r3, r1, r3
 800c460:	b21b      	sxth	r3, r3
 800c462:	43db      	mvns	r3, r3
 800c464:	b21b      	sxth	r3, r3
 800c466:	4013      	ands	r3, r2
 800c468:	b21a      	sxth	r2, r3
 800c46a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c46e:	b292      	uxth	r2, r2
 800c470:	005b      	lsls	r3, r3, #1
 800c472:	3358      	adds	r3, #88	@ 0x58
 800c474:	443b      	add	r3, r7
 800c476:	f823 2c4c 	strh.w	r2, [r3, #-76]

                                    if(bSlotCount == 0x0FU)
 800c47a:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800c47e:	2b0f      	cmp	r3, #15
 800c480:	d124      	bne.n	800c4cc <phacDiscLoop_Sw_Int_CollisionResolutionV+0x4a6>
                                    {
                                        bCount[bLevel] = 0U;
 800c482:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c486:	3358      	adds	r3, #88	@ 0x58
 800c488:	443b      	add	r3, r7
 800c48a:	2200      	movs	r2, #0
 800c48c:	f803 2c2c 	strb.w	r2, [r3, #-44]
                                        wCollisionLogReg[bLevel] = 0U;
 800c490:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c494:	005b      	lsls	r3, r3, #1
 800c496:	3358      	adds	r3, #88	@ 0x58
 800c498:	443b      	add	r3, r7
 800c49a:	2200      	movs	r2, #0
 800c49c:	f823 2c4c 	strh.w	r2, [r3, #-76]
                                        if(bLevel == 0U)
 800c4a0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d103      	bne.n	800c4b0 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x48a>
                                        {
                                            bEnd = 1;
 800c4a8:	2301      	movs	r3, #1
 800c4aa:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
                                    {
                                        bCount[bLevel] = bSlotCount;
                                        bCount[bLevel]++;
                                        bLevel++;
                                    }
                                    break;
 800c4ae:	e098      	b.n	800c5e2 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5bc>
                                            bCount[bLevel] = bSlotCount;
 800c4b0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c4b4:	3358      	adds	r3, #88	@ 0x58
 800c4b6:	443b      	add	r3, r7
 800c4b8:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800c4bc:	f803 2c2c 	strb.w	r2, [r3, #-44]
                                            bLevel++;
 800c4c0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c4c4:	3301      	adds	r3, #1
 800c4c6:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                                    break;
 800c4ca:	e08a      	b.n	800c5e2 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5bc>
                                        bCount[bLevel] = bSlotCount;
 800c4cc:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c4d0:	3358      	adds	r3, #88	@ 0x58
 800c4d2:	443b      	add	r3, r7
 800c4d4:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800c4d8:	f803 2c2c 	strb.w	r2, [r3, #-44]
                                        bCount[bLevel]++;
 800c4dc:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c4e0:	f103 0258 	add.w	r2, r3, #88	@ 0x58
 800c4e4:	443a      	add	r2, r7
 800c4e6:	f812 2c2c 	ldrb.w	r2, [r2, #-44]
 800c4ea:	3201      	adds	r2, #1
 800c4ec:	b2d2      	uxtb	r2, r2
 800c4ee:	3358      	adds	r3, #88	@ 0x58
 800c4f0:	443b      	add	r3, r7
 800c4f2:	f803 2c2c 	strb.w	r2, [r3, #-44]
                                        bLevel++;
 800c4f6:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c4fa:	3301      	adds	r3, #1
 800c4fc:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                                    break;
 800c500:	e06f      	b.n	800c5e2 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5bc>
                                }
                                else
                                {
                                    if(bSlotCount == 0x0FU)
 800c502:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800c506:	2b0f      	cmp	r3, #15
 800c508:	d12e      	bne.n	800c568 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x542>
                                    {
                                        if(bLevel == 0U)
 800c50a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d10a      	bne.n	800c528 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x502>
                                        {
                                            bEnd = 1;
 800c512:	2301      	movs	r3, #1
 800c514:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
                                            pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_V);
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	7f9b      	ldrb	r3, [r3, #30]
 800c51c:	f023 0310 	bic.w	r3, r3, #16
 800c520:	b2da      	uxtb	r2, r3
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	779a      	strb	r2, [r3, #30]
 800c526:	e01f      	b.n	800c568 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x542>
                                        }
                                        else
                                        {
                                            /* Decrement the bit length by the 4 bits slot number */
                                            pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_V);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	7f9b      	ldrb	r3, [r3, #30]
 800c52c:	f023 0310 	bic.w	r3, r3, #16
 800c530:	b2da      	uxtb	r2, r3
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	779a      	strb	r2, [r3, #30]
                                            bMaskBitLength = bMaskBitLength - 4u;
 800c536:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800c53a:	3b04      	subs	r3, #4
 800c53c:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                                            wCollisionLogReg[bLevel] = 0;
 800c540:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c544:	005b      	lsls	r3, r3, #1
 800c546:	3358      	adds	r3, #88	@ 0x58
 800c548:	443b      	add	r3, r7
 800c54a:	2200      	movs	r2, #0
 800c54c:	f823 2c4c 	strh.w	r2, [r3, #-76]
                                            bCount[bLevel] = 0;
 800c550:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c554:	3358      	adds	r3, #88	@ 0x58
 800c556:	443b      	add	r3, r7
 800c558:	2200      	movs	r2, #0
 800c55a:	f803 2c2c 	strb.w	r2, [r3, #-44]
                                            bLevel--;
 800c55e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c562:	3b01      	subs	r3, #1
 800c564:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                            for (bSlotCount = bCount[bLevel]; bSlotCount < 16U; bSlotCount++)
 800c568:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800c56c:	3301      	adds	r3, #1
 800c56e:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800c572:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800c576:	2b0f      	cmp	r3, #15
 800c578:	f67f aeea 	bls.w	800c350 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x32a>
 800c57c:	e031      	b.n	800c5e2 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5bc>
                                }
                            }
                        }
                        else
                        {
                            if(bLevel == 0U)
 800c57e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c582:	2b00      	cmp	r3, #0
 800c584:	d10a      	bne.n	800c59c <phacDiscLoop_Sw_Int_CollisionResolutionV+0x576>
                            {
                                pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_V);
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	7f9b      	ldrb	r3, [r3, #30]
 800c58a:	f023 0310 	bic.w	r3, r3, #16
 800c58e:	b2da      	uxtb	r2, r3
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	779a      	strb	r2, [r3, #30]
                                bEnd = 1;
 800c594:	2301      	movs	r3, #1
 800c596:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
 800c59a:	e022      	b.n	800c5e2 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5bc>
                            }
                            else
                            {
                                /* Decrement the bit length by the 4 bits slot number */
                                pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_V);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	7f9b      	ldrb	r3, [r3, #30]
 800c5a0:	f023 0310 	bic.w	r3, r3, #16
 800c5a4:	b2da      	uxtb	r2, r3
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	779a      	strb	r2, [r3, #30]
                                bMaskBitLength = bMaskBitLength - 4u;
 800c5aa:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800c5ae:	3b04      	subs	r3, #4
 800c5b0:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                                wCollisionLogReg[bLevel] = 0;
 800c5b4:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c5b8:	005b      	lsls	r3, r3, #1
 800c5ba:	3358      	adds	r3, #88	@ 0x58
 800c5bc:	443b      	add	r3, r7
 800c5be:	2200      	movs	r2, #0
 800c5c0:	f823 2c4c 	strh.w	r2, [r3, #-76]
                                bCount[bLevel] = 0;
 800c5c4:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c5c8:	3358      	adds	r3, #88	@ 0x58
 800c5ca:	443b      	add	r3, r7
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	f803 2c2c 	strb.w	r2, [r3, #-44]
                                bLevel--;
 800c5d2:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c5d6:	3b01      	subs	r3, #1
 800c5d8:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                                bRepeat = 1;
 800c5dc:	2301      	movs	r3, #1
 800c5de:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                            }
                        }
                    }while(0U != bRepeat);
 800c5e2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	f47f ae9c 	bne.w	800c324 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x2fe>

                    /* Symbol 17 */
                    if((0U == ((pDataParams->bCollPend & PHAC_DISCLOOP_POS_BIT_MASK_V))))
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	7f9b      	ldrb	r3, [r3, #30]
 800c5f0:	f003 0310 	and.w	r3, r3, #16
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d008      	beq.n	800c60a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5e4>
                while(pDataParams->sTypeVTargetInfo.bTotalTagsFound < pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V])
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	f893 20df 	ldrb.w	r2, [r3, #223]	@ 0xdf
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	7b9b      	ldrb	r3, [r3, #14]
 800c602:	429a      	cmp	r2, r3
 800c604:	f4ff adb6 	bcc.w	800c174 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x14e>
 800c608:	e000      	b.n	800c60c <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5e6>
                    {
                        break;
 800c60a:	bf00      	nop
                    }
                }
            }while(0U == bEnd);
 800c60c:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800c610:	2b00      	cmp	r3, #0
 800c612:	d0f1      	beq.n	800c5f8 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5d2>
        else if(((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800c614:	e002      	b.n	800c61c <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5f6>
        }
        else
        {
            /* For all other error types, return error */
            return status;
 800c616:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c61a:	e008      	b.n	800c62e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
        }
    }

    if(0U != (pDataParams->sTypeVTargetInfo.bTotalTagsFound))
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800c622:	2b00      	cmp	r3, #0
 800c624:	d001      	beq.n	800c62a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x604>
    {
        return PH_ERR_SUCCESS;
 800c626:	2300      	movs	r3, #0
 800c628:	e001      	b.n	800c62e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
    }

    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800c62a:	f244 0385 	movw	r3, #16517	@ 0x4085
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */
}
 800c62e:	4618      	mov	r0, r3
 800c630:	375c      	adds	r7, #92	@ 0x5c
 800c632:	46bd      	mov	sp, r7
 800c634:	bd90      	pop	{r4, r7, pc}

0800c636 <phacDiscLoop_Sw_Int_ActivateV>:

phStatus_t phacDiscLoop_Sw_Int_ActivateV(
        phacDiscLoop_Sw_DataParams_t * pDataParams,
        uint8_t bTypeVTagIdx
)
{
 800c636:	b580      	push	{r7, lr}
 800c638:	b084      	sub	sp, #16
 800c63a:	af00      	add	r7, sp, #0
 800c63c:	6078      	str	r0, [r7, #4]
 800c63e:	460b      	mov	r3, r1
 800c640:	70fb      	strb	r3, [r7, #3]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    phStatus_t PH_MEMLOC_REM status = PH_ERR_INTERNAL_ERROR;
 800c642:	237f      	movs	r3, #127	@ 0x7f
 800c644:	81fb      	strh	r3, [r7, #14]

    if ((bTypeVTagIdx >= pDataParams->sTypeVTargetInfo.bTotalTagsFound) || ( bTypeVTagIdx >= PHAC_DISCLOOP_CFG_MAX_VICINITY_CARDS_SUPPORTED ))
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800c64c:	78fa      	ldrb	r2, [r7, #3]
 800c64e:	429a      	cmp	r2, r3
 800c650:	d202      	bcs.n	800c658 <phacDiscLoop_Sw_Int_ActivateV+0x22>
 800c652:	78fb      	ldrb	r3, [r7, #3]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d002      	beq.n	800c65e <phacDiscLoop_Sw_Int_ActivateV+0x28>
    {
        /* Out of range */
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800c658:	f244 0321 	movw	r3, #16417	@ 0x4021
 800c65c:	e026      	b.n	800c6ac <phacDiscLoop_Sw_Int_ActivateV+0x76>
    }

    /* Set the UID to be selected and the UID length into PAL */
    PH_CHECK_SUCCESS_FCT(status, phpalSli15693_SetSerialNo(
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800c662:	78fa      	ldrb	r2, [r7, #3]
 800c664:	4613      	mov	r3, r2
 800c666:	00db      	lsls	r3, r3, #3
 800c668:	4413      	add	r3, r2
 800c66a:	33d8      	adds	r3, #216	@ 0xd8
 800c66c:	687a      	ldr	r2, [r7, #4]
 800c66e:	4413      	add	r3, r2
 800c670:	330b      	adds	r3, #11
 800c672:	2208      	movs	r2, #8
 800c674:	4619      	mov	r1, r3
 800c676:	f00b fbe7 	bl	8017e48 <phpalSli15693_Sw_SetSerialNo>
 800c67a:	4603      	mov	r3, r0
 800c67c:	81fb      	strh	r3, [r7, #14]
 800c67e:	89fb      	ldrh	r3, [r7, #14]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d001      	beq.n	800c688 <phacDiscLoop_Sw_Int_ActivateV+0x52>
 800c684:	89fb      	ldrh	r3, [r7, #14]
 800c686:	e011      	b.n	800c6ac <phacDiscLoop_Sw_Int_ActivateV+0x76>
            pDataParams->pPalSli15693DataParams,
            pDataParams->sTypeVTargetInfo.aTypeV[bTypeVTagIdx].aUid,
            PHPAL_SLI15693_UID_LENGTH));

    /* Skip Select command as per Activity specification v2.2, section 9.4.7.1 Symbol 0 */
    if (pDataParams->sTypeVTargetInfo.bMode == PHPAL_SLI15693_FLAG_SELECTED)
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	f893 30e1 	ldrb.w	r3, [r3, #225]	@ 0xe1
 800c68e:	2b10      	cmp	r3, #16
 800c690:	d10b      	bne.n	800c6aa <phacDiscLoop_Sw_Int_ActivateV+0x74>
    {
        /* Move the tag to selected state */
        PH_CHECK_SUCCESS_FCT(status, phpalSli15693_Select(pDataParams->pPalSli15693DataParams));
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c696:	4618      	mov	r0, r3
 800c698:	f00b fa6e 	bl	8017b78 <phpalSli15693_Sw_Select>
 800c69c:	4603      	mov	r3, r0
 800c69e:	81fb      	strh	r3, [r7, #14]
 800c6a0:	89fb      	ldrh	r3, [r7, #14]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d001      	beq.n	800c6aa <phacDiscLoop_Sw_Int_ActivateV+0x74>
 800c6a6:	89fb      	ldrh	r3, [r7, #14]
 800c6a8:	e000      	b.n	800c6ac <phacDiscLoop_Sw_Int_ActivateV+0x76>
    }

    return PH_ERR_SUCCESS;
 800c6aa:	2300      	movs	r3, #0
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */
}
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	3710      	adds	r7, #16
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	bd80      	pop	{r7, pc}

0800c6b4 <phalFelica_Sw_Init>:
phStatus_t phalFelica_Sw_Init(
                              phalFelica_Sw_DataParams_t * pDataParams,
                              uint16_t wSizeOfDataParams,
                              void * pPalFelica_DataParams
                              )
{
 800c6b4:	b480      	push	{r7}
 800c6b6:	b085      	sub	sp, #20
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	60f8      	str	r0, [r7, #12]
 800c6bc:	460b      	mov	r3, r1
 800c6be:	607a      	str	r2, [r7, #4]
 800c6c0:	817b      	strh	r3, [r7, #10]
    /* parameter structure length check */
    if (sizeof(phalFelica_Sw_DataParams_t) != wSizeOfDataParams)
 800c6c2:	897b      	ldrh	r3, [r7, #10]
 800c6c4:	2b0c      	cmp	r3, #12
 800c6c6:	d002      	beq.n	800c6ce <phalFelica_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_FELICA);
 800c6c8:	f44f 53a1 	mov.w	r3, #5152	@ 0x1420
 800c6cc:	e014      	b.n	800c6f8 <phalFelica_Sw_Init+0x44>
    }
    PH_ASSERT_NULL (pDataParams);
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d101      	bne.n	800c6d8 <phalFelica_Sw_Init+0x24>
 800c6d4:	2321      	movs	r3, #33	@ 0x21
 800c6d6:	e00f      	b.n	800c6f8 <phalFelica_Sw_Init+0x44>
    PH_ASSERT_NULL (pPalFelica_DataParams);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d101      	bne.n	800c6e2 <phalFelica_Sw_Init+0x2e>
 800c6de:	2321      	movs	r3, #33	@ 0x21
 800c6e0:	e00a      	b.n	800c6f8 <phalFelica_Sw_Init+0x44>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_FELICA | PHAL_FELICA_SW_ID;
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	f241 4201 	movw	r2, #5121	@ 0x1401
 800c6e8:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalFelicaDataParams   = pPalFelica_DataParams;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	687a      	ldr	r2, [r7, #4]
 800c6ee:	605a      	str	r2, [r3, #4]
    pDataParams->wAdditionalInfo        = 0x0000;
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	811a      	strh	r2, [r3, #8]

    return PH_ERR_SUCCESS;
 800c6f6:	2300      	movs	r3, #0
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	3714      	adds	r7, #20
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c702:	4770      	bx	lr

0800c704 <phalI18000p3m3_Sw_Init>:
phStatus_t phalI18000p3m3_Sw_Init(
                                  phalI18000p3m3_Sw_DataParams_t * pDataParams,
                                  uint16_t wSizeOfDataParams,
                                  void * pPalI18000p3m3DataParams
                                  )
{
 800c704:	b480      	push	{r7}
 800c706:	b085      	sub	sp, #20
 800c708:	af00      	add	r7, sp, #0
 800c70a:	60f8      	str	r0, [r7, #12]
 800c70c:	460b      	mov	r3, r1
 800c70e:	607a      	str	r2, [r7, #4]
 800c710:	817b      	strh	r3, [r7, #10]
    if (sizeof(phalI18000p3m3_Sw_DataParams_t) != wSizeOfDataParams)
 800c712:	897b      	ldrh	r3, [r7, #10]
 800c714:	2b0c      	cmp	r3, #12
 800c716:	d002      	beq.n	800c71e <phalI18000p3m3_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_I18000P3M3);
 800c718:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 800c71c:	e01a      	b.n	800c754 <phalI18000p3m3_Sw_Init+0x50>
    }
    PH_ASSERT_NULL (pDataParams);
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d101      	bne.n	800c728 <phalI18000p3m3_Sw_Init+0x24>
 800c724:	2321      	movs	r3, #33	@ 0x21
 800c726:	e015      	b.n	800c754 <phalI18000p3m3_Sw_Init+0x50>
    PH_ASSERT_NULL (pPalI18000p3m3DataParams);
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d101      	bne.n	800c732 <phalI18000p3m3_Sw_Init+0x2e>
 800c72e:	2321      	movs	r3, #33	@ 0x21
 800c730:	e010      	b.n	800c754 <phalI18000p3m3_Sw_Init+0x50>

    pDataParams->wId                        = PH_COMP_AL_I18000P3M3 | PHAL_I18000P3M3_SW_ID;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	f641 0201 	movw	r2, #6145	@ 0x1801
 800c738:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalI18000p3m3DataParams   = pPalI18000p3m3DataParams;
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	687a      	ldr	r2, [r7, #4]
 800c73e:	605a      	str	r2, [r3, #4]
    pDataParams->bHandleValid               = PH_OFF;
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	2200      	movs	r2, #0
 800c744:	729a      	strb	r2, [r3, #10]
    pDataParams->abHandle[0]                = PH_OFF;
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	2200      	movs	r2, #0
 800c74a:	721a      	strb	r2, [r3, #8]
    pDataParams->abHandle[1]                = PH_OFF;
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	2200      	movs	r2, #0
 800c750:	725a      	strb	r2, [r3, #9]

    return PH_ERR_SUCCESS;
 800c752:	2300      	movs	r3, #0
}
 800c754:	4618      	mov	r0, r3
 800c756:	3714      	adds	r7, #20
 800c758:	46bd      	mov	sp, r7
 800c75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75e:	4770      	bx	lr

0800c760 <phalI18000p3m3_Sw_SetHandle>:

phStatus_t phalI18000p3m3_Sw_SetHandle(
                                       phalI18000p3m3_Sw_DataParams_t * pDataParams,
                                       uint8_t* pHandle
                                       )
{
 800c760:	b480      	push	{r7}
 800c762:	b083      	sub	sp, #12
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
 800c768:	6039      	str	r1, [r7, #0]
    (void)memcpy(pDataParams->abHandle, pHandle, 2);
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	3308      	adds	r3, #8
 800c76e:	683a      	ldr	r2, [r7, #0]
 800c770:	8812      	ldrh	r2, [r2, #0]
 800c772:	b292      	uxth	r2, r2
 800c774:	801a      	strh	r2, [r3, #0]
    pDataParams->bHandleValid = PH_ON;
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2201      	movs	r2, #1
 800c77a:	729a      	strb	r2, [r3, #10]
    return PH_ERR_SUCCESS;
 800c77c:	2300      	movs	r3, #0
}
 800c77e:	4618      	mov	r0, r3
 800c780:	370c      	adds	r7, #12
 800c782:	46bd      	mov	sp, r7
 800c784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c788:	4770      	bx	lr

0800c78a <phalICode_Sw_Init>:
 *          PH_ERR_SUCCESS for successfull operation.
 *          Other Depending on implementation and underlaying component.
 */
phStatus_t phalICode_Sw_Init(phalICode_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pPalSli15693DataParams, void * pCryptoDataParams,
        void * pCryptoRngDataParams, void * pKeyStoreDataParams)
{
 800c78a:	b580      	push	{r7, lr}
 800c78c:	b084      	sub	sp, #16
 800c78e:	af00      	add	r7, sp, #0
 800c790:	60f8      	str	r0, [r7, #12]
 800c792:	607a      	str	r2, [r7, #4]
 800c794:	603b      	str	r3, [r7, #0]
 800c796:	460b      	mov	r3, r1
 800c798:	817b      	strh	r3, [r7, #10]
    /* Validate the parameters. */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_AL_ICODE);
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d102      	bne.n	800c7a6 <phalICode_Sw_Init+0x1c>
 800c7a0:	f44f 53a9 	mov.w	r3, #5408	@ 0x1520
 800c7a4:	e026      	b.n	800c7f4 <phalICode_Sw_Init+0x6a>
    PH_ASSERT_NULL_PARAM(pPalSli15693DataParams, PH_COMP_AL_ICODE);
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d102      	bne.n	800c7b2 <phalICode_Sw_Init+0x28>
 800c7ac:	f241 5321 	movw	r3, #5409	@ 0x1521
 800c7b0:	e020      	b.n	800c7f4 <phalICode_Sw_Init+0x6a>

    /* Check the size. */
    if (sizeof(phalICode_Sw_DataParams_t) != wSizeOfDataParams)
 800c7b2:	897b      	ldrh	r3, [r7, #10]
 800c7b4:	2b20      	cmp	r3, #32
 800c7b6:	d002      	beq.n	800c7be <phalICode_Sw_Init+0x34>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_ICODE);
 800c7b8:	f44f 53a9 	mov.w	r3, #5408	@ 0x1520
 800c7bc:	e01a      	b.n	800c7f4 <phalICode_Sw_Init+0x6a>
    }

    /* Initialize the structure members. */
    pDataParams->wId                    = PH_COMP_AL_ICODE | PHAL_ICODE_SW_ID;
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	f241 5201 	movw	r2, #5377	@ 0x1501
 800c7c4:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalSli15693DataParams = pPalSli15693DataParams;
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	687a      	ldr	r2, [r7, #4]
 800c7ca:	605a      	str	r2, [r3, #4]
    pDataParams->pCryptoDataParams      = pCryptoDataParams;
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	683a      	ldr	r2, [r7, #0]
 800c7d0:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoRngDataParams   = pCryptoRngDataParams;
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	69ba      	ldr	r2, [r7, #24]
 800c7d6:	60da      	str	r2, [r3, #12]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	69fa      	ldr	r2, [r7, #28]
 800c7dc:	611a      	str	r2, [r3, #16]
    pDataParams->bBuffering             = PH_ON;
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	2201      	movs	r2, #1
 800c7e2:	779a      	strb	r2, [r3, #30]

    /* Reset the random number buffer. */
    (void)memset(pDataParams->aRnd_Challenge, 0x00, PHAL_ICODE_RANDOM_NUMBER_SIZE);
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	3314      	adds	r3, #20
 800c7e8:	220a      	movs	r2, #10
 800c7ea:	2100      	movs	r1, #0
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	f012 fb49 	bl	801ee84 <memset>

    return PH_ERR_SUCCESS;
 800c7f2:	2300      	movs	r3, #0
}
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	3710      	adds	r7, #16
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bd80      	pop	{r7, pc}

0800c7fc <phalMfNtag42XDna_Sw_Init>:
/* VC keys are invalid after 0x23. */
 #define IS_INVALID_VC_KEY(keyNo)	(((keyNo) & 0x7FU) > 0x23U)

phStatus_t phalMfNtag42XDna_Sw_Init(phalMfNtag42XDna_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pPalMifareDataParams,
    void * pKeyStoreDataParams, void * pCryptoDataParamsEnc, void * pCryptoDataParamsMac, void * pCryptoRngDataParams, void * pHalDataParams)
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b084      	sub	sp, #16
 800c800:	af00      	add	r7, sp, #0
 800c802:	60f8      	str	r0, [r7, #12]
 800c804:	607a      	str	r2, [r7, #4]
 800c806:	603b      	str	r3, [r7, #0]
 800c808:	460b      	mov	r3, r1
 800c80a:	817b      	strh	r3, [r7, #10]
    /* data param check */
    if (sizeof(phalMfNtag42XDna_Sw_DataParams_t) != wSizeOfDataParams)
 800c80c:	897b      	ldrh	r3, [r7, #10]
 800c80e:	2ba8      	cmp	r3, #168	@ 0xa8
 800c810:	d002      	beq.n	800c818 <phalMfNtag42XDna_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFNTAG42XDNA);
 800c812:	f242 6320 	movw	r3, #9760	@ 0x2620
 800c816:	e0a1      	b.n	800c95c <phalMfNtag42XDna_Sw_Init+0x160>
    }

    PH_ASSERT_NULL_DATA_PARAM(pDataParams,PH_COMP_AL_MFNTAG42XDNA);
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d102      	bne.n	800c824 <phalMfNtag42XDna_Sw_Init+0x28>
 800c81e:	f242 6320 	movw	r3, #9760	@ 0x2620
 800c822:	e09b      	b.n	800c95c <phalMfNtag42XDna_Sw_Init+0x160>
    PH_ASSERT_NULL_PARAM (pPalMifareDataParams,PH_COMP_AL_MFNTAG42XDNA);
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d102      	bne.n	800c830 <phalMfNtag42XDna_Sw_Init+0x34>
 800c82a:	f242 6321 	movw	r3, #9761	@ 0x2621
 800c82e:	e095      	b.n	800c95c <phalMfNtag42XDna_Sw_Init+0x160>
#ifdef NXPBUILD__PH_CRYPTOSYM
    PH_ASSERT_NULL_PARAM (pKeyStoreDataParams,PH_COMP_AL_MFNTAG42XDNA);
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d102      	bne.n	800c83c <phalMfNtag42XDna_Sw_Init+0x40>
 800c836:	f242 6321 	movw	r3, #9761	@ 0x2621
 800c83a:	e08f      	b.n	800c95c <phalMfNtag42XDna_Sw_Init+0x160>
    PH_ASSERT_NULL_PARAM (pCryptoDataParamsEnc,PH_COMP_AL_MFNTAG42XDNA);
 800c83c:	69bb      	ldr	r3, [r7, #24]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d102      	bne.n	800c848 <phalMfNtag42XDna_Sw_Init+0x4c>
 800c842:	f242 6321 	movw	r3, #9761	@ 0x2621
 800c846:	e089      	b.n	800c95c <phalMfNtag42XDna_Sw_Init+0x160>
    PH_ASSERT_NULL_PARAM (pCryptoDataParamsMac,PH_COMP_AL_MFNTAG42XDNA);
 800c848:	69fb      	ldr	r3, [r7, #28]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d102      	bne.n	800c854 <phalMfNtag42XDna_Sw_Init+0x58>
 800c84e:	f242 6321 	movw	r3, #9761	@ 0x2621
 800c852:	e083      	b.n	800c95c <phalMfNtag42XDna_Sw_Init+0x160>
    PH_ASSERT_NULL_PARAM (pCryptoRngDataParams,PH_COMP_AL_MFNTAG42XDNA);
 800c854:	6a3b      	ldr	r3, [r7, #32]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d102      	bne.n	800c860 <phalMfNtag42XDna_Sw_Init+0x64>
 800c85a:	f242 6321 	movw	r3, #9761	@ 0x2621
 800c85e:	e07d      	b.n	800c95c <phalMfNtag42XDna_Sw_Init+0x160>
#endif /* NXPBUILD__PH_CRYPTOSYM */
    PH_ASSERT_NULL_PARAM (pHalDataParams,PH_COMP_AL_MFNTAG42XDNA);
 800c860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c862:	2b00      	cmp	r3, #0
 800c864:	d102      	bne.n	800c86c <phalMfNtag42XDna_Sw_Init+0x70>
 800c866:	f242 6321 	movw	r3, #9761	@ 0x2621
 800c86a:	e077      	b.n	800c95c <phalMfNtag42XDna_Sw_Init+0x160>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_MFNTAG42XDNA | PHAL_MFNTAG42XDNA_SW_ID;
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	f242 6201 	movw	r2, #9729	@ 0x2601
 800c872:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams   = pPalMifareDataParams;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	687a      	ldr	r2, [r7, #4]
 800c878:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	683a      	ldr	r2, [r7, #0]
 800c87e:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParamsEnc   = pCryptoDataParamsEnc;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	69ba      	ldr	r2, [r7, #24]
 800c884:	60da      	str	r2, [r3, #12]
    pDataParams->pCryptoDataParamsMac   = pCryptoDataParamsMac;
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	69fa      	ldr	r2, [r7, #28]
 800c88a:	611a      	str	r2, [r3, #16]
    pDataParams->pCryptoRngDataParams   = pCryptoRngDataParams;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	6a3a      	ldr	r2, [r7, #32]
 800c890:	615a      	str	r2, [r3, #20]
    pDataParams->pHalDataParams         = pHalDataParams;
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c896:	619a      	str	r2, [r3, #24]
    /* 2 Byte CRC initial value in Authenticate mode. */
    pDataParams->wCrc = PH_TOOLS_CRC16_PRESET_ISO14443A;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	f246 3263 	movw	r2, #25443	@ 0x6363
 800c89e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

    /* 4 Byte CRC initial value in 0x1A, 0xAA mode. */
    pDataParams->dwCrc = PH_TOOLS_CRC32_PRESET_DF8;
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	f04f 32ff 	mov.w	r2, #4294967295
 800c8a8:	651a      	str	r2, [r3, #80]	@ 0x50

    memset(pDataParams->bSesAuthENCKey, 0x00, 24);  /* PRQA S 3200 */
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	331c      	adds	r3, #28
 800c8ae:	2218      	movs	r2, #24
 800c8b0:	2100      	movs	r1, #0
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f012 fae6 	bl	801ee84 <memset>
    pDataParams->bKeyNo = 0xFF; /* Set to invalid */
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	22ff      	movs	r2, #255	@ 0xff
 800c8bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    memset(pDataParams->bIv, 0x00, 16); /* PRQA S 3200 */
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	3335      	adds	r3, #53	@ 0x35
 800c8c4:	2210      	movs	r2, #16
 800c8c6:	2100      	movs	r1, #0
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f012 fadb 	bl	801ee84 <memset>
    memset(pDataParams->pAid, 0x00, 3);  /* PRQA S 3200 */
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	3346      	adds	r3, #70	@ 0x46
 800c8d2:	2203      	movs	r2, #3
 800c8d4:	2100      	movs	r1, #0
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	f012 fad4 	bl	801ee84 <memset>
    pDataParams->bAuthMode = PHAL_MFNTAG42XDNA_NOT_AUTHENTICATED; /* Set to invalid */
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	22ff      	movs	r2, #255	@ 0xff
 800c8e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    pDataParams->bWrappedMode = 0x01U; /* Set to true */
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	2201      	movs	r2, #1
 800c8e8:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    pDataParams->bCryptoMethod = 0xFFU; /* No crypto just after init */
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	22ff      	movs	r2, #255	@ 0xff
 800c8f0:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    pDataParams->wAdditionalInfo = 0x0000;
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    pDataParams->bShortLenApdu = 0x01U; /* Since Prime variant supports only Short Length APDU, setting this to 0x01 always */
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	2201      	movs	r2, #1
 800c900:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
    pDataParams->dwPayLoadLen = 0;
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	2200      	movs	r2, #0
 800c908:	659a      	str	r2, [r3, #88]	@ 0x58
    pDataParams->wCmdCtr = 0;
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	2200      	movs	r2, #0
 800c90e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    memset(pDataParams->bTi, 0x00, PHAL_MFNTAG42XDNA_SIZE_TI);  /* PRQA S 3200 */
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	335e      	adds	r3, #94	@ 0x5e
 800c916:	2204      	movs	r2, #4
 800c918:	2100      	movs	r1, #0
 800c91a:	4618      	mov	r0, r3
 800c91c:	f012 fab2 	bl	801ee84 <memset>
    memset(pDataParams->bSesAuthMACKey, 0x00, 16);  /* PRQA S 3200 */
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	3362      	adds	r3, #98	@ 0x62
 800c924:	2210      	movs	r2, #16
 800c926:	2100      	movs	r1, #0
 800c928:	4618      	mov	r0, r3
 800c92a:	f012 faab 	bl	801ee84 <memset>
    memset(pDataParams->pUnprocByteBuff, 0x00, PHAL_MFNTAG42XDNA_SIZE_MAC);  /* PRQA S 3200 */
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	3382      	adds	r3, #130	@ 0x82
 800c932:	2210      	movs	r2, #16
 800c934:	2100      	movs	r1, #0
 800c936:	4618      	mov	r0, r3
 800c938:	f012 faa4 	bl	801ee84 <memset>
    pDataParams->bNoUnprocBytes = 0;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	2200      	movs	r2, #0
 800c940:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
    memset(pDataParams->bLastBlockBuffer, 0x00, 16);  /* PRQA S 3200 */
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	3393      	adds	r3, #147	@ 0x93
 800c948:	2210      	movs	r2, #16
 800c94a:	2100      	movs	r1, #0
 800c94c:	4618      	mov	r0, r3
 800c94e:	f012 fa99 	bl	801ee84 <memset>
    pDataParams->bLastBlockIndex = 0;
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	2200      	movs	r2, #0
 800c956:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3

    return PH_ERR_SUCCESS;
 800c95a:	2300      	movs	r3, #0
}
 800c95c:	4618      	mov	r0, r3
 800c95e:	3710      	adds	r7, #16
 800c960:	46bd      	mov	sp, r7
 800c962:	bd80      	pop	{r7, pc}

0800c964 <phalMfc_Sw_Init>:
                           phalMfc_Sw_DataParams_t * pDataParams,
                           uint16_t wSizeOfDataParams,
                           void * pPalMifareDataParams,
                           void * pKeyStoreDataParams
                           )
{
 800c964:	b480      	push	{r7}
 800c966:	b085      	sub	sp, #20
 800c968:	af00      	add	r7, sp, #0
 800c96a:	60f8      	str	r0, [r7, #12]
 800c96c:	607a      	str	r2, [r7, #4]
 800c96e:	603b      	str	r3, [r7, #0]
 800c970:	460b      	mov	r3, r1
 800c972:	817b      	strh	r3, [r7, #10]
    if (sizeof(phalMfc_Sw_DataParams_t) != wSizeOfDataParams)
 800c974:	897b      	ldrh	r3, [r7, #10]
 800c976:	2b0c      	cmp	r3, #12
 800c978:	d002      	beq.n	800c980 <phalMfc_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFC);
 800c97a:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 800c97e:	e014      	b.n	800c9aa <phalMfc_Sw_Init+0x46>
    }
    PH_ASSERT_NULL (pDataParams);
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d101      	bne.n	800c98a <phalMfc_Sw_Init+0x26>
 800c986:	2321      	movs	r3, #33	@ 0x21
 800c988:	e00f      	b.n	800c9aa <phalMfc_Sw_Init+0x46>
    PH_ASSERT_NULL (pPalMifareDataParams);
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d101      	bne.n	800c994 <phalMfc_Sw_Init+0x30>
 800c990:	2321      	movs	r3, #33	@ 0x21
 800c992:	e00a      	b.n	800c9aa <phalMfc_Sw_Init+0x46>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_MFC | PHAL_MFC_SW_ID;
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	f241 0201 	movw	r2, #4097	@ 0x1001
 800c99a:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams   = pPalMifareDataParams;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	683a      	ldr	r2, [r7, #0]
 800c9a6:	609a      	str	r2, [r3, #8]

    return PH_ERR_SUCCESS;
 800c9a8:	2300      	movs	r3, #0
}
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	3714      	adds	r7, #20
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b4:	4770      	bx	lr

0800c9b6 <phalMfdf_Sw_Init>:
                            void * pKeyStoreDataParams,
                            void * pCryptoDataParamsEnc,
                            void * pCryptoRngDataParams,
                            void * pHalDataParams
                            )
{
 800c9b6:	b580      	push	{r7, lr}
 800c9b8:	b084      	sub	sp, #16
 800c9ba:	af00      	add	r7, sp, #0
 800c9bc:	60f8      	str	r0, [r7, #12]
 800c9be:	607a      	str	r2, [r7, #4]
 800c9c0:	603b      	str	r3, [r7, #0]
 800c9c2:	460b      	mov	r3, r1
 800c9c4:	817b      	strh	r3, [r7, #10]
    /* data param check */
    if (sizeof(phalMfdf_Sw_DataParams_t) != wSizeOfDataParams)
 800c9c6:	897b      	ldrh	r3, [r7, #10]
 800c9c8:	2b68      	cmp	r3, #104	@ 0x68
 800c9ca:	d002      	beq.n	800c9d2 <phalMfdf_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFDF);
 800c9cc:	f44f 53c9 	mov.w	r3, #6432	@ 0x1920
 800c9d0:	e057      	b.n	800ca82 <phalMfdf_Sw_Init+0xcc>
    }
    PH_ASSERT_NULL (pDataParams);
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d101      	bne.n	800c9dc <phalMfdf_Sw_Init+0x26>
 800c9d8:	2321      	movs	r3, #33	@ 0x21
 800c9da:	e052      	b.n	800ca82 <phalMfdf_Sw_Init+0xcc>
    PH_ASSERT_NULL (pPalMifareDataParams);
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d101      	bne.n	800c9e6 <phalMfdf_Sw_Init+0x30>
 800c9e2:	2321      	movs	r3, #33	@ 0x21
 800c9e4:	e04d      	b.n	800ca82 <phalMfdf_Sw_Init+0xcc>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_MFDF | PHAL_MFDF_SW_ID;
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	f641 1201 	movw	r2, #6401	@ 0x1901
 800c9ec:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams   = pPalMifareDataParams;
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	687a      	ldr	r2, [r7, #4]
 800c9f2:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	683a      	ldr	r2, [r7, #0]
 800c9f8:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParamsEnc   = pCryptoDataParamsEnc;
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	69ba      	ldr	r2, [r7, #24]
 800c9fe:	60da      	str	r2, [r3, #12]
    pDataParams->pCryptoRngDataParams   = pCryptoRngDataParams;
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	69fa      	ldr	r2, [r7, #28]
 800ca04:	611a      	str	r2, [r3, #16]
    pDataParams->bLastBlockIndex        = 0;
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	2200      	movs	r2, #0
 800ca0a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    pDataParams->pHalDataParams  = pHalDataParams;
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	6a3a      	ldr	r2, [r7, #32]
 800ca12:	615a      	str	r2, [r3, #20]
    /* 2 Byte CRC initial value in Authenticate mode. */
    pDataParams->wCrc = PH_TOOLS_CRC16_PRESET_ISO14443A;
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	f246 3263 	movw	r2, #25443	@ 0x6363
 800ca1a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48

    /* 4 Byte CRC initial value in 0x1A, 0xAA mode. */
    pDataParams->dwCrc = PH_TOOLS_CRC32_PRESET_DF8;
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	f04f 32ff 	mov.w	r2, #4294967295
 800ca24:	64da      	str	r2, [r3, #76]	@ 0x4c

    (void)memset(pDataParams->bSessionKey, 0x00, 24);
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	3318      	adds	r3, #24
 800ca2a:	2218      	movs	r2, #24
 800ca2c:	2100      	movs	r1, #0
 800ca2e:	4618      	mov	r0, r3
 800ca30:	f012 fa28 	bl	801ee84 <memset>
    pDataParams->bKeyNo = 0xFF; /* Set to invalid */
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	22ff      	movs	r2, #255	@ 0xff
 800ca38:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    (void)memset(pDataParams->bIv, 0x00, 16);
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	3331      	adds	r3, #49	@ 0x31
 800ca40:	2210      	movs	r2, #16
 800ca42:	2100      	movs	r1, #0
 800ca44:	4618      	mov	r0, r3
 800ca46:	f012 fa1d 	bl	801ee84 <memset>
    (void)memset(pDataParams->pAid, 0x00, 3);
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	3342      	adds	r3, #66	@ 0x42
 800ca4e:	2203      	movs	r2, #3
 800ca50:	2100      	movs	r1, #0
 800ca52:	4618      	mov	r0, r3
 800ca54:	f012 fa16 	bl	801ee84 <memset>
    pDataParams->bAuthMode = PHAL_MFDF_NOT_AUTHENTICATED; /* Set to invalid */
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	22ff      	movs	r2, #255	@ 0xff
 800ca5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    pDataParams->bWrappedMode = 0x00; /* Set to FALSE */
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	2200      	movs	r2, #0
 800ca64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    pDataParams->bCryptoMethod = 0xFF; /* No crypto just after init */
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	22ff      	movs	r2, #255	@ 0xff
 800ca6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    pDataParams->wAdditionalInfo = 0x0000;
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	2200      	movs	r2, #0
 800ca74:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    pDataParams->wPayLoadLen = 0;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    return PH_ERR_SUCCESS;
 800ca80:	2300      	movs	r3, #0
}
 800ca82:	4618      	mov	r0, r3
 800ca84:	3710      	adds	r7, #16
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}

0800ca8a <phalMfdfEVx_Sw_Init>:
 #define IS_INVALID_VC_KEY(keyNo)   (((keyNo) & 0x7fU) > 0x23U)

phStatus_t phalMfdfEVx_Sw_Init(phalMfdfEVx_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pPalMifareDataParams,
    void * pKeyStoreDataParams, void * pCryptoDataParamsEnc, void * pCryptoDataParamsMac, void * pCryptoRngDataParams,
    void * pTMIDataParams, void * pVCADataParams, void * pHalDataParams)
{
 800ca8a:	b580      	push	{r7, lr}
 800ca8c:	b084      	sub	sp, #16
 800ca8e:	af00      	add	r7, sp, #0
 800ca90:	60f8      	str	r0, [r7, #12]
 800ca92:	607a      	str	r2, [r7, #4]
 800ca94:	603b      	str	r3, [r7, #0]
 800ca96:	460b      	mov	r3, r1
 800ca98:	817b      	strh	r3, [r7, #10]
    /* data param check */
    if (sizeof(phalMfdfEVx_Sw_DataParams_t) != wSizeOfDataParams)
 800ca9a:	897b      	ldrh	r3, [r7, #10]
 800ca9c:	2bb4      	cmp	r3, #180	@ 0xb4
 800ca9e:	d002      	beq.n	800caa6 <phalMfdfEVx_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFDFEVX);
 800caa0:	f242 0320 	movw	r3, #8224	@ 0x2020
 800caa4:	e09f      	b.n	800cbe6 <phalMfdfEVx_Sw_Init+0x15c>
    }
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_AL_MFDFEVX);
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d102      	bne.n	800cab2 <phalMfdfEVx_Sw_Init+0x28>
 800caac:	f242 0320 	movw	r3, #8224	@ 0x2020
 800cab0:	e099      	b.n	800cbe6 <phalMfdfEVx_Sw_Init+0x15c>
    PH_ASSERT_NULL_PARAM(pPalMifareDataParams, PH_COMP_AL_MFDFEVX);
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d102      	bne.n	800cabe <phalMfdfEVx_Sw_Init+0x34>
 800cab8:	f242 0321 	movw	r3, #8225	@ 0x2021
 800cabc:	e093      	b.n	800cbe6 <phalMfdfEVx_Sw_Init+0x15c>
    PH_ASSERT_NULL_PARAM(pTMIDataParams, PH_COMP_AL_MFDFEVX);
 800cabe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d102      	bne.n	800caca <phalMfdfEVx_Sw_Init+0x40>
 800cac4:	f242 0321 	movw	r3, #8225	@ 0x2021
 800cac8:	e08d      	b.n	800cbe6 <phalMfdfEVx_Sw_Init+0x15c>
    PH_ASSERT_NULL_PARAM(pVCADataParams, PH_COMP_AL_MFDFEVX);
 800caca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d102      	bne.n	800cad6 <phalMfdfEVx_Sw_Init+0x4c>
 800cad0:	f242 0321 	movw	r3, #8225	@ 0x2021
 800cad4:	e087      	b.n	800cbe6 <phalMfdfEVx_Sw_Init+0x15c>

    /* init private data */
    pDataParams->wId = PH_COMP_AL_MFDFEVX | PHAL_MFDFEVX_SW_ID;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	f242 0201 	movw	r2, #8193	@ 0x2001
 800cadc:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams = pPalMifareDataParams;
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	687a      	ldr	r2, [r7, #4]
 800cae2:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams = pKeyStoreDataParams;
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	683a      	ldr	r2, [r7, #0]
 800cae8:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParamsEnc = pCryptoDataParamsEnc;
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	69ba      	ldr	r2, [r7, #24]
 800caee:	60da      	str	r2, [r3, #12]
    pDataParams->pCryptoDataParamsMac = pCryptoDataParamsMac;
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	69fa      	ldr	r2, [r7, #28]
 800caf4:	611a      	str	r2, [r3, #16]
    pDataParams->pCryptoRngDataParams = pCryptoRngDataParams;
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	6a3a      	ldr	r2, [r7, #32]
 800cafa:	615a      	str	r2, [r3, #20]
    pDataParams->pTMIDataParams = pTMIDataParams;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb00:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    pDataParams->pVCADataParams = pVCADataParams;
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb08:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    pDataParams->pHalDataParams = pHalDataParams;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb10:	619a      	str	r2, [r3, #24]
    /* 2 Byte CRC initial value in Authenticate mode. */
    pDataParams->wCrc = PH_TOOLS_CRC16_PRESET_ISO14443A;
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	f246 3263 	movw	r2, #25443	@ 0x6363
 800cb18:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

    /* 4 Byte CRC initial value in 0x1A, 0xAA mode. */
    pDataParams->dwCrc = PH_TOOLS_CRC32_PRESET_DF8;
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	f04f 32ff 	mov.w	r2, #4294967295
 800cb22:	651a      	str	r2, [r3, #80]	@ 0x50

    (void)memset(pDataParams->bSesAuthENCKey, 0x00, 24);
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	331c      	adds	r3, #28
 800cb28:	2218      	movs	r2, #24
 800cb2a:	2100      	movs	r1, #0
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	f012 f9a9 	bl	801ee84 <memset>
    pDataParams->bKeyNo = 0xFF; /* Set to invalid */
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	22ff      	movs	r2, #255	@ 0xff
 800cb36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    (void)memset(pDataParams->bIv, 0x00, 16);
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	3335      	adds	r3, #53	@ 0x35
 800cb3e:	2210      	movs	r2, #16
 800cb40:	2100      	movs	r1, #0
 800cb42:	4618      	mov	r0, r3
 800cb44:	f012 f99e 	bl	801ee84 <memset>
    (void)memset(pDataParams->pAid, 0x00, 3);
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	3347      	adds	r3, #71	@ 0x47
 800cb4c:	2203      	movs	r2, #3
 800cb4e:	2100      	movs	r1, #0
 800cb50:	4618      	mov	r0, r3
 800cb52:	f012 f997 	bl	801ee84 <memset>
    pDataParams->bAuthMode = PHAL_MFDFEVX_NOT_AUTHENTICATED; /* Set to invalid */
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	22ff      	movs	r2, #255	@ 0xff
 800cb5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    pDataParams->bWrappedMode = 0x00; /* Set to false */
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	2200      	movs	r2, #0
 800cb62:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    pDataParams->bCryptoMethod = 0xFF; /* No crypto just after init */
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	22ff      	movs	r2, #255	@ 0xff
 800cb6a:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    pDataParams->wAdditionalInfo = 0x0000;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	2200      	movs	r2, #0
 800cb72:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    pDataParams->bShortLenApdu = 0x00; /* By default, extended length APDU format is used for BIG ISO Read */
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	2200      	movs	r2, #0
 800cb7a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    pDataParams->dwPayLoadLen = 0;
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	2200      	movs	r2, #0
 800cb82:	659a      	str	r2, [r3, #88]	@ 0x58
    pDataParams->wCmdCtr = 0;
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	2200      	movs	r2, #0
 800cb88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    (void)memset(pDataParams->bTi, 0x00, PHAL_MFDFEVX_SIZE_TI);
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	335e      	adds	r3, #94	@ 0x5e
 800cb90:	2204      	movs	r2, #4
 800cb92:	2100      	movs	r1, #0
 800cb94:	4618      	mov	r0, r3
 800cb96:	f012 f975 	bl	801ee84 <memset>
    (void)memset(pDataParams->bSesAuthMACKey, 0x00, 16);
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	3362      	adds	r3, #98	@ 0x62
 800cb9e:	2210      	movs	r2, #16
 800cba0:	2100      	movs	r1, #0
 800cba2:	4618      	mov	r0, r3
 800cba4:	f012 f96e 	bl	801ee84 <memset>
    (void)memset(pDataParams->pUnprocByteBuff, 0x00, PHAL_MFDFEVX_SIZE_MAC);
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	3372      	adds	r3, #114	@ 0x72
 800cbac:	2210      	movs	r2, #16
 800cbae:	2100      	movs	r1, #0
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	f012 f967 	bl	801ee84 <memset>
    pDataParams->bNoUnprocBytes = 0;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	2200      	movs	r2, #0
 800cbba:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    (void)memset(pDataParams->bLastBlockBuffer, 0x00, 16);
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	3383      	adds	r3, #131	@ 0x83
 800cbc2:	2210      	movs	r2, #16
 800cbc4:	2100      	movs	r1, #0
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f012 f95c 	bl	801ee84 <memset>
    pDataParams->bLastBlockIndex = 0;
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	2200      	movs	r2, #0
 800cbd0:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    pDataParams->bCmdCode = PHAL_MFDFEVX_CMD_INVALID;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	22ff      	movs	r2, #255	@ 0xff
 800cbd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    pDataParams->bReturn_FabID = PH_OFF;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	2200      	movs	r2, #0
 800cbe0:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1

    return PH_ERR_SUCCESS;
 800cbe4:	2300      	movs	r3, #0
}
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	3710      	adds	r7, #16
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}

0800cbee <phalMfdfLight_Sw_Init>:
/* VC keys are invalid after 0x23. */
 #define IS_INVALID_VC_KEY(keyNo)   (((keyNo) & 0x7FU) > 0x23U)

phStatus_t phalMfdfLight_Sw_Init(phalMfdfLight_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pPalMifareDataParams, void * pKeyStoreDataParams,
    void * pCryptoDataParamsEnc, void * pCryptoDataParamsMac, void * pCryptoRngDataParams, void * pTMIDataParams, void * pHalDataParams)
{
 800cbee:	b580      	push	{r7, lr}
 800cbf0:	b084      	sub	sp, #16
 800cbf2:	af00      	add	r7, sp, #0
 800cbf4:	60f8      	str	r0, [r7, #12]
 800cbf6:	607a      	str	r2, [r7, #4]
 800cbf8:	603b      	str	r3, [r7, #0]
 800cbfa:	460b      	mov	r3, r1
 800cbfc:	817b      	strh	r3, [r7, #10]
    /* data param check */
    if (sizeof(phalMfdfLight_Sw_DataParams_t) != wSizeOfDataParams)
 800cbfe:	897b      	ldrh	r3, [r7, #10]
 800cc00:	2bac      	cmp	r3, #172	@ 0xac
 800cc02:	d002      	beq.n	800cc0a <phalMfdfLight_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFDFLIGHT);
 800cc04:	f242 3320 	movw	r3, #8992	@ 0x2320
 800cc08:	e0ab      	b.n	800cd62 <phalMfdfLight_Sw_Init+0x174>
    }

    PH_ASSERT_NULL_DATA_PARAM(pDataParams,PH_COMP_AL_MFDFLIGHT);
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d102      	bne.n	800cc16 <phalMfdfLight_Sw_Init+0x28>
 800cc10:	f242 3320 	movw	r3, #8992	@ 0x2320
 800cc14:	e0a5      	b.n	800cd62 <phalMfdfLight_Sw_Init+0x174>
    PH_ASSERT_NULL_PARAM (pPalMifareDataParams,PH_COMP_AL_MFDFLIGHT);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d102      	bne.n	800cc22 <phalMfdfLight_Sw_Init+0x34>
 800cc1c:	f242 3321 	movw	r3, #8993	@ 0x2321
 800cc20:	e09f      	b.n	800cd62 <phalMfdfLight_Sw_Init+0x174>
#ifdef NXPBUILD__PH_CRYPTOSYM
    PH_ASSERT_NULL_PARAM (pKeyStoreDataParams,PH_COMP_AL_MFDFLIGHT);
 800cc22:	683b      	ldr	r3, [r7, #0]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d102      	bne.n	800cc2e <phalMfdfLight_Sw_Init+0x40>
 800cc28:	f242 3321 	movw	r3, #8993	@ 0x2321
 800cc2c:	e099      	b.n	800cd62 <phalMfdfLight_Sw_Init+0x174>
    PH_ASSERT_NULL_PARAM (pCryptoDataParamsEnc,PH_COMP_AL_MFDFLIGHT);
 800cc2e:	69bb      	ldr	r3, [r7, #24]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d102      	bne.n	800cc3a <phalMfdfLight_Sw_Init+0x4c>
 800cc34:	f242 3321 	movw	r3, #8993	@ 0x2321
 800cc38:	e093      	b.n	800cd62 <phalMfdfLight_Sw_Init+0x174>
    PH_ASSERT_NULL_PARAM (pCryptoDataParamsMac,PH_COMP_AL_MFDFLIGHT);
 800cc3a:	69fb      	ldr	r3, [r7, #28]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d102      	bne.n	800cc46 <phalMfdfLight_Sw_Init+0x58>
 800cc40:	f242 3321 	movw	r3, #8993	@ 0x2321
 800cc44:	e08d      	b.n	800cd62 <phalMfdfLight_Sw_Init+0x174>
    PH_ASSERT_NULL_PARAM (pCryptoRngDataParams,PH_COMP_AL_MFDFLIGHT);
 800cc46:	6a3b      	ldr	r3, [r7, #32]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d102      	bne.n	800cc52 <phalMfdfLight_Sw_Init+0x64>
 800cc4c:	f242 3321 	movw	r3, #8993	@ 0x2321
 800cc50:	e087      	b.n	800cd62 <phalMfdfLight_Sw_Init+0x174>
#endif /* NXPBUILD__PH_CRYPTOSYM */
    PH_ASSERT_NULL_PARAM (pTMIDataParams,PH_COMP_AL_MFDFLIGHT);
 800cc52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d102      	bne.n	800cc5e <phalMfdfLight_Sw_Init+0x70>
 800cc58:	f242 3321 	movw	r3, #8993	@ 0x2321
 800cc5c:	e081      	b.n	800cd62 <phalMfdfLight_Sw_Init+0x174>
    PH_ASSERT_NULL_PARAM (pHalDataParams,PH_COMP_AL_MFDFLIGHT);
 800cc5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d102      	bne.n	800cc6a <phalMfdfLight_Sw_Init+0x7c>
 800cc64:	f242 3321 	movw	r3, #8993	@ 0x2321
 800cc68:	e07b      	b.n	800cd62 <phalMfdfLight_Sw_Init+0x174>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_MFDFLIGHT | PHAL_MFDFLIGHT_SW_ID;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	f242 3201 	movw	r2, #8961	@ 0x2301
 800cc70:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams   = pPalMifareDataParams;
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	687a      	ldr	r2, [r7, #4]
 800cc76:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	683a      	ldr	r2, [r7, #0]
 800cc7c:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParamsEnc   = pCryptoDataParamsEnc;
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	69ba      	ldr	r2, [r7, #24]
 800cc82:	60da      	str	r2, [r3, #12]
    pDataParams->pCryptoDataParamsMac   = pCryptoDataParamsMac;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	69fa      	ldr	r2, [r7, #28]
 800cc88:	611a      	str	r2, [r3, #16]
    pDataParams->pCryptoRngDataParams   = pCryptoRngDataParams;
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	6a3a      	ldr	r2, [r7, #32]
 800cc8e:	615a      	str	r2, [r3, #20]
    pDataParams->pTMIDataParams         = pTMIDataParams;
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc94:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    pDataParams->pHalDataParams         = pHalDataParams;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cc9c:	619a      	str	r2, [r3, #24]
    /* 2 Byte CRC initial value in Authenticate mode. */
    pDataParams->wCrc = PH_TOOLS_CRC16_PRESET_ISO14443A;
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	f246 3263 	movw	r2, #25443	@ 0x6363
 800cca4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

    /* 4 Byte CRC initial value in 0x1A, 0xAA mode. */
    pDataParams->dwCrc = PH_TOOLS_CRC32_PRESET_DF8;
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	f04f 32ff 	mov.w	r2, #4294967295
 800ccae:	651a      	str	r2, [r3, #80]	@ 0x50

    memset(pDataParams->bSesAuthENCKey, 0x00, 24U);  /* PRQA S 3200 */
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	331c      	adds	r3, #28
 800ccb4:	2218      	movs	r2, #24
 800ccb6:	2100      	movs	r1, #0
 800ccb8:	4618      	mov	r0, r3
 800ccba:	f012 f8e3 	bl	801ee84 <memset>
    pDataParams->bKeyNo = 0xFFU; /* Set to invalid */
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	22ff      	movs	r2, #255	@ 0xff
 800ccc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    memset(pDataParams->bIv, 0x00, 16U); /* PRQA S 3200 */
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	3335      	adds	r3, #53	@ 0x35
 800ccca:	2210      	movs	r2, #16
 800cccc:	2100      	movs	r1, #0
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f012 f8d8 	bl	801ee84 <memset>
    memset(pDataParams->pAid, 0x00, 3U);  /* PRQA S 3200 */
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	3346      	adds	r3, #70	@ 0x46
 800ccd8:	2203      	movs	r2, #3
 800ccda:	2100      	movs	r1, #0
 800ccdc:	4618      	mov	r0, r3
 800ccde:	f012 f8d1 	bl	801ee84 <memset>
    pDataParams->bAuthMode = PHAL_MFDFLIGHT_NOT_AUTHENTICATED; /* Set to invalid */
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	22ff      	movs	r2, #255	@ 0xff
 800cce6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    pDataParams->bWrappedMode = 0x01U; /* Set to true */
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	2201      	movs	r2, #1
 800ccee:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    pDataParams->bCryptoMethod = 0xFFU; /* No crypto just after init */
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	22ff      	movs	r2, #255	@ 0xff
 800ccf6:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    pDataParams->wAdditionalInfo = 0x0000;
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    pDataParams->bShortLenApdu = 0x01U; /* Since Prime variant supports only Short Length APDU, setting this to 0x01 always */
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	2201      	movs	r2, #1
 800cd06:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    pDataParams->dwPayLoadLen = 0;
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	2200      	movs	r2, #0
 800cd0e:	659a      	str	r2, [r3, #88]	@ 0x58
    pDataParams->wCmdCtr = 0;
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	2200      	movs	r2, #0
 800cd14:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    memset(pDataParams->bTi, 0x00, PHAL_MFDFLIGHT_SIZE_TI);  /* PRQA S 3200 */
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	335e      	adds	r3, #94	@ 0x5e
 800cd1c:	2204      	movs	r2, #4
 800cd1e:	2100      	movs	r1, #0
 800cd20:	4618      	mov	r0, r3
 800cd22:	f012 f8af 	bl	801ee84 <memset>
    memset(pDataParams->bSesAuthMACKey, 0x00, 16U);  /* PRQA S 3200 */
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	3362      	adds	r3, #98	@ 0x62
 800cd2a:	2210      	movs	r2, #16
 800cd2c:	2100      	movs	r1, #0
 800cd2e:	4618      	mov	r0, r3
 800cd30:	f012 f8a8 	bl	801ee84 <memset>
    memset(pDataParams->pUnprocByteBuff, 0x00, PHAL_MFDFLIGHT_SIZE_MAC);  /* PRQA S 3200 */
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	3382      	adds	r3, #130	@ 0x82
 800cd38:	2210      	movs	r2, #16
 800cd3a:	2100      	movs	r1, #0
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	f012 f8a1 	bl	801ee84 <memset>
    pDataParams->bNoUnprocBytes = 0;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	2200      	movs	r2, #0
 800cd46:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
    memset(pDataParams->bLastBlockBuffer, 0x00, 16U);  /* PRQA S 3200 */
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	3393      	adds	r3, #147	@ 0x93
 800cd4e:	2210      	movs	r2, #16
 800cd50:	2100      	movs	r1, #0
 800cd52:	4618      	mov	r0, r3
 800cd54:	f012 f896 	bl	801ee84 <memset>
    pDataParams->bLastBlockIndex = 0;
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3

    return PH_ERR_SUCCESS;
 800cd60:	2300      	movs	r3, #0
}
 800cd62:	4618      	mov	r0, r3
 800cd64:	3710      	adds	r7, #16
 800cd66:	46bd      	mov	sp, r7
 800cd68:	bd80      	pop	{r7, pc}

0800cd6a <phalMfpEVx_Sw_Init>:
#include "phalMfpEVx_Sw.h"

phStatus_t phalMfpEVx_Sw_Init(phalMfpEVx_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pPalMifareDataParams,
    void * pKeyStoreDataParams, void * pCryptoDataParamsEnc, void * pCryptoDataParamsMac, void * pCryptoRngDataParams,
    void * pCryptoDiversifyDataParams, void * pTMIDataParams, void * pVCADataParams)
{
 800cd6a:	b580      	push	{r7, lr}
 800cd6c:	b086      	sub	sp, #24
 800cd6e:	af00      	add	r7, sp, #0
 800cd70:	60f8      	str	r0, [r7, #12]
 800cd72:	607a      	str	r2, [r7, #4]
 800cd74:	603b      	str	r3, [r7, #0]
 800cd76:	460b      	mov	r3, r1
 800cd78:	817b      	strh	r3, [r7, #10]
    phStatus_t PH_MEMLOC_REM wStatus = 0;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	82fb      	strh	r3, [r7, #22]

    /* data param check */
    if(sizeof(phalMfpEVx_Sw_DataParams_t) != wSizeOfDataParams)
 800cd7e:	897b      	ldrh	r3, [r7, #10]
 800cd80:	2b84      	cmp	r3, #132	@ 0x84
 800cd82:	d002      	beq.n	800cd8a <phalMfpEVx_Sw_Init+0x20>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFPEVX);
 800cd84:	f242 1320 	movw	r3, #8480	@ 0x2120
 800cd88:	e063      	b.n	800ce52 <phalMfpEVx_Sw_Init+0xe8>
    }
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_AL_MFPEVX);
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d102      	bne.n	800cd96 <phalMfpEVx_Sw_Init+0x2c>
 800cd90:	f242 1320 	movw	r3, #8480	@ 0x2120
 800cd94:	e05d      	b.n	800ce52 <phalMfpEVx_Sw_Init+0xe8>
    PH_ASSERT_NULL_PARAM(pPalMifareDataParams, PH_COMP_AL_MFPEVX);
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d102      	bne.n	800cda2 <phalMfpEVx_Sw_Init+0x38>
 800cd9c:	f242 1321 	movw	r3, #8481	@ 0x2121
 800cda0:	e057      	b.n	800ce52 <phalMfpEVx_Sw_Init+0xe8>

    PH_ASSERT_NULL_PARAM(pTMIDataParams, PH_COMP_AL_MFPEVX);
 800cda2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d102      	bne.n	800cdae <phalMfpEVx_Sw_Init+0x44>
 800cda8:	f242 1321 	movw	r3, #8481	@ 0x2121
 800cdac:	e051      	b.n	800ce52 <phalMfpEVx_Sw_Init+0xe8>

#ifdef NXPBUILD__PHAL_VCA
    PH_ASSERT_NULL_PARAM(pVCADataParams, PH_COMP_AL_MFPEVX);
 800cdae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d102      	bne.n	800cdba <phalMfpEVx_Sw_Init+0x50>
 800cdb4:	f242 1321 	movw	r3, #8481	@ 0x2121
 800cdb8:	e04b      	b.n	800ce52 <phalMfpEVx_Sw_Init+0xe8>
#endif /* NXPBUILD__PHAL_VCA */

    /* init private data */
    pDataParams->wId = PH_COMP_AL_MFPEVX | PHAL_MFPEVX_SW_ID;
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	f242 1201 	movw	r2, #8449	@ 0x2101
 800cdc0:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams = pPalMifareDataParams;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	687a      	ldr	r2, [r7, #4]
 800cdc6:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams = pKeyStoreDataParams;
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	683a      	ldr	r2, [r7, #0]
 800cdcc:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParamsEnc = pCryptoDataParamsEnc;
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	6a3a      	ldr	r2, [r7, #32]
 800cdd2:	60da      	str	r2, [r3, #12]
    pDataParams->pCryptoDataParamsMac = pCryptoDataParamsMac;
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdd8:	611a      	str	r2, [r3, #16]
    pDataParams->pCryptoRngDataParams = pCryptoRngDataParams;
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cdde:	615a      	str	r2, [r3, #20]
    pDataParams->pCryptoDiversifyDataParams = pCryptoDiversifyDataParams;
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cde4:	619a      	str	r2, [r3, #24]
    pDataParams->pTMIDataParams = pTMIDataParams;
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cdea:	61da      	str	r2, [r3, #28]
    pDataParams->bWrappedMode = 0x00;       /* Use native mode by default */
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	2200      	movs	r2, #0
 800cdf0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    pDataParams->bExtendedLenApdu = 0x00;       /* Use short length APDU by default */
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    pDataParams->pVCADataParams = pVCADataParams;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce00:	621a      	str	r2, [r3, #32]
    pDataParams->bAuthMode = (uint8_t) PHAL_MFPEVX_NOTAUTHENTICATED;
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	2200      	movs	r2, #0
 800ce06:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    pDataParams->bSMMode = (uint8_t) PHAL_MFPEVX_SECURE_MESSAGE_EV0;
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    (void) memset(pDataParams->bSesAuthENCKey, 0x00, 16);
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	3360      	adds	r3, #96	@ 0x60
 800ce16:	2210      	movs	r2, #16
 800ce18:	2100      	movs	r1, #0
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	f012 f832 	bl	801ee84 <memset>
    (void) memset(pDataParams->bSesAuthMACKey, 0x00, 16);
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	3370      	adds	r3, #112	@ 0x70
 800ce24:	2210      	movs	r2, #16
 800ce26:	2100      	movs	r1, #0
 800ce28:	4618      	mov	r0, r3
 800ce2a:	f012 f82b 	bl	801ee84 <memset>
    (void) memset(pDataParams->bIv, 0x00, 16);
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	3350      	adds	r3, #80	@ 0x50
 800ce32:	2210      	movs	r2, #16
 800ce34:	2100      	movs	r1, #0
 800ce36:	4618      	mov	r0, r3
 800ce38:	f012 f824 	bl	801ee84 <memset>

    /* clear the secure messaging state */
    PH_CHECK_SUCCESS_FCT(wStatus, phalMfpEVx_Sw_ResetSecMsgState(pDataParams));
 800ce3c:	68f8      	ldr	r0, [r7, #12]
 800ce3e:	f000 f80c 	bl	800ce5a <phalMfpEVx_Sw_ResetSecMsgState>
 800ce42:	4603      	mov	r3, r0
 800ce44:	82fb      	strh	r3, [r7, #22]
 800ce46:	8afb      	ldrh	r3, [r7, #22]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d001      	beq.n	800ce50 <phalMfpEVx_Sw_Init+0xe6>
 800ce4c:	8afb      	ldrh	r3, [r7, #22]
 800ce4e:	e000      	b.n	800ce52 <phalMfpEVx_Sw_Init+0xe8>

    return PH_ERR_SUCCESS;
 800ce50:	2300      	movs	r3, #0
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	3718      	adds	r7, #24
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd80      	pop	{r7, pc}

0800ce5a <phalMfpEVx_Sw_ResetSecMsgState>:

/***************************************************************************************************************************************/
/* Mifare Plus EVx Software command for utility operations.                                                                            */
/***************************************************************************************************************************************/
phStatus_t phalMfpEVx_Sw_ResetSecMsgState(phalMfpEVx_Sw_DataParams_t * pDataParams)
{
 800ce5a:	b580      	push	{r7, lr}
 800ce5c:	b084      	sub	sp, #16
 800ce5e:	af00      	add	r7, sp, #0
 800ce60:	6078      	str	r0, [r7, #4]
    phStatus_t wStatus = 0;
 800ce62:	2300      	movs	r3, #0
 800ce64:	81fb      	strh	r3, [r7, #14]

    pDataParams->wRCtr = 0;
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	2200      	movs	r2, #0
 800ce6a:	849a      	strh	r2, [r3, #36]	@ 0x24
    pDataParams->wWCtr = 0;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	2200      	movs	r2, #0
 800ce70:	84da      	strh	r2, [r3, #38]	@ 0x26
    pDataParams->bNumUnprocessedReadMacBytes = 0;
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	2200      	movs	r2, #0
 800ce76:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    pDataParams->bFirstRead = 1;
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	2201      	movs	r2, #1
 800ce7e:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
    pDataParams->bSMMode = (uint8_t) PHAL_MFPEVX_SECURE_MESSAGE_EV0;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	2200      	movs	r2, #0
 800ce86:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* State machine should be handled in a way where L3 activation or L4 activation shouldnot be lost */
    if((pDataParams->bAuthMode == PHAL_MFPEVX_SL3_MFP_AUTHENTICATED) ||
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ce90:	2b03      	cmp	r3, #3
 800ce92:	d009      	beq.n	800cea8 <phalMfpEVx_Sw_ResetSecMsgState+0x4e>
        (pDataParams->bAuthMode == PHAL_MFPEVX_SL1_MFP_AUTHENTICATED) ||
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
    if((pDataParams->bAuthMode == PHAL_MFPEVX_SL3_MFP_AUTHENTICATED) ||
 800ce9a:	2b02      	cmp	r3, #2
 800ce9c:	d004      	beq.n	800cea8 <phalMfpEVx_Sw_ResetSecMsgState+0x4e>
        (pDataParams->bAuthMode == PHAL_MFPEVX_NOT_AUTHENTICATED_L4))
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
        (pDataParams->bAuthMode == PHAL_MFPEVX_SL1_MFP_AUTHENTICATED) ||
 800cea4:	2b05      	cmp	r3, #5
 800cea6:	d104      	bne.n	800ceb2 <phalMfpEVx_Sw_ResetSecMsgState+0x58>
    {
        pDataParams->bAuthMode = PHAL_MFPEVX_NOT_AUTHENTICATED_L4;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2205      	movs	r2, #5
 800ceac:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 800ceb0:	e012      	b.n	800ced8 <phalMfpEVx_Sw_ResetSecMsgState+0x7e>
    }
    else if((pDataParams->bAuthMode == PHAL_MFPEVX_NOT_AUTHENTICATED_L3) ||
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ceb8:	2b04      	cmp	r3, #4
 800ceba:	d004      	beq.n	800cec6 <phalMfpEVx_Sw_ResetSecMsgState+0x6c>
        (pDataParams->bAuthMode == PHAL_MFPEVX_SL1_MIFARE_AUTHENTICATED))
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
    else if((pDataParams->bAuthMode == PHAL_MFPEVX_NOT_AUTHENTICATED_L3) ||
 800cec2:	2b01      	cmp	r3, #1
 800cec4:	d104      	bne.n	800ced0 <phalMfpEVx_Sw_ResetSecMsgState+0x76>
    {
        pDataParams->bAuthMode = PHAL_MFPEVX_NOT_AUTHENTICATED_L3;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	2204      	movs	r2, #4
 800ceca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 800cece:	e003      	b.n	800ced8 <phalMfpEVx_Sw_ResetSecMsgState+0x7e>
    }
    else
    {
        pDataParams->bAuthMode = PHAL_MFPEVX_NOTAUTHENTICATED;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2200      	movs	r2, #0
 800ced4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    }

    (void) memset(pDataParams->bIv, 0x00, (size_t) sizeof(pDataParams->bIv));
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	3350      	adds	r3, #80	@ 0x50
 800cedc:	2210      	movs	r2, #16
 800cede:	2100      	movs	r1, #0
 800cee0:	4618      	mov	r0, r3
 800cee2:	f011 ffcf 	bl	801ee84 <memset>
    (void) memset(pDataParams->bSesAuthENCKey, 0x00, (size_t) sizeof(pDataParams->bSesAuthENCKey));
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	3360      	adds	r3, #96	@ 0x60
 800ceea:	2210      	movs	r2, #16
 800ceec:	2100      	movs	r1, #0
 800ceee:	4618      	mov	r0, r3
 800cef0:	f011 ffc8 	bl	801ee84 <memset>
    (void) memset(pDataParams->bSesAuthMACKey, 0x00, (size_t) sizeof(pDataParams->bSesAuthMACKey));
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	3370      	adds	r3, #112	@ 0x70
 800cef8:	2210      	movs	r2, #16
 800cefa:	2100      	movs	r1, #0
 800cefc:	4618      	mov	r0, r3
 800cefe:	f011 ffc1 	bl	801ee84 <memset>

    (void) memset(pDataParams->bTi, 0x00, PHAL_MFPEVX_SIZE_TI);
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	332a      	adds	r3, #42	@ 0x2a
 800cf06:	2204      	movs	r2, #4
 800cf08:	2100      	movs	r1, #0
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	f011 ffba 	bl	801ee84 <memset>

    wStatus = phTMIUtils_ActivateTMICollection((phTMIUtils_t *) pDataParams->pTMIDataParams, PH_TMIUTILS_RESET_TMI);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	69db      	ldr	r3, [r3, #28]
 800cf14:	2104      	movs	r1, #4
 800cf16:	4618      	mov	r0, r3
 800cf18:	f7fa fb48 	bl	80075ac <phTMIUtils_ActivateTMICollection>
 800cf1c:	4603      	mov	r3, r0
 800cf1e:	81fb      	strh	r3, [r7, #14]

#ifdef NXPBUILD__PHAL_VCA
    /* Update the authentication state if VCA PC feature is required by the application. */
    if(pDataParams->pVCADataParams != NULL)
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	6a1b      	ldr	r3, [r3, #32]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d009      	beq.n	800cf3c <phalMfpEVx_Sw_ResetSecMsgState+0xe2>
    {
        wStatus = phalVca_SetSessionKeyUtility(pDataParams->pVCADataParams, pDataParams->bSesAuthMACKey,
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	6a18      	ldr	r0, [r3, #32]
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	3370      	adds	r3, #112	@ 0x70
 800cf30:	2200      	movs	r2, #0
 800cf32:	4619      	mov	r1, r3
 800cf34:	f000 fa8b 	bl	800d44e <phalVca_SetSessionKeyUtility>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	81fb      	strh	r3, [r7, #14]
            PHAL_MFPEVX_NOTAUTHENTICATED);
    }
#endif /* NXPBUILD__PHAL_VCA */

    return PH_ADD_COMPCODE(wStatus, PH_COMP_AL_MFPEVX);
 800cf3c:	89fb      	ldrh	r3, [r7, #14]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d00b      	beq.n	800cf5a <phalMfpEVx_Sw_ResetSecMsgState+0x100>
 800cf42:	89fb      	ldrh	r3, [r7, #14]
 800cf44:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d106      	bne.n	800cf5a <phalMfpEVx_Sw_ResetSecMsgState+0x100>
 800cf4c:	89fb      	ldrh	r3, [r7, #14]
 800cf4e:	b2db      	uxtb	r3, r3
 800cf50:	b29b      	uxth	r3, r3
 800cf52:	f443 5304 	orr.w	r3, r3, #8448	@ 0x2100
 800cf56:	b29b      	uxth	r3, r3
 800cf58:	e000      	b.n	800cf5c <phalMfpEVx_Sw_ResetSecMsgState+0x102>
 800cf5a:	89fb      	ldrh	r3, [r7, #14]
}
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	3710      	adds	r7, #16
 800cf60:	46bd      	mov	sp, r7
 800cf62:	bd80      	pop	{r7, pc}

0800cf64 <phalMful_Sw_Init>:
                            void * pPalMifareDataParams,
                            void * pKeyStoreDataParams,
                            void * pCryptoDataParams,
                            void * pCryptoRngDataParams
                            )
{
 800cf64:	b480      	push	{r7}
 800cf66:	b085      	sub	sp, #20
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	60f8      	str	r0, [r7, #12]
 800cf6c:	607a      	str	r2, [r7, #4]
 800cf6e:	603b      	str	r3, [r7, #0]
 800cf70:	460b      	mov	r3, r1
 800cf72:	817b      	strh	r3, [r7, #10]
    if (sizeof(phalMful_Sw_DataParams_t) != wSizeOfDataParams)
 800cf74:	897b      	ldrh	r3, [r7, #10]
 800cf76:	2b1c      	cmp	r3, #28
 800cf78:	d002      	beq.n	800cf80 <phalMful_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFUL);
 800cf7a:	f44f 5389 	mov.w	r3, #4384	@ 0x1120
 800cf7e:	e026      	b.n	800cfce <phalMful_Sw_Init+0x6a>
    }
    PH_ASSERT_NULL (pDataParams);
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d101      	bne.n	800cf8a <phalMful_Sw_Init+0x26>
 800cf86:	2321      	movs	r3, #33	@ 0x21
 800cf88:	e021      	b.n	800cfce <phalMful_Sw_Init+0x6a>
    PH_ASSERT_NULL (pPalMifareDataParams);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d101      	bne.n	800cf94 <phalMful_Sw_Init+0x30>
 800cf90:	2321      	movs	r3, #33	@ 0x21
 800cf92:	e01c      	b.n	800cfce <phalMful_Sw_Init+0x6a>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_MFUL | PHAL_MFUL_SW_ID;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	f241 1201 	movw	r2, #4353	@ 0x1101
 800cf9a:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams   = pPalMifareDataParams;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	687a      	ldr	r2, [r7, #4]
 800cfa0:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	683a      	ldr	r2, [r7, #0]
 800cfa6:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParams      = pCryptoDataParams;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	69ba      	ldr	r2, [r7, #24]
 800cfac:	60da      	str	r2, [r3, #12]
    pDataParams->pCryptoRngDataParams   = pCryptoRngDataParams;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	69fa      	ldr	r2, [r7, #28]
 800cfb2:	611a      	str	r2, [r3, #16]
    pDataParams->bAuthMode              = PHAL_MFUL_NOT_AUTHENTICATED;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	22ff      	movs	r2, #255	@ 0xff
 800cfb8:	761a      	strb	r2, [r3, #24]
    pDataParams->bCMACReq               = PH_OFF;
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	2200      	movs	r2, #0
 800cfbe:	751a      	strb	r2, [r3, #20]
    pDataParams->wCmdCtr                = 0x00U;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	82da      	strh	r2, [r3, #22]
    pDataParams->bAdditionalInfo        = 0x00U;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	2200      	movs	r2, #0
 800cfca:	765a      	strb	r2, [r3, #25]
    return PH_ERR_SUCCESS;
 800cfcc:	2300      	movs	r3, #0
}
 800cfce:	4618      	mov	r0, r3
 800cfd0:	3714      	adds	r7, #20
 800cfd2:	46bd      	mov	sp, r7
 800cfd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd8:	4770      	bx	lr

0800cfda <phalT1T_Sw_Init>:
phStatus_t phalT1T_Sw_Init(
                           phalT1T_Sw_DataParams_t * pDataParams,
                           uint16_t wSizeOfDataParams,
                           void * pPalI14443p3aDataParams
                           )
{
 800cfda:	b480      	push	{r7}
 800cfdc:	b085      	sub	sp, #20
 800cfde:	af00      	add	r7, sp, #0
 800cfe0:	60f8      	str	r0, [r7, #12]
 800cfe2:	460b      	mov	r3, r1
 800cfe4:	607a      	str	r2, [r7, #4]
 800cfe6:	817b      	strh	r3, [r7, #10]
    if (sizeof(phalT1T_Sw_DataParams_t) != wSizeOfDataParams)
 800cfe8:	897b      	ldrh	r3, [r7, #10]
 800cfea:	2b10      	cmp	r3, #16
 800cfec:	d002      	beq.n	800cff4 <phalT1T_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_T1T);
 800cfee:	f44f 53e1 	mov.w	r3, #7200	@ 0x1c20
 800cff2:	e011      	b.n	800d018 <phalT1T_Sw_Init+0x3e>
    }

    PH_ASSERT_NULL (pDataParams);
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d101      	bne.n	800cffe <phalT1T_Sw_Init+0x24>
 800cffa:	2321      	movs	r3, #33	@ 0x21
 800cffc:	e00c      	b.n	800d018 <phalT1T_Sw_Init+0x3e>
    PH_ASSERT_NULL (pPalI14443p3aDataParams);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d101      	bne.n	800d008 <phalT1T_Sw_Init+0x2e>
 800d004:	2321      	movs	r3, #33	@ 0x21
 800d006:	e007      	b.n	800d018 <phalT1T_Sw_Init+0x3e>

    /* Initialize private data */
    pDataParams->wId = PH_COMP_AL_T1T | PHAL_T1T_SW_ID;
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	f641 4201 	movw	r2, #7169	@ 0x1c01
 800d00e:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalI14443p3aDataParams = pPalI14443p3aDataParams;
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	687a      	ldr	r2, [r7, #4]
 800d014:	605a      	str	r2, [r3, #4]

    return PH_ERR_SUCCESS;
 800d016:	2300      	movs	r3, #0
}
 800d018:	4618      	mov	r0, r3
 800d01a:	3714      	adds	r7, #20
 800d01c:	46bd      	mov	sp, r7
 800d01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d022:	4770      	bx	lr

0800d024 <phalT1T_Sw_ReadUID>:
phStatus_t phalT1T_Sw_ReadUID(
                              phalT1T_Sw_DataParams_t * pDataParams,
                              uint8_t * pUid,
                              uint16_t * pLength
                              )
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b08c      	sub	sp, #48	@ 0x30
 800d028:	af02      	add	r7, sp, #8
 800d02a:	60f8      	str	r0, [r7, #12]
 800d02c:	60b9      	str	r1, [r7, #8]
 800d02e:	607a      	str	r2, [r7, #4]
    phStatus_t PH_MEMLOC_REM statusTmp;
    uint8_t    PH_MEMLOC_REM bCountLoop;
    uint8_t *  PH_MEMLOC_REM pRxBuffer = NULL;
 800d030:	2300      	movs	r3, #0
 800d032:	61fb      	str	r3, [r7, #28]
    uint16_t   PH_MEMLOC_REM wTxLength = 7;
 800d034:	2307      	movs	r3, #7
 800d036:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint16_t   PH_MEMLOC_REM wUIDLength = 4;
 800d038:	2304      	movs	r3, #4
 800d03a:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint8_t    PH_MEMLOC_REM abTxBuffer[] = {PHAL_T1T_CMD_READUID, 0x00,
 800d03c:	2378      	movs	r3, #120	@ 0x78
 800d03e:	617b      	str	r3, [r7, #20]
 800d040:	f107 0318 	add.w	r3, r7, #24
 800d044:	2100      	movs	r1, #0
 800d046:	460a      	mov	r2, r1
 800d048:	801a      	strh	r2, [r3, #0]
 800d04a:	460a      	mov	r2, r1
 800d04c:	709a      	strb	r2, [r3, #2]
                                             0x00, 0x00, 0x00, 0x00, 0x00};

    /* Set command timeout */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p3a_SetConfig(
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	685b      	ldr	r3, [r3, #4]
 800d052:	f240 1223 	movw	r2, #291	@ 0x123
 800d056:	2103      	movs	r1, #3
 800d058:	4618      	mov	r0, r3
 800d05a:	f006 ffcc 	bl	8013ff6 <phpalI14443p3a_Sw_SetConfig>
 800d05e:	4603      	mov	r3, r0
 800d060:	843b      	strh	r3, [r7, #32]
 800d062:	8c3b      	ldrh	r3, [r7, #32]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d001      	beq.n	800d06c <phalT1T_Sw_ReadUID+0x48>
 800d068:	8c3b      	ldrh	r3, [r7, #32]
 800d06a:	e05c      	b.n	800d126 <phalT1T_Sw_ReadUID+0x102>
        pDataParams->pPalI14443p3aDataParams,
        PHPAL_I14443P3A_CONFIG_TIMEOUT_VALUE_US,
        PHAL_T1T_SW_READ_TIME_US + PHAL_T1T_SW_EXT_TIME_US));

    /* Send and receive the data */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p3a_Exchange(
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	6858      	ldr	r0, [r3, #4]
 800d070:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800d072:	f107 0214 	add.w	r2, r7, #20
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	9301      	str	r3, [sp, #4]
 800d07a:	f107 031c 	add.w	r3, r7, #28
 800d07e:	9300      	str	r3, [sp, #0]
 800d080:	460b      	mov	r3, r1
 800d082:	2100      	movs	r1, #0
 800d084:	f007 fc62 	bl	801494c <phpalI14443p3a_Sw_Exchange>
 800d088:	4603      	mov	r3, r0
 800d08a:	843b      	strh	r3, [r7, #32]
 800d08c:	8c3b      	ldrh	r3, [r7, #32]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d001      	beq.n	800d096 <phalT1T_Sw_ReadUID+0x72>
 800d092:	8c3b      	ldrh	r3, [r7, #32]
 800d094:	e047      	b.n	800d126 <phalT1T_Sw_ReadUID+0x102>
        &abTxBuffer[0],
        wTxLength,
        &pRxBuffer,
        pLength));

    if(((phpalI14443p3a_Sw_DataParams_t*)(pDataParams->pPalI14443p3aDataParams))->bOpeMode == RD_LIB_MODE_NFC)
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	685b      	ldr	r3, [r3, #4]
 800d09a:	7d1b      	ldrb	r3, [r3, #20]
 800d09c:	2b02      	cmp	r3, #2
 800d09e:	d10c      	bne.n	800d0ba <phalT1T_Sw_ReadUID+0x96>
    {
        /* Check received length. NFC Digital Protocol 1.1-10.6.2.1 */
        if ((*pLength != PHAL_T1T_READUID_RESP_LEN) ||
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	881b      	ldrh	r3, [r3, #0]
 800d0a4:	2b06      	cmp	r3, #6
 800d0a6:	d105      	bne.n	800d0b4 <phalT1T_Sw_ReadUID+0x90>
            ((pRxBuffer[0] & PHAL_T1T_HEADER_ROM0) != PHAL_T1T_HEADER_ROM0))
 800d0a8:	69fb      	ldr	r3, [r7, #28]
 800d0aa:	781b      	ldrb	r3, [r3, #0]
 800d0ac:	f003 0310 	and.w	r3, r3, #16
        if ((*pLength != PHAL_T1T_READUID_RESP_LEN) ||
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d109      	bne.n	800d0c8 <phalT1T_Sw_ReadUID+0xa4>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_AL_T1T);
 800d0b4:	f641 4306 	movw	r3, #7174	@ 0x1c06
 800d0b8:	e035      	b.n	800d126 <phalT1T_Sw_ReadUID+0x102>
        }
    }
    else
    {
        if (*pLength != PHAL_T1T_READUID_RESP_LEN)
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	881b      	ldrh	r3, [r3, #0]
 800d0be:	2b06      	cmp	r3, #6
 800d0c0:	d002      	beq.n	800d0c8 <phalT1T_Sw_ReadUID+0xa4>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_AL_T1T);
 800d0c2:	f641 4306 	movw	r3, #7174	@ 0x1c06
 800d0c6:	e02e      	b.n	800d126 <phalT1T_Sw_ReadUID+0x102>
        }
    }

    /* Update the Header ROM bytes */
    pDataParams->abHR[0] = pRxBuffer[0];
 800d0c8:	69fb      	ldr	r3, [r7, #28]
 800d0ca:	781a      	ldrb	r2, [r3, #0]
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	721a      	strb	r2, [r3, #8]
    pDataParams->abHR[1] = pRxBuffer[1];
 800d0d0:	69fb      	ldr	r3, [r7, #28]
 800d0d2:	785a      	ldrb	r2, [r3, #1]
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	725a      	strb	r2, [r3, #9]

    /* Update the UID */
    for(bCountLoop = 0; bCountLoop < 4U; bCountLoop++)
 800d0d8:	2300      	movs	r3, #0
 800d0da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d0de:	e01a      	b.n	800d116 <phalT1T_Sw_ReadUID+0xf2>
    {
        pDataParams->abUid[bCountLoop] = pRxBuffer[bCountLoop+2U];
 800d0e0:	69fa      	ldr	r2, [r7, #28]
 800d0e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d0e6:	3302      	adds	r3, #2
 800d0e8:	441a      	add	r2, r3
 800d0ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d0ee:	7811      	ldrb	r1, [r2, #0]
 800d0f0:	68fa      	ldr	r2, [r7, #12]
 800d0f2:	4413      	add	r3, r2
 800d0f4:	460a      	mov	r2, r1
 800d0f6:	729a      	strb	r2, [r3, #10]
        pUid[bCountLoop] = pDataParams->abUid[bCountLoop];
 800d0f8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800d0fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d100:	68b9      	ldr	r1, [r7, #8]
 800d102:	440b      	add	r3, r1
 800d104:	68f9      	ldr	r1, [r7, #12]
 800d106:	440a      	add	r2, r1
 800d108:	7a92      	ldrb	r2, [r2, #10]
 800d10a:	701a      	strb	r2, [r3, #0]
    for(bCountLoop = 0; bCountLoop < 4U; bCountLoop++)
 800d10c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d110:	3301      	adds	r3, #1
 800d112:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d116:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d11a:	2b03      	cmp	r3, #3
 800d11c:	d9e0      	bls.n	800d0e0 <phalT1T_Sw_ReadUID+0xbc>
    }

    (*pLength) = wUIDLength;   /* UID length */
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800d122:	801a      	strh	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 800d124:	2300      	movs	r3, #0
}
 800d126:	4618      	mov	r0, r3
 800d128:	3728      	adds	r7, #40	@ 0x28
 800d12a:	46bd      	mov	sp, r7
 800d12c:	bd80      	pop	{r7, pc}

0800d12e <phalTop_Sw_Init>:
                           void * pAlFelica,
                           void * pPalMifareDataParams,
                           void * pAl15693,
                           void * pPalI14443paDataParams
                           )
{
 800d12e:	b580      	push	{r7, lr}
 800d130:	b084      	sub	sp, #16
 800d132:	af00      	add	r7, sp, #0
 800d134:	60f8      	str	r0, [r7, #12]
 800d136:	607a      	str	r2, [r7, #4]
 800d138:	603b      	str	r3, [r7, #0]
 800d13a:	460b      	mov	r3, r1
 800d13c:	817b      	strh	r3, [r7, #10]
    if (sizeof(phalTop_Sw_DataParams_t) != wSizeOfDataParams)
 800d13e:	897b      	ldrh	r3, [r7, #10]
 800d140:	2b80      	cmp	r3, #128	@ 0x80
 800d142:	d002      	beq.n	800d14a <phalTop_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_TOP);
 800d144:	f44f 53e9 	mov.w	r3, #7456	@ 0x1d20
 800d148:	e01e      	b.n	800d188 <phalTop_Sw_Init+0x5a>
    }

    PH_ASSERT_NULL (pDataParams);
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d101      	bne.n	800d154 <phalTop_Sw_Init+0x26>
 800d150:	2321      	movs	r3, #33	@ 0x21
 800d152:	e019      	b.n	800d188 <phalTop_Sw_Init+0x5a>

    pDataParams->wId = PH_COMP_AL_TOP | PHAL_TOP_SW_ID;
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	f641 5201 	movw	r2, #7425	@ 0x1d01
 800d15a:	801a      	strh	r2, [r3, #0]
    pDataParams->pTopTagsDataParams[0] = pAlT1T;
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	687a      	ldr	r2, [r7, #4]
 800d160:	611a      	str	r2, [r3, #16]
    pDataParams->pTopTagsDataParams[1] = pAlMful;
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	683a      	ldr	r2, [r7, #0]
 800d166:	615a      	str	r2, [r3, #20]
    pDataParams->pTopTagsDataParams[2] = pAlFelica;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	69ba      	ldr	r2, [r7, #24]
 800d16c:	619a      	str	r2, [r3, #24]
    pDataParams->pTopTagsDataParams[3] = pPalMifareDataParams;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	69fa      	ldr	r2, [r7, #28]
 800d172:	61da      	str	r2, [r3, #28]
    pDataParams->pTopTagsDataParams[4] = pAl15693;
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	6a3a      	ldr	r2, [r7, #32]
 800d178:	621a      	str	r2, [r3, #32]
    pDataParams->pTopTagsDataParams[5] = pPalI14443paDataParams;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d17e:	625a      	str	r2, [r3, #36]	@ 0x24

    return phalTop_Sw_Reset(pDataParams);
 800d180:	68f8      	ldr	r0, [r7, #12]
 800d182:	f000 f805 	bl	800d190 <phalTop_Sw_Reset>
 800d186:	4603      	mov	r3, r0
}
 800d188:	4618      	mov	r0, r3
 800d18a:	3710      	adds	r7, #16
 800d18c:	46bd      	mov	sp, r7
 800d18e:	bd80      	pop	{r7, pc}

0800d190 <phalTop_Sw_Reset>:
}

phStatus_t phalTop_Sw_Reset(
                            phalTop_Sw_DataParams_t * pDataParams
                            )
{
 800d190:	b580      	push	{r7, lr}
 800d192:	b082      	sub	sp, #8
 800d194:	af00      	add	r7, sp, #0
 800d196:	6078      	str	r0, [r7, #4]

    /* Reset common variables */
    pDataParams->bTagState = 0;
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	2200      	movs	r2, #0
 800d19c:	711a      	strb	r2, [r3, #4]
    pDataParams->bTagType = 0;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	709a      	strb	r2, [r3, #2]
    pDataParams->bVno = 0;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	70da      	strb	r2, [r3, #3]
    pDataParams->dwNdefLength = 0;
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	2200      	movs	r2, #0
 800d1ae:	609a      	str	r2, [r3, #8]
    pDataParams->dwMaxNdefLength = 0;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	60da      	str	r2, [r3, #12]

    (void)memset(&pDataParams->ualTop, 0x00, (size_t)(sizeof(pDataParams->ualTop)));
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	3328      	adds	r3, #40	@ 0x28
 800d1ba:	2258      	movs	r2, #88	@ 0x58
 800d1bc:	2100      	movs	r1, #0
 800d1be:	4618      	mov	r0, r3
 800d1c0:	f011 fe60 	bl	801ee84 <memset>

    return PH_ERR_SUCCESS;
 800d1c4:	2300      	movs	r3, #0
}
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	3708      	adds	r7, #8
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	bd80      	pop	{r7, pc}

0800d1ce <phalVca_Sw_Init>:
#endif /* NXPBUILD__PH_CRYPTOSYM */

phStatus_t phalVca_Sw_Init(phalVca_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams,  void * pPalMifareDataParams, void * pKeyStoreDataParams,
    void * pCryptoDataParams, void * pCryptoRngDataParams, phalVca_Sw_IidTableEntry_t * pIidTableStorage, uint16_t wNumIidTableStorageEntries,
    phalVca_Sw_CardTableEntry_t * pCardTableStorage, uint16_t wNumCardTableStorageEntries)
{
 800d1ce:	b480      	push	{r7}
 800d1d0:	b085      	sub	sp, #20
 800d1d2:	af00      	add	r7, sp, #0
 800d1d4:	60f8      	str	r0, [r7, #12]
 800d1d6:	607a      	str	r2, [r7, #4]
 800d1d8:	603b      	str	r3, [r7, #0]
 800d1da:	460b      	mov	r3, r1
 800d1dc:	817b      	strh	r3, [r7, #10]
    if (sizeof(phalVca_Sw_DataParams_t) != wSizeOfDataParams)
 800d1de:	897b      	ldrh	r3, [r7, #10]
 800d1e0:	2b54      	cmp	r3, #84	@ 0x54
 800d1e2:	d002      	beq.n	800d1ea <phalVca_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_VCA);
 800d1e4:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800d1e8:	e06d      	b.n	800d2c6 <phalVca_Sw_Init+0xf8>
    }

    PH_ASSERT_NULL_DATA_PARAM (pDataParams, PH_COMP_AL_VCA);
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d102      	bne.n	800d1f6 <phalVca_Sw_Init+0x28>
 800d1f0:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800d1f4:	e067      	b.n	800d2c6 <phalVca_Sw_Init+0xf8>
    PH_ASSERT_NULL_PARAM (pPalMifareDataParams, PH_COMP_AL_VCA);
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d102      	bne.n	800d202 <phalVca_Sw_Init+0x34>
 800d1fc:	f241 3321 	movw	r3, #4897	@ 0x1321
 800d200:	e061      	b.n	800d2c6 <phalVca_Sw_Init+0xf8>

#ifdef NXPBUILD__PH_CRYPTOSYM
    PH_ASSERT_NULL_PARAM (pKeyStoreDataParams, PH_COMP_AL_VCA);
 800d202:	683b      	ldr	r3, [r7, #0]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d102      	bne.n	800d20e <phalVca_Sw_Init+0x40>
 800d208:	f241 3321 	movw	r3, #4897	@ 0x1321
 800d20c:	e05b      	b.n	800d2c6 <phalVca_Sw_Init+0xf8>
    PH_ASSERT_NULL_PARAM (pCryptoDataParams, PH_COMP_AL_VCA);
 800d20e:	69bb      	ldr	r3, [r7, #24]
 800d210:	2b00      	cmp	r3, #0
 800d212:	d102      	bne.n	800d21a <phalVca_Sw_Init+0x4c>
 800d214:	f241 3321 	movw	r3, #4897	@ 0x1321
 800d218:	e055      	b.n	800d2c6 <phalVca_Sw_Init+0xf8>
    PH_ASSERT_NULL_PARAM (pCryptoRngDataParams, PH_COMP_AL_VCA);
 800d21a:	69fb      	ldr	r3, [r7, #28]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d102      	bne.n	800d226 <phalVca_Sw_Init+0x58>
 800d220:	f241 3321 	movw	r3, #4897	@ 0x1321
 800d224:	e04f      	b.n	800d2c6 <phalVca_Sw_Init+0xf8>
#endif /* NXPBUILD__PH_CRYPTOSYM */

    if (0U != (wNumIidTableStorageEntries)) PH_ASSERT_NULL_PARAM (pIidTableStorage, PH_COMP_AL_VCA);
 800d226:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d005      	beq.n	800d238 <phalVca_Sw_Init+0x6a>
 800d22c:	6a3b      	ldr	r3, [r7, #32]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d102      	bne.n	800d238 <phalVca_Sw_Init+0x6a>
 800d232:	f241 3321 	movw	r3, #4897	@ 0x1321
 800d236:	e046      	b.n	800d2c6 <phalVca_Sw_Init+0xf8>
    if (0U != (wNumCardTableStorageEntries)) PH_ASSERT_NULL_PARAM (pCardTableStorage, PH_COMP_AL_VCA);
 800d238:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d005      	beq.n	800d24a <phalVca_Sw_Init+0x7c>
 800d23e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d240:	2b00      	cmp	r3, #0
 800d242:	d102      	bne.n	800d24a <phalVca_Sw_Init+0x7c>
 800d244:	f241 3321 	movw	r3, #4897	@ 0x1321
 800d248:	e03d      	b.n	800d2c6 <phalVca_Sw_Init+0xf8>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_VCA | PHAL_VCA_SW_ID;
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	f241 3201 	movw	r2, #4865	@ 0x1301
 800d250:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams   = pPalMifareDataParams;
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	687a      	ldr	r2, [r7, #4]
 800d256:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	683a      	ldr	r2, [r7, #0]
 800d25c:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParams      = pCryptoDataParams;
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	69ba      	ldr	r2, [r7, #24]
 800d262:	60da      	str	r2, [r3, #12]
    pDataParams->wCurrentCardTablePos   = 0;
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	2200      	movs	r2, #0
 800d268:	839a      	strh	r2, [r3, #28]
    pDataParams->pCardTable             = pCardTableStorage;
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d26e:	615a      	str	r2, [r3, #20]
    pDataParams->wNumCardTableEntries   = wNumCardTableStorageEntries;
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800d274:	83da      	strh	r2, [r3, #30]
    pDataParams->pIidTable              = pIidTableStorage;
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	6a3a      	ldr	r2, [r7, #32]
 800d27a:	619a      	str	r2, [r3, #24]
    pDataParams->wCurrentIidTablePos    = 0;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	2200      	movs	r2, #0
 800d280:	849a      	strh	r2, [r3, #36]	@ 0x24
    pDataParams->wNumIidTableEntries    = wNumIidTableStorageEntries;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d286:	841a      	strh	r2, [r3, #32]
    pDataParams->pCryptoRngDataParams   = pCryptoRngDataParams;
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	69fa      	ldr	r2, [r7, #28]
 800d28c:	611a      	str	r2, [r3, #16]
    pDataParams->wAdditionalInfo        = PH_ERR_SUCCESS;
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	2200      	movs	r2, #0
 800d292:	84da      	strh	r2, [r3, #38]	@ 0x26
    pDataParams->eVCState               = VC_NOT_SELECTED;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	2200      	movs	r2, #0
 800d298:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    pDataParams->ePCState               = PC_NO_PCHK_IN_PROGRESS;
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	2200      	movs	r2, #0
 800d2a0:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    pDataParams->bWrappedMode           = 0;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    pDataParams->bExtendedLenApdu       = 0;
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    pDataParams->bOption                = 1;
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	2201      	movs	r2, #1
 800d2b8:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
    pDataParams->bLowerBoundThreshold   = 0;
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	2200      	movs	r2, #0
 800d2c0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53

    return PH_ERR_SUCCESS;
 800d2c4:	2300      	movs	r3, #0
}
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	3714      	adds	r7, #20
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d0:	4770      	bx	lr
	...

0800d2d4 <phalVca_Sw_SetSessionKeyUtility>:

    return PH_ERR_SUCCESS;
}

phStatus_t phalVca_Sw_SetSessionKeyUtility(phalVca_Sw_DataParams_t * pDataParams, uint8_t * pSessionKey, uint8_t bAuthMode)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b084      	sub	sp, #16
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	60f8      	str	r0, [r7, #12]
 800d2dc:	60b9      	str	r1, [r7, #8]
 800d2de:	4613      	mov	r3, r2
 800d2e0:	71fb      	strb	r3, [r7, #7]
     * case-1: VCState = Authenticated, Session keys from DesfireEV2 should be used for MAC calculations
     * case-2: VCState = Proximity Check or Not Authenticated, VC Proximity Key should be used for MAC calculations
     * case-3: VCState = No VC Selected, DummyMACKey of type AES 128 should be used for MAC calculations.
     */
    /* Handling Case-1. First need to get the card auth type(AES, DES, ISO, EV2) and set the VC state based on the Auth Mode */
    switch(bAuthMode)
 800d2e2:	79fb      	ldrb	r3, [r7, #7]
 800d2e4:	2bff      	cmp	r3, #255	@ 0xff
 800d2e6:	d07d      	beq.n	800d3e4 <phalVca_Sw_SetSessionKeyUtility+0x110>
 800d2e8:	2bff      	cmp	r3, #255	@ 0xff
 800d2ea:	f300 808c 	bgt.w	800d406 <phalVca_Sw_SetSessionKeyUtility+0x132>
 800d2ee:	2baa      	cmp	r3, #170	@ 0xaa
 800d2f0:	d04f      	beq.n	800d392 <phalVca_Sw_SetSessionKeyUtility+0xbe>
 800d2f2:	2baa      	cmp	r3, #170	@ 0xaa
 800d2f4:	f300 8087 	bgt.w	800d406 <phalVca_Sw_SetSessionKeyUtility+0x132>
 800d2f8:	2b1a      	cmp	r3, #26
 800d2fa:	dc3d      	bgt.n	800d378 <phalVca_Sw_SetSessionKeyUtility+0xa4>
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	f2c0 8082 	blt.w	800d406 <phalVca_Sw_SetSessionKeyUtility+0x132>
 800d302:	2b1a      	cmp	r3, #26
 800d304:	d87f      	bhi.n	800d406 <phalVca_Sw_SetSessionKeyUtility+0x132>
 800d306:	a201      	add	r2, pc, #4	@ (adr r2, 800d30c <phalVca_Sw_SetSessionKeyUtility+0x38>)
 800d308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d30c:	0800d3db 	.word	0x0800d3db
 800d310:	0800d407 	.word	0x0800d407
 800d314:	0800d3ab 	.word	0x0800d3ab
 800d318:	0800d3c3 	.word	0x0800d3c3
 800d31c:	0800d3db 	.word	0x0800d3db
 800d320:	0800d3db 	.word	0x0800d3db
 800d324:	0800d407 	.word	0x0800d407
 800d328:	0800d407 	.word	0x0800d407
 800d32c:	0800d407 	.word	0x0800d407
 800d330:	0800d407 	.word	0x0800d407
 800d334:	0800d37f 	.word	0x0800d37f
 800d338:	0800d407 	.word	0x0800d407
 800d33c:	0800d407 	.word	0x0800d407
 800d340:	0800d407 	.word	0x0800d407
 800d344:	0800d407 	.word	0x0800d407
 800d348:	0800d407 	.word	0x0800d407
 800d34c:	0800d407 	.word	0x0800d407
 800d350:	0800d407 	.word	0x0800d407
 800d354:	0800d407 	.word	0x0800d407
 800d358:	0800d407 	.word	0x0800d407
 800d35c:	0800d407 	.word	0x0800d407
 800d360:	0800d407 	.word	0x0800d407
 800d364:	0800d407 	.word	0x0800d407
 800d368:	0800d407 	.word	0x0800d407
 800d36c:	0800d407 	.word	0x0800d407
 800d370:	0800d407 	.word	0x0800d407
 800d374:	0800d389 	.word	0x0800d389
 800d378:	2b71      	cmp	r3, #113	@ 0x71
 800d37a:	d038      	beq.n	800d3ee <phalVca_Sw_SetSessionKeyUtility+0x11a>
 800d37c:	e043      	b.n	800d406 <phalVca_Sw_SetSessionKeyUtility+0x132>
    {
#ifdef NXPBUILD__PHAL_MFDFEVX_SW
    case PHAL_MFDFEVX_AUTHENTICATE:
        pDataParams->eVCState = VC_DF_AUTH_D40;
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	2204      	movs	r2, #4
 800d382:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        break;
 800d386:	e043      	b.n	800d410 <phalVca_Sw_SetSessionKeyUtility+0x13c>

    case PHAL_MFDFEVX_AUTHENTICATEISO:
        pDataParams->eVCState = VC_DF_AUTH_ISO;
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	2205      	movs	r2, #5
 800d38c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        break;
 800d390:	e03e      	b.n	800d410 <phalVca_Sw_SetSessionKeyUtility+0x13c>

    case PHAL_MFDFEVX_AUTHENTICATEAES:
        pDataParams->eVCState = VC_DF_AUTH_AES;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	2207      	movs	r2, #7
 800d396:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

        /* Set the session key (since session key is AES) to the VCA structure parameter */
        (void)memcpy(pDataParams->bSessionAuthMACKey, pSessionKey, sizeof(pDataParams->bSessionAuthMACKey));
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	3328      	adds	r3, #40	@ 0x28
 800d39e:	2220      	movs	r2, #32
 800d3a0:	68b9      	ldr	r1, [r7, #8]
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	f011 fded 	bl	801ef82 <memcpy>
        break;
 800d3a8:	e032      	b.n	800d410 <phalVca_Sw_SetSessionKeyUtility+0x13c>
#endif /* NXPBUILD__PHAL_MFDFEVX_SW */
#ifdef NXPBUILD__PHAL_MFPEVX_SW
    case PHAL_MFPEVX_SL1_MFP_AUTHENTICATED:
        pDataParams->eVCState = VC_MFP_AUTH_AES_SL1;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	2208      	movs	r2, #8
 800d3ae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

        /* Set the session key (since session key is AES) to the VCA structure parameter */
        (void)memcpy(pDataParams->bSessionAuthMACKey, pSessionKey, sizeof(pDataParams->bSessionAuthMACKey));
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	3328      	adds	r3, #40	@ 0x28
 800d3b6:	2220      	movs	r2, #32
 800d3b8:	68b9      	ldr	r1, [r7, #8]
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	f011 fde1 	bl	801ef82 <memcpy>
        break;
 800d3c0:	e026      	b.n	800d410 <phalVca_Sw_SetSessionKeyUtility+0x13c>

    case PHAL_MFPEVX_SL3_MFP_AUTHENTICATED:
        pDataParams->eVCState = VC_MFP_AUTH_AES_SL3;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	2209      	movs	r2, #9
 800d3c6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

        /* Set the session key (since session key is AES) to the VCA structure parameter */
        (void)memcpy(pDataParams->bSessionAuthMACKey, pSessionKey, sizeof(pDataParams->bSessionAuthMACKey));
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	3328      	adds	r3, #40	@ 0x28
 800d3ce:	2220      	movs	r2, #32
 800d3d0:	68b9      	ldr	r1, [r7, #8]
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	f011 fdd5 	bl	801ef82 <memcpy>
        break;
 800d3d8:	e01a      	b.n	800d410 <phalVca_Sw_SetSessionKeyUtility+0x13c>

    case PHAL_MFPEVX_NOTAUTHENTICATED:
    case PHAL_MFPEVX_NOT_AUTHENTICATED_L3:
    case PHAL_MFPEVX_NOT_AUTHENTICATED_L4:
        pDataParams->eVCState = VC_DF_NOT_AUTH;
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	2203      	movs	r2, #3
 800d3de:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        break;
 800d3e2:	e015      	b.n	800d410 <phalVca_Sw_SetSessionKeyUtility+0x13c>
#endif /* NXPBUILD__PHAL_MFPEVX_SW */
#if defined(NXPBUILD__PHAL_MFDFEVX_SW) || defined(NXPBUILD__PHAL_MFDUOX_SW)
    case 0xFFU :  /* Not Authenticate state for DESFire and DUOX PICC */
        pDataParams->eVCState = VC_DF_NOT_AUTH;
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	2203      	movs	r2, #3
 800d3e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        break;
 800d3ec:	e010      	b.n	800d410 <phalVca_Sw_SetSessionKeyUtility+0x13c>

    case 0x71U:  /* EV2 Authenticate state for DESFire and DUOX PICC */
        pDataParams->eVCState = VC_DF_AUTH_EV2;
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	2206      	movs	r2, #6
 800d3f2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

        /* Set the session key (since session key is AES) to the VCA structure parameter */
        (void)memcpy(pDataParams->bSessionAuthMACKey, pSessionKey, sizeof(pDataParams->bSessionAuthMACKey));
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	3328      	adds	r3, #40	@ 0x28
 800d3fa:	2220      	movs	r2, #32
 800d3fc:	68b9      	ldr	r1, [r7, #8]
 800d3fe:	4618      	mov	r0, r3
 800d400:	f011 fdbf 	bl	801ef82 <memcpy>
        break;
 800d404:	e004      	b.n	800d410 <phalVca_Sw_SetSessionKeyUtility+0x13c>
        (void)memcpy(pDataParams->bSessionAuthMACKey, pSessionKey, sizeof(pDataParams->bSessionAuthMACKey));
        break;
#endif /* NXPBUILD__PHAL_MFDUOX_SW */

    default:
        pDataParams->eVCState = VC_NOT_SELECTED;
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	2200      	movs	r2, #0
 800d40a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        break;
 800d40e:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 800d410:	2300      	movs	r3, #0
}
 800d412:	4618      	mov	r0, r3
 800d414:	3710      	adds	r7, #16
 800d416:	46bd      	mov	sp, r7
 800d418:	bd80      	pop	{r7, pc}
 800d41a:	bf00      	nop

0800d41c <phalVca_Sw_SetApplicationType>:

phStatus_t phalVca_Sw_SetApplicationType(phalVca_Sw_DataParams_t * pDataParams, void * pAlDataParams)
{
 800d41c:	b480      	push	{r7}
 800d41e:	b083      	sub	sp, #12
 800d420:	af00      	add	r7, sp, #0
 800d422:	6078      	str	r0, [r7, #4]
 800d424:	6039      	str	r1, [r7, #0]
    PH_ASSERT_NULL (pDataParams);
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d101      	bne.n	800d430 <phalVca_Sw_SetApplicationType+0x14>
 800d42c:	2321      	movs	r3, #33	@ 0x21
 800d42e:	e008      	b.n	800d442 <phalVca_Sw_SetApplicationType+0x26>
    PH_ASSERT_NULL (pAlDataParams);
 800d430:	683b      	ldr	r3, [r7, #0]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d101      	bne.n	800d43a <phalVca_Sw_SetApplicationType+0x1e>
 800d436:	2321      	movs	r3, #33	@ 0x21
 800d438:	e003      	b.n	800d442 <phalVca_Sw_SetApplicationType+0x26>

    pDataParams->pAlDataParams = pAlDataParams;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	683a      	ldr	r2, [r7, #0]
 800d43e:	64da      	str	r2, [r3, #76]	@ 0x4c

    return PH_ERR_SUCCESS;
 800d440:	2300      	movs	r3, #0
}
 800d442:	4618      	mov	r0, r3
 800d444:	370c      	adds	r7, #12
 800d446:	46bd      	mov	sp, r7
 800d448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44c:	4770      	bx	lr

0800d44e <phalVca_SetSessionKeyUtility>:
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);
    return status;
}

phStatus_t phalVca_SetSessionKeyUtility(void * pDataParams, uint8_t * pSessionKey, uint8_t bAuthMode)
{
 800d44e:	b580      	push	{r7, lr}
 800d450:	b086      	sub	sp, #24
 800d452:	af00      	add	r7, sp, #0
 800d454:	60f8      	str	r0, [r7, #12]
 800d456:	60b9      	str	r1, [r7, #8]
 800d458:	4613      	mov	r3, r2
 800d45a:	71fb      	strb	r3, [r7, #7]
    PH_LOG_HELPER_ADDPARAM_UINT8(PH_LOG_LOGTYPE_DEBUG, bAuthMode_log, &bAuthMode);
    PH_LOG_HELPER_ADDPARAM_BUFFER(PH_LOG_LOGTYPE_DEBUG, pSessionKey_log, pSessionKey, 16);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Validate the parameters */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_AL_VCA);
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d102      	bne.n	800d468 <phalVca_SetSessionKeyUtility+0x1a>
 800d462:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800d466:	e024      	b.n	800d4b2 <phalVca_SetSessionKeyUtility+0x64>
    PH_ASSERT_NULL_PARAM(pSessionKey, PH_COMP_AL_VCA);
 800d468:	68bb      	ldr	r3, [r7, #8]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d102      	bne.n	800d474 <phalVca_SetSessionKeyUtility+0x26>
 800d46e:	f241 3321 	movw	r3, #4897	@ 0x1321
 800d472:	e01e      	b.n	800d4b2 <phalVca_SetSessionKeyUtility+0x64>

    /* Check data parameters */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_AL_VCA)
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	881b      	ldrh	r3, [r3, #0]
 800d478:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800d47c:	f5b3 5f98 	cmp.w	r3, #4864	@ 0x1300
 800d480:	d004      	beq.n	800d48c <phalVca_SetSessionKeyUtility+0x3e>
    {
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_VCA);
 800d482:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800d486:	82fb      	strh	r3, [r7, #22]
        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, status_log, &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);
        return status;
 800d488:	8afb      	ldrh	r3, [r7, #22]
 800d48a:	e012      	b.n	800d4b2 <phalVca_SetSessionKeyUtility+0x64>
    }

    /* Perform operation on active layer */
    switch(PH_GET_COMPID(pDataParams))
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	881b      	ldrh	r3, [r3, #0]
 800d490:	b2db      	uxtb	r3, r3
 800d492:	2b01      	cmp	r3, #1
 800d494:	d108      	bne.n	800d4a8 <phalVca_SetSessionKeyUtility+0x5a>
    {
#ifdef NXPBUILD__PHAL_VCA_SW
        case PHAL_VCA_SW_ID:
            status = phalVca_Sw_SetSessionKeyUtility((phalVca_Sw_DataParams_t *) pDataParams, pSessionKey, bAuthMode);
 800d496:	79fb      	ldrb	r3, [r7, #7]
 800d498:	461a      	mov	r2, r3
 800d49a:	68b9      	ldr	r1, [r7, #8]
 800d49c:	68f8      	ldr	r0, [r7, #12]
 800d49e:	f7ff ff19 	bl	800d2d4 <phalVca_Sw_SetSessionKeyUtility>
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	82fb      	strh	r3, [r7, #22]
            break;
 800d4a6:	e003      	b.n	800d4b0 <phalVca_SetSessionKeyUtility+0x62>
#endif /* NXPBUILD__PHAL_VCA_SW */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_VCA);
 800d4a8:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800d4ac:	82fb      	strh	r3, [r7, #22]
            break;
 800d4ae:	bf00      	nop
    }

    PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, status_log, &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);
    return status;
 800d4b0:	8afb      	ldrh	r3, [r7, #22]
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	3718      	adds	r7, #24
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	bd80      	pop	{r7, pc}

0800d4ba <phalVca_SetApplicationType>:

phStatus_t phalVca_SetApplicationType(void * pDataParams, void * pAlDataParams)
{
 800d4ba:	b580      	push	{r7, lr}
 800d4bc:	b084      	sub	sp, #16
 800d4be:	af00      	add	r7, sp, #0
 800d4c0:	6078      	str	r0, [r7, #4]
 800d4c2:	6039      	str	r1, [r7, #0]

    PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Validate the parameters */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_AL_VCA);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d102      	bne.n	800d4d0 <phalVca_SetApplicationType+0x16>
 800d4ca:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800d4ce:	e022      	b.n	800d516 <phalVca_SetApplicationType+0x5c>
    PH_ASSERT_NULL_PARAM(pAlDataParams, PH_COMP_AL_VCA);
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d102      	bne.n	800d4dc <phalVca_SetApplicationType+0x22>
 800d4d6:	f241 3321 	movw	r3, #4897	@ 0x1321
 800d4da:	e01c      	b.n	800d516 <phalVca_SetApplicationType+0x5c>

    /* Check data parameters */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_AL_VCA)
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	881b      	ldrh	r3, [r3, #0]
 800d4e0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800d4e4:	f5b3 5f98 	cmp.w	r3, #4864	@ 0x1300
 800d4e8:	d004      	beq.n	800d4f4 <phalVca_SetApplicationType+0x3a>
    {
        status = PH_ADD_COMPCODE(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_VCA);
 800d4ea:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800d4ee:	81fb      	strh	r3, [r7, #14]
        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, status_log, &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);
        return status;
 800d4f0:	89fb      	ldrh	r3, [r7, #14]
 800d4f2:	e010      	b.n	800d516 <phalVca_SetApplicationType+0x5c>
    }

    /* Perform operation on active layer */
    switch(PH_GET_COMPID(pDataParams))
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	881b      	ldrh	r3, [r3, #0]
 800d4f8:	b2db      	uxtb	r3, r3
 800d4fa:	2b01      	cmp	r3, #1
 800d4fc:	d106      	bne.n	800d50c <phalVca_SetApplicationType+0x52>
    {
#ifdef NXPBUILD__PHAL_VCA_SW
        case PHAL_VCA_SW_ID:
            status = phalVca_Sw_SetApplicationType((phalVca_Sw_DataParams_t *) pDataParams, pAlDataParams);
 800d4fe:	6839      	ldr	r1, [r7, #0]
 800d500:	6878      	ldr	r0, [r7, #4]
 800d502:	f7ff ff8b 	bl	800d41c <phalVca_Sw_SetApplicationType>
 800d506:	4603      	mov	r3, r0
 800d508:	81fb      	strh	r3, [r7, #14]
            break;
 800d50a:	e003      	b.n	800d514 <phalVca_SetApplicationType+0x5a>
#endif /* NXPBUILD__PHAL_VCA_SW */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_VCA);
 800d50c:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800d510:	81fb      	strh	r3, [r7, #14]
            break;
 800d512:	bf00      	nop
    }

    PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, status_log, &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);
    return status;
 800d514:	89fb      	ldrh	r3, [r7, #14]
}
 800d516:	4618      	mov	r0, r3
 800d518:	3710      	adds	r7, #16
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}

0800d51e <phhalHw_Pn5180_EventCallback>:
}

#endif

static void phhalHw_Pn5180_EventCallback(void * pDataParams)
{
 800d51e:	b580      	push	{r7, lr}
 800d520:	b084      	sub	sp, #16
 800d522:	af00      	add	r7, sp, #0
 800d524:	6078      	str	r0, [r7, #4]
    phhalHw_Pn5180_DataParams_t * pPn5180DataParams = NULL;
 800d526:	2300      	movs	r3, #0
 800d528:	60fb      	str	r3, [r7, #12]

    pPn5180DataParams = (phhalHw_Pn5180_DataParams_t*) pDataParams;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	60fb      	str	r3, [r7, #12]
    /* Post Abort Event. */
    (void)phOsal_EventPost(&pPn5180DataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_POST_ISR, E_PH_OSAL_EVT_RF, NULL);
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 800d534:	2300      	movs	r3, #0
 800d536:	2201      	movs	r2, #1
 800d538:	2108      	movs	r1, #8
 800d53a:	f00b fcf5 	bl	8018f28 <phOsal_EventPost>
}
 800d53e:	bf00      	nop
 800d540:	3710      	adds	r7, #16
 800d542:	46bd      	mov	sp, r7
 800d544:	bd80      	pop	{r7, pc}
	...

0800d548 <phhalHw_Pn5180_GuardTimeCallBck>:

static void phhalHw_Pn5180_GuardTimeCallBck(void)
{
 800d548:	b580      	push	{r7, lr}
 800d54a:	af00      	add	r7, sp, #0
	printf("GT Callback\r\n");  // 
 800d54c:	4807      	ldr	r0, [pc, #28]	@ (800d56c <phhalHw_Pn5180_GuardTimeCallBck+0x24>)
 800d54e:	f011 fba9 	bl	801eca4 <puts>
    if(xEventHandle != NULL)
 800d552:	4b07      	ldr	r3, [pc, #28]	@ (800d570 <phhalHw_Pn5180_GuardTimeCallBck+0x28>)
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	2b00      	cmp	r3, #0
 800d558:	d005      	beq.n	800d566 <phhalHw_Pn5180_GuardTimeCallBck+0x1e>
    {
        (void)phOsal_EventPost(&xEventHandle, E_OS_EVENT_OPT_POST_ISR, E_PH_OSAL_EVT_GT_EXP, NULL);
 800d55a:	2300      	movs	r3, #0
 800d55c:	2202      	movs	r2, #2
 800d55e:	2108      	movs	r1, #8
 800d560:	4803      	ldr	r0, [pc, #12]	@ (800d570 <phhalHw_Pn5180_GuardTimeCallBck+0x28>)
 800d562:	f00b fce1 	bl	8018f28 <phOsal_EventPost>
    }
}
 800d566:	bf00      	nop
 800d568:	bd80      	pop	{r7, pc}
 800d56a:	bf00      	nop
 800d56c:	08021588 	.word	0x08021588
 800d570:	20001870 	.word	0x20001870

0800d574 <phhalHw_Pn5180_Init>:
    uint8_t * pTxBuffer,
    uint16_t wTxBufSize,
    uint8_t * pRxBuffer,
    uint16_t wRxBufSize
    )
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b088      	sub	sp, #32
 800d578:	af00      	add	r7, sp, #0
 800d57a:	60f8      	str	r0, [r7, #12]
 800d57c:	607a      	str	r2, [r7, #4]
 800d57e:	603b      	str	r3, [r7, #0]
 800d580:	460b      	mov	r3, r1
 800d582:	817b      	strh	r3, [r7, #10]
    phStatus_t PH_MEMLOC_REM statusTmp;
    uint8_t    PH_MEMLOC_REM bFirmwareVer[2];
//    uint8_t    PH_MEMLOC_REM bPowerStatus[16];
    uint8_t PH_MEMLOC_BUF bDigitalDelayCfg;
    uint8_t    InitGearSize = 0x01;  // 1
 800d584:	2301      	movs	r3, #1
 800d586:	76bb      	strb	r3, [r7, #26]
#ifndef _WIN32
    phDriver_Pin_Config_t pinCfg;
#endif

    if(sizeof(phhalHw_Pn5180_DataParams_t) != wSizeOfDataParams)
 800d588:	897b      	ldrh	r3, [r7, #10]
 800d58a:	f5b3 7fca 	cmp.w	r3, #404	@ 0x194
 800d58e:	d002      	beq.n	800d596 <phhalHw_Pn5180_Init+0x22>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_HAL);
 800d590:	f44f 7308 	mov.w	r3, #544	@ 0x220
 800d594:	e19a      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>
    }
    /* The working buffers cannot be zero */
    if (wTxBufSize == 0U || wRxBufSize == 0U)
 800d596:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d002      	beq.n	800d5a2 <phhalHw_Pn5180_Init+0x2e>
 800d59c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d102      	bne.n	800d5a8 <phhalHw_Pn5180_Init+0x34>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800d5a2:	f240 2321 	movw	r3, #545	@ 0x221
 800d5a6:	e191      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>
    }

    /* Check whether all the pointers supplied are non NULL */
    PH_ASSERT_NULL(pDataParams);
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d101      	bne.n	800d5b2 <phhalHw_Pn5180_Init+0x3e>
 800d5ae:	2321      	movs	r3, #33	@ 0x21
 800d5b0:	e18c      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>
    PH_ASSERT_NULL(pBalDataParams);
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d101      	bne.n	800d5bc <phhalHw_Pn5180_Init+0x48>
 800d5b8:	2321      	movs	r3, #33	@ 0x21
 800d5ba:	e187      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>
    PH_ASSERT_NULL(pTxBuffer);
 800d5bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d101      	bne.n	800d5c6 <phhalHw_Pn5180_Init+0x52>
 800d5c2:	2321      	movs	r3, #33	@ 0x21
 800d5c4:	e182      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>
    PH_ASSERT_NULL(pRxBuffer);
 800d5c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d101      	bne.n	800d5d0 <phhalHw_Pn5180_Init+0x5c>
 800d5cc:	2321      	movs	r3, #33	@ 0x21
 800d5ce:	e17d      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>

    /* The first bytes are reserved for the SPI commands */
    pDataParams->pTxBuffer          = &pTxBuffer[1];
 800d5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5d2:	1c5a      	adds	r2, r3, #1
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	60da      	str	r2, [r3, #12]
    pDataParams->wTxBufSize         = wTxBufSize - 1U;
 800d5d8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800d5da:	3b01      	subs	r3, #1
 800d5dc:	b29a      	uxth	r2, r3
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	821a      	strh	r2, [r3, #16]
    pDataParams->pRxBuffer          = &pRxBuffer[2];
 800d5e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5e4:	1c9a      	adds	r2, r3, #2
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	615a      	str	r2, [r3, #20]
    pDataParams->wRxBufSize         = wRxBufSize - 2U;
 800d5ea:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800d5ec:	3b02      	subs	r3, #2
 800d5ee:	b29a      	uxth	r2, r3
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	831a      	strh	r2, [r3, #24]

    /* This is the constructor for the Pn5180 HAL, let's initialize the private data */
    pDataParams->wId                    = PH_COMP_HAL | PHHAL_HW_PN5180_ID;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	f240 220e 	movw	r2, #526	@ 0x20e
 800d5fa:	801a      	strh	r2, [r3, #0]
    pDataParams->pBalDataParams         = pBalDataParams;
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	687a      	ldr	r2, [r7, #4]
 800d600:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	683a      	ldr	r2, [r7, #0]
 800d606:	609a      	str	r2, [r3, #8]

    pDataParams->wRxBufLen              = 0U;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	2200      	movs	r2, #0
 800d60c:	835a      	strh	r2, [r3, #26]
    pDataParams->wRxBufStartPos         = 0U;
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	2200      	movs	r2, #0
 800d612:	83da      	strh	r2, [r3, #30]

    pDataParams->wTxBufLen              = 0U;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	2200      	movs	r2, #0
 800d618:	825a      	strh	r2, [r3, #18]
    pDataParams->wTxBufStartPos         = 0U;
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	2200      	movs	r2, #0
 800d61e:	839a      	strh	r2, [r3, #28]

    pDataParams->bActiveMode            = PH_OFF;
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	2200      	movs	r2, #0
 800d624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    pDataParams->wTimingMode            = PHHAL_HW_TIMING_MODE_OFF;
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	2200      	movs	r2, #0
 800d62c:	851a      	strh	r2, [r3, #40]	@ 0x28
    pDataParams->bCardType              = PHHAL_HW_CARDTYPE_ISO14443A;
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	2201      	movs	r2, #1
 800d632:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    pDataParams->bTimeoutUnit           = PHHAL_HW_TIME_MICROSECONDS;
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	2200      	movs	r2, #0
 800d63a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    pDataParams->dwTimingUs             = 0U;
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	2200      	movs	r2, #0
 800d642:	621a      	str	r2, [r3, #32]
    pDataParams->wFieldOffTime          = PHHAL_HW_FIELD_OFF_DEFAULT;
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	2205      	movs	r2, #5
 800d648:	859a      	strh	r2, [r3, #44]	@ 0x2c
    pDataParams->wFieldRecoveryTime     = PHHAL_HW_FIELD_RECOVERY_DEFAULT;
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	2205      	movs	r2, #5
 800d64e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    pDataParams->bSymbolStart           = PH_OFF;
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	2200      	movs	r2, #0
 800d654:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    pDataParams->bSymbolEnd             = PH_OFF;
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	2200      	movs	r2, #0
 800d65c:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
    pDataParams->wAdditionalInfo        = 0U;
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	2200      	movs	r2, #0
 800d664:	861a      	strh	r2, [r3, #48]	@ 0x30

    pDataParams->bRfResetAfterTo        = PH_OFF;
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	2200      	movs	r2, #0
 800d66a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    pDataParams->bOpeMode               = RD_LIB_MODE_NFC;
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	2202      	movs	r2, #2
 800d672:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    pDataParams->dwFelicaEmdReg         = 0U;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	2200      	movs	r2, #0
 800d67a:	655a      	str	r2, [r3, #84]	@ 0x54
    pDataParams->bRxMultiple            = PH_OFF;
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	2200      	movs	r2, #0
 800d680:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    pDataParams->bNfcipMode             = PH_OFF;
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	2200      	movs	r2, #0
 800d688:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    pDataParams->bJewelActivated        = PH_OFF;
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	2200      	movs	r2, #0
 800d690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    pDataParams->bLpcdMode              = PHHAL_HW_PN5180_LPCD_MODE_DEFAULT;
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	2200      	movs	r2, #0
 800d698:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    pDataParams->wWakeupCounterInMs     = 3U;
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	2203      	movs	r2, #3
 800d6a0:	869a      	strh	r2, [r3, #52]	@ 0x34
    pDataParams->bRfca                  = PH_ON;
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	2201      	movs	r2, #1
 800d6a6:	70da      	strb	r2, [r3, #3]
    pDataParams->wTargetMode            = PH_OFF;
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	865a      	strh	r2, [r3, #50]	@ 0x32
    pDataParams->dwTxWaitMs             = 0U;
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	625a      	str	r2, [r3, #36]	@ 0x24
    pDataParams->bSkipSend              = PH_OFF;
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	2200      	movs	r2, #0
 800d6b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    pDataParams->bTransmited            = PH_OFF;
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	2200      	movs	r2, #0
 800d6c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    pDataParams->bMfcCryptoEnabled      = PH_OFF;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    pDataParams->bCardMode              = PH_OFF;
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	2200      	movs	r2, #0
 800d6d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    pDataParams->bBalConnectionType     = PHHAL_HW_BAL_CONNECTION_SPI;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	709a      	strb	r2, [r3, #2]
    pDataParams->pRFISRCallback         = &phhalHw_Pn5180_EventCallback;
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	4a7d      	ldr	r2, [pc, #500]	@ (800d8d4 <phhalHw_Pn5180_Init+0x360>)
 800d6de:	649a      	str	r2, [r3, #72]	@ 0x48
    pDataParams->pTimerISRCallBack      = &phhalHw_Pn5180_GuardTimeCallBck;
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	4a7d      	ldr	r2, [pc, #500]	@ (800d8d8 <phhalHw_Pn5180_Init+0x364>)
 800d6e4:	64da      	str	r2, [r3, #76]	@ 0x4c
    pDataParams->bPollGuardTimeFlag     = PH_OFF;
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    pDataParams->bIsTestBusEnabled      = PH_OFF;
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
        pinCfg.bPullSelect = PHDRIVER_PIN_BUSY_PULL_CFG;
        PH_CHECK_SUCCESS_FCT(statusTmp, phDriver_PinConfig(PHDRIVER_PIN_BUSY, PH_DRIVER_PINFUNC_INPUT, &pinCfg));
    }
#endif
    /* Reset Pn5180 Front-end. */
    phhalHw_Pn5180_Reset();
 800d6f6:	f003 fc8b 	bl	8011010 <phhalHw_Pn5180_Reset>

    if(((phbalReg_Type_t *)pBalDataParams)->bBalType == PHBAL_REG_TYPE_SPI)
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	789b      	ldrb	r3, [r3, #2]
 800d6fe:	2b01      	cmp	r3, #1
 800d700:	d11a      	bne.n	800d738 <phhalHw_Pn5180_Init+0x1c4>
    {

        /* Before performing first SPI operation try checking if TestBus is enabled or not
         * by pulling NSS pin down and wait for some time and check for Busy pin to go high. */
        phhalHw_Pn5180_WriteSSEL(pBalDataParams, PH_DRIVER_SET_LOW);
 800d702:	2100      	movs	r1, #0
 800d704:	6878      	ldr	r0, [r7, #4]
 800d706:	f003 fcab 	bl	8011060 <phhalHw_Pn5180_WriteSSEL>

        /* delay of ~2 ms */
        phDriver_TimerStart(PH_DRIVER_TIMER_MILLI_SECS, PHHAL_HW_PN5180_DELAY_TO_CHECK_TESTBUS, NULL);
 800d70a:	2200      	movs	r2, #0
 800d70c:	2102      	movs	r1, #2
 800d70e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800d712:	f00b fa97 	bl	8018c44 <phDriver_TimerStart>

        if (phDriver_PinRead(PHDRIVER_PIN_BUSY, PH_DRIVER_PINFUNC_INPUT) == PH_ON)
 800d716:	2201      	movs	r2, #1
 800d718:	2102      	movs	r1, #2
 800d71a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d71e:	f00b fa6d 	bl	8018bfc <phDriver_PinRead>
 800d722:	4603      	mov	r3, r0
 800d724:	2b01      	cmp	r3, #1
 800d726:	d103      	bne.n	800d730 <phhalHw_Pn5180_Init+0x1bc>
        {

            pDataParams->bIsTestBusEnabled = PH_ON;
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	2201      	movs	r2, #1
 800d72c:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
        }

        /* De-assert NSS pin. */
        phhalHw_Pn5180_WriteSSEL(pBalDataParams, PH_DRIVER_SET_HIGH);
 800d730:	2101      	movs	r1, #1
 800d732:	6878      	ldr	r0, [r7, #4]
 800d734:	f003 fc94 	bl	8011060 <phhalHw_Pn5180_WriteSSEL>
    }

#endif

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadE2Prom(pDataParams, PHHAL_HW_PN5180_FIRMWARE_VERSION_ADDR, bFirmwareVer, 2U));
 800d738:	f107 021c 	add.w	r2, r7, #28
 800d73c:	2302      	movs	r3, #2
 800d73e:	2112      	movs	r1, #18
 800d740:	68f8      	ldr	r0, [r7, #12]
 800d742:	f004 f86d 	bl	8011820 <phhalHw_Pn5180_Instr_ReadE2Prom>
 800d746:	4603      	mov	r3, r0
 800d748:	83fb      	strh	r3, [r7, #30]
 800d74a:	8bfb      	ldrh	r3, [r7, #30]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d001      	beq.n	800d754 <phhalHw_Pn5180_Init+0x1e0>
 800d750:	8bfb      	ldrh	r3, [r7, #30]
 800d752:	e0bb      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>
    printf("PN-Firmware = %02X %02X\n", bFirmwareVer[1], bFirmwareVer[0]);	// PN-Firmware = 04 00
 800d754:	7f7b      	ldrb	r3, [r7, #29]
 800d756:	4619      	mov	r1, r3
 800d758:	7f3b      	ldrb	r3, [r7, #28]
 800d75a:	461a      	mov	r2, r3
 800d75c:	485f      	ldr	r0, [pc, #380]	@ (800d8dc <phhalHw_Pn5180_Init+0x368>)
 800d75e:	f011 fa31 	bl	801ebc4 <iprintf>

    if ( (0xFFU == bFirmwareVer[0]) && (0xFFU == bFirmwareVer[1]) )
 800d762:	7f3b      	ldrb	r3, [r7, #28]
 800d764:	2bff      	cmp	r3, #255	@ 0xff
 800d766:	d105      	bne.n	800d774 <phhalHw_Pn5180_Init+0x200>
 800d768:	7f7b      	ldrb	r3, [r7, #29]
 800d76a:	2bff      	cmp	r3, #255	@ 0xff
 800d76c:	d102      	bne.n	800d774 <phhalHw_Pn5180_Init+0x200>
    {
        /* SPI Read problem... it is returing all FFFFs..
         * Version can never be 0xFF-0xFF */
        return PH_ERR_IO_TIMEOUT | PH_COMP_BAL;
 800d76e:	f240 1301 	movw	r3, #257	@ 0x101
 800d772:	e0ab      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>
    }

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadE2Prom(pDataParams, PHHAL_HW_PN5180_TESTBUS_ENABLE_ADDR, &pDataParams->bIsTestBusEnabled, 1U));
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	f503 72c0 	add.w	r2, r3, #384	@ 0x180
 800d77a:	2301      	movs	r3, #1
 800d77c:	2117      	movs	r1, #23
 800d77e:	68f8      	ldr	r0, [r7, #12]
 800d780:	f004 f84e 	bl	8011820 <phhalHw_Pn5180_Instr_ReadE2Prom>
 800d784:	4603      	mov	r3, r0
 800d786:	83fb      	strh	r3, [r7, #30]
 800d788:	8bfb      	ldrh	r3, [r7, #30]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d001      	beq.n	800d792 <phhalHw_Pn5180_Init+0x21e>
 800d78e:	8bfb      	ldrh	r3, [r7, #30]
 800d790:	e09c      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>
    if (0U != (pDataParams->bIsTestBusEnabled & 0x80U))
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 800d798:	b25b      	sxtb	r3, r3
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	da04      	bge.n	800d7a8 <phhalHw_Pn5180_Init+0x234>
    {
        pDataParams->bIsTestBusEnabled = PH_ON;
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	2201      	movs	r2, #1
 800d7a2:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
 800d7a6:	e003      	b.n	800d7b0 <phhalHw_Pn5180_Init+0x23c>
    }
    else
    {
        pDataParams->bIsTestBusEnabled = PH_OFF;
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	2200      	movs	r2, #0
 800d7ac:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
    }

    /* add func Set Power Gear Size*/
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteE2Prom(pDataParams, 0x81, &InitGearSize, 1U));
 800d7b0:	f107 021a 	add.w	r2, r7, #26
 800d7b4:	2301      	movs	r3, #1
 800d7b6:	2181      	movs	r1, #129	@ 0x81
 800d7b8:	68f8      	ldr	r0, [r7, #12]
 800d7ba:	f003 ffb9 	bl	8011730 <phhalHw_Pn5180_Instr_WriteE2Prom>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	83fb      	strh	r3, [r7, #30]
 800d7c2:	8bfb      	ldrh	r3, [r7, #30]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d001      	beq.n	800d7cc <phhalHw_Pn5180_Init+0x258>
 800d7c8:	8bfb      	ldrh	r3, [r7, #30]
 800d7ca:	e07f      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>

    /* Disable Idle IRQ */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, IRQ_ENABLE, (uint32_t)~IRQ_SET_CLEAR_IDLE_IRQ_CLR_MASK));
 800d7cc:	f06f 0204 	mvn.w	r2, #4
 800d7d0:	2101      	movs	r1, #1
 800d7d2:	68f8      	ldr	r0, [r7, #12]
 800d7d4:	f003 fd7c 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 800d7d8:	4603      	mov	r3, r0
 800d7da:	83fb      	strh	r3, [r7, #30]
 800d7dc:	8bfb      	ldrh	r3, [r7, #30]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d001      	beq.n	800d7e6 <phhalHw_Pn5180_Init+0x272>
 800d7e2:	8bfb      	ldrh	r3, [r7, #30]
 800d7e4:	e072      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>

    /* Clear all IRQs  */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, PHHAL_HW_PN5180_IRQ_SET_CLEAR_ALL_MASK));
 800d7e6:	4a3e      	ldr	r2, [pc, #248]	@ (800d8e0 <phhalHw_Pn5180_Init+0x36c>)
 800d7e8:	2103      	movs	r1, #3
 800d7ea:	68f8      	ldr	r0, [r7, #12]
 800d7ec:	f003 fc84 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800d7f0:	4603      	mov	r3, r0
 800d7f2:	83fb      	strh	r3, [r7, #30]
 800d7f4:	8bfb      	ldrh	r3, [r7, #30]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d001      	beq.n	800d7fe <phhalHw_Pn5180_Init+0x28a>
 800d7fa:	8bfb      	ldrh	r3, [r7, #30]
 800d7fc:	e066      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>

    /* Create the event. */
//    pDataParams->HwEventObj.pEvtName = (uint8_t *)bHalEventName;  // 1
    pDataParams->HwEventObj.intialValue = 0U;
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	2200      	movs	r2, #0
 800d802:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
    PH_CHECK_SUCCESS_FCT(statusTmp, phOsal_EventCreate(&pDataParams->HwEventObj.EventHandle, &pDataParams->HwEventObj));
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	f503 72c2 	add.w	r2, r3, #388	@ 0x184
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 800d812:	4619      	mov	r1, r3
 800d814:	4610      	mov	r0, r2
 800d816:	f00b faf1 	bl	8018dfc <phOsal_EventCreate>
 800d81a:	4603      	mov	r3, r0
 800d81c:	83fb      	strh	r3, [r7, #30]
 800d81e:	8bfb      	ldrh	r3, [r7, #30]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d001      	beq.n	800d828 <phhalHw_Pn5180_Init+0x2b4>
 800d824:	8bfb      	ldrh	r3, [r7, #30]
 800d826:	e051      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>

    /*clear previously occurred unwanted events*/
    (void)phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL);
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 800d82e:	2300      	movs	r3, #0
 800d830:	2201      	movs	r2, #1
 800d832:	2100      	movs	r1, #0
 800d834:	f00b fbb0 	bl	8018f98 <phOsal_EventClear>
    xEventHandle = pDataParams->HwEventObj.EventHandle;
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 800d83e:	4a29      	ldr	r2, [pc, #164]	@ (800d8e4 <phhalHw_Pn5180_Init+0x370>)
 800d840:	6013      	str	r3, [r2, #0]

    /* firmware version was already read earlier (to check if SPI is working).  Store it in dataparams.  */
    pDataParams->wFirmwareVer = bFirmwareVer[1];
 800d842:	7f7b      	ldrb	r3, [r7, #29]
 800d844:	461a      	mov	r2, r3
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
    pDataParams->wFirmwareVer = (pDataParams->wFirmwareVer << 8U) | bFirmwareVer[0];
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800d852:	b21b      	sxth	r3, r3
 800d854:	021b      	lsls	r3, r3, #8
 800d856:	b21a      	sxth	r2, r3
 800d858:	7f3b      	ldrb	r3, [r7, #28]
 800d85a:	b21b      	sxth	r3, r3
 800d85c:	4313      	orrs	r3, r2
 800d85e:	b21b      	sxth	r3, r3
 800d860:	b29a      	uxth	r2, r3
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78

    /* Check if Firmware version is above 3.4, which also verifies Pn5180 is initialized. */
    if (pDataParams->wFirmwareVer < 0x304U)
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800d86e:	f5b3 7f41 	cmp.w	r3, #772	@ 0x304
 800d872:	d202      	bcs.n	800d87a <phhalHw_Pn5180_Init+0x306>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERFACE_ERROR, PH_COMP_HAL);
 800d874:	f240 230b 	movw	r3, #523	@ 0x20b
 800d878:	e028      	b.n	800d8cc <phhalHw_Pn5180_Init+0x358>
    }
    else
    {
        /* Apply HAL Digital delay when pn5180 FW version is less than 3.8. */
        if (pDataParams->wFirmwareVer >= 0x308U)
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800d880:	f5b3 7f42 	cmp.w	r3, #776	@ 0x308
 800d884:	d321      	bcc.n	800d8ca <phhalHw_Pn5180_Init+0x356>
        {
            /* Read MISC_CONFIG value */
            phhalHw_Pn5180_Instr_ReadE2Prom(
 800d886:	f107 021b 	add.w	r2, r7, #27
 800d88a:	2301      	movs	r3, #1
 800d88c:	21e8      	movs	r1, #232	@ 0xe8
 800d88e:	68f8      	ldr	r0, [r7, #12]
 800d890:	f003 ffc6 	bl	8011820 <phhalHw_Pn5180_Instr_ReadE2Prom>
                &bDigitalDelayCfg,
                PHHAL_HW_PN5180_DIGITAL_DELAY_CONFIG_LEN);

            /* Apply FW Digital delay and enable timer 1 for the use of FDT/FWT for FW version 3.8 onwards. */

            if (((0U == ((bDigitalDelayCfg & PHHAL_HW_PN5180_DIGITAL_DELAY_ENABLE)))) ||
 800d894:	7efb      	ldrb	r3, [r7, #27]
 800d896:	f003 0301 	and.w	r3, r3, #1
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d004      	beq.n	800d8a8 <phhalHw_Pn5180_Init+0x334>
                (!((bDigitalDelayCfg & PHHAL_HW_PN5180_FDT_TIMER_USED_MASK) == ((PHHAL_HW_PN5180_FDT_TIMER_USED) << 1U))))
 800d89e:	7efb      	ldrb	r3, [r7, #27]
 800d8a0:	f003 0306 	and.w	r3, r3, #6
            if (((0U == ((bDigitalDelayCfg & PHHAL_HW_PN5180_DIGITAL_DELAY_ENABLE)))) ||
 800d8a4:	2b02      	cmp	r3, #2
 800d8a6:	d010      	beq.n	800d8ca <phhalHw_Pn5180_Init+0x356>
            {
                /* Clear timer bits. */
                bDigitalDelayCfg &= (uint8_t)~(PHHAL_HW_PN5180_FDT_TIMER_USED_MASK);
 800d8a8:	7efb      	ldrb	r3, [r7, #27]
 800d8aa:	f023 0306 	bic.w	r3, r3, #6
 800d8ae:	b2db      	uxtb	r3, r3
 800d8b0:	76fb      	strb	r3, [r7, #27]

                /* Enable FW digital delay and timer 1 for FDT/FWT. */
                bDigitalDelayCfg |= (uint8_t)(PHHAL_HW_PN5180_DIGITAL_DELAY_ENABLE | ((PHHAL_HW_PN5180_FDT_TIMER_USED) << 1U));
 800d8b2:	7efb      	ldrb	r3, [r7, #27]
 800d8b4:	f043 0303 	orr.w	r3, r3, #3
 800d8b8:	b2db      	uxtb	r3, r3
 800d8ba:	76fb      	strb	r3, [r7, #27]

                /* Write back MISC_CONFIG value */
                phhalHw_Pn5180_Instr_WriteE2Prom(
 800d8bc:	f107 021b 	add.w	r2, r7, #27
 800d8c0:	2301      	movs	r3, #1
 800d8c2:	21e8      	movs	r1, #232	@ 0xe8
 800d8c4:	68f8      	ldr	r0, [r7, #12]
 800d8c6:	f003 ff33 	bl	8011730 <phhalHw_Pn5180_Instr_WriteE2Prom>
                    &bDigitalDelayCfg,
                    PHHAL_HW_PN5180_DIGITAL_DELAY_CONFIG_LEN);
            }
        }
    }
    return PH_ERR_SUCCESS;
 800d8ca:	2300      	movs	r3, #0
}
 800d8cc:	4618      	mov	r0, r3
 800d8ce:	3720      	adds	r7, #32
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	bd80      	pop	{r7, pc}
 800d8d4:	0800d51f 	.word	0x0800d51f
 800d8d8:	0800d549 	.word	0x0800d549
 800d8dc:	08021598 	.word	0x08021598
 800d8e0:	000fffff 	.word	0x000fffff
 800d8e4:	20001870 	.word	0x20001870

0800d8e8 <phhalHw_Pn5180_WriteRegister>:
phStatus_t phhalHw_Pn5180_WriteRegister(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t  bAddress,
    uint32_t dwValue
    )
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b084      	sub	sp, #16
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	60f8      	str	r0, [r7, #12]
 800d8f0:	460b      	mov	r3, r1
 800d8f2:	607a      	str	r2, [r7, #4]
 800d8f4:	72fb      	strb	r3, [r7, #11]
    return phhalHw_Pn5180_Instr_WriteRegister(  \
 800d8f6:	7afb      	ldrb	r3, [r7, #11]
 800d8f8:	687a      	ldr	r2, [r7, #4]
 800d8fa:	4619      	mov	r1, r3
 800d8fc:	68f8      	ldr	r0, [r7, #12]
 800d8fe:	f003 fbfb 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800d902:	4603      	mov	r3, r0
        pDataParams,  \
        bAddress,  \
        dwValue);
}
 800d904:	4618      	mov	r0, r3
 800d906:	3710      	adds	r7, #16
 800d908:	46bd      	mov	sp, r7
 800d90a:	bd80      	pop	{r7, pc}

0800d90c <phhalHw_Pn5180_ReadRegister>:

phStatus_t phhalHw_Pn5180_ReadRegister(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bAddress,
    uint32_t * pValue)
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b084      	sub	sp, #16
 800d910:	af00      	add	r7, sp, #0
 800d912:	60f8      	str	r0, [r7, #12]
 800d914:	460b      	mov	r3, r1
 800d916:	607a      	str	r2, [r7, #4]
 800d918:	72fb      	strb	r3, [r7, #11]
    return phhalHw_Pn5180_Instr_ReadRegister(   \
 800d91a:	7afb      	ldrb	r3, [r7, #11]
 800d91c:	687a      	ldr	r2, [r7, #4]
 800d91e:	4619      	mov	r1, r3
 800d920:	68f8      	ldr	r0, [r7, #12]
 800d922:	f003 fdfd 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>
 800d926:	4603      	mov	r3, r0
        pDataParams,  \
        bAddress,  \
        pValue);   \

}
 800d928:	4618      	mov	r0, r3
 800d92a:	3710      	adds	r7, #16
 800d92c:	46bd      	mov	sp, r7
 800d92e:	bd80      	pop	{r7, pc}

0800d930 <phhalHw_Pn5180_ApplyProtocolSettings>:

phStatus_t phhalHw_Pn5180_ApplyProtocolSettings(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bCardType)
{
 800d930:	b580      	push	{r7, lr}
 800d932:	b088      	sub	sp, #32
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
 800d938:	460b      	mov	r3, r1
 800d93a:	70fb      	strb	r3, [r7, #3]
    uint16_t   PH_MEMLOC_REM wConfig;
    uint16_t   PH_MEMLOC_REM wTxDatarate;
    uint16_t   PH_MEMLOC_REM wRxDatarate;

    /* Disable the EMD. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_OFF));
 800d93c:	2200      	movs	r2, #0
 800d93e:	215e      	movs	r1, #94	@ 0x5e
 800d940:	6878      	ldr	r0, [r7, #4]
 800d942:	f000 fd71 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800d946:	4603      	mov	r3, r0
 800d948:	823b      	strh	r3, [r7, #16]
 800d94a:	8a3b      	ldrh	r3, [r7, #16]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d001      	beq.n	800d954 <phhalHw_Pn5180_ApplyProtocolSettings+0x24>
 800d950:	8a3b      	ldrh	r3, [r7, #16]
 800d952:	e1af      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>

    /* Store new card type */
    if (bCardType != PHHAL_HW_CARDTYPE_CURRENT)
 800d954:	78fb      	ldrb	r3, [r7, #3]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d00a      	beq.n	800d970 <phhalHw_Pn5180_ApplyProtocolSettings+0x40>
    {
        pDataParams->bCardType = bCardType;
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	78fa      	ldrb	r2, [r7, #3]
 800d95e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        pDataParams->bTimeoutUnit = PHHAL_HW_TIME_MICROSECONDS;
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	2200      	movs	r2, #0
 800d966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        bUseDefaultShadow = 1U;
 800d96a:	2301      	movs	r3, #1
 800d96c:	767b      	strb	r3, [r7, #25]
 800d96e:	e001      	b.n	800d974 <phhalHw_Pn5180_ApplyProtocolSettings+0x44>
    }
    else
    {
        bUseDefaultShadow = 0U;
 800d970:	2300      	movs	r3, #0
 800d972:	767b      	strb	r3, [r7, #25]
    }

    pDataParams->bActiveMode       = PH_OFF;
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	2200      	movs	r2, #0
 800d978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    pDataParams->wTargetMode       = PH_OFF;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	2200      	movs	r2, #0
 800d980:	865a      	strh	r2, [r3, #50]	@ 0x32
    pDataParams->bJewelActivated   = PH_OFF;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	2200      	movs	r2, #0
 800d986:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    pDataParams->bNfcipMode        = PH_OFF;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	2200      	movs	r2, #0
 800d98e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    pDataParams->bSkipSend         = PH_OFF;
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	2200      	movs	r2, #0
 800d996:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

    /* configure reader IC for current card */
    switch (pDataParams->bCardType)
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d9a0:	3b01      	subs	r3, #1
 800d9a2:	2b09      	cmp	r3, #9
 800d9a4:	f200 8104 	bhi.w	800dbb0 <phhalHw_Pn5180_ApplyProtocolSettings+0x280>
 800d9a8:	a201      	add	r2, pc, #4	@ (adr r2, 800d9b0 <phhalHw_Pn5180_ApplyProtocolSettings+0x80>)
 800d9aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9ae:	bf00      	nop
 800d9b0:	0800d9d9 	.word	0x0800d9d9
 800d9b4:	0800da03 	.word	0x0800da03
 800d9b8:	0800da2d 	.word	0x0800da2d
 800d9bc:	0800db47 	.word	0x0800db47
 800d9c0:	0800dbb1 	.word	0x0800dbb1
 800d9c4:	0800db71 	.word	0x0800db71
 800d9c8:	0800daa9 	.word	0x0800daa9
 800d9cc:	0800dae3 	.word	0x0800dae3
 800d9d0:	0800db15 	.word	0x0800db15
 800d9d4:	0800da6b 	.word	0x0800da6b
    {
        /* configure hardware for ISO 14443A */
    case PHHAL_HW_CARDTYPE_ISO14443A:
        /* Use 14443a default shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_ISO14443A_106_MILLER, PHHAL_HW_PN5180_RF_RX_ISO14443A_106_MANCH_SUBC));  /* Masking RxDataRate with Minimum Configuration Index */
 800d9d8:	2280      	movs	r2, #128	@ 0x80
 800d9da:	2100      	movs	r1, #0
 800d9dc:	6878      	ldr	r0, [r7, #4]
 800d9de:	f004 fa85 	bl	8011eec <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800d9e2:	4603      	mov	r3, r0
 800d9e4:	823b      	strh	r3, [r7, #16]
 800d9e6:	8a3b      	ldrh	r3, [r7, #16]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d001      	beq.n	800d9f0 <phhalHw_Pn5180_ApplyProtocolSettings+0xc0>
 800d9ec:	8a3b      	ldrh	r3, [r7, #16]
 800d9ee:	e161      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        SET_PN5180_SHADOW(wPn5180_DefaultShadow_I14443a);
 800d9f0:	4b99      	ldr	r3, [pc, #612]	@ (800dc58 <phhalHw_Pn5180_ApplyProtocolSettings+0x328>)
 800d9f2:	61fb      	str	r3, [r7, #28]
 800d9f4:	230a      	movs	r3, #10
 800d9f6:	837b      	strh	r3, [r7, #26]
        /* Update Datarate in shadow for parity setting */
        wTxDatarate = PHHAL_HW_RF_DATARATE_106;
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_106;
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	827b      	strh	r3, [r7, #18]
        break;
 800da00:	e0de      	b.n	800dbc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x290>

    case PHHAL_HW_CARDTYPE_ISO14443B:
        /* Use 14443b shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_ISO14443B_106_NRZ, PHHAL_HW_PN5180_RF_RX_ISO14443B_106_BPSK));  /* Masking RxDataRate with Minimum Configuration Index */
 800da02:	2284      	movs	r2, #132	@ 0x84
 800da04:	2104      	movs	r1, #4
 800da06:	6878      	ldr	r0, [r7, #4]
 800da08:	f004 fa70 	bl	8011eec <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800da0c:	4603      	mov	r3, r0
 800da0e:	823b      	strh	r3, [r7, #16]
 800da10:	8a3b      	ldrh	r3, [r7, #16]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d001      	beq.n	800da1a <phhalHw_Pn5180_ApplyProtocolSettings+0xea>
 800da16:	8a3b      	ldrh	r3, [r7, #16]
 800da18:	e14c      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        SET_PN5180_SHADOW(wPn5180_DefaultShadow_I14443b);
 800da1a:	4b90      	ldr	r3, [pc, #576]	@ (800dc5c <phhalHw_Pn5180_ApplyProtocolSettings+0x32c>)
 800da1c:	61fb      	str	r3, [r7, #28]
 800da1e:	230b      	movs	r3, #11
 800da20:	837b      	strh	r3, [r7, #26]
        /* Update Datarate in shadow for parity setting */
        wTxDatarate = PHHAL_HW_RF_DATARATE_106;
 800da22:	2300      	movs	r3, #0
 800da24:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_106;
 800da26:	2300      	movs	r3, #0
 800da28:	827b      	strh	r3, [r7, #18]
        break;
 800da2a:	e0c9      	b.n	800dbc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x290>

    case PHHAL_HW_CARDTYPE_FELICA_212:
        /* Use FeliCa shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_FELICA_212, PHHAL_HW_PN5180_RF_RX_FELICA_212));  /* Masking RxDataRate with Minimum Configuration Index */
 800da2c:	2288      	movs	r2, #136	@ 0x88
 800da2e:	2108      	movs	r1, #8
 800da30:	6878      	ldr	r0, [r7, #4]
 800da32:	f004 fa5b 	bl	8011eec <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800da36:	4603      	mov	r3, r0
 800da38:	823b      	strh	r3, [r7, #16]
 800da3a:	8a3b      	ldrh	r3, [r7, #16]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d001      	beq.n	800da44 <phhalHw_Pn5180_ApplyProtocolSettings+0x114>
 800da40:	8a3b      	ldrh	r3, [r7, #16]
 800da42:	e137      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        SET_PN5180_SHADOW(wPn5180_DefaultShadow_Felica);
 800da44:	4b86      	ldr	r3, [pc, #536]	@ (800dc60 <phhalHw_Pn5180_ApplyProtocolSettings+0x330>)
 800da46:	61fb      	str	r3, [r7, #28]
 800da48:	230b      	movs	r3, #11
 800da4a:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_DATARATE_212;
 800da4c:	2301      	movs	r3, #1
 800da4e:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_212;
 800da50:	2301      	movs	r3, #1
 800da52:	827b      	strh	r3, [r7, #18]

        /* Configure FeliCa EMD Control Register */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig_FelicaEmdReg(pDataParams));
 800da54:	6878      	ldr	r0, [r7, #4]
 800da56:	f004 feeb 	bl	8012830 <phhalHw_Pn5180_SetConfig_FelicaEmdReg>
 800da5a:	4603      	mov	r3, r0
 800da5c:	823b      	strh	r3, [r7, #16]
 800da5e:	8a3b      	ldrh	r3, [r7, #16]
 800da60:	2b00      	cmp	r3, #0
 800da62:	f000 80a8 	beq.w	800dbb6 <phhalHw_Pn5180_ApplyProtocolSettings+0x286>
 800da66:	8a3b      	ldrh	r3, [r7, #16]
 800da68:	e124      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        break;

    case PHHAL_HW_CARDTYPE_FELICA_424:
        /* Use FeliCa shadow for 424*/
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_FELICA_424, PHHAL_HW_PN5180_RF_RX_FELICA_424));  /* Masking RxDataRate with Minimum Configuration Index */
 800da6a:	2289      	movs	r2, #137	@ 0x89
 800da6c:	2109      	movs	r1, #9
 800da6e:	6878      	ldr	r0, [r7, #4]
 800da70:	f004 fa3c 	bl	8011eec <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800da74:	4603      	mov	r3, r0
 800da76:	823b      	strh	r3, [r7, #16]
 800da78:	8a3b      	ldrh	r3, [r7, #16]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d001      	beq.n	800da82 <phhalHw_Pn5180_ApplyProtocolSettings+0x152>
 800da7e:	8a3b      	ldrh	r3, [r7, #16]
 800da80:	e118      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>

        SET_PN5180_SHADOW(wPn5180_DefaultShadow_Felica_424);
 800da82:	4b78      	ldr	r3, [pc, #480]	@ (800dc64 <phhalHw_Pn5180_ApplyProtocolSettings+0x334>)
 800da84:	61fb      	str	r3, [r7, #28]
 800da86:	230b      	movs	r3, #11
 800da88:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_DATARATE_424;
 800da8a:	2302      	movs	r3, #2
 800da8c:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_424;
 800da8e:	2302      	movs	r3, #2
 800da90:	827b      	strh	r3, [r7, #18]

        /* Configure FeliCa EMD Control Register */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig_FelicaEmdReg(pDataParams));
 800da92:	6878      	ldr	r0, [r7, #4]
 800da94:	f004 fecc 	bl	8012830 <phhalHw_Pn5180_SetConfig_FelicaEmdReg>
 800da98:	4603      	mov	r3, r0
 800da9a:	823b      	strh	r3, [r7, #16]
 800da9c:	8a3b      	ldrh	r3, [r7, #16]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	f000 808b 	beq.w	800dbba <phhalHw_Pn5180_ApplyProtocolSettings+0x28a>
 800daa4:	8a3b      	ldrh	r3, [r7, #16]
 800daa6:	e105      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        break;

    case PHHAL_HW_CARDTYPE_I18092M_ACTIVE_106:
        /* Use I18092m_Active shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_NFC_AI_106_106, PHHAL_HW_PN5180_RF_RX_NFC_AI_106));  /* Masking RxDataRate with Minimum Configuration Index */
 800daa8:	228a      	movs	r2, #138	@ 0x8a
 800daaa:	210a      	movs	r1, #10
 800daac:	6878      	ldr	r0, [r7, #4]
 800daae:	f004 fa1d 	bl	8011eec <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800dab2:	4603      	mov	r3, r0
 800dab4:	823b      	strh	r3, [r7, #16]
 800dab6:	8a3b      	ldrh	r3, [r7, #16]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d001      	beq.n	800dac0 <phhalHw_Pn5180_ApplyProtocolSettings+0x190>
 800dabc:	8a3b      	ldrh	r3, [r7, #16]
 800dabe:	e0f9      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        SET_PN5180_SHADOW(wPn5180_DefShadow_I18092m_Active);
 800dac0:	4b69      	ldr	r3, [pc, #420]	@ (800dc68 <phhalHw_Pn5180_ApplyProtocolSettings+0x338>)
 800dac2:	61fb      	str	r3, [r7, #28]
 800dac4:	230b      	movs	r3, #11
 800dac6:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_DATARATE_106;
 800dac8:	2300      	movs	r3, #0
 800daca:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_106;
 800dacc:	2300      	movs	r3, #0
 800dace:	827b      	strh	r3, [r7, #18]
        /* Enable active mode */
        pDataParams->bActiveMode = PH_ON;
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	2201      	movs	r2, #1
 800dad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        pDataParams->bNfcipMode = PH_ON;
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	2201      	movs	r2, #1
 800dadc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        break;
 800dae0:	e06e      	b.n	800dbc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x290>

    case PHHAL_HW_CARDTYPE_I18092M_ACTIVE_212:
        /* Use I18092m_Active_212 shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_NFC_AI_212_212, PHHAL_HW_PN5180_RF_RX_NFC_AI_212));  /* Masking RxDataRate with Minimum Configuration Index */
 800dae2:	228b      	movs	r2, #139	@ 0x8b
 800dae4:	210b      	movs	r1, #11
 800dae6:	6878      	ldr	r0, [r7, #4]
 800dae8:	f004 fa00 	bl	8011eec <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800daec:	4603      	mov	r3, r0
 800daee:	823b      	strh	r3, [r7, #16]
 800daf0:	8a3b      	ldrh	r3, [r7, #16]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d001      	beq.n	800dafa <phhalHw_Pn5180_ApplyProtocolSettings+0x1ca>
 800daf6:	8a3b      	ldrh	r3, [r7, #16]
 800daf8:	e0dc      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        SET_PN5180_SHADOW(wPn5180_DefShadow_I18092m_212_Active);
 800dafa:	4b5c      	ldr	r3, [pc, #368]	@ (800dc6c <phhalHw_Pn5180_ApplyProtocolSettings+0x33c>)
 800dafc:	61fb      	str	r3, [r7, #28]
 800dafe:	230b      	movs	r3, #11
 800db00:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_DATARATE_212;
 800db02:	2301      	movs	r3, #1
 800db04:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_212;
 800db06:	2301      	movs	r3, #1
 800db08:	827b      	strh	r3, [r7, #18]
        /* Enable active mode */
        pDataParams->bActiveMode = PH_ON;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	2201      	movs	r2, #1
 800db0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        break;
 800db12:	e055      	b.n	800dbc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x290>

    case PHHAL_HW_CARDTYPE_I18092M_ACTIVE_424:
        /* Use I18092m_Active_424 shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_NFC_AI_424_424, PHHAL_HW_PN5180_RF_RX_NFC_AI_424));  /* Masking RxDataRate with Minimum Configuration Index */
 800db14:	228c      	movs	r2, #140	@ 0x8c
 800db16:	210c      	movs	r1, #12
 800db18:	6878      	ldr	r0, [r7, #4]
 800db1a:	f004 f9e7 	bl	8011eec <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800db1e:	4603      	mov	r3, r0
 800db20:	823b      	strh	r3, [r7, #16]
 800db22:	8a3b      	ldrh	r3, [r7, #16]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d001      	beq.n	800db2c <phhalHw_Pn5180_ApplyProtocolSettings+0x1fc>
 800db28:	8a3b      	ldrh	r3, [r7, #16]
 800db2a:	e0c3      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>

        SET_PN5180_SHADOW(wPn5180_DefShadow_I18092m_424_Active);
 800db2c:	4b50      	ldr	r3, [pc, #320]	@ (800dc70 <phhalHw_Pn5180_ApplyProtocolSettings+0x340>)
 800db2e:	61fb      	str	r3, [r7, #28]
 800db30:	230b      	movs	r3, #11
 800db32:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_DATARATE_424;
 800db34:	2302      	movs	r3, #2
 800db36:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_424;
 800db38:	2302      	movs	r3, #2
 800db3a:	827b      	strh	r3, [r7, #18]
        /* Enable active mode */
        pDataParams->bActiveMode = PH_ON;
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	2201      	movs	r2, #1
 800db40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        break;
 800db44:	e03c      	b.n	800dbc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x290>

    case PHHAL_HW_CARDTYPE_ISO15693:
        /* Use 15693 shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_ISO15693_26_1OF4_ASK100, PHHAL_HW_PN5180_RF_RX_ISO15693_26_1OF4_SC));  /* Masking RxDataRate with Minimum Configuration Index */
 800db46:	228d      	movs	r2, #141	@ 0x8d
 800db48:	210d      	movs	r1, #13
 800db4a:	6878      	ldr	r0, [r7, #4]
 800db4c:	f004 f9ce 	bl	8011eec <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800db50:	4603      	mov	r3, r0
 800db52:	823b      	strh	r3, [r7, #16]
 800db54:	8a3b      	ldrh	r3, [r7, #16]
 800db56:	2b00      	cmp	r3, #0
 800db58:	d001      	beq.n	800db5e <phhalHw_Pn5180_ApplyProtocolSettings+0x22e>
 800db5a:	8a3b      	ldrh	r3, [r7, #16]
 800db5c:	e0aa      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        SET_PN5180_SHADOW(wPn5180_DefaultShadow_I15693);
 800db5e:	4b45      	ldr	r3, [pc, #276]	@ (800dc74 <phhalHw_Pn5180_ApplyProtocolSettings+0x344>)
 800db60:	61fb      	str	r3, [r7, #28]
 800db62:	230c      	movs	r3, #12
 800db64:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_TX_DATARATE_1_OUT_OF_4;
 800db66:	230b      	movs	r3, #11
 800db68:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_RX_DATARATE_HIGH;
 800db6a:	230d      	movs	r3, #13
 800db6c:	827b      	strh	r3, [r7, #18]

        break;
 800db6e:	e027      	b.n	800dbc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x290>

    case PHHAL_HW_CARDTYPE_I18000P3M3:
        /* Use 18000p3m3 shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_ISO180003M3_TARI_9_44_ASK, PHHAL_HW_PN5180_RF_RX_ISO180003M3_MANCH424_2_PERIOD));  /* Masking RxDataRate with Minimum Configuration Index */
 800db70:	2290      	movs	r2, #144	@ 0x90
 800db72:	2110      	movs	r1, #16
 800db74:	6878      	ldr	r0, [r7, #4]
 800db76:	f004 f9b9 	bl	8011eec <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800db7a:	4603      	mov	r3, r0
 800db7c:	823b      	strh	r3, [r7, #16]
 800db7e:	8a3b      	ldrh	r3, [r7, #16]
 800db80:	2b00      	cmp	r3, #0
 800db82:	d001      	beq.n	800db88 <phhalHw_Pn5180_ApplyProtocolSettings+0x258>
 800db84:	8a3b      	ldrh	r3, [r7, #16]
 800db86:	e095      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>

        SET_PN5180_SHADOW(wPn5180_DefaultShadow_I18000p3m3);
 800db88:	4b3b      	ldr	r3, [pc, #236]	@ (800dc78 <phhalHw_Pn5180_ApplyProtocolSettings+0x348>)
 800db8a:	61fb      	str	r3, [r7, #28]
 800db8c:	230c      	movs	r3, #12
 800db8e:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_TX_DATARATE_I18000P3M3;
 800db90:	2311      	movs	r3, #17
 800db92:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RX_I18000P3M3_FL_423_MAN2;
 800db94:	2313      	movs	r3, #19
 800db96:	827b      	strh	r3, [r7, #18]
        /*A Timeout of 5 ms has been added*/
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams, PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS, 5U));
 800db98:	2205      	movs	r2, #5
 800db9a:	210e      	movs	r1, #14
 800db9c:	6878      	ldr	r0, [r7, #4]
 800db9e:	f000 fc43 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800dba2:	4603      	mov	r3, r0
 800dba4:	823b      	strh	r3, [r7, #16]
 800dba6:	8a3b      	ldrh	r3, [r7, #16]
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d008      	beq.n	800dbbe <phhalHw_Pn5180_ApplyProtocolSettings+0x28e>
 800dbac:	8a3b      	ldrh	r3, [r7, #16]
 800dbae:	e081      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        break;

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800dbb0:	f240 2321 	movw	r3, #545	@ 0x221
 800dbb4:	e07e      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        break;
 800dbb6:	bf00      	nop
 800dbb8:	e002      	b.n	800dbc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x290>
        break;
 800dbba:	bf00      	nop
 800dbbc:	e000      	b.n	800dbc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x290>
        break;
 800dbbe:	bf00      	nop
    }

    /* Copy over default shadow contents into current shadow. */
    if (0U != bUseDefaultShadow)
 800dbc0:	7e7b      	ldrb	r3, [r7, #25]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d069      	beq.n	800dc9a <phhalHw_Pn5180_ApplyProtocolSettings+0x36a>
    {
        if(pShadowDefault == NULL)
 800dbc6:	69fb      	ldr	r3, [r7, #28]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d102      	bne.n	800dbd2 <phhalHw_Pn5180_ApplyProtocolSettings+0x2a2>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_HAL);
 800dbcc:	f44f 7308 	mov.w	r3, #544	@ 0x220
 800dbd0:	e070      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        }
        /* Initialize config shadow */
        (void)memset(pDataParams->wCfgShadow, 0x00U, PHHAL_HW_PN5180_SHADOW_COUNT * sizeof(pDataParams->wCfgShadow[0]));
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	3358      	adds	r3, #88	@ 0x58
 800dbd6:	2220      	movs	r2, #32
 800dbd8:	2100      	movs	r1, #0
 800dbda:	4618      	mov	r0, r3
 800dbdc:	f011 f952 	bl	801ee84 <memset>

        for (wIndex = 0U; wIndex < wShadowCount; ++wIndex)
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	82fb      	strh	r3, [r7, #22]
 800dbe4:	e04d      	b.n	800dc82 <phhalHw_Pn5180_ApplyProtocolSettings+0x352>
        {
            wConfig = pShadowDefault[wIndex << 1U];
 800dbe6:	8afb      	ldrh	r3, [r7, #22]
 800dbe8:	009b      	lsls	r3, r3, #2
 800dbea:	69fa      	ldr	r2, [r7, #28]
 800dbec:	4413      	add	r3, r2
 800dbee:	881b      	ldrh	r3, [r3, #0]
 800dbf0:	81fb      	strh	r3, [r7, #14]
            pDataParams->wCfgShadow[wConfig] = pShadowDefault[(wIndex << 1U) + 1U];
 800dbf2:	8afb      	ldrh	r3, [r7, #22]
 800dbf4:	009b      	lsls	r3, r3, #2
 800dbf6:	3302      	adds	r3, #2
 800dbf8:	69fa      	ldr	r2, [r7, #28]
 800dbfa:	4413      	add	r3, r2
 800dbfc:	89fa      	ldrh	r2, [r7, #14]
 800dbfe:	8819      	ldrh	r1, [r3, #0]
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	322c      	adds	r2, #44	@ 0x2c
 800dc04:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            if((wConfig == PHHAL_HW_CONFIG_TXWAIT_US) &&
 800dc08:	89fb      	ldrh	r3, [r7, #14]
 800dc0a:	2b07      	cmp	r3, #7
 800dc0c:	d136      	bne.n	800dc7c <phhalHw_Pn5180_ApplyProtocolSettings+0x34c>
                ((pDataParams->bActiveMode) || (pDataParams->bCardType == PHHAL_HW_CARDTYPE_FELICA_212) || (pDataParams->bCardType == PHHAL_HW_CARDTYPE_FELICA_424)) &&
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
            if((wConfig == PHHAL_HW_CONFIG_TXWAIT_US) &&
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d109      	bne.n	800dc2c <phhalHw_Pn5180_ApplyProtocolSettings+0x2fc>
                ((pDataParams->bActiveMode) || (pDataParams->bCardType == PHHAL_HW_CARDTYPE_FELICA_212) || (pDataParams->bCardType == PHHAL_HW_CARDTYPE_FELICA_424)) &&
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800dc1e:	2b03      	cmp	r3, #3
 800dc20:	d004      	beq.n	800dc2c <phhalHw_Pn5180_ApplyProtocolSettings+0x2fc>
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800dc28:	2b0a      	cmp	r3, #10
 800dc2a:	d127      	bne.n	800dc7c <phhalHw_Pn5180_ApplyProtocolSettings+0x34c>
                (pDataParams->wTargetMode == PH_OFF))
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
                ((pDataParams->bActiveMode) || (pDataParams->bCardType == PHHAL_HW_CARDTYPE_FELICA_212) || (pDataParams->bCardType == PHHAL_HW_CARDTYPE_FELICA_424)) &&
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d123      	bne.n	800dc7c <phhalHw_Pn5180_ApplyProtocolSettings+0x34c>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, wConfig, pDataParams->wCfgShadow[wConfig]));
 800dc34:	89fa      	ldrh	r2, [r7, #14]
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	322c      	adds	r2, #44	@ 0x2c
 800dc3a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800dc3e:	89fb      	ldrh	r3, [r7, #14]
 800dc40:	4619      	mov	r1, r3
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f000 fbf0 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	823b      	strh	r3, [r7, #16]
 800dc4c:	8a3b      	ldrh	r3, [r7, #16]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d014      	beq.n	800dc7c <phhalHw_Pn5180_ApplyProtocolSettings+0x34c>
 800dc52:	8a3b      	ldrh	r3, [r7, #16]
 800dc54:	e02e      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
 800dc56:	bf00      	nop
 800dc58:	08021e0c 	.word	0x08021e0c
 800dc5c:	08021e34 	.word	0x08021e34
 800dc60:	08021e60 	.word	0x08021e60
 800dc64:	08021e8c 	.word	0x08021e8c
 800dc68:	08021f18 	.word	0x08021f18
 800dc6c:	08021f44 	.word	0x08021f44
 800dc70:	08021f70 	.word	0x08021f70
 800dc74:	08021eb8 	.word	0x08021eb8
 800dc78:	08021ee8 	.word	0x08021ee8
        for (wIndex = 0U; wIndex < wShadowCount; ++wIndex)
 800dc7c:	8afb      	ldrh	r3, [r7, #22]
 800dc7e:	3301      	adds	r3, #1
 800dc80:	82fb      	strh	r3, [r7, #22]
 800dc82:	8afa      	ldrh	r2, [r7, #22]
 800dc84:	8b7b      	ldrh	r3, [r7, #26]
 800dc86:	429a      	cmp	r2, r3
 800dc88:	d3ad      	bcc.n	800dbe6 <phhalHw_Pn5180_ApplyProtocolSettings+0x2b6>
            }
        }

        pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TXDATARATE_FRAMING] = wTxDatarate;
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	8aba      	ldrh	r2, [r7, #20]
 800dc8e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        pDataParams->wCfgShadow[PHHAL_HW_CONFIG_RXDATARATE_FRAMING] = wRxDatarate;
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	8a7a      	ldrh	r2, [r7, #18]
 800dc96:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c

    }

    /* MIFARE Classic contactless IC Crypto 1 state is disabled by default */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams, PHHAL_HW_CONFIG_DISABLE_MF_CRYPTO1, PH_ON));
 800dc9a:	2201      	movs	r2, #1
 800dc9c:	212e      	movs	r1, #46	@ 0x2e
 800dc9e:	6878      	ldr	r0, [r7, #4]
 800dca0:	f000 fbc2 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800dca4:	4603      	mov	r3, r0
 800dca6:	823b      	strh	r3, [r7, #16]
 800dca8:	8a3b      	ldrh	r3, [r7, #16]
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d001      	beq.n	800dcb2 <phhalHw_Pn5180_ApplyProtocolSettings+0x382>
 800dcae:	8a3b      	ldrh	r3, [r7, #16]
 800dcb0:	e000      	b.n	800dcb4 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>

    return PH_ERR_SUCCESS;
 800dcb2:	2300      	movs	r3, #0
}
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	3720      	adds	r7, #32
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	bd80      	pop	{r7, pc}

0800dcbc <phhalHw_Pn5180_Exchange>:
    uint8_t * pTxBuffer,
    uint16_t wTxLength,
    uint8_t ** ppRxBuffer,
    uint16_t * pRxLength
    )
{
 800dcbc:	b580      	push	{r7, lr}
 800dcbe:	b090      	sub	sp, #64	@ 0x40
 800dcc0:	af02      	add	r7, sp, #8
 800dcc2:	60f8      	str	r0, [r7, #12]
 800dcc4:	607a      	str	r2, [r7, #4]
 800dcc6:	461a      	mov	r2, r3
 800dcc8:	460b      	mov	r3, r1
 800dcca:	817b      	strh	r3, [r7, #10]
 800dccc:	4613      	mov	r3, r2
 800dcce:	813b      	strh	r3, [r7, #8]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    uint8_t *   PH_MEMLOC_REM pTmpBuffer = NULL;
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0U;
 800dcd8:	2300      	movs	r3, #0
 800dcda:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t    PH_MEMLOC_REM wTmpBufferSize = 0U;
 800dcdc:	2300      	movs	r3, #0
 800dcde:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint32_t    PH_MEMLOC_REM dwIrqWaitFor = 0U;
 800dce0:	2300      	movs	r3, #0
 800dce2:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t    PH_MEMLOC_REM dwValue;
    uint16_t    PH_MEMLOC_REM bNumExpBytes;
    uint8_t     PH_MEMLOC_REM pReceivedData[1];
    uint16_t    PH_MEMLOC_REM wDataLenTmp;
    uint8_t     PH_MEMLOC_REM aCrc[2] = {0,0};
 800dce4:	2300      	movs	r3, #0
 800dce6:	833b      	strh	r3, [r7, #24]
    phOsal_EventBits_t PH_MEMLOC_REM dwEventFlags;
    uint32_t    PH_MEMLOC_REM dwRegister = 0;
 800dce8:	2300      	movs	r3, #0
 800dcea:	613b      	str	r3, [r7, #16]

    /* Check all the pointers */
    if (0U != (wTxLength)) PH_ASSERT_NULL_PARAM(pTxBuffer, PH_COMP_HAL);
 800dcec:	893b      	ldrh	r3, [r7, #8]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d005      	beq.n	800dcfe <phhalHw_Pn5180_Exchange+0x42>
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d102      	bne.n	800dcfe <phhalHw_Pn5180_Exchange+0x42>
 800dcf8:	f240 2321 	movw	r3, #545	@ 0x221
 800dcfc:	e253      	b.n	800e1a6 <phhalHw_Pn5180_Exchange+0x4ea>

    /*bTransmited is a flag which is used to identify if a transmit is followed by a receive.
    If any other api follows a transmit, then it should be reset */
    pDataParams->bTransmited = PH_OFF;
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	2200      	movs	r2, #0
 800dd02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    do
    {
        if (pDataParams->wTargetMode != PH_OFF)
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d003      	beq.n	800dd16 <phhalHw_Pn5180_Exchange+0x5a>
        {
            /* If wTargetMode is changed then Target is activated and Exchange should not be used to perform Tx Operation. */
            statusTmp = (PH_ERR_USE_CONDITION | PH_COMP_HAL);
 800dd0e:	f240 2325 	movw	r3, #549	@ 0x225
 800dd12:	86fb      	strh	r3, [r7, #54]	@ 0x36
            break;
 800dd14:	e1cf      	b.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
        }
        /* Check options */
        if (0U != (wOption & (uint16_t)~(uint16_t)(PH_EXCHANGE_BUFFERED_BIT | PH_EXCHANGE_LEAVE_BUFFER_BIT)))
 800dd16:	897b      	ldrh	r3, [r7, #10]
 800dd18:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d003      	beq.n	800dd28 <phhalHw_Pn5180_Exchange+0x6c>
        {
            statusTmp = (PH_ERR_INVALID_PARAMETER | PH_COMP_HAL);
 800dd20:	f240 2321 	movw	r3, #545	@ 0x221
 800dd24:	86fb      	strh	r3, [r7, #54]	@ 0x36
            break;
 800dd26:	e1c6      	b.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
        }

        /* Validate input parameters. */
        if (((ppRxBuffer == NULL) || (pRxLength == NULL)) && ((wOption & PH_EXCHANGE_BUFFERED_BIT) == 0U))
 800dd28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d002      	beq.n	800dd34 <phhalHw_Pn5180_Exchange+0x78>
 800dd2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d107      	bne.n	800dd44 <phhalHw_Pn5180_Exchange+0x88>
 800dd34:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	db03      	blt.n	800dd44 <phhalHw_Pn5180_Exchange+0x88>
        {
            statusTmp = (PH_ERR_INVALID_PARAMETER | PH_COMP_HAL);
 800dd3c:	f240 2321 	movw	r3, #545	@ 0x221
 800dd40:	86fb      	strh	r3, [r7, #54]	@ 0x36
            break;
 800dd42:	e1b8      	b.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
        }

        if (pDataParams->bActiveMode == PH_OFF)
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d115      	bne.n	800dd7a <phhalHw_Pn5180_Exchange+0xbe>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegister(pDataParams, RF_STATUS, &dwRegister));
 800dd4e:	f107 0310 	add.w	r3, r7, #16
 800dd52:	461a      	mov	r2, r3
 800dd54:	211d      	movs	r1, #29
 800dd56:	68f8      	ldr	r0, [r7, #12]
 800dd58:	f003 fbe2 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>
 800dd5c:	4603      	mov	r3, r0
 800dd5e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800dd60:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d001      	beq.n	800dd6a <phhalHw_Pn5180_Exchange+0xae>
 800dd66:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dd68:	e21d      	b.n	800e1a6 <phhalHw_Pn5180_Exchange+0x4ea>

            if((dwRegister & RF_STATUS_TX_RF_STATUS_MASK ) == 0U)
 800dd6a:	693b      	ldr	r3, [r7, #16]
 800dd6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d102      	bne.n	800dd7a <phhalHw_Pn5180_Exchange+0xbe>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_RF_ERROR, PH_COMP_HAL);
 800dd74:	f240 230a 	movw	r3, #522	@ 0x20a
 800dd78:	e215      	b.n	800e1a6 <phhalHw_Pn5180_Exchange+0x4ea>
            }
        }

        /* retrieve transmit buffer */
        PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_GetTxBuffer(pDataParams, PH_ON, &pTmpBuffer, &wTmpBufferLen, &wTmpBufferSize));
 800dd7a:	f107 0126 	add.w	r1, r7, #38	@ 0x26
 800dd7e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800dd82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dd86:	9300      	str	r3, [sp, #0]
 800dd88:	460b      	mov	r3, r1
 800dd8a:	2101      	movs	r1, #1
 800dd8c:	68f8      	ldr	r0, [r7, #12]
 800dd8e:	f004 f984 	bl	801209a <phhalHw_Pn5180_GetTxBuffer>
 800dd92:	4603      	mov	r3, r0
 800dd94:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800dd96:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	f040 818c 	bne.w	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>

        /* clear internal buffer if requested */
        if ((0U == ((wOption & PH_EXCHANGE_LEAVE_BUFFER_BIT))))
 800dd9e:	897b      	ldrh	r3, [r7, #10]
 800dda0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d105      	bne.n	800ddb4 <phhalHw_Pn5180_Exchange+0xf8>
        {
            pDataParams->wTxBufLen = 0U;
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	2200      	movs	r2, #0
 800ddac:	825a      	strh	r2, [r3, #18]
            pDataParams->wTxBufStartPos = 0U;
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	2200      	movs	r2, #0
 800ddb2:	839a      	strh	r2, [r3, #28]
        }

        /* Validate received parameter */
        if (pRxLength != NULL)
 800ddb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d002      	beq.n	800ddc0 <phhalHw_Pn5180_Exchange+0x104>
        {
            *pRxLength = 0U;
 800ddba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	801a      	strh	r2, [r3, #0]
        }

        if(pDataParams->bJewelActivated == PH_ON)
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ddc6:	2b01      	cmp	r3, #1
 800ddc8:	d150      	bne.n	800de6c <phhalHw_Pn5180_Exchange+0x1b0>
        {
            wOption = PH_EXCHANGE_DEFAULT;
 800ddca:	2300      	movs	r3, #0
 800ddcc:	817b      	strh	r3, [r7, #10]

            /*Enable Crc_B for the data to be transmitted */
            /*PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask( pDataParams, CRC_TX_CONFIG, CRC_TX_CONFIG_TX_CRC_BYTE2_ENABLE_MASK));*/

            /*Compute Crc_B for the data to be transmitted */
            PH_CHECK_FAILURE_FCT(statusTmp, phTools_ComputeCrc_B(pTxBuffer, wTxLength, aCrc));
 800ddce:	893b      	ldrh	r3, [r7, #8]
 800ddd0:	f107 0218 	add.w	r2, r7, #24
 800ddd4:	4619      	mov	r1, r3
 800ddd6:	6878      	ldr	r0, [r7, #4]
 800ddd8:	f7f9 fdab 	bl	8007932 <phTools_ComputeCrc_B>
 800dddc:	4603      	mov	r3, r0
 800ddde:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800dde0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	f040 8167 	bne.w	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
            /* Turn OFF the parity, by default shadow it is ON */
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_PARITY, PH_OFF));
 800dde8:	2200      	movs	r2, #0
 800ddea:	2100      	movs	r1, #0
 800ddec:	68f8      	ldr	r0, [r7, #12]
 800ddee:	f000 fb1b 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ddf6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	f040 815c 	bne.w	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>

            /* Make sure CRC is OFF */
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_TXCRC, PH_OFF));
 800ddfe:	2200      	movs	r2, #0
 800de00:	2101      	movs	r1, #1
 800de02:	68f8      	ldr	r0, [r7, #12]
 800de04:	f000 fb10 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800de08:	4603      	mov	r3, r0
 800de0a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800de0c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800de0e:	2b00      	cmp	r3, #0
 800de10:	f040 8151 	bne.w	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_RXCRC, PH_OFF));
 800de14:	2200      	movs	r2, #0
 800de16:	2102      	movs	r1, #2
 800de18:	68f8      	ldr	r0, [r7, #12]
 800de1a:	f000 fb05 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800de1e:	4603      	mov	r3, r0
 800de20:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800de22:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800de24:	2b00      	cmp	r3, #0
 800de26:	f040 8146 	bne.w	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_TXLASTBITS, 7U));
 800de2a:	2207      	movs	r2, #7
 800de2c:	2103      	movs	r1, #3
 800de2e:	68f8      	ldr	r0, [r7, #12]
 800de30:	f000 fafa 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800de34:	4603      	mov	r3, r0
 800de36:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800de38:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	f040 813b 	bne.w	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>

            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask( pDataParams, TRANSCEIVER_CONFIG, TRANSCEIVER_CONFIG_TX_FRAMESTEP_ENABLE_MASK));
 800de40:	2204      	movs	r2, #4
 800de42:	2104      	movs	r1, #4
 800de44:	68f8      	ldr	r0, [r7, #12]
 800de46:	f003 f9cd 	bl	80111e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 800de4a:	4603      	mov	r3, r0
 800de4c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800de4e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800de50:	2b00      	cmp	r3, #0
 800de52:	f040 8130 	bne.w	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_TXWAIT_US,29));
 800de56:	221d      	movs	r2, #29
 800de58:	2107      	movs	r1, #7
 800de5a:	68f8      	ldr	r0, [r7, #12]
 800de5c:	f000 fae4 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800de60:	4603      	mov	r3, r0
 800de62:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800de64:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800de66:	2b00      	cmp	r3, #0
 800de68:	f040 8125 	bne.w	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
        }

        if ((pDataParams->wTxBufStartPos == 0U))
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	8b9b      	ldrh	r3, [r3, #28]
 800de70:	2b00      	cmp	r3, #0
 800de72:	d122      	bne.n	800deba <phhalHw_Pn5180_Exchange+0x1fe>
        {
            pTmpBuffer[pDataParams->wTxBufStartPos++] = PHHAL_HW_PN5180_SET_INSTR_SEND_DATA; /* Reserved 0th Location of buffer for Command code */
 800de74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	8b9b      	ldrh	r3, [r3, #28]
 800de7a:	1c59      	adds	r1, r3, #1
 800de7c:	b288      	uxth	r0, r1
 800de7e:	68f9      	ldr	r1, [r7, #12]
 800de80:	8388      	strh	r0, [r1, #28]
 800de82:	4413      	add	r3, r2
 800de84:	2209      	movs	r2, #9
 800de86:	701a      	strb	r2, [r3, #0]
            pTmpBuffer[pDataParams->wTxBufStartPos++] = 0U; /* Reserved 1st Location of buffer for Command code */
 800de88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	8b9b      	ldrh	r3, [r3, #28]
 800de8e:	1c59      	adds	r1, r3, #1
 800de90:	b288      	uxth	r0, r1
 800de92:	68f9      	ldr	r1, [r7, #12]
 800de94:	8388      	strh	r0, [r1, #28]
 800de96:	4413      	add	r3, r2
 800de98:	2200      	movs	r2, #0
 800de9a:	701a      	strb	r2, [r3, #0]

            /* Prepend Start Byte (0xF0U) in Passive 106kbps during NFCIP exchange. */
#ifndef PN5180_P2P_HW_SYNC_BYTE
            if (pDataParams->bNfcipMode == PH_ON)
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800dea2:	2b01      	cmp	r3, #1
 800dea4:	d109      	bne.n	800deba <phhalHw_Pn5180_Exchange+0x1fe>
            {
                /* Prepend Start Byte 0xF0U in case of Passive Communication at 106kbps BaudRate */
                pTmpBuffer[pDataParams->wTxBufStartPos++] = 0xF0U;
 800dea6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	8b9b      	ldrh	r3, [r3, #28]
 800deac:	1c59      	adds	r1, r3, #1
 800deae:	b288      	uxth	r0, r1
 800deb0:	68f9      	ldr	r1, [r7, #12]
 800deb2:	8388      	strh	r0, [r1, #28]
 800deb4:	4413      	add	r3, r2
 800deb6:	22f0      	movs	r2, #240	@ 0xf0
 800deb8:	701a      	strb	r2, [r3, #0]
            }
#endif
        }

        if (wTxLength != 0U)
 800deba:	893b      	ldrh	r3, [r7, #8]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d03d      	beq.n	800df3c <phhalHw_Pn5180_Exchange+0x280>
        {
            /* check wTmpBufferSize fill all the required data to be transmitted */
            if (wTmpBufferSize < (wTxLength + pDataParams->wTxBufLen + pDataParams->wTxBufStartPos))
 800dec0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dec2:	4619      	mov	r1, r3
 800dec4:	893b      	ldrh	r3, [r7, #8]
 800dec6:	68fa      	ldr	r2, [r7, #12]
 800dec8:	8a52      	ldrh	r2, [r2, #18]
 800deca:	4413      	add	r3, r2
 800decc:	68fa      	ldr	r2, [r7, #12]
 800dece:	8b92      	ldrh	r2, [r2, #28]
 800ded0:	4413      	add	r3, r2
 800ded2:	4299      	cmp	r1, r3
 800ded4:	da09      	bge.n	800deea <phhalHw_Pn5180_Exchange+0x22e>
            {
                /* Can't fit in the HAL buffer what we are trying to send */
                pDataParams->wTxBufLen = 0U;
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	2200      	movs	r2, #0
 800deda:	825a      	strh	r2, [r3, #18]
                pDataParams->wTxBufStartPos = 0U;
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	2200      	movs	r2, #0
 800dee0:	839a      	strh	r2, [r3, #28]
                statusTmp = (PH_ERR_BUFFER_OVERFLOW | PH_COMP_HAL);
 800dee2:	f44f 7301 	mov.w	r3, #516	@ 0x204
 800dee6:	86fb      	strh	r3, [r7, #54]	@ 0x36
                break;
 800dee8:	e0e5      	b.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
            }

            /* copy data */
            (void)memcpy(&pTmpBuffer[pDataParams->wTxBufStartPos + pDataParams->wTxBufLen], pTxBuffer, wTxLength);
 800deea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deec:	68fa      	ldr	r2, [r7, #12]
 800deee:	8b92      	ldrh	r2, [r2, #28]
 800def0:	4611      	mov	r1, r2
 800def2:	68fa      	ldr	r2, [r7, #12]
 800def4:	8a52      	ldrh	r2, [r2, #18]
 800def6:	440a      	add	r2, r1
 800def8:	4413      	add	r3, r2
 800defa:	893a      	ldrh	r2, [r7, #8]
 800defc:	6879      	ldr	r1, [r7, #4]
 800defe:	4618      	mov	r0, r3
 800df00:	f011 f83f 	bl	801ef82 <memcpy>
            pDataParams->wTxBufLen += wTxLength;
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	8a5a      	ldrh	r2, [r3, #18]
 800df08:	893b      	ldrh	r3, [r7, #8]
 800df0a:	4413      	add	r3, r2
 800df0c:	b29a      	uxth	r2, r3
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	825a      	strh	r2, [r3, #18]

            if(pDataParams->bJewelActivated == PH_ON)
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800df18:	2b01      	cmp	r3, #1
 800df1a:	d10f      	bne.n	800df3c <phhalHw_Pn5180_Exchange+0x280>
            {
                (void)memcpy(&pTmpBuffer[pDataParams->wTxBufStartPos + pDataParams->wTxBufLen], aCrc, 2U);
 800df1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df1e:	68fa      	ldr	r2, [r7, #12]
 800df20:	8b92      	ldrh	r2, [r2, #28]
 800df22:	4611      	mov	r1, r2
 800df24:	68fa      	ldr	r2, [r7, #12]
 800df26:	8a52      	ldrh	r2, [r2, #18]
 800df28:	440a      	add	r2, r1
 800df2a:	4413      	add	r3, r2
 800df2c:	8b3a      	ldrh	r2, [r7, #24]
 800df2e:	801a      	strh	r2, [r3, #0]
                pDataParams->wTxBufLen += 2U;
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	8a5b      	ldrh	r3, [r3, #18]
 800df34:	3302      	adds	r3, #2
 800df36:	b29a      	uxth	r2, r3
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	825a      	strh	r2, [r3, #18]
            }
        }

        wTxLength = 0U;
 800df3c:	2300      	movs	r3, #0
 800df3e:	813b      	strh	r3, [r7, #8]

        if (0U != (wOption & PH_EXCHANGE_BUFFERED_BIT ))
 800df40:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800df44:	2b00      	cmp	r3, #0
 800df46:	da01      	bge.n	800df4c <phhalHw_Pn5180_Exchange+0x290>
        {
            return PH_ERR_SUCCESS;
 800df48:	2300      	movs	r3, #0
 800df4a:	e12c      	b.n	800e1a6 <phhalHw_Pn5180_Exchange+0x4ea>
        }

        pDataParams->wTxBufLen += pDataParams->wTxBufStartPos;
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	8a5a      	ldrh	r2, [r3, #18]
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	8b9b      	ldrh	r3, [r3, #28]
 800df54:	4413      	add	r3, r2
 800df56:	b29a      	uxth	r2, r3
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	825a      	strh	r2, [r3, #18]

        /* Check for maximum bytes that can be sent to IC */
        if(pDataParams->wTxBufLen > 0x106U)
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	8a5b      	ldrh	r3, [r3, #18]
 800df60:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 800df64:	d903      	bls.n	800df6e <phhalHw_Pn5180_Exchange+0x2b2>
        {
            /*PN5180 TxBuffer is 262 bytes including 2 byte command header*/
            statusTmp = (PH_ERR_BUFFER_OVERFLOW | PH_COMP_HAL);
 800df66:	f44f 7301 	mov.w	r3, #516	@ 0x204
 800df6a:	86fb      	strh	r3, [r7, #54]	@ 0x36
            break;
 800df6c:	e0a3      	b.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
        }

        /*Execute the Tranceive Command*/
        PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Int_LoadCommand(pDataParams, PHHAL_HW_PN5180_SYSTEM_TRANSEIVE_CMD));
 800df6e:	2103      	movs	r1, #3
 800df70:	68f8      	ldr	r0, [r7, #12]
 800df72:	f005 fcc7 	bl	8013904 <phhalHw_Pn5180_Int_LoadCommand>
 800df76:	4603      	mov	r3, r0
 800df78:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800df7a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	f040 809a 	bne.w	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>

        /*Set wait IRQ */
        if(pDataParams->bRxMultiple == PH_ON)
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800df88:	2b01      	cmp	r3, #1
 800df8a:	d103      	bne.n	800df94 <phhalHw_Pn5180_Exchange+0x2d8>
        {
            dwIrqWaitFor =  IRQ_STATUS_TIMER1_IRQ_MASK | IRQ_STATUS_GENERAL_ERROR_IRQ_MASK;
 800df8c:	f44f 3304 	mov.w	r3, #135168	@ 0x21000
 800df90:	633b      	str	r3, [r7, #48]	@ 0x30
 800df92:	e001      	b.n	800df98 <phhalHw_Pn5180_Exchange+0x2dc>
        }
        else
        {
            dwIrqWaitFor =  IRQ_STATUS_RX_IRQ_MASK | IRQ_STATUS_TIMER1_IRQ_MASK | IRQ_STATUS_GENERAL_ERROR_IRQ_MASK;
 800df94:	4b86      	ldr	r3, [pc, #536]	@ (800e1b0 <phhalHw_Pn5180_Exchange+0x4f4>)
 800df96:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        if (pDataParams->bActiveMode == PH_ON)
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800df9e:	2b01      	cmp	r3, #1
 800dfa0:	d103      	bne.n	800dfaa <phhalHw_Pn5180_Exchange+0x2ee>
        {
            dwIrqWaitFor |= IRQ_STATUS_RF_ACTIVE_ERROR_IRQ_MASK | IRQ_STATUS_RFOFF_DET_IRQ_MASK;
 800dfa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfa4:	f443 6388 	orr.w	r3, r3, #1088	@ 0x440
 800dfa8:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        /* Clear Interrupts  */
        PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, PHHAL_HW_PN5180_IRQ_SET_CLEAR_ALL_MASK));
 800dfaa:	4a82      	ldr	r2, [pc, #520]	@ (800e1b4 <phhalHw_Pn5180_Exchange+0x4f8>)
 800dfac:	2103      	movs	r1, #3
 800dfae:	68f8      	ldr	r0, [r7, #12]
 800dfb0:	f003 f8a2 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800dfb4:	4603      	mov	r3, r0
 800dfb6:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800dfb8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d17b      	bne.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>

        (void)phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL);
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	2201      	movs	r2, #1
 800dfc8:	2100      	movs	r1, #0
 800dfca:	f00a ffe5 	bl	8018f98 <phOsal_EventClear>

        /* Enable IRQ sources */
        PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_ENABLE, dwIrqWaitFor));
 800dfce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dfd0:	2101      	movs	r1, #1
 800dfd2:	68f8      	ldr	r0, [r7, #12]
 800dfd4:	f003 f890 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800dfd8:	4603      	mov	r3, r0
 800dfda:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800dfdc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d169      	bne.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>

        /* Configure T1 */
        if(pDataParams->bRxMultiple == PH_ON)
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800dfe8:	2b01      	cmp	r3, #1
 800dfea:	d116      	bne.n	800e01a <phhalHw_Pn5180_Exchange+0x35e>
        {
            dwValue = (TIMER1_CONFIG_T1_START_ON_TX_ENDED_MASK | TIMER1_CONFIG_T1_ENABLE_MASK);
 800dfec:	f640 0301 	movw	r3, #2049	@ 0x801
 800dff0:	623b      	str	r3, [r7, #32]
            if(pDataParams->bTimeoutUnit == PHHAL_HW_TIME_MILLISECONDS)
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dff8:	2b01      	cmp	r3, #1
 800dffa:	d103      	bne.n	800e004 <phhalHw_Pn5180_Exchange+0x348>
            {
                dwValue |=PHHAL_HW_PN5180_MS_TIMEOUT_PRESCALAR;
 800dffc:	6a3b      	ldr	r3, [r7, #32]
 800dffe:	f043 033c 	orr.w	r3, r3, #60	@ 0x3c
 800e002:	623b      	str	r3, [r7, #32]
            }
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TIMER1_CONFIG, dwValue));
 800e004:	6a3b      	ldr	r3, [r7, #32]
 800e006:	461a      	mov	r2, r3
 800e008:	210f      	movs	r1, #15
 800e00a:	68f8      	ldr	r0, [r7, #12]
 800e00c:	f003 f874 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800e010:	4603      	mov	r3, r0
 800e012:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e014:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e016:	2b00      	cmp	r3, #0
 800e018:	d14d      	bne.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
        }
        if ((pDataParams->bOpeMode != RD_LIB_MODE_EMVCO) && (pDataParams->bRxMultiple == PH_OFF))
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e020:	2b01      	cmp	r3, #1
 800e022:	d01a      	beq.n	800e05a <phhalHw_Pn5180_Exchange+0x39e>
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d115      	bne.n	800e05a <phhalHw_Pn5180_Exchange+0x39e>
        {
            dwValue = (TIMER1_CONFIG_T1_START_ON_TX_ENDED_MASK | TIMER1_CONFIG_T1_STOP_ON_RX_STARTED_MASK | TIMER1_CONFIG_T1_ENABLE_MASK);
 800e02e:	4b62      	ldr	r3, [pc, #392]	@ (800e1b8 <phhalHw_Pn5180_Exchange+0x4fc>)
 800e030:	623b      	str	r3, [r7, #32]
            if(pDataParams->bTimeoutUnit == PHHAL_HW_TIME_MILLISECONDS)
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e038:	2b01      	cmp	r3, #1
 800e03a:	d103      	bne.n	800e044 <phhalHw_Pn5180_Exchange+0x388>
            {
                dwValue |=PHHAL_HW_PN5180_MS_TIMEOUT_PRESCALAR;
 800e03c:	6a3b      	ldr	r3, [r7, #32]
 800e03e:	f043 033c 	orr.w	r3, r3, #60	@ 0x3c
 800e042:	623b      	str	r3, [r7, #32]
            }
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TIMER1_CONFIG, dwValue ));
 800e044:	6a3b      	ldr	r3, [r7, #32]
 800e046:	461a      	mov	r2, r3
 800e048:	210f      	movs	r1, #15
 800e04a:	68f8      	ldr	r0, [r7, #12]
 800e04c:	f003 f854 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800e050:	4603      	mov	r3, r0
 800e052:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e054:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e056:	2b00      	cmp	r3, #0
 800e058:	d12d      	bne.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
        }

        *(pTmpBuffer+1U) = (uint8_t)pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TXLASTBITS];
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	f8b3 205e 	ldrh.w	r2, [r3, #94]	@ 0x5e
 800e060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e062:	3301      	adds	r3, #1
 800e064:	b2d2      	uxtb	r2, r2
 800e066:	701a      	strb	r2, [r3, #0]

        /* No Response expected*/
        bNumExpBytes = 0U;
 800e068:	2300      	movs	r3, #0
 800e06a:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        /* During Active Communication mode if internal RF Field is not ON before transmit then Switch ON the RF Field. */
        if (pDataParams->bActiveMode)
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e072:	2b00      	cmp	r3, #0
 800e074:	d01f      	beq.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
        {
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegister(pDataParams, RF_STATUS, &dwValue));
 800e076:	f107 0320 	add.w	r3, r7, #32
 800e07a:	461a      	mov	r2, r3
 800e07c:	211d      	movs	r1, #29
 800e07e:	68f8      	ldr	r0, [r7, #12]
 800e080:	f003 fa4e 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>
 800e084:	4603      	mov	r3, r0
 800e086:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e088:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d113      	bne.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
            if ((0U == ((dwValue & RF_STATUS_TX_RF_STATUS_MASK))))
 800e08e:	6a3b      	ldr	r3, [r7, #32]
 800e090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e094:	2b00      	cmp	r3, #0
 800e096:	d10e      	bne.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
            {
                /* field is turned ON */
                PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_FieldOff(pDataParams));
 800e098:	68f8      	ldr	r0, [r7, #12]
 800e09a:	f000 f8e7 	bl	800e26c <phhalHw_Pn5180_FieldOff>
 800e09e:	4603      	mov	r3, r0
 800e0a0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e0a2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d106      	bne.n	800e0b6 <phhalHw_Pn5180_Exchange+0x3fa>
                PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_FieldOn(pDataParams));
 800e0a8:	68f8      	ldr	r0, [r7, #12]
 800e0aa:	f000 f889 	bl	800e1c0 <phhalHw_Pn5180_FieldOn>
 800e0ae:	4603      	mov	r3, r0
 800e0b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e0b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e0b4:	2b00      	cmp	r3, #0
            }
        }
    }while(FALSE);

    if (pDataParams->bPollGuardTimeFlag == PH_ON)
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e0bc:	2b01      	cmp	r3, #1
 800e0be:	d120      	bne.n	800e102 <phhalHw_Pn5180_Exchange+0x446>
    {
        pDataParams->bPollGuardTimeFlag = PH_OFF;
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        /* When there is no errors in preconditions wait till timer expire. */
        if (statusTmp == PH_ERR_SUCCESS)
 800e0c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d110      	bne.n	800e0f0 <phhalHw_Pn5180_Exchange+0x434>
        {
            /* Wait infinitely for the Poll Guard Time to Expire. */
            (void)phOsal_EventPend(&xEventHandle, (phOsal_EventOpt_t)(E_OS_EVENT_OPT_PEND_SET_ANY | E_OS_EVENT_OPT_PEND_CLEAR_ON_EXIT),
 800e0ce:	f107 0314 	add.w	r3, r7, #20
 800e0d2:	9300      	str	r3, [sp, #0]
 800e0d4:	2322      	movs	r3, #34	@ 0x22
 800e0d6:	f04f 32ff 	mov.w	r2, #4294967295
 800e0da:	2105      	movs	r1, #5
 800e0dc:	4837      	ldr	r0, [pc, #220]	@ (800e1bc <phhalHw_Pn5180_Exchange+0x500>)
 800e0de:	f00a fed9 	bl	8018e94 <phOsal_EventPend>
                    PHOSAL_MAX_DELAY, E_PH_OSAL_EVT_GT_EXP | E_PH_OSAL_EVT_ABORT, &dwEventFlags);
            if(0U != (dwEventFlags & E_PH_OSAL_EVT_ABORT))
 800e0e2:	697b      	ldr	r3, [r7, #20]
 800e0e4:	f003 0320 	and.w	r3, r3, #32
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d001      	beq.n	800e0f0 <phhalHw_Pn5180_Exchange+0x434>
            {
                statusTmp = PH_ERR_ABORTED;
 800e0ec:	2312      	movs	r3, #18
 800e0ee:	86fb      	strh	r3, [r7, #54]	@ 0x36
            }
        }

        /* Disable Timer */
        PH_CHECK_SUCCESS_FCT(status, phDriver_TimerStop());
 800e0f0:	f00a fdf2 	bl	8018cd8 <phDriver_TimerStop>
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800e0f8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d001      	beq.n	800e102 <phhalHw_Pn5180_Exchange+0x446>
 800e0fe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800e100:	e051      	b.n	800e1a6 <phhalHw_Pn5180_Exchange+0x4ea>
    }

    if (statusTmp != PH_ERR_SUCCESS)
 800e102:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e104:	2b00      	cmp	r3, #0
 800e106:	d001      	beq.n	800e10c <phhalHw_Pn5180_Exchange+0x450>
    {
        return statusTmp;
 800e108:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e10a:	e04c      	b.n	800e1a6 <phhalHw_Pn5180_Exchange+0x4ea>
    }

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 800e10c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	8a5a      	ldrh	r2, [r3, #18]
 800e112:	8df8      	ldrh	r0, [r7, #46]	@ 0x2e
 800e114:	f107 031a 	add.w	r3, r7, #26
 800e118:	9301      	str	r3, [sp, #4]
 800e11a:	f107 031c 	add.w	r3, r7, #28
 800e11e:	9300      	str	r3, [sp, #0]
 800e120:	4603      	mov	r3, r0
 800e122:	68f8      	ldr	r0, [r7, #12]
 800e124:	f002 f8d0 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 800e128:	4603      	mov	r3, r0
 800e12a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e12c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d001      	beq.n	800e136 <phhalHw_Pn5180_Exchange+0x47a>
 800e132:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e134:	e037      	b.n	800e1a6 <phhalHw_Pn5180_Exchange+0x4ea>
        bNumExpBytes,
        pReceivedData,
        &wDataLenTmp));

    /* Reset for the next transaction */
    pDataParams->wTxBufStartPos = 0U;
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	2200      	movs	r2, #0
 800e13a:	839a      	strh	r2, [r3, #28]
    pDataParams->wTxBufLen = 0U;
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	2200      	movs	r2, #0
 800e140:	825a      	strh	r2, [r3, #18]

    /* Reset TxLastBits */
    if (pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TXLASTBITS] != 0U)
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d00b      	beq.n	800e164 <phhalHw_Pn5180_Exchange+0x4a8>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_TXLASTBITS, 0x00U));
 800e14c:	2200      	movs	r2, #0
 800e14e:	2103      	movs	r1, #3
 800e150:	68f8      	ldr	r0, [r7, #12]
 800e152:	f000 f969 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800e156:	4603      	mov	r3, r0
 800e158:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e15a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d001      	beq.n	800e164 <phhalHw_Pn5180_Exchange+0x4a8>
 800e160:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e162:	e020      	b.n	800e1a6 <phhalHw_Pn5180_Exchange+0x4ea>
    }

    status  = phhalHw_Pn5180_Receive_Int(pDataParams,dwIrqWaitFor,ppRxBuffer,pRxLength,PH_ON);
 800e164:	2301      	movs	r3, #1
 800e166:	9300      	str	r3, [sp, #0]
 800e168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e16a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e16c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e16e:	68f8      	ldr	r0, [r7, #12]
 800e170:	f005 f946 	bl	8013400 <phhalHw_Pn5180_Receive_Int>
 800e174:	4603      	mov	r3, r0
 800e176:	85bb      	strh	r3, [r7, #44]	@ 0x2c

    if( (status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 800e178:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800e17a:	b2db      	uxtb	r3, r3
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d004      	beq.n	800e18a <phhalHw_Pn5180_Exchange+0x4ce>
    {
        /*load idle command*/
        statusTmp = phhalHw_Pn5180_Int_IdleCommand(pDataParams);
 800e180:	68f8      	ldr	r0, [r7, #12]
 800e182:	f005 fb9d 	bl	80138c0 <phhalHw_Pn5180_Int_IdleCommand>
 800e186:	4603      	mov	r3, r0
 800e188:	86fb      	strh	r3, [r7, #54]	@ 0x36
    }

    if (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO)
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e190:	2b01      	cmp	r3, #1
 800e192:	d007      	beq.n	800e1a4 <phhalHw_Pn5180_Exchange+0x4e8>
    {
        statusTmp = phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, TIMER1_CONFIG, (uint32_t)(~TIMER1_CONFIG_T1_ENABLE_MASK));
 800e194:	f06f 0201 	mvn.w	r2, #1
 800e198:	210f      	movs	r1, #15
 800e19a:	68f8      	ldr	r0, [r7, #12]
 800e19c:	f003 f898 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 800e1a0:	4603      	mov	r3, r0
 800e1a2:	86fb      	strh	r3, [r7, #54]	@ 0x36
    }

    return status;
 800e1a4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
}
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	3738      	adds	r7, #56	@ 0x38
 800e1aa:	46bd      	mov	sp, r7
 800e1ac:	bd80      	pop	{r7, pc}
 800e1ae:	bf00      	nop
 800e1b0:	00021001 	.word	0x00021001
 800e1b4:	000fffff 	.word	0x000fffff
 800e1b8:	00100801 	.word	0x00100801
 800e1bc:	20001870 	.word	0x20001870

0800e1c0 <phhalHw_Pn5180_FieldOn>:

phStatus_t phhalHw_Pn5180_FieldOn(
    phhalHw_Pn5180_DataParams_t * pDataParams
    )
{
 800e1c0:	b580      	push	{r7, lr}
 800e1c2:	b084      	sub	sp, #16
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
    uint32_t   PH_MEMLOC_REM dwRegister;		// 
    phStatus_t PH_MEMLOC_REM statusTmp;			// 
    uint8_t    PH_MEMLOC_REM  bRFONconfig = 0U;	//  RF_ON bit0=RFCAbit1=ActiveMode
 800e1c8:	2300      	movs	r3, #0
 800e1ca:	73fb      	strb	r3, [r7, #15]

    //  RF RFCA bit0 = 1
    if(pDataParams->bRfca == PH_OFF)
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	78db      	ldrb	r3, [r3, #3]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d103      	bne.n	800e1dc <phhalHw_Pn5180_FieldOn+0x1c>
    {
        bRFONconfig |= 0x01U;
 800e1d4:	7bfb      	ldrb	r3, [r7, #15]
 800e1d6:	f043 0301 	orr.w	r3, r3, #1
 800e1da:	73fb      	strb	r3, [r7, #15]
    }
    //  bit1 = 1
    if(pDataParams->bActiveMode == PH_ON)
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e1e2:	2b01      	cmp	r3, #1
 800e1e4:	d103      	bne.n	800e1ee <phhalHw_Pn5180_FieldOn+0x2e>
    {
        bRFONconfig |= 0x02U;
 800e1e6:	7bfb      	ldrb	r3, [r7, #15]
 800e1e8:	f043 0302 	orr.w	r3, r3, #2
 800e1ec:	73fb      	strb	r3, [r7, #15]
    }
    // 
    dwRegister = (IRQ_SET_CLEAR_RF_ACTIVE_ERROR_IRQ_CLR_MASK    \
 800e1ee:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 800e1f2:	60bb      	str	r3, [r7, #8]
        | IRQ_SET_CLEAR_TX_RFOFF_IRQ_CLR_MASK    \
        | IRQ_SET_CLEAR_RFON_DET_IRQ_CLR_MASK    \
        | IRQ_SET_CLEAR_RFOFF_DET_IRQ_CLR_MASK);

    // 
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, IRQ_SET_CLEAR, dwRegister));
 800e1f4:	68bb      	ldr	r3, [r7, #8]
 800e1f6:	461a      	mov	r2, r3
 800e1f8:	2103      	movs	r1, #3
 800e1fa:	6878      	ldr	r0, [r7, #4]
 800e1fc:	f002 fff2 	bl	80111e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 800e200:	4603      	mov	r3, r0
 800e202:	81bb      	strh	r3, [r7, #12]
 800e204:	89bb      	ldrh	r3, [r7, #12]
 800e206:	2b00      	cmp	r3, #0
 800e208:	d001      	beq.n	800e20e <phhalHw_Pn5180_FieldOn+0x4e>
 800e20a:	89bb      	ldrh	r3, [r7, #12]
 800e20c:	e02a      	b.n	800e264 <phhalHw_Pn5180_FieldOn+0xa4>

    //  RF_ON  RFCA  ActiveMode
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_RfOn(pDataParams, bRFONconfig));      /* Field ON using Collision Avoidance option */
 800e20e:	7bfb      	ldrb	r3, [r7, #15]
 800e210:	4619      	mov	r1, r3
 800e212:	6878      	ldr	r0, [r7, #4]
 800e214:	f003 fec8 	bl	8011fa8 <phhalHw_Pn5180_Instr_RfOn>
 800e218:	4603      	mov	r3, r0
 800e21a:	81bb      	strh	r3, [r7, #12]
 800e21c:	89bb      	ldrh	r3, [r7, #12]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d001      	beq.n	800e226 <phhalHw_Pn5180_FieldOn+0x66>
 800e222:	89bb      	ldrh	r3, [r7, #12]
 800e224:	e01e      	b.n	800e264 <phhalHw_Pn5180_FieldOn+0xa4>

    //  RF  RF 
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegister(pDataParams, RF_STATUS, &dwRegister));
 800e226:	f107 0308 	add.w	r3, r7, #8
 800e22a:	461a      	mov	r2, r3
 800e22c:	211d      	movs	r1, #29
 800e22e:	6878      	ldr	r0, [r7, #4]
 800e230:	f003 f976 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>
 800e234:	4603      	mov	r3, r0
 800e236:	81bb      	strh	r3, [r7, #12]
 800e238:	89bb      	ldrh	r3, [r7, #12]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d001      	beq.n	800e242 <phhalHw_Pn5180_FieldOn+0x82>
 800e23e:	89bb      	ldrh	r3, [r7, #12]
 800e240:	e010      	b.n	800e264 <phhalHw_Pn5180_FieldOn+0xa4>
    //  TX_RF_STATUS  RF
    if((dwRegister & RF_STATUS_TX_RF_STATUS_MASK ) == 0U)
 800e242:	68bb      	ldr	r3, [r7, #8]
 800e244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d10a      	bne.n	800e262 <phhalHw_Pn5180_FieldOn+0xa2>
    {
    	//  RF  RF 
        if(0U != (dwRegister & IRQ_STATUS_RF_ACTIVE_ERROR_IRQ_MASK ))
 800e24c:	68bb      	ldr	r3, [r7, #8]
 800e24e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e252:	2b00      	cmp	r3, #0
 800e254:	d002      	beq.n	800e25c <phhalHw_Pn5180_FieldOn+0x9c>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_EXT_RF_ERROR, PH_COMP_HAL);
 800e256:	f44f 7304 	mov.w	r3, #528	@ 0x210
 800e25a:	e003      	b.n	800e264 <phhalHw_Pn5180_FieldOn+0xa4>
        }
        //  RF 
        return PH_ADD_COMPCODE_FIXED(PH_ERR_RF_ERROR, PH_COMP_HAL);
 800e25c:	f240 230a 	movw	r3, #522	@ 0x20a
 800e260:	e000      	b.n	800e264 <phhalHw_Pn5180_FieldOn+0xa4>
    }
    // RF 
    return PH_ERR_SUCCESS;
 800e262:	2300      	movs	r3, #0
}
 800e264:	4618      	mov	r0, r3
 800e266:	3710      	adds	r7, #16
 800e268:	46bd      	mov	sp, r7
 800e26a:	bd80      	pop	{r7, pc}

0800e26c <phhalHw_Pn5180_FieldOff>:

phStatus_t phhalHw_Pn5180_FieldOff(
    phhalHw_Pn5180_DataParams_t * pDataParams
    )
{
 800e26c:	b580      	push	{r7, lr}
 800e26e:	b084      	sub	sp, #16
 800e270:	af00      	add	r7, sp, #0
 800e272:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM statusTmp;

    /*bTransmited is a flag which is used to identify if a transmit is followed by a receive.
    If any other api follows a transmit, then it should be reset */
    pDataParams->bTransmited = PH_OFF;
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	2200      	movs	r2, #0
 800e278:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Disable the EMD. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_OFF));
 800e27c:	2200      	movs	r2, #0
 800e27e:	215e      	movs	r1, #94	@ 0x5e
 800e280:	6878      	ldr	r0, [r7, #4]
 800e282:	f000 f8d1 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 800e286:	4603      	mov	r3, r0
 800e288:	81fb      	strh	r3, [r7, #14]
 800e28a:	89fb      	ldrh	r3, [r7, #14]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d001      	beq.n	800e294 <phhalHw_Pn5180_FieldOff+0x28>
 800e290:	89fb      	ldrh	r3, [r7, #14]
 800e292:	e00a      	b.n	800e2aa <phhalHw_Pn5180_FieldOff+0x3e>

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_RfOff(pDataParams));
 800e294:	6878      	ldr	r0, [r7, #4]
 800e296:	f003 fec6 	bl	8012026 <phhalHw_Pn5180_Instr_RfOff>
 800e29a:	4603      	mov	r3, r0
 800e29c:	81fb      	strh	r3, [r7, #14]
 800e29e:	89fb      	ldrh	r3, [r7, #14]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d001      	beq.n	800e2a8 <phhalHw_Pn5180_FieldOff+0x3c>
 800e2a4:	89fb      	ldrh	r3, [r7, #14]
 800e2a6:	e000      	b.n	800e2aa <phhalHw_Pn5180_FieldOff+0x3e>
    return PH_ERR_SUCCESS;
 800e2a8:	2300      	movs	r3, #0
}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	3710      	adds	r7, #16
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bd80      	pop	{r7, pc}
	...

0800e2b4 <phhalHw_Pn5180_Wait>:
phStatus_t phhalHw_Pn5180_Wait(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bUnit,
    uint16_t wTimeout		// 
    )
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b086      	sub	sp, #24
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
 800e2bc:	460b      	mov	r3, r1
 800e2be:	70fb      	strb	r3, [r7, #3]
 800e2c0:	4613      	mov	r3, r2
 800e2c2:	803b      	strh	r3, [r7, #0]
    uint32_t    PH_MEMLOC_REM dwLoadValue;	// 
    uint32_t    PH_MEMLOC_REM wPrescaler;	// 
    uint32_t    PH_MEMLOC_REM wFreq;		// 

    /* Parameter check: only ms or us is accepted */
    if ((bUnit != PHHAL_HW_TIME_MICROSECONDS) && (bUnit != PHHAL_HW_TIME_MILLISECONDS))
 800e2c4:	78fb      	ldrb	r3, [r7, #3]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d005      	beq.n	800e2d6 <phhalHw_Pn5180_Wait+0x22>
 800e2ca:	78fb      	ldrb	r3, [r7, #3]
 800e2cc:	2b01      	cmp	r3, #1
 800e2ce:	d002      	beq.n	800e2d6 <phhalHw_Pn5180_Wait+0x22>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800e2d0:	f240 2321 	movw	r3, #545	@ 0x221
 800e2d4:	e062      	b.n	800e39c <phhalHw_Pn5180_Wait+0xe8>
    }

    /* When time-out value is zero, there is no wait needed */
    if (wTimeout == 0U)
 800e2d6:	883b      	ldrh	r3, [r7, #0]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d101      	bne.n	800e2e0 <phhalHw_Pn5180_Wait+0x2c>
    {
        return PH_ERR_SUCCESS;
 800e2dc:	2300      	movs	r3, #0
 800e2de:	e05d      	b.n	800e39c <phhalHw_Pn5180_Wait+0xe8>
    }

    /* Setting the Prescaler frequency according to wTimeout */
    if (bUnit == PHHAL_HW_TIME_MILLISECONDS)
 800e2e0:	78fb      	ldrb	r3, [r7, #3]
 800e2e2:	2b01      	cmp	r3, #1
 800e2e4:	d13a      	bne.n	800e35c <phhalHw_Pn5180_Wait+0xa8>
    {
        wFreq = PHHAL_HW_PN5180_MIN_FREQ;			// 53000U
 800e2e6:	f64c 7308 	movw	r3, #53000	@ 0xcf08
 800e2ea:	617b      	str	r3, [r7, #20]
        wPrescaler = 0x3CU;							// 60
 800e2ec:	233c      	movs	r3, #60	@ 0x3c
 800e2ee:	613b      	str	r3, [r7, #16]

        /*  -  */
        while(wTimeout > PHHAL_HW_PN5180_MAX_TIME_DELAY_MS)  // 19784U
 800e2f0:	e01a      	b.n	800e328 <phhalHw_Pn5180_Wait+0x74>
        {
            wTimeout -= PHHAL_HW_PN5180_MAX_TIME_DELAY_MS;
 800e2f2:	883b      	ldrh	r3, [r7, #0]
 800e2f4:	f5a3 439a 	sub.w	r3, r3, #19712	@ 0x4d00
 800e2f8:	3b48      	subs	r3, #72	@ 0x48
 800e2fa:	803b      	strh	r3, [r7, #0]
            /* Calculating the load value */
            dwLoadValue =(uint32_t) (  PHHAL_HW_PN5180_MAX_TIME_DELAY_MS * ( wFreq  / PHHAL_HW_PN5180_CONVERSION_MS_SEC) );
 800e2fc:	697b      	ldr	r3, [r7, #20]
 800e2fe:	4a29      	ldr	r2, [pc, #164]	@ (800e3a4 <phhalHw_Pn5180_Wait+0xf0>)
 800e300:	fba2 2303 	umull	r2, r3, r2, r3
 800e304:	099b      	lsrs	r3, r3, #6
 800e306:	f644 5248 	movw	r2, #19784	@ 0x4d48
 800e30a:	fb02 f303 	mul.w	r3, r2, r3
 800e30e:	60fb      	str	r3, [r7, #12]
            /*  */
            PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Int_Wait( pDataParams, dwLoadValue,  wPrescaler));
 800e310:	693a      	ldr	r2, [r7, #16]
 800e312:	68f9      	ldr	r1, [r7, #12]
 800e314:	6878      	ldr	r0, [r7, #4]
 800e316:	f004 fea7 	bl	8013068 <phhalHw_Pn5180_Int_Wait>
 800e31a:	4603      	mov	r3, r0
 800e31c:	817b      	strh	r3, [r7, #10]
 800e31e:	897b      	ldrh	r3, [r7, #10]
 800e320:	2b00      	cmp	r3, #0
 800e322:	d001      	beq.n	800e328 <phhalHw_Pn5180_Wait+0x74>
 800e324:	897b      	ldrh	r3, [r7, #10]
 800e326:	e039      	b.n	800e39c <phhalHw_Pn5180_Wait+0xe8>
        while(wTimeout > PHHAL_HW_PN5180_MAX_TIME_DELAY_MS)  // 19784U
 800e328:	883b      	ldrh	r3, [r7, #0]
 800e32a:	f644 5248 	movw	r2, #19784	@ 0x4d48
 800e32e:	4293      	cmp	r3, r2
 800e330:	d8df      	bhi.n	800e2f2 <phhalHw_Pn5180_Wait+0x3e>
        }

        dwLoadValue =(uint32_t) (  wTimeout * ( wFreq  / PHHAL_HW_PN5180_CONVERSION_MS_SEC) );
 800e332:	883b      	ldrh	r3, [r7, #0]
 800e334:	697a      	ldr	r2, [r7, #20]
 800e336:	491b      	ldr	r1, [pc, #108]	@ (800e3a4 <phhalHw_Pn5180_Wait+0xf0>)
 800e338:	fba1 1202 	umull	r1, r2, r1, r2
 800e33c:	0992      	lsrs	r2, r2, #6
 800e33e:	fb02 f303 	mul.w	r3, r2, r3
 800e342:	60fb      	str	r3, [r7, #12]
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Int_Wait( pDataParams, dwLoadValue,  wPrescaler));
 800e344:	693a      	ldr	r2, [r7, #16]
 800e346:	68f9      	ldr	r1, [r7, #12]
 800e348:	6878      	ldr	r0, [r7, #4]
 800e34a:	f004 fe8d 	bl	8013068 <phhalHw_Pn5180_Int_Wait>
 800e34e:	4603      	mov	r3, r0
 800e350:	817b      	strh	r3, [r7, #10]
 800e352:	897b      	ldrh	r3, [r7, #10]
 800e354:	2b00      	cmp	r3, #0
 800e356:	d020      	beq.n	800e39a <phhalHw_Pn5180_Wait+0xe6>
 800e358:	897b      	ldrh	r3, [r7, #10]
 800e35a:	e01f      	b.n	800e39c <phhalHw_Pn5180_Wait+0xe8>
    }
    else
    {
        /* here wTimeout will be in uS and not be Zero */
        wFreq = PHHAL_HW_PN5180_MAX_FREQ;
 800e35c:	4b12      	ldr	r3, [pc, #72]	@ (800e3a8 <phhalHw_Pn5180_Wait+0xf4>)
 800e35e:	617b      	str	r3, [r7, #20]
        wPrescaler = 0x00U;
 800e360:	2300      	movs	r3, #0
 800e362:	613b      	str	r3, [r7, #16]
        /*Reducing the division by 2 digits to retain the 2 digit decimal places which were getting wiped out*/
        dwLoadValue =(uint32_t) ( wFreq / (PHHAL_HW_PN5180_CONVERSION_US_SEC/100));
 800e364:	697b      	ldr	r3, [r7, #20]
 800e366:	4a11      	ldr	r2, [pc, #68]	@ (800e3ac <phhalHw_Pn5180_Wait+0xf8>)
 800e368:	fba2 2303 	umull	r2, r3, r2, r3
 800e36c:	0b5b      	lsrs	r3, r3, #13
 800e36e:	60fb      	str	r3, [r7, #12]
        /*Restoring the division done in the earlier step*/
        dwLoadValue =(uint32_t) ((wTimeout * dwLoadValue)/100);
 800e370:	883b      	ldrh	r3, [r7, #0]
 800e372:	68fa      	ldr	r2, [r7, #12]
 800e374:	fb02 f303 	mul.w	r3, r2, r3
 800e378:	4a0d      	ldr	r2, [pc, #52]	@ (800e3b0 <phhalHw_Pn5180_Wait+0xfc>)
 800e37a:	fba2 2303 	umull	r2, r3, r2, r3
 800e37e:	095b      	lsrs	r3, r3, #5
 800e380:	60fb      	str	r3, [r7, #12]
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Int_Wait( pDataParams, dwLoadValue,  wPrescaler));
 800e382:	693a      	ldr	r2, [r7, #16]
 800e384:	68f9      	ldr	r1, [r7, #12]
 800e386:	6878      	ldr	r0, [r7, #4]
 800e388:	f004 fe6e 	bl	8013068 <phhalHw_Pn5180_Int_Wait>
 800e38c:	4603      	mov	r3, r0
 800e38e:	817b      	strh	r3, [r7, #10]
 800e390:	897b      	ldrh	r3, [r7, #10]
 800e392:	2b00      	cmp	r3, #0
 800e394:	d001      	beq.n	800e39a <phhalHw_Pn5180_Wait+0xe6>
 800e396:	897b      	ldrh	r3, [r7, #10]
 800e398:	e000      	b.n	800e39c <phhalHw_Pn5180_Wait+0xe8>
    }

    return PH_ERR_SUCCESS;
 800e39a:	2300      	movs	r3, #0
}
 800e39c:	4618      	mov	r0, r3
 800e39e:	3718      	adds	r7, #24
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	bd80      	pop	{r7, pc}
 800e3a4:	10624dd3 	.word	0x10624dd3
 800e3a8:	00cee8c0 	.word	0x00cee8c0
 800e3ac:	d1b71759 	.word	0xd1b71759
 800e3b0:	51eb851f 	.word	0x51eb851f

0800e3b4 <phhalHw_Pn5180_FieldReset>:

phStatus_t phhalHw_Pn5180_FieldReset(
    phhalHw_Pn5180_DataParams_t * pDataParams
    )
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b084      	sub	sp, #16
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;

    /* Switch off the field */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_FieldOff(pDataParams));
 800e3bc:	6878      	ldr	r0, [r7, #4]
 800e3be:	f7ff ff55 	bl	800e26c <phhalHw_Pn5180_FieldOff>
 800e3c2:	4603      	mov	r3, r0
 800e3c4:	81fb      	strh	r3, [r7, #14]
 800e3c6:	89fb      	ldrh	r3, [r7, #14]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d001      	beq.n	800e3d0 <phhalHw_Pn5180_FieldReset+0x1c>
 800e3cc:	89fb      	ldrh	r3, [r7, #14]
 800e3ce:	e026      	b.n	800e41e <phhalHw_Pn5180_FieldReset+0x6a>

    /* wait for field-off time-out */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Wait(
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e3d4:	461a      	mov	r2, r3
 800e3d6:	2101      	movs	r1, #1
 800e3d8:	6878      	ldr	r0, [r7, #4]
 800e3da:	f7ff ff6b 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	81fb      	strh	r3, [r7, #14]
 800e3e2:	89fb      	ldrh	r3, [r7, #14]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d001      	beq.n	800e3ec <phhalHw_Pn5180_FieldReset+0x38>
 800e3e8:	89fb      	ldrh	r3, [r7, #14]
 800e3ea:	e018      	b.n	800e41e <phhalHw_Pn5180_FieldReset+0x6a>
        pDataParams,
        PHHAL_HW_TIME_MILLISECONDS,
        (pDataParams->wFieldOffTime)));

    /* switch on the field again */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_FieldOn(pDataParams));
 800e3ec:	6878      	ldr	r0, [r7, #4]
 800e3ee:	f7ff fee7 	bl	800e1c0 <phhalHw_Pn5180_FieldOn>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	81fb      	strh	r3, [r7, #14]
 800e3f6:	89fb      	ldrh	r3, [r7, #14]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d001      	beq.n	800e400 <phhalHw_Pn5180_FieldReset+0x4c>
 800e3fc:	89fb      	ldrh	r3, [r7, #14]
 800e3fe:	e00e      	b.n	800e41e <phhalHw_Pn5180_FieldReset+0x6a>

    /* wait for field-recovery time-out */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Wait(
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e404:	461a      	mov	r2, r3
 800e406:	2101      	movs	r1, #1
 800e408:	6878      	ldr	r0, [r7, #4]
 800e40a:	f7ff ff53 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 800e40e:	4603      	mov	r3, r0
 800e410:	81fb      	strh	r3, [r7, #14]
 800e412:	89fb      	ldrh	r3, [r7, #14]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d001      	beq.n	800e41c <phhalHw_Pn5180_FieldReset+0x68>
 800e418:	89fb      	ldrh	r3, [r7, #14]
 800e41a:	e000      	b.n	800e41e <phhalHw_Pn5180_FieldReset+0x6a>
        pDataParams,
        PHHAL_HW_TIME_MILLISECONDS,
        (pDataParams->wFieldRecoveryTime)));

    return PH_ERR_SUCCESS;
 800e41c:	2300      	movs	r3, #0
}
 800e41e:	4618      	mov	r0, r3
 800e420:	3710      	adds	r7, #16
 800e422:	46bd      	mov	sp, r7
 800e424:	bd80      	pop	{r7, pc}
	...

0800e428 <phhalHw_Pn5180_SetConfig>:
phStatus_t phhalHw_Pn5180_SetConfig(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wConfig,
    uint16_t wValue
    )
{
 800e428:	b5b0      	push	{r4, r5, r7, lr}
 800e42a:	b090      	sub	sp, #64	@ 0x40
 800e42c:	af02      	add	r7, sp, #8
 800e42e:	6078      	str	r0, [r7, #4]
 800e430:	460b      	mov	r3, r1
 800e432:	807b      	strh	r3, [r7, #2]
 800e434:	4613      	mov	r3, r2
 800e436:	803b      	strh	r3, [r7, #0]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint32_t    PH_MEMLOC_REM dwRegister;
    uint32_t    PH_MEMLOC_REM dwValue;
    uint8_t *   PH_MEMLOC_REM pBuffer = NULL;
 800e438:	2300      	movs	r3, #0
 800e43a:	61fb      	str	r3, [r7, #28]
    uint16_t    PH_MEMLOC_REM wBufferSize;
    uint16_t    PH_MEMLOC_REM wBufferLen = 0U;
 800e43c:	2300      	movs	r3, #0
 800e43e:	833b      	strh	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wFraming;

    uint8_t     PH_MEMLOC_BUF wRegTypeValueSets[12];
    uint16_t    PH_MEMLOC_REM wSizeOfRegTypeValueSets;
    uint32_t    PH_MEMLOC_REM dwTemp;
    float32_t   PH_MEMLOC_REM fTime=0.0;
 800e440:	f04f 0300 	mov.w	r3, #0
 800e444:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint16_t    PH_MEMLOC_REM wTmpValue = 0xFFU;
 800e446:	23ff      	movs	r3, #255	@ 0xff
 800e448:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    switch(wConfig)
 800e44a:	887b      	ldrh	r3, [r7, #2]
 800e44c:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 800e450:	3b25      	subs	r3, #37	@ 0x25
 800e452:	2b07      	cmp	r3, #7
 800e454:	d809      	bhi.n	800e46a <phhalHw_Pn5180_SetConfig+0x42>
    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_INTEGRITY_ERR_CHECK:
    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_LEN_BYTE_MIN:
    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_LEN_BYTE_MAX:
    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_RC_BYTE_VAL:
        /* Check if Firmware version is below 4.1, and return with PH_ERR_INVALID_PARAMETER. */
        if (pDataParams->wFirmwareVer < 0x401U)
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800e45c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e460:	d805      	bhi.n	800e46e <phhalHw_Pn5180_SetConfig+0x46>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_HAL);
 800e462:	f240 2325 	movw	r3, #549	@ 0x225
 800e466:	f001 bc22 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    default:
        break;
 800e46a:	bf00      	nop
 800e46c:	e000      	b.n	800e470 <phhalHw_Pn5180_SetConfig+0x48>
        break;
 800e46e:	bf00      	nop
    }

    switch(wConfig)
 800e470:	887b      	ldrh	r3, [r7, #2]
 800e472:	2b5e      	cmp	r3, #94	@ 0x5e
 800e474:	f300 8154 	bgt.w	800e720 <phhalHw_Pn5180_SetConfig+0x2f8>
 800e478:	2b00      	cmp	r3, #0
 800e47a:	f280 808d 	bge.w	800e598 <phhalHw_Pn5180_SetConfig+0x170>
 800e47e:	f001 bbd3 	b.w	800fc28 <phhalHw_Pn5180_SetConfig+0x1800>
 800e482:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 800e486:	3b10      	subs	r3, #16
 800e488:	2b40      	cmp	r3, #64	@ 0x40
 800e48a:	f201 83cd 	bhi.w	800fc28 <phhalHw_Pn5180_SetConfig+0x1800>
 800e48e:	a201      	add	r2, pc, #4	@ (adr r2, 800e494 <phhalHw_Pn5180_SetConfig+0x6c>)
 800e490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e494:	0800f319 	.word	0x0800f319
 800e498:	0800fc29 	.word	0x0800fc29
 800e49c:	0800fc29 	.word	0x0800fc29
 800e4a0:	0800fc29 	.word	0x0800fc29
 800e4a4:	0800fc29 	.word	0x0800fc29
 800e4a8:	0800fc29 	.word	0x0800fc29
 800e4ac:	0800fc29 	.word	0x0800fc29
 800e4b0:	0800fc29 	.word	0x0800fc29
 800e4b4:	0800fc29 	.word	0x0800fc29
 800e4b8:	0800fc29 	.word	0x0800fc29
 800e4bc:	0800fc29 	.word	0x0800fc29
 800e4c0:	0800fc29 	.word	0x0800fc29
 800e4c4:	0800fc29 	.word	0x0800fc29
 800e4c8:	0800fc29 	.word	0x0800fc29
 800e4cc:	0800fc29 	.word	0x0800fc29
 800e4d0:	0800fc29 	.word	0x0800fc29
 800e4d4:	0800fc29 	.word	0x0800fc29
 800e4d8:	0800fc29 	.word	0x0800fc29
 800e4dc:	0800fc29 	.word	0x0800fc29
 800e4e0:	0800fc29 	.word	0x0800fc29
 800e4e4:	0800fc29 	.word	0x0800fc29
 800e4e8:	0800fb39 	.word	0x0800fb39
 800e4ec:	0800fb6b 	.word	0x0800fb6b
 800e4f0:	0800fb87 	.word	0x0800fb87
 800e4f4:	0800fba1 	.word	0x0800fba1
 800e4f8:	0800fbbb 	.word	0x0800fbbb
 800e4fc:	0800fbd5 	.word	0x0800fbd5
 800e500:	0800fbf1 	.word	0x0800fbf1
 800e504:	0800fc0d 	.word	0x0800fc0d
 800e508:	0800fc29 	.word	0x0800fc29
 800e50c:	0800fc29 	.word	0x0800fc29
 800e510:	0800fc29 	.word	0x0800fc29
 800e514:	0800fc29 	.word	0x0800fc29
 800e518:	0800fc29 	.word	0x0800fc29
 800e51c:	0800fc29 	.word	0x0800fc29
 800e520:	0800fc29 	.word	0x0800fc29
 800e524:	0800fc29 	.word	0x0800fc29
 800e528:	0800fc29 	.word	0x0800fc29
 800e52c:	0800fc29 	.word	0x0800fc29
 800e530:	0800fc29 	.word	0x0800fc29
 800e534:	0800fc29 	.word	0x0800fc29
 800e538:	0800fc29 	.word	0x0800fc29
 800e53c:	0800fc29 	.word	0x0800fc29
 800e540:	0800fc29 	.word	0x0800fc29
 800e544:	0800fc29 	.word	0x0800fc29
 800e548:	0800fc29 	.word	0x0800fc29
 800e54c:	0800fc29 	.word	0x0800fc29
 800e550:	0800fc29 	.word	0x0800fc29
 800e554:	0800fc29 	.word	0x0800fc29
 800e558:	0800fc29 	.word	0x0800fc29
 800e55c:	0800fc29 	.word	0x0800fc29
 800e560:	0800fc29 	.word	0x0800fc29
 800e564:	0800fc29 	.word	0x0800fc29
 800e568:	0800fc29 	.word	0x0800fc29
 800e56c:	0800fc29 	.word	0x0800fc29
 800e570:	0800fc29 	.word	0x0800fc29
 800e574:	0800fc29 	.word	0x0800fc29
 800e578:	0800fc29 	.word	0x0800fc29
 800e57c:	0800fc29 	.word	0x0800fc29
 800e580:	0800fc29 	.word	0x0800fc29
 800e584:	0800fc29 	.word	0x0800fc29
 800e588:	0800fc29 	.word	0x0800fc29
 800e58c:	0800fc29 	.word	0x0800fc29
 800e590:	0800fc29 	.word	0x0800fc29
 800e594:	0800f3bb 	.word	0x0800f3bb
 800e598:	2b5e      	cmp	r3, #94	@ 0x5e
 800e59a:	f201 8345 	bhi.w	800fc28 <phhalHw_Pn5180_SetConfig+0x1800>
 800e59e:	a201      	add	r2, pc, #4	@ (adr r2, 800e5a4 <phhalHw_Pn5180_SetConfig+0x17c>)
 800e5a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5a4:	0800e739 	.word	0x0800e739
 800e5a8:	0800e7b1 	.word	0x0800e7b1
 800e5ac:	0800e7b1 	.word	0x0800e7b1
 800e5b0:	0800e777 	.word	0x0800e777
 800e5b4:	0800fc29 	.word	0x0800fc29
 800e5b8:	0800e7f9 	.word	0x0800e7f9
 800e5bc:	0800ea79 	.word	0x0800ea79
 800e5c0:	0800eb53 	.word	0x0800eb53
 800e5c4:	0800e941 	.word	0x0800e941
 800e5c8:	0800eeb3 	.word	0x0800eeb3
 800e5cc:	0800f093 	.word	0x0800f093
 800e5d0:	0800ec33 	.word	0x0800ec33
 800e5d4:	0800e739 	.word	0x0800e739
 800e5d8:	0800f1e5 	.word	0x0800f1e5
 800e5dc:	0800f23f 	.word	0x0800f23f
 800e5e0:	0800f299 	.word	0x0800f299
 800e5e4:	0800fc29 	.word	0x0800fc29
 800e5e8:	0800fc29 	.word	0x0800fc29
 800e5ec:	0800fc29 	.word	0x0800fc29
 800e5f0:	0800f369 	.word	0x0800f369
 800e5f4:	0800f381 	.word	0x0800f381
 800e5f8:	0800f5ab 	.word	0x0800f5ab
 800e5fc:	0800f7bd 	.word	0x0800f7bd
 800e600:	0800f8f5 	.word	0x0800f8f5
 800e604:	0800e9a1 	.word	0x0800e9a1
 800e608:	0800fc29 	.word	0x0800fc29
 800e60c:	0800fc29 	.word	0x0800fc29
 800e610:	0800fc29 	.word	0x0800fc29
 800e614:	0800fc29 	.word	0x0800fc29
 800e618:	0800fc29 	.word	0x0800fc29
 800e61c:	0800fc29 	.word	0x0800fc29
 800e620:	0800fc29 	.word	0x0800fc29
 800e624:	0800f38b 	.word	0x0800f38b
 800e628:	0800fc29 	.word	0x0800fc29
 800e62c:	0800fc29 	.word	0x0800fc29
 800e630:	0800fc29 	.word	0x0800fc29
 800e634:	0800fc29 	.word	0x0800fc29
 800e638:	0800fc29 	.word	0x0800fc29
 800e63c:	0800fc29 	.word	0x0800fc29
 800e640:	0800fc29 	.word	0x0800fc29
 800e644:	0800fc29 	.word	0x0800fc29
 800e648:	0800fc29 	.word	0x0800fc29
 800e64c:	0800fc29 	.word	0x0800fc29
 800e650:	0800fc29 	.word	0x0800fc29
 800e654:	0800fc29 	.word	0x0800fc29
 800e658:	0800fc29 	.word	0x0800fc29
 800e65c:	0800ed7b 	.word	0x0800ed7b
 800e660:	0800edb7 	.word	0x0800edb7
 800e664:	0800eddd 	.word	0x0800eddd
 800e668:	0800fc29 	.word	0x0800fc29
 800e66c:	0800fc29 	.word	0x0800fc29
 800e670:	0800ee21 	.word	0x0800ee21
 800e674:	0800ee65 	.word	0x0800ee65
 800e678:	0800faff 	.word	0x0800faff
 800e67c:	0800fc29 	.word	0x0800fc29
 800e680:	0800fc29 	.word	0x0800fc29
 800e684:	0800fc29 	.word	0x0800fc29
 800e688:	0800fc29 	.word	0x0800fc29
 800e68c:	0800fc29 	.word	0x0800fc29
 800e690:	0800fc29 	.word	0x0800fc29
 800e694:	0800fc29 	.word	0x0800fc29
 800e698:	0800fc29 	.word	0x0800fc29
 800e69c:	0800fc29 	.word	0x0800fc29
 800e6a0:	0800fc29 	.word	0x0800fc29
 800e6a4:	0800fc29 	.word	0x0800fc29
 800e6a8:	0800fc29 	.word	0x0800fc29
 800e6ac:	0800fc29 	.word	0x0800fc29
 800e6b0:	0800fc29 	.word	0x0800fc29
 800e6b4:	0800fc29 	.word	0x0800fc29
 800e6b8:	0800fc29 	.word	0x0800fc29
 800e6bc:	0800fc29 	.word	0x0800fc29
 800e6c0:	0800fc29 	.word	0x0800fc29
 800e6c4:	0800fc29 	.word	0x0800fc29
 800e6c8:	0800fc29 	.word	0x0800fc29
 800e6cc:	0800fc29 	.word	0x0800fc29
 800e6d0:	0800fc29 	.word	0x0800fc29
 800e6d4:	0800fc29 	.word	0x0800fc29
 800e6d8:	0800fc29 	.word	0x0800fc29
 800e6dc:	0800fc29 	.word	0x0800fc29
 800e6e0:	0800fc29 	.word	0x0800fc29
 800e6e4:	0800fc29 	.word	0x0800fc29
 800e6e8:	0800f45b 	.word	0x0800f45b
 800e6ec:	0800fc29 	.word	0x0800fc29
 800e6f0:	0800f477 	.word	0x0800f477
 800e6f4:	0800fc29 	.word	0x0800fc29
 800e6f8:	0800fa9f 	.word	0x0800fa9f
 800e6fc:	0800f4c5 	.word	0x0800f4c5
 800e700:	0800f4e1 	.word	0x0800f4e1
 800e704:	0800fc29 	.word	0x0800fc29
 800e708:	0800fc29 	.word	0x0800fc29
 800e70c:	0800f3d9 	.word	0x0800f3d9
 800e710:	0800fc29 	.word	0x0800fc29
 800e714:	0800f53d 	.word	0x0800f53d
 800e718:	0800f55b 	.word	0x0800f55b
 800e71c:	0800f3e7 	.word	0x0800f3e7
 800e720:	f248 0250 	movw	r2, #32848	@ 0x8050
 800e724:	4293      	cmp	r3, r2
 800e726:	f301 827f 	bgt.w	800fc28 <phhalHw_Pn5180_SetConfig+0x1800>
 800e72a:	f248 0210 	movw	r2, #32784	@ 0x8010
 800e72e:	4293      	cmp	r3, r2
 800e730:	f6bf aea7 	bge.w	800e482 <phhalHw_Pn5180_SetConfig+0x5a>
 800e734:	f001 ba78 	b.w	800fc28 <phhalHw_Pn5180_SetConfig+0x1800>
    {
    case PHHAL_HW_CONFIG_PARITY:
    case PHHAL_HW_CONFIG_ASK100:

        if( pDataParams->wCfgShadow[wConfig] != wValue)
 800e738:	887a      	ldrh	r2, [r7, #2]
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	322c      	adds	r2, #44	@ 0x2c
 800e73e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800e742:	883a      	ldrh	r2, [r7, #0]
 800e744:	429a      	cmp	r2, r3
 800e746:	f001 8272 	beq.w	800fc2e <phhalHw_Pn5180_SetConfig+0x1806>
        {
            /* Use internal set config */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig_Int(pDataParams, wConfig, wValue));
 800e74a:	883a      	ldrh	r2, [r7, #0]
 800e74c:	887b      	ldrh	r3, [r7, #2]
 800e74e:	4619      	mov	r1, r3
 800e750:	6878      	ldr	r0, [r7, #4]
 800e752:	f003 fea5 	bl	80124a0 <phhalHw_Pn5180_SetConfig_Int>
 800e756:	4603      	mov	r3, r0
 800e758:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800e75a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d002      	beq.n	800e766 <phhalHw_Pn5180_SetConfig+0x33e>
 800e760:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e762:	f001 baa4 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>

            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 800e766:	887a      	ldrh	r2, [r7, #2]
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	322c      	adds	r2, #44	@ 0x2c
 800e76c:	8839      	ldrh	r1, [r7, #0]
 800e76e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        break;
 800e772:	f001 ba5c 	b.w	800fc2e <phhalHw_Pn5180_SetConfig+0x1806>

    case PHHAL_HW_CONFIG_TXLASTBITS:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 800e776:	887a      	ldrh	r2, [r7, #2]
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	322c      	adds	r2, #44	@ 0x2c
 800e77c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800e780:	883a      	ldrh	r2, [r7, #0]
 800e782:	429a      	cmp	r2, r3
 800e784:	d105      	bne.n	800e792 <phhalHw_Pn5180_SetConfig+0x36a>
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e78c:	2b01      	cmp	r3, #1
 800e78e:	f001 8250 	beq.w	800fc32 <phhalHw_Pn5180_SetConfig+0x180a>
        {
            /* Check parameter */
            if (wValue > MASK_TX_LASTBITS)
 800e792:	883b      	ldrh	r3, [r7, #0]
 800e794:	2b07      	cmp	r3, #7
 800e796:	d903      	bls.n	800e7a0 <phhalHw_Pn5180_SetConfig+0x378>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800e798:	f240 2321 	movw	r3, #545	@ 0x221
 800e79c:	f001 ba87 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }

            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 800e7a0:	887a      	ldrh	r2, [r7, #2]
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	322c      	adds	r2, #44	@ 0x2c
 800e7a6:	8839      	ldrh	r1, [r7, #0]
 800e7a8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        break;
 800e7ac:	f001 ba41 	b.w	800fc32 <phhalHw_Pn5180_SetConfig+0x180a>

    case PHHAL_HW_CONFIG_TXCRC:
    case PHHAL_HW_CONFIG_RXCRC:
        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 800e7b0:	887a      	ldrh	r2, [r7, #2]
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	322c      	adds	r2, #44	@ 0x2c
 800e7b6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800e7ba:	883a      	ldrh	r2, [r7, #0]
 800e7bc:	429a      	cmp	r2, r3
 800e7be:	d105      	bne.n	800e7cc <phhalHw_Pn5180_SetConfig+0x3a4>
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e7c6:	2b01      	cmp	r3, #1
 800e7c8:	f001 8235 	beq.w	800fc36 <phhalHw_Pn5180_SetConfig+0x180e>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig_Int(pDataParams, wConfig, wValue));
 800e7cc:	883a      	ldrh	r2, [r7, #0]
 800e7ce:	887b      	ldrh	r3, [r7, #2]
 800e7d0:	4619      	mov	r1, r3
 800e7d2:	6878      	ldr	r0, [r7, #4]
 800e7d4:	f003 fe64 	bl	80124a0 <phhalHw_Pn5180_SetConfig_Int>
 800e7d8:	4603      	mov	r3, r0
 800e7da:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800e7dc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d002      	beq.n	800e7e8 <phhalHw_Pn5180_SetConfig+0x3c0>
 800e7e2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e7e4:	f001 ba63 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 800e7e8:	887a      	ldrh	r2, [r7, #2]
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	322c      	adds	r2, #44	@ 0x2c
 800e7ee:	8839      	ldrh	r1, [r7, #0]
 800e7f0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }

        break;
 800e7f4:	f001 ba1f 	b.w	800fc36 <phhalHw_Pn5180_SetConfig+0x180e>

    case PHHAL_HW_CONFIG_RXALIGN:
        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 800e7f8:	887a      	ldrh	r2, [r7, #2]
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	322c      	adds	r2, #44	@ 0x2c
 800e7fe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800e802:	883a      	ldrh	r2, [r7, #0]
 800e804:	429a      	cmp	r2, r3
 800e806:	d105      	bne.n	800e814 <phhalHw_Pn5180_SetConfig+0x3ec>
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e80e:	2b01      	cmp	r3, #1
 800e810:	f001 8213 	beq.w	800fc3a <phhalHw_Pn5180_SetConfig+0x1812>
        {
            /* Check the parameter */
            if (wValue >  MASK_RX_LASTBITS)
 800e814:	883b      	ldrh	r3, [r7, #0]
 800e816:	2b07      	cmp	r3, #7
 800e818:	d903      	bls.n	800e822 <phhalHw_Pn5180_SetConfig+0x3fa>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800e81a:	f240 2321 	movw	r3, #545	@ 0x221
 800e81e:	f001 ba46 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }

            wSizeOfRegTypeValueSets = 0U;
 800e822:	2300      	movs	r3, #0
 800e824:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /*Clear the Bits of CRC_RX_CONFIG_RX_BIT_ALIGN_MASK*/
            dwTemp = (uint32_t) ~( CRC_RX_CONFIG_RX_BIT_ALIGN_MASK );
 800e826:	f46f 73e0 	mvn.w	r3, #448	@ 0x1c0
 800e82a:	60bb      	str	r3, [r7, #8]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_RX_CONFIG;
 800e82c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e82e:	1c5a      	adds	r2, r3, #1
 800e830:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800e832:	3338      	adds	r3, #56	@ 0x38
 800e834:	443b      	add	r3, r7
 800e836:	2212      	movs	r2, #18
 800e838:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 800e83c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e83e:	1c5a      	adds	r2, r3, #1
 800e840:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800e842:	3338      	adds	r3, #56	@ 0x38
 800e844:	443b      	add	r3, r7
 800e846:	2203      	movs	r2, #3
 800e848:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 800e84c:	68ba      	ldr	r2, [r7, #8]
 800e84e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e850:	1c59      	adds	r1, r3, #1
 800e852:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800e854:	b2d2      	uxtb	r2, r2
 800e856:	3338      	adds	r3, #56	@ 0x38
 800e858:	443b      	add	r3, r7
 800e85a:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 800e85e:	68bb      	ldr	r3, [r7, #8]
 800e860:	0a1a      	lsrs	r2, r3, #8
 800e862:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e864:	1c59      	adds	r1, r3, #1
 800e866:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800e868:	b2d2      	uxtb	r2, r2
 800e86a:	3338      	adds	r3, #56	@ 0x38
 800e86c:	443b      	add	r3, r7
 800e86e:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 800e872:	68bb      	ldr	r3, [r7, #8]
 800e874:	0c1a      	lsrs	r2, r3, #16
 800e876:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e878:	1c59      	adds	r1, r3, #1
 800e87a:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800e87c:	b2d2      	uxtb	r2, r2
 800e87e:	3338      	adds	r3, #56	@ 0x38
 800e880:	443b      	add	r3, r7
 800e882:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	0e1a      	lsrs	r2, r3, #24
 800e88a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e88c:	1c59      	adds	r1, r3, #1
 800e88e:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800e890:	b2d2      	uxtb	r2, r2
 800e892:	3338      	adds	r3, #56	@ 0x38
 800e894:	443b      	add	r3, r7
 800e896:	f803 2c2c 	strb.w	r2, [r3, #-44]

            /*Set the new value  of RX_BIT_ALIGN*/
            dwTemp = (uint32_t)((wValue << CRC_RX_CONFIG_RX_BIT_ALIGN_POS) & CRC_RX_CONFIG_RX_BIT_ALIGN_MASK);
 800e89a:	883b      	ldrh	r3, [r7, #0]
 800e89c:	019b      	lsls	r3, r3, #6
 800e89e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800e8a2:	60bb      	str	r3, [r7, #8]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_RX_CONFIG;
 800e8a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e8a6:	1c5a      	adds	r2, r3, #1
 800e8a8:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800e8aa:	3338      	adds	r3, #56	@ 0x38
 800e8ac:	443b      	add	r3, r7
 800e8ae:	2212      	movs	r2, #18
 800e8b0:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 800e8b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e8b6:	1c5a      	adds	r2, r3, #1
 800e8b8:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800e8ba:	3338      	adds	r3, #56	@ 0x38
 800e8bc:	443b      	add	r3, r7
 800e8be:	2202      	movs	r2, #2
 800e8c0:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 800e8c4:	68ba      	ldr	r2, [r7, #8]
 800e8c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e8c8:	1c59      	adds	r1, r3, #1
 800e8ca:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800e8cc:	b2d2      	uxtb	r2, r2
 800e8ce:	3338      	adds	r3, #56	@ 0x38
 800e8d0:	443b      	add	r3, r7
 800e8d2:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 800e8d6:	68bb      	ldr	r3, [r7, #8]
 800e8d8:	0a1a      	lsrs	r2, r3, #8
 800e8da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e8dc:	1c59      	adds	r1, r3, #1
 800e8de:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800e8e0:	b2d2      	uxtb	r2, r2
 800e8e2:	3338      	adds	r3, #56	@ 0x38
 800e8e4:	443b      	add	r3, r7
 800e8e6:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 800e8ea:	68bb      	ldr	r3, [r7, #8]
 800e8ec:	0c1a      	lsrs	r2, r3, #16
 800e8ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e8f0:	1c59      	adds	r1, r3, #1
 800e8f2:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800e8f4:	b2d2      	uxtb	r2, r2
 800e8f6:	3338      	adds	r3, #56	@ 0x38
 800e8f8:	443b      	add	r3, r7
 800e8fa:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 800e8fe:	68bb      	ldr	r3, [r7, #8]
 800e900:	0e1a      	lsrs	r2, r3, #24
 800e902:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e904:	1c59      	adds	r1, r3, #1
 800e906:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800e908:	b2d2      	uxtb	r2, r2
 800e90a:	3338      	adds	r3, #56	@ 0x38
 800e90c:	443b      	add	r3, r7
 800e90e:	f803 2c2c 	strb.w	r2, [r3, #-44]

            /*Send the array to the IC*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams, wRegTypeValueSets, wSizeOfRegTypeValueSets));
 800e912:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800e914:	f107 030c 	add.w	r3, r7, #12
 800e918:	4619      	mov	r1, r3
 800e91a:	6878      	ldr	r0, [r7, #4]
 800e91c:	f002 fd4e 	bl	80113bc <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 800e920:	4603      	mov	r3, r0
 800e922:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800e924:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e926:	2b00      	cmp	r3, #0
 800e928:	d002      	beq.n	800e930 <phhalHw_Pn5180_SetConfig+0x508>
 800e92a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e92c:	f001 b9bf 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>

            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 800e930:	887a      	ldrh	r2, [r7, #2]
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	322c      	adds	r2, #44	@ 0x2c
 800e936:	8839      	ldrh	r1, [r7, #0]
 800e938:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        break;
 800e93c:	f001 b97d 	b.w	800fc3a <phhalHw_Pn5180_SetConfig+0x1812>

    case PHHAL_HW_CONFIG_CLEARBITSAFTERCOLL:

        if (pDataParams->wCfgShadow[wConfig] != wValue)
 800e940:	887a      	ldrh	r2, [r7, #2]
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	322c      	adds	r2, #44	@ 0x2c
 800e946:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800e94a:	883a      	ldrh	r2, [r7, #0]
 800e94c:	429a      	cmp	r2, r3
 800e94e:	f001 8176 	beq.w	800fc3e <phhalHw_Pn5180_SetConfig+0x1816>
        {
            /* Disbale */
            if (wValue == PH_OFF)
 800e952:	883b      	ldrh	r3, [r7, #0]
 800e954:	2b00      	cmp	r3, #0
 800e956:	d10d      	bne.n	800e974 <phhalHw_Pn5180_SetConfig+0x54c>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, CRC_RX_CONFIG, CRC_RX_CONFIG_VALUES_AFTER_COLLISION_MASK));
 800e958:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e95c:	2112      	movs	r1, #18
 800e95e:	6878      	ldr	r0, [r7, #4]
 800e960:	f002 fc40 	bl	80111e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 800e964:	4603      	mov	r3, r0
 800e966:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800e968:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d010      	beq.n	800e990 <phhalHw_Pn5180_SetConfig+0x568>
 800e96e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e970:	f001 b99d 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }
            else
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, CRC_RX_CONFIG, (0xFFFFFFFFU^CRC_RX_CONFIG_VALUES_AFTER_COLLISION_MASK)));
 800e974:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800e978:	2112      	movs	r1, #18
 800e97a:	6878      	ldr	r0, [r7, #4]
 800e97c:	f002 fca8 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 800e980:	4603      	mov	r3, r0
 800e982:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800e984:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e986:	2b00      	cmp	r3, #0
 800e988:	d002      	beq.n	800e990 <phhalHw_Pn5180_SetConfig+0x568>
 800e98a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e98c:	f001 b98f 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }
            pDataParams->wCfgShadow[wConfig] = wValue;
 800e990:	887a      	ldrh	r2, [r7, #2]
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	322c      	adds	r2, #44	@ 0x2c
 800e996:	8839      	ldrh	r1, [r7, #0]
 800e998:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        break;
 800e99c:	f001 b94f 	b.w	800fc3e <phhalHw_Pn5180_SetConfig+0x1816>

    case PHHAL_HW_CONFIG_TXWAIT_MS:
        /* Parameter checking */
        if (wValue > 650U) /* To set Max value for wValue in uS i.e, 0xFFFFU )*/
 800e9a0:	883b      	ldrh	r3, [r7, #0]
 800e9a2:	f240 228a 	movw	r2, #650	@ 0x28a
 800e9a6:	4293      	cmp	r3, r2
 800e9a8:	d903      	bls.n	800e9b2 <phhalHw_Pn5180_SetConfig+0x58a>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800e9aa:	f240 2321 	movw	r3, #545	@ 0x221
 800e9ae:	f001 b97e 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        /* Store the value in terms of uS in shadow table*/
        pDataParams->dwTxWaitMs =  wValue;
 800e9b2:	883a      	ldrh	r2, [r7, #0]
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set TxWait */
        fTime = 0.0;
 800e9b8:	f04f 0300 	mov.w	r3, #0
 800e9bc:	62bb      	str	r3, [r7, #40]	@ 0x28
        dwValue = PHHAL_HW_PN5180_TR_RX_PRESCALAR;
 800e9be:	237f      	movs	r3, #127	@ 0x7f
 800e9c0:	633b      	str	r3, [r7, #48]	@ 0x30
        dwTemp = wValue*1000U;
 800e9c2:	883b      	ldrh	r3, [r7, #0]
 800e9c4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e9c8:	fb02 f303 	mul.w	r3, r2, r3
 800e9cc:	60bb      	str	r3, [r7, #8]
        if(0U != dwTemp)
 800e9ce:	68bb      	ldr	r3, [r7, #8]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d043      	beq.n	800ea5c <phhalHw_Pn5180_SetConfig+0x634>
        {
            fTime = (float32_t)(((float32_t)dwTemp * 13.56) / (float32_t)(dwValue));
 800e9d4:	68bb      	ldr	r3, [r7, #8]
 800e9d6:	ee07 3a90 	vmov	s15, r3
 800e9da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e9de:	ee17 0a90 	vmov	r0, s15
 800e9e2:	f7f1 fdb1 	bl	8000548 <__aeabi_f2d>
 800e9e6:	f60f 3310 	addw	r3, pc, #2832	@ 0xb10
 800e9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ee:	f7f1 fe03 	bl	80005f8 <__aeabi_dmul>
 800e9f2:	4602      	mov	r2, r0
 800e9f4:	460b      	mov	r3, r1
 800e9f6:	4614      	mov	r4, r2
 800e9f8:	461d      	mov	r5, r3
 800e9fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9fc:	ee07 3a90 	vmov	s15, r3
 800ea00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea04:	ee17 0a90 	vmov	r0, s15
 800ea08:	f7f1 fd9e 	bl	8000548 <__aeabi_f2d>
 800ea0c:	4602      	mov	r2, r0
 800ea0e:	460b      	mov	r3, r1
 800ea10:	4620      	mov	r0, r4
 800ea12:	4629      	mov	r1, r5
 800ea14:	f7f1 ff1a 	bl	800084c <__aeabi_ddiv>
 800ea18:	4602      	mov	r2, r0
 800ea1a:	460b      	mov	r3, r1
 800ea1c:	4610      	mov	r0, r2
 800ea1e:	4619      	mov	r1, r3
 800ea20:	f7f2 f8c2 	bl	8000ba8 <__aeabi_d2f>
 800ea24:	4603      	mov	r3, r0
 800ea26:	62bb      	str	r3, [r7, #40]	@ 0x28
            dwTemp = (uint32_t)fTime;
 800ea28:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800ea2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ea30:	ee17 3a90 	vmov	r3, s15
 800ea34:	60bb      	str	r3, [r7, #8]
            dwValue |= (uint32_t)((dwTemp ) << TX_WAIT_CONFIG_TX_WAIT_VALUE_POS);
 800ea36:	68bb      	ldr	r3, [r7, #8]
 800ea38:	021b      	lsls	r3, r3, #8
 800ea3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ea3c:	4313      	orrs	r3, r2
 800ea3e:	633b      	str	r3, [r7, #48]	@ 0x30
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WriteRegister(pDataParams, TX_WAIT_CONFIG, dwValue));
 800ea40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ea42:	2117      	movs	r1, #23
 800ea44:	6878      	ldr	r0, [r7, #4]
 800ea46:	f7fe ff4f 	bl	800d8e8 <phhalHw_Pn5180_WriteRegister>
 800ea4a:	4603      	mov	r3, r0
 800ea4c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ea4e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	f001 80f6 	beq.w	800fc42 <phhalHw_Pn5180_SetConfig+0x181a>
 800ea56:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ea58:	f001 b929 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WriteRegister(pDataParams, TX_WAIT_CONFIG, dwValue));
 800ea5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ea5e:	2117      	movs	r1, #23
 800ea60:	6878      	ldr	r0, [r7, #4]
 800ea62:	f7fe ff41 	bl	800d8e8 <phhalHw_Pn5180_WriteRegister>
 800ea66:	4603      	mov	r3, r0
 800ea68:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ea6a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	f001 80e8 	beq.w	800fc42 <phhalHw_Pn5180_SetConfig+0x181a>
 800ea72:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ea74:	f001 b91b 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    case PHHAL_HW_CONFIG_RXWAIT_US:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 800ea78:	887a      	ldrh	r2, [r7, #2]
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	322c      	adds	r2, #44	@ 0x2c
 800ea7e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ea82:	883a      	ldrh	r2, [r7, #0]
 800ea84:	429a      	cmp	r2, r3
 800ea86:	d105      	bne.n	800ea94 <phhalHw_Pn5180_SetConfig+0x66c>
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ea8e:	2b01      	cmp	r3, #1
 800ea90:	f001 80d9 	beq.w	800fc46 <phhalHw_Pn5180_SetConfig+0x181e>
        {
            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 800ea94:	887a      	ldrh	r2, [r7, #2]
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	322c      	adds	r2, #44	@ 0x2c
 800ea9a:	8839      	ldrh	r1, [r7, #0]
 800ea9c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

            /* Set Rx Wait(deaf) bits */
            dwValue = PHHAL_HW_PN5180_TR_RX_PRESCALAR;
 800eaa0:	237f      	movs	r3, #127	@ 0x7f
 800eaa2:	633b      	str	r3, [r7, #48]	@ 0x30
            dwTemp = wValue;
 800eaa4:	883b      	ldrh	r3, [r7, #0]
 800eaa6:	60bb      	str	r3, [r7, #8]
            if(0U != dwTemp)
 800eaa8:	68bb      	ldr	r3, [r7, #8]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d043      	beq.n	800eb36 <phhalHw_Pn5180_SetConfig+0x70e>
            {
                fTime = (float32_t)(((float32_t)dwTemp * 13.56) / (float32_t)(dwValue));
 800eaae:	68bb      	ldr	r3, [r7, #8]
 800eab0:	ee07 3a90 	vmov	s15, r3
 800eab4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eab8:	ee17 0a90 	vmov	r0, s15
 800eabc:	f7f1 fd44 	bl	8000548 <__aeabi_f2d>
 800eac0:	f60f 2334 	addw	r3, pc, #2612	@ 0xa34
 800eac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eac8:	f7f1 fd96 	bl	80005f8 <__aeabi_dmul>
 800eacc:	4602      	mov	r2, r0
 800eace:	460b      	mov	r3, r1
 800ead0:	4614      	mov	r4, r2
 800ead2:	461d      	mov	r5, r3
 800ead4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ead6:	ee07 3a90 	vmov	s15, r3
 800eada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eade:	ee17 0a90 	vmov	r0, s15
 800eae2:	f7f1 fd31 	bl	8000548 <__aeabi_f2d>
 800eae6:	4602      	mov	r2, r0
 800eae8:	460b      	mov	r3, r1
 800eaea:	4620      	mov	r0, r4
 800eaec:	4629      	mov	r1, r5
 800eaee:	f7f1 fead 	bl	800084c <__aeabi_ddiv>
 800eaf2:	4602      	mov	r2, r0
 800eaf4:	460b      	mov	r3, r1
 800eaf6:	4610      	mov	r0, r2
 800eaf8:	4619      	mov	r1, r3
 800eafa:	f7f2 f855 	bl	8000ba8 <__aeabi_d2f>
 800eafe:	4603      	mov	r3, r0
 800eb00:	62bb      	str	r3, [r7, #40]	@ 0x28
                dwTemp = (uint32_t)fTime;
 800eb02:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800eb06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eb0a:	ee17 3a90 	vmov	r3, s15
 800eb0e:	60bb      	str	r3, [r7, #8]
                dwValue |= (uint32_t)dwTemp << RX_WAIT_CONFIG_RX_WAIT_VALUE_POS;
 800eb10:	68bb      	ldr	r3, [r7, #8]
 800eb12:	021b      	lsls	r3, r3, #8
 800eb14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb16:	4313      	orrs	r3, r2
 800eb18:	633b      	str	r3, [r7, #48]	@ 0x30
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, RX_WAIT_CONFIG, dwValue ));
 800eb1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb1c:	2111      	movs	r1, #17
 800eb1e:	6878      	ldr	r0, [r7, #4]
 800eb20:	f002 faea 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800eb24:	4603      	mov	r3, r0
 800eb26:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800eb28:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	f001 808b 	beq.w	800fc46 <phhalHw_Pn5180_SetConfig+0x181e>
 800eb30:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800eb32:	f001 b8bc 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }
            else
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, RX_WAIT_CONFIG, dwValue ));
 800eb36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb38:	2111      	movs	r1, #17
 800eb3a:	6878      	ldr	r0, [r7, #4]
 800eb3c:	f002 fadc 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800eb40:	4603      	mov	r3, r0
 800eb42:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800eb44:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	f001 807d 	beq.w	800fc46 <phhalHw_Pn5180_SetConfig+0x181e>
 800eb4c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800eb4e:	f001 b8ae 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    case PHHAL_HW_CONFIG_TXWAIT_US:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 800eb52:	887a      	ldrh	r2, [r7, #2]
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	322c      	adds	r2, #44	@ 0x2c
 800eb58:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800eb5c:	883a      	ldrh	r2, [r7, #0]
 800eb5e:	429a      	cmp	r2, r3
 800eb60:	d105      	bne.n	800eb6e <phhalHw_Pn5180_SetConfig+0x746>
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800eb68:	2b01      	cmp	r3, #1
 800eb6a:	f001 806e 	beq.w	800fc4a <phhalHw_Pn5180_SetConfig+0x1822>
        {
            /* Write configuration data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 800eb6e:	887a      	ldrh	r2, [r7, #2]
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	322c      	adds	r2, #44	@ 0x2c
 800eb74:	8839      	ldrh	r1, [r7, #0]
 800eb76:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

            /* Set TxWait */
            fTime = 0.0;
 800eb7a:	f04f 0300 	mov.w	r3, #0
 800eb7e:	62bb      	str	r3, [r7, #40]	@ 0x28
            dwValue = PHHAL_HW_PN5180_TR_RX_PRESCALAR;
 800eb80:	237f      	movs	r3, #127	@ 0x7f
 800eb82:	633b      	str	r3, [r7, #48]	@ 0x30
            dwTemp = wValue;
 800eb84:	883b      	ldrh	r3, [r7, #0]
 800eb86:	60bb      	str	r3, [r7, #8]

            if(0U != dwTemp)
 800eb88:	68bb      	ldr	r3, [r7, #8]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d043      	beq.n	800ec16 <phhalHw_Pn5180_SetConfig+0x7ee>
            {
                fTime = (float32_t)(((float32_t)dwTemp * 13.56) / (float32_t)(dwValue));
 800eb8e:	68bb      	ldr	r3, [r7, #8]
 800eb90:	ee07 3a90 	vmov	s15, r3
 800eb94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb98:	ee17 0a90 	vmov	r0, s15
 800eb9c:	f7f1 fcd4 	bl	8000548 <__aeabi_f2d>
 800eba0:	f60f 1354 	addw	r3, pc, #2388	@ 0x954
 800eba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eba8:	f7f1 fd26 	bl	80005f8 <__aeabi_dmul>
 800ebac:	4602      	mov	r2, r0
 800ebae:	460b      	mov	r3, r1
 800ebb0:	4614      	mov	r4, r2
 800ebb2:	461d      	mov	r5, r3
 800ebb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebb6:	ee07 3a90 	vmov	s15, r3
 800ebba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ebbe:	ee17 0a90 	vmov	r0, s15
 800ebc2:	f7f1 fcc1 	bl	8000548 <__aeabi_f2d>
 800ebc6:	4602      	mov	r2, r0
 800ebc8:	460b      	mov	r3, r1
 800ebca:	4620      	mov	r0, r4
 800ebcc:	4629      	mov	r1, r5
 800ebce:	f7f1 fe3d 	bl	800084c <__aeabi_ddiv>
 800ebd2:	4602      	mov	r2, r0
 800ebd4:	460b      	mov	r3, r1
 800ebd6:	4610      	mov	r0, r2
 800ebd8:	4619      	mov	r1, r3
 800ebda:	f7f1 ffe5 	bl	8000ba8 <__aeabi_d2f>
 800ebde:	4603      	mov	r3, r0
 800ebe0:	62bb      	str	r3, [r7, #40]	@ 0x28
                dwTemp = (uint32_t)fTime;
 800ebe2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800ebe6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ebea:	ee17 3a90 	vmov	r3, s15
 800ebee:	60bb      	str	r3, [r7, #8]
                dwValue |= (uint32_t)((dwTemp ) << TX_WAIT_CONFIG_TX_WAIT_VALUE_POS);
 800ebf0:	68bb      	ldr	r3, [r7, #8]
 800ebf2:	021b      	lsls	r3, r3, #8
 800ebf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ebf6:	4313      	orrs	r3, r2
 800ebf8:	633b      	str	r3, [r7, #48]	@ 0x30
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WriteRegister(pDataParams, TX_WAIT_CONFIG, dwValue));
 800ebfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ebfc:	2117      	movs	r1, #23
 800ebfe:	6878      	ldr	r0, [r7, #4]
 800ec00:	f7fe fe72 	bl	800d8e8 <phhalHw_Pn5180_WriteRegister>
 800ec04:	4603      	mov	r3, r0
 800ec06:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ec08:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	f001 801d 	beq.w	800fc4a <phhalHw_Pn5180_SetConfig+0x1822>
 800ec10:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ec12:	f001 b84c 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }
            else
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WriteRegister(pDataParams, TX_WAIT_CONFIG, dwValue));
 800ec16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ec18:	2117      	movs	r1, #23
 800ec1a:	6878      	ldr	r0, [r7, #4]
 800ec1c:	f7fe fe64 	bl	800d8e8 <phhalHw_Pn5180_WriteRegister>
 800ec20:	4603      	mov	r3, r0
 800ec22:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ec24:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	f001 800f 	beq.w	800fc4a <phhalHw_Pn5180_SetConfig+0x1822>
 800ec2c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ec2e:	f001 b83e 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    case PHHAL_HW_CONFIG_MODINDEX:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 800ec32:	887a      	ldrh	r2, [r7, #2]
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	322c      	adds	r2, #44	@ 0x2c
 800ec38:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ec3c:	883a      	ldrh	r2, [r7, #0]
 800ec3e:	429a      	cmp	r2, r3
 800ec40:	d105      	bne.n	800ec4e <phhalHw_Pn5180_SetConfig+0x826>
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ec48:	2b01      	cmp	r3, #1
 800ec4a:	f001 8000 	beq.w	800fc4e <phhalHw_Pn5180_SetConfig+0x1826>
        {
            /* Parameter checking */
            if (wValue > 0x1FU)
 800ec4e:	883b      	ldrh	r3, [r7, #0]
 800ec50:	2b1f      	cmp	r3, #31
 800ec52:	d903      	bls.n	800ec5c <phhalHw_Pn5180_SetConfig+0x834>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800ec54:	f240 2321 	movw	r3, #545	@ 0x221
 800ec58:	f001 b829 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }

            wSizeOfRegTypeValueSets = 0U;
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /*Clear the Bits of ANA_RF_CONTROL_TX_TX_RESIDUAL_CARRIER_MASK*/
            dwTemp = (uint32_t) ~( ANA_RF_CONTROL_TX_TX_RESIDUAL_CARRIER_MASK );
 800ec60:	f46f 3378 	mvn.w	r3, #253952	@ 0x3e000
 800ec64:	60bb      	str	r3, [r7, #8]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = ANA_RF_CONTROL_TX;
 800ec66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ec68:	1c5a      	adds	r2, r3, #1
 800ec6a:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800ec6c:	3338      	adds	r3, #56	@ 0x38
 800ec6e:	443b      	add	r3, r7
 800ec70:	2220      	movs	r2, #32
 800ec72:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 800ec76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ec78:	1c5a      	adds	r2, r3, #1
 800ec7a:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800ec7c:	3338      	adds	r3, #56	@ 0x38
 800ec7e:	443b      	add	r3, r7
 800ec80:	2203      	movs	r2, #3
 800ec82:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 800ec86:	68ba      	ldr	r2, [r7, #8]
 800ec88:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ec8a:	1c59      	adds	r1, r3, #1
 800ec8c:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800ec8e:	b2d2      	uxtb	r2, r2
 800ec90:	3338      	adds	r3, #56	@ 0x38
 800ec92:	443b      	add	r3, r7
 800ec94:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 800ec98:	68bb      	ldr	r3, [r7, #8]
 800ec9a:	0a1a      	lsrs	r2, r3, #8
 800ec9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ec9e:	1c59      	adds	r1, r3, #1
 800eca0:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800eca2:	b2d2      	uxtb	r2, r2
 800eca4:	3338      	adds	r3, #56	@ 0x38
 800eca6:	443b      	add	r3, r7
 800eca8:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 800ecac:	68bb      	ldr	r3, [r7, #8]
 800ecae:	0c1a      	lsrs	r2, r3, #16
 800ecb0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ecb2:	1c59      	adds	r1, r3, #1
 800ecb4:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800ecb6:	b2d2      	uxtb	r2, r2
 800ecb8:	3338      	adds	r3, #56	@ 0x38
 800ecba:	443b      	add	r3, r7
 800ecbc:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 800ecc0:	68bb      	ldr	r3, [r7, #8]
 800ecc2:	0e1a      	lsrs	r2, r3, #24
 800ecc4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ecc6:	1c59      	adds	r1, r3, #1
 800ecc8:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800ecca:	b2d2      	uxtb	r2, r2
 800eccc:	3338      	adds	r3, #56	@ 0x38
 800ecce:	443b      	add	r3, r7
 800ecd0:	f803 2c2c 	strb.w	r2, [r3, #-44]

            /*Set the new value  */
            dwTemp = (uint32_t)((wValue << ANA_RF_CONTROL_TX_TX_RESIDUAL_CARRIER_POS) & ANA_RF_CONTROL_TX_TX_RESIDUAL_CARRIER_MASK);
 800ecd4:	883b      	ldrh	r3, [r7, #0]
 800ecd6:	035b      	lsls	r3, r3, #13
 800ecd8:	f403 3378 	and.w	r3, r3, #253952	@ 0x3e000
 800ecdc:	60bb      	str	r3, [r7, #8]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = ANA_RF_CONTROL_TX;
 800ecde:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ece0:	1c5a      	adds	r2, r3, #1
 800ece2:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800ece4:	3338      	adds	r3, #56	@ 0x38
 800ece6:	443b      	add	r3, r7
 800ece8:	2220      	movs	r2, #32
 800ecea:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 800ecee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ecf0:	1c5a      	adds	r2, r3, #1
 800ecf2:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800ecf4:	3338      	adds	r3, #56	@ 0x38
 800ecf6:	443b      	add	r3, r7
 800ecf8:	2202      	movs	r2, #2
 800ecfa:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 800ecfe:	68ba      	ldr	r2, [r7, #8]
 800ed00:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ed02:	1c59      	adds	r1, r3, #1
 800ed04:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800ed06:	b2d2      	uxtb	r2, r2
 800ed08:	3338      	adds	r3, #56	@ 0x38
 800ed0a:	443b      	add	r3, r7
 800ed0c:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 800ed10:	68bb      	ldr	r3, [r7, #8]
 800ed12:	0a1a      	lsrs	r2, r3, #8
 800ed14:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ed16:	1c59      	adds	r1, r3, #1
 800ed18:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800ed1a:	b2d2      	uxtb	r2, r2
 800ed1c:	3338      	adds	r3, #56	@ 0x38
 800ed1e:	443b      	add	r3, r7
 800ed20:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 800ed24:	68bb      	ldr	r3, [r7, #8]
 800ed26:	0c1a      	lsrs	r2, r3, #16
 800ed28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ed2a:	1c59      	adds	r1, r3, #1
 800ed2c:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800ed2e:	b2d2      	uxtb	r2, r2
 800ed30:	3338      	adds	r3, #56	@ 0x38
 800ed32:	443b      	add	r3, r7
 800ed34:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 800ed38:	68bb      	ldr	r3, [r7, #8]
 800ed3a:	0e1a      	lsrs	r2, r3, #24
 800ed3c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ed3e:	1c59      	adds	r1, r3, #1
 800ed40:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800ed42:	b2d2      	uxtb	r2, r2
 800ed44:	3338      	adds	r3, #56	@ 0x38
 800ed46:	443b      	add	r3, r7
 800ed48:	f803 2c2c 	strb.w	r2, [r3, #-44]

            /*Send the array to the IC*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 800ed4c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ed4e:	f107 030c 	add.w	r3, r7, #12
 800ed52:	4619      	mov	r1, r3
 800ed54:	6878      	ldr	r0, [r7, #4]
 800ed56:	f002 fb31 	bl	80113bc <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 800ed5a:	4603      	mov	r3, r0
 800ed5c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ed5e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d002      	beq.n	800ed6a <phhalHw_Pn5180_SetConfig+0x942>
 800ed64:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ed66:	f000 bfa2 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>

            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 800ed6a:	887a      	ldrh	r2, [r7, #2]
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	322c      	adds	r2, #44	@ 0x2c
 800ed70:	8839      	ldrh	r1, [r7, #0]
 800ed72:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        break;
 800ed76:	f000 bf6a 	b.w	800fc4e <phhalHw_Pn5180_SetConfig+0x1826>

    case PHHAL_HW_CONFIG_DISABLE_MF_CRYPTO1:
        /* Disable crypto, enabling is not supported */
        if ((wValue != PH_OFF) && ( pDataParams->bMfcCryptoEnabled == PH_ON))
 800ed7a:	883b      	ldrh	r3, [r7, #0]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	f000 8768 	beq.w	800fc52 <phhalHw_Pn5180_SetConfig+0x182a>
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ed88:	2b01      	cmp	r3, #1
 800ed8a:	f040 8762 	bne.w	800fc52 <phhalHw_Pn5180_SetConfig+0x182a>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, SYSTEM_CONFIG, (uint32_t)(~(SYSTEM_CONFIG_MFC_CRYPTO_ON_MASK))));
 800ed8e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ed92:	2100      	movs	r1, #0
 800ed94:	6878      	ldr	r0, [r7, #4]
 800ed96:	f002 fa9b 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 800ed9a:	4603      	mov	r3, r0
 800ed9c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ed9e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d002      	beq.n	800edaa <phhalHw_Pn5180_SetConfig+0x982>
 800eda4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800eda6:	f000 bf82 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            pDataParams->bMfcCryptoEnabled = PH_OFF;
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	2200      	movs	r2, #0
 800edae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        }
        break;
 800edb2:	f000 bf4e 	b.w	800fc52 <phhalHw_Pn5180_SetConfig+0x182a>

    case PHHAL_HW_CONFIG_TXBUFFER_OFFSET:

        /* Modify additional info parameter */
        pDataParams->wAdditionalInfo = wValue + PHHAL_HW_PN5180_EXCHANGE_HEADER_SIZE;
 800edb6:	883b      	ldrh	r3, [r7, #0]
 800edb8:	3302      	adds	r3, #2
 800edba:	b29a      	uxth	r2, r3
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	861a      	strh	r2, [r3, #48]	@ 0x30
#ifndef PN5180_P2P_HW_SYNC_BYTE
        if(pDataParams->bNfcipMode == PH_ON)
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800edc6:	2b01      	cmp	r3, #1
 800edc8:	f040 8745 	bne.w	800fc56 <phhalHw_Pn5180_SetConfig+0x182e>
        {
             pDataParams->wAdditionalInfo += 1U;
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800edd0:	3301      	adds	r3, #1
 800edd2:	b29a      	uxth	r2, r3
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	861a      	strh	r2, [r3, #48]	@ 0x30
        }
#endif
        break;
 800edd8:	f000 bf3d 	b.w	800fc56 <phhalHw_Pn5180_SetConfig+0x182e>

    case PHHAL_HW_CONFIG_RXBUFFER_STARTPOS:

        /* Retrieve RxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetRxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 800eddc:	f107 0118 	add.w	r1, r7, #24
 800ede0:	f107 021c 	add.w	r2, r7, #28
 800ede4:	f107 031a 	add.w	r3, r7, #26
 800ede8:	9300      	str	r3, [sp, #0]
 800edea:	460b      	mov	r3, r1
 800edec:	2101      	movs	r1, #1
 800edee:	6878      	ldr	r0, [r7, #4]
 800edf0:	f003 f98f 	bl	8012112 <phhalHw_Pn5180_GetRxBuffer>
 800edf4:	4603      	mov	r3, r0
 800edf6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800edf8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d002      	beq.n	800ee04 <phhalHw_Pn5180_SetConfig+0x9dc>
 800edfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ee00:	f000 bf55 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>

        /* Boundary check */
        if (wValue >= pDataParams->wRxBufSize)
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	8b1b      	ldrh	r3, [r3, #24]
 800ee08:	883a      	ldrh	r2, [r7, #0]
 800ee0a:	429a      	cmp	r2, r3
 800ee0c:	d303      	bcc.n	800ee16 <phhalHw_Pn5180_SetConfig+0x9ee>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 800ee0e:	f44f 7301 	mov.w	r3, #516	@ 0x204
 800ee12:	f000 bf4c 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* Set start position */
        pDataParams->wRxBufStartPos = wValue;
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	883a      	ldrh	r2, [r7, #0]
 800ee1a:	83da      	strh	r2, [r3, #30]
        break;
 800ee1c:	f000 bf46 	b.w	800fcac <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_TXBUFFER_LENGTH:

        /* Retrieve TxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetTxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 800ee20:	f107 0118 	add.w	r1, r7, #24
 800ee24:	f107 021c 	add.w	r2, r7, #28
 800ee28:	f107 031a 	add.w	r3, r7, #26
 800ee2c:	9300      	str	r3, [sp, #0]
 800ee2e:	460b      	mov	r3, r1
 800ee30:	2101      	movs	r1, #1
 800ee32:	6878      	ldr	r0, [r7, #4]
 800ee34:	f003 f931 	bl	801209a <phhalHw_Pn5180_GetTxBuffer>
 800ee38:	4603      	mov	r3, r0
 800ee3a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ee3c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d002      	beq.n	800ee48 <phhalHw_Pn5180_SetConfig+0xa20>
 800ee42:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ee44:	f000 bf33 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>

        /* Check parameter, must not exceed TxBufferSize */
        if (wValue > pDataParams->wTxBufSize)
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	8a1b      	ldrh	r3, [r3, #16]
 800ee4c:	883a      	ldrh	r2, [r7, #0]
 800ee4e:	429a      	cmp	r2, r3
 800ee50:	d903      	bls.n	800ee5a <phhalHw_Pn5180_SetConfig+0xa32>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 800ee52:	f44f 7301 	mov.w	r3, #516	@ 0x204
 800ee56:	f000 bf2a 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* set buffer length */
        pDataParams->wTxBufLen = wValue;
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	883a      	ldrh	r2, [r7, #0]
 800ee5e:	825a      	strh	r2, [r3, #18]
        break;
 800ee60:	f000 bf24 	b.w	800fcac <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_TXBUFFER:

        /* Retrieve TxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetTxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 800ee64:	f107 0118 	add.w	r1, r7, #24
 800ee68:	f107 021c 	add.w	r2, r7, #28
 800ee6c:	f107 031a 	add.w	r3, r7, #26
 800ee70:	9300      	str	r3, [sp, #0]
 800ee72:	460b      	mov	r3, r1
 800ee74:	2101      	movs	r1, #1
 800ee76:	6878      	ldr	r0, [r7, #4]
 800ee78:	f003 f90f 	bl	801209a <phhalHw_Pn5180_GetTxBuffer>
 800ee7c:	4603      	mov	r3, r0
 800ee7e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ee80:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d002      	beq.n	800ee8c <phhalHw_Pn5180_SetConfig+0xa64>
 800ee86:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ee88:	f000 bf11 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>

        /* Check parameter, must not exceed TxBufferSize */
        if (pDataParams->wAdditionalInfo >= pDataParams->wTxBufSize)
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	8a1b      	ldrh	r3, [r3, #16]
 800ee94:	429a      	cmp	r2, r3
 800ee96:	d303      	bcc.n	800eea0 <phhalHw_Pn5180_SetConfig+0xa78>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 800ee98:	f44f 7301 	mov.w	r3, #516	@ 0x204
 800ee9c:	f000 bf07 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* Modify TxBuffer byte */
        pBuffer[pDataParams->wAdditionalInfo] = (uint8_t)wValue;
 800eea0:	69fb      	ldr	r3, [r7, #28]
 800eea2:	687a      	ldr	r2, [r7, #4]
 800eea4:	8e12      	ldrh	r2, [r2, #48]	@ 0x30
 800eea6:	4413      	add	r3, r2
 800eea8:	883a      	ldrh	r2, [r7, #0]
 800eeaa:	b2d2      	uxtb	r2, r2
 800eeac:	701a      	strb	r2, [r3, #0]
        break;
 800eeae:	f000 befd 	b.w	800fcac <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_TXDATARATE_FRAMING:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 800eeb2:	887a      	ldrh	r2, [r7, #2]
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	322c      	adds	r2, #44	@ 0x2c
 800eeb8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800eebc:	883a      	ldrh	r2, [r7, #0]
 800eebe:	429a      	cmp	r2, r3
 800eec0:	d105      	bne.n	800eece <phhalHw_Pn5180_SetConfig+0xaa6>
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800eec8:	2b01      	cmp	r3, #1
 800eeca:	f000 86c6 	beq.w	800fc5a <phhalHw_Pn5180_SetConfig+0x1832>
        {
            /* Update the framing, based on the Higher byte */
            wFraming = wValue & PHHAL_HW_RF_FRAMING_OPTION_MASK;
 800eece:	883b      	ldrh	r3, [r7, #0]
 800eed0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800eed4:	847b      	strh	r3, [r7, #34]	@ 0x22
            wFraming = wFraming >> 0x08U;
 800eed6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800eed8:	0a1b      	lsrs	r3, r3, #8
 800eeda:	847b      	strh	r3, [r7, #34]	@ 0x22

            if((wFraming != PHHAL_HW_CARDTYPE_CURRENT) && (wFraming != pDataParams->bCardType))
 800eedc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d011      	beq.n	800ef06 <phhalHw_Pn5180_SetConfig+0xade>
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800eee8:	461a      	mov	r2, r3
 800eeea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800eeec:	4293      	cmp	r3, r2
 800eeee:	d00a      	beq.n	800ef06 <phhalHw_Pn5180_SetConfig+0xade>
            {
                if((wValue & PHHAL_HW_RF_FRAMING_OPTION_MASK) != PHHAL_HW_RF_TYPE_ACTIVE_FRAMING)
 800eef0:	883b      	ldrh	r3, [r7, #0]
 800eef2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800eef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eefa:	d004      	beq.n	800ef06 <phhalHw_Pn5180_SetConfig+0xade>
                {
                    pDataParams->bCardType = (uint8_t)wFraming;
 800eefc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800eefe:	b2da      	uxtb	r2, r3
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                }
            }

            /* Update the Baudrate based on the lower byte */
            wValue = wValue & PHHAL_HW_RF_DATARATE_OPTION_MASK;
 800ef06:	883b      	ldrh	r3, [r7, #0]
 800ef08:	b2db      	uxtb	r3, r3
 800ef0a:	803b      	strh	r3, [r7, #0]

            if(pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693)
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ef12:	2b04      	cmp	r3, #4
 800ef14:	d104      	bne.n	800ef20 <phhalHw_Pn5180_SetConfig+0xaf8>
            {
                wTmpValue = wValue;
 800ef16:	883b      	ldrh	r3, [r7, #0]
 800ef18:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                wValue = PHHAL_HW_RF_TX_DATARATE_1_OUT_OF_4;
 800ef1a:	230b      	movs	r3, #11
 800ef1c:	803b      	strh	r3, [r7, #0]
 800ef1e:	e00f      	b.n	800ef40 <phhalHw_Pn5180_SetConfig+0xb18>
            }
            else
            {
                /* Evaluate hardware settings */
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetCardMode(
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800ef26:	8839      	ldrh	r1, [r7, #0]
 800ef28:	22ff      	movs	r2, #255	@ 0xff
 800ef2a:	6878      	ldr	r0, [r7, #4]
 800ef2c:	f003 fd3a 	bl	80129a4 <phhalHw_Pn5180_SetCardMode>
 800ef30:	4603      	mov	r3, r0
 800ef32:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ef34:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d002      	beq.n	800ef40 <phhalHw_Pn5180_SetConfig+0xb18>
 800ef3a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ef3c:	f000 beb7 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                    PHHAL_HW_RF_DATARATE_NO_CHANGE,
                    pDataParams->wCfgShadow[PHHAL_HW_CONFIG_SUBCARRIER]));
            }

            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 800ef40:	887a      	ldrh	r2, [r7, #2]
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	322c      	adds	r2, #44	@ 0x2c
 800ef46:	8839      	ldrh	r1, [r7, #0]
 800ef48:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

            if((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wTmpValue == PHHAL_HW_RF_TX_DATARATE_1_OUT_OF_4))
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ef52:	2b04      	cmp	r3, #4
 800ef54:	d11d      	bne.n	800ef92 <phhalHw_Pn5180_SetConfig+0xb6a>
 800ef56:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ef58:	2b0b      	cmp	r3, #11
 800ef5a:	d11a      	bne.n	800ef92 <phhalHw_Pn5180_SetConfig+0xb6a>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_SYMBOL23_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX26_SYMBOL23));
 800ef5c:	2204      	movs	r2, #4
 800ef5e:	2142      	movs	r1, #66	@ 0x42
 800ef60:	6878      	ldr	r0, [r7, #4]
 800ef62:	f002 f8c9 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800ef66:	4603      	mov	r3, r0
 800ef68:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ef6a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d002      	beq.n	800ef76 <phhalHw_Pn5180_SetConfig+0xb4e>
 800ef70:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ef72:	f000 be9c 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_DATA_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX26_DATA_MOD));
 800ef76:	2243      	movs	r2, #67	@ 0x43
 800ef78:	213b      	movs	r1, #59	@ 0x3b
 800ef7a:	6878      	ldr	r0, [r7, #4]
 800ef7c:	f002 f8bc 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800ef80:	4603      	mov	r3, r0
 800ef82:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ef84:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	f000 8081 	beq.w	800f08e <phhalHw_Pn5180_SetConfig+0xc66>
 800ef8c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ef8e:	f000 be8e 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }
            else if((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wTmpValue == PHHAL_HW_RF_I15693_53KBPS_DATARATE))
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ef98:	2b04      	cmp	r3, #4
 800ef9a:	d123      	bne.n	800efe4 <phhalHw_Pn5180_SetConfig+0xbbc>
 800ef9c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ef9e:	2b1b      	cmp	r3, #27
 800efa0:	d120      	bne.n	800efe4 <phhalHw_Pn5180_SetConfig+0xbbc>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_SYMBOL23_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX53_SYMBOL23));
 800efa2:	2205      	movs	r2, #5
 800efa4:	2142      	movs	r1, #66	@ 0x42
 800efa6:	6878      	ldr	r0, [r7, #4]
 800efa8:	f002 f8a6 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800efac:	4603      	mov	r3, r0
 800efae:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800efb0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d002      	beq.n	800efbc <phhalHw_Pn5180_SetConfig+0xb94>
 800efb6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800efb8:	f000 be79 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_DATA_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX53_DATA_MOD));
 800efbc:	2244      	movs	r2, #68	@ 0x44
 800efbe:	213b      	movs	r1, #59	@ 0x3b
 800efc0:	6878      	ldr	r0, [r7, #4]
 800efc2:	f002 f899 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800efc6:	4603      	mov	r3, r0
 800efc8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800efca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d002      	beq.n	800efd6 <phhalHw_Pn5180_SetConfig+0xbae>
 800efd0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800efd2:	f000 be6c 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                pDataParams->wCfgShadow[wConfig] = wTmpValue;
 800efd6:	887a      	ldrh	r2, [r7, #2]
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	322c      	adds	r2, #44	@ 0x2c
 800efdc:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 800efde:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 800efe2:	e054      	b.n	800f08e <phhalHw_Pn5180_SetConfig+0xc66>
            }
            else if((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wTmpValue == PHHAL_HW_RF_DATARATE_106))
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800efea:	2b04      	cmp	r3, #4
 800efec:	d123      	bne.n	800f036 <phhalHw_Pn5180_SetConfig+0xc0e>
 800efee:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d120      	bne.n	800f036 <phhalHw_Pn5180_SetConfig+0xc0e>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_SYMBOL23_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX106_SYMBOL23));
 800eff4:	2206      	movs	r2, #6
 800eff6:	2142      	movs	r1, #66	@ 0x42
 800eff8:	6878      	ldr	r0, [r7, #4]
 800effa:	f002 f87d 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800effe:	4603      	mov	r3, r0
 800f000:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f002:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f004:	2b00      	cmp	r3, #0
 800f006:	d002      	beq.n	800f00e <phhalHw_Pn5180_SetConfig+0xbe6>
 800f008:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f00a:	f000 be50 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_DATA_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX106_DATA_MOD));
 800f00e:	2245      	movs	r2, #69	@ 0x45
 800f010:	213b      	movs	r1, #59	@ 0x3b
 800f012:	6878      	ldr	r0, [r7, #4]
 800f014:	f002 f870 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800f018:	4603      	mov	r3, r0
 800f01a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f01c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d002      	beq.n	800f028 <phhalHw_Pn5180_SetConfig+0xc00>
 800f022:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f024:	f000 be43 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                pDataParams->wCfgShadow[wConfig] = wTmpValue;
 800f028:	887a      	ldrh	r2, [r7, #2]
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	322c      	adds	r2, #44	@ 0x2c
 800f02e:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 800f030:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 800f034:	e02b      	b.n	800f08e <phhalHw_Pn5180_SetConfig+0xc66>
            }
            else if((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wTmpValue == PHHAL_HW_RF_DATARATE_212))
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f03c:	2b04      	cmp	r3, #4
 800f03e:	f040 860c 	bne.w	800fc5a <phhalHw_Pn5180_SetConfig+0x1832>
 800f042:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f044:	2b01      	cmp	r3, #1
 800f046:	f040 8608 	bne.w	800fc5a <phhalHw_Pn5180_SetConfig+0x1832>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_SYMBOL23_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX212_SYMBOL23));
 800f04a:	2207      	movs	r2, #7
 800f04c:	2142      	movs	r1, #66	@ 0x42
 800f04e:	6878      	ldr	r0, [r7, #4]
 800f050:	f002 f852 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800f054:	4603      	mov	r3, r0
 800f056:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f058:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d002      	beq.n	800f064 <phhalHw_Pn5180_SetConfig+0xc3c>
 800f05e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f060:	f000 be25 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_DATA_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX212_DATA_MOD));
 800f064:	2246      	movs	r2, #70	@ 0x46
 800f066:	213b      	movs	r1, #59	@ 0x3b
 800f068:	6878      	ldr	r0, [r7, #4]
 800f06a:	f002 f845 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800f06e:	4603      	mov	r3, r0
 800f070:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f072:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f074:	2b00      	cmp	r3, #0
 800f076:	d002      	beq.n	800f07e <phhalHw_Pn5180_SetConfig+0xc56>
 800f078:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f07a:	f000 be18 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                pDataParams->wCfgShadow[wConfig] = wTmpValue;
 800f07e:	887a      	ldrh	r2, [r7, #2]
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	322c      	adds	r2, #44	@ 0x2c
 800f084:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 800f086:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            else
            {
                /* To avoid the warning */
            }
        }
        break;
 800f08a:	f000 bde6 	b.w	800fc5a <phhalHw_Pn5180_SetConfig+0x1832>
 800f08e:	f000 bde4 	b.w	800fc5a <phhalHw_Pn5180_SetConfig+0x1832>

    case PHHAL_HW_CONFIG_RXDATARATE_FRAMING:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 800f092:	887a      	ldrh	r2, [r7, #2]
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	322c      	adds	r2, #44	@ 0x2c
 800f098:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f09c:	883a      	ldrh	r2, [r7, #0]
 800f09e:	429a      	cmp	r2, r3
 800f0a0:	d105      	bne.n	800f0ae <phhalHw_Pn5180_SetConfig+0xc86>
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800f0a8:	2b01      	cmp	r3, #1
 800f0aa:	f000 85d8 	beq.w	800fc5e <phhalHw_Pn5180_SetConfig+0x1836>
        {
            /* Update teh framing, based on the Higher byte */
            wFraming = wValue & PHHAL_HW_RF_FRAMING_OPTION_MASK;
 800f0ae:	883b      	ldrh	r3, [r7, #0]
 800f0b0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800f0b4:	847b      	strh	r3, [r7, #34]	@ 0x22
            wFraming = wFraming >> 0x08U;
 800f0b6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f0b8:	0a1b      	lsrs	r3, r3, #8
 800f0ba:	847b      	strh	r3, [r7, #34]	@ 0x22

            if((wFraming != PHHAL_HW_CARDTYPE_CURRENT) && (wFraming != pDataParams->bCardType))
 800f0bc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d011      	beq.n	800f0e6 <phhalHw_Pn5180_SetConfig+0xcbe>
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f0c8:	461a      	mov	r2, r3
 800f0ca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f0cc:	4293      	cmp	r3, r2
 800f0ce:	d00a      	beq.n	800f0e6 <phhalHw_Pn5180_SetConfig+0xcbe>
            {
                if((wValue & PHHAL_HW_RF_FRAMING_OPTION_MASK) != PHHAL_HW_RF_TYPE_ACTIVE_FRAMING)
 800f0d0:	883b      	ldrh	r3, [r7, #0]
 800f0d2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800f0d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f0da:	d004      	beq.n	800f0e6 <phhalHw_Pn5180_SetConfig+0xcbe>
                {
                    pDataParams->bCardType = (uint8_t)wFraming;
 800f0dc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f0de:	b2da      	uxtb	r2, r3
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                }
            }

            /* Update the Baudrate based on the lower byte */
            wValue = wValue & PHHAL_HW_RF_DATARATE_OPTION_MASK;
 800f0e6:	883b      	ldrh	r3, [r7, #0]
 800f0e8:	b2db      	uxtb	r3, r3
 800f0ea:	803b      	strh	r3, [r7, #0]

            if((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wValue == PHHAL_HW_RF_DATARATE_106))
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f0f2:	2b04      	cmp	r3, #4
 800f0f4:	d106      	bne.n	800f104 <phhalHw_Pn5180_SetConfig+0xcdc>
 800f0f6:	883b      	ldrh	r3, [r7, #0]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d103      	bne.n	800f104 <phhalHw_Pn5180_SetConfig+0xcdc>
            {
                wTmpValue = wValue;
 800f0fc:	883b      	ldrh	r3, [r7, #0]
 800f0fe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                wValue = PHHAL_HW_RF_RX_DATARATE_FAST_HIGH;
 800f100:	230f      	movs	r3, #15
 800f102:	803b      	strh	r3, [r7, #0]
            }

            /* Evaluate hardware settings */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetCardMode(
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f10a:	883a      	ldrh	r2, [r7, #0]
 800f10c:	21ff      	movs	r1, #255	@ 0xff
 800f10e:	6878      	ldr	r0, [r7, #4]
 800f110:	f003 fc48 	bl	80129a4 <phhalHw_Pn5180_SetCardMode>
 800f114:	4603      	mov	r3, r0
 800f116:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f118:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d002      	beq.n	800f124 <phhalHw_Pn5180_SetConfig+0xcfc>
 800f11e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f120:	f000 bdc5 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                PHHAL_HW_RF_DATARATE_NO_CHANGE,
                wValue,
                pDataParams->wCfgShadow[PHHAL_HW_CONFIG_SUBCARRIER]));

            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 800f124:	887a      	ldrh	r2, [r7, #2]
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	322c      	adds	r2, #44	@ 0x2c
 800f12a:	8839      	ldrh	r1, [r7, #0]
 800f12c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

            if((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wTmpValue == PHHAL_HW_RF_DATARATE_106))
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f136:	2b04      	cmp	r3, #4
 800f138:	f040 8591 	bne.w	800fc5e <phhalHw_Pn5180_SetConfig+0x1836>
 800f13c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f13e:	2b00      	cmp	r3, #0
 800f140:	f040 858d 	bne.w	800fc5e <phhalHw_Pn5180_SetConfig+0x1836>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_ReadRegister(pDataParams, SIGPRO_CONFIG, &dwTemp));
 800f144:	f107 0308 	add.w	r3, r7, #8
 800f148:	461a      	mov	r2, r3
 800f14a:	211a      	movs	r1, #26
 800f14c:	6878      	ldr	r0, [r7, #4]
 800f14e:	f002 f9e7 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>
 800f152:	4603      	mov	r3, r0
 800f154:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f156:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d002      	beq.n	800f162 <phhalHw_Pn5180_SetConfig+0xd3a>
 800f15c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f15e:	f000 bda6 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                dwTemp = dwTemp & PHHAL_HW_15693_RX106_BAUDRATE_MASK;
 800f162:	68ba      	ldr	r2, [r7, #8]
 800f164:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 800f168:	4013      	ands	r3, r2
 800f16a:	60bb      	str	r3, [r7, #8]
                dwTemp = dwTemp | PHHAL_HW_15693_RX106_BAUDRATE_VALUE;
 800f16c:	68bb      	ldr	r3, [r7, #8]
 800f16e:	f043 0304 	orr.w	r3, r3, #4
 800f172:	60bb      	str	r3, [r7, #8]
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, SIGPRO_CONFIG, (uint32_t)dwTemp));
 800f174:	68bb      	ldr	r3, [r7, #8]
 800f176:	461a      	mov	r2, r3
 800f178:	211a      	movs	r1, #26
 800f17a:	6878      	ldr	r0, [r7, #4]
 800f17c:	f001 ffbc 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800f180:	4603      	mov	r3, r0
 800f182:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f184:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f186:	2b00      	cmp	r3, #0
 800f188:	d002      	beq.n	800f190 <phhalHw_Pn5180_SetConfig+0xd68>
 800f18a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f18c:	f000 bd8f 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>

                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_ReadRegister(pDataParams, SIGPRO_RM_CONFIG, &dwTemp));
 800f190:	f107 0308 	add.w	r3, r7, #8
 800f194:	461a      	mov	r2, r3
 800f196:	211c      	movs	r1, #28
 800f198:	6878      	ldr	r0, [r7, #4]
 800f19a:	f002 f9c1 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>
 800f19e:	4603      	mov	r3, r0
 800f1a0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f1a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d002      	beq.n	800f1ae <phhalHw_Pn5180_SetConfig+0xd86>
 800f1a8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f1aa:	f000 bd80 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                dwTemp = dwTemp & PHHAL_HW_15693_RX106_CORRSPEED;
 800f1ae:	68ba      	ldr	r2, [r7, #8]
 800f1b0:	f64f 73cf 	movw	r3, #65487	@ 0xffcf
 800f1b4:	4013      	ands	r3, r2
 800f1b6:	60bb      	str	r3, [r7, #8]
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, SIGPRO_RM_CONFIG, (uint32_t)dwTemp));
 800f1b8:	68bb      	ldr	r3, [r7, #8]
 800f1ba:	461a      	mov	r2, r3
 800f1bc:	211c      	movs	r1, #28
 800f1be:	6878      	ldr	r0, [r7, #4]
 800f1c0:	f001 ff9a 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800f1c4:	4603      	mov	r3, r0
 800f1c6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f1c8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d002      	beq.n	800f1d4 <phhalHw_Pn5180_SetConfig+0xdac>
 800f1ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f1d0:	f000 bd6d 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>

                /* Write config data into shadow */
                pDataParams->wCfgShadow[wConfig] = wTmpValue;
 800f1d4:	887a      	ldrh	r2, [r7, #2]
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	322c      	adds	r2, #44	@ 0x2c
 800f1da:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 800f1dc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            }
        }
        break;
 800f1e0:	f000 bd3d 	b.w	800fc5e <phhalHw_Pn5180_SetConfig+0x1836>

    case PHHAL_HW_CONFIG_TIMEOUT_VALUE_US:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bTimeoutUnit != PHHAL_HW_TIME_MICROSECONDS) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 800f1e4:	887a      	ldrh	r2, [r7, #2]
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	322c      	adds	r2, #44	@ 0x2c
 800f1ea:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f1ee:	883a      	ldrh	r2, [r7, #0]
 800f1f0:	429a      	cmp	r2, r3
 800f1f2:	d10a      	bne.n	800f20a <phhalHw_Pn5180_SetConfig+0xde2>
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d105      	bne.n	800f20a <phhalHw_Pn5180_SetConfig+0xde2>
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800f204:	2b01      	cmp	r3, #1
 800f206:	f000 852c 	beq.w	800fc62 <phhalHw_Pn5180_SetConfig+0x183a>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp,
 800f20a:	883b      	ldrh	r3, [r7, #0]
 800f20c:	2200      	movs	r2, #0
 800f20e:	4619      	mov	r1, r3
 800f210:	6878      	ldr	r0, [r7, #4]
 800f212:	f003 febd 	bl	8012f90 <phhalHw_Pn5180_SetTmo>
 800f216:	4603      	mov	r3, r0
 800f218:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f21a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d002      	beq.n	800f226 <phhalHw_Pn5180_SetConfig+0xdfe>
 800f220:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f222:	f000 bd44 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                                 phhalHw_Pn5180_SetTmo(
                                         pDataParams,
                                         wValue,
                                         PHHAL_HW_TIME_MICROSECONDS));
            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 800f226:	887a      	ldrh	r2, [r7, #2]
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	322c      	adds	r2, #44	@ 0x2c
 800f22c:	8839      	ldrh	r1, [r7, #0]
 800f22e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            pDataParams->bTimeoutUnit = PHHAL_HW_TIME_MICROSECONDS;
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	2200      	movs	r2, #0
 800f236:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        }
        break;
 800f23a:	f000 bd12 	b.w	800fc62 <phhalHw_Pn5180_SetConfig+0x183a>

    case PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bTimeoutUnit != PHHAL_HW_TIME_MILLISECONDS) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 800f23e:	887a      	ldrh	r2, [r7, #2]
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	322c      	adds	r2, #44	@ 0x2c
 800f244:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f248:	883a      	ldrh	r2, [r7, #0]
 800f24a:	429a      	cmp	r2, r3
 800f24c:	d10a      	bne.n	800f264 <phhalHw_Pn5180_SetConfig+0xe3c>
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f254:	2b01      	cmp	r3, #1
 800f256:	d105      	bne.n	800f264 <phhalHw_Pn5180_SetConfig+0xe3c>
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800f25e:	2b01      	cmp	r3, #1
 800f260:	f000 8501 	beq.w	800fc66 <phhalHw_Pn5180_SetConfig+0x183e>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp,
 800f264:	883b      	ldrh	r3, [r7, #0]
 800f266:	2201      	movs	r2, #1
 800f268:	4619      	mov	r1, r3
 800f26a:	6878      	ldr	r0, [r7, #4]
 800f26c:	f003 fe90 	bl	8012f90 <phhalHw_Pn5180_SetTmo>
 800f270:	4603      	mov	r3, r0
 800f272:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f274:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f276:	2b00      	cmp	r3, #0
 800f278:	d002      	beq.n	800f280 <phhalHw_Pn5180_SetConfig+0xe58>
 800f27a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f27c:	f000 bd17 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                                 phhalHw_Pn5180_SetTmo(
                                         pDataParams,
                                         wValue,
                                         PHHAL_HW_TIME_MILLISECONDS));
            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 800f280:	887a      	ldrh	r2, [r7, #2]
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	322c      	adds	r2, #44	@ 0x2c
 800f286:	8839      	ldrh	r1, [r7, #0]
 800f288:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            pDataParams->bTimeoutUnit = PHHAL_HW_TIME_MILLISECONDS;
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	2201      	movs	r2, #1
 800f290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        }
        break;
 800f294:	f000 bce7 	b.w	800fc66 <phhalHw_Pn5180_SetConfig+0x183e>

    case PHHAL_HW_CONFIG_SUBCARRIER:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 800f298:	887a      	ldrh	r2, [r7, #2]
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	322c      	adds	r2, #44	@ 0x2c
 800f29e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f2a2:	883a      	ldrh	r2, [r7, #0]
 800f2a4:	429a      	cmp	r2, r3
 800f2a6:	d105      	bne.n	800f2b4 <phhalHw_Pn5180_SetConfig+0xe8c>
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800f2ae:	2b01      	cmp	r3, #1
 800f2b0:	f000 84db 	beq.w	800fc6a <phhalHw_Pn5180_SetConfig+0x1842>
        {
            /* Parameter check */
            if ((pDataParams->bCardType != PHHAL_HW_CARDTYPE_ISO15693) &&
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f2ba:	2b04      	cmp	r3, #4
 800f2bc:	d008      	beq.n	800f2d0 <phhalHw_Pn5180_SetConfig+0xea8>
                    (pDataParams->bCardType != PHHAL_HW_CARDTYPE_I18000P3M3))
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
            if ((pDataParams->bCardType != PHHAL_HW_CARDTYPE_ISO15693) &&
 800f2c4:	2b06      	cmp	r3, #6
 800f2c6:	d003      	beq.n	800f2d0 <phhalHw_Pn5180_SetConfig+0xea8>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_HAL);
 800f2c8:	f240 2325 	movw	r3, #549	@ 0x225
 800f2cc:	f000 bcef 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }

            /* only single subcarrier to be used while reception by ISO15693 */
            if ((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wValue != PHHAL_HW_SUBCARRIER_SINGLE))
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f2d6:	2b04      	cmp	r3, #4
 800f2d8:	d106      	bne.n	800f2e8 <phhalHw_Pn5180_SetConfig+0xec0>
 800f2da:	883b      	ldrh	r3, [r7, #0]
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d003      	beq.n	800f2e8 <phhalHw_Pn5180_SetConfig+0xec0>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 800f2e0:	f240 2323 	movw	r3, #547	@ 0x223
 800f2e4:	f000 bce3 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }

            /* Evaluate hardware settings */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetCardMode(
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	f8b3 206c 	ldrh.w	r2, [r3, #108]	@ 0x6c
 800f2f4:	883b      	ldrh	r3, [r7, #0]
 800f2f6:	6878      	ldr	r0, [r7, #4]
 800f2f8:	f003 fb54 	bl	80129a4 <phhalHw_Pn5180_SetCardMode>
 800f2fc:	4603      	mov	r3, r0
 800f2fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f300:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f302:	2b00      	cmp	r3, #0
 800f304:	d002      	beq.n	800f30c <phhalHw_Pn5180_SetConfig+0xee4>
 800f306:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f308:	f000 bcd1 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                    pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TXDATARATE_FRAMING],
                    pDataParams->wCfgShadow[PHHAL_HW_CONFIG_RXDATARATE_FRAMING],
                    wValue));

            /* Update Subcarrier setting */
            pDataParams->wCfgShadow[PHHAL_HW_CONFIG_SUBCARRIER] = wValue;
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	883a      	ldrh	r2, [r7, #0]
 800f310:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
        }

        break;
 800f314:	f000 bca9 	b.w	800fc6a <phhalHw_Pn5180_SetConfig+0x1842>

    case PHHAL_HW_CONFIG_TIMING_MODE:

        /* Check supported option bits */
        switch (wValue & PHHAL_HW_TIMING_MODE_OPTION_MASK)
 800f318:	883b      	ldrh	r3, [r7, #0]
 800f31a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d006      	beq.n	800f330 <phhalHw_Pn5180_SetConfig+0xf08>
 800f322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f326:	d003      	beq.n	800f330 <phhalHw_Pn5180_SetConfig+0xf08>
        {
        case PHHAL_HW_TIMING_MODE_OPTION_DEFAULT:
        case PHHAL_HW_TIMING_MODE_OPTION_AUTOCLEAR:
            break;
        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f328:	f240 2321 	movw	r3, #545	@ 0x221
 800f32c:	f000 bcbf 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            break;
 800f330:	bf00      	nop
        }

        /* Check supported timing modes */
        switch (wValue & (uint16_t)~(uint16_t)PHHAL_HW_TIMING_MODE_OPTION_MASK)
 800f332:	883b      	ldrh	r3, [r7, #0]
 800f334:	b2db      	uxtb	r3, r3
 800f336:	2b01      	cmp	r3, #1
 800f338:	dc02      	bgt.n	800f340 <phhalHw_Pn5180_SetConfig+0xf18>
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	da03      	bge.n	800f346 <phhalHw_Pn5180_SetConfig+0xf1e>
 800f33e:	e00f      	b.n	800f360 <phhalHw_Pn5180_SetConfig+0xf38>
 800f340:	2b02      	cmp	r3, #2
 800f342:	d009      	beq.n	800f358 <phhalHw_Pn5180_SetConfig+0xf30>
 800f344:	e00c      	b.n	800f360 <phhalHw_Pn5180_SetConfig+0xf38>
        {
        case PHHAL_HW_TIMING_MODE_OFF:
        case PHHAL_HW_TIMING_MODE_FDT:
            pDataParams->dwTimingUs = 0U;
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	2200      	movs	r2, #0
 800f34a:	621a      	str	r2, [r3, #32]
            pDataParams->wTimingMode = wValue;
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	883a      	ldrh	r2, [r7, #0]
 800f350:	851a      	strh	r2, [r3, #40]	@ 0x28
            break;
 800f352:	bf00      	nop
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
        }

        break;
 800f354:	f000 bcaa 	b.w	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 800f358:	f240 2323 	movw	r3, #547	@ 0x223
 800f35c:	f000 bca7 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f360:	f240 2321 	movw	r3, #545	@ 0x221
 800f364:	f000 bca3 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>

    case PHHAL_HW_CONFIG_FIELD_OFF_TIME:

        /* Parameter Check */
        if (wValue == 0U)
 800f368:	883b      	ldrh	r3, [r7, #0]
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d103      	bne.n	800f376 <phhalHw_Pn5180_SetConfig+0xf4e>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f36e:	f240 2321 	movw	r3, #545	@ 0x221
 800f372:	f000 bc9c 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* Store config data */
        pDataParams->wFieldOffTime = wValue;
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	883a      	ldrh	r2, [r7, #0]
 800f37a:	859a      	strh	r2, [r3, #44]	@ 0x2c
        break;
 800f37c:	f000 bc96 	b.w	800fcac <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_FIELD_RECOVERY_TIME:

        /* Store config data */
        pDataParams->wFieldRecoveryTime = wValue;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	883a      	ldrh	r2, [r7, #0]
 800f384:	85da      	strh	r2, [r3, #46]	@ 0x2e
        break;
 800f386:	f000 bc91 	b.w	800fcac <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_JEWEL_MODE:

        if (wValue == PH_ON)
 800f38a:	883b      	ldrh	r3, [r7, #0]
 800f38c:	2b01      	cmp	r3, #1
 800f38e:	d106      	bne.n	800f39e <phhalHw_Pn5180_SetConfig+0xf76>
        {
            pDataParams->bJewelActivated = (uint8_t)wValue;
 800f390:	883b      	ldrh	r3, [r7, #0]
 800f392:	b2da      	uxtb	r2, r3
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        }
        else
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
        }
        break;
 800f39a:	f000 bc87 	b.w	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        else if (wValue == PH_OFF)
 800f39e:	883b      	ldrh	r3, [r7, #0]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d106      	bne.n	800f3b2 <phhalHw_Pn5180_SetConfig+0xf8a>
            pDataParams->bJewelActivated = (uint8_t)wValue;
 800f3a4:	883b      	ldrh	r3, [r7, #0]
 800f3a6:	b2da      	uxtb	r2, r3
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        break;
 800f3ae:	f000 bc7d 	b.w	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f3b2:	f240 2321 	movw	r3, #545	@ 0x221
 800f3b6:	f000 bc7a 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>

    case PHHAL_HW_CONFIG_RFRESET_ON_TIMEOUT:

        if (wValue == PH_OFF)
 800f3ba:	883b      	ldrh	r3, [r7, #0]
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d105      	bne.n	800f3cc <phhalHw_Pn5180_SetConfig+0xfa4>
        {
            pDataParams->bRfResetAfterTo = PH_OFF;
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        }
        else
        {
            pDataParams->bRfResetAfterTo = PH_ON;
        }
        break;
 800f3c8:	f000 bc70 	b.w	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
            pDataParams->bRfResetAfterTo = PH_ON;
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	2201      	movs	r2, #1
 800f3d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        break;
 800f3d4:	f000 bc6a 	b.w	800fcac <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_OPE_MODE:

        pDataParams->bOpeMode = (uint8_t)wValue;
 800f3d8:	883b      	ldrh	r3, [r7, #0]
 800f3da:	b2da      	uxtb	r2, r3
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        break;
 800f3e2:	f000 bc63 	b.w	800fcac <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_SET_EMD:
        pDataParams->bEmdFlag = (uint8_t)wValue;
 800f3e6:	883b      	ldrh	r3, [r7, #0]
 800f3e8:	b2da      	uxtb	r2, r3
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        if(wValue == 0x1U)
 800f3f0:	883b      	ldrh	r3, [r7, #0]
 800f3f2:	2b01      	cmp	r3, #1
 800f3f4:	d122      	bne.n	800f43c <phhalHw_Pn5180_SetConfig+0x1014>
        {
            if(pDataParams->bOpeMode != RD_LIB_MODE_ISO)
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800f3fc:	2b03      	cmp	r3, #3
 800f3fe:	d00e      	beq.n	800f41e <phhalHw_Pn5180_SetConfig+0xff6>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WriteRegister(pDataParams, EMD_CONTROL, PHHAL_HW_PN5180_EMVCO_NFC_EMD));
 800f400:	f240 1207 	movw	r2, #263	@ 0x107
 800f404:	2128      	movs	r1, #40	@ 0x28
 800f406:	6878      	ldr	r0, [r7, #4]
 800f408:	f7fe fa6e 	bl	800d8e8 <phhalHw_Pn5180_WriteRegister>
 800f40c:	4603      	mov	r3, r0
 800f40e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f410:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f412:	2b00      	cmp	r3, #0
 800f414:	f000 842b 	beq.w	800fc6e <phhalHw_Pn5180_SetConfig+0x1846>
 800f418:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f41a:	f000 bc48 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }
            else
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WriteRegister(pDataParams, EMD_CONTROL, PHHAL_HW_PN5180_ISO_EMD));
 800f41e:	f240 1203 	movw	r2, #259	@ 0x103
 800f422:	2128      	movs	r1, #40	@ 0x28
 800f424:	6878      	ldr	r0, [r7, #4]
 800f426:	f7fe fa5f 	bl	800d8e8 <phhalHw_Pn5180_WriteRegister>
 800f42a:	4603      	mov	r3, r0
 800f42c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f42e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f430:	2b00      	cmp	r3, #0
 800f432:	f000 841c 	beq.w	800fc6e <phhalHw_Pn5180_SetConfig+0x1846>
 800f436:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f438:	f000 bc39 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }
        }
        else
        {
            /* Clear EMD Enable bit in EMD Control Register */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, EMD_CONTROL, (uint32_t)~EMD_CONTROL_EMD_ENABLE_MASK));
 800f43c:	f06f 0201 	mvn.w	r2, #1
 800f440:	2128      	movs	r1, #40	@ 0x28
 800f442:	6878      	ldr	r0, [r7, #4]
 800f444:	f001 ff44 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 800f448:	4603      	mov	r3, r0
 800f44a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f44c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f44e:	2b00      	cmp	r3, #0
 800f450:	f000 840d 	beq.w	800fc6e <phhalHw_Pn5180_SetConfig+0x1846>
 800f454:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f456:	f000 bc2a 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    case PHHAL_HW_CONFIG_SETMINFDT:

        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetMinFDT(pDataParams, wValue));
 800f45a:	883b      	ldrh	r3, [r7, #0]
 800f45c:	4619      	mov	r1, r3
 800f45e:	6878      	ldr	r0, [r7, #4]
 800f460:	f000 fec6 	bl	80101f0 <phhalHw_Pn5180_SetMinFDT>
 800f464:	4603      	mov	r3, r0
 800f466:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f468:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	f000 8401 	beq.w	800fc72 <phhalHw_Pn5180_SetConfig+0x184a>
 800f470:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f472:	f000 bc1c 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        break;

    case PHHAL_HW_CONFIG_RXMULTIPLE:

        if (wValue == PH_ON)
 800f476:	883b      	ldrh	r3, [r7, #0]
 800f478:	2b01      	cmp	r3, #1
 800f47a:	d111      	bne.n	800f4a0 <phhalHw_Pn5180_SetConfig+0x1078>
        {
            pDataParams->bRxMultiple = PH_ON;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	2201      	movs	r2, #1
 800f480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask( pDataParams, TRANSCEIVER_CONFIG, TRANSCEIVER_CONFIG_RX_MULTIPLE_ENABLE_MASK ));
 800f484:	2202      	movs	r2, #2
 800f486:	2104      	movs	r1, #4
 800f488:	6878      	ldr	r0, [r7, #4]
 800f48a:	f001 feab 	bl	80111e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 800f48e:	4603      	mov	r3, r0
 800f490:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f492:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f494:	2b00      	cmp	r3, #0
 800f496:	f000 83ee 	beq.w	800fc76 <phhalHw_Pn5180_SetConfig+0x184e>
 800f49a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f49c:	f000 bc07 	b.w	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        else
        {
            pDataParams->bRxMultiple = PH_OFF;
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask( pDataParams, TRANSCEIVER_CONFIG, (uint32_t )~(TRANSCEIVER_CONFIG_RX_MULTIPLE_ENABLE_MASK) ));
 800f4a8:	f06f 0202 	mvn.w	r2, #2
 800f4ac:	2104      	movs	r1, #4
 800f4ae:	6878      	ldr	r0, [r7, #4]
 800f4b0:	f001 ff0e 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 800f4b4:	4603      	mov	r3, r0
 800f4b6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f4b8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	f000 83db 	beq.w	800fc76 <phhalHw_Pn5180_SetConfig+0x184e>
 800f4c0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f4c2:	e3f4      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    case PHHAL_HW_CONFIG_RFCA:
        if((wValue != PH_ON) && (wValue != PH_OFF))
 800f4c4:	883b      	ldrh	r3, [r7, #0]
 800f4c6:	2b01      	cmp	r3, #1
 800f4c8:	d005      	beq.n	800f4d6 <phhalHw_Pn5180_SetConfig+0x10ae>
 800f4ca:	883b      	ldrh	r3, [r7, #0]
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d002      	beq.n	800f4d6 <phhalHw_Pn5180_SetConfig+0x10ae>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f4d0:	f240 2321 	movw	r3, #545	@ 0x221
 800f4d4:	e3eb      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        pDataParams->bRfca = (uint8_t)wValue;
 800f4d6:	883b      	ldrh	r3, [r7, #0]
 800f4d8:	b2da      	uxtb	r2, r3
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	70da      	strb	r2, [r3, #3]
        break;
 800f4de:	e3e5      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_RFON_INTERRUPT:
        if((wValue != PH_ON) && (wValue != PH_OFF))
 800f4e0:	883b      	ldrh	r3, [r7, #0]
 800f4e2:	2b01      	cmp	r3, #1
 800f4e4:	d00c      	beq.n	800f500 <phhalHw_Pn5180_SetConfig+0x10d8>
 800f4e6:	883b      	ldrh	r3, [r7, #0]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d009      	beq.n	800f500 <phhalHw_Pn5180_SetConfig+0x10d8>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f4ec:	f240 2321 	movw	r3, #545	@ 0x221
 800f4f0:	e3dd      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
 800f4f2:	bf00      	nop
 800f4f4:	f3af 8000 	nop.w
 800f4f8:	51eb851f 	.word	0x51eb851f
 800f4fc:	402b1eb8 	.word	0x402b1eb8
        }

        if(wValue == PH_ON)
 800f500:	883b      	ldrh	r3, [r7, #0]
 800f502:	2b01      	cmp	r3, #1
 800f504:	d10c      	bne.n	800f520 <phhalHw_Pn5180_SetConfig+0x10f8>
        {
            /* Enable RF-ON Interrupt*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_ENABLE, IRQ_ENABLE_RFON_DET_IRQ_SET_ENABLE_MASK));
 800f506:	2280      	movs	r2, #128	@ 0x80
 800f508:	2101      	movs	r1, #1
 800f50a:	6878      	ldr	r0, [r7, #4]
 800f50c:	f001 fdf4 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 800f510:	4603      	mov	r3, r0
 800f512:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f514:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f516:	2b00      	cmp	r3, #0
 800f518:	f000 83af 	beq.w	800fc7a <phhalHw_Pn5180_SetConfig+0x1852>
 800f51c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f51e:	e3c6      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        else
        {
            /* Disable RF-ON Interrupt*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, IRQ_ENABLE,  ~(uint32_t)IRQ_ENABLE_RFON_DET_IRQ_SET_ENABLE_MASK));
 800f520:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800f524:	2101      	movs	r1, #1
 800f526:	6878      	ldr	r0, [r7, #4]
 800f528:	f001 fed2 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 800f52c:	4603      	mov	r3, r0
 800f52e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f530:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f532:	2b00      	cmp	r3, #0
 800f534:	f000 83a1 	beq.w	800fc7a <phhalHw_Pn5180_SetConfig+0x1852>
 800f538:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f53a:	e3b8      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    case PHHAL_HW_CONFIG_NFCIP_STARTBYTE:
        if((wValue != PH_ON) && (wValue != PH_OFF))
 800f53c:	883b      	ldrh	r3, [r7, #0]
 800f53e:	2b01      	cmp	r3, #1
 800f540:	d005      	beq.n	800f54e <phhalHw_Pn5180_SetConfig+0x1126>
 800f542:	883b      	ldrh	r3, [r7, #0]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d002      	beq.n	800f54e <phhalHw_Pn5180_SetConfig+0x1126>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f548:	f240 2321 	movw	r3, #545	@ 0x221
 800f54c:	e3af      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        pDataParams->bNfcipMode = (uint8_t)wValue;
 800f54e:	883b      	ldrh	r3, [r7, #0]
 800f550:	b2da      	uxtb	r2, r3
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        if (pDataParams->bNfcipMode == PH_ON)
        {
            phhalHw_Pn5180_AutoSyncByte(pDataParams);
        }
#endif
        break;
 800f558:	e3a8      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_SET_SYMBOL_SEND:

        /* check parameter */
        if ((wValue != PH_ON) && (wValue != PH_OFF))
 800f55a:	883b      	ldrh	r3, [r7, #0]
 800f55c:	2b01      	cmp	r3, #1
 800f55e:	d005      	beq.n	800f56c <phhalHw_Pn5180_SetConfig+0x1144>
 800f560:	883b      	ldrh	r3, [r7, #0]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d002      	beq.n	800f56c <phhalHw_Pn5180_SetConfig+0x1144>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f566:	f240 2321 	movw	r3, #545	@ 0x221
 800f56a:	e3a0      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* PH_ON implies Clearing Bit-3 (DataEn Bit in TxDataNum). */
        if (wValue == PH_ON)
 800f56c:	883b      	ldrh	r3, [r7, #0]
 800f56e:	2b01      	cmp	r3, #1
 800f570:	d10d      	bne.n	800f58e <phhalHw_Pn5180_SetConfig+0x1166>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, TX_CONFIG,  ~(uint32_t)TX_CONFIG_TX_DATA_ENABLE_MASK));
 800f572:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800f576:	2118      	movs	r1, #24
 800f578:	6878      	ldr	r0, [r7, #4]
 800f57a:	f001 fea9 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 800f57e:	4603      	mov	r3, r0
 800f580:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f582:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f584:	2b00      	cmp	r3, #0
 800f586:	f000 837a 	beq.w	800fc7e <phhalHw_Pn5180_SetConfig+0x1856>
 800f58a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f58c:	e38f      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        /* PH_OFF implies Setting Bit-3 (DataEn Bit in TxDataNum). */
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, TX_CONFIG, TX_CONFIG_TX_DATA_ENABLE_MASK));
 800f58e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800f592:	2118      	movs	r1, #24
 800f594:	6878      	ldr	r0, [r7, #4]
 800f596:	f001 fe25 	bl	80111e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 800f59a:	4603      	mov	r3, r0
 800f59c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f59e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	f000 836c 	beq.w	800fc7e <phhalHw_Pn5180_SetConfig+0x1856>
 800f5a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f5a8:	e381      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        break;

    case PHHAL_HW_CONFIG_SYMBOL_START:

        /* Parameter check */
        if ((pDataParams->bCardType != PHHAL_HW_CARDTYPE_ICODEEPCUID) &&
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f5b0:	2b05      	cmp	r3, #5
 800f5b2:	d00c      	beq.n	800f5ce <phhalHw_Pn5180_SetConfig+0x11a6>
            (pDataParams->bCardType != PHHAL_HW_CARDTYPE_ISO15693) &&
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
        if ((pDataParams->bCardType != PHHAL_HW_CARDTYPE_ICODEEPCUID) &&
 800f5ba:	2b04      	cmp	r3, #4
 800f5bc:	d007      	beq.n	800f5ce <phhalHw_Pn5180_SetConfig+0x11a6>
            (pDataParams->bCardType != PHHAL_HW_CARDTYPE_I18000P3M3))
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
            (pDataParams->bCardType != PHHAL_HW_CARDTYPE_ISO15693) &&
 800f5c4:	2b06      	cmp	r3, #6
 800f5c6:	d002      	beq.n	800f5ce <phhalHw_Pn5180_SetConfig+0x11a6>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_HAL);
 800f5c8:	f240 2325 	movw	r3, #549	@ 0x225
 800f5cc:	e36f      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* Parameter check #2 */
        switch (wValue)
 800f5ce:	883b      	ldrh	r3, [r7, #0]
 800f5d0:	2b07      	cmp	r3, #7
 800f5d2:	d82b      	bhi.n	800f62c <phhalHw_Pn5180_SetConfig+0x1204>
 800f5d4:	a201      	add	r2, pc, #4	@ (adr r2, 800f5dc <phhalHw_Pn5180_SetConfig+0x11b4>)
 800f5d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5da:	bf00      	nop
 800f5dc:	0800f633 	.word	0x0800f633
 800f5e0:	0800f5fd 	.word	0x0800f5fd
 800f5e4:	0800f5fd 	.word	0x0800f5fd
 800f5e8:	0800f62d 	.word	0x0800f62d
 800f5ec:	0800f5fd 	.word	0x0800f5fd
 800f5f0:	0800f60d 	.word	0x0800f60d
 800f5f4:	0800f61d 	.word	0x0800f61d
 800f5f8:	0800f61d 	.word	0x0800f61d
        {
        case PHHAL_HW_SYMBOL_ICODEEPCUID_SSOF:
        case PHHAL_HW_SYMBOL_ICODEEPCUID_LSOF:
        case PHHAL_HW_SYMBOL_ICODEEPCUID_CS:
            if (pDataParams->bCardType != PHHAL_HW_CARDTYPE_ICODEEPCUID)
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f602:	2b05      	cmp	r3, #5
 800f604:	d017      	beq.n	800f636 <phhalHw_Pn5180_SetConfig+0x120e>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f606:	f240 2321 	movw	r3, #545	@ 0x221
 800f60a:	e350      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }
            break;
        case PHHAL_HW_SYMBOL_I15693_SOF:
            if (pDataParams->bCardType != PHHAL_HW_CARDTYPE_ISO15693)
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f612:	2b04      	cmp	r3, #4
 800f614:	d011      	beq.n	800f63a <phhalHw_Pn5180_SetConfig+0x1212>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f616:	f240 2321 	movw	r3, #545	@ 0x221
 800f61a:	e348      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }
            break;
        case PHHAL_HW_SYMBOL_I18000P3M3_PREAMBLE:
        case PHHAL_HW_SYMBOL_I18000P3M3_FSYNC:
            if (pDataParams->bCardType != PHHAL_HW_CARDTYPE_I18000P3M3)
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f622:	2b06      	cmp	r3, #6
 800f624:	d00b      	beq.n	800f63e <phhalHw_Pn5180_SetConfig+0x1216>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f626:	f240 2321 	movw	r3, #545	@ 0x221
 800f62a:	e340      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            }
            break;
        case PH_OFF:
            break;
        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 800f62c:	f240 2323 	movw	r3, #547	@ 0x223
 800f630:	e33d      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            break;
 800f632:	bf00      	nop
 800f634:	e004      	b.n	800f640 <phhalHw_Pn5180_SetConfig+0x1218>
            break;
 800f636:	bf00      	nop
 800f638:	e002      	b.n	800f640 <phhalHw_Pn5180_SetConfig+0x1218>
            break;
 800f63a:	bf00      	nop
 800f63c:	e000      	b.n	800f640 <phhalHw_Pn5180_SetConfig+0x1218>
            break;
 800f63e:	bf00      	nop
        }

        wSizeOfRegTypeValueSets = 0U;
 800f640:	2300      	movs	r3, #0
 800f642:	84bb      	strh	r3, [r7, #36]	@ 0x24

        /*Clear the Bits of TX_CONFIG_TX_START_SYMBOL_MASK & DATA_ENABLE*/
        if(wValue == PH_OFF)
 800f644:	883b      	ldrh	r3, [r7, #0]
 800f646:	2b00      	cmp	r3, #0
 800f648:	d103      	bne.n	800f652 <phhalHw_Pn5180_SetConfig+0x122a>
        {
            dwTemp = (uint32_t) ~( TX_CONFIG_TX_START_SYMBOL_MASK | TX_CONFIG_TX_DATA_ENABLE_MASK);
 800f64a:	f46f 6398 	mvn.w	r3, #1216	@ 0x4c0
 800f64e:	60bb      	str	r3, [r7, #8]
 800f650:	e002      	b.n	800f658 <phhalHw_Pn5180_SetConfig+0x1230>
        }
        else
        {
            dwTemp = (uint32_t) ~( TX_CONFIG_TX_START_SYMBOL_MASK);
 800f652:	f06f 03c0 	mvn.w	r3, #192	@ 0xc0
 800f656:	60bb      	str	r3, [r7, #8]
        }

        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = TX_CONFIG;
 800f658:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f65a:	1c5a      	adds	r2, r3, #1
 800f65c:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800f65e:	3338      	adds	r3, #56	@ 0x38
 800f660:	443b      	add	r3, r7
 800f662:	2218      	movs	r2, #24
 800f664:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 800f668:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f66a:	1c5a      	adds	r2, r3, #1
 800f66c:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800f66e:	3338      	adds	r3, #56	@ 0x38
 800f670:	443b      	add	r3, r7
 800f672:	2203      	movs	r2, #3
 800f674:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 800f678:	68ba      	ldr	r2, [r7, #8]
 800f67a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f67c:	1c59      	adds	r1, r3, #1
 800f67e:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f680:	b2d2      	uxtb	r2, r2
 800f682:	3338      	adds	r3, #56	@ 0x38
 800f684:	443b      	add	r3, r7
 800f686:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 800f68a:	68bb      	ldr	r3, [r7, #8]
 800f68c:	0a1a      	lsrs	r2, r3, #8
 800f68e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f690:	1c59      	adds	r1, r3, #1
 800f692:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f694:	b2d2      	uxtb	r2, r2
 800f696:	3338      	adds	r3, #56	@ 0x38
 800f698:	443b      	add	r3, r7
 800f69a:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 800f69e:	68bb      	ldr	r3, [r7, #8]
 800f6a0:	0c1a      	lsrs	r2, r3, #16
 800f6a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f6a4:	1c59      	adds	r1, r3, #1
 800f6a6:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f6a8:	b2d2      	uxtb	r2, r2
 800f6aa:	3338      	adds	r3, #56	@ 0x38
 800f6ac:	443b      	add	r3, r7
 800f6ae:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 800f6b2:	68bb      	ldr	r3, [r7, #8]
 800f6b4:	0e1a      	lsrs	r2, r3, #24
 800f6b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f6b8:	1c59      	adds	r1, r3, #1
 800f6ba:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f6bc:	b2d2      	uxtb	r2, r2
 800f6be:	3338      	adds	r3, #56	@ 0x38
 800f6c0:	443b      	add	r3, r7
 800f6c2:	f803 2c2c 	strb.w	r2, [r3, #-44]

        dwValue = 0U;
 800f6c6:	2300      	movs	r3, #0
 800f6c8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Set new symbol */
        switch (wValue)
 800f6ca:	883b      	ldrh	r3, [r7, #0]
 800f6cc:	3b01      	subs	r3, #1
 800f6ce:	2b06      	cmp	r3, #6
 800f6d0:	d822      	bhi.n	800f718 <phhalHw_Pn5180_SetConfig+0x12f0>
 800f6d2:	a201      	add	r2, pc, #4	@ (adr r2, 800f6d8 <phhalHw_Pn5180_SetConfig+0x12b0>)
 800f6d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6d8:	0800f6f5 	.word	0x0800f6f5
 800f6dc:	0800f6fb 	.word	0x0800f6fb
 800f6e0:	0800f719 	.word	0x0800f719
 800f6e4:	0800f701 	.word	0x0800f701
 800f6e8:	0800f707 	.word	0x0800f707
 800f6ec:	0800f70d 	.word	0x0800f70d
 800f6f0:	0800f713 	.word	0x0800f713
        {
        case PHHAL_HW_SYMBOL_ICODEEPCUID_SSOF:
            dwValue = 0x3U;
 800f6f4:	2303      	movs	r3, #3
 800f6f6:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 800f6f8:	e00f      	b.n	800f71a <phhalHw_Pn5180_SetConfig+0x12f2>
        case PHHAL_HW_SYMBOL_ICODEEPCUID_LSOF:
            dwValue = 0x1U;
 800f6fa:	2301      	movs	r3, #1
 800f6fc:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 800f6fe:	e00c      	b.n	800f71a <phhalHw_Pn5180_SetConfig+0x12f2>
        case PHHAL_HW_SYMBOL_ICODEEPCUID_CS:
            dwValue = 0x2U;
 800f700:	2302      	movs	r3, #2
 800f702:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 800f704:	e009      	b.n	800f71a <phhalHw_Pn5180_SetConfig+0x12f2>
        case PHHAL_HW_SYMBOL_I15693_SOF:
            dwValue = 0x3U;
 800f706:	2303      	movs	r3, #3
 800f708:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 800f70a:	e006      	b.n	800f71a <phhalHw_Pn5180_SetConfig+0x12f2>
        case PHHAL_HW_SYMBOL_I18000P3M3_PREAMBLE:
            dwValue = 0x1U;
 800f70c:	2301      	movs	r3, #1
 800f70e:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 800f710:	e003      	b.n	800f71a <phhalHw_Pn5180_SetConfig+0x12f2>
        case PHHAL_HW_SYMBOL_I18000P3M3_FSYNC:
            dwValue = 0x2U;
 800f712:	2302      	movs	r3, #2
 800f714:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 800f716:	e000      	b.n	800f71a <phhalHw_Pn5180_SetConfig+0x12f2>
        default:
            break;
 800f718:	bf00      	nop
        }

        /*Set the new value  */
        dwTemp = (uint32_t)((dwValue << TX_CONFIG_TX_START_SYMBOL_POS) & TX_CONFIG_TX_START_SYMBOL_MASK);
 800f71a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f71c:	019b      	lsls	r3, r3, #6
 800f71e:	b2db      	uxtb	r3, r3
 800f720:	60bb      	str	r3, [r7, #8]
        dwTemp |= (uint32_t)((dwValue << TX_CONFIG_TX_DATA_ENABLE_POS) & TX_CONFIG_TX_DATA_ENABLE_MASK);
 800f722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f724:	029b      	lsls	r3, r3, #10
 800f726:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 800f72a:	68bb      	ldr	r3, [r7, #8]
 800f72c:	4313      	orrs	r3, r2
 800f72e:	60bb      	str	r3, [r7, #8]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = TX_CONFIG;
 800f730:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f732:	1c5a      	adds	r2, r3, #1
 800f734:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800f736:	3338      	adds	r3, #56	@ 0x38
 800f738:	443b      	add	r3, r7
 800f73a:	2218      	movs	r2, #24
 800f73c:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 800f740:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f742:	1c5a      	adds	r2, r3, #1
 800f744:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800f746:	3338      	adds	r3, #56	@ 0x38
 800f748:	443b      	add	r3, r7
 800f74a:	2202      	movs	r2, #2
 800f74c:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 800f750:	68ba      	ldr	r2, [r7, #8]
 800f752:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f754:	1c59      	adds	r1, r3, #1
 800f756:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f758:	b2d2      	uxtb	r2, r2
 800f75a:	3338      	adds	r3, #56	@ 0x38
 800f75c:	443b      	add	r3, r7
 800f75e:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 800f762:	68bb      	ldr	r3, [r7, #8]
 800f764:	0a1a      	lsrs	r2, r3, #8
 800f766:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f768:	1c59      	adds	r1, r3, #1
 800f76a:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f76c:	b2d2      	uxtb	r2, r2
 800f76e:	3338      	adds	r3, #56	@ 0x38
 800f770:	443b      	add	r3, r7
 800f772:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 800f776:	68bb      	ldr	r3, [r7, #8]
 800f778:	0c1a      	lsrs	r2, r3, #16
 800f77a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f77c:	1c59      	adds	r1, r3, #1
 800f77e:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f780:	b2d2      	uxtb	r2, r2
 800f782:	3338      	adds	r3, #56	@ 0x38
 800f784:	443b      	add	r3, r7
 800f786:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 800f78a:	68bb      	ldr	r3, [r7, #8]
 800f78c:	0e1a      	lsrs	r2, r3, #24
 800f78e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f790:	1c59      	adds	r1, r3, #1
 800f792:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f794:	b2d2      	uxtb	r2, r2
 800f796:	3338      	adds	r3, #56	@ 0x38
 800f798:	443b      	add	r3, r7
 800f79a:	f803 2c2c 	strb.w	r2, [r3, #-44]

        /*Send the array to the IC*/
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 800f79e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800f7a0:	f107 030c 	add.w	r3, r7, #12
 800f7a4:	4619      	mov	r1, r3
 800f7a6:	6878      	ldr	r0, [r7, #4]
 800f7a8:	f001 fe08 	bl	80113bc <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 800f7ac:	4603      	mov	r3, r0
 800f7ae:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f7b0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	f000 8265 	beq.w	800fc82 <phhalHw_Pn5180_SetConfig+0x185a>
 800f7b8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f7ba:	e278      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        break;

    case PHHAL_HW_CONFIG_SYMBOL_END:

        /* Parameter check */
        if (pDataParams->bCardType != PHHAL_HW_CARDTYPE_ICODEEPCUID)
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f7c2:	2b05      	cmp	r3, #5
 800f7c4:	d002      	beq.n	800f7cc <phhalHw_Pn5180_SetConfig+0x13a4>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_HAL);
 800f7c6:	f240 2325 	movw	r3, #549	@ 0x225
 800f7ca:	e270      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* Parameter check #2 */
        switch (wValue)
 800f7cc:	883b      	ldrh	r3, [r7, #0]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d004      	beq.n	800f7dc <phhalHw_Pn5180_SetConfig+0x13b4>
 800f7d2:	2b03      	cmp	r3, #3
 800f7d4:	d002      	beq.n	800f7dc <phhalHw_Pn5180_SetConfig+0x13b4>
        {
        case PHHAL_HW_SYMBOL_ICODEEPCUID_CEOF:
        case PH_OFF:
            break;
        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f7d6:	f240 2321 	movw	r3, #545	@ 0x221
 800f7da:	e268      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            break;
 800f7dc:	bf00      	nop
        }

        /* Read out TxFrameCon register */

        /* Set new symbol */
        switch (wValue)
 800f7de:	883b      	ldrh	r3, [r7, #0]
 800f7e0:	2b03      	cmp	r3, #3
 800f7e2:	f040 8083 	bne.w	800f8ec <phhalHw_Pn5180_SetConfig+0x14c4>
        {
        case PHHAL_HW_SYMBOL_ICODEEPCUID_CEOF:
            wSizeOfRegTypeValueSets = 0U;
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /*Clear the Bits of TX_CONFIG_TX_STOP_SYMBOL_MASK*/
            dwTemp = (uint32_t) ~( TX_CONFIG_TX_STOP_SYMBOL_MASK );
 800f7ea:	f46f 7340 	mvn.w	r3, #768	@ 0x300
 800f7ee:	60bb      	str	r3, [r7, #8]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = TX_CONFIG;
 800f7f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f7f2:	1c5a      	adds	r2, r3, #1
 800f7f4:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800f7f6:	3338      	adds	r3, #56	@ 0x38
 800f7f8:	443b      	add	r3, r7
 800f7fa:	2218      	movs	r2, #24
 800f7fc:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 800f800:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f802:	1c5a      	adds	r2, r3, #1
 800f804:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800f806:	3338      	adds	r3, #56	@ 0x38
 800f808:	443b      	add	r3, r7
 800f80a:	2203      	movs	r2, #3
 800f80c:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 800f810:	68ba      	ldr	r2, [r7, #8]
 800f812:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f814:	1c59      	adds	r1, r3, #1
 800f816:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f818:	b2d2      	uxtb	r2, r2
 800f81a:	3338      	adds	r3, #56	@ 0x38
 800f81c:	443b      	add	r3, r7
 800f81e:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 800f822:	68bb      	ldr	r3, [r7, #8]
 800f824:	0a1a      	lsrs	r2, r3, #8
 800f826:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f828:	1c59      	adds	r1, r3, #1
 800f82a:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f82c:	b2d2      	uxtb	r2, r2
 800f82e:	3338      	adds	r3, #56	@ 0x38
 800f830:	443b      	add	r3, r7
 800f832:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 800f836:	68bb      	ldr	r3, [r7, #8]
 800f838:	0c1a      	lsrs	r2, r3, #16
 800f83a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f83c:	1c59      	adds	r1, r3, #1
 800f83e:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f840:	b2d2      	uxtb	r2, r2
 800f842:	3338      	adds	r3, #56	@ 0x38
 800f844:	443b      	add	r3, r7
 800f846:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 800f84a:	68bb      	ldr	r3, [r7, #8]
 800f84c:	0e1a      	lsrs	r2, r3, #24
 800f84e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f850:	1c59      	adds	r1, r3, #1
 800f852:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f854:	b2d2      	uxtb	r2, r2
 800f856:	3338      	adds	r3, #56	@ 0x38
 800f858:	443b      	add	r3, r7
 800f85a:	f803 2c2c 	strb.w	r2, [r3, #-44]

            /*Set the new value  */
            dwTemp = (uint32_t)((0x0CU << TX_CONFIG_TX_STOP_SYMBOL_POS) & TX_CONFIG_TX_STOP_SYMBOL_MASK);
 800f85e:	2300      	movs	r3, #0
 800f860:	60bb      	str	r3, [r7, #8]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = TX_CONFIG;
 800f862:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f864:	1c5a      	adds	r2, r3, #1
 800f866:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800f868:	3338      	adds	r3, #56	@ 0x38
 800f86a:	443b      	add	r3, r7
 800f86c:	2218      	movs	r2, #24
 800f86e:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 800f872:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f874:	1c5a      	adds	r2, r3, #1
 800f876:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800f878:	3338      	adds	r3, #56	@ 0x38
 800f87a:	443b      	add	r3, r7
 800f87c:	2202      	movs	r2, #2
 800f87e:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 800f882:	68ba      	ldr	r2, [r7, #8]
 800f884:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f886:	1c59      	adds	r1, r3, #1
 800f888:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f88a:	b2d2      	uxtb	r2, r2
 800f88c:	3338      	adds	r3, #56	@ 0x38
 800f88e:	443b      	add	r3, r7
 800f890:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	0a1a      	lsrs	r2, r3, #8
 800f898:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f89a:	1c59      	adds	r1, r3, #1
 800f89c:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f89e:	b2d2      	uxtb	r2, r2
 800f8a0:	3338      	adds	r3, #56	@ 0x38
 800f8a2:	443b      	add	r3, r7
 800f8a4:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 800f8a8:	68bb      	ldr	r3, [r7, #8]
 800f8aa:	0c1a      	lsrs	r2, r3, #16
 800f8ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f8ae:	1c59      	adds	r1, r3, #1
 800f8b0:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f8b2:	b2d2      	uxtb	r2, r2
 800f8b4:	3338      	adds	r3, #56	@ 0x38
 800f8b6:	443b      	add	r3, r7
 800f8b8:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 800f8bc:	68bb      	ldr	r3, [r7, #8]
 800f8be:	0e1a      	lsrs	r2, r3, #24
 800f8c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f8c2:	1c59      	adds	r1, r3, #1
 800f8c4:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f8c6:	b2d2      	uxtb	r2, r2
 800f8c8:	3338      	adds	r3, #56	@ 0x38
 800f8ca:	443b      	add	r3, r7
 800f8cc:	f803 2c2c 	strb.w	r2, [r3, #-44]

            /*Send the array to the IC*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 800f8d0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800f8d2:	f107 030c 	add.w	r3, r7, #12
 800f8d6:	4619      	mov	r1, r3
 800f8d8:	6878      	ldr	r0, [r7, #4]
 800f8da:	f001 fd6f 	bl	80113bc <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 800f8de:	4603      	mov	r3, r0
 800f8e0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f8e2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d003      	beq.n	800f8f0 <phhalHw_Pn5180_SetConfig+0x14c8>
 800f8e8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f8ea:	e1e0      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            break;
        default:
            break;
 800f8ec:	bf00      	nop
 800f8ee:	e1dd      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
            break;
 800f8f0:	bf00      	nop
        }

        break;
 800f8f2:	e1db      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_CRCTYPE:

        if(!(wValue & (PHHAL_HW_CRCTYPE_CRC5 | PHHAL_HW_CRCTYPE_CRC16 | PHHAL_HW_CRCOPTION_INVERTED)))
 800f8f4:	883a      	ldrh	r2, [r7, #0]
 800f8f6:	f240 1303 	movw	r3, #259	@ 0x103
 800f8fa:	4013      	ands	r3, r2
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d102      	bne.n	800f906 <phhalHw_Pn5180_SetConfig+0x14de>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f900:	f240 2321 	movw	r3, #545	@ 0x221
 800f904:	e1d3      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>

        /* in case of 18000P3M3 for CRC5 calculation we need preset value of 9 which is not supported by
        * So flag is enable to perform software calculation of CRC5 in Pn5180 HAL
        */

        dwValue = 0U;
 800f906:	2300      	movs	r3, #0
 800f908:	633b      	str	r3, [r7, #48]	@ 0x30
        /*dwRegister will contain all the bits that need to be zeroed out*/
        dwRegister = 0U;
 800f90a:	2300      	movs	r3, #0
 800f90c:	637b      	str	r3, [r7, #52]	@ 0x34

        if((0U != ((wValue & PHHAL_HW_CRCTYPE_CRC5))) && (pDataParams->bCardType == PHHAL_HW_CARDTYPE_I18000P3M3))
 800f90e:	883b      	ldrh	r3, [r7, #0]
 800f910:	f003 0301 	and.w	r3, r3, #1
 800f914:	2b00      	cmp	r3, #0
 800f916:	d015      	beq.n	800f944 <phhalHw_Pn5180_SetConfig+0x151c>
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f91e:	2b06      	cmp	r3, #6
 800f920:	d110      	bne.n	800f944 <phhalHw_Pn5180_SetConfig+0x151c>
        {
            dwValue |= CRC_TX_CONFIG_TX_CRC_TYPE_MASK;
 800f922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f924:	f043 0304 	orr.w	r3, r3, #4
 800f928:	633b      	str	r3, [r7, #48]	@ 0x30
            dwRegister |= CRC_TX_CONFIG_TX_CRC_INV_MASK;
 800f92a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f92c:	f043 0302 	orr.w	r3, r3, #2
 800f930:	637b      	str	r3, [r7, #52]	@ 0x34
            dwRegister |= CRC_TX_CONFIG_TX_CRC_PRESET_SEL_MASK;
 800f932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f934:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 800f938:	637b      	str	r3, [r7, #52]	@ 0x34
            dwValue |= (0x5U << CRC_TX_CONFIG_TX_CRC_PRESET_SEL_POS);
 800f93a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f93c:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 800f940:	633b      	str	r3, [r7, #48]	@ 0x30
 800f942:	e008      	b.n	800f956 <phhalHw_Pn5180_SetConfig+0x152e>
        }
        else if(0U != (wValue & PHHAL_HW_CRCTYPE_CRC16))
 800f944:	883b      	ldrh	r3, [r7, #0]
 800f946:	f003 0302 	and.w	r3, r3, #2
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d003      	beq.n	800f956 <phhalHw_Pn5180_SetConfig+0x152e>
        {
            dwRegister |= CRC_TX_CONFIG_TX_CRC_TYPE_MASK;
 800f94e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f950:	f043 0304 	orr.w	r3, r3, #4
 800f954:	637b      	str	r3, [r7, #52]	@ 0x34
        else
        {
            /* QAC */
        }

        if(0U != (wValue & PHHAL_HW_CRCOPTION_INVERTED))
 800f956:	883b      	ldrh	r3, [r7, #0]
 800f958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d004      	beq.n	800f96a <phhalHw_Pn5180_SetConfig+0x1542>
        {
            dwValue |= CRC_TX_CONFIG_TX_CRC_INV_MASK;
 800f960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f962:	f043 0302 	orr.w	r3, r3, #2
 800f966:	633b      	str	r3, [r7, #48]	@ 0x30
 800f968:	e003      	b.n	800f972 <phhalHw_Pn5180_SetConfig+0x154a>
        }
        else
        {
            dwRegister |= CRC_TX_CONFIG_TX_CRC_INV_MASK;
 800f96a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f96c:	f043 0302 	orr.w	r3, r3, #2
 800f970:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        if ((pDataParams->bCardType == PHHAL_HW_CARDTYPE_I18000P3M3) && (0U != ((wValue & PHHAL_HW_CRCTYPE_CRC16))))
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f978:	2b06      	cmp	r3, #6
 800f97a:	d10c      	bne.n	800f996 <phhalHw_Pn5180_SetConfig+0x156e>
 800f97c:	883b      	ldrh	r3, [r7, #0]
 800f97e:	f003 0302 	and.w	r3, r3, #2
 800f982:	2b00      	cmp	r3, #0
 800f984:	d007      	beq.n	800f996 <phhalHw_Pn5180_SetConfig+0x156e>
        {
            dwRegister |= CRC_TX_CONFIG_TX_CRC_PRESET_SEL_MASK;
 800f986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f988:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 800f98c:	637b      	str	r3, [r7, #52]	@ 0x34
            dwValue |= (0x3U << CRC_TX_CONFIG_TX_CRC_PRESET_SEL_POS);
 800f98e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f990:	f043 0318 	orr.w	r3, r3, #24
 800f994:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        wSizeOfRegTypeValueSets = 0U;
 800f996:	2300      	movs	r3, #0
 800f998:	84bb      	strh	r3, [r7, #36]	@ 0x24

        /*Clear the Bits */
        dwTemp = (uint32_t) ~( dwRegister );
 800f99a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f99c:	43db      	mvns	r3, r3
 800f99e:	60bb      	str	r3, [r7, #8]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_TX_CONFIG;
 800f9a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f9a2:	1c5a      	adds	r2, r3, #1
 800f9a4:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800f9a6:	3338      	adds	r3, #56	@ 0x38
 800f9a8:	443b      	add	r3, r7
 800f9aa:	2219      	movs	r2, #25
 800f9ac:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 800f9b0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f9b2:	1c5a      	adds	r2, r3, #1
 800f9b4:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800f9b6:	3338      	adds	r3, #56	@ 0x38
 800f9b8:	443b      	add	r3, r7
 800f9ba:	2203      	movs	r2, #3
 800f9bc:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 800f9c0:	68ba      	ldr	r2, [r7, #8]
 800f9c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f9c4:	1c59      	adds	r1, r3, #1
 800f9c6:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f9c8:	b2d2      	uxtb	r2, r2
 800f9ca:	3338      	adds	r3, #56	@ 0x38
 800f9cc:	443b      	add	r3, r7
 800f9ce:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 800f9d2:	68bb      	ldr	r3, [r7, #8]
 800f9d4:	0a1a      	lsrs	r2, r3, #8
 800f9d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f9d8:	1c59      	adds	r1, r3, #1
 800f9da:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f9dc:	b2d2      	uxtb	r2, r2
 800f9de:	3338      	adds	r3, #56	@ 0x38
 800f9e0:	443b      	add	r3, r7
 800f9e2:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 800f9e6:	68bb      	ldr	r3, [r7, #8]
 800f9e8:	0c1a      	lsrs	r2, r3, #16
 800f9ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f9ec:	1c59      	adds	r1, r3, #1
 800f9ee:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800f9f0:	b2d2      	uxtb	r2, r2
 800f9f2:	3338      	adds	r3, #56	@ 0x38
 800f9f4:	443b      	add	r3, r7
 800f9f6:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 800f9fa:	68bb      	ldr	r3, [r7, #8]
 800f9fc:	0e1a      	lsrs	r2, r3, #24
 800f9fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fa00:	1c59      	adds	r1, r3, #1
 800fa02:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800fa04:	b2d2      	uxtb	r2, r2
 800fa06:	3338      	adds	r3, #56	@ 0x38
 800fa08:	443b      	add	r3, r7
 800fa0a:	f803 2c2c 	strb.w	r2, [r3, #-44]

        /*Set the new value  */
        dwTemp = dwValue;
 800fa0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa10:	60bb      	str	r3, [r7, #8]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_TX_CONFIG;
 800fa12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fa14:	1c5a      	adds	r2, r3, #1
 800fa16:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800fa18:	3338      	adds	r3, #56	@ 0x38
 800fa1a:	443b      	add	r3, r7
 800fa1c:	2219      	movs	r2, #25
 800fa1e:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 800fa22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fa24:	1c5a      	adds	r2, r3, #1
 800fa26:	84ba      	strh	r2, [r7, #36]	@ 0x24
 800fa28:	3338      	adds	r3, #56	@ 0x38
 800fa2a:	443b      	add	r3, r7
 800fa2c:	2202      	movs	r2, #2
 800fa2e:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 800fa32:	68ba      	ldr	r2, [r7, #8]
 800fa34:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fa36:	1c59      	adds	r1, r3, #1
 800fa38:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800fa3a:	b2d2      	uxtb	r2, r2
 800fa3c:	3338      	adds	r3, #56	@ 0x38
 800fa3e:	443b      	add	r3, r7
 800fa40:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 800fa44:	68bb      	ldr	r3, [r7, #8]
 800fa46:	0a1a      	lsrs	r2, r3, #8
 800fa48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fa4a:	1c59      	adds	r1, r3, #1
 800fa4c:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800fa4e:	b2d2      	uxtb	r2, r2
 800fa50:	3338      	adds	r3, #56	@ 0x38
 800fa52:	443b      	add	r3, r7
 800fa54:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 800fa58:	68bb      	ldr	r3, [r7, #8]
 800fa5a:	0c1a      	lsrs	r2, r3, #16
 800fa5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fa5e:	1c59      	adds	r1, r3, #1
 800fa60:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800fa62:	b2d2      	uxtb	r2, r2
 800fa64:	3338      	adds	r3, #56	@ 0x38
 800fa66:	443b      	add	r3, r7
 800fa68:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 800fa6c:	68bb      	ldr	r3, [r7, #8]
 800fa6e:	0e1a      	lsrs	r2, r3, #24
 800fa70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fa72:	1c59      	adds	r1, r3, #1
 800fa74:	84b9      	strh	r1, [r7, #36]	@ 0x24
 800fa76:	b2d2      	uxtb	r2, r2
 800fa78:	3338      	adds	r3, #56	@ 0x38
 800fa7a:	443b      	add	r3, r7
 800fa7c:	f803 2c2c 	strb.w	r2, [r3, #-44]

        /*Send the array to the IC*/
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 800fa80:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800fa82:	f107 030c 	add.w	r3, r7, #12
 800fa86:	4619      	mov	r1, r3
 800fa88:	6878      	ldr	r0, [r7, #4]
 800fa8a:	f001 fc97 	bl	80113bc <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 800fa8e:	4603      	mov	r3, r0
 800fa90:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800fa92:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	f000 80f6 	beq.w	800fc86 <phhalHw_Pn5180_SetConfig+0x185e>
 800fa9a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fa9c:	e107      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>

        break;

    case PHHAL_HW_CONFIG_MFHALTED:
        if((wValue != PH_ON) && (wValue != PH_OFF))
 800fa9e:	883b      	ldrh	r3, [r7, #0]
 800faa0:	2b01      	cmp	r3, #1
 800faa2:	d005      	beq.n	800fab0 <phhalHw_Pn5180_SetConfig+0x1688>
 800faa4:	883b      	ldrh	r3, [r7, #0]
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d002      	beq.n	800fab0 <phhalHw_Pn5180_SetConfig+0x1688>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800faaa:	f240 2321 	movw	r3, #545	@ 0x221
 800faae:	e0fe      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        if(wValue == PH_ON)
 800fab0:	883b      	ldrh	r3, [r7, #0]
 800fab2:	2b01      	cmp	r3, #1
 800fab4:	d111      	bne.n	800fada <phhalHw_Pn5180_SetConfig+0x16b2>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp,
 800fab6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800faba:	2100      	movs	r1, #0
 800fabc:	6878      	ldr	r0, [r7, #4]
 800fabe:	f001 fb91 	bl	80111e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 800fac2:	4603      	mov	r3, r0
 800fac4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800fac6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d001      	beq.n	800fad0 <phhalHw_Pn5180_SetConfig+0x16a8>
 800facc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800face:	e0ee      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, SYSTEM_CONFIG, SYSTEM_CONFIG_AUTOCOLL_STATE_A_MASK));
           pDataParams->bCardMode  = PH_ON;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	2201      	movs	r2, #1
 800fad4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            PH_CHECK_SUCCESS_FCT(statusTmp,
                phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, SYSTEM_CONFIG, (uint32_t)~SYSTEM_CONFIG_AUTOCOLL_STATE_A_MASK));
            pDataParams->bCardMode  = PH_OFF;

        }
        break;
 800fad8:	e0e8      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
            PH_CHECK_SUCCESS_FCT(statusTmp,
 800fada:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800fade:	2100      	movs	r1, #0
 800fae0:	6878      	ldr	r0, [r7, #4]
 800fae2:	f001 fbf5 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 800fae6:	4603      	mov	r3, r0
 800fae8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800faea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800faec:	2b00      	cmp	r3, #0
 800faee:	d001      	beq.n	800faf4 <phhalHw_Pn5180_SetConfig+0x16cc>
 800faf0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800faf2:	e0dc      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            pDataParams->bCardMode  = PH_OFF;
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	2200      	movs	r2, #0
 800faf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
        break;
 800fafc:	e0d6      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_POLL_GUARD_TIME_US:
        /* Disable Poll guard time. */
        if (wValue == 0x00U)
 800fafe:	883b      	ldrh	r3, [r7, #0]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d101      	bne.n	800fb08 <phhalHw_Pn5180_SetConfig+0x16e0>
        {
            return PH_ERR_SUCCESS;
 800fb04:	2300      	movs	r3, #0
 800fb06:	e0d2      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }
        pDataParams->bPollGuardTimeFlag = PH_ON;
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	2201      	movs	r2, #1
 800fb0c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        phOsal_EventClear(&xEventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_GT_EXP, NULL);
 800fb10:	2300      	movs	r3, #0
 800fb12:	2202      	movs	r2, #2
 800fb14:	2100      	movs	r1, #0
 800fb16:	4868      	ldr	r0, [pc, #416]	@ (800fcb8 <phhalHw_Pn5180_SetConfig+0x1890>)
 800fb18:	f009 fa3e 	bl	8018f98 <phOsal_EventClear>
        PH_CHECK_SUCCESS_FCT(statusTmp, phDriver_TimerStart(PH_DRIVER_TIMER_MICRO_SECS, wValue,
 800fb1c:	883b      	ldrh	r3, [r7, #0]
 800fb1e:	4a67      	ldr	r2, [pc, #412]	@ (800fcbc <phhalHw_Pn5180_SetConfig+0x1894>)
 800fb20:	4619      	mov	r1, r3
 800fb22:	4867      	ldr	r0, [pc, #412]	@ (800fcc0 <phhalHw_Pn5180_SetConfig+0x1898>)
 800fb24:	f009 f88e 	bl	8018c44 <phDriver_TimerStart>
 800fb28:	4603      	mov	r3, r0
 800fb2a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800fb2c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	f000 80ab 	beq.w	800fc8a <phhalHw_Pn5180_SetConfig+0x1862>
 800fb34:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fb36:	e0ba      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                phhalHw_Pn5180_GuardTimeCallBck));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD:
        if ((wValue == PH_ON) && (pDataParams->bOpeMode != RD_LIB_MODE_FELICA))
 800fb38:	883b      	ldrh	r3, [r7, #0]
 800fb3a:	2b01      	cmp	r3, #1
 800fb3c:	d107      	bne.n	800fb4e <phhalHw_Pn5180_SetConfig+0x1726>
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800fb44:	2b04      	cmp	r3, #4
 800fb46:	d002      	beq.n	800fb4e <phhalHw_Pn5180_SetConfig+0x1726>
        {
            /* Before Setting FELICA_EMD bit, OpeMode need to be configured to RD_LIB_MODE_FELICA */
            return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_HAL);
 800fb48:	f240 2325 	movw	r3, #549	@ 0x225
 800fb4c:	e0af      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* Configure FeliCa EMD enable bit in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 800fb4e:	883b      	ldrh	r3, [r7, #0]
 800fb50:	2201      	movs	r2, #1
 800fb52:	4619      	mov	r1, r3
 800fb54:	6878      	ldr	r0, [r7, #4]
 800fb56:	f002 fe9b 	bl	8012890 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit>
 800fb5a:	4603      	mov	r3, r0
 800fb5c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800fb5e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	f000 8094 	beq.w	800fc8e <phhalHw_Pn5180_SetConfig+0x1866>
 800fb66:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fb68:	e0a1      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            phhalHw_Pn5180_SetConfig_FelicaEmdRegBit(pDataParams, wValue, (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_ENABLE_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_LEN_CHECK:
        /* Configure EMD length byte check enable bit in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 800fb6a:	883b      	ldrh	r3, [r7, #0]
 800fb6c:	2202      	movs	r2, #2
 800fb6e:	4619      	mov	r1, r3
 800fb70:	6878      	ldr	r0, [r7, #4]
 800fb72:	f002 fe8d 	bl	8012890 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit>
 800fb76:	4603      	mov	r3, r0
 800fb78:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800fb7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	f000 8088 	beq.w	800fc92 <phhalHw_Pn5180_SetConfig+0x186a>
 800fb82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fb84:	e093      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            phhalHw_Pn5180_SetConfig_FelicaEmdRegBit(pDataParams, wValue, (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_LEN_CHECK_ENABLE_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_RC_CHECK:
        /* Configure RC byte check enable bit in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 800fb86:	883b      	ldrh	r3, [r7, #0]
 800fb88:	2204      	movs	r2, #4
 800fb8a:	4619      	mov	r1, r3
 800fb8c:	6878      	ldr	r0, [r7, #4]
 800fb8e:	f002 fe7f 	bl	8012890 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit>
 800fb92:	4603      	mov	r3, r0
 800fb94:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800fb96:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d07c      	beq.n	800fc96 <phhalHw_Pn5180_SetConfig+0x186e>
 800fb9c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fb9e:	e086      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            phhalHw_Pn5180_SetConfig_FelicaEmdRegBit(pDataParams, wValue, (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_RC_CHECK_ENABLE_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_PROTOCOL_ERR_CHECK:
        /* Configure Protocol error check enable bit in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 800fba0:	883b      	ldrh	r3, [r7, #0]
 800fba2:	2208      	movs	r2, #8
 800fba4:	4619      	mov	r1, r3
 800fba6:	6878      	ldr	r0, [r7, #4]
 800fba8:	f002 fe72 	bl	8012890 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit>
 800fbac:	4603      	mov	r3, r0
 800fbae:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800fbb0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d071      	beq.n	800fc9a <phhalHw_Pn5180_SetConfig+0x1872>
 800fbb6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fbb8:	e079      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            phhalHw_Pn5180_SetConfig_FelicaEmdRegBit(pDataParams, wValue, (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_PROTOCOL_ERR_CHECK_ENABLE_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_INTEGRITY_ERR_CHECK:
        /* Configure Integrity error check enable bit in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 800fbba:	883b      	ldrh	r3, [r7, #0]
 800fbbc:	2210      	movs	r2, #16
 800fbbe:	4619      	mov	r1, r3
 800fbc0:	6878      	ldr	r0, [r7, #4]
 800fbc2:	f002 fe65 	bl	8012890 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit>
 800fbc6:	4603      	mov	r3, r0
 800fbc8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800fbca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d066      	beq.n	800fc9e <phhalHw_Pn5180_SetConfig+0x1876>
 800fbd0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fbd2:	e06c      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
            phhalHw_Pn5180_SetConfig_FelicaEmdRegBit(pDataParams, wValue, (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_INTEGRITY_ERR_CHECK_ENABLE_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_LEN_BYTE_MIN:
        /* Configure min length byte value in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 800fbd4:	8839      	ldrh	r1, [r7, #0]
 800fbd6:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800fbda:	2208      	movs	r2, #8
 800fbdc:	6878      	ldr	r0, [r7, #4]
 800fbde:	f002 fea3 	bl	8012928 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte>
 800fbe2:	4603      	mov	r3, r0
 800fbe4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800fbe6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d05a      	beq.n	800fca2 <phhalHw_Pn5180_SetConfig+0x187a>
 800fbec:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fbee:	e05e      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_LENGTH_BYTE_MIN_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_LEN_BYTE_MAX:
        /* Configure max length byte value in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 800fbf0:	8839      	ldrh	r1, [r7, #0]
 800fbf2:	f44f 037f 	mov.w	r3, #16711680	@ 0xff0000
 800fbf6:	2210      	movs	r2, #16
 800fbf8:	6878      	ldr	r0, [r7, #4]
 800fbfa:	f002 fe95 	bl	8012928 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte>
 800fbfe:	4603      	mov	r3, r0
 800fc00:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800fc02:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d04e      	beq.n	800fca6 <phhalHw_Pn5180_SetConfig+0x187e>
 800fc08:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fc0a:	e050      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_LENGTH_BYTE_MAX_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_RC_BYTE_VAL:
        /* Configure RC byte value in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 800fc0c:	8839      	ldrh	r1, [r7, #0]
 800fc0e:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 800fc12:	2218      	movs	r2, #24
 800fc14:	6878      	ldr	r0, [r7, #4]
 800fc16:	f002 fe87 	bl	8012928 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte>
 800fc1a:	4603      	mov	r3, r0
 800fc1c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800fc1e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d042      	beq.n	800fcaa <phhalHw_Pn5180_SetConfig+0x1882>
 800fc24:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fc26:	e042      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
                (uint8_t)FELICA_EMD_CONTROL_FELICA_EMD_RC_BYTE_VALUE_POS,
                (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_RC_BYTE_VALUE_MASK));
        break;

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 800fc28:	f240 2323 	movw	r3, #547	@ 0x223
 800fc2c:	e03f      	b.n	800fcae <phhalHw_Pn5180_SetConfig+0x1886>
        break;
 800fc2e:	bf00      	nop
 800fc30:	e03c      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc32:	bf00      	nop
 800fc34:	e03a      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc36:	bf00      	nop
 800fc38:	e038      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc3a:	bf00      	nop
 800fc3c:	e036      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc3e:	bf00      	nop
 800fc40:	e034      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc42:	bf00      	nop
 800fc44:	e032      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc46:	bf00      	nop
 800fc48:	e030      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc4a:	bf00      	nop
 800fc4c:	e02e      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc4e:	bf00      	nop
 800fc50:	e02c      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc52:	bf00      	nop
 800fc54:	e02a      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc56:	bf00      	nop
 800fc58:	e028      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc5a:	bf00      	nop
 800fc5c:	e026      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc5e:	bf00      	nop
 800fc60:	e024      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc62:	bf00      	nop
 800fc64:	e022      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc66:	bf00      	nop
 800fc68:	e020      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc6a:	bf00      	nop
 800fc6c:	e01e      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc6e:	bf00      	nop
 800fc70:	e01c      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc72:	bf00      	nop
 800fc74:	e01a      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc76:	bf00      	nop
 800fc78:	e018      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc7a:	bf00      	nop
 800fc7c:	e016      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc7e:	bf00      	nop
 800fc80:	e014      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc82:	bf00      	nop
 800fc84:	e012      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc86:	bf00      	nop
 800fc88:	e010      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc8a:	bf00      	nop
 800fc8c:	e00e      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc8e:	bf00      	nop
 800fc90:	e00c      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc92:	bf00      	nop
 800fc94:	e00a      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc96:	bf00      	nop
 800fc98:	e008      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc9a:	bf00      	nop
 800fc9c:	e006      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fc9e:	bf00      	nop
 800fca0:	e004      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fca2:	bf00      	nop
 800fca4:	e002      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fca6:	bf00      	nop
 800fca8:	e000      	b.n	800fcac <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 800fcaa:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 800fcac:	2300      	movs	r3, #0
}
 800fcae:	4618      	mov	r0, r3
 800fcb0:	3738      	adds	r7, #56	@ 0x38
 800fcb2:	46bd      	mov	sp, r7
 800fcb4:	bdb0      	pop	{r4, r5, r7, pc}
 800fcb6:	bf00      	nop
 800fcb8:	20001870 	.word	0x20001870
 800fcbc:	0800d549 	.word	0x0800d549
 800fcc0:	000f4240 	.word	0x000f4240

0800fcc4 <phhalHw_Pn5180_GetConfig>:
phStatus_t phhalHw_Pn5180_GetConfig(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wConfig,
    uint16_t * pValue
    )
{
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b08a      	sub	sp, #40	@ 0x28
 800fcc8:	af02      	add	r7, sp, #8
 800fcca:	60f8      	str	r0, [r7, #12]
 800fccc:	460b      	mov	r3, r1
 800fcce:	607a      	str	r2, [r7, #4]
 800fcd0:	817b      	strh	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t *   PH_MEMLOC_REM pBuffer = NULL;
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	61bb      	str	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wBufferLen = 0;
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	82fb      	strh	r3, [r7, #22]
    uint16_t    PH_MEMLOC_REM wBufferSize;
    uint32_t    PH_MEMLOC_REM dwRegister;

    /* Check all the pointers */
    PH_ASSERT_NULL(pValue);
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d101      	bne.n	800fce4 <phhalHw_Pn5180_GetConfig+0x20>
 800fce0:	2321      	movs	r3, #33	@ 0x21
 800fce2:	e281      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>

    switch(wConfig)
 800fce4:	897b      	ldrh	r3, [r7, #10]
 800fce6:	f248 0250 	movw	r2, #32848	@ 0x8050
 800fcea:	4293      	cmp	r3, r2
 800fcec:	f000 817f 	beq.w	800ffee <phhalHw_Pn5180_GetConfig+0x32a>
 800fcf0:	f248 0250 	movw	r2, #32848	@ 0x8050
 800fcf4:	4293      	cmp	r3, r2
 800fcf6:	f300 8273 	bgt.w	80101e0 <phhalHw_Pn5180_GetConfig+0x51c>
 800fcfa:	f248 0212 	movw	r2, #32786	@ 0x8012
 800fcfe:	4293      	cmp	r3, r2
 800fd00:	f000 814c 	beq.w	800ff9c <phhalHw_Pn5180_GetConfig+0x2d8>
 800fd04:	f248 0212 	movw	r2, #32786	@ 0x8012
 800fd08:	4293      	cmp	r3, r2
 800fd0a:	f300 8269 	bgt.w	80101e0 <phhalHw_Pn5180_GetConfig+0x51c>
 800fd0e:	f248 0211 	movw	r2, #32785	@ 0x8011
 800fd12:	4293      	cmp	r3, r2
 800fd14:	f000 8131 	beq.w	800ff7a <phhalHw_Pn5180_GetConfig+0x2b6>
 800fd18:	f248 0211 	movw	r2, #32785	@ 0x8011
 800fd1c:	4293      	cmp	r3, r2
 800fd1e:	f300 825f 	bgt.w	80101e0 <phhalHw_Pn5180_GetConfig+0x51c>
 800fd22:	2b5f      	cmp	r3, #95	@ 0x5f
 800fd24:	f300 80ca 	bgt.w	800febc <phhalHw_Pn5180_GetConfig+0x1f8>
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	f2c0 8259 	blt.w	80101e0 <phhalHw_Pn5180_GetConfig+0x51c>
 800fd2e:	2b5f      	cmp	r3, #95	@ 0x5f
 800fd30:	f200 8256 	bhi.w	80101e0 <phhalHw_Pn5180_GetConfig+0x51c>
 800fd34:	a201      	add	r2, pc, #4	@ (adr r2, 800fd3c <phhalHw_Pn5180_GetConfig+0x78>)
 800fd36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd3a:	bf00      	nop
 800fd3c:	0800fee3 	.word	0x0800fee3
 800fd40:	0800fee3 	.word	0x0800fee3
 800fd44:	0800fee3 	.word	0x0800fee3
 800fd48:	0800fee3 	.word	0x0800fee3
 800fd4c:	0800fef3 	.word	0x0800fef3
 800fd50:	080101e1 	.word	0x080101e1
 800fd54:	0800fee3 	.word	0x0800fee3
 800fd58:	0800fee3 	.word	0x0800fee3
 800fd5c:	0800fee3 	.word	0x0800fee3
 800fd60:	0800fee3 	.word	0x0800fee3
 800fd64:	0800fee3 	.word	0x0800fee3
 800fd68:	0800fee3 	.word	0x0800fee3
 800fd6c:	0800fee3 	.word	0x0800fee3
 800fd70:	0800fefd 	.word	0x0800fefd
 800fd74:	0800ff41 	.word	0x0800ff41
 800fd78:	0800fee3 	.word	0x0800fee3
 800fd7c:	080101e1 	.word	0x080101e1
 800fd80:	080101e1 	.word	0x080101e1
 800fd84:	080101e1 	.word	0x080101e1
 800fd88:	0800ffcd 	.word	0x0800ffcd
 800fd8c:	0800ffd7 	.word	0x0800ffd7
 800fd90:	080101e1 	.word	0x080101e1
 800fd94:	080101e1 	.word	0x080101e1
 800fd98:	080101e1 	.word	0x080101e1
 800fd9c:	080101e1 	.word	0x080101e1
 800fda0:	080101e1 	.word	0x080101e1
 800fda4:	080101e1 	.word	0x080101e1
 800fda8:	080101e1 	.word	0x080101e1
 800fdac:	080101e1 	.word	0x080101e1
 800fdb0:	080101e1 	.word	0x080101e1
 800fdb4:	080101e1 	.word	0x080101e1
 800fdb8:	080101e1 	.word	0x080101e1
 800fdbc:	0800ffe1 	.word	0x0800ffe1
 800fdc0:	08010195 	.word	0x08010195
 800fdc4:	080101e1 	.word	0x080101e1
 800fdc8:	080101e1 	.word	0x080101e1
 800fdcc:	080101e1 	.word	0x080101e1
 800fdd0:	080101e1 	.word	0x080101e1
 800fdd4:	080101e1 	.word	0x080101e1
 800fdd8:	080101e1 	.word	0x080101e1
 800fddc:	080101e1 	.word	0x080101e1
 800fde0:	080101e1 	.word	0x080101e1
 800fde4:	080101e1 	.word	0x080101e1
 800fde8:	080101e1 	.word	0x080101e1
 800fdec:	080101e1 	.word	0x080101e1
 800fdf0:	080101e1 	.word	0x080101e1
 800fdf4:	0800fffd 	.word	0x0800fffd
 800fdf8:	0800fef3 	.word	0x0800fef3
 800fdfc:	08010017 	.word	0x08010017
 800fe00:	08010021 	.word	0x08010021
 800fe04:	0801004f 	.word	0x0801004f
 800fe08:	0801007d 	.word	0x0801007d
 800fe0c:	080100ab 	.word	0x080100ab
 800fe10:	080101e1 	.word	0x080101e1
 800fe14:	080101e1 	.word	0x080101e1
 800fe18:	080101e1 	.word	0x080101e1
 800fe1c:	080101e1 	.word	0x080101e1
 800fe20:	080101e1 	.word	0x080101e1
 800fe24:	080101e1 	.word	0x080101e1
 800fe28:	080101e1 	.word	0x080101e1
 800fe2c:	080101e1 	.word	0x080101e1
 800fe30:	080101e1 	.word	0x080101e1
 800fe34:	080101e1 	.word	0x080101e1
 800fe38:	080101e1 	.word	0x080101e1
 800fe3c:	080101e1 	.word	0x080101e1
 800fe40:	080101e1 	.word	0x080101e1
 800fe44:	080101e1 	.word	0x080101e1
 800fe48:	080101e1 	.word	0x080101e1
 800fe4c:	080101e1 	.word	0x080101e1
 800fe50:	080101e1 	.word	0x080101e1
 800fe54:	080101e1 	.word	0x080101e1
 800fe58:	080101e1 	.word	0x080101e1
 800fe5c:	080101e1 	.word	0x080101e1
 800fe60:	080101e1 	.word	0x080101e1
 800fe64:	080101e1 	.word	0x080101e1
 800fe68:	080101e1 	.word	0x080101e1
 800fe6c:	080101e1 	.word	0x080101e1
 800fe70:	080101e1 	.word	0x080101e1
 800fe74:	080101e1 	.word	0x080101e1
 800fe78:	080101e1 	.word	0x080101e1
 800fe7c:	080101e1 	.word	0x080101e1
 800fe80:	080101e1 	.word	0x080101e1
 800fe84:	08010129 	.word	0x08010129
 800fe88:	080100f5 	.word	0x080100f5
 800fe8c:	0801011b 	.word	0x0801011b
 800fe90:	0801015f 	.word	0x0801015f
 800fe94:	080101e1 	.word	0x080101e1
 800fe98:	080101e1 	.word	0x080101e1
 800fe9c:	080101e1 	.word	0x080101e1
 800fea0:	08010111 	.word	0x08010111
 800fea4:	0800fec7 	.word	0x0800fec7
 800fea8:	080101e1 	.word	0x080101e1
 800feac:	08010103 	.word	0x08010103
 800feb0:	080101e1 	.word	0x080101e1
 800feb4:	0800fed5 	.word	0x0800fed5
 800feb8:	080101a3 	.word	0x080101a3
 800febc:	f248 0210 	movw	r2, #32784	@ 0x8010
 800fec0:	4293      	cmp	r3, r2
 800fec2:	d055      	beq.n	800ff70 <phhalHw_Pn5180_GetConfig+0x2ac>
 800fec4:	e18c      	b.n	80101e0 <phhalHw_Pn5180_GetConfig+0x51c>
    {

    case PHHAL_HW_CONFIG_OPE_MODE:
        *pValue = pDataParams->bOpeMode;
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800fecc:	461a      	mov	r2, r3
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	801a      	strh	r2, [r3, #0]
        break;
 800fed2:	e188      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_SET_EMD:
        *pValue = pDataParams->bEmdFlag;
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800feda:	461a      	mov	r2, r3
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	801a      	strh	r2, [r3, #0]
        break;
 800fee0:	e181      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>
    case PHHAL_HW_CONFIG_SUBCARRIER:
    case PHHAL_HW_CONFIG_TXWAIT_US:
    case PHHAL_HW_CONFIG_RXWAIT_US:

        /* Read config from shadow */
        *pValue = pDataParams->wCfgShadow[wConfig];
 800fee2:	897a      	ldrh	r2, [r7, #10]
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	322c      	adds	r2, #44	@ 0x2c
 800fee8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	801a      	strh	r2, [r3, #0]
        break;
 800fef0:	e179      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TXBUFFER_OFFSET:
    case PHHAL_HW_CONFIG_RXLASTBITS:

        *pValue = pDataParams->wAdditionalInfo;
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	801a      	strh	r2, [r3, #0]
        break;
 800fefa:	e174      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TIMEOUT_VALUE_US:

        if (pDataParams->bTimeoutUnit == PHHAL_HW_TIME_MICROSECONDS)
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d107      	bne.n	800ff16 <phhalHw_Pn5180_GetConfig+0x252>
        {
            *pValue = pDataParams->wCfgShadow[wConfig];
 800ff06:	897a      	ldrh	r2, [r7, #10]
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	322c      	adds	r2, #44	@ 0x2c
 800ff0c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	801a      	strh	r2, [r3, #0]
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
            }
            *pValue = pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS] * 1000U;
        }
        break;
 800ff14:	e167      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>
            if (pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS] > (0xFFFFU / 1000U))
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800ff1c:	2b41      	cmp	r3, #65	@ 0x41
 800ff1e:	d902      	bls.n	800ff26 <phhalHw_Pn5180_GetConfig+0x262>
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
 800ff20:	f240 2322 	movw	r3, #546	@ 0x222
 800ff24:	e160      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>
            *pValue = pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS] * 1000U;
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800ff2c:	461a      	mov	r2, r3
 800ff2e:	0152      	lsls	r2, r2, #5
 800ff30:	1ad2      	subs	r2, r2, r3
 800ff32:	0092      	lsls	r2, r2, #2
 800ff34:	4413      	add	r3, r2
 800ff36:	00db      	lsls	r3, r3, #3
 800ff38:	b29a      	uxth	r2, r3
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	801a      	strh	r2, [r3, #0]
        break;
 800ff3e:	e152      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS:

        if (pDataParams->bTimeoutUnit == PHHAL_HW_TIME_MILLISECONDS)
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ff46:	2b01      	cmp	r3, #1
 800ff48:	d107      	bne.n	800ff5a <phhalHw_Pn5180_GetConfig+0x296>
        {
            *pValue = pDataParams->wCfgShadow[wConfig];
 800ff4a:	897a      	ldrh	r2, [r7, #10]
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	322c      	adds	r2, #44	@ 0x2c
 800ff50:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TIMEOUT_VALUE_US] / 1000U;
        }
        break;
 800ff58:	e145      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>
            *pValue = pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TIMEOUT_VALUE_US] / 1000U;
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ff60:	4a9b      	ldr	r2, [pc, #620]	@ (80101d0 <phhalHw_Pn5180_GetConfig+0x50c>)
 800ff62:	fba2 2303 	umull	r2, r3, r2, r3
 800ff66:	099b      	lsrs	r3, r3, #6
 800ff68:	b29a      	uxth	r2, r3
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	801a      	strh	r2, [r3, #0]
        break;
 800ff6e:	e13a      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TIMING_MODE:

        *pValue = pDataParams->wTimingMode;
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	801a      	strh	r2, [r3, #0]
        break;
 800ff78:	e135      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TIMING_US:

        if (pDataParams->dwTimingUs > 0xFFFFU)
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	6a1b      	ldr	r3, [r3, #32]
 800ff7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ff82:	d302      	bcc.n	800ff8a <phhalHw_Pn5180_GetConfig+0x2c6>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
 800ff84:	f240 2322 	movw	r3, #546	@ 0x222
 800ff88:	e12e      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>
        }

        *pValue = (uint16_t)pDataParams->dwTimingUs;
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	6a1b      	ldr	r3, [r3, #32]
 800ff8e:	b29a      	uxth	r2, r3
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	801a      	strh	r2, [r3, #0]
        pDataParams->dwTimingUs = 0U;
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	2200      	movs	r2, #0
 800ff98:	621a      	str	r2, [r3, #32]
        break;
 800ff9a:	e124      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TIMING_MS:

        if (pDataParams->dwTimingUs > (0xFFFFU * 1000U))
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	6a1b      	ldr	r3, [r3, #32]
 800ffa0:	4a8c      	ldr	r2, [pc, #560]	@ (80101d4 <phhalHw_Pn5180_GetConfig+0x510>)
 800ffa2:	4293      	cmp	r3, r2
 800ffa4:	d905      	bls.n	800ffb2 <phhalHw_Pn5180_GetConfig+0x2ee>
        {
            pDataParams->dwTimingUs = 0U;
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	621a      	str	r2, [r3, #32]
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
 800ffac:	f240 2322 	movw	r3, #546	@ 0x222
 800ffb0:	e11a      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>
        }

        *pValue = (uint16_t)(pDataParams->dwTimingUs / 1000U);
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	6a1b      	ldr	r3, [r3, #32]
 800ffb6:	4a86      	ldr	r2, [pc, #536]	@ (80101d0 <phhalHw_Pn5180_GetConfig+0x50c>)
 800ffb8:	fba2 2303 	umull	r2, r3, r2, r3
 800ffbc:	099b      	lsrs	r3, r3, #6
 800ffbe:	b29a      	uxth	r2, r3
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	801a      	strh	r2, [r3, #0]
        pDataParams->dwTimingUs = 0U;
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	2200      	movs	r2, #0
 800ffc8:	621a      	str	r2, [r3, #32]
        break;
 800ffca:	e10c      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_FIELD_OFF_TIME:

        *pValue = pDataParams->wFieldOffTime;
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	801a      	strh	r2, [r3, #0]
        break;
 800ffd4:	e107      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_FIELD_RECOVERY_TIME:

        *pValue = pDataParams->wFieldRecoveryTime;
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	8dda      	ldrh	r2, [r3, #46]	@ 0x2e
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	801a      	strh	r2, [r3, #0]
        break;
 800ffde:	e102      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_JEWEL_MODE:

        /* Write configuration data into shadow */
        *pValue = pDataParams->bJewelActivated;
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ffe6:	461a      	mov	r2, r3
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	801a      	strh	r2, [r3, #0]
        break;
 800ffec:	e0fb      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_RFRESET_ON_TIMEOUT:

        *pValue = pDataParams->bRfResetAfterTo;
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fff4:	461a      	mov	r2, r3
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	801a      	strh	r2, [r3, #0]
        break;
 800fffa:	e0f4      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_DISABLE_MF_CRYPTO1:

        /* Check Crypto1On Status */
        if ( pDataParams->bMfcCryptoEnabled == PH_ON)
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010002:	2b01      	cmp	r3, #1
 8010004:	d103      	bne.n	801000e <phhalHw_Pn5180_GetConfig+0x34a>
        {
            *pValue = PH_OFF; /* OFF in this case means "Crypto1 not disabled --> enabled" */
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	2200      	movs	r2, #0
 801000a:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = PH_ON; /* ON in this case means "Crypto1 is disabled" */
        }
        break;
 801000c:	e0eb      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>
            *pValue = PH_ON; /* ON in this case means "Crypto1 is disabled" */
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	2201      	movs	r2, #1
 8010012:	801a      	strh	r2, [r3, #0]
        break;
 8010014:	e0e7      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_RXBUFFER_STARTPOS:

        /* Return parameter */
        *pValue = pDataParams->wRxBufStartPos;
 8010016:	68fb      	ldr	r3, [r7, #12]
 8010018:	8bda      	ldrh	r2, [r3, #30]
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	801a      	strh	r2, [r3, #0]
        break;
 801001e:	e0e2      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_RXBUFFER_BUFSIZE:

        /* Retrieve RxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetRxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 8010020:	f107 0116 	add.w	r1, r7, #22
 8010024:	f107 0218 	add.w	r2, r7, #24
 8010028:	f107 0314 	add.w	r3, r7, #20
 801002c:	9300      	str	r3, [sp, #0]
 801002e:	460b      	mov	r3, r1
 8010030:	2101      	movs	r1, #1
 8010032:	68f8      	ldr	r0, [r7, #12]
 8010034:	f002 f86d 	bl	8012112 <phhalHw_Pn5180_GetRxBuffer>
 8010038:	4603      	mov	r3, r0
 801003a:	83fb      	strh	r3, [r7, #30]
 801003c:	8bfb      	ldrh	r3, [r7, #30]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d001      	beq.n	8010046 <phhalHw_Pn5180_GetConfig+0x382>
 8010042:	8bfb      	ldrh	r3, [r7, #30]
 8010044:	e0d0      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>

        /* Return parameter */
        *pValue = wBufferSize;
 8010046:	8aba      	ldrh	r2, [r7, #20]
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	801a      	strh	r2, [r3, #0]
        break;
 801004c:	e0cb      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TXBUFFER_BUFSIZE:

        /* Retrieve TxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetTxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 801004e:	f107 0116 	add.w	r1, r7, #22
 8010052:	f107 0218 	add.w	r2, r7, #24
 8010056:	f107 0314 	add.w	r3, r7, #20
 801005a:	9300      	str	r3, [sp, #0]
 801005c:	460b      	mov	r3, r1
 801005e:	2101      	movs	r1, #1
 8010060:	68f8      	ldr	r0, [r7, #12]
 8010062:	f002 f81a 	bl	801209a <phhalHw_Pn5180_GetTxBuffer>
 8010066:	4603      	mov	r3, r0
 8010068:	83fb      	strh	r3, [r7, #30]
 801006a:	8bfb      	ldrh	r3, [r7, #30]
 801006c:	2b00      	cmp	r3, #0
 801006e:	d001      	beq.n	8010074 <phhalHw_Pn5180_GetConfig+0x3b0>
 8010070:	8bfb      	ldrh	r3, [r7, #30]
 8010072:	e0b9      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>

        /* Return parameter */
        *pValue = wBufferSize;
 8010074:	8aba      	ldrh	r2, [r7, #20]
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	801a      	strh	r2, [r3, #0]
        break;
 801007a:	e0b4      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TXBUFFER_LENGTH:

        /* Retrieve TxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetTxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 801007c:	f107 0116 	add.w	r1, r7, #22
 8010080:	f107 0218 	add.w	r2, r7, #24
 8010084:	f107 0314 	add.w	r3, r7, #20
 8010088:	9300      	str	r3, [sp, #0]
 801008a:	460b      	mov	r3, r1
 801008c:	2101      	movs	r1, #1
 801008e:	68f8      	ldr	r0, [r7, #12]
 8010090:	f002 f803 	bl	801209a <phhalHw_Pn5180_GetTxBuffer>
 8010094:	4603      	mov	r3, r0
 8010096:	83fb      	strh	r3, [r7, #30]
 8010098:	8bfb      	ldrh	r3, [r7, #30]
 801009a:	2b00      	cmp	r3, #0
 801009c:	d001      	beq.n	80100a2 <phhalHw_Pn5180_GetConfig+0x3de>
 801009e:	8bfb      	ldrh	r3, [r7, #30]
 80100a0:	e0a2      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>

        /* Return parameter */
        *pValue = wBufferLen;
 80100a2:	8afa      	ldrh	r2, [r7, #22]
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	801a      	strh	r2, [r3, #0]
        break;
 80100a8:	e09d      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TXBUFFER:

        /* Retrieve TxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetTxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 80100aa:	f107 0116 	add.w	r1, r7, #22
 80100ae:	f107 0218 	add.w	r2, r7, #24
 80100b2:	f107 0314 	add.w	r3, r7, #20
 80100b6:	9300      	str	r3, [sp, #0]
 80100b8:	460b      	mov	r3, r1
 80100ba:	2101      	movs	r1, #1
 80100bc:	68f8      	ldr	r0, [r7, #12]
 80100be:	f001 ffec 	bl	801209a <phhalHw_Pn5180_GetTxBuffer>
 80100c2:	4603      	mov	r3, r0
 80100c4:	83fb      	strh	r3, [r7, #30]
 80100c6:	8bfb      	ldrh	r3, [r7, #30]
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d001      	beq.n	80100d0 <phhalHw_Pn5180_GetConfig+0x40c>
 80100cc:	8bfb      	ldrh	r3, [r7, #30]
 80100ce:	e08b      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>

        /* Check additional info parameter */
        if (pDataParams->wAdditionalInfo >= pDataParams->wTxBufSize)
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	8a1b      	ldrh	r3, [r3, #16]
 80100d8:	429a      	cmp	r2, r3
 80100da:	d302      	bcc.n	80100e2 <phhalHw_Pn5180_GetConfig+0x41e>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 80100dc:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80100e0:	e082      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>
        }

        /* Retrieve TxBuffer byte */
        *pValue = (uint16_t)pBuffer[pDataParams->wAdditionalInfo];
 80100e2:	69bb      	ldr	r3, [r7, #24]
 80100e4:	68fa      	ldr	r2, [r7, #12]
 80100e6:	8e12      	ldrh	r2, [r2, #48]	@ 0x30
 80100e8:	4413      	add	r3, r2
 80100ea:	781b      	ldrb	r3, [r3, #0]
 80100ec:	461a      	mov	r2, r3
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	801a      	strh	r2, [r3, #0]
        break;
 80100f2:	e078      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_RXMULTIPLE:
        *pValue =  pDataParams->bRxMultiple;
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80100fa:	461a      	mov	r2, r3
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	801a      	strh	r2, [r3, #0]
        break;
 8010100:	e071      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_NFCIP_STARTBYTE:
        *pValue = pDataParams->bNfcipMode;
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8010108:	461a      	mov	r2, r3
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	801a      	strh	r2, [r3, #0]
        break;
 801010e:	e06a      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TARGET_DATARATE_FRAMING:
        *pValue = pDataParams->wTargetMode;
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	801a      	strh	r2, [r3, #0]
        break;
 8010118:	e065      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_ACTIVEMODE:
        /* Return parameter */
        *pValue = (uint16_t)pDataParams->bActiveMode;
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010120:	461a      	mov	r2, r3
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	801a      	strh	r2, [r3, #0]
        break;
 8010126:	e05e      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_EXT_RF_ON:
        /* Retrieve Status register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 8010128:	f107 0310 	add.w	r3, r7, #16
 801012c:	461a      	mov	r2, r3
 801012e:	211d      	movs	r1, #29
 8010130:	68f8      	ldr	r0, [r7, #12]
 8010132:	f001 f9f5 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>
 8010136:	4603      	mov	r3, r0
 8010138:	83fb      	strh	r3, [r7, #30]
 801013a:	8bfb      	ldrh	r3, [r7, #30]
 801013c:	2b00      	cmp	r3, #0
 801013e:	d001      	beq.n	8010144 <phhalHw_Pn5180_GetConfig+0x480>
 8010140:	8bfb      	ldrh	r3, [r7, #30]
 8010142:	e051      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>
            phhalHw_Pn5180_Instr_ReadRegister(pDataParams, RF_STATUS, &dwRegister));

        /* Check EXT_RF_ON bit */
        if (0U != (dwRegister & RF_STATUS_RF_DET_STATUS_MASK))
 8010144:	693b      	ldr	r3, [r7, #16]
 8010146:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801014a:	2b00      	cmp	r3, #0
 801014c:	d003      	beq.n	8010156 <phhalHw_Pn5180_GetConfig+0x492>
        {
            *pValue = PH_ON; /* ON if external RF field is detected */
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	2201      	movs	r2, #1
 8010152:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = PH_OFF; /* OFF if no external RF field is detected */
        }
        break;
 8010154:	e047      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>
            *pValue = PH_OFF; /* OFF if no external RF field is detected */
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	2200      	movs	r2, #0
 801015a:	801a      	strh	r2, [r3, #0]
        break;
 801015c:	e043      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>
    case PHHAL_HW_CONFIG_MFHALTED:
    {
        PH_CHECK_SUCCESS_FCT(statusTmp,
 801015e:	f107 0310 	add.w	r3, r7, #16
 8010162:	461a      	mov	r2, r3
 8010164:	2100      	movs	r1, #0
 8010166:	68f8      	ldr	r0, [r7, #12]
 8010168:	f001 f9da 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>
 801016c:	4603      	mov	r3, r0
 801016e:	83fb      	strh	r3, [r7, #30]
 8010170:	8bfb      	ldrh	r3, [r7, #30]
 8010172:	2b00      	cmp	r3, #0
 8010174:	d001      	beq.n	801017a <phhalHw_Pn5180_GetConfig+0x4b6>
 8010176:	8bfb      	ldrh	r3, [r7, #30]
 8010178:	e036      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>
            phhalHw_Pn5180_Instr_ReadRegister(pDataParams, SYSTEM_CONFIG, &dwRegister));
        if(0U != (dwRegister & SYSTEM_CONFIG_AUTOCOLL_STATE_A_MASK))
 801017a:	693b      	ldr	r3, [r7, #16]
 801017c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010180:	2b00      	cmp	r3, #0
 8010182:	d003      	beq.n	801018c <phhalHw_Pn5180_GetConfig+0x4c8>
        {
            *pValue = PH_ON;
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	2201      	movs	r2, #1
 8010188:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = PH_OFF;
        }
        break;
 801018a:	e02c      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>
            *pValue = PH_OFF;
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	2200      	movs	r2, #0
 8010190:	801a      	strh	r2, [r3, #0]
        break;
 8010192:	e028      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>
    }

    case PHHAL_HW_CONFIG_CARD_TYPE:
        *pValue = pDataParams->bCardType;
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801019a:	461a      	mov	r2, r3
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	801a      	strh	r2, [r3, #0]
        break;
 80101a0:	e021      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_INT_RF_ON:
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegister(pDataParams, RF_STATUS, &dwRegister));
 80101a2:	f107 0310 	add.w	r3, r7, #16
 80101a6:	461a      	mov	r2, r3
 80101a8:	211d      	movs	r1, #29
 80101aa:	68f8      	ldr	r0, [r7, #12]
 80101ac:	f001 f9b8 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>
 80101b0:	4603      	mov	r3, r0
 80101b2:	83fb      	strh	r3, [r7, #30]
 80101b4:	8bfb      	ldrh	r3, [r7, #30]
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d001      	beq.n	80101be <phhalHw_Pn5180_GetConfig+0x4fa>
 80101ba:	8bfb      	ldrh	r3, [r7, #30]
 80101bc:	e014      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>
        if((dwRegister & RF_STATUS_TX_RF_STATUS_MASK ) == RF_STATUS_TX_RF_STATUS_MASK)
 80101be:	693b      	ldr	r3, [r7, #16]
 80101c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d007      	beq.n	80101d8 <phhalHw_Pn5180_GetConfig+0x514>
        {
            *pValue = PH_ON;
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	2201      	movs	r2, #1
 80101cc:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = PH_OFF;
        }
        break;
 80101ce:	e00a      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>
 80101d0:	10624dd3 	.word	0x10624dd3
 80101d4:	03e7fc18 	.word	0x03e7fc18
            *pValue = PH_OFF;
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	2200      	movs	r2, #0
 80101dc:	801a      	strh	r2, [r3, #0]
        break;
 80101de:	e002      	b.n	80101e6 <phhalHw_Pn5180_GetConfig+0x522>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 80101e0:	f240 2323 	movw	r3, #547	@ 0x223
 80101e4:	e000      	b.n	80101e8 <phhalHw_Pn5180_GetConfig+0x524>
    }

    return PH_ERR_SUCCESS;
 80101e6:	2300      	movs	r3, #0
}
 80101e8:	4618      	mov	r0, r3
 80101ea:	3720      	adds	r7, #32
 80101ec:	46bd      	mov	sp, r7
 80101ee:	bd80      	pop	{r7, pc}

080101f0 <phhalHw_Pn5180_SetMinFDT>:

phStatus_t phhalHw_Pn5180_SetMinFDT(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wValue
    )
{
 80101f0:	b580      	push	{r7, lr}
 80101f2:	b084      	sub	sp, #16
 80101f4:	af00      	add	r7, sp, #0
 80101f6:	6078      	str	r0, [r7, #4]
 80101f8:	460b      	mov	r3, r1
 80101fa:	807b      	strh	r3, [r7, #2]
    phStatus_t PH_MEMLOC_REM statusTmp = 0U;
 80101fc:	2300      	movs	r3, #0
 80101fe:	81fb      	strh	r3, [r7, #14]
    uint16_t   PH_MEMLOC_REM wTimer = 0U;
 8010200:	2300      	movs	r3, #0
 8010202:	81bb      	strh	r3, [r7, #12]
    uint16_t   PH_MEMLOC_REM wTxRate = 0U;
 8010204:	2300      	movs	r3, #0
 8010206:	817b      	strh	r3, [r7, #10]

    if (wValue == PH_ON)
 8010208:	887b      	ldrh	r3, [r7, #2]
 801020a:	2b01      	cmp	r3, #1
 801020c:	d146      	bne.n	801029c <phhalHw_Pn5180_SetMinFDT+0xac>
    {
        /*Backup the old Timer values and set min FDT*/
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetConfig(pDataParams,
 801020e:	f107 030c 	add.w	r3, r7, #12
 8010212:	461a      	mov	r2, r3
 8010214:	210e      	movs	r1, #14
 8010216:	6878      	ldr	r0, [r7, #4]
 8010218:	f7ff fd54 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 801021c:	4603      	mov	r3, r0
 801021e:	81fb      	strh	r3, [r7, #14]
 8010220:	89fb      	ldrh	r3, [r7, #14]
 8010222:	2b00      	cmp	r3, #0
 8010224:	d001      	beq.n	801022a <phhalHw_Pn5180_SetMinFDT+0x3a>
 8010226:	89fb      	ldrh	r3, [r7, #14]
 8010228:	e04a      	b.n	80102c0 <phhalHw_Pn5180_SetMinFDT+0xd0>
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS, &wTimer));
        pDataParams->dwFdtPc = wTimer;
 801022a:	89ba      	ldrh	r2, [r7, #12]
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        /* Calculate values for Microsecond values */
        /* Get the data rate */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetConfig(pDataParams,
 8010230:	f107 030a 	add.w	r3, r7, #10
 8010234:	461a      	mov	r2, r3
 8010236:	2109      	movs	r1, #9
 8010238:	6878      	ldr	r0, [r7, #4]
 801023a:	f7ff fd43 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 801023e:	4603      	mov	r3, r0
 8010240:	81fb      	strh	r3, [r7, #14]
 8010242:	89fb      	ldrh	r3, [r7, #14]
 8010244:	2b00      	cmp	r3, #0
 8010246:	d001      	beq.n	801024c <phhalHw_Pn5180_SetMinFDT+0x5c>
 8010248:	89fb      	ldrh	r3, [r7, #14]
 801024a:	e039      	b.n	80102c0 <phhalHw_Pn5180_SetMinFDT+0xd0>
            PHHAL_HW_CONFIG_TXDATARATE_FRAMING, &wTxRate));
        switch(wTxRate)
 801024c:	897b      	ldrh	r3, [r7, #10]
 801024e:	2b03      	cmp	r3, #3
 8010250:	d816      	bhi.n	8010280 <phhalHw_Pn5180_SetMinFDT+0x90>
 8010252:	a201      	add	r2, pc, #4	@ (adr r2, 8010258 <phhalHw_Pn5180_SetMinFDT+0x68>)
 8010254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010258:	08010269 	.word	0x08010269
 801025c:	0801026f 	.word	0x0801026f
 8010260:	08010275 	.word	0x08010275
 8010264:	0801027b 	.word	0x0801027b
        {
        case PHHAL_HW_RF_DATARATE_106:
            wTimer = PHHAL_HW_MINFDT_106_US;
 8010268:	2365      	movs	r3, #101	@ 0x65
 801026a:	81bb      	strh	r3, [r7, #12]
            break;
 801026c:	e009      	b.n	8010282 <phhalHw_Pn5180_SetMinFDT+0x92>
        case PHHAL_HW_RF_DATARATE_212:
            wTimer = PHHAL_HW_MINFDT_212_US;
 801026e:	237f      	movs	r3, #127	@ 0x7f
 8010270:	81bb      	strh	r3, [r7, #12]
            break;
 8010272:	e006      	b.n	8010282 <phhalHw_Pn5180_SetMinFDT+0x92>
        case PHHAL_HW_RF_DATARATE_424:
            wTimer = PHHAL_HW_MINFDT_424_US;
 8010274:	2377      	movs	r3, #119	@ 0x77
 8010276:	81bb      	strh	r3, [r7, #12]
            break;
 8010278:	e003      	b.n	8010282 <phhalHw_Pn5180_SetMinFDT+0x92>
        case PHHAL_HW_RF_DATARATE_848:
            wTimer = PHHAL_HW_MINFDT_848_US;
 801027a:	2380      	movs	r3, #128	@ 0x80
 801027c:	81bb      	strh	r3, [r7, #12]
            break;
 801027e:	e000      	b.n	8010282 <phhalHw_Pn5180_SetMinFDT+0x92>
        default:
            break;
 8010280:	bf00      	nop
        }
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams,
 8010282:	89bb      	ldrh	r3, [r7, #12]
 8010284:	461a      	mov	r2, r3
 8010286:	210d      	movs	r1, #13
 8010288:	6878      	ldr	r0, [r7, #4]
 801028a:	f7fe f8cd 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801028e:	4603      	mov	r3, r0
 8010290:	81fb      	strh	r3, [r7, #14]
 8010292:	89fb      	ldrh	r3, [r7, #14]
 8010294:	2b00      	cmp	r3, #0
 8010296:	d012      	beq.n	80102be <phhalHw_Pn5180_SetMinFDT+0xce>
 8010298:	89fb      	ldrh	r3, [r7, #14]
 801029a:	e011      	b.n	80102c0 <phhalHw_Pn5180_SetMinFDT+0xd0>
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_US, wTimer));
    }
    else if (wValue == PH_OFF)
 801029c:	887b      	ldrh	r3, [r7, #2]
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d10d      	bne.n	80102be <phhalHw_Pn5180_SetMinFDT+0xce>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams,
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80102a6:	461a      	mov	r2, r3
 80102a8:	210e      	movs	r1, #14
 80102aa:	6878      	ldr	r0, [r7, #4]
 80102ac:	f7fe f8bc 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80102b0:	4603      	mov	r3, r0
 80102b2:	81fb      	strh	r3, [r7, #14]
 80102b4:	89fb      	ldrh	r3, [r7, #14]
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d001      	beq.n	80102be <phhalHw_Pn5180_SetMinFDT+0xce>
 80102ba:	89fb      	ldrh	r3, [r7, #14]
 80102bc:	e000      	b.n	80102c0 <phhalHw_Pn5180_SetMinFDT+0xd0>
    }
    else
    {
        /* Do nothing*/
    }
    return PH_ERR_SUCCESS;
 80102be:	2300      	movs	r3, #0
}
 80102c0:	4618      	mov	r0, r3
 80102c2:	3710      	adds	r7, #16
 80102c4:	46bd      	mov	sp, r7
 80102c6:	bd80      	pop	{r7, pc}

080102c8 <phhalHw_Pn5180_BalExchange>:
                                      uint16_t wTxLength,
                                      uint16_t wRxBufSize,
                                      uint8_t * pRxBuffer,
                                      uint16_t * pRxLength
                                      )
{
 80102c8:	b580      	push	{r7, lr}
 80102ca:	b08a      	sub	sp, #40	@ 0x28
 80102cc:	af04      	add	r7, sp, #16
 80102ce:	60f8      	str	r0, [r7, #12]
 80102d0:	60b9      	str	r1, [r7, #8]
 80102d2:	4611      	mov	r1, r2
 80102d4:	461a      	mov	r2, r3
 80102d6:	460b      	mov	r3, r1
 80102d8:	80fb      	strh	r3, [r7, #6]
 80102da:	4613      	mov	r3, r2
 80102dc:	80bb      	strh	r3, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;

    if (((phbalReg_Type_t *)(pDataParams->pBalDataParams))->bBalType == PHBAL_REG_TYPE_KERNEL_SPI)
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	685b      	ldr	r3, [r3, #4]
 80102e2:	789b      	ldrb	r3, [r3, #2]
 80102e4:	2b04      	cmp	r3, #4
 80102e6:	d10f      	bne.n	8010308 <phhalHw_Pn5180_BalExchange+0x40>
    {
        return phbalReg_Exchange(
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	6858      	ldr	r0, [r3, #4]
 80102ec:	88fa      	ldrh	r2, [r7, #6]
 80102ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102f0:	9302      	str	r3, [sp, #8]
 80102f2:	6a3b      	ldr	r3, [r7, #32]
 80102f4:	9301      	str	r3, [sp, #4]
 80102f6:	88bb      	ldrh	r3, [r7, #4]
 80102f8:	9300      	str	r3, [sp, #0]
 80102fa:	4613      	mov	r3, r2
 80102fc:	68ba      	ldr	r2, [r7, #8]
 80102fe:	2100      	movs	r1, #0
 8010300:	f008 fd10 	bl	8018d24 <phbalReg_Exchange>
 8010304:	4603      	mov	r3, r0
 8010306:	e077      	b.n	80103f8 <phhalHw_Pn5180_BalExchange+0x130>
    else
    {

#ifndef _WIN32
        /* Wait for the Busy to be low */
        while(phDriver_PinRead(PHDRIVER_PIN_BUSY, PH_DRIVER_PINFUNC_INPUT));
 8010308:	bf00      	nop
 801030a:	2201      	movs	r2, #1
 801030c:	2102      	movs	r1, #2
 801030e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8010312:	f008 fc73 	bl	8018bfc <phDriver_PinRead>
 8010316:	4603      	mov	r3, r0
 8010318:	2b00      	cmp	r3, #0
 801031a:	d1f6      	bne.n	801030a <phhalHw_Pn5180_BalExchange+0x42>
                0U,
                NULL,
                NULL));
#else
        /* Enable chip select connected to reader IC by pulling NSS low. */
        phhalHw_Pn5180_WriteSSEL(pDataParams->pBalDataParams, PH_DRIVER_SET_LOW);
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	685b      	ldr	r3, [r3, #4]
 8010320:	2100      	movs	r1, #0
 8010322:	4618      	mov	r0, r3
 8010324:	f000 fe9c 	bl	8011060 <phhalHw_Pn5180_WriteSSEL>

        PH_CHECK_SUCCESS_FCT(statusTmp, phbalReg_Exchange(
 8010328:	68fb      	ldr	r3, [r7, #12]
 801032a:	6858      	ldr	r0, [r3, #4]
 801032c:	88fa      	ldrh	r2, [r7, #6]
 801032e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010330:	9302      	str	r3, [sp, #8]
 8010332:	2300      	movs	r3, #0
 8010334:	9301      	str	r3, [sp, #4]
 8010336:	88fb      	ldrh	r3, [r7, #6]
 8010338:	9300      	str	r3, [sp, #0]
 801033a:	4613      	mov	r3, r2
 801033c:	68ba      	ldr	r2, [r7, #8]
 801033e:	2100      	movs	r1, #0
 8010340:	f008 fcf0 	bl	8018d24 <phbalReg_Exchange>
 8010344:	4603      	mov	r3, r0
 8010346:	82fb      	strh	r3, [r7, #22]
 8010348:	8afb      	ldrh	r3, [r7, #22]
 801034a:	2b00      	cmp	r3, #0
 801034c:	d001      	beq.n	8010352 <phhalHw_Pn5180_BalExchange+0x8a>
 801034e:	8afb      	ldrh	r3, [r7, #22]
 8010350:	e052      	b.n	80103f8 <phhalHw_Pn5180_BalExchange+0x130>
                wTxLength,
                wTxLength,
                NULL,
                pRxLength));

        if (pDataParams->bIsTestBusEnabled == PH_ON)
 8010352:	68fb      	ldr	r3, [r7, #12]
 8010354:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8010358:	2b01      	cmp	r3, #1
 801035a:	d109      	bne.n	8010370 <phhalHw_Pn5180_BalExchange+0xa8>
        {
            /* Wait for the Busy Pin to go high when TestBus is enabled. */
            while(!phDriver_PinRead(PHDRIVER_PIN_BUSY, PH_DRIVER_PINFUNC_INPUT));
 801035c:	bf00      	nop
 801035e:	2201      	movs	r2, #1
 8010360:	2102      	movs	r1, #2
 8010362:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8010366:	f008 fc49 	bl	8018bfc <phDriver_PinRead>
 801036a:	4603      	mov	r3, r0
 801036c:	2b00      	cmp	r3, #0
 801036e:	d0f6      	beq.n	801035e <phhalHw_Pn5180_BalExchange+0x96>
        }

        /* Disable chip select connected to reader IC by pulling NSS high. */
        phhalHw_Pn5180_WriteSSEL(pDataParams->pBalDataParams, PH_DRIVER_SET_HIGH);
 8010370:	68fb      	ldr	r3, [r7, #12]
 8010372:	685b      	ldr	r3, [r3, #4]
 8010374:	2101      	movs	r1, #1
 8010376:	4618      	mov	r0, r3
 8010378:	f000 fe72 	bl	8011060 <phhalHw_Pn5180_WriteSSEL>
#endif

        if (0U != wRxBufSize)
 801037c:	88bb      	ldrh	r3, [r7, #4]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d039      	beq.n	80103f6 <phhalHw_Pn5180_BalExchange+0x12e>
        {
#ifndef _WIN32
            while(phDriver_PinRead(PHDRIVER_PIN_BUSY, PH_DRIVER_PINFUNC_INPUT));
 8010382:	bf00      	nop
 8010384:	2201      	movs	r2, #1
 8010386:	2102      	movs	r1, #2
 8010388:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 801038c:	f008 fc36 	bl	8018bfc <phDriver_PinRead>
 8010390:	4603      	mov	r3, r0
 8010392:	2b00      	cmp	r3, #0
 8010394:	d1f6      	bne.n	8010384 <phhalHw_Pn5180_BalExchange+0xbc>
                    wRxBufSize,
                    pRxBuffer,
                    pRxLength));
#else
            /* Enable chip select connected to reader IC by pulling NSS low. */
            phhalHw_Pn5180_WriteSSEL(pDataParams->pBalDataParams, PH_DRIVER_SET_LOW);
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	685b      	ldr	r3, [r3, #4]
 801039a:	2100      	movs	r1, #0
 801039c:	4618      	mov	r0, r3
 801039e:	f000 fe5f 	bl	8011060 <phhalHw_Pn5180_WriteSSEL>

            PH_CHECK_SUCCESS_FCT(statusTmp, phbalReg_Exchange(
 80103a2:	68fb      	ldr	r3, [r7, #12]
 80103a4:	6858      	ldr	r0, [r3, #4]
 80103a6:	88ba      	ldrh	r2, [r7, #4]
 80103a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103aa:	9302      	str	r3, [sp, #8]
 80103ac:	6a3b      	ldr	r3, [r7, #32]
 80103ae:	9301      	str	r3, [sp, #4]
 80103b0:	88bb      	ldrh	r3, [r7, #4]
 80103b2:	9300      	str	r3, [sp, #0]
 80103b4:	4613      	mov	r3, r2
 80103b6:	2200      	movs	r2, #0
 80103b8:	2100      	movs	r1, #0
 80103ba:	f008 fcb3 	bl	8018d24 <phbalReg_Exchange>
 80103be:	4603      	mov	r3, r0
 80103c0:	82fb      	strh	r3, [r7, #22]
 80103c2:	8afb      	ldrh	r3, [r7, #22]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d001      	beq.n	80103cc <phhalHw_Pn5180_BalExchange+0x104>
 80103c8:	8afb      	ldrh	r3, [r7, #22]
 80103ca:	e015      	b.n	80103f8 <phhalHw_Pn5180_BalExchange+0x130>
                    wRxBufSize,
                    wRxBufSize,
                    pRxBuffer,
                    pRxLength));

            if (pDataParams->bIsTestBusEnabled == PH_ON)
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 80103d2:	2b01      	cmp	r3, #1
 80103d4:	d109      	bne.n	80103ea <phhalHw_Pn5180_BalExchange+0x122>
            {
                /* Wait for the Busy Pin to go high when TestBus is enabled. */
                while(!phDriver_PinRead(PHDRIVER_PIN_BUSY, PH_DRIVER_PINFUNC_INPUT));
 80103d6:	bf00      	nop
 80103d8:	2201      	movs	r2, #1
 80103da:	2102      	movs	r1, #2
 80103dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80103e0:	f008 fc0c 	bl	8018bfc <phDriver_PinRead>
 80103e4:	4603      	mov	r3, r0
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d0f6      	beq.n	80103d8 <phhalHw_Pn5180_BalExchange+0x110>
            }

            /* Disable chip select connected to reader IC by pulling NSS high. */
            phhalHw_Pn5180_WriteSSEL(pDataParams->pBalDataParams, PH_DRIVER_SET_HIGH);
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	685b      	ldr	r3, [r3, #4]
 80103ee:	2101      	movs	r1, #1
 80103f0:	4618      	mov	r0, r3
 80103f2:	f000 fe35 	bl	8011060 <phhalHw_Pn5180_WriteSSEL>
#endif
        }

    }

    return PH_ERR_SUCCESS;
 80103f6:	2300      	movs	r3, #0
}
 80103f8:	4618      	mov	r0, r3
 80103fa:	3718      	adds	r7, #24
 80103fc:	46bd      	mov	sp, r7
 80103fe:	bd80      	pop	{r7, pc}

08010400 <phhalHw_Pn5180_Autocoll>:
    uint16_t wMode,
    uint8_t ** ppRxBuffer,
    uint16_t * pRxLength,
    uint16_t * pProtParams
    )
{
 8010400:	b580      	push	{r7, lr}
 8010402:	b090      	sub	sp, #64	@ 0x40
 8010404:	af02      	add	r7, sp, #8
 8010406:	60f8      	str	r0, [r7, #12]
 8010408:	607a      	str	r2, [r7, #4]
 801040a:	603b      	str	r3, [r7, #0]
 801040c:	460b      	mov	r3, r1
 801040e:	817b      	strh	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_INTERNAL_ERROR;
 8010410:	237f      	movs	r3, #127	@ 0x7f
 8010412:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint32_t    PH_MEMLOC_REM dwIrqWaitFor;
    uint32_t    PH_MEMLOC_REM dwRegValue = 0U;
 8010414:	2300      	movs	r3, #0
 8010416:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t    PH_MEMLOC_REM dwRfStatus;
    uint8_t     PH_MEMLOC_REM bRfTechnology = 0U;
 8010418:	2300      	movs	r3, #0
 801041a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    uint8_t     PH_MEMLOC_REM offsetPos = 0U;
 801041e:	2300      	movs	r3, #0
 8010420:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    uint8_t     PH_MEMLOC_REM offsetLen = 0U;
 8010424:	2300      	movs	r3, #0
 8010426:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    uint8_t     PH_MEMLOC_REM bFraming = 0U;
 801042a:	2300      	movs	r3, #0
 801042c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    uint8_t     PH_MEMLOC_REM bSpeed = 0U;
 8010430:	2300      	movs	r3, #0
 8010432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    uint8_t     PH_MEMLOC_REM pRegisters[4];
    uint8_t*    PH_MEMLOC_REM pTmpBuffer;

    /*Fixed for Autonomous mode not used, i.e. autocoll terminates when external RF field is not present*/
    uint8_t PH_MEMLOC_REM   bAutocollMode = 0U;
 8010436:	2300      	movs	r3, #0
 8010438:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    uint32_t PH_MEMLOC_REM  dwIrqReg = 0U;
 801043c:	2300      	movs	r3, #0
 801043e:	617b      	str	r3, [r7, #20]

    /* Disable the EMD. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_OFF));
 8010440:	2200      	movs	r2, #0
 8010442:	215e      	movs	r1, #94	@ 0x5e
 8010444:	68f8      	ldr	r0, [r7, #12]
 8010446:	f7fd ffef 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801044a:	4603      	mov	r3, r0
 801044c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801044e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010450:	2b00      	cmp	r3, #0
 8010452:	d001      	beq.n	8010458 <phhalHw_Pn5180_Autocoll+0x58>
 8010454:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010456:	e25e      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>

    /*bTransmited is a flag which is used to identify if a transmit is followed by a receive.
    If any other api follows a transmit, then it should be reset */
    pDataParams->bTransmited = PH_OFF;
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	2200      	movs	r2, #0
 801045c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    if ( (NULL == pDataParams) \
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	2b00      	cmp	r3, #0
 8010464:	d008      	beq.n	8010478 <phhalHw_Pn5180_Autocoll+0x78>
        || (NULL == ppRxBuffer)\
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	2b00      	cmp	r3, #0
 801046a:	d005      	beq.n	8010478 <phhalHw_Pn5180_Autocoll+0x78>
        || (NULL == pRxLength) \
 801046c:	683b      	ldr	r3, [r7, #0]
 801046e:	2b00      	cmp	r3, #0
 8010470:	d002      	beq.n	8010478 <phhalHw_Pn5180_Autocoll+0x78>
        ||  (NULL == pProtParams) \
 8010472:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010474:	2b00      	cmp	r3, #0
 8010476:	d102      	bne.n	801047e <phhalHw_Pn5180_Autocoll+0x7e>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8010478:	f240 2321 	movw	r3, #545	@ 0x221
 801047c:	e24b      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
    }

    if(pDataParams->bCardMode == PH_ON)
 801047e:	68fb      	ldr	r3, [r7, #12]
 8010480:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8010484:	2b01      	cmp	r3, #1
 8010486:	d103      	bne.n	8010490 <phhalHw_Pn5180_Autocoll+0x90>
    {
        bRfTechnology = PHHAL_HW_PN5180_AUTOCOLL_RF_TECHNOLOGY_MASK_NFC_A;
 8010488:	2301      	movs	r3, #1
 801048a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 801048e:	e037      	b.n	8010500 <phhalHw_Pn5180_Autocoll+0x100>
    }
    else
    {
        /*RFTech A*/
        if((wMode & A_MODE) == A_MODE)
 8010490:	897b      	ldrh	r3, [r7, #10]
 8010492:	f003 0301 	and.w	r3, r3, #1
 8010496:	2b00      	cmp	r3, #0
 8010498:	d005      	beq.n	80104a6 <phhalHw_Pn5180_Autocoll+0xa6>
        {
            bRfTechnology |= PHHAL_HW_PN5180_AUTOCOLL_RF_TECHNOLOGY_MASK_NFC_A;
 801049a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801049e:	f043 0301 	orr.w	r3, r3, #1
 80104a2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        }
        /*RFTech F*/
        if((wMode & F_MODE) == F_MODE)
 80104a6:	897b      	ldrh	r3, [r7, #10]
 80104a8:	f003 0304 	and.w	r3, r3, #4
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d005      	beq.n	80104bc <phhalHw_Pn5180_Autocoll+0xbc>
        {
            bRfTechnology |= PHHAL_HW_PN5180_AUTOCOLL_RF_TECHNOLOGY_MASK_NFC_F;
 80104b0:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80104b4:	f043 0302 	orr.w	r3, r3, #2
 80104b8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        }
        /*RFTech Active A*/
        if((wMode & ACTIVE_A_MODE) == ACTIVE_A_MODE)
 80104bc:	897b      	ldrh	r3, [r7, #10]
 80104be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d005      	beq.n	80104d2 <phhalHw_Pn5180_Autocoll+0xd2>
        {
            bRfTechnology |= PHHAL_HW_PN5180_AUTOCOLL_RF_TECHNOLOGY_MASK_ISO18092_ACTIVE;
 80104c6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80104ca:	f043 0304 	orr.w	r3, r3, #4
 80104ce:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        }
        /*RFTech Active F*/
        if((wMode & ACTIVE_F_MODE) == ACTIVE_F_MODE)
 80104d2:	897b      	ldrh	r3, [r7, #10]
 80104d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d005      	beq.n	80104e8 <phhalHw_Pn5180_Autocoll+0xe8>
        {
            bRfTechnology |= PHHAL_HW_PN5180_AUTOCOLL_RF_TECHNOLOGY_MASK_NFC_F_ACTIVE;
 80104dc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80104e0:	f043 0308 	orr.w	r3, r3, #8
 80104e4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        }
        /*RFTech B and Active B*/
        if(((wMode & B_MODE) == B_MODE)||((wMode & ACTIVE_B_MODE) == ACTIVE_B_MODE))
 80104e8:	897b      	ldrh	r3, [r7, #10]
 80104ea:	f003 0302 	and.w	r3, r3, #2
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d104      	bne.n	80104fc <phhalHw_Pn5180_Autocoll+0xfc>
 80104f2:	897b      	ldrh	r3, [r7, #10]
 80104f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d001      	beq.n	8010500 <phhalHw_Pn5180_Autocoll+0x100>
        {
            /* Do nothing, ignore -- NFCP576 -- as the NFC forum DTA application expects success for Listen B */
            return PH_ERR_SUCCESS;
 80104fc:	2300      	movs	r3, #0
 80104fe:	e20a      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
        }

    }

    /* set the receive length */
    *pRxLength = 0U;
 8010500:	683b      	ldr	r3, [r7, #0]
 8010502:	2200      	movs	r2, #0
 8010504:	801a      	strh	r2, [r3, #0]

    pDataParams->wRxBufLen = 0U;
 8010506:	68fb      	ldr	r3, [r7, #12]
 8010508:	2200      	movs	r2, #0
 801050a:	835a      	strh	r2, [r3, #26]

    /* Reset the Flag used to indicate if Passive Target is activated by ISO/IEC 18092 Frame */
    pDataParams->wTargetMode = PH_OFF;
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	2200      	movs	r2, #0
 8010510:	865a      	strh	r2, [r3, #50]	@ 0x32
    pDataParams->bActiveMode = PH_OFF;
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	2200      	movs	r2, #0
 8010516:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    pDataParams->bNfcipMode  = PH_OFF;
 801051a:	68fb      	ldr	r3, [r7, #12]
 801051c:	2200      	movs	r2, #0
 801051e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

    /* Terminate a probably running command */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Int_IdleCommand(pDataParams));
 8010522:	68f8      	ldr	r0, [r7, #12]
 8010524:	f003 f9cc 	bl	80138c0 <phhalHw_Pn5180_Int_IdleCommand>
 8010528:	4603      	mov	r3, r0
 801052a:	853b      	strh	r3, [r7, #40]	@ 0x28
 801052c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801052e:	2b00      	cmp	r3, #0
 8010530:	d001      	beq.n	8010536 <phhalHw_Pn5180_Autocoll+0x136>
 8010532:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010534:	e1ef      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_RfOff(pDataParams));
 8010536:	68f8      	ldr	r0, [r7, #12]
 8010538:	f001 fd75 	bl	8012026 <phhalHw_Pn5180_Instr_RfOff>
 801053c:	4603      	mov	r3, r0
 801053e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8010540:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010542:	2b00      	cmp	r3, #0
 8010544:	d001      	beq.n	801054a <phhalHw_Pn5180_Autocoll+0x14a>
 8010546:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010548:	e1e5      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>

    /*Set wait IRQ */
    dwIrqWaitFor =  IRQ_STATUS_RX_IRQ_MASK | IRQ_STATUS_GENERAL_ERROR_IRQ_MASK | IRQ_STATUS_RFOFF_DET_IRQ_MASK;
 801054a:	4b9d      	ldr	r3, [pc, #628]	@ (80107c0 <phhalHw_Pn5180_Autocoll+0x3c0>)
 801054c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear all Interrupts for e.g Tx interrupt during receive */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, PHHAL_HW_PN5180_IRQ_SET_CLEAR_ALL_MASK));
 801054e:	4a9d      	ldr	r2, [pc, #628]	@ (80107c4 <phhalHw_Pn5180_Autocoll+0x3c4>)
 8010550:	2103      	movs	r1, #3
 8010552:	68f8      	ldr	r0, [r7, #12]
 8010554:	f000 fdd0 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 8010558:	4603      	mov	r3, r0
 801055a:	853b      	strh	r3, [r7, #40]	@ 0x28
 801055c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801055e:	2b00      	cmp	r3, #0
 8010560:	d001      	beq.n	8010566 <phhalHw_Pn5180_Autocoll+0x166>
 8010562:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010564:	e1d7      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>

    (void)phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL);
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 801056c:	2300      	movs	r3, #0
 801056e:	2201      	movs	r2, #1
 8010570:	2100      	movs	r1, #0
 8010572:	f008 fd11 	bl	8018f98 <phOsal_EventClear>

    /* Enable IRQ sources */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_ENABLE, dwIrqWaitFor));
 8010576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010578:	2101      	movs	r1, #1
 801057a:	68f8      	ldr	r0, [r7, #12]
 801057c:	f000 fdbc 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 8010580:	4603      	mov	r3, r0
 8010582:	853b      	strh	r3, [r7, #40]	@ 0x28
 8010584:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010586:	2b00      	cmp	r3, #0
 8010588:	d001      	beq.n	801058e <phhalHw_Pn5180_Autocoll+0x18e>
 801058a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801058c:	e1c3      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>

    /*Go to autocoll mode*/
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeAutocoll(pDataParams, bRfTechnology, bAutocollMode ) );
 801058e:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8010592:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8010596:	4619      	mov	r1, r3
 8010598:	68f8      	ldr	r0, [r7, #12]
 801059a:	f001 fa99 	bl	8011ad0 <phhalHw_Pn5180_Instr_SwitchModeAutocoll>
 801059e:	4603      	mov	r3, r0
 80105a0:	853b      	strh	r3, [r7, #40]	@ 0x28
 80105a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d001      	beq.n	80105ac <phhalHw_Pn5180_Autocoll+0x1ac>
 80105a8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80105aa:	e1b4      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>

    /* Wait for Interrupt to occur */
    statusTmp =  phhalHw_Pn5180_WaitIrq( pDataParams, PH_ON, PH_OFF, dwIrqWaitFor, &dwIrqReg);
 80105ac:	f107 0314 	add.w	r3, r7, #20
 80105b0:	9300      	str	r3, [sp, #0]
 80105b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105b4:	2200      	movs	r2, #0
 80105b6:	2101      	movs	r1, #1
 80105b8:	68f8      	ldr	r0, [r7, #12]
 80105ba:	f003 fa33 	bl	8013a24 <phhalHw_Pn5180_WaitIrq>
 80105be:	4603      	mov	r3, r0
 80105c0:	853b      	strh	r3, [r7, #40]	@ 0x28

    if((statusTmp & PH_ERR_MASK) == PH_ERR_ABORTED)
 80105c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80105c4:	b2db      	uxtb	r3, r3
 80105c6:	2b12      	cmp	r3, #18
 80105c8:	d10c      	bne.n	80105e4 <phhalHw_Pn5180_Autocoll+0x1e4>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams) );
 80105ca:	68f8      	ldr	r0, [r7, #12]
 80105cc:	f001 fad9 	bl	8011b82 <phhalHw_Pn5180_Instr_SwitchModeNormal>
 80105d0:	4603      	mov	r3, r0
 80105d2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80105d4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d001      	beq.n	80105de <phhalHw_Pn5180_Autocoll+0x1de>
 80105da:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80105dc:	e19b      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
        return PH_ADD_COMPCODE_FIXED(PH_ERR_ABORTED, PH_COMP_HAL);
 80105de:	f240 2312 	movw	r3, #530	@ 0x212
 80105e2:	e198      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
    }

    if(0U != (dwIrqReg & IRQ_STATUS_GENERAL_ERROR_IRQ_MASK))
 80105e4:	697b      	ldr	r3, [r7, #20]
 80105e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d00c      	beq.n	8010608 <phhalHw_Pn5180_Autocoll+0x208>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams) );
 80105ee:	68f8      	ldr	r0, [r7, #12]
 80105f0:	f001 fac7 	bl	8011b82 <phhalHw_Pn5180_Instr_SwitchModeNormal>
 80105f4:	4603      	mov	r3, r0
 80105f6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80105f8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d001      	beq.n	8010602 <phhalHw_Pn5180_Autocoll+0x202>
 80105fe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010600:	e189      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8010602:	f240 237f 	movw	r3, #639	@ 0x27f
 8010606:	e186      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
    }
    else if (0U != (dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))
 8010608:	697b      	ldr	r3, [r7, #20]
 801060a:	f003 0301 	and.w	r3, r3, #1
 801060e:	2b00      	cmp	r3, #0
 8010610:	f000 815d 	beq.w	80108ce <phhalHw_Pn5180_Autocoll+0x4ce>
    {

        pRegisters[0] = SIGPRO_CM_CONFIG;
 8010614:	231b      	movs	r3, #27
 8010616:	773b      	strb	r3, [r7, #28]
        pRegisters[1] = SIGPRO_CONFIG;
 8010618:	231a      	movs	r3, #26
 801061a:	777b      	strb	r3, [r7, #29]
        pRegisters[2] = RX_STATUS;
 801061c:	2313      	movs	r3, #19
 801061e:	77bb      	strb	r3, [r7, #30]
        pRegisters[3] = RF_STATUS;
 8010620:	231d      	movs	r3, #29
 8010622:	77fb      	strb	r3, [r7, #31]

        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegisterMultiple(pDataParams, pRegisters, 4U, &pTmpBuffer));
 8010624:	f107 0318 	add.w	r3, r7, #24
 8010628:	f107 011c 	add.w	r1, r7, #28
 801062c:	2204      	movs	r2, #4
 801062e:	68f8      	ldr	r0, [r7, #12]
 8010630:	f000 ffe4 	bl	80115fc <phhalHw_Pn5180_Instr_ReadRegisterMultiple>
 8010634:	4603      	mov	r3, r0
 8010636:	853b      	strh	r3, [r7, #40]	@ 0x28
 8010638:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801063a:	2b00      	cmp	r3, #0
 801063c:	d001      	beq.n	8010642 <phhalHw_Pn5180_Autocoll+0x242>
 801063e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010640:	e169      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>

        dwRegValue = (uint32_t)pTmpBuffer[0];
 8010642:	69bb      	ldr	r3, [r7, #24]
 8010644:	781b      	ldrb	r3, [r3, #0]
 8010646:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[1]<<8U;
 8010648:	69bb      	ldr	r3, [r7, #24]
 801064a:	3301      	adds	r3, #1
 801064c:	781b      	ldrb	r3, [r3, #0]
 801064e:	021b      	lsls	r3, r3, #8
 8010650:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010652:	4313      	orrs	r3, r2
 8010654:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[2]<<16U;
 8010656:	69bb      	ldr	r3, [r7, #24]
 8010658:	3302      	adds	r3, #2
 801065a:	781b      	ldrb	r3, [r3, #0]
 801065c:	041b      	lsls	r3, r3, #16
 801065e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010660:	4313      	orrs	r3, r2
 8010662:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[3]<<24U;
 8010664:	69bb      	ldr	r3, [r7, #24]
 8010666:	3303      	adds	r3, #3
 8010668:	781b      	ldrb	r3, [r3, #0]
 801066a:	061b      	lsls	r3, r3, #24
 801066c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801066e:	4313      	orrs	r3, r2
 8010670:	62fb      	str	r3, [r7, #44]	@ 0x2c

        bFraming = (uint8_t)((dwRegValue & SIGPRO_CM_CONFIG_RX_FRAMING_MASK) >> SIGPRO_CM_CONFIG_RX_FRAMING_POS);
 8010672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010674:	0f5b      	lsrs	r3, r3, #29
 8010676:	b2db      	uxtb	r3, r3
 8010678:	f003 0303 	and.w	r3, r3, #3
 801067c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

        dwRegValue = (uint32_t)pTmpBuffer[4];
 8010680:	69bb      	ldr	r3, [r7, #24]
 8010682:	3304      	adds	r3, #4
 8010684:	781b      	ldrb	r3, [r3, #0]
 8010686:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[5]<<8U;
 8010688:	69bb      	ldr	r3, [r7, #24]
 801068a:	3305      	adds	r3, #5
 801068c:	781b      	ldrb	r3, [r3, #0]
 801068e:	021b      	lsls	r3, r3, #8
 8010690:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010692:	4313      	orrs	r3, r2
 8010694:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[6]<<16U;
 8010696:	69bb      	ldr	r3, [r7, #24]
 8010698:	3306      	adds	r3, #6
 801069a:	781b      	ldrb	r3, [r3, #0]
 801069c:	041b      	lsls	r3, r3, #16
 801069e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80106a0:	4313      	orrs	r3, r2
 80106a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[7]<<24U;
 80106a4:	69bb      	ldr	r3, [r7, #24]
 80106a6:	3307      	adds	r3, #7
 80106a8:	781b      	ldrb	r3, [r3, #0]
 80106aa:	061b      	lsls	r3, r3, #24
 80106ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80106ae:	4313      	orrs	r3, r2
 80106b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

        bSpeed = (uint8_t)(dwRegValue & SIGPRO_CONFIG_BAUDRATE_MASK);
 80106b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106b4:	b2db      	uxtb	r3, r3
 80106b6:	f003 0307 	and.w	r3, r3, #7
 80106ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        bSpeed -= PHHAL_HW_PN5180_SIGPRO_GENERAL_MAPPING;
 80106be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80106c2:	3b04      	subs	r3, #4
 80106c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* Read RX_STATUS_REG to know the status of reception */
        dwRegValue = (uint32_t)pTmpBuffer[8];
 80106c8:	69bb      	ldr	r3, [r7, #24]
 80106ca:	3308      	adds	r3, #8
 80106cc:	781b      	ldrb	r3, [r3, #0]
 80106ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[9]<<8U;
 80106d0:	69bb      	ldr	r3, [r7, #24]
 80106d2:	3309      	adds	r3, #9
 80106d4:	781b      	ldrb	r3, [r3, #0]
 80106d6:	021b      	lsls	r3, r3, #8
 80106d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80106da:	4313      	orrs	r3, r2
 80106dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[10]<<16U;
 80106de:	69bb      	ldr	r3, [r7, #24]
 80106e0:	330a      	adds	r3, #10
 80106e2:	781b      	ldrb	r3, [r3, #0]
 80106e4:	041b      	lsls	r3, r3, #16
 80106e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80106e8:	4313      	orrs	r3, r2
 80106ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[11]<<24U;
 80106ec:	69bb      	ldr	r3, [r7, #24]
 80106ee:	330b      	adds	r3, #11
 80106f0:	781b      	ldrb	r3, [r3, #0]
 80106f2:	061b      	lsls	r3, r3, #24
 80106f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80106f6:	4313      	orrs	r3, r2
 80106f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Read RF_STATUS_REG to know the status of reception */
        dwRfStatus = (uint32_t)pTmpBuffer[12];
 80106fa:	69bb      	ldr	r3, [r7, #24]
 80106fc:	330c      	adds	r3, #12
 80106fe:	781b      	ldrb	r3, [r3, #0]
 8010700:	623b      	str	r3, [r7, #32]
        dwRfStatus |= (uint32_t)pTmpBuffer[13]<<8U;
 8010702:	69bb      	ldr	r3, [r7, #24]
 8010704:	330d      	adds	r3, #13
 8010706:	781b      	ldrb	r3, [r3, #0]
 8010708:	021b      	lsls	r3, r3, #8
 801070a:	6a3a      	ldr	r2, [r7, #32]
 801070c:	4313      	orrs	r3, r2
 801070e:	623b      	str	r3, [r7, #32]
        dwRfStatus |= (uint32_t)pTmpBuffer[14]<<16U;
 8010710:	69bb      	ldr	r3, [r7, #24]
 8010712:	330e      	adds	r3, #14
 8010714:	781b      	ldrb	r3, [r3, #0]
 8010716:	041b      	lsls	r3, r3, #16
 8010718:	6a3a      	ldr	r2, [r7, #32]
 801071a:	4313      	orrs	r3, r2
 801071c:	623b      	str	r3, [r7, #32]
        dwRfStatus |= (uint32_t)pTmpBuffer[15]<<24U;
 801071e:	69bb      	ldr	r3, [r7, #24]
 8010720:	330f      	adds	r3, #15
 8010722:	781b      	ldrb	r3, [r3, #0]
 8010724:	061b      	lsls	r3, r3, #24
 8010726:	6a3a      	ldr	r2, [r7, #32]
 8010728:	4313      	orrs	r3, r2
 801072a:	623b      	str	r3, [r7, #32]

        if (0U != (dwRegValue & RX_STATUS_RX_DATA_INTEGRITY_ERROR_MASK))
 801072c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801072e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010732:	2b00      	cmp	r3, #0
 8010734:	d00c      	beq.n	8010750 <phhalHw_Pn5180_Autocoll+0x350>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams));
 8010736:	68f8      	ldr	r0, [r7, #12]
 8010738:	f001 fa23 	bl	8011b82 <phhalHw_Pn5180_Instr_SwitchModeNormal>
 801073c:	4603      	mov	r3, r0
 801073e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8010740:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010742:	2b00      	cmp	r3, #0
 8010744:	d001      	beq.n	801074a <phhalHw_Pn5180_Autocoll+0x34a>
 8010746:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010748:	e0e5      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INTEGRITY_ERROR, PH_COMP_HAL);
 801074a:	f240 2302 	movw	r3, #514	@ 0x202
 801074e:	e0e2      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
        }

        PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_ReadData(pDataParams, ppRxBuffer, pRxLength));
 8010750:	683a      	ldr	r2, [r7, #0]
 8010752:	6879      	ldr	r1, [r7, #4]
 8010754:	68f8      	ldr	r0, [r7, #12]
 8010756:	f001 fd68 	bl	801222a <phhalHw_Pn5180_ReadData>
 801075a:	4603      	mov	r3, r0
 801075c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801075e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010760:	2b00      	cmp	r3, #0
 8010762:	d001      	beq.n	8010768 <phhalHw_Pn5180_Autocoll+0x368>
 8010764:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010766:	e0d6      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>

        if(0U != (dwIrqReg & IRQ_STATUS_CARD_ACTIVATED_IRQ_MASK))
 8010768:	697b      	ldr	r3, [r7, #20]
 801076a:	f003 0310 	and.w	r3, r3, #16
 801076e:	2b00      	cmp	r3, #0
 8010770:	d02a      	beq.n	80107c8 <phhalHw_Pn5180_Autocoll+0x3c8>
        {
            /* In case External RF OFF also occurred then exit with RF Error. */
            if (0U != (dwIrqReg & IRQ_STATUS_RFOFF_DET_IRQ_MASK))
 8010772:	697b      	ldr	r3, [r7, #20]
 8010774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010778:	2b00      	cmp	r3, #0
 801077a:	d00c      	beq.n	8010796 <phhalHw_Pn5180_Autocoll+0x396>
            {
                /* Terminate Autocoll command before existing. */
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams) );
 801077c:	68f8      	ldr	r0, [r7, #12]
 801077e:	f001 fa00 	bl	8011b82 <phhalHw_Pn5180_Instr_SwitchModeNormal>
 8010782:	4603      	mov	r3, r0
 8010784:	853b      	strh	r3, [r7, #40]	@ 0x28
 8010786:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010788:	2b00      	cmp	r3, #0
 801078a:	d001      	beq.n	8010790 <phhalHw_Pn5180_Autocoll+0x390>
 801078c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801078e:	e0c2      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
                return PH_ADD_COMPCODE_FIXED(PH_ERR_EXT_RF_ERROR, PH_COMP_HAL);
 8010790:	f44f 7304 	mov.w	r3, #528	@ 0x210
 8010794:	e0bf      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
            }
            /* Disable active mode */
            pDataParams->bActiveMode = PH_OFF;
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	2200      	movs	r2, #0
 801079a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            if((bSpeed == PHHAL_HW_RF_DATARATE_106) && (**ppRxBuffer == PHHAL_HW_PN5180_I18092MT_START_BYTE))
 801079e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d134      	bne.n	8010810 <phhalHw_Pn5180_Autocoll+0x410>
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	681b      	ldr	r3, [r3, #0]
 80107aa:	781b      	ldrb	r3, [r3, #0]
 80107ac:	2bf0      	cmp	r3, #240	@ 0xf0
 80107ae:	d12f      	bne.n	8010810 <phhalHw_Pn5180_Autocoll+0x410>
            {
                /* Offset for StartByte as it included if Passive Communication in ISO/IEC 18092 */
                offsetPos = 1U;
 80107b0:	2301      	movs	r3, #1
 80107b2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                offsetLen = 1U;
 80107b6:	2301      	movs	r3, #1
 80107b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80107bc:	e028      	b.n	8010810 <phhalHw_Pn5180_Autocoll+0x410>
 80107be:	bf00      	nop
 80107c0:	00020041 	.word	0x00020041
 80107c4:	000fffff 	.word	0x000fffff
            }
        }
        else if ((dwRfStatus & RF_STATUS_RF_DET_STATUS_MASK) == 0U)
 80107c8:	6a3b      	ldr	r3, [r7, #32]
 80107ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d111      	bne.n	80107f6 <phhalHw_Pn5180_Autocoll+0x3f6>
        {
            /* Enable active mode */
            pDataParams->bActiveMode = PH_ON;
 80107d2:	68fb      	ldr	r3, [r7, #12]
 80107d4:	2201      	movs	r2, #1
 80107d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            if(bSpeed == PHHAL_HW_RF_DATARATE_106)
 80107da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d105      	bne.n	80107ee <phhalHw_Pn5180_Autocoll+0x3ee>
            {
                /* Offset for StartByte and CRC as it is included if Active Communication in ISO/IEC 18092 */
                offsetPos = 1U;
 80107e2:	2301      	movs	r3, #1
 80107e4:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                offsetLen = 3U;
 80107e8:	2303      	movs	r3, #3
 80107ea:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            }
            bFraming = PHHAL_HW_PN5180_BIT_ISO18092;
 80107ee:	2301      	movs	r3, #1
 80107f0:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 80107f4:	e00c      	b.n	8010810 <phhalHw_Pn5180_Autocoll+0x410>
        }
        else
        {
            /* Terminate Autocoll command before existing. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams) );
 80107f6:	68f8      	ldr	r0, [r7, #12]
 80107f8:	f001 f9c3 	bl	8011b82 <phhalHw_Pn5180_Instr_SwitchModeNormal>
 80107fc:	4603      	mov	r3, r0
 80107fe:	853b      	strh	r3, [r7, #40]	@ 0x28
 8010800:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010802:	2b00      	cmp	r3, #0
 8010804:	d001      	beq.n	801080a <phhalHw_Pn5180_Autocoll+0x40a>
 8010806:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010808:	e085      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_HAL);
 801080a:	f240 2306 	movw	r3, #518	@ 0x206
 801080e:	e082      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
        }
        if((pDataParams->bActiveMode == PH_ON) && ((wMode & ACTIVE_A_MODE) != ACTIVE_A_MODE) && (bSpeed == PHHAL_HW_RF_DATARATE_106))
 8010810:	68fb      	ldr	r3, [r7, #12]
 8010812:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010816:	2b01      	cmp	r3, #1
 8010818:	d115      	bne.n	8010846 <phhalHw_Pn5180_Autocoll+0x446>
 801081a:	897b      	ldrh	r3, [r7, #10]
 801081c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010820:	2b00      	cmp	r3, #0
 8010822:	d110      	bne.n	8010846 <phhalHw_Pn5180_Autocoll+0x446>
 8010824:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010828:	2b00      	cmp	r3, #0
 801082a:	d10c      	bne.n	8010846 <phhalHw_Pn5180_Autocoll+0x446>
        {
            /* Terminate Autocoll command before existing. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams) );
 801082c:	68f8      	ldr	r0, [r7, #12]
 801082e:	f001 f9a8 	bl	8011b82 <phhalHw_Pn5180_Instr_SwitchModeNormal>
 8010832:	4603      	mov	r3, r0
 8010834:	853b      	strh	r3, [r7, #40]	@ 0x28
 8010836:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010838:	2b00      	cmp	r3, #0
 801083a:	d001      	beq.n	8010840 <phhalHw_Pn5180_Autocoll+0x440>
 801083c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801083e:	e06a      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_HAL);
 8010840:	f240 2306 	movw	r3, #518	@ 0x206
 8010844:	e067      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
        }

        if(bFraming == PHHAL_HW_PN5180_BIT_MIFARE)
 8010846:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801084a:	2b00      	cmp	r3, #0
 801084c:	d108      	bne.n	8010860 <phhalHw_Pn5180_Autocoll+0x460>
        {
            *pProtParams = PHHAL_HW_RF_TYPE_A_FRAMING | bSpeed;
 801084e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010852:	b29b      	uxth	r3, r3
 8010854:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010858:	b29a      	uxth	r2, r3
 801085a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801085c:	801a      	strh	r2, [r3, #0]
 801085e:	e01b      	b.n	8010898 <phhalHw_Pn5180_Autocoll+0x498>
        }
        else if(bFraming == PHHAL_HW_PN5180_BIT_ISO18092)
 8010860:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8010864:	2b01      	cmp	r3, #1
 8010866:	d108      	bne.n	801087a <phhalHw_Pn5180_Autocoll+0x47a>
        {
            *pProtParams = PHHAL_HW_RF_TYPE_ACTIVE_FRAMING | bSpeed;
 8010868:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801086c:	b29b      	uxth	r3, r3
 801086e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8010872:	b29a      	uxth	r2, r3
 8010874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010876:	801a      	strh	r2, [r3, #0]
 8010878:	e00e      	b.n	8010898 <phhalHw_Pn5180_Autocoll+0x498>
        }
        else if(bFraming == PHHAL_HW_PN5180_BIT_FELICA)
 801087a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801087e:	2b02      	cmp	r3, #2
 8010880:	d108      	bne.n	8010894 <phhalHw_Pn5180_Autocoll+0x494>
        {
            *pProtParams = PHHAL_HW_RF_TYPE_F_FRAMING | bSpeed;
 8010882:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010886:	b29b      	uxth	r3, r3
 8010888:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 801088c:	b29a      	uxth	r2, r3
 801088e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010890:	801a      	strh	r2, [r3, #0]
 8010892:	e001      	b.n	8010898 <phhalHw_Pn5180_Autocoll+0x498>
        }
        else
        {
            /* Invalid Framing as PN5180 will not emulate other than Type-A, Type-F and Active Frame */
            status = PH_ERR_FRAMING_ERROR;
 8010894:	2305      	movs	r3, #5
 8010896:	86fb      	strh	r3, [r7, #54]	@ 0x36
        }

        /* Store received data length in dataparams */
        pDataParams->wRxBufLen = *pRxLength;
 8010898:	683b      	ldr	r3, [r7, #0]
 801089a:	881a      	ldrh	r2, [r3, #0]
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	835a      	strh	r2, [r3, #26]

        /* Return RxBuffer pointer */
        /* Offset "F0" incase of Active communication */
        *ppRxBuffer = pDataParams->pRxBuffer + offsetPos;
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	695a      	ldr	r2, [r3, #20]
 80108a4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80108a8:	441a      	add	r2, r3
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	601a      	str	r2, [r3, #0]

        /* Return RxBuffer length */
        /* Offset "F0" + CRC incase of Active communication */
        *pRxLength = pDataParams->wRxBufLen - offsetLen;
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	8b5a      	ldrh	r2, [r3, #26]
 80108b2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80108b6:	b29b      	uxth	r3, r3
 80108b8:	1ad3      	subs	r3, r2, r3
 80108ba:	b29a      	uxth	r2, r3
 80108bc:	683b      	ldr	r3, [r7, #0]
 80108be:	801a      	strh	r2, [r3, #0]
        pDataParams->wTargetMode = *pProtParams;
 80108c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108c2:	881a      	ldrh	r2, [r3, #0]
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	865a      	strh	r2, [r3, #50]	@ 0x32

        status = PH_ERR_SUCCESS;
 80108c8:	2300      	movs	r3, #0
 80108ca:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80108cc:	e006      	b.n	80108dc <phhalHw_Pn5180_Autocoll+0x4dc>
    }
    else if(0U != (dwIrqReg & IRQ_STATUS_RFOFF_DET_IRQ_MASK))
 80108ce:	697b      	ldr	r3, [r7, #20]
 80108d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d001      	beq.n	80108dc <phhalHw_Pn5180_Autocoll+0x4dc>
    {
        status = PH_ERR_EXT_RF_ERROR;
 80108d8:	2310      	movs	r3, #16
 80108da:	86fb      	strh	r3, [r7, #54]	@ 0x36
    else
    {
        /* QAC */
    }

    if(status != PH_ERR_SUCCESS)
 80108dc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80108de:	2b00      	cmp	r3, #0
 80108e0:	d009      	beq.n	80108f6 <phhalHw_Pn5180_Autocoll+0x4f6>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams) );
 80108e2:	68f8      	ldr	r0, [r7, #12]
 80108e4:	f001 f94d 	bl	8011b82 <phhalHw_Pn5180_Instr_SwitchModeNormal>
 80108e8:	4603      	mov	r3, r0
 80108ea:	853b      	strh	r3, [r7, #40]	@ 0x28
 80108ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d001      	beq.n	80108f6 <phhalHw_Pn5180_Autocoll+0x4f6>
 80108f2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80108f4:	e00f      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
    }

    return PH_ADD_COMPCODE(status, PH_COMP_HAL);
 80108f6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d00b      	beq.n	8010914 <phhalHw_Pn5180_Autocoll+0x514>
 80108fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80108fe:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010902:	2b00      	cmp	r3, #0
 8010904:	d106      	bne.n	8010914 <phhalHw_Pn5180_Autocoll+0x514>
 8010906:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010908:	b2db      	uxtb	r3, r3
 801090a:	b29b      	uxth	r3, r3
 801090c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010910:	b29b      	uxth	r3, r3
 8010912:	e000      	b.n	8010916 <phhalHw_Pn5180_Autocoll+0x516>
 8010914:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 8010916:	4618      	mov	r0, r3
 8010918:	3738      	adds	r7, #56	@ 0x38
 801091a:	46bd      	mov	sp, r7
 801091c:	bd80      	pop	{r7, pc}
 801091e:	bf00      	nop

08010920 <phhalHw_Pn5180_Lpcd>:

phStatus_t phhalHw_Pn5180_Lpcd(
    phhalHw_Pn5180_DataParams_t * pDataParams)
{
 8010920:	b580      	push	{r7, lr}
 8010922:	b090      	sub	sp, #64	@ 0x40
 8010924:	af02      	add	r7, sp, #8
 8010926:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint32_t    PH_MEMLOC_REM dwRegister;
    uint32_t    PH_MEMLOC_REM dwIrqWaitFor= 0U;
 8010928:	2300      	movs	r3, #0
 801092a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t    PH_MEMLOC_REM dwIrqReg;
    phStatus_t  PH_MEMLOC_REM status;
    uint8_t     PH_MEMLOC_REM bEPromData[5];
    uint32_t    PH_MEMLOC_REM dwAgcValVariation = 0U;
 801092c:	2300      	movs	r3, #0
 801092e:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t    PH_MEMLOC_REM dwAgcRefVal = 0U;
 8010930:	2300      	movs	r3, #0
 8010932:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t    PH_MEMLOC_REM dwLpcdThreshold = 0U;
 8010934:	2300      	movs	r3, #0
 8010936:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t     PH_MEMLOC_REM bOcProtControl[1];

    switch (pDataParams->bLpcdMode)
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 801093e:	2b00      	cmp	r3, #0
 8010940:	d002      	beq.n	8010948 <phhalHw_Pn5180_Lpcd+0x28>
 8010942:	2b01      	cmp	r3, #1
 8010944:	d072      	beq.n	8010a2c <phhalHw_Pn5180_Lpcd+0x10c>
 8010946:	e0c4      	b.n	8010ad2 <phhalHw_Pn5180_Lpcd+0x1b2>
    {
    case PHHAL_HW_PN5180_LPCD_MODE_DEFAULT:

        /*Get the current AGC measurement*/
        PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_ReadRegister( pDataParams, AGC_REF_CONFIG, &dwRegister));
 8010948:	f107 031c 	add.w	r3, r7, #28
 801094c:	461a      	mov	r2, r3
 801094e:	2126      	movs	r1, #38	@ 0x26
 8010950:	6878      	ldr	r0, [r7, #4]
 8010952:	f000 fde5 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>
 8010956:	4603      	mov	r3, r0
 8010958:	847b      	strh	r3, [r7, #34]	@ 0x22
 801095a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801095c:	2b00      	cmp	r3, #0
 801095e:	d001      	beq.n	8010964 <phhalHw_Pn5180_Lpcd+0x44>
 8010960:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010962:	e0c9      	b.n	8010af8 <phhalHw_Pn5180_Lpcd+0x1d8>

        PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_ReadE2Prom( pDataParams, PHHAL_HW_PN5180_LPCD_REFERENCE_VALUE_ADDR, bEPromData,  5U));
 8010964:	f107 0210 	add.w	r2, r7, #16
 8010968:	2305      	movs	r3, #5
 801096a:	2134      	movs	r1, #52	@ 0x34
 801096c:	6878      	ldr	r0, [r7, #4]
 801096e:	f000 ff57 	bl	8011820 <phhalHw_Pn5180_Instr_ReadE2Prom>
 8010972:	4603      	mov	r3, r0
 8010974:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010976:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010978:	2b00      	cmp	r3, #0
 801097a:	d001      	beq.n	8010980 <phhalHw_Pn5180_Lpcd+0x60>
 801097c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801097e:	e0bb      	b.n	8010af8 <phhalHw_Pn5180_Lpcd+0x1d8>

        PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_ReadE2Prom( pDataParams, PHHAL_HW_PN5180_OCPROT_CONTROL_ADDR, bOcProtControl,  1U));
 8010980:	f107 020c 	add.w	r2, r7, #12
 8010984:	2301      	movs	r3, #1
 8010986:	2159      	movs	r1, #89	@ 0x59
 8010988:	6878      	ldr	r0, [r7, #4]
 801098a:	f000 ff49 	bl	8011820 <phhalHw_Pn5180_Instr_ReadE2Prom>
 801098e:	4603      	mov	r3, r0
 8010990:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010992:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010994:	2b00      	cmp	r3, #0
 8010996:	d001      	beq.n	801099c <phhalHw_Pn5180_Lpcd+0x7c>
 8010998:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801099a:	e0ad      	b.n	8010af8 <phhalHw_Pn5180_Lpcd+0x1d8>

        /*Use EEPROM Value for reference value*/
        if((bEPromData[4] & LPCD_REFVAL_CONTROL_MASK) == 0U )
 801099c:	7d3b      	ldrb	r3, [r7, #20]
 801099e:	f003 0303 	and.w	r3, r3, #3
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d109      	bne.n	80109ba <phhalHw_Pn5180_Lpcd+0x9a>
        {
            /*Get the AGC Ref Value from E2PROM*/
            dwAgcRefVal = (uint8_t)bEPromData[0];
 80109a6:	7c3b      	ldrb	r3, [r7, #16]
 80109a8:	633b      	str	r3, [r7, #48]	@ 0x30
            dwAgcRefVal |= (uint16_t)((uint16_t)bEPromData[1]<<8U);
 80109aa:	7c7b      	ldrb	r3, [r7, #17]
 80109ac:	021b      	lsls	r3, r3, #8
 80109ae:	b29b      	uxth	r3, r3
 80109b0:	461a      	mov	r2, r3
 80109b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109b4:	4313      	orrs	r3, r2
 80109b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80109b8:	e002      	b.n	80109c0 <phhalHw_Pn5180_Lpcd+0xa0>
        }

        else
        {
            /*used the stored reference value */
            dwAgcRefVal = pDataParams->wLpcdReference;
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80109be:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        /*Get the AGV Variation threshold*/
        dwLpcdThreshold =(uint8_t)bEPromData[3];
 80109c0:	7cfb      	ldrb	r3, [r7, #19]
 80109c2:	627b      	str	r3, [r7, #36]	@ 0x24

        //Store the read AGC_REF_CONFIG reg value as reference for next comparison
        pDataParams->wLpcdReference = (uint16_t)(dwRegister &(AGC_REF_CONFIG_AGC_GEAR_MASK | AGC_REF_CONFIG_AGC_VALUE_MASK));
 80109c4:	69fb      	ldr	r3, [r7, #28]
 80109c6:	b29b      	uxth	r3, r3
 80109c8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80109cc:	b29a      	uxth	r2, r3
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	86da      	strh	r2, [r3, #54]	@ 0x36

        /*If TXOCP is enabled, Then we need to compare gear*/
        if((bOcProtControl[0] & 0x01U) && (dwRegister & AGC_REF_CONFIG_AGC_GEAR_MASK)!= (dwAgcRefVal & AGC_REF_CONFIG_AGC_GEAR_MASK))
 80109d2:	7b3b      	ldrb	r3, [r7, #12]
 80109d4:	f003 0301 	and.w	r3, r3, #1
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d009      	beq.n	80109f0 <phhalHw_Pn5180_Lpcd+0xd0>
 80109dc:	69fa      	ldr	r2, [r7, #28]
 80109de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109e0:	4053      	eors	r3, r2
 80109e2:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d002      	beq.n	80109f0 <phhalHw_Pn5180_Lpcd+0xd0>
        {
            status = PH_ERR_SUCCESS;
 80109ea:	2300      	movs	r3, #0
 80109ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
            {
                status = PH_ERR_IO_TIMEOUT;
            }
        }

        break;
 80109ee:	e073      	b.n	8010ad8 <phhalHw_Pn5180_Lpcd+0x1b8>
            dwRegister &= AGC_REF_CONFIG_AGC_VALUE_MASK;
 80109f0:	69fb      	ldr	r3, [r7, #28]
 80109f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80109f6:	61fb      	str	r3, [r7, #28]
            dwAgcRefVal &= AGC_REF_CONFIG_AGC_VALUE_MASK;
 80109f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80109fe:	633b      	str	r3, [r7, #48]	@ 0x30
            dwAgcValVariation = ((dwRegister > dwAgcRefVal) ?
 8010a00:	69fb      	ldr	r3, [r7, #28]
                (dwRegister - dwAgcRefVal) : (dwAgcRefVal - dwRegister));
 8010a02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a04:	429a      	cmp	r2, r3
 8010a06:	d203      	bcs.n	8010a10 <phhalHw_Pn5180_Lpcd+0xf0>
 8010a08:	69fa      	ldr	r2, [r7, #28]
 8010a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a0c:	1ad3      	subs	r3, r2, r3
 8010a0e:	e002      	b.n	8010a16 <phhalHw_Pn5180_Lpcd+0xf6>
 8010a10:	69fb      	ldr	r3, [r7, #28]
 8010a12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a14:	1ad3      	subs	r3, r2, r3
            dwAgcValVariation = ((dwRegister > dwAgcRefVal) ?
 8010a16:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (dwAgcValVariation > dwLpcdThreshold)
 8010a18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a1c:	429a      	cmp	r2, r3
 8010a1e:	d902      	bls.n	8010a26 <phhalHw_Pn5180_Lpcd+0x106>
                status = PH_ERR_SUCCESS;
 8010a20:	2300      	movs	r3, #0
 8010a22:	86fb      	strh	r3, [r7, #54]	@ 0x36
        break;
 8010a24:	e058      	b.n	8010ad8 <phhalHw_Pn5180_Lpcd+0x1b8>
                status = PH_ERR_IO_TIMEOUT;
 8010a26:	2301      	movs	r3, #1
 8010a28:	86fb      	strh	r3, [r7, #54]	@ 0x36
        break;
 8010a2a:	e055      	b.n	8010ad8 <phhalHw_Pn5180_Lpcd+0x1b8>

    case PHHAL_HW_PN5180_LPCD_MODE_POWERDOWN:
        dwIrqWaitFor = (IRQ_STATUS_LPCD_IRQ_MASK | IRQ_STATUS_GENERAL_ERROR_IRQ_MASK);
 8010a2c:	f44f 2320 	mov.w	r3, #655360	@ 0xa0000
 8010a30:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Clear above Interrupts  */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, dwIrqWaitFor));
 8010a32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010a34:	2103      	movs	r1, #3
 8010a36:	6878      	ldr	r0, [r7, #4]
 8010a38:	f000 fb5e 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 8010a3c:	4603      	mov	r3, r0
 8010a3e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010a40:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d001      	beq.n	8010a4a <phhalHw_Pn5180_Lpcd+0x12a>
 8010a46:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010a48:	e056      	b.n	8010af8 <phhalHw_Pn5180_Lpcd+0x1d8>
        (void)phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL);
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 8010a50:	2300      	movs	r3, #0
 8010a52:	2201      	movs	r2, #1
 8010a54:	2100      	movs	r1, #0
 8010a56:	f008 fa9f 	bl	8018f98 <phOsal_EventClear>

        /* Enable IRQ sources */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_ENABLE, dwIrqWaitFor));
 8010a5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010a5c:	2101      	movs	r1, #1
 8010a5e:	6878      	ldr	r0, [r7, #4]
 8010a60:	f000 fb4a 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 8010a64:	4603      	mov	r3, r0
 8010a66:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010a68:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d001      	beq.n	8010a72 <phhalHw_Pn5180_Lpcd+0x152>
 8010a6e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010a70:	e042      	b.n	8010af8 <phhalHw_Pn5180_Lpcd+0x1d8>

        PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_SwitchModeLpcd(
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8010a76:	4619      	mov	r1, r3
 8010a78:	6878      	ldr	r0, [r7, #4]
 8010a7a:	f000 ffd0 	bl	8011a1e <phhalHw_Pn5180_Instr_SwitchModeLpcd>
 8010a7e:	4603      	mov	r3, r0
 8010a80:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010a82:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d001      	beq.n	8010a8c <phhalHw_Pn5180_Lpcd+0x16c>
 8010a88:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010a8a:	e035      	b.n	8010af8 <phhalHw_Pn5180_Lpcd+0x1d8>
            pDataParams,
            (uint16_t)(pDataParams->wWakeupCounterInMs))
            );

        /* Now wait for the IRQ */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WaitIrq(
 8010a8c:	f107 0318 	add.w	r3, r7, #24
 8010a90:	9300      	str	r3, [sp, #0]
 8010a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a94:	2200      	movs	r2, #0
 8010a96:	2101      	movs	r1, #1
 8010a98:	6878      	ldr	r0, [r7, #4]
 8010a9a:	f002 ffc3 	bl	8013a24 <phhalHw_Pn5180_WaitIrq>
 8010a9e:	4603      	mov	r3, r0
 8010aa0:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010aa2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d001      	beq.n	8010aac <phhalHw_Pn5180_Lpcd+0x18c>
 8010aa8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010aaa:	e025      	b.n	8010af8 <phhalHw_Pn5180_Lpcd+0x1d8>
            PH_ON,
            PH_OFF,
            dwIrqWaitFor,
            &dwIrqReg));

        if(0U != (dwIrqReg & IRQ_STATUS_LPCD_IRQ_MASK))
 8010aac:	69bb      	ldr	r3, [r7, #24]
 8010aae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d002      	beq.n	8010abc <phhalHw_Pn5180_Lpcd+0x19c>
        {
            status = PH_ERR_SUCCESS;
 8010ab6:	2300      	movs	r3, #0
 8010ab8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        }
        else
        {
            status = PH_ERR_IO_TIMEOUT;
        }
        break;
 8010aba:	e00d      	b.n	8010ad8 <phhalHw_Pn5180_Lpcd+0x1b8>
        else if (0U != (dwIrqReg & IRQ_STATUS_GENERAL_ERROR_IRQ_MASK))
 8010abc:	69bb      	ldr	r3, [r7, #24]
 8010abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d002      	beq.n	8010acc <phhalHw_Pn5180_Lpcd+0x1ac>
            status = PH_ERR_INVALID_PARAMETER;
 8010ac6:	2321      	movs	r3, #33	@ 0x21
 8010ac8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        break;
 8010aca:	e005      	b.n	8010ad8 <phhalHw_Pn5180_Lpcd+0x1b8>
            status = PH_ERR_IO_TIMEOUT;
 8010acc:	2301      	movs	r3, #1
 8010ace:	86fb      	strh	r3, [r7, #54]	@ 0x36
        break;
 8010ad0:	e002      	b.n	8010ad8 <phhalHw_Pn5180_Lpcd+0x1b8>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8010ad2:	f240 2321 	movw	r3, #545	@ 0x221
 8010ad6:	e00f      	b.n	8010af8 <phhalHw_Pn5180_Lpcd+0x1d8>
    }

    return PH_ADD_COMPCODE(status, PH_COMP_HAL);
 8010ad8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d00b      	beq.n	8010af6 <phhalHw_Pn5180_Lpcd+0x1d6>
 8010ade:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010ae0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d106      	bne.n	8010af6 <phhalHw_Pn5180_Lpcd+0x1d6>
 8010ae8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010aea:	b2db      	uxtb	r3, r3
 8010aec:	b29b      	uxth	r3, r3
 8010aee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010af2:	b29b      	uxth	r3, r3
 8010af4:	e000      	b.n	8010af8 <phhalHw_Pn5180_Lpcd+0x1d8>
 8010af6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 8010af8:	4618      	mov	r0, r3
 8010afa:	3738      	adds	r7, #56	@ 0x38
 8010afc:	46bd      	mov	sp, r7
 8010afe:	bd80      	pop	{r7, pc}

08010b00 <phhalHw_Pn5180_SetListenParameters>:
    uint8_t * pNfcId1,
    uint8_t SelRes,
    uint8_t * pPollingResp,
    uint8_t bNfcId3
    )
{
 8010b00:	b580      	push	{r7, lr}
 8010b02:	b08a      	sub	sp, #40	@ 0x28
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	60f8      	str	r0, [r7, #12]
 8010b08:	60b9      	str	r1, [r7, #8]
 8010b0a:	607a      	str	r2, [r7, #4]
 8010b0c:	70fb      	strb	r3, [r7, #3]
    /* Check all the pointers */
    PH_ASSERT_NULL(pSensRes);
 8010b0e:	68bb      	ldr	r3, [r7, #8]
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d101      	bne.n	8010b18 <phhalHw_Pn5180_SetListenParameters+0x18>
 8010b14:	2321      	movs	r3, #33	@ 0x21
 8010b16:	e027      	b.n	8010b68 <phhalHw_Pn5180_SetListenParameters+0x68>
    PH_ASSERT_NULL(pNfcId1);
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d101      	bne.n	8010b22 <phhalHw_Pn5180_SetListenParameters+0x22>
 8010b1e:	2321      	movs	r3, #33	@ 0x21
 8010b20:	e022      	b.n	8010b68 <phhalHw_Pn5180_SetListenParameters+0x68>
    PH_ASSERT_NULL(pPollingResp);
 8010b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d101      	bne.n	8010b2c <phhalHw_Pn5180_SetListenParameters+0x2c>
 8010b28:	2321      	movs	r3, #33	@ 0x21
 8010b2a:	e01d      	b.n	8010b68 <phhalHw_Pn5180_SetListenParameters+0x68>
    if(0U != bNfcId3)
    {
        /*Coverity*/;
    }

    (void)memcpy(&aCmd[0], pSensRes, PHHAL_HW_PN5180_SET_LISTEN_SENRES_LEN);
 8010b2c:	68bb      	ldr	r3, [r7, #8]
 8010b2e:	881b      	ldrh	r3, [r3, #0]
 8010b30:	b29b      	uxth	r3, r3
 8010b32:	823b      	strh	r3, [r7, #16]
    (void)memcpy(&aCmd[2], pNfcId1, PHHAL_HW_PN5180_SET_LISTEN_NFCID1_LEN);
 8010b34:	f107 0310 	add.w	r3, r7, #16
 8010b38:	3302      	adds	r3, #2
 8010b3a:	2203      	movs	r2, #3
 8010b3c:	6879      	ldr	r1, [r7, #4]
 8010b3e:	4618      	mov	r0, r3
 8010b40:	f00e fa1f 	bl	801ef82 <memcpy>
    (void)memcpy(&aCmd[5], &SelRes, PHHAL_HW_PN5180_SET_LISTEN_SELRES_LEN);
 8010b44:	78fb      	ldrb	r3, [r7, #3]
 8010b46:	757b      	strb	r3, [r7, #21]
    (void)memcpy(&aCmd[6], pPollingResp, PHHAL_HW_PN5180_SET_LISTEN_POLLRES_LEN);
 8010b48:	f107 0310 	add.w	r3, r7, #16
 8010b4c:	3306      	adds	r3, #6
 8010b4e:	2212      	movs	r2, #18
 8010b50:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010b52:	4618      	mov	r0, r3
 8010b54:	f00e fa15 	bl	801ef82 <memcpy>

    return phhalHw_Pn5180_Instr_WriteE2Prom(pDataParams, PHHAL_HW_PN5180_SET_LISTEN_E2PROM_ADDR, aCmd, PHHAL_HW_PN5180_SET_LISTEN_LEN);
 8010b58:	f107 0210 	add.w	r2, r7, #16
 8010b5c:	2318      	movs	r3, #24
 8010b5e:	2140      	movs	r1, #64	@ 0x40
 8010b60:	68f8      	ldr	r0, [r7, #12]
 8010b62:	f000 fde5 	bl	8011730 <phhalHw_Pn5180_Instr_WriteE2Prom>
 8010b66:	4603      	mov	r3, r0
}
 8010b68:	4618      	mov	r0, r3
 8010b6a:	3728      	adds	r7, #40	@ 0x28
 8010b6c:	46bd      	mov	sp, r7
 8010b6e:	bd80      	pop	{r7, pc}

08010b70 <phhalHw_Pn5180_I18000p3m3Inventory>:
    uint8_t * pBeginRndCmd,             /**< [In] ISO 18000p3m3 BeginRound command frame. This is 17bits i.e., 3 bytes are expected. CRC5 should not be provided. */
    uint8_t bTSprocessing,              /**< [In] TimeSlot processing behavior. */
    uint8_t ** ppRxBuffer,              /**< [In] Pointer to HAL Rx Buffer containing response from single/multiple tags. */
    uint16_t * wRxBufferLen             /**< [In] Length of response in hal Rx Buffer. */
    )
{
 8010b70:	b580      	push	{r7, lr}
 8010b72:	b08e      	sub	sp, #56	@ 0x38
 8010b74:	af02      	add	r7, sp, #8
 8010b76:	60f8      	str	r0, [r7, #12]
 8010b78:	60b9      	str	r1, [r7, #8]
 8010b7a:	4611      	mov	r1, r2
 8010b7c:	461a      	mov	r2, r3
 8010b7e:	460b      	mov	r3, r1
 8010b80:	71fb      	strb	r3, [r7, #7]
 8010b82:	4613      	mov	r3, r2
 8010b84:	71bb      	strb	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM statusTmp = PH_ERR_SUCCESS;
 8010b86:	2300      	movs	r3, #0
 8010b88:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    uint16_t  PH_MEMLOC_REM ResultSize;
    uint32_t  PH_MEMLOC_REM dwIrqWaitFor;
    uint8_t  PH_MEMLOC_REM bTarget = 0U;
 8010b8e:	2300      	movs	r3, #0
 8010b90:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    uint8_t  PH_MEMLOC_REM bSession = 0U;
 8010b94:	2300      	movs	r3, #0
 8010b96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint32_t PH_MEMLOC_REM dwIrqReg;
    phOsal_EventBits_t PH_MEMLOC_REM dwEventFlags;
    uint8_t    PH_MEMLOC_COUNT bQ = 1;
 8010b9a:	2301      	movs	r3, #1
 8010b9c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t    PH_MEMLOC_REM bBuff1, bBuff2;
    uint16_t   PH_MEMLOC_REM index=0;
 8010ba0:	2300      	movs	r3, #0
 8010ba2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint8_t    PH_MEMLOC_REM numOfSlots=0;
 8010ba4:	2300      	movs	r3, #0
 8010ba6:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

    /* Check all the pointers */
    PH_ASSERT_NULL(pSelCmd);
 8010baa:	68bb      	ldr	r3, [r7, #8]
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d101      	bne.n	8010bb4 <phhalHw_Pn5180_I18000p3m3Inventory+0x44>
 8010bb0:	2321      	movs	r3, #33	@ 0x21
 8010bb2:	e16b      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
    PH_ASSERT_NULL(pBeginRndCmd);
 8010bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d101      	bne.n	8010bbe <phhalHw_Pn5180_I18000p3m3Inventory+0x4e>
 8010bba:	2321      	movs	r3, #33	@ 0x21
 8010bbc:	e166      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
    PH_ASSERT_NULL(ppRxBuffer);
 8010bbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d101      	bne.n	8010bc8 <phhalHw_Pn5180_I18000p3m3Inventory+0x58>
 8010bc4:	2321      	movs	r3, #33	@ 0x21
 8010bc6:	e161      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
    PH_ASSERT_NULL(wRxBufferLen);
 8010bc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d101      	bne.n	8010bd2 <phhalHw_Pn5180_I18000p3m3Inventory+0x62>
 8010bce:	2321      	movs	r3, #33	@ 0x21
 8010bd0:	e15c      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>

    if(bSelCmdLen > 0U)
 8010bd2:	79fb      	ldrb	r3, [r7, #7]
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	d02f      	beq.n	8010c38 <phhalHw_Pn5180_I18000p3m3Inventory+0xc8>
    {
        bTarget = pSelCmd[0];
 8010bd8:	68bb      	ldr	r3, [r7, #8]
 8010bda:	781b      	ldrb	r3, [r3, #0]
 8010bdc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        bTarget = bTarget>> 1U;
 8010be0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010be4:	085b      	lsrs	r3, r3, #1
 8010be6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        bTarget = bTarget&0x07U;
 8010bea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010bee:	f003 0307 	and.w	r3, r3, #7
 8010bf2:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

        bSession = pBeginRndCmd[1]>> 4U;
 8010bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bf8:	3301      	adds	r3, #1
 8010bfa:	781b      	ldrb	r3, [r3, #0]
 8010bfc:	091b      	lsrs	r3, r3, #4
 8010bfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        bSession &= 0x03U;
 8010c02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010c06:	f003 0303 	and.w	r3, r3, #3
 8010c0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        switch(bSession)
 8010c0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d001      	beq.n	8010c1a <phhalHw_Pn5180_I18000p3m3Inventory+0xaa>
 8010c16:	2b02      	cmp	r3, #2
 8010c18:	d109      	bne.n	8010c2e <phhalHw_Pn5180_I18000p3m3Inventory+0xbe>
        {
        case 0:
        case 2:
        {
            if(bSession != bTarget)
 8010c1a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8010c1e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010c22:	429a      	cmp	r2, r3
 8010c24:	d007      	beq.n	8010c36 <phhalHw_Pn5180_I18000p3m3Inventory+0xc6>
            {
                statusTmp = (PH_ERR_INVALID_PARAMETER | PH_COMP_HAL);
 8010c26:	f240 2321 	movw	r3, #545	@ 0x221
 8010c2a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            }
            break;
 8010c2c:	e003      	b.n	8010c36 <phhalHw_Pn5180_I18000p3m3Inventory+0xc6>
        }
        default:
            statusTmp = (PH_ERR_INVALID_PARAMETER | PH_COMP_HAL);
 8010c2e:	f240 2321 	movw	r3, #545	@ 0x221
 8010c32:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8010c34:	e000      	b.n	8010c38 <phhalHw_Pn5180_I18000p3m3Inventory+0xc8>
            break;
 8010c36:	bf00      	nop
        }

    }

    if (pDataParams->bPollGuardTimeFlag == PH_ON)
 8010c38:	68fb      	ldr	r3, [r7, #12]
 8010c3a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8010c3e:	2b01      	cmp	r3, #1
 8010c40:	d120      	bne.n	8010c84 <phhalHw_Pn5180_I18000p3m3Inventory+0x114>
    {
        pDataParams->bPollGuardTimeFlag = PH_OFF;
 8010c42:	68fb      	ldr	r3, [r7, #12]
 8010c44:	2200      	movs	r2, #0
 8010c46:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        /* When there is no errors in preconditions wait till timer expire. */
        if (statusTmp == PH_ERR_SUCCESS)
 8010c4a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d110      	bne.n	8010c72 <phhalHw_Pn5180_I18000p3m3Inventory+0x102>
        {
            /* Wait for the Poll Guard Time to Expire. */
            (void)phOsal_EventPend(&xEventHandle, (phOsal_EventOpt_t)(E_OS_EVENT_OPT_PEND_SET_ANY | E_OS_EVENT_OPT_PEND_CLEAR_ON_EXIT),
 8010c50:	f107 0314 	add.w	r3, r7, #20
 8010c54:	9300      	str	r3, [sp, #0]
 8010c56:	2322      	movs	r3, #34	@ 0x22
 8010c58:	f04f 32ff 	mov.w	r2, #4294967295
 8010c5c:	2105      	movs	r1, #5
 8010c5e:	488d      	ldr	r0, [pc, #564]	@ (8010e94 <phhalHw_Pn5180_I18000p3m3Inventory+0x324>)
 8010c60:	f008 f918 	bl	8018e94 <phOsal_EventPend>
                    PHOSAL_MAX_DELAY, E_PH_OSAL_EVT_GT_EXP | E_PH_OSAL_EVT_ABORT, &dwEventFlags);
            if(0U != (dwEventFlags & E_PH_OSAL_EVT_ABORT))
 8010c64:	697b      	ldr	r3, [r7, #20]
 8010c66:	f003 0320 	and.w	r3, r3, #32
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d001      	beq.n	8010c72 <phhalHw_Pn5180_I18000p3m3Inventory+0x102>
            {
                statusTmp = PH_ERR_ABORTED;
 8010c6e:	2312      	movs	r3, #18
 8010c70:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            }
        }

        /* Stop Timer */
        PH_CHECK_SUCCESS_FCT(status, phDriver_TimerStop());
 8010c72:	f008 f831 	bl	8018cd8 <phDriver_TimerStop>
 8010c76:	4603      	mov	r3, r0
 8010c78:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8010c7a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d001      	beq.n	8010c84 <phhalHw_Pn5180_I18000p3m3Inventory+0x114>
 8010c80:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010c82:	e103      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
    }

    if (statusTmp != PH_ERR_SUCCESS)
 8010c84:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d001      	beq.n	8010c8e <phhalHw_Pn5180_I18000p3m3Inventory+0x11e>
    {
        return statusTmp;
 8010c8a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010c8c:	e0fe      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
    }

    dwIrqWaitFor = (IRQ_STATUS_RX_IRQ_MASK | IRQ_STATUS_GENERAL_ERROR_IRQ_MASK);
 8010c8e:	4b82      	ldr	r3, [pc, #520]	@ (8010e98 <phhalHw_Pn5180_I18000p3m3Inventory+0x328>)
 8010c90:	623b      	str	r3, [r7, #32]

    /* Clear Interrupts  */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, PHHAL_HW_PN5180_IRQ_SET_CLEAR_ALL_MASK));
 8010c92:	4a82      	ldr	r2, [pc, #520]	@ (8010e9c <phhalHw_Pn5180_I18000p3m3Inventory+0x32c>)
 8010c94:	2103      	movs	r1, #3
 8010c96:	68f8      	ldr	r0, [r7, #12]
 8010c98:	f000 fa2e 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 8010c9c:	4603      	mov	r3, r0
 8010c9e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8010ca0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d001      	beq.n	8010caa <phhalHw_Pn5180_I18000p3m3Inventory+0x13a>
 8010ca6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010ca8:	e0f0      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>

    /* Clear the Rf Event. */
    PH_CHECK_SUCCESS_FCT(status, phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL));
 8010caa:	68fb      	ldr	r3, [r7, #12]
 8010cac:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 8010cb0:	2300      	movs	r3, #0
 8010cb2:	2201      	movs	r2, #1
 8010cb4:	2100      	movs	r1, #0
 8010cb6:	f008 f96f 	bl	8018f98 <phOsal_EventClear>
 8010cba:	4603      	mov	r3, r0
 8010cbc:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8010cbe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d001      	beq.n	8010cc8 <phhalHw_Pn5180_I18000p3m3Inventory+0x158>
 8010cc4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010cc6:	e0e1      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>

    /* Enable IRQ sources */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, IRQ_ENABLE, dwIrqWaitFor));
 8010cc8:	6a3a      	ldr	r2, [r7, #32]
 8010cca:	2101      	movs	r1, #1
 8010ccc:	68f8      	ldr	r0, [r7, #12]
 8010cce:	f000 fa89 	bl	80111e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 8010cd2:	4603      	mov	r3, r0
 8010cd4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8010cd6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d001      	beq.n	8010ce0 <phhalHw_Pn5180_I18000p3m3Inventory+0x170>
 8010cdc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010cde:	e0d5      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>

    if (bTSprocessing == PHHAL_HW_I18000P3M3_GET_MAX_RESPS)
 8010ce0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d101      	bne.n	8010cec <phhalHw_Pn5180_I18000p3m3Inventory+0x17c>
    {
        bSelCmdLen = 0U;
 8010ce8:	2300      	movs	r3, #0
 8010cea:	71fb      	strb	r3, [r7, #7]
    }

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_EpcGen2Inventory(
 8010cec:	79b9      	ldrb	r1, [r7, #6]
 8010cee:	79fa      	ldrb	r2, [r7, #7]
 8010cf0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8010cf4:	9301      	str	r3, [sp, #4]
 8010cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cf8:	9300      	str	r3, [sp, #0]
 8010cfa:	460b      	mov	r3, r1
 8010cfc:	68b9      	ldr	r1, [r7, #8]
 8010cfe:	68f8      	ldr	r0, [r7, #12]
 8010d00:	f000 ff74 	bl	8011bec <phhalHw_Pn5180_Instr_EpcGen2Inventory>
 8010d04:	4603      	mov	r3, r0
 8010d06:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8010d08:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d001      	beq.n	8010d12 <phhalHw_Pn5180_I18000p3m3Inventory+0x1a2>
 8010d0e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010d10:	e0bc      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
        pBeginRndCmd,
        bTSprocessing
        ));

    /* Now wait for the IRQ */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WaitIrq(
 8010d12:	f107 0318 	add.w	r3, r7, #24
 8010d16:	9300      	str	r3, [sp, #0]
 8010d18:	6a3b      	ldr	r3, [r7, #32]
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	2101      	movs	r1, #1
 8010d1e:	68f8      	ldr	r0, [r7, #12]
 8010d20:	f002 fe80 	bl	8013a24 <phhalHw_Pn5180_WaitIrq>
 8010d24:	4603      	mov	r3, r0
 8010d26:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8010d28:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d001      	beq.n	8010d32 <phhalHw_Pn5180_I18000p3m3Inventory+0x1c2>
 8010d2e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010d30:	e0ac      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
        PH_OFF,
        dwIrqWaitFor,
        &dwIrqReg));

    /* Check if an error has occured */
    if (0U != (dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))
 8010d32:	69bb      	ldr	r3, [r7, #24]
 8010d34:	f003 0301 	and.w	r3, r3, #1
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	f000 8095 	beq.w	8010e68 <phhalHw_Pn5180_I18000p3m3Inventory+0x2f8>
    {
        /*Retrieve the result size and result*/
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize( pDataParams, &ResultSize));
 8010d3e:	f107 031c 	add.w	r3, r7, #28
 8010d42:	4619      	mov	r1, r3
 8010d44:	68f8      	ldr	r0, [r7, #12]
 8010d46:	f000 ffe0 	bl	8011d0a <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize>
 8010d4a:	4603      	mov	r3, r0
 8010d4c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8010d4e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d001      	beq.n	8010d58 <phhalHw_Pn5180_I18000p3m3Inventory+0x1e8>
 8010d54:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010d56:	e099      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_EpcGen2RetrieveResult( pDataParams, ppRxBuffer, ResultSize));
 8010d58:	8bbb      	ldrh	r3, [r7, #28]
 8010d5a:	461a      	mov	r2, r3
 8010d5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010d5e:	68f8      	ldr	r0, [r7, #12]
 8010d60:	f001 f829 	bl	8011db6 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult>
 8010d64:	4603      	mov	r3, r0
 8010d66:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8010d68:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d001      	beq.n	8010d72 <phhalHw_Pn5180_I18000p3m3Inventory+0x202>
 8010d6e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010d70:	e08c      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>

        *wRxBufferLen = ResultSize;
 8010d72:	8bba      	ldrh	r2, [r7, #28]
 8010d74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d76:	801a      	strh	r2, [r3, #0]
        if(ResultSize > 0U)
 8010d78:	8bbb      	ldrh	r3, [r7, #28]
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d071      	beq.n	8010e62 <phhalHw_Pn5180_I18000p3m3Inventory+0x2f2>
            /* Response length is 3bytes by default. With 1st byte indicating Response status.
             * If 1st Byte has value '2' it indicates there is no response in any Timeslot,
             * all other values indicate response availability.(As specified in PN5180 Instruction Layer document) */

            /* Extract bQ value from pBeginRndCmd */
            bBuff1 = *(pBeginRndCmd + 1) & (uint8_t)0x7;
 8010d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d80:	3301      	adds	r3, #1
 8010d82:	781b      	ldrb	r3, [r3, #0]
 8010d84:	f003 0307 	and.w	r3, r3, #7
 8010d88:	77fb      	strb	r3, [r7, #31]
            bBuff2 = *(pBeginRndCmd + 2) & (uint8_t)0x80;
 8010d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d8c:	3302      	adds	r3, #2
 8010d8e:	781b      	ldrb	r3, [r3, #0]
 8010d90:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010d94:	77bb      	strb	r3, [r7, #30]

            bQ = (bBuff1 << 1) | (bBuff2 >> 7);
 8010d96:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010d9a:	005b      	lsls	r3, r3, #1
 8010d9c:	b25a      	sxtb	r2, r3
 8010d9e:	7fbb      	ldrb	r3, [r7, #30]
 8010da0:	09db      	lsrs	r3, r3, #7
 8010da2:	b2db      	uxtb	r3, r3
 8010da4:	b25b      	sxtb	r3, r3
 8010da6:	4313      	orrs	r3, r2
 8010da8:	b25b      	sxtb	r3, r3
 8010daa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

            index=0;
 8010dae:	2300      	movs	r3, #0
 8010db0:	857b      	strh	r3, [r7, #42]	@ 0x2a
            numOfSlots= 1 << bQ;
 8010db2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010db6:	2201      	movs	r2, #1
 8010db8:	fa02 f303 	lsl.w	r3, r2, r3
 8010dbc:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

            while(numOfSlots)
 8010dc0:	e04a      	b.n	8010e58 <phhalHw_Pn5180_I18000p3m3Inventory+0x2e8>
            {
                if( ( (*ppRxBuffer)[index] == 2 )
 8010dc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010dc4:	681a      	ldr	r2, [r3, #0]
 8010dc6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010dc8:	4413      	add	r3, r2
 8010dca:	781b      	ldrb	r3, [r3, #0]
 8010dcc:	2b02      	cmp	r3, #2
 8010dce:	d112      	bne.n	8010df6 <phhalHw_Pn5180_I18000p3m3Inventory+0x286>
                    && ( (*ppRxBuffer)[index + 1] == 0 )
 8010dd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010dd2:	681a      	ldr	r2, [r3, #0]
 8010dd4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010dd6:	3301      	adds	r3, #1
 8010dd8:	4413      	add	r3, r2
 8010dda:	781b      	ldrb	r3, [r3, #0]
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d10a      	bne.n	8010df6 <phhalHw_Pn5180_I18000p3m3Inventory+0x286>
                    && ( (*ppRxBuffer)[index + 2] == 0 )
 8010de0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010de2:	681a      	ldr	r2, [r3, #0]
 8010de4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010de6:	3302      	adds	r3, #2
 8010de8:	4413      	add	r3, r2
 8010dea:	781b      	ldrb	r3, [r3, #0]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d102      	bne.n	8010df6 <phhalHw_Pn5180_I18000p3m3Inventory+0x286>
                    )
                {
                    status = PH_ERR_IO_TIMEOUT;
 8010df0:	2301      	movs	r3, #1
 8010df2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8010df4:	e028      	b.n	8010e48 <phhalHw_Pn5180_I18000p3m3Inventory+0x2d8>
                }
                else if( ( (*ppRxBuffer)[index] == 3 )
 8010df6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010df8:	681a      	ldr	r2, [r3, #0]
 8010dfa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010dfc:	4413      	add	r3, r2
 8010dfe:	781b      	ldrb	r3, [r3, #0]
 8010e00:	2b03      	cmp	r3, #3
 8010e02:	d11e      	bne.n	8010e42 <phhalHw_Pn5180_I18000p3m3Inventory+0x2d2>
                    && ( (*ppRxBuffer)[index + 1] == 0 )
 8010e04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010e06:	681a      	ldr	r2, [r3, #0]
 8010e08:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010e0a:	3301      	adds	r3, #1
 8010e0c:	4413      	add	r3, r2
 8010e0e:	781b      	ldrb	r3, [r3, #0]
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d116      	bne.n	8010e42 <phhalHw_Pn5180_I18000p3m3Inventory+0x2d2>
                    && ( (*ppRxBuffer)[index + 2] == 0 )
 8010e14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010e16:	681a      	ldr	r2, [r3, #0]
 8010e18:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010e1a:	3302      	adds	r3, #2
 8010e1c:	4413      	add	r3, r2
 8010e1e:	781b      	ldrb	r3, [r3, #0]
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d10e      	bne.n	8010e42 <phhalHw_Pn5180_I18000p3m3Inventory+0x2d2>
                    )
                {
                    status = PH_ERR_COLLISION_ERROR;
 8010e24:	2303      	movs	r3, #3
 8010e26:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                    // If TimeSlot behaviour is ONE_TS_ONLY or GET_TAG_HANDLE
                    if(bTSprocessing & PHHAL_HW_I18000P3M3_ONE_TS_ONLY ||
 8010e28:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8010e2c:	f003 0301 	and.w	r3, r3, #1
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d11b      	bne.n	8010e6c <phhalHw_Pn5180_I18000p3m3Inventory+0x2fc>
                        bTSprocessing & PHHAL_HW_I18000P3M3_GET_TAG_HANDLE)
 8010e34:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8010e38:	f003 0302 	and.w	r3, r3, #2
                    if(bTSprocessing & PHHAL_HW_I18000P3M3_ONE_TS_ONLY ||
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d115      	bne.n	8010e6c <phhalHw_Pn5180_I18000p3m3Inventory+0x2fc>
 8010e40:	e002      	b.n	8010e48 <phhalHw_Pn5180_I18000p3m3Inventory+0x2d8>
                        break;
                    }
                }
                else
                {
                    status = PH_ERR_SUCCESS;
 8010e42:	2300      	movs	r3, #0
 8010e44:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                    break;
 8010e46:	e011      	b.n	8010e6c <phhalHw_Pn5180_I18000p3m3Inventory+0x2fc>
                }
                index=index+3;
 8010e48:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010e4a:	3303      	adds	r3, #3
 8010e4c:	857b      	strh	r3, [r7, #42]	@ 0x2a
                numOfSlots--;
 8010e4e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010e52:	3b01      	subs	r3, #1
 8010e54:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
            while(numOfSlots)
 8010e58:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d1b0      	bne.n	8010dc2 <phhalHw_Pn5180_I18000p3m3Inventory+0x252>
 8010e60:	e004      	b.n	8010e6c <phhalHw_Pn5180_I18000p3m3Inventory+0x2fc>
            }
        }
        else
        {
            status = PH_ERR_INTERNAL_ERROR;
 8010e62:	237f      	movs	r3, #127	@ 0x7f
 8010e64:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8010e66:	e001      	b.n	8010e6c <phhalHw_Pn5180_I18000p3m3Inventory+0x2fc>
        }
    }
    else
    {
        status = PH_ERR_IO_TIMEOUT;
 8010e68:	2301      	movs	r3, #1
 8010e6a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    }

    return PH_ADD_COMPCODE(status, PH_COMP_HAL);
 8010e6c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d00b      	beq.n	8010e8a <phhalHw_Pn5180_I18000p3m3Inventory+0x31a>
 8010e72:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010e74:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d106      	bne.n	8010e8a <phhalHw_Pn5180_I18000p3m3Inventory+0x31a>
 8010e7c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010e7e:	b2db      	uxtb	r3, r3
 8010e80:	b29b      	uxth	r3, r3
 8010e82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010e86:	b29b      	uxth	r3, r3
 8010e88:	e000      	b.n	8010e8c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
 8010e8a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
}
 8010e8c:	4618      	mov	r0, r3
 8010e8e:	3730      	adds	r7, #48	@ 0x30
 8010e90:	46bd      	mov	sp, r7
 8010e92:	bd80      	pop	{r7, pc}
 8010e94:	20001870 	.word	0x20001870
 8010e98:	00020001 	.word	0x00020001
 8010e9c:	000fffff 	.word	0x000fffff

08010ea0 <phhalHw_Pn5180_18000p3m3ResumeInventory>:
phStatus_t phhalHw_Pn5180_18000p3m3ResumeInventory(
    phhalHw_Pn5180_DataParams_t * pDataParams,  /**< [In] Pointer to this layer's parameter structure. */
    uint8_t ** ppRxBuffer,                      /**< [In] Pointer to HAL Rx Buffer containing response from single/multiple tags. */
    uint16_t * wRxBufferLen                     /**< [In] Length of response in hal Rx Buffer. */
    )
{
 8010ea0:	b580      	push	{r7, lr}
 8010ea2:	b08a      	sub	sp, #40	@ 0x28
 8010ea4:	af02      	add	r7, sp, #8
 8010ea6:	60f8      	str	r0, [r7, #12]
 8010ea8:	60b9      	str	r1, [r7, #8]
 8010eaa:	607a      	str	r2, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 8010eac:	2300      	movs	r3, #0
 8010eae:	83fb      	strh	r3, [r7, #30]
    uint16_t  PH_MEMLOC_REM ResultSize;
    uint32_t  PH_MEMLOC_REM dwIrqWaitFor;
    uint32_t PH_MEMLOC_REM dwIrqReg;

    /* Check all the pointers */
    PH_ASSERT_NULL(ppRxBuffer);
 8010eb0:	68bb      	ldr	r3, [r7, #8]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d101      	bne.n	8010eba <phhalHw_Pn5180_18000p3m3ResumeInventory+0x1a>
 8010eb6:	2321      	movs	r3, #33	@ 0x21
 8010eb8:	e07d      	b.n	8010fb6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>
    PH_ASSERT_NULL(wRxBufferLen);
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d101      	bne.n	8010ec4 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x24>
 8010ec0:	2321      	movs	r3, #33	@ 0x21
 8010ec2:	e078      	b.n	8010fb6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>

    dwIrqWaitFor =  (IRQ_STATUS_RX_IRQ_MASK| IRQ_STATUS_GENERAL_ERROR_IRQ_MASK);
 8010ec4:	4b3e      	ldr	r3, [pc, #248]	@ (8010fc0 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x120>)
 8010ec6:	61bb      	str	r3, [r7, #24]

    /* Clear Interrupts  */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, dwIrqWaitFor));
 8010ec8:	69ba      	ldr	r2, [r7, #24]
 8010eca:	2103      	movs	r1, #3
 8010ecc:	68f8      	ldr	r0, [r7, #12]
 8010ece:	f000 f913 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 8010ed2:	4603      	mov	r3, r0
 8010ed4:	82fb      	strh	r3, [r7, #22]
 8010ed6:	8afb      	ldrh	r3, [r7, #22]
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d001      	beq.n	8010ee0 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x40>
 8010edc:	8afb      	ldrh	r3, [r7, #22]
 8010ede:	e06a      	b.n	8010fb6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>

    (void)phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL);
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 8010ee6:	2300      	movs	r3, #0
 8010ee8:	2201      	movs	r2, #1
 8010eea:	2100      	movs	r1, #0
 8010eec:	f008 f854 	bl	8018f98 <phOsal_EventClear>

    /* Enable IRQ sources */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, IRQ_ENABLE, dwIrqWaitFor));
 8010ef0:	69ba      	ldr	r2, [r7, #24]
 8010ef2:	2101      	movs	r1, #1
 8010ef4:	68f8      	ldr	r0, [r7, #12]
 8010ef6:	f000 f975 	bl	80111e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 8010efa:	4603      	mov	r3, r0
 8010efc:	82fb      	strh	r3, [r7, #22]
 8010efe:	8afb      	ldrh	r3, [r7, #22]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d001      	beq.n	8010f08 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x68>
 8010f04:	8afb      	ldrh	r3, [r7, #22]
 8010f06:	e056      	b.n	8010fb6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_EpcGen2ResumeInventory(pDataParams));
 8010f08:	68f8      	ldr	r0, [r7, #12]
 8010f0a:	f000 ffb4 	bl	8011e76 <phhalHw_Pn5180_Instr_EpcGen2ResumeInventory>
 8010f0e:	4603      	mov	r3, r0
 8010f10:	82fb      	strh	r3, [r7, #22]
 8010f12:	8afb      	ldrh	r3, [r7, #22]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d001      	beq.n	8010f1c <phhalHw_Pn5180_18000p3m3ResumeInventory+0x7c>
 8010f18:	8afb      	ldrh	r3, [r7, #22]
 8010f1a:	e04c      	b.n	8010fb6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>

    /* Now wait for the IRQ */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WaitIrq(
 8010f1c:	f107 0310 	add.w	r3, r7, #16
 8010f20:	9300      	str	r3, [sp, #0]
 8010f22:	69bb      	ldr	r3, [r7, #24]
 8010f24:	2200      	movs	r2, #0
 8010f26:	2101      	movs	r1, #1
 8010f28:	68f8      	ldr	r0, [r7, #12]
 8010f2a:	f002 fd7b 	bl	8013a24 <phhalHw_Pn5180_WaitIrq>
 8010f2e:	4603      	mov	r3, r0
 8010f30:	82fb      	strh	r3, [r7, #22]
 8010f32:	8afb      	ldrh	r3, [r7, #22]
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d001      	beq.n	8010f3c <phhalHw_Pn5180_18000p3m3ResumeInventory+0x9c>
 8010f38:	8afb      	ldrh	r3, [r7, #22]
 8010f3a:	e03c      	b.n	8010fb6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>
        PH_OFF,
        dwIrqWaitFor,
        &dwIrqReg));

    /* Check if an error has occurred */
    if (0U != (dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))
 8010f3c:	693b      	ldr	r3, [r7, #16]
 8010f3e:	f003 0301 	and.w	r3, r3, #1
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d025      	beq.n	8010f92 <phhalHw_Pn5180_18000p3m3ResumeInventory+0xf2>
    {
        /*Retrieve the result size and result*/
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize( pDataParams, &ResultSize));
 8010f46:	f107 0314 	add.w	r3, r7, #20
 8010f4a:	4619      	mov	r1, r3
 8010f4c:	68f8      	ldr	r0, [r7, #12]
 8010f4e:	f000 fedc 	bl	8011d0a <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize>
 8010f52:	4603      	mov	r3, r0
 8010f54:	82fb      	strh	r3, [r7, #22]
 8010f56:	8afb      	ldrh	r3, [r7, #22]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d001      	beq.n	8010f60 <phhalHw_Pn5180_18000p3m3ResumeInventory+0xc0>
 8010f5c:	8afb      	ldrh	r3, [r7, #22]
 8010f5e:	e02a      	b.n	8010fb6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>

        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_EpcGen2RetrieveResult( pDataParams, ppRxBuffer, ResultSize));
 8010f60:	8abb      	ldrh	r3, [r7, #20]
 8010f62:	461a      	mov	r2, r3
 8010f64:	68b9      	ldr	r1, [r7, #8]
 8010f66:	68f8      	ldr	r0, [r7, #12]
 8010f68:	f000 ff25 	bl	8011db6 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult>
 8010f6c:	4603      	mov	r3, r0
 8010f6e:	82fb      	strh	r3, [r7, #22]
 8010f70:	8afb      	ldrh	r3, [r7, #22]
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d001      	beq.n	8010f7a <phhalHw_Pn5180_18000p3m3ResumeInventory+0xda>
 8010f76:	8afb      	ldrh	r3, [r7, #22]
 8010f78:	e01d      	b.n	8010fb6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>

        *wRxBufferLen = ResultSize;
 8010f7a:	8aba      	ldrh	r2, [r7, #20]
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	801a      	strh	r2, [r3, #0]

        if(ResultSize>0U)
 8010f80:	8abb      	ldrh	r3, [r7, #20]
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d002      	beq.n	8010f8c <phhalHw_Pn5180_18000p3m3ResumeInventory+0xec>
        {
            status = PH_ERR_SUCCESS;
 8010f86:	2300      	movs	r3, #0
 8010f88:	83fb      	strh	r3, [r7, #30]
 8010f8a:	e004      	b.n	8010f96 <phhalHw_Pn5180_18000p3m3ResumeInventory+0xf6>
        }
        else
        {
            status = PH_ERR_INTERNAL_ERROR;
 8010f8c:	237f      	movs	r3, #127	@ 0x7f
 8010f8e:	83fb      	strh	r3, [r7, #30]
 8010f90:	e001      	b.n	8010f96 <phhalHw_Pn5180_18000p3m3ResumeInventory+0xf6>
        }
    }
    else
    {
        status = PH_ERR_IO_TIMEOUT;
 8010f92:	2301      	movs	r3, #1
 8010f94:	83fb      	strh	r3, [r7, #30]
    }

    return PH_ADD_COMPCODE(status, PH_COMP_HAL);
 8010f96:	8bfb      	ldrh	r3, [r7, #30]
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d00b      	beq.n	8010fb4 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x114>
 8010f9c:	8bfb      	ldrh	r3, [r7, #30]
 8010f9e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d106      	bne.n	8010fb4 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x114>
 8010fa6:	8bfb      	ldrh	r3, [r7, #30]
 8010fa8:	b2db      	uxtb	r3, r3
 8010faa:	b29b      	uxth	r3, r3
 8010fac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010fb0:	b29b      	uxth	r3, r3
 8010fb2:	e000      	b.n	8010fb6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>
 8010fb4:	8bfb      	ldrh	r3, [r7, #30]
}
 8010fb6:	4618      	mov	r0, r3
 8010fb8:	3720      	adds	r7, #32
 8010fba:	46bd      	mov	sp, r7
 8010fbc:	bd80      	pop	{r7, pc}
 8010fbe:	bf00      	nop
 8010fc0:	00020001 	.word	0x00020001

08010fc4 <phhalHw_Pn5180_EventWait>:

phStatus_t phhalHw_Pn5180_EventWait(phhalHw_Pn5180_DataParams_t * pDataParams, uint32_t dwEventTimeout)
{
 8010fc4:	b580      	push	{r7, lr}
 8010fc6:	b084      	sub	sp, #16
 8010fc8:	af02      	add	r7, sp, #8
 8010fca:	6078      	str	r0, [r7, #4]
 8010fcc:	6039      	str	r1, [r7, #0]
    return phOsal_EventPend((volatile phOsal_Event_t *)(&pDataParams->HwEventObj.EventHandle), E_OS_EVENT_OPT_PEND_SET_ANY, dwEventTimeout,
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 8010fd4:	2300      	movs	r3, #0
 8010fd6:	9300      	str	r3, [sp, #0]
 8010fd8:	2321      	movs	r3, #33	@ 0x21
 8010fda:	683a      	ldr	r2, [r7, #0]
 8010fdc:	2101      	movs	r1, #1
 8010fde:	f007 ff59 	bl	8018e94 <phOsal_EventPend>
 8010fe2:	4603      	mov	r3, r0
        (E_PH_OSAL_EVT_RF | E_PH_OSAL_EVT_ABORT), NULL);
}
 8010fe4:	4618      	mov	r0, r3
 8010fe6:	3708      	adds	r7, #8
 8010fe8:	46bd      	mov	sp, r7
 8010fea:	bd80      	pop	{r7, pc}

08010fec <phhalHw_Pn5180_EventConsume>:

phStatus_t phhalHw_Pn5180_EventConsume(phhalHw_Pn5180_DataParams_t * pDataParams)
{
 8010fec:	b580      	push	{r7, lr}
 8010fee:	b082      	sub	sp, #8
 8010ff0:	af00      	add	r7, sp, #0
 8010ff2:	6078      	str	r0, [r7, #4]
    return phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, (E_PH_OSAL_EVT_RF | E_PH_OSAL_EVT_ABORT), NULL);
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 8010ffa:	2300      	movs	r3, #0
 8010ffc:	2221      	movs	r2, #33	@ 0x21
 8010ffe:	2100      	movs	r1, #0
 8011000:	f007 ffca 	bl	8018f98 <phOsal_EventClear>
 8011004:	4603      	mov	r3, r0
}
 8011006:	4618      	mov	r0, r3
 8011008:	3708      	adds	r7, #8
 801100a:	46bd      	mov	sp, r7
 801100c:	bd80      	pop	{r7, pc}
	...

08011010 <phhalHw_Pn5180_Reset>:
    /* Delete event */
    return phOsal_EventDelete(&pDataParams->HwEventObj.EventHandle);
}

static void phhalHw_Pn5180_Reset(void)
{
 8011010:	b580      	push	{r7, lr}
 8011012:	af00      	add	r7, sp, #0
    /* As per current design, phDriver will not be implemented on PC Host side */
#ifndef _WIN32
    /* Send the reset pulse to FE to reset. */
    phDriver_PinWrite(PHDRIVER_PIN_RESET, RESET_POWERUP_LEVEL);
 8011014:	2201      	movs	r2, #1
 8011016:	2120      	movs	r1, #32
 8011018:	4810      	ldr	r0, [pc, #64]	@ (801105c <phhalHw_Pn5180_Reset+0x4c>)
 801101a:	f007 fe01 	bl	8018c20 <phDriver_PinWrite>
    /* delay of ~2 ms */
    phDriver_TimerStart(PH_DRIVER_TIMER_MILLI_SECS, PHHAL_HW_PN5180_RESET_DELAY_MILLI_SECS, NULL);
 801101e:	2200      	movs	r2, #0
 8011020:	2102      	movs	r1, #2
 8011022:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8011026:	f007 fe0d 	bl	8018c44 <phDriver_TimerStart>

    phDriver_PinWrite(PHDRIVER_PIN_RESET, RESET_POWERDOWN_LEVEL);
 801102a:	2200      	movs	r2, #0
 801102c:	2120      	movs	r1, #32
 801102e:	480b      	ldr	r0, [pc, #44]	@ (801105c <phhalHw_Pn5180_Reset+0x4c>)
 8011030:	f007 fdf6 	bl	8018c20 <phDriver_PinWrite>
    /* delay of ~2 ms */
    phDriver_TimerStart(PH_DRIVER_TIMER_MILLI_SECS, PHHAL_HW_PN5180_RESET_DELAY_MILLI_SECS, NULL);
 8011034:	2200      	movs	r2, #0
 8011036:	2102      	movs	r1, #2
 8011038:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801103c:	f007 fe02 	bl	8018c44 <phDriver_TimerStart>

    phDriver_PinWrite(PHDRIVER_PIN_RESET, RESET_POWERUP_LEVEL);
 8011040:	2201      	movs	r2, #1
 8011042:	2120      	movs	r1, #32
 8011044:	4805      	ldr	r0, [pc, #20]	@ (801105c <phhalHw_Pn5180_Reset+0x4c>)
 8011046:	f007 fdeb 	bl	8018c20 <phDriver_PinWrite>
    /* delay of ~2 ms */
    phDriver_TimerStart(PH_DRIVER_TIMER_MILLI_SECS, PHHAL_HW_PN5180_RESET_DELAY_MILLI_SECS, NULL);
 801104a:	2200      	movs	r2, #0
 801104c:	2102      	movs	r1, #2
 801104e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8011052:	f007 fdf7 	bl	8018c44 <phDriver_TimerStart>
#endif /*_WIN32*/
}
 8011056:	bf00      	nop
 8011058:	bd80      	pop	{r7, pc}
 801105a:	bf00      	nop
 801105c:	48000400 	.word	0x48000400

08011060 <phhalHw_Pn5180_WriteSSEL>:

#ifndef _WIN32
static void phhalHw_Pn5180_WriteSSEL(phbalReg_Type_t *pBalDataParams, uint8_t bValue)
{
 8011060:	b580      	push	{r7, lr}
 8011062:	b082      	sub	sp, #8
 8011064:	af00      	add	r7, sp, #0
 8011066:	6078      	str	r0, [r7, #4]
 8011068:	460b      	mov	r3, r1
 801106a:	70fb      	strb	r3, [r7, #3]
    if (pBalDataParams->bBalType == PHBAL_REG_TYPE_SPI)
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	789b      	ldrb	r3, [r3, #2]
 8011070:	2b01      	cmp	r3, #1
 8011072:	d107      	bne.n	8011084 <phhalHw_Pn5180_WriteSSEL+0x24>
    {
        phDriver_PinWrite(PHDRIVER_PIN_SSEL, bValue);
 8011074:	78fb      	ldrb	r3, [r7, #3]
 8011076:	461a      	mov	r2, r3
 8011078:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801107c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8011080:	f007 fdce 	bl	8018c20 <phDriver_PinWrite>
    }
}
 8011084:	bf00      	nop
 8011086:	3708      	adds	r7, #8
 8011088:	46bd      	mov	sp, r7
 801108a:	bd80      	pop	{r7, pc}

0801108c <phhalHw_Pn5180_Instr_GetInstrBuffer>:
static void phhalHw_Pn5180_Instr_GetInstrBuffer(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t ** pTxBuffer,
    uint16_t * pTxBufferLen
    )
{
 801108c:	b480      	push	{r7}
 801108e:	b085      	sub	sp, #20
 8011090:	af00      	add	r7, sp, #0
 8011092:	60f8      	str	r0, [r7, #12]
 8011094:	60b9      	str	r1, [r7, #8]
 8011096:	607a      	str	r2, [r7, #4]
    /*Return Instr buffer*/
    *pTxBuffer =pDataParams->pInstrBuffer;
 8011098:	68fb      	ldr	r3, [r7, #12]
 801109a:	f103 027a 	add.w	r2, r3, #122	@ 0x7a
 801109e:	68bb      	ldr	r3, [r7, #8]
 80110a0:	601a      	str	r2, [r3, #0]
    /* Return stored length */
    *pTxBufferLen = INSTR_BUFFER_SIZE;
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	f44f 7283 	mov.w	r2, #262	@ 0x106
 80110a8:	801a      	strh	r2, [r3, #0]
}
 80110aa:	bf00      	nop
 80110ac:	3714      	adds	r7, #20
 80110ae:	46bd      	mov	sp, r7
 80110b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110b4:	4770      	bx	lr
	...

080110b8 <phhalHw_Pn5180_Check_Reg_Readonly>:
}

static phStatus_t phhalHw_Pn5180_Check_Reg_Readonly(
    uint8_t bRegister
    )
{
 80110b8:	b480      	push	{r7}
 80110ba:	b085      	sub	sp, #20
 80110bc:	af00      	add	r7, sp, #0
 80110be:	4603      	mov	r3, r0
 80110c0:	71fb      	strb	r3, [r7, #7]
    uint8_t     PH_MEMLOC_REM bIndex;

    /* Validate the registers */
    for (bIndex = 0U; bIndex < sizeof(phhalHw_Pn5180_Instr_RO_Reg_Table); bIndex++)
 80110c2:	2300      	movs	r3, #0
 80110c4:	73fb      	strb	r3, [r7, #15]
 80110c6:	e00b      	b.n	80110e0 <phhalHw_Pn5180_Check_Reg_Readonly+0x28>
    {
        /* Check if the register is read-only */
        if (bRegister == phhalHw_Pn5180_Instr_RO_Reg_Table[bIndex])
 80110c8:	7bfb      	ldrb	r3, [r7, #15]
 80110ca:	4a0a      	ldr	r2, [pc, #40]	@ (80110f4 <phhalHw_Pn5180_Check_Reg_Readonly+0x3c>)
 80110cc:	5cd3      	ldrb	r3, [r2, r3]
 80110ce:	79fa      	ldrb	r2, [r7, #7]
 80110d0:	429a      	cmp	r2, r3
 80110d2:	d102      	bne.n	80110da <phhalHw_Pn5180_Check_Reg_Readonly+0x22>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_READ_WRITE_ERROR, PH_COMP_HAL);
 80110d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80110d8:	e006      	b.n	80110e8 <phhalHw_Pn5180_Check_Reg_Readonly+0x30>
    for (bIndex = 0U; bIndex < sizeof(phhalHw_Pn5180_Instr_RO_Reg_Table); bIndex++)
 80110da:	7bfb      	ldrb	r3, [r7, #15]
 80110dc:	3301      	adds	r3, #1
 80110de:	73fb      	strb	r3, [r7, #15]
 80110e0:	7bfb      	ldrb	r3, [r7, #15]
 80110e2:	2b06      	cmp	r3, #6
 80110e4:	d9f0      	bls.n	80110c8 <phhalHw_Pn5180_Check_Reg_Readonly+0x10>
        }
    }
    return PH_ERR_SUCCESS;
 80110e6:	2300      	movs	r3, #0

}
 80110e8:	4618      	mov	r0, r3
 80110ea:	3714      	adds	r7, #20
 80110ec:	46bd      	mov	sp, r7
 80110ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f2:	4770      	bx	lr
 80110f4:	08021f9c 	.word	0x08021f9c

080110f8 <phhalHw_Pn5180_Instr_WriteRegister>:
phStatus_t phhalHw_Pn5180_Instr_WriteRegister(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRegister,
    uint32_t dwValue
    )
{
 80110f8:	b580      	push	{r7, lr}
 80110fa:	b08a      	sub	sp, #40	@ 0x28
 80110fc:	af02      	add	r7, sp, #8
 80110fe:	60f8      	str	r0, [r7, #12]
 8011100:	460b      	mov	r3, r1
 8011102:	607a      	str	r2, [r7, #4]
 8011104:	72fb      	strb	r3, [r7, #11]
    uint8_t     PH_MEMLOC_REM pData[1];

    /* Validate pDataParams
    * Check if the Register address is invalid
    * */
    if ( (NULL == pDataParams)\
 8011106:	68fb      	ldr	r3, [r7, #12]
 8011108:	2b00      	cmp	r3, #0
 801110a:	d006      	beq.n	801111a <phhalHw_Pn5180_Instr_WriteRegister+0x22>
        ||((bRegister >= PHHAL_HW_PN5180_INVALID_REG_START_ADDRESS) \
 801110c:	7afb      	ldrb	r3, [r7, #11]
 801110e:	2b43      	cmp	r3, #67	@ 0x43
 8011110:	d906      	bls.n	8011120 <phhalHw_Pn5180_Instr_WriteRegister+0x28>
        && (bRegister <= PHHAL_HW_PN5180_INVALID_REG_END_ADDRESS)) \
 8011112:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8011116:	2b00      	cmp	r3, #0
 8011118:	db02      	blt.n	8011120 <phhalHw_Pn5180_Instr_WriteRegister+0x28>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801111a:	f240 2321 	movw	r3, #545	@ 0x221
 801111e:	e05d      	b.n	80111dc <phhalHw_Pn5180_Instr_WriteRegister+0xe4>
    }

    /* Check for read-only registers */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Check_Reg_Readonly(bRegister));
 8011120:	7afb      	ldrb	r3, [r7, #11]
 8011122:	4618      	mov	r0, r3
 8011124:	f7ff ffc8 	bl	80110b8 <phhalHw_Pn5180_Check_Reg_Readonly>
 8011128:	4603      	mov	r3, r0
 801112a:	83fb      	strh	r3, [r7, #30]
 801112c:	8bfb      	ldrh	r3, [r7, #30]
 801112e:	2b00      	cmp	r3, #0
 8011130:	d001      	beq.n	8011136 <phhalHw_Pn5180_Instr_WriteRegister+0x3e>
 8011132:	8bfb      	ldrh	r3, [r7, #30]
 8011134:	e052      	b.n	80111dc <phhalHw_Pn5180_Instr_WriteRegister+0xe4>

    /* Build the command frame */
    wBufferLength = 0U;
 8011136:	2300      	movs	r3, #0
 8011138:	777b      	strb	r3, [r7, #29]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_WRITE_REGISTER;
 801113a:	7f7b      	ldrb	r3, [r7, #29]
 801113c:	1c5a      	adds	r2, r3, #1
 801113e:	777a      	strb	r2, [r7, #29]
 8011140:	3320      	adds	r3, #32
 8011142:	443b      	add	r3, r7
 8011144:	2200      	movs	r2, #0
 8011146:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bRegister;
 801114a:	7f7b      	ldrb	r3, [r7, #29]
 801114c:	1c5a      	adds	r2, r3, #1
 801114e:	777a      	strb	r2, [r7, #29]
 8011150:	3320      	adds	r3, #32
 8011152:	443b      	add	r3, r7
 8011154:	7afa      	ldrb	r2, [r7, #11]
 8011156:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* LSB1 */
    bDataBuffer[wBufferLength++] = (uint8_t)(dwValue & 0xFFU);
 801115a:	7f7b      	ldrb	r3, [r7, #29]
 801115c:	1c5a      	adds	r2, r3, #1
 801115e:	777a      	strb	r2, [r7, #29]
 8011160:	687a      	ldr	r2, [r7, #4]
 8011162:	b2d2      	uxtb	r2, r2
 8011164:	3320      	adds	r3, #32
 8011166:	443b      	add	r3, r7
 8011168:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* LSB2 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwValue >> 8U) & 0xFFU);
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	0a1a      	lsrs	r2, r3, #8
 8011170:	7f7b      	ldrb	r3, [r7, #29]
 8011172:	1c59      	adds	r1, r3, #1
 8011174:	7779      	strb	r1, [r7, #29]
 8011176:	b2d2      	uxtb	r2, r2
 8011178:	3320      	adds	r3, #32
 801117a:	443b      	add	r3, r7
 801117c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* MSB1 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwValue >> 16U) & 0xFFU);
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	0c1a      	lsrs	r2, r3, #16
 8011184:	7f7b      	ldrb	r3, [r7, #29]
 8011186:	1c59      	adds	r1, r3, #1
 8011188:	7779      	strb	r1, [r7, #29]
 801118a:	b2d2      	uxtb	r2, r2
 801118c:	3320      	adds	r3, #32
 801118e:	443b      	add	r3, r7
 8011190:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* MSB2 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwValue >> 24U) & 0xFFU);
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	0e1a      	lsrs	r2, r3, #24
 8011198:	7f7b      	ldrb	r3, [r7, #29]
 801119a:	1c59      	adds	r1, r3, #1
 801119c:	7779      	strb	r1, [r7, #29]
 801119e:	b2d2      	uxtb	r2, r2
 80111a0:	3320      	adds	r3, #32
 80111a2:	443b      	add	r3, r7
 80111a4:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* No Response expected*/
    bNumExpBytes = 0U;
 80111a8:	2300      	movs	r3, #0
 80111aa:	773b      	strb	r3, [r7, #28]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 80111ac:	7f7b      	ldrb	r3, [r7, #29]
 80111ae:	b29a      	uxth	r2, r3
 80111b0:	7f3b      	ldrb	r3, [r7, #28]
 80111b2:	b298      	uxth	r0, r3
 80111b4:	f107 0114 	add.w	r1, r7, #20
 80111b8:	f107 031a 	add.w	r3, r7, #26
 80111bc:	9301      	str	r3, [sp, #4]
 80111be:	f107 0310 	add.w	r3, r7, #16
 80111c2:	9300      	str	r3, [sp, #0]
 80111c4:	4603      	mov	r3, r0
 80111c6:	68f8      	ldr	r0, [r7, #12]
 80111c8:	f7ff f87e 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 80111cc:	4603      	mov	r3, r0
 80111ce:	83fb      	strh	r3, [r7, #30]
 80111d0:	8bfb      	ldrh	r3, [r7, #30]
 80111d2:	2b00      	cmp	r3, #0
 80111d4:	d001      	beq.n	80111da <phhalHw_Pn5180_Instr_WriteRegister+0xe2>
 80111d6:	8bfb      	ldrh	r3, [r7, #30]
 80111d8:	e000      	b.n	80111dc <phhalHw_Pn5180_Instr_WriteRegister+0xe4>
        wBufferLength,
        bNumExpBytes,
        pData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 80111da:	2300      	movs	r3, #0
}
 80111dc:	4618      	mov	r0, r3
 80111de:	3720      	adds	r7, #32
 80111e0:	46bd      	mov	sp, r7
 80111e2:	bd80      	pop	{r7, pc}

080111e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>:
phStatus_t phhalHw_Pn5180_Instr_WriteRegisterOrMask(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRegister,
    uint32_t dwMask
    )
{
 80111e4:	b580      	push	{r7, lr}
 80111e6:	b08a      	sub	sp, #40	@ 0x28
 80111e8:	af02      	add	r7, sp, #8
 80111ea:	60f8      	str	r0, [r7, #12]
 80111ec:	460b      	mov	r3, r1
 80111ee:	607a      	str	r2, [r7, #4]
 80111f0:	72fb      	strb	r3, [r7, #11]
    uint8_t     PH_MEMLOC_REM pData[1];

    /* Validate pDataParams
    * Check if the Register address is invalid
    * */
    if ( (NULL == pDataParams)\
 80111f2:	68fb      	ldr	r3, [r7, #12]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d006      	beq.n	8011206 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0x22>
        ||((bRegister >= PHHAL_HW_PN5180_INVALID_REG_START_ADDRESS) \
 80111f8:	7afb      	ldrb	r3, [r7, #11]
 80111fa:	2b43      	cmp	r3, #67	@ 0x43
 80111fc:	d906      	bls.n	801120c <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0x28>
        && (bRegister <= PHHAL_HW_PN5180_INVALID_REG_END_ADDRESS)) \
 80111fe:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8011202:	2b00      	cmp	r3, #0
 8011204:	db02      	blt.n	801120c <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0x28>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011206:	f240 2321 	movw	r3, #545	@ 0x221
 801120a:	e05d      	b.n	80112c8 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0xe4>
    }

    /* Check for read-only registers */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Check_Reg_Readonly(bRegister));
 801120c:	7afb      	ldrb	r3, [r7, #11]
 801120e:	4618      	mov	r0, r3
 8011210:	f7ff ff52 	bl	80110b8 <phhalHw_Pn5180_Check_Reg_Readonly>
 8011214:	4603      	mov	r3, r0
 8011216:	83fb      	strh	r3, [r7, #30]
 8011218:	8bfb      	ldrh	r3, [r7, #30]
 801121a:	2b00      	cmp	r3, #0
 801121c:	d001      	beq.n	8011222 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0x3e>
 801121e:	8bfb      	ldrh	r3, [r7, #30]
 8011220:	e052      	b.n	80112c8 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0xe4>

    /* Build the command frame */
    wBufferLength = 0U;
 8011222:	2300      	movs	r3, #0
 8011224:	777b      	strb	r3, [r7, #29]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_WRITE_REGISTER_OR_MASK;
 8011226:	7f7b      	ldrb	r3, [r7, #29]
 8011228:	1c5a      	adds	r2, r3, #1
 801122a:	777a      	strb	r2, [r7, #29]
 801122c:	3320      	adds	r3, #32
 801122e:	443b      	add	r3, r7
 8011230:	2201      	movs	r2, #1
 8011232:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bRegister;
 8011236:	7f7b      	ldrb	r3, [r7, #29]
 8011238:	1c5a      	adds	r2, r3, #1
 801123a:	777a      	strb	r2, [r7, #29]
 801123c:	3320      	adds	r3, #32
 801123e:	443b      	add	r3, r7
 8011240:	7afa      	ldrb	r2, [r7, #11]
 8011242:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* LSB1 */
    bDataBuffer[wBufferLength++] = (uint8_t)(dwMask & 0xFFU);
 8011246:	7f7b      	ldrb	r3, [r7, #29]
 8011248:	1c5a      	adds	r2, r3, #1
 801124a:	777a      	strb	r2, [r7, #29]
 801124c:	687a      	ldr	r2, [r7, #4]
 801124e:	b2d2      	uxtb	r2, r2
 8011250:	3320      	adds	r3, #32
 8011252:	443b      	add	r3, r7
 8011254:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* LSB2 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwMask >> 8U) & 0xFFU);
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	0a1a      	lsrs	r2, r3, #8
 801125c:	7f7b      	ldrb	r3, [r7, #29]
 801125e:	1c59      	adds	r1, r3, #1
 8011260:	7779      	strb	r1, [r7, #29]
 8011262:	b2d2      	uxtb	r2, r2
 8011264:	3320      	adds	r3, #32
 8011266:	443b      	add	r3, r7
 8011268:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* MSB1 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwMask >> 16U) & 0xFFU);
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	0c1a      	lsrs	r2, r3, #16
 8011270:	7f7b      	ldrb	r3, [r7, #29]
 8011272:	1c59      	adds	r1, r3, #1
 8011274:	7779      	strb	r1, [r7, #29]
 8011276:	b2d2      	uxtb	r2, r2
 8011278:	3320      	adds	r3, #32
 801127a:	443b      	add	r3, r7
 801127c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* MSB2 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwMask >> 24U) & 0xFFU);
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	0e1a      	lsrs	r2, r3, #24
 8011284:	7f7b      	ldrb	r3, [r7, #29]
 8011286:	1c59      	adds	r1, r3, #1
 8011288:	7779      	strb	r1, [r7, #29]
 801128a:	b2d2      	uxtb	r2, r2
 801128c:	3320      	adds	r3, #32
 801128e:	443b      	add	r3, r7
 8011290:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* No Response expected */
    bNumExpBytes = 0U;
 8011294:	2300      	movs	r3, #0
 8011296:	773b      	strb	r3, [r7, #28]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8011298:	7f7b      	ldrb	r3, [r7, #29]
 801129a:	b29a      	uxth	r2, r3
 801129c:	7f3b      	ldrb	r3, [r7, #28]
 801129e:	b298      	uxth	r0, r3
 80112a0:	f107 0114 	add.w	r1, r7, #20
 80112a4:	f107 031a 	add.w	r3, r7, #26
 80112a8:	9301      	str	r3, [sp, #4]
 80112aa:	f107 0310 	add.w	r3, r7, #16
 80112ae:	9300      	str	r3, [sp, #0]
 80112b0:	4603      	mov	r3, r0
 80112b2:	68f8      	ldr	r0, [r7, #12]
 80112b4:	f7ff f808 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 80112b8:	4603      	mov	r3, r0
 80112ba:	83fb      	strh	r3, [r7, #30]
 80112bc:	8bfb      	ldrh	r3, [r7, #30]
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d001      	beq.n	80112c6 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0xe2>
 80112c2:	8bfb      	ldrh	r3, [r7, #30]
 80112c4:	e000      	b.n	80112c8 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0xe4>
        wBufferLength,
        bNumExpBytes,
        pData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 80112c6:	2300      	movs	r3, #0
}
 80112c8:	4618      	mov	r0, r3
 80112ca:	3720      	adds	r7, #32
 80112cc:	46bd      	mov	sp, r7
 80112ce:	bd80      	pop	{r7, pc}

080112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>:
phStatus_t phhalHw_Pn5180_Instr_WriteRegisterAndMask(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRegister,
    uint32_t dwMask
    )
{
 80112d0:	b580      	push	{r7, lr}
 80112d2:	b08a      	sub	sp, #40	@ 0x28
 80112d4:	af02      	add	r7, sp, #8
 80112d6:	60f8      	str	r0, [r7, #12]
 80112d8:	460b      	mov	r3, r1
 80112da:	607a      	str	r2, [r7, #4]
 80112dc:	72fb      	strb	r3, [r7, #11]
    uint8_t     PH_MEMLOC_REM bDataBuffer[6];
    uint8_t     PH_MEMLOC_REM pData[1];

    /* Validate pDataParams
    *  Check if the Register address is invalid */
    if ( (NULL == pDataParams)\
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d006      	beq.n	80112f2 <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0x22>
        ||((bRegister >= PHHAL_HW_PN5180_INVALID_REG_START_ADDRESS) \
 80112e4:	7afb      	ldrb	r3, [r7, #11]
 80112e6:	2b43      	cmp	r3, #67	@ 0x43
 80112e8:	d906      	bls.n	80112f8 <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0x28>
        && (bRegister <= PHHAL_HW_PN5180_INVALID_REG_END_ADDRESS)) \
 80112ea:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	db02      	blt.n	80112f8 <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0x28>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 80112f2:	f240 2321 	movw	r3, #545	@ 0x221
 80112f6:	e05d      	b.n	80113b4 <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0xe4>
    }

    /* Check for read-only registers */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Check_Reg_Readonly(bRegister));
 80112f8:	7afb      	ldrb	r3, [r7, #11]
 80112fa:	4618      	mov	r0, r3
 80112fc:	f7ff fedc 	bl	80110b8 <phhalHw_Pn5180_Check_Reg_Readonly>
 8011300:	4603      	mov	r3, r0
 8011302:	83fb      	strh	r3, [r7, #30]
 8011304:	8bfb      	ldrh	r3, [r7, #30]
 8011306:	2b00      	cmp	r3, #0
 8011308:	d001      	beq.n	801130e <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0x3e>
 801130a:	8bfb      	ldrh	r3, [r7, #30]
 801130c:	e052      	b.n	80113b4 <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0xe4>

    /* Build the command frame */
    wBufferLength = 0U;
 801130e:	2300      	movs	r3, #0
 8011310:	777b      	strb	r3, [r7, #29]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_WRITE_REGISTER_AND_MASK;
 8011312:	7f7b      	ldrb	r3, [r7, #29]
 8011314:	1c5a      	adds	r2, r3, #1
 8011316:	777a      	strb	r2, [r7, #29]
 8011318:	3320      	adds	r3, #32
 801131a:	443b      	add	r3, r7
 801131c:	2202      	movs	r2, #2
 801131e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bRegister;
 8011322:	7f7b      	ldrb	r3, [r7, #29]
 8011324:	1c5a      	adds	r2, r3, #1
 8011326:	777a      	strb	r2, [r7, #29]
 8011328:	3320      	adds	r3, #32
 801132a:	443b      	add	r3, r7
 801132c:	7afa      	ldrb	r2, [r7, #11]
 801132e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* LSB1 */
    bDataBuffer[wBufferLength++] = (uint8_t)(dwMask & 0xFFU);
 8011332:	7f7b      	ldrb	r3, [r7, #29]
 8011334:	1c5a      	adds	r2, r3, #1
 8011336:	777a      	strb	r2, [r7, #29]
 8011338:	687a      	ldr	r2, [r7, #4]
 801133a:	b2d2      	uxtb	r2, r2
 801133c:	3320      	adds	r3, #32
 801133e:	443b      	add	r3, r7
 8011340:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* LSB2 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwMask >> 8U) & 0xFFU);
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	0a1a      	lsrs	r2, r3, #8
 8011348:	7f7b      	ldrb	r3, [r7, #29]
 801134a:	1c59      	adds	r1, r3, #1
 801134c:	7779      	strb	r1, [r7, #29]
 801134e:	b2d2      	uxtb	r2, r2
 8011350:	3320      	adds	r3, #32
 8011352:	443b      	add	r3, r7
 8011354:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* MSB1 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwMask >> 16U) & 0xFFU);
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	0c1a      	lsrs	r2, r3, #16
 801135c:	7f7b      	ldrb	r3, [r7, #29]
 801135e:	1c59      	adds	r1, r3, #1
 8011360:	7779      	strb	r1, [r7, #29]
 8011362:	b2d2      	uxtb	r2, r2
 8011364:	3320      	adds	r3, #32
 8011366:	443b      	add	r3, r7
 8011368:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* MSB2 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwMask >> 24U) & 0xFFU);
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	0e1a      	lsrs	r2, r3, #24
 8011370:	7f7b      	ldrb	r3, [r7, #29]
 8011372:	1c59      	adds	r1, r3, #1
 8011374:	7779      	strb	r1, [r7, #29]
 8011376:	b2d2      	uxtb	r2, r2
 8011378:	3320      	adds	r3, #32
 801137a:	443b      	add	r3, r7
 801137c:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* No Response expected */
    bNumExpBytes = 0U;
 8011380:	2300      	movs	r3, #0
 8011382:	773b      	strb	r3, [r7, #28]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8011384:	7f7b      	ldrb	r3, [r7, #29]
 8011386:	b29a      	uxth	r2, r3
 8011388:	7f3b      	ldrb	r3, [r7, #28]
 801138a:	b298      	uxth	r0, r3
 801138c:	f107 0114 	add.w	r1, r7, #20
 8011390:	f107 031a 	add.w	r3, r7, #26
 8011394:	9301      	str	r3, [sp, #4]
 8011396:	f107 0310 	add.w	r3, r7, #16
 801139a:	9300      	str	r3, [sp, #0]
 801139c:	4603      	mov	r3, r0
 801139e:	68f8      	ldr	r0, [r7, #12]
 80113a0:	f7fe ff92 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 80113a4:	4603      	mov	r3, r0
 80113a6:	83fb      	strh	r3, [r7, #30]
 80113a8:	8bfb      	ldrh	r3, [r7, #30]
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d001      	beq.n	80113b2 <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0xe2>
 80113ae:	8bfb      	ldrh	r3, [r7, #30]
 80113b0:	e000      	b.n	80113b4 <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0xe4>
        wBufferLength,
        bNumExpBytes,
        pData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 80113b2:	2300      	movs	r3, #0
}
 80113b4:	4618      	mov	r0, r3
 80113b6:	3720      	adds	r7, #32
 80113b8:	46bd      	mov	sp, r7
 80113ba:	bd80      	pop	{r7, pc}

080113bc <phhalHw_Pn5180_Instr_WriteRegisterMultiple>:
phStatus_t phhalHw_Pn5180_Instr_WriteRegisterMultiple(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t * pRegTypeValueSets,
    uint16_t wSizeOfRegTypeValueSets
    )
{
 80113bc:	b580      	push	{r7, lr}
 80113be:	b08c      	sub	sp, #48	@ 0x30
 80113c0:	af02      	add	r7, sp, #8
 80113c2:	60f8      	str	r0, [r7, #12]
 80113c4:	60b9      	str	r1, [r7, #8]
 80113c6:	4613      	mov	r3, r2
 80113c8:	80fb      	strh	r3, [r7, #6]
    uint8_t     PH_MEMLOC_REM bReg_offset;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t    PH_MEMLOC_REM wDataLenTmp;
    uint16_t    PH_MEMLOC_REM wBufferLength = 0;
 80113ca:	2300      	movs	r3, #0
 80113cc:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint8_t     PH_MEMLOC_REM bNumExpBytes;

    uint8_t*    PH_MEMLOC_REM pTmpBuffer;
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 80113ce:	2300      	movs	r3, #0
 80113d0:	82fb      	strh	r3, [r7, #22]
    * pDataParams
    * pRegTypeValueSets
    * wSizeOfRegTypeValueSets
    * wSizeOfRegTypeValueSets for modulus of 6. One set of write register is of 6 byte*/

    if ((NULL == pDataParams) \
 80113d2:	68fb      	ldr	r3, [r7, #12]
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d016      	beq.n	8011406 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x4a>
        || (NULL == pRegTypeValueSets) \
 80113d8:	68bb      	ldr	r3, [r7, #8]
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d013      	beq.n	8011406 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x4a>
        || (wSizeOfRegTypeValueSets > PHHAL_HW_PN5180_MAX_REGISTER_TYPE_VALUE_SET) \
 80113de:	88fb      	ldrh	r3, [r7, #6]
 80113e0:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 80113e4:	d80f      	bhi.n	8011406 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x4a>
        || (wSizeOfRegTypeValueSets < PHHAL_HW_PN5180_MIN_REGISTER_TYPE_VALUE_SET) \
 80113e6:	88fb      	ldrh	r3, [r7, #6]
 80113e8:	2b05      	cmp	r3, #5
 80113ea:	d90c      	bls.n	8011406 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x4a>
        || ( (wSizeOfRegTypeValueSets % PHHAL_HW_PN5180_MIN_REGISTER_TYPE_VALUE_SET) != 0U ) \
 80113ec:	88fa      	ldrh	r2, [r7, #6]
 80113ee:	4b4b      	ldr	r3, [pc, #300]	@ (801151c <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x160>)
 80113f0:	fba3 1302 	umull	r1, r3, r3, r2
 80113f4:	0899      	lsrs	r1, r3, #2
 80113f6:	460b      	mov	r3, r1
 80113f8:	005b      	lsls	r3, r3, #1
 80113fa:	440b      	add	r3, r1
 80113fc:	005b      	lsls	r3, r3, #1
 80113fe:	1ad3      	subs	r3, r2, r3
 8011400:	b29b      	uxth	r3, r3
 8011402:	2b00      	cmp	r3, #0
 8011404:	d002      	beq.n	801140c <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x50>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011406:	f240 2321 	movw	r3, #545	@ 0x221
 801140a:	e082      	b.n	8011512 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x156>
    }

    /* Validate if the register addresses given in pRegTypeValueSets buffer are not READ only and have valid addresses */
    for (bReg_offset = 0U; bReg_offset < wSizeOfRegTypeValueSets; bReg_offset += PHHAL_HW_PN5180_MIN_REGISTER_TYPE_VALUE_SET)
 801140c:	2300      	movs	r3, #0
 801140e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011412:	e038      	b.n	8011486 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0xca>
    {
        /* Check for read-only registers */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Check_Reg_Readonly(*(pRegTypeValueSets+bReg_offset)));
 8011414:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011418:	68ba      	ldr	r2, [r7, #8]
 801141a:	4413      	add	r3, r2
 801141c:	781b      	ldrb	r3, [r3, #0]
 801141e:	4618      	mov	r0, r3
 8011420:	f7ff fe4a 	bl	80110b8 <phhalHw_Pn5180_Check_Reg_Readonly>
 8011424:	4603      	mov	r3, r0
 8011426:	843b      	strh	r3, [r7, #32]
 8011428:	8c3b      	ldrh	r3, [r7, #32]
 801142a:	2b00      	cmp	r3, #0
 801142c:	d001      	beq.n	8011432 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x76>
 801142e:	8c3b      	ldrh	r3, [r7, #32]
 8011430:	e06f      	b.n	8011512 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x156>

        /* Check if the Register address is invalid */
        if((*(pRegTypeValueSets+bReg_offset) >= PHHAL_HW_PN5180_INVALID_REG_START_ADDRESS) \
 8011432:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011436:	68ba      	ldr	r2, [r7, #8]
 8011438:	4413      	add	r3, r2
 801143a:	781b      	ldrb	r3, [r3, #0]
 801143c:	2b43      	cmp	r3, #67	@ 0x43
 801143e:	d90a      	bls.n	8011456 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x9a>
            && (*(pRegTypeValueSets+bReg_offset) <= PHHAL_HW_PN5180_INVALID_REG_END_ADDRESS)) \
 8011440:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011444:	68ba      	ldr	r2, [r7, #8]
 8011446:	4413      	add	r3, r2
 8011448:	781b      	ldrb	r3, [r3, #0]
 801144a:	b25b      	sxtb	r3, r3
 801144c:	2b00      	cmp	r3, #0
 801144e:	db02      	blt.n	8011456 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x9a>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011450:	f240 2321 	movw	r3, #545	@ 0x221
 8011454:	e05d      	b.n	8011512 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x156>
        }

        /* Check if the operation TYPE are valid -  Type will be present after register address in every set */
        if ( ( *(pRegTypeValueSets+bReg_offset+1U) <  PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE ) || \
 8011456:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801145a:	3301      	adds	r3, #1
 801145c:	68ba      	ldr	r2, [r7, #8]
 801145e:	4413      	add	r3, r2
 8011460:	781b      	ldrb	r3, [r3, #0]
 8011462:	2b00      	cmp	r3, #0
 8011464:	d007      	beq.n	8011476 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0xba>
            ( *(pRegTypeValueSets+bReg_offset+1U) >  PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK) )
 8011466:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801146a:	3301      	adds	r3, #1
 801146c:	68ba      	ldr	r2, [r7, #8]
 801146e:	4413      	add	r3, r2
 8011470:	781b      	ldrb	r3, [r3, #0]
        if ( ( *(pRegTypeValueSets+bReg_offset+1U) <  PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE ) || \
 8011472:	2b03      	cmp	r3, #3
 8011474:	d902      	bls.n	801147c <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0xc0>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011476:	f240 2321 	movw	r3, #545	@ 0x221
 801147a:	e04a      	b.n	8011512 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x156>
    for (bReg_offset = 0U; bReg_offset < wSizeOfRegTypeValueSets; bReg_offset += PHHAL_HW_PN5180_MIN_REGISTER_TYPE_VALUE_SET)
 801147c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011480:	3306      	adds	r3, #6
 8011482:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011486:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801148a:	b29b      	uxth	r3, r3
 801148c:	88fa      	ldrh	r2, [r7, #6]
 801148e:	429a      	cmp	r2, r3
 8011490:	d8c0      	bhi.n	8011414 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x58>
        }
    }
    /* Get Buffer */

    phhalHw_Pn5180_Instr_GetInstrBuffer(pDataParams, &pTmpBuffer, &wTmpBufferLen);
 8011492:	f107 0216 	add.w	r2, r7, #22
 8011496:	f107 0318 	add.w	r3, r7, #24
 801149a:	4619      	mov	r1, r3
 801149c:	68f8      	ldr	r0, [r7, #12]
 801149e:	f7ff fdf5 	bl	801108c <phhalHw_Pn5180_Instr_GetInstrBuffer>

    /* Check if the buffer size is sufficient*/
    if (wTmpBufferLen < (wSizeOfRegTypeValueSets + 1U))
 80114a2:	8afb      	ldrh	r3, [r7, #22]
 80114a4:	461a      	mov	r2, r3
 80114a6:	88fb      	ldrh	r3, [r7, #6]
 80114a8:	3301      	adds	r3, #1
 80114aa:	429a      	cmp	r2, r3
 80114ac:	d202      	bcs.n	80114b4 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0xf8>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 80114ae:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80114b2:	e02e      	b.n	8011512 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x156>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 80114b4:	2300      	movs	r3, #0
 80114b6:	84bb      	strh	r3, [r7, #36]	@ 0x24
    pTmpBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_WRITE_REGISTER_MULTIPLE;
 80114b8:	69ba      	ldr	r2, [r7, #24]
 80114ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80114bc:	1c59      	adds	r1, r3, #1
 80114be:	84b9      	strh	r1, [r7, #36]	@ 0x24
 80114c0:	4413      	add	r3, r2
 80114c2:	2203      	movs	r2, #3
 80114c4:	701a      	strb	r2, [r3, #0]

    /* Copy the Instruction payload and update the buffer length*/
    (void)memcpy(&pTmpBuffer[wBufferLength], pRegTypeValueSets, wSizeOfRegTypeValueSets);
 80114c6:	69ba      	ldr	r2, [r7, #24]
 80114c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80114ca:	4413      	add	r3, r2
 80114cc:	88fa      	ldrh	r2, [r7, #6]
 80114ce:	68b9      	ldr	r1, [r7, #8]
 80114d0:	4618      	mov	r0, r3
 80114d2:	f00d fd56 	bl	801ef82 <memcpy>
    wBufferLength+= wSizeOfRegTypeValueSets;
 80114d6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80114d8:	88fb      	ldrh	r3, [r7, #6]
 80114da:	4413      	add	r3, r2
 80114dc:	84bb      	strh	r3, [r7, #36]	@ 0x24

    /* No Response expected */
    bNumExpBytes = 0U;
 80114de:	2300      	movs	r3, #0
 80114e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 80114e4:	69b9      	ldr	r1, [r7, #24]
 80114e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80114ea:	b298      	uxth	r0, r3
 80114ec:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80114ee:	f107 031e 	add.w	r3, r7, #30
 80114f2:	9301      	str	r3, [sp, #4]
 80114f4:	f107 0314 	add.w	r3, r7, #20
 80114f8:	9300      	str	r3, [sp, #0]
 80114fa:	4603      	mov	r3, r0
 80114fc:	68f8      	ldr	r0, [r7, #12]
 80114fe:	f7fe fee3 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 8011502:	4603      	mov	r3, r0
 8011504:	843b      	strh	r3, [r7, #32]
 8011506:	8c3b      	ldrh	r3, [r7, #32]
 8011508:	2b00      	cmp	r3, #0
 801150a:	d001      	beq.n	8011510 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x154>
 801150c:	8c3b      	ldrh	r3, [r7, #32]
 801150e:	e000      	b.n	8011512 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x156>
        wBufferLength,
        bNumExpBytes,
        pReceivedData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 8011510:	2300      	movs	r3, #0
}
 8011512:	4618      	mov	r0, r3
 8011514:	3728      	adds	r7, #40	@ 0x28
 8011516:	46bd      	mov	sp, r7
 8011518:	bd80      	pop	{r7, pc}
 801151a:	bf00      	nop
 801151c:	aaaaaaab 	.word	0xaaaaaaab

08011520 <phhalHw_Pn5180_Instr_ReadRegister>:
phStatus_t phhalHw_Pn5180_Instr_ReadRegister(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRegister,
    uint32_t * pValue
    )
{
 8011520:	b580      	push	{r7, lr}
 8011522:	b08c      	sub	sp, #48	@ 0x30
 8011524:	af02      	add	r7, sp, #8
 8011526:	60f8      	str	r0, [r7, #12]
 8011528:	460b      	mov	r3, r1
 801152a:	607a      	str	r2, [r7, #4]
 801152c:	72fb      	strb	r3, [r7, #11]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint16_t    PH_MEMLOC_REM wTempRxDataLen = 0;
 801152e:	2300      	movs	r3, #0
 8011530:	843b      	strh	r3, [r7, #32]
    uint8_t     PH_MEMLOC_REM bDataBuffer[2];
    uint8_t     PH_MEMLOC_REM bRecBuffer[5];

    /* Validate pDataParams
    * Check if the Register address is invalid*/
    if ( (NULL == pDataParams ) \
 8011532:	68fb      	ldr	r3, [r7, #12]
 8011534:	2b00      	cmp	r3, #0
 8011536:	d009      	beq.n	801154c <phhalHw_Pn5180_Instr_ReadRegister+0x2c>
        || (NULL == pValue) \
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	2b00      	cmp	r3, #0
 801153c:	d006      	beq.n	801154c <phhalHw_Pn5180_Instr_ReadRegister+0x2c>
        ||((bRegister >= PHHAL_HW_PN5180_INVALID_REG_START_ADDRESS) \
 801153e:	7afb      	ldrb	r3, [r7, #11]
 8011540:	2b43      	cmp	r3, #67	@ 0x43
 8011542:	d906      	bls.n	8011552 <phhalHw_Pn5180_Instr_ReadRegister+0x32>
        && (bRegister <= PHHAL_HW_PN5180_INVALID_REG_END_ADDRESS)) \
 8011544:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8011548:	2b00      	cmp	r3, #0
 801154a:	db02      	blt.n	8011552 <phhalHw_Pn5180_Instr_ReadRegister+0x32>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801154c:	f240 2321 	movw	r3, #545	@ 0x221
 8011550:	e050      	b.n	80115f4 <phhalHw_Pn5180_Instr_ReadRegister+0xd4>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8011552:	2300      	movs	r3, #0
 8011554:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_READ_REGISTER;
 8011558:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801155c:	1c5a      	adds	r2, r3, #1
 801155e:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8011562:	3328      	adds	r3, #40	@ 0x28
 8011564:	443b      	add	r3, r7
 8011566:	2204      	movs	r2, #4
 8011568:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bRegister;
 801156c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011570:	1c5a      	adds	r2, r3, #1
 8011572:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8011576:	3328      	adds	r3, #40	@ 0x28
 8011578:	443b      	add	r3, r7
 801157a:	7afa      	ldrb	r2, [r7, #11]
 801157c:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* Expected number of bytes */
    bNumExpBytes = 4;
 8011580:	2304      	movs	r3, #4
 8011582:	84bb      	strh	r3, [r7, #36]	@ 0x24

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8011584:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011588:	b29a      	uxth	r2, r3
 801158a:	8cb8      	ldrh	r0, [r7, #36]	@ 0x24
 801158c:	f107 011c 	add.w	r1, r7, #28
 8011590:	f107 0320 	add.w	r3, r7, #32
 8011594:	9301      	str	r3, [sp, #4]
 8011596:	f107 0314 	add.w	r3, r7, #20
 801159a:	9300      	str	r3, [sp, #0]
 801159c:	4603      	mov	r3, r0
 801159e:	68f8      	ldr	r0, [r7, #12]
 80115a0:	f7fe fe92 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 80115a4:	4603      	mov	r3, r0
 80115a6:	847b      	strh	r3, [r7, #34]	@ 0x22
 80115a8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d001      	beq.n	80115b2 <phhalHw_Pn5180_Instr_ReadRegister+0x92>
 80115ae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80115b0:	e020      	b.n	80115f4 <phhalHw_Pn5180_Instr_ReadRegister+0xd4>
        wBufferLength,
        bNumExpBytes,
        bRecBuffer,
        &wTempRxDataLen));

    if (wTempRxDataLen != bNumExpBytes)
 80115b2:	8c3b      	ldrh	r3, [r7, #32]
 80115b4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80115b6:	429a      	cmp	r2, r3
 80115b8:	d002      	beq.n	80115c0 <phhalHw_Pn5180_Instr_ReadRegister+0xa0>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 80115ba:	f240 237f 	movw	r3, #639	@ 0x27f
 80115be:	e019      	b.n	80115f4 <phhalHw_Pn5180_Instr_ReadRegister+0xd4>
    }

    /* Pack the data that was received */
    *pValue = bRecBuffer[0];
 80115c0:	7d3b      	ldrb	r3, [r7, #20]
 80115c2:	461a      	mov	r2, r3
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	601a      	str	r2, [r3, #0]
    *pValue |= (((uint32_t) bRecBuffer[1]) << 8U);
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	681a      	ldr	r2, [r3, #0]
 80115cc:	7d7b      	ldrb	r3, [r7, #21]
 80115ce:	021b      	lsls	r3, r3, #8
 80115d0:	431a      	orrs	r2, r3
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	601a      	str	r2, [r3, #0]
    *pValue |= (((uint32_t) bRecBuffer[2]) << 16U);
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	681a      	ldr	r2, [r3, #0]
 80115da:	7dbb      	ldrb	r3, [r7, #22]
 80115dc:	041b      	lsls	r3, r3, #16
 80115de:	431a      	orrs	r2, r3
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	601a      	str	r2, [r3, #0]
    *pValue |= (((uint32_t) bRecBuffer[3]) << 24U);
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	681a      	ldr	r2, [r3, #0]
 80115e8:	7dfb      	ldrb	r3, [r7, #23]
 80115ea:	061b      	lsls	r3, r3, #24
 80115ec:	431a      	orrs	r2, r3
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	601a      	str	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 80115f2:	2300      	movs	r3, #0
}
 80115f4:	4618      	mov	r0, r3
 80115f6:	3728      	adds	r7, #40	@ 0x28
 80115f8:	46bd      	mov	sp, r7
 80115fa:	bd80      	pop	{r7, pc}

080115fc <phhalHw_Pn5180_Instr_ReadRegisterMultiple>:
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t * pRegisters,
    uint8_t bNumOfRegisters,
    uint8_t ** ppValues
    )
{
 80115fc:	b590      	push	{r4, r7, lr}
 80115fe:	b091      	sub	sp, #68	@ 0x44
 8011600:	af02      	add	r7, sp, #8
 8011602:	60f8      	str	r0, [r7, #12]
 8011604:	60b9      	str	r1, [r7, #8]
 8011606:	603b      	str	r3, [r7, #0]
 8011608:	4613      	mov	r3, r2
 801160a:	71fb      	strb	r3, [r7, #7]
    uint8_t *   PH_MEMLOC_REM pTmpBuffer = NULL;
 801160c:	2300      	movs	r3, #0
 801160e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 8011610:	2300      	movs	r3, #0
 8011612:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* Validate pDataParams
    * Validate pRegisters
    * Validate ppValues
    * Validate bNumOfRegisters
    * */
    if ( (NULL == pDataParams) || (NULL == pRegisters) || (NULL == ppValues) \
 8011614:	68fb      	ldr	r3, [r7, #12]
 8011616:	2b00      	cmp	r3, #0
 8011618:	d00b      	beq.n	8011632 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x36>
 801161a:	68bb      	ldr	r3, [r7, #8]
 801161c:	2b00      	cmp	r3, #0
 801161e:	d008      	beq.n	8011632 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x36>
 8011620:	683b      	ldr	r3, [r7, #0]
 8011622:	2b00      	cmp	r3, #0
 8011624:	d005      	beq.n	8011632 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x36>
        || (0U == bNumOfRegisters) \
 8011626:	79fb      	ldrb	r3, [r7, #7]
 8011628:	2b00      	cmp	r3, #0
 801162a:	d002      	beq.n	8011632 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x36>
        || (bNumOfRegisters > PHHAL_HW_PN5180_MAX_REGISTERS_READ_MULTIPLE) \
 801162c:	79fb      	ldrb	r3, [r7, #7]
 801162e:	2b12      	cmp	r3, #18
 8011630:	d902      	bls.n	8011638 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x3c>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011632:	f240 2321 	movw	r3, #545	@ 0x221
 8011636:	e077      	b.n	8011728 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x12c>
    }

    /* Check if all the register addresses are valid */
    for (regIndex = 0U; regIndex < bNumOfRegisters; regIndex++)
 8011638:	2300      	movs	r3, #0
 801163a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801163e:	e016      	b.n	801166e <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x72>
    {
        /* Check if the Register address is invalid */
        if((pRegisters[regIndex] >= PHHAL_HW_PN5180_INVALID_REG_START_ADDRESS) \
 8011640:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011644:	68ba      	ldr	r2, [r7, #8]
 8011646:	4413      	add	r3, r2
 8011648:	781b      	ldrb	r3, [r3, #0]
 801164a:	2b43      	cmp	r3, #67	@ 0x43
 801164c:	d90a      	bls.n	8011664 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x68>
            && (pRegisters[regIndex] <= PHHAL_HW_PN5180_INVALID_REG_END_ADDRESS)) \
 801164e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011652:	68ba      	ldr	r2, [r7, #8]
 8011654:	4413      	add	r3, r2
 8011656:	781b      	ldrb	r3, [r3, #0]
 8011658:	b25b      	sxtb	r3, r3
 801165a:	2b00      	cmp	r3, #0
 801165c:	db02      	blt.n	8011664 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x68>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801165e:	f240 2321 	movw	r3, #545	@ 0x221
 8011662:	e061      	b.n	8011728 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x12c>
    for (regIndex = 0U; regIndex < bNumOfRegisters; regIndex++)
 8011664:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011668:	3301      	adds	r3, #1
 801166a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801166e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8011672:	79fb      	ldrb	r3, [r7, #7]
 8011674:	429a      	cmp	r2, r3
 8011676:	d3e3      	bcc.n	8011640 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x44>
        }
    }

    /* Get Buffer*/
    phhalHw_Pn5180_Instr_GetInstrBuffer(pDataParams, &pTmpBuffer, &wTmpBufferLen);
 8011678:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 801167c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8011680:	4619      	mov	r1, r3
 8011682:	68f8      	ldr	r0, [r7, #12]
 8011684:	f7ff fd02 	bl	801108c <phhalHw_Pn5180_Instr_GetInstrBuffer>

    /* total number of expected bytes*/
    bNumExpBytes = (bNumOfRegisters * PHHAL_HW_PN5180_BYTES_PER_REGISTER);
 8011688:	79fb      	ldrb	r3, [r7, #7]
 801168a:	009b      	lsls	r3, r3, #2
 801168c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Check if the buffer size is sufficient*/
    if (wTmpBufferLen < bNumExpBytes)
 8011690:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8011694:	b29a      	uxth	r2, r3
 8011696:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011698:	429a      	cmp	r2, r3
 801169a:	d902      	bls.n	80116a2 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0xa6>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 801169c:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80116a0:	e042      	b.n	8011728 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x12c>
    }
    /* Build the command frame */
    wBufferLength = 0U;
 80116a2:	2300      	movs	r3, #0
 80116a4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_READ_REGISTER_MULTIPLE;
 80116a8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80116ac:	1c5a      	adds	r2, r3, #1
 80116ae:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
 80116b2:	3338      	adds	r3, #56	@ 0x38
 80116b4:	443b      	add	r3, r7
 80116b6:	2205      	movs	r2, #5
 80116b8:	f803 2c24 	strb.w	r2, [r3, #-36]

    /* Copy the Instruction payload and update the buffer length*/
    (void)memcpy(&bDataBuffer[wBufferLength], pRegisters, bNumOfRegisters);
 80116bc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80116c0:	f107 0214 	add.w	r2, r7, #20
 80116c4:	4413      	add	r3, r2
 80116c6:	79fa      	ldrb	r2, [r7, #7]
 80116c8:	68b9      	ldr	r1, [r7, #8]
 80116ca:	4618      	mov	r0, r3
 80116cc:	f00d fc59 	bl	801ef82 <memcpy>
    wBufferLength+= bNumOfRegisters;
 80116d0:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 80116d4:	79fb      	ldrb	r3, [r7, #7]
 80116d6:	4413      	add	r3, r2
 80116d8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 80116dc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80116e0:	b298      	uxth	r0, r3
 80116e2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80116e6:	b29c      	uxth	r4, r3
 80116e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116ea:	f107 0114 	add.w	r1, r7, #20
 80116ee:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80116f2:	9201      	str	r2, [sp, #4]
 80116f4:	9300      	str	r3, [sp, #0]
 80116f6:	4623      	mov	r3, r4
 80116f8:	4602      	mov	r2, r0
 80116fa:	68f8      	ldr	r0, [r7, #12]
 80116fc:	f7fe fde4 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 8011700:	4603      	mov	r3, r0
 8011702:	867b      	strh	r3, [r7, #50]	@ 0x32
 8011704:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8011706:	2b00      	cmp	r3, #0
 8011708:	d001      	beq.n	801170e <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x112>
 801170a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801170c:	e00c      	b.n	8011728 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x12c>
        bNumExpBytes,
        pTmpBuffer,
        &wDataLenTmp));

    /* Validate the response length */
    if (wDataLenTmp  != bNumExpBytes)
 801170e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8011712:	b29a      	uxth	r2, r3
 8011714:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011716:	429a      	cmp	r2, r3
 8011718:	d002      	beq.n	8011720 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x124>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 801171a:	f240 237f 	movw	r3, #639	@ 0x27f
 801171e:	e003      	b.n	8011728 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x12c>
    }

    /* return the pointer to the buffer*/
    *ppValues = pTmpBuffer;
 8011720:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011722:	683b      	ldr	r3, [r7, #0]
 8011724:	601a      	str	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8011726:	2300      	movs	r3, #0
}
 8011728:	4618      	mov	r0, r3
 801172a:	373c      	adds	r7, #60	@ 0x3c
 801172c:	46bd      	mov	sp, r7
 801172e:	bd90      	pop	{r4, r7, pc}

08011730 <phhalHw_Pn5180_Instr_WriteE2Prom>:
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bE2PromAddress,
    uint8_t * pDataToWrite,
    uint8_t bDataLength
    )
{
 8011730:	b580      	push	{r7, lr}
 8011732:	b08a      	sub	sp, #40	@ 0x28
 8011734:	af02      	add	r7, sp, #8
 8011736:	60f8      	str	r0, [r7, #12]
 8011738:	607a      	str	r2, [r7, #4]
 801173a:	461a      	mov	r2, r3
 801173c:	460b      	mov	r3, r1
 801173e:	72fb      	strb	r3, [r7, #11]
 8011740:	4613      	mov	r3, r2
 8011742:	72bb      	strb	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t    PH_MEMLOC_REM wDataLenTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint8_t     PH_MEMLOC_REM bNumExpBytes;

    uint8_t *   PH_MEMLOC_REM pTmpBuffer = NULL;
 8011744:	2300      	movs	r3, #0
 8011746:	617b      	str	r3, [r7, #20]
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 8011748:	2300      	movs	r3, #0
 801174a:	827b      	strh	r3, [r7, #18]
    uint8_t     PH_MEMLOC_REM pReceivedData[1];

    /* Validate pDataParams and pDataToWrite
    * Validate E2PROM address
    * Validate the data length */
    if ( (NULL == pDataParams) || (NULL == pDataToWrite) \
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	2b00      	cmp	r3, #0
 8011750:	d00b      	beq.n	801176a <phhalHw_Pn5180_Instr_WriteE2Prom+0x3a>
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	2b00      	cmp	r3, #0
 8011756:	d008      	beq.n	801176a <phhalHw_Pn5180_Instr_WriteE2Prom+0x3a>
        || (bE2PromAddress > PHHAL_HW_PN5180_E2PROM_MAX_ADDESS) \
 8011758:	7afb      	ldrb	r3, [r7, #11]
 801175a:	2bfd      	cmp	r3, #253	@ 0xfd
 801175c:	d805      	bhi.n	801176a <phhalHw_Pn5180_Instr_WriteE2Prom+0x3a>
        || (bE2PromAddress < PHHAL_HW_PN5180_E2PROM_MIN_ADDESS) \
 801175e:	7afb      	ldrb	r3, [r7, #11]
 8011760:	2b15      	cmp	r3, #21
 8011762:	d902      	bls.n	801176a <phhalHw_Pn5180_Instr_WriteE2Prom+0x3a>
        || (0U == bDataLength) \
 8011764:	7abb      	ldrb	r3, [r7, #10]
 8011766:	2b00      	cmp	r3, #0
 8011768:	d102      	bne.n	8011770 <phhalHw_Pn5180_Instr_WriteE2Prom+0x40>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801176a:	f240 2321 	movw	r3, #545	@ 0x221
 801176e:	e053      	b.n	8011818 <phhalHw_Pn5180_Instr_WriteE2Prom+0xe8>
    }

    /* Calculate maximum writable data from current address*/
    bE2PLength = (PHHAL_HW_PN5180_E2PROM_MAX_ADDESS - bE2PromAddress) + 1U;
 8011770:	7afb      	ldrb	r3, [r7, #11]
 8011772:	f1c3 23ff 	rsb	r3, r3, #4278255360	@ 0xff00ff00
 8011776:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 801177a:	33fe      	adds	r3, #254	@ 0xfe
 801177c:	77fb      	strb	r3, [r7, #31]

    /* Validate The E2PROM minimum payload length of 1 byte */
    if (bE2PLength < bDataLength)
 801177e:	7ffa      	ldrb	r2, [r7, #31]
 8011780:	7abb      	ldrb	r3, [r7, #10]
 8011782:	429a      	cmp	r2, r3
 8011784:	d202      	bcs.n	801178c <phhalHw_Pn5180_Instr_WriteE2Prom+0x5c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
 8011786:	f240 2322 	movw	r3, #546	@ 0x222
 801178a:	e045      	b.n	8011818 <phhalHw_Pn5180_Instr_WriteE2Prom+0xe8>
    }

    /* Get Buffer */
    phhalHw_Pn5180_Instr_GetInstrBuffer(pDataParams, &pTmpBuffer, &wTmpBufferLen);
 801178c:	f107 0212 	add.w	r2, r7, #18
 8011790:	f107 0314 	add.w	r3, r7, #20
 8011794:	4619      	mov	r1, r3
 8011796:	68f8      	ldr	r0, [r7, #12]
 8011798:	f7ff fc78 	bl	801108c <phhalHw_Pn5180_Instr_GetInstrBuffer>

    /* Check if the buffer size is sufficient*/
    if (wTmpBufferLen < (bDataLength + PHHAL_HW_PN5180_WRITE_E2PROM_FIXED_CMD_BYTES))
 801179c:	8a7b      	ldrh	r3, [r7, #18]
 801179e:	461a      	mov	r2, r3
 80117a0:	7abb      	ldrb	r3, [r7, #10]
 80117a2:	3303      	adds	r3, #3
 80117a4:	429a      	cmp	r2, r3
 80117a6:	d202      	bcs.n	80117ae <phhalHw_Pn5180_Instr_WriteE2Prom+0x7e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 80117a8:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80117ac:	e034      	b.n	8011818 <phhalHw_Pn5180_Instr_WriteE2Prom+0xe8>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 80117ae:	2300      	movs	r3, #0
 80117b0:	77bb      	strb	r3, [r7, #30]
    pTmpBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_WRITE_E2PROM;
 80117b2:	697a      	ldr	r2, [r7, #20]
 80117b4:	7fbb      	ldrb	r3, [r7, #30]
 80117b6:	1c59      	adds	r1, r3, #1
 80117b8:	77b9      	strb	r1, [r7, #30]
 80117ba:	4413      	add	r3, r2
 80117bc:	2206      	movs	r2, #6
 80117be:	701a      	strb	r2, [r3, #0]
    pTmpBuffer[wBufferLength++] = bE2PromAddress;
 80117c0:	697a      	ldr	r2, [r7, #20]
 80117c2:	7fbb      	ldrb	r3, [r7, #30]
 80117c4:	1c59      	adds	r1, r3, #1
 80117c6:	77b9      	strb	r1, [r7, #30]
 80117c8:	4413      	add	r3, r2
 80117ca:	7afa      	ldrb	r2, [r7, #11]
 80117cc:	701a      	strb	r2, [r3, #0]

    /* Copy the Instruction payload and update the buffer length*/
    (void)memcpy(&pTmpBuffer[wBufferLength], pDataToWrite, bDataLength);
 80117ce:	697a      	ldr	r2, [r7, #20]
 80117d0:	7fbb      	ldrb	r3, [r7, #30]
 80117d2:	4413      	add	r3, r2
 80117d4:	7aba      	ldrb	r2, [r7, #10]
 80117d6:	6879      	ldr	r1, [r7, #4]
 80117d8:	4618      	mov	r0, r3
 80117da:	f00d fbd2 	bl	801ef82 <memcpy>
    wBufferLength += bDataLength;
 80117de:	7fba      	ldrb	r2, [r7, #30]
 80117e0:	7abb      	ldrb	r3, [r7, #10]
 80117e2:	4413      	add	r3, r2
 80117e4:	77bb      	strb	r3, [r7, #30]

    /* No Response expected*/
    bNumExpBytes = 0U;
 80117e6:	2300      	movs	r3, #0
 80117e8:	777b      	strb	r3, [r7, #29]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 80117ea:	6979      	ldr	r1, [r7, #20]
 80117ec:	7fbb      	ldrb	r3, [r7, #30]
 80117ee:	b29a      	uxth	r2, r3
 80117f0:	7f7b      	ldrb	r3, [r7, #29]
 80117f2:	b298      	uxth	r0, r3
 80117f4:	f107 0318 	add.w	r3, r7, #24
 80117f8:	9301      	str	r3, [sp, #4]
 80117fa:	f107 0310 	add.w	r3, r7, #16
 80117fe:	9300      	str	r3, [sp, #0]
 8011800:	4603      	mov	r3, r0
 8011802:	68f8      	ldr	r0, [r7, #12]
 8011804:	f7fe fd60 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 8011808:	4603      	mov	r3, r0
 801180a:	837b      	strh	r3, [r7, #26]
 801180c:	8b7b      	ldrh	r3, [r7, #26]
 801180e:	2b00      	cmp	r3, #0
 8011810:	d001      	beq.n	8011816 <phhalHw_Pn5180_Instr_WriteE2Prom+0xe6>
 8011812:	8b7b      	ldrh	r3, [r7, #26]
 8011814:	e000      	b.n	8011818 <phhalHw_Pn5180_Instr_WriteE2Prom+0xe8>
        wBufferLength,
        bNumExpBytes,
        pReceivedData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 8011816:	2300      	movs	r3, #0
}
 8011818:	4618      	mov	r0, r3
 801181a:	3720      	adds	r7, #32
 801181c:	46bd      	mov	sp, r7
 801181e:	bd80      	pop	{r7, pc}

08011820 <phhalHw_Pn5180_Instr_ReadE2Prom>:
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bE2PromAddress,
    uint8_t * pReadData,
    uint8_t bDataLength
    )
{
 8011820:	b580      	push	{r7, lr}
 8011822:	b08a      	sub	sp, #40	@ 0x28
 8011824:	af02      	add	r7, sp, #8
 8011826:	60f8      	str	r0, [r7, #12]
 8011828:	607a      	str	r2, [r7, #4]
 801182a:	461a      	mov	r2, r3
 801182c:	460b      	mov	r3, r1
 801182e:	72fb      	strb	r3, [r7, #11]
 8011830:	4613      	mov	r3, r2
 8011832:	72bb      	strb	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t    PH_MEMLOC_REM wDataLenTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint8_t     PH_MEMLOC_REM bDataBuffer[3];
    uint8_t     PH_MEMLOC_REM bE2PLength;
    bE2PLength = 0U;
 8011834:	2300      	movs	r3, #0
 8011836:	77fb      	strb	r3, [r7, #31]

    /* Validate pDataParams
    * Validate E2PROM maximum address value
    * Validate the datalength*/
    if ( (NULL == pDataParams) || (NULL == pReadData) \
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	2b00      	cmp	r3, #0
 801183c:	d008      	beq.n	8011850 <phhalHw_Pn5180_Instr_ReadE2Prom+0x30>
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	2b00      	cmp	r3, #0
 8011842:	d005      	beq.n	8011850 <phhalHw_Pn5180_Instr_ReadE2Prom+0x30>
        || (bE2PromAddress > PHHAL_HW_PN5180_E2PROM_MAX_ADDESS) \
 8011844:	7afb      	ldrb	r3, [r7, #11]
 8011846:	2bfd      	cmp	r3, #253	@ 0xfd
 8011848:	d802      	bhi.n	8011850 <phhalHw_Pn5180_Instr_ReadE2Prom+0x30>
        || (0U == bDataLength) \
 801184a:	7abb      	ldrb	r3, [r7, #10]
 801184c:	2b00      	cmp	r3, #0
 801184e:	d11f      	bne.n	8011890 <phhalHw_Pn5180_Instr_ReadE2Prom+0x70>
        )
    {
    	printf("Error: %s%s%s%s\n",
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	2b00      	cmp	r3, #0
 8011854:	d101      	bne.n	801185a <phhalHw_Pn5180_Instr_ReadE2Prom+0x3a>
 8011856:	4934      	ldr	r1, [pc, #208]	@ (8011928 <phhalHw_Pn5180_Instr_ReadE2Prom+0x108>)
 8011858:	e000      	b.n	801185c <phhalHw_Pn5180_Instr_ReadE2Prom+0x3c>
 801185a:	4934      	ldr	r1, [pc, #208]	@ (801192c <phhalHw_Pn5180_Instr_ReadE2Prom+0x10c>)
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	2b00      	cmp	r3, #0
 8011860:	d101      	bne.n	8011866 <phhalHw_Pn5180_Instr_ReadE2Prom+0x46>
 8011862:	4a33      	ldr	r2, [pc, #204]	@ (8011930 <phhalHw_Pn5180_Instr_ReadE2Prom+0x110>)
 8011864:	e000      	b.n	8011868 <phhalHw_Pn5180_Instr_ReadE2Prom+0x48>
 8011866:	4a31      	ldr	r2, [pc, #196]	@ (801192c <phhalHw_Pn5180_Instr_ReadE2Prom+0x10c>)
 8011868:	7afb      	ldrb	r3, [r7, #11]
 801186a:	2bfd      	cmp	r3, #253	@ 0xfd
 801186c:	d901      	bls.n	8011872 <phhalHw_Pn5180_Instr_ReadE2Prom+0x52>
 801186e:	4831      	ldr	r0, [pc, #196]	@ (8011934 <phhalHw_Pn5180_Instr_ReadE2Prom+0x114>)
 8011870:	e000      	b.n	8011874 <phhalHw_Pn5180_Instr_ReadE2Prom+0x54>
 8011872:	482e      	ldr	r0, [pc, #184]	@ (801192c <phhalHw_Pn5180_Instr_ReadE2Prom+0x10c>)
 8011874:	7abb      	ldrb	r3, [r7, #10]
 8011876:	2b00      	cmp	r3, #0
 8011878:	d101      	bne.n	801187e <phhalHw_Pn5180_Instr_ReadE2Prom+0x5e>
 801187a:	4b2f      	ldr	r3, [pc, #188]	@ (8011938 <phhalHw_Pn5180_Instr_ReadE2Prom+0x118>)
 801187c:	e000      	b.n	8011880 <phhalHw_Pn5180_Instr_ReadE2Prom+0x60>
 801187e:	4b2b      	ldr	r3, [pc, #172]	@ (801192c <phhalHw_Pn5180_Instr_ReadE2Prom+0x10c>)
 8011880:	9300      	str	r3, [sp, #0]
 8011882:	4603      	mov	r3, r0
 8011884:	482d      	ldr	r0, [pc, #180]	@ (801193c <phhalHw_Pn5180_Instr_ReadE2Prom+0x11c>)
 8011886:	f00d f99d 	bl	801ebc4 <iprintf>
    	           (NULL == pDataParams) ? "pDataParams=NULL " : "",
    	           (NULL == pReadData) ? "pReadData=NULL " : "",
    	           (bE2PromAddress > PHHAL_HW_PN5180_E2PROM_MAX_ADDESS) ? "E2PromAddr>MAX " : "",
    	           (0U == bDataLength) ? "bDataLength=0 " : ""); //debug printf

        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801188a:	f240 2321 	movw	r3, #545	@ 0x221
 801188e:	e046      	b.n	801191e <phhalHw_Pn5180_Instr_ReadE2Prom+0xfe>
    }

    /* Calculate maximum readable data from current address*/
    bE2PLength = (PHHAL_HW_PN5180_E2PROM_MAX_ADDESS - bE2PromAddress) + 1U;
 8011890:	7afb      	ldrb	r3, [r7, #11]
 8011892:	f1c3 23ff 	rsb	r3, r3, #4278255360	@ 0xff00ff00
 8011896:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 801189a:	33fe      	adds	r3, #254	@ 0xfe
 801189c:	77fb      	strb	r3, [r7, #31]

    /* Validate The E2PROM minimum payload length of 1 byte */
    if  (bE2PLength < bDataLength)
 801189e:	7ffa      	ldrb	r2, [r7, #31]
 80118a0:	7abb      	ldrb	r3, [r7, #10]
 80118a2:	429a      	cmp	r2, r3
 80118a4:	d202      	bcs.n	80118ac <phhalHw_Pn5180_Instr_ReadE2Prom+0x8c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
 80118a6:	f240 2322 	movw	r3, #546	@ 0x222
 80118aa:	e038      	b.n	801191e <phhalHw_Pn5180_Instr_ReadE2Prom+0xfe>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 80118ac:	2300      	movs	r3, #0
 80118ae:	77bb      	strb	r3, [r7, #30]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_READ_E2PROM;
 80118b0:	7fbb      	ldrb	r3, [r7, #30]
 80118b2:	1c5a      	adds	r2, r3, #1
 80118b4:	77ba      	strb	r2, [r7, #30]
 80118b6:	3320      	adds	r3, #32
 80118b8:	443b      	add	r3, r7
 80118ba:	2207      	movs	r2, #7
 80118bc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bE2PromAddress;
 80118c0:	7fbb      	ldrb	r3, [r7, #30]
 80118c2:	1c5a      	adds	r2, r3, #1
 80118c4:	77ba      	strb	r2, [r7, #30]
 80118c6:	3320      	adds	r3, #32
 80118c8:	443b      	add	r3, r7
 80118ca:	7afa      	ldrb	r2, [r7, #11]
 80118cc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bDataLength;
 80118d0:	7fbb      	ldrb	r3, [r7, #30]
 80118d2:	1c5a      	adds	r2, r3, #1
 80118d4:	77ba      	strb	r2, [r7, #30]
 80118d6:	3320      	adds	r3, #32
 80118d8:	443b      	add	r3, r7
 80118da:	7aba      	ldrb	r2, [r7, #10]
 80118dc:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 80118e0:	7fbb      	ldrb	r3, [r7, #30]
 80118e2:	b29a      	uxth	r2, r3
 80118e4:	7abb      	ldrb	r3, [r7, #10]
 80118e6:	b298      	uxth	r0, r3
 80118e8:	f107 0114 	add.w	r1, r7, #20
 80118ec:	f107 031a 	add.w	r3, r7, #26
 80118f0:	9301      	str	r3, [sp, #4]
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	9300      	str	r3, [sp, #0]
 80118f6:	4603      	mov	r3, r0
 80118f8:	68f8      	ldr	r0, [r7, #12]
 80118fa:	f7fe fce5 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 80118fe:	4603      	mov	r3, r0
 8011900:	83bb      	strh	r3, [r7, #28]
 8011902:	8bbb      	ldrh	r3, [r7, #28]
 8011904:	2b00      	cmp	r3, #0
 8011906:	d001      	beq.n	801190c <phhalHw_Pn5180_Instr_ReadE2Prom+0xec>
 8011908:	8bbb      	ldrh	r3, [r7, #28]
 801190a:	e008      	b.n	801191e <phhalHw_Pn5180_Instr_ReadE2Prom+0xfe>
        bDataLength,
        pReadData,
        &wDataLenTmp));

    /* Validate the response, if any */
    if (wDataLenTmp  != bDataLength)
 801190c:	7abb      	ldrb	r3, [r7, #10]
 801190e:	b29a      	uxth	r2, r3
 8011910:	8b7b      	ldrh	r3, [r7, #26]
 8011912:	429a      	cmp	r2, r3
 8011914:	d002      	beq.n	801191c <phhalHw_Pn5180_Instr_ReadE2Prom+0xfc>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8011916:	f240 237f 	movw	r3, #639	@ 0x27f
 801191a:	e000      	b.n	801191e <phhalHw_Pn5180_Instr_ReadE2Prom+0xfe>
    }

    return PH_ERR_SUCCESS;
 801191c:	2300      	movs	r3, #0
}
 801191e:	4618      	mov	r0, r3
 8011920:	3720      	adds	r7, #32
 8011922:	46bd      	mov	sp, r7
 8011924:	bd80      	pop	{r7, pc}
 8011926:	bf00      	nop
 8011928:	080215b4 	.word	0x080215b4
 801192c:	080215c8 	.word	0x080215c8
 8011930:	080215cc 	.word	0x080215cc
 8011934:	080215dc 	.word	0x080215dc
 8011938:	080215ec 	.word	0x080215ec
 801193c:	080215fc 	.word	0x080215fc

08011940 <phhalHw_Pn5180_Instr_RetrieveRxData>:
phStatus_t phhalHw_Pn5180_Instr_RetrieveRxData(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t ** pRxBuffer,
    uint16_t wExpectedRxDataLength
    )
{
 8011940:	b590      	push	{r4, r7, lr}
 8011942:	b08b      	sub	sp, #44	@ 0x2c
 8011944:	af02      	add	r7, sp, #8
 8011946:	60f8      	str	r0, [r7, #12]
 8011948:	60b9      	str	r1, [r7, #8]
 801194a:	4613      	mov	r3, r2
 801194c:	80fb      	strh	r3, [r7, #6]
    uint8_t *   PH_MEMLOC_REM pTmpBuffer = NULL;
 801194e:	2300      	movs	r3, #0
 8011950:	61bb      	str	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 8011952:	2300      	movs	r3, #0
 8011954:	82fb      	strh	r3, [r7, #22]
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint8_t     PH_MEMLOC_REM bDataBuffer[2];

    /* Validate pDataParams
    * Validate reception buffer length*/
    if ( (NULL == pDataParams) || (NULL == pRxBuffer) )
 8011956:	68fb      	ldr	r3, [r7, #12]
 8011958:	2b00      	cmp	r3, #0
 801195a:	d002      	beq.n	8011962 <phhalHw_Pn5180_Instr_RetrieveRxData+0x22>
 801195c:	68bb      	ldr	r3, [r7, #8]
 801195e:	2b00      	cmp	r3, #0
 8011960:	d102      	bne.n	8011968 <phhalHw_Pn5180_Instr_RetrieveRxData+0x28>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011962:	f240 2321 	movw	r3, #545	@ 0x221
 8011966:	e056      	b.n	8011a16 <phhalHw_Pn5180_Instr_RetrieveRxData+0xd6>
    }

    /* Validate reception buffer length*/
    if ( (wExpectedRxDataLength > PHHAL_HW_PN5180_RX_DATA_MAX_LENGTH) \
 8011968:	88fb      	ldrh	r3, [r7, #6]
 801196a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801196e:	d802      	bhi.n	8011976 <phhalHw_Pn5180_Instr_RetrieveRxData+0x36>
        || (wExpectedRxDataLength < PHHAL_HW_PN5180_RX_DATA_MIN_LENGTH) \
 8011970:	88fb      	ldrh	r3, [r7, #6]
 8011972:	2b00      	cmp	r3, #0
 8011974:	d102      	bne.n	801197c <phhalHw_Pn5180_Instr_RetrieveRxData+0x3c>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 8011976:	f44f 7301 	mov.w	r3, #516	@ 0x204
 801197a:	e04c      	b.n	8011a16 <phhalHw_Pn5180_Instr_RetrieveRxData+0xd6>
    }

    /* Get Buffer*/
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetRxBuffer(pDataParams, PH_ON, &pTmpBuffer, &wTmpBufferLen, &wTmpBufferSize));
 801197c:	f107 0116 	add.w	r1, r7, #22
 8011980:	f107 0218 	add.w	r2, r7, #24
 8011984:	f107 0314 	add.w	r3, r7, #20
 8011988:	9300      	str	r3, [sp, #0]
 801198a:	460b      	mov	r3, r1
 801198c:	2101      	movs	r1, #1
 801198e:	68f8      	ldr	r0, [r7, #12]
 8011990:	f000 fbbf 	bl	8012112 <phhalHw_Pn5180_GetRxBuffer>
 8011994:	4603      	mov	r3, r0
 8011996:	83fb      	strh	r3, [r7, #30]
 8011998:	8bfb      	ldrh	r3, [r7, #30]
 801199a:	2b00      	cmp	r3, #0
 801199c:	d001      	beq.n	80119a2 <phhalHw_Pn5180_Instr_RetrieveRxData+0x62>
 801199e:	8bfb      	ldrh	r3, [r7, #30]
 80119a0:	e039      	b.n	8011a16 <phhalHw_Pn5180_Instr_RetrieveRxData+0xd6>

    /* Check if the buffer size is sufficient*/
    if (wTmpBufferSize < wExpectedRxDataLength)
 80119a2:	8abb      	ldrh	r3, [r7, #20]
 80119a4:	88fa      	ldrh	r2, [r7, #6]
 80119a6:	429a      	cmp	r2, r3
 80119a8:	d902      	bls.n	80119b0 <phhalHw_Pn5180_Instr_RetrieveRxData+0x70>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 80119aa:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80119ae:	e032      	b.n	8011a16 <phhalHw_Pn5180_Instr_RetrieveRxData+0xd6>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 80119b0:	2300      	movs	r3, #0
 80119b2:	777b      	strb	r3, [r7, #29]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_RETRIEVE_RX_DATA;
 80119b4:	7f7b      	ldrb	r3, [r7, #29]
 80119b6:	1c5a      	adds	r2, r3, #1
 80119b8:	777a      	strb	r2, [r7, #29]
 80119ba:	3320      	adds	r3, #32
 80119bc:	443b      	add	r3, r7
 80119be:	220a      	movs	r2, #10
 80119c0:	f803 2c10 	strb.w	r2, [r3, #-16]
    /*bDataBuffer[wBufferLength++] = (uint8_t)wExpectedRxDataLength;*/ /* RFU */
    bDataBuffer[wBufferLength++] = 0U; /* RFU */
 80119c4:	7f7b      	ldrb	r3, [r7, #29]
 80119c6:	1c5a      	adds	r2, r3, #1
 80119c8:	777a      	strb	r2, [r7, #29]
 80119ca:	3320      	adds	r3, #32
 80119cc:	443b      	add	r3, r7
 80119ce:	2200      	movs	r2, #0
 80119d0:	f803 2c10 	strb.w	r2, [r3, #-16]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 80119d4:	7f7b      	ldrb	r3, [r7, #29]
 80119d6:	b298      	uxth	r0, r3
 80119d8:	69bb      	ldr	r3, [r7, #24]
 80119da:	88fc      	ldrh	r4, [r7, #6]
 80119dc:	f107 0110 	add.w	r1, r7, #16
 80119e0:	f107 0212 	add.w	r2, r7, #18
 80119e4:	9201      	str	r2, [sp, #4]
 80119e6:	9300      	str	r3, [sp, #0]
 80119e8:	4623      	mov	r3, r4
 80119ea:	4602      	mov	r2, r0
 80119ec:	68f8      	ldr	r0, [r7, #12]
 80119ee:	f7fe fc6b 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 80119f2:	4603      	mov	r3, r0
 80119f4:	83fb      	strh	r3, [r7, #30]
 80119f6:	8bfb      	ldrh	r3, [r7, #30]
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d001      	beq.n	8011a00 <phhalHw_Pn5180_Instr_RetrieveRxData+0xc0>
 80119fc:	8bfb      	ldrh	r3, [r7, #30]
 80119fe:	e00a      	b.n	8011a16 <phhalHw_Pn5180_Instr_RetrieveRxData+0xd6>
        wExpectedRxDataLength,
        pTmpBuffer,
        &wDataLenTmp));

    /* Validate the response, if any */
    if (wDataLenTmp  != wExpectedRxDataLength)
 8011a00:	8a7b      	ldrh	r3, [r7, #18]
 8011a02:	88fa      	ldrh	r2, [r7, #6]
 8011a04:	429a      	cmp	r2, r3
 8011a06:	d002      	beq.n	8011a0e <phhalHw_Pn5180_Instr_RetrieveRxData+0xce>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8011a08:	f240 237f 	movw	r3, #639	@ 0x27f
 8011a0c:	e003      	b.n	8011a16 <phhalHw_Pn5180_Instr_RetrieveRxData+0xd6>
    }

    /* return the pointer to the buffer */
    *pRxBuffer = pTmpBuffer;
 8011a0e:	69ba      	ldr	r2, [r7, #24]
 8011a10:	68bb      	ldr	r3, [r7, #8]
 8011a12:	601a      	str	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8011a14:	2300      	movs	r3, #0
}
 8011a16:	4618      	mov	r0, r3
 8011a18:	3724      	adds	r7, #36	@ 0x24
 8011a1a:	46bd      	mov	sp, r7
 8011a1c:	bd90      	pop	{r4, r7, pc}

08011a1e <phhalHw_Pn5180_Instr_SwitchModeLpcd>:

phStatus_t phhalHw_Pn5180_Instr_SwitchModeLpcd(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wWakeupCounterInMs
    )
{
 8011a1e:	b580      	push	{r7, lr}
 8011a20:	b088      	sub	sp, #32
 8011a22:	af02      	add	r7, sp, #8
 8011a24:	6078      	str	r0, [r7, #4]
 8011a26:	460b      	mov	r3, r1
 8011a28:	807b      	strh	r3, [r7, #2]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint16_t    PH_MEMLOC_REM wTempRxDataLen = 0;
 8011a2a:	2300      	movs	r3, #0
 8011a2c:	823b      	strh	r3, [r7, #16]

    /*
    Validate pDataParams
    Validate wWakeupCounterInMs
    */
    if ( (NULL == pDataParams) \
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d007      	beq.n	8011a44 <phhalHw_Pn5180_Instr_SwitchModeLpcd+0x26>
        /* wWakeupCounterInMs is zero */
        || (wWakeupCounterInMs == 0U) \
 8011a34:	887b      	ldrh	r3, [r7, #2]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d004      	beq.n	8011a44 <phhalHw_Pn5180_Instr_SwitchModeLpcd+0x26>
        /* wWakeupCounterInMs is more than the maximum value */
        || (wWakeupCounterInMs > PHHAL_HW_PN5180_MAX_WAKEUP_COUNTER)    \
 8011a3a:	887b      	ldrh	r3, [r7, #2]
 8011a3c:	f640 2282 	movw	r2, #2690	@ 0xa82
 8011a40:	4293      	cmp	r3, r2
 8011a42:	d902      	bls.n	8011a4a <phhalHw_Pn5180_Instr_SwitchModeLpcd+0x2c>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011a44:	f240 2321 	movw	r3, #545	@ 0x221
 8011a48:	e03e      	b.n	8011ac8 <phhalHw_Pn5180_Instr_SwitchModeLpcd+0xaa>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8011a4a:	2300      	movs	r3, #0
 8011a4c:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_SWITCH_MODE;
 8011a4e:	7dfb      	ldrb	r3, [r7, #23]
 8011a50:	1c5a      	adds	r2, r3, #1
 8011a52:	75fa      	strb	r2, [r7, #23]
 8011a54:	3318      	adds	r3, #24
 8011a56:	443b      	add	r3, r7
 8011a58:	220b      	movs	r2, #11
 8011a5a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SWITCH_MODE_LPCD;
 8011a5e:	7dfb      	ldrb	r3, [r7, #23]
 8011a60:	1c5a      	adds	r2, r3, #1
 8011a62:	75fa      	strb	r2, [r7, #23]
 8011a64:	3318      	adds	r3, #24
 8011a66:	443b      	add	r3, r7
 8011a68:	2201      	movs	r2, #1
 8011a6a:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* wWakeupCounterInMs LSB */
    bDataBuffer[wBufferLength++] = (uint8_t)(wWakeupCounterInMs & 0xFFU);
 8011a6e:	7dfb      	ldrb	r3, [r7, #23]
 8011a70:	1c5a      	adds	r2, r3, #1
 8011a72:	75fa      	strb	r2, [r7, #23]
 8011a74:	887a      	ldrh	r2, [r7, #2]
 8011a76:	b2d2      	uxtb	r2, r2
 8011a78:	3318      	adds	r3, #24
 8011a7a:	443b      	add	r3, r7
 8011a7c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* wWakeupCounterInMs MSB */
    bDataBuffer[wBufferLength++] = (uint8_t)((wWakeupCounterInMs >> 8U) & 0xFFU);
 8011a80:	887b      	ldrh	r3, [r7, #2]
 8011a82:	0a1b      	lsrs	r3, r3, #8
 8011a84:	b29a      	uxth	r2, r3
 8011a86:	7dfb      	ldrb	r3, [r7, #23]
 8011a88:	1c59      	adds	r1, r3, #1
 8011a8a:	75f9      	strb	r1, [r7, #23]
 8011a8c:	b2d2      	uxtb	r2, r2
 8011a8e:	3318      	adds	r3, #24
 8011a90:	443b      	add	r3, r7
 8011a92:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* Expected number of bytes */
    bNumExpBytes = 0U;
 8011a96:	2300      	movs	r3, #0
 8011a98:	82bb      	strh	r3, [r7, #20]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8011a9a:	7dfb      	ldrb	r3, [r7, #23]
 8011a9c:	b29a      	uxth	r2, r3
 8011a9e:	8ab8      	ldrh	r0, [r7, #20]
 8011aa0:	f107 010c 	add.w	r1, r7, #12
 8011aa4:	f107 0310 	add.w	r3, r7, #16
 8011aa8:	9301      	str	r3, [sp, #4]
 8011aaa:	f107 0308 	add.w	r3, r7, #8
 8011aae:	9300      	str	r3, [sp, #0]
 8011ab0:	4603      	mov	r3, r0
 8011ab2:	6878      	ldr	r0, [r7, #4]
 8011ab4:	f7fe fc08 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 8011ab8:	4603      	mov	r3, r0
 8011aba:	827b      	strh	r3, [r7, #18]
 8011abc:	8a7b      	ldrh	r3, [r7, #18]
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d001      	beq.n	8011ac6 <phhalHw_Pn5180_Instr_SwitchModeLpcd+0xa8>
 8011ac2:	8a7b      	ldrh	r3, [r7, #18]
 8011ac4:	e000      	b.n	8011ac8 <phhalHw_Pn5180_Instr_SwitchModeLpcd+0xaa>
        wBufferLength,
        bNumExpBytes,
        bRecBuffer,
        &wTempRxDataLen));

    return PH_ERR_SUCCESS;
 8011ac6:	2300      	movs	r3, #0
}
 8011ac8:	4618      	mov	r0, r3
 8011aca:	3718      	adds	r7, #24
 8011acc:	46bd      	mov	sp, r7
 8011ace:	bd80      	pop	{r7, pc}

08011ad0 <phhalHw_Pn5180_Instr_SwitchModeAutocoll>:
phStatus_t phhalHw_Pn5180_Instr_SwitchModeAutocoll(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRfTechnology,
    uint8_t bAutocollMode
    )
{
 8011ad0:	b580      	push	{r7, lr}
 8011ad2:	b088      	sub	sp, #32
 8011ad4:	af02      	add	r7, sp, #8
 8011ad6:	6078      	str	r0, [r7, #4]
 8011ad8:	460b      	mov	r3, r1
 8011ada:	70fb      	strb	r3, [r7, #3]
 8011adc:	4613      	mov	r3, r2
 8011ade:	70bb      	strb	r3, [r7, #2]

    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint16_t    PH_MEMLOC_REM wTempRxDataLen = 0;
 8011ae0:	2300      	movs	r3, #0
 8011ae2:	823b      	strh	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM bNumExpBytes;
    uint8_t     PH_MEMLOC_REM bDataBuffer[4];
    uint8_t     PH_MEMLOC_REM bRecBuffer[1];

    bRfTechnology &= PHHAL_HW_PN5180_AUTOCOLL_RF_TECHNOLOGY_MASK;
 8011ae4:	78fb      	ldrb	r3, [r7, #3]
 8011ae6:	f003 030f 	and.w	r3, r3, #15
 8011aea:	70fb      	strb	r3, [r7, #3]
    /* Validate pDataParams
    Validate bRfTechnologyMask
    Validate bAutocollMode
    */
    if ( (NULL == pDataParams)  \
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d005      	beq.n	8011afe <phhalHw_Pn5180_Instr_SwitchModeAutocoll+0x2e>
        || (0U == bRfTechnology) \
 8011af2:	78fb      	ldrb	r3, [r7, #3]
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d002      	beq.n	8011afe <phhalHw_Pn5180_Instr_SwitchModeAutocoll+0x2e>
        || ( bAutocollMode > 2U) \
 8011af8:	78bb      	ldrb	r3, [r7, #2]
 8011afa:	2b02      	cmp	r3, #2
 8011afc:	d902      	bls.n	8011b04 <phhalHw_Pn5180_Instr_SwitchModeAutocoll+0x34>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011afe:	f240 2321 	movw	r3, #545	@ 0x221
 8011b02:	e03a      	b.n	8011b7a <phhalHw_Pn5180_Instr_SwitchModeAutocoll+0xaa>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8011b04:	2300      	movs	r3, #0
 8011b06:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_SWITCH_MODE;
 8011b08:	7dfb      	ldrb	r3, [r7, #23]
 8011b0a:	1c5a      	adds	r2, r3, #1
 8011b0c:	75fa      	strb	r2, [r7, #23]
 8011b0e:	3318      	adds	r3, #24
 8011b10:	443b      	add	r3, r7
 8011b12:	220b      	movs	r2, #11
 8011b14:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SWITCH_MODE_AUTOCOLL;
 8011b18:	7dfb      	ldrb	r3, [r7, #23]
 8011b1a:	1c5a      	adds	r2, r3, #1
 8011b1c:	75fa      	strb	r2, [r7, #23]
 8011b1e:	3318      	adds	r3, #24
 8011b20:	443b      	add	r3, r7
 8011b22:	2202      	movs	r2, #2
 8011b24:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* RF technologies  */
    bDataBuffer[wBufferLength++] = bRfTechnology;
 8011b28:	7dfb      	ldrb	r3, [r7, #23]
 8011b2a:	1c5a      	adds	r2, r3, #1
 8011b2c:	75fa      	strb	r2, [r7, #23]
 8011b2e:	3318      	adds	r3, #24
 8011b30:	443b      	add	r3, r7
 8011b32:	78fa      	ldrb	r2, [r7, #3]
 8011b34:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* mode of autocoll*/
    bDataBuffer[wBufferLength++] = bAutocollMode;
 8011b38:	7dfb      	ldrb	r3, [r7, #23]
 8011b3a:	1c5a      	adds	r2, r3, #1
 8011b3c:	75fa      	strb	r2, [r7, #23]
 8011b3e:	3318      	adds	r3, #24
 8011b40:	443b      	add	r3, r7
 8011b42:	78ba      	ldrb	r2, [r7, #2]
 8011b44:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* Expected number of bytes */
    bNumExpBytes = 0U;
 8011b48:	2300      	movs	r3, #0
 8011b4a:	82bb      	strh	r3, [r7, #20]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8011b4c:	7dfb      	ldrb	r3, [r7, #23]
 8011b4e:	b29a      	uxth	r2, r3
 8011b50:	8ab8      	ldrh	r0, [r7, #20]
 8011b52:	f107 010c 	add.w	r1, r7, #12
 8011b56:	f107 0310 	add.w	r3, r7, #16
 8011b5a:	9301      	str	r3, [sp, #4]
 8011b5c:	f107 0308 	add.w	r3, r7, #8
 8011b60:	9300      	str	r3, [sp, #0]
 8011b62:	4603      	mov	r3, r0
 8011b64:	6878      	ldr	r0, [r7, #4]
 8011b66:	f7fe fbaf 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 8011b6a:	4603      	mov	r3, r0
 8011b6c:	827b      	strh	r3, [r7, #18]
 8011b6e:	8a7b      	ldrh	r3, [r7, #18]
 8011b70:	2b00      	cmp	r3, #0
 8011b72:	d001      	beq.n	8011b78 <phhalHw_Pn5180_Instr_SwitchModeAutocoll+0xa8>
 8011b74:	8a7b      	ldrh	r3, [r7, #18]
 8011b76:	e000      	b.n	8011b7a <phhalHw_Pn5180_Instr_SwitchModeAutocoll+0xaa>
        wBufferLength,
        bNumExpBytes,
        bRecBuffer,
        &wTempRxDataLen));

    return PH_ERR_SUCCESS;
 8011b78:	2300      	movs	r3, #0
}
 8011b7a:	4618      	mov	r0, r3
 8011b7c:	3718      	adds	r7, #24
 8011b7e:	46bd      	mov	sp, r7
 8011b80:	bd80      	pop	{r7, pc}

08011b82 <phhalHw_Pn5180_Instr_SwitchModeNormal>:

phStatus_t phhalHw_Pn5180_Instr_SwitchModeNormal(phhalHw_Pn5180_DataParams_t * pDataParams)
{
 8011b82:	b580      	push	{r7, lr}
 8011b84:	b088      	sub	sp, #32
 8011b86:	af02      	add	r7, sp, #8
 8011b88:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint16_t    PH_MEMLOC_REM bNumExpBytes;
    uint8_t     PH_MEMLOC_REM bDataBuffer[2];
    uint8_t     PH_MEMLOC_REM bRecBuffer[1];
    uint16_t    PH_MEMLOC_REM wTempRxDataLen = 0;
 8011b8a:	2300      	movs	r3, #0
 8011b8c:	817b      	strh	r3, [r7, #10]
    /* Build the command frame */
    wBufferLength = 0U;
 8011b8e:	2300      	movs	r3, #0
 8011b90:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_SWITCH_MODE;
 8011b92:	7dfb      	ldrb	r3, [r7, #23]
 8011b94:	1c5a      	adds	r2, r3, #1
 8011b96:	75fa      	strb	r2, [r7, #23]
 8011b98:	3318      	adds	r3, #24
 8011b9a:	443b      	add	r3, r7
 8011b9c:	220b      	movs	r2, #11
 8011b9e:	f803 2c08 	strb.w	r2, [r3, #-8]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SWITCH_MODE_NORMAL;
 8011ba2:	7dfb      	ldrb	r3, [r7, #23]
 8011ba4:	1c5a      	adds	r2, r3, #1
 8011ba6:	75fa      	strb	r2, [r7, #23]
 8011ba8:	3318      	adds	r3, #24
 8011baa:	443b      	add	r3, r7
 8011bac:	2203      	movs	r2, #3
 8011bae:	f803 2c08 	strb.w	r2, [r3, #-8]

    /* Expected number of bytes */
    bNumExpBytes = 0U;
 8011bb2:	2300      	movs	r3, #0
 8011bb4:	82bb      	strh	r3, [r7, #20]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8011bb6:	7dfb      	ldrb	r3, [r7, #23]
 8011bb8:	b29a      	uxth	r2, r3
 8011bba:	8ab8      	ldrh	r0, [r7, #20]
 8011bbc:	f107 0110 	add.w	r1, r7, #16
 8011bc0:	f107 030a 	add.w	r3, r7, #10
 8011bc4:	9301      	str	r3, [sp, #4]
 8011bc6:	f107 030c 	add.w	r3, r7, #12
 8011bca:	9300      	str	r3, [sp, #0]
 8011bcc:	4603      	mov	r3, r0
 8011bce:	6878      	ldr	r0, [r7, #4]
 8011bd0:	f7fe fb7a 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 8011bd4:	4603      	mov	r3, r0
 8011bd6:	827b      	strh	r3, [r7, #18]
 8011bd8:	8a7b      	ldrh	r3, [r7, #18]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d001      	beq.n	8011be2 <phhalHw_Pn5180_Instr_SwitchModeNormal+0x60>
 8011bde:	8a7b      	ldrh	r3, [r7, #18]
 8011be0:	e000      	b.n	8011be4 <phhalHw_Pn5180_Instr_SwitchModeNormal+0x62>
        wBufferLength,
        bNumExpBytes,
        bRecBuffer,
        &wTempRxDataLen));

    return PH_ERR_SUCCESS;
 8011be2:	2300      	movs	r3, #0
}
 8011be4:	4618      	mov	r0, r3
 8011be6:	3718      	adds	r7, #24
 8011be8:	46bd      	mov	sp, r7
 8011bea:	bd80      	pop	{r7, pc}

08011bec <phhalHw_Pn5180_Instr_EpcGen2Inventory>:
    uint8_t bSelectCommandLength,
    uint8_t bSelectCommandBitsInLastByte,
    uint8_t * pBeginRoundCommand,
    uint8_t bTimeslotProcessingBehavior
    )
{
 8011bec:	b580      	push	{r7, lr}
 8011bee:	b08a      	sub	sp, #40	@ 0x28
 8011bf0:	af02      	add	r7, sp, #8
 8011bf2:	60f8      	str	r0, [r7, #12]
 8011bf4:	60b9      	str	r1, [r7, #8]
 8011bf6:	4611      	mov	r1, r2
 8011bf8:	461a      	mov	r2, r3
 8011bfa:	460b      	mov	r3, r1
 8011bfc:	71fb      	strb	r3, [r7, #7]
 8011bfe:	4613      	mov	r3, r2
 8011c00:	71bb      	strb	r3, [r7, #6]

    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t    PH_MEMLOC_REM wDataLenTmp;
    uint16_t    PH_MEMLOC_REM wBufferLength = 0;
 8011c02:	2300      	movs	r3, #0
 8011c04:	83fb      	strh	r3, [r7, #30]
    uint8_t     PH_MEMLOC_REM bNumExpBytes;

    uint8_t*    PH_MEMLOC_REM pTmpBuffer;
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 8011c06:	2300      	movs	r3, #0
 8011c08:	827b      	strh	r3, [r7, #18]

    /* Validate pDataParams
    Validate pBeginRoundCommand
    Validate bTimeslotProcessingBehavior */

    if ( (NULL == pDataParams) \
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d006      	beq.n	8011c1e <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x32>
        || (NULL == pBeginRoundCommand)
 8011c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c12:	2b00      	cmp	r3, #0
 8011c14:	d003      	beq.n	8011c1e <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x32>
        || (bTimeslotProcessingBehavior > PHHAL_HW_PN5180_MAX_EPC_GEN2_TIMESLOT)
 8011c16:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011c1a:	2b02      	cmp	r3, #2
 8011c1c:	d902      	bls.n	8011c24 <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x38>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011c1e:	f240 2321 	movw	r3, #545	@ 0x221
 8011c22:	e06e      	b.n	8011d02 <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x116>
    }

    /* Validate the parameters of Select command */
    if (0U != (bSelectCommandLength))
 8011c24:	79fb      	ldrb	r3, [r7, #7]
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d00b      	beq.n	8011c42 <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x56>
    {
        /* Validate pSelectCommand
        Validate bSelectCommandLength
        Validate bSelectCommandBitsInLastByte */
        if (                            \
 8011c2a:	68bb      	ldr	r3, [r7, #8]
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d005      	beq.n	8011c3c <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x50>
            (NULL == pSelectCommand)    \
            || (bSelectCommandLength > PHHAL_HW_PN5180_MAX_SELECT_COMMAND_LENGTH)    \
 8011c30:	79fb      	ldrb	r3, [r7, #7]
 8011c32:	2b27      	cmp	r3, #39	@ 0x27
 8011c34:	d802      	bhi.n	8011c3c <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x50>
            ||  (bSelectCommandBitsInLastByte > PHHAL_HW_PN5180_MAX_NUM_OF_BITS_FOR_LAST_BYTE) \
 8011c36:	79bb      	ldrb	r3, [r7, #6]
 8011c38:	2b07      	cmp	r3, #7
 8011c3a:	d902      	bls.n	8011c42 <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x56>
            )
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011c3c:	f240 2321 	movw	r3, #545	@ 0x221
 8011c40:	e05f      	b.n	8011d02 <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x116>
        }
    }

    /* Get Buffer */
    phhalHw_Pn5180_Instr_GetInstrBuffer(pDataParams, &pTmpBuffer, &wTmpBufferLen);
 8011c42:	f107 0212 	add.w	r2, r7, #18
 8011c46:	f107 0314 	add.w	r3, r7, #20
 8011c4a:	4619      	mov	r1, r3
 8011c4c:	68f8      	ldr	r0, [r7, #12]
 8011c4e:	f7ff fa1d 	bl	801108c <phhalHw_Pn5180_Instr_GetInstrBuffer>

    /* Check if the buffer size is sufficient*/
    if (wTmpBufferLen < 46U)
 8011c52:	8a7b      	ldrh	r3, [r7, #18]
 8011c54:	2b2d      	cmp	r3, #45	@ 0x2d
 8011c56:	d802      	bhi.n	8011c5e <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x72>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 8011c58:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8011c5c:	e051      	b.n	8011d02 <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x116>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8011c5e:	2300      	movs	r3, #0
 8011c60:	83fb      	strh	r3, [r7, #30]
    pTmpBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_EPC_GEN2_INVENTORY;
 8011c62:	697a      	ldr	r2, [r7, #20]
 8011c64:	8bfb      	ldrh	r3, [r7, #30]
 8011c66:	1c59      	adds	r1, r3, #1
 8011c68:	83f9      	strh	r1, [r7, #30]
 8011c6a:	4413      	add	r3, r2
 8011c6c:	220d      	movs	r2, #13
 8011c6e:	701a      	strb	r2, [r3, #0]
    pTmpBuffer[wBufferLength++] = bSelectCommandLength;
 8011c70:	697a      	ldr	r2, [r7, #20]
 8011c72:	8bfb      	ldrh	r3, [r7, #30]
 8011c74:	1c59      	adds	r1, r3, #1
 8011c76:	83f9      	strh	r1, [r7, #30]
 8011c78:	4413      	add	r3, r2
 8011c7a:	79fa      	ldrb	r2, [r7, #7]
 8011c7c:	701a      	strb	r2, [r3, #0]

    /*
    No Select command is set prior to BeginRound command.
    'Valid Bits in last Byte' field and 'Select command' field shall not be present.
    */
    if(0U != (bSelectCommandLength))
 8011c7e:	79fb      	ldrb	r3, [r7, #7]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d013      	beq.n	8011cac <phhalHw_Pn5180_Instr_EpcGen2Inventory+0xc0>
    {
        pTmpBuffer[wBufferLength++] = bSelectCommandBitsInLastByte;
 8011c84:	697a      	ldr	r2, [r7, #20]
 8011c86:	8bfb      	ldrh	r3, [r7, #30]
 8011c88:	1c59      	adds	r1, r3, #1
 8011c8a:	83f9      	strh	r1, [r7, #30]
 8011c8c:	4413      	add	r3, r2
 8011c8e:	79ba      	ldrb	r2, [r7, #6]
 8011c90:	701a      	strb	r2, [r3, #0]

        /* Copy the Instruction payload and update the buffer length*/
        (void)memcpy(&pTmpBuffer[wBufferLength], pSelectCommand, bSelectCommandLength);
 8011c92:	697a      	ldr	r2, [r7, #20]
 8011c94:	8bfb      	ldrh	r3, [r7, #30]
 8011c96:	4413      	add	r3, r2
 8011c98:	79fa      	ldrb	r2, [r7, #7]
 8011c9a:	68b9      	ldr	r1, [r7, #8]
 8011c9c:	4618      	mov	r0, r3
 8011c9e:	f00d f970 	bl	801ef82 <memcpy>
        wBufferLength+= bSelectCommandLength;
 8011ca2:	79fb      	ldrb	r3, [r7, #7]
 8011ca4:	b29a      	uxth	r2, r3
 8011ca6:	8bfb      	ldrh	r3, [r7, #30]
 8011ca8:	4413      	add	r3, r2
 8011caa:	83fb      	strh	r3, [r7, #30]
    }
    /* Copy the Instruction payload and update the buffer length*/
    (void)memcpy(&pTmpBuffer[wBufferLength], pBeginRoundCommand, PHHAL_HW_PN5180_BEGIN_COMMAND_LENGTH);
 8011cac:	697a      	ldr	r2, [r7, #20]
 8011cae:	8bfb      	ldrh	r3, [r7, #30]
 8011cb0:	4413      	add	r3, r2
 8011cb2:	2203      	movs	r2, #3
 8011cb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011cb6:	4618      	mov	r0, r3
 8011cb8:	f00d f963 	bl	801ef82 <memcpy>
    wBufferLength+= PHHAL_HW_PN5180_BEGIN_COMMAND_LENGTH;
 8011cbc:	8bfb      	ldrh	r3, [r7, #30]
 8011cbe:	3303      	adds	r3, #3
 8011cc0:	83fb      	strh	r3, [r7, #30]

    pTmpBuffer[wBufferLength++] = bTimeslotProcessingBehavior;
 8011cc2:	697a      	ldr	r2, [r7, #20]
 8011cc4:	8bfb      	ldrh	r3, [r7, #30]
 8011cc6:	1c59      	adds	r1, r3, #1
 8011cc8:	83f9      	strh	r1, [r7, #30]
 8011cca:	4413      	add	r3, r2
 8011ccc:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8011cd0:	701a      	strb	r2, [r3, #0]

    /* No Response expected */
    bNumExpBytes = 0U;
 8011cd2:	2300      	movs	r3, #0
 8011cd4:	777b      	strb	r3, [r7, #29]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8011cd6:	6979      	ldr	r1, [r7, #20]
 8011cd8:	7f7b      	ldrb	r3, [r7, #29]
 8011cda:	b298      	uxth	r0, r3
 8011cdc:	8bfa      	ldrh	r2, [r7, #30]
 8011cde:	f107 0318 	add.w	r3, r7, #24
 8011ce2:	9301      	str	r3, [sp, #4]
 8011ce4:	f107 0310 	add.w	r3, r7, #16
 8011ce8:	9300      	str	r3, [sp, #0]
 8011cea:	4603      	mov	r3, r0
 8011cec:	68f8      	ldr	r0, [r7, #12]
 8011cee:	f7fe faeb 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 8011cf2:	4603      	mov	r3, r0
 8011cf4:	837b      	strh	r3, [r7, #26]
 8011cf6:	8b7b      	ldrh	r3, [r7, #26]
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	d001      	beq.n	8011d00 <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x114>
 8011cfc:	8b7b      	ldrh	r3, [r7, #26]
 8011cfe:	e000      	b.n	8011d02 <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x116>
        wBufferLength,
        bNumExpBytes,
        pReceivedData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 8011d00:	2300      	movs	r3, #0
}
 8011d02:	4618      	mov	r0, r3
 8011d04:	3720      	adds	r7, #32
 8011d06:	46bd      	mov	sp, r7
 8011d08:	bd80      	pop	{r7, pc}

08011d0a <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize>:

phStatus_t phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t * pResultSize
    )
{
 8011d0a:	b580      	push	{r7, lr}
 8011d0c:	b088      	sub	sp, #32
 8011d0e:	af02      	add	r7, sp, #8
 8011d10:	6078      	str	r0, [r7, #4]
 8011d12:	6039      	str	r1, [r7, #0]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint16_t    PH_MEMLOC_REM wTempRxDataLen = 0;
 8011d14:	2300      	movs	r3, #0
 8011d16:	823b      	strh	r3, [r7, #16]

    /*
    Validate pDataParams
    Validate pResultSize
    */
    if ( (NULL == pDataParams)    \
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d002      	beq.n	8011d24 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0x1a>
        || (NULL == pResultSize)    \
 8011d1e:	683b      	ldr	r3, [r7, #0]
 8011d20:	2b00      	cmp	r3, #0
 8011d22:	d102      	bne.n	8011d2a <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0x20>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011d24:	f240 2321 	movw	r3, #545	@ 0x221
 8011d28:	e041      	b.n	8011dae <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0xa4>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8011d2a:	2300      	movs	r3, #0
 8011d2c:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_EPC_GEN2_RETRIEVE_INVENTORY_RESULT_SIZE;
 8011d2e:	7dfb      	ldrb	r3, [r7, #23]
 8011d30:	1c5a      	adds	r2, r3, #1
 8011d32:	75fa      	strb	r2, [r7, #23]
 8011d34:	3318      	adds	r3, #24
 8011d36:	443b      	add	r3, r7
 8011d38:	220f      	movs	r2, #15
 8011d3a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = 0U;   /*RFU*/
 8011d3e:	7dfb      	ldrb	r3, [r7, #23]
 8011d40:	1c5a      	adds	r2, r3, #1
 8011d42:	75fa      	strb	r2, [r7, #23]
 8011d44:	3318      	adds	r3, #24
 8011d46:	443b      	add	r3, r7
 8011d48:	2200      	movs	r2, #0
 8011d4a:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* Expected number of bytes */
    bNumExpBytes = 2;
 8011d4e:	2302      	movs	r3, #2
 8011d50:	82bb      	strh	r3, [r7, #20]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8011d52:	7dfb      	ldrb	r3, [r7, #23]
 8011d54:	b29a      	uxth	r2, r3
 8011d56:	8ab8      	ldrh	r0, [r7, #20]
 8011d58:	f107 010c 	add.w	r1, r7, #12
 8011d5c:	f107 0310 	add.w	r3, r7, #16
 8011d60:	9301      	str	r3, [sp, #4]
 8011d62:	f107 0308 	add.w	r3, r7, #8
 8011d66:	9300      	str	r3, [sp, #0]
 8011d68:	4603      	mov	r3, r0
 8011d6a:	6878      	ldr	r0, [r7, #4]
 8011d6c:	f7fe faac 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 8011d70:	4603      	mov	r3, r0
 8011d72:	827b      	strh	r3, [r7, #18]
 8011d74:	8a7b      	ldrh	r3, [r7, #18]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d001      	beq.n	8011d7e <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0x74>
 8011d7a:	8a7b      	ldrh	r3, [r7, #18]
 8011d7c:	e017      	b.n	8011dae <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0xa4>
        bNumExpBytes,
        bRecBuffer,
        &wTempRxDataLen));

    /* Validate the response, if any */
    if (wTempRxDataLen != bNumExpBytes)
 8011d7e:	8a3b      	ldrh	r3, [r7, #16]
 8011d80:	8aba      	ldrh	r2, [r7, #20]
 8011d82:	429a      	cmp	r2, r3
 8011d84:	d002      	beq.n	8011d8c <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0x82>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8011d86:	f240 237f 	movw	r3, #639	@ 0x27f
 8011d8a:	e010      	b.n	8011dae <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0xa4>
    }

    /* Pack the data that was received */
    *pResultSize = bRecBuffer[0];
 8011d8c:	7a3b      	ldrb	r3, [r7, #8]
 8011d8e:	461a      	mov	r2, r3
 8011d90:	683b      	ldr	r3, [r7, #0]
 8011d92:	801a      	strh	r2, [r3, #0]
    *pResultSize |= (((uint16_t) bRecBuffer[1]) << 8U);
 8011d94:	683b      	ldr	r3, [r7, #0]
 8011d96:	881b      	ldrh	r3, [r3, #0]
 8011d98:	b21a      	sxth	r2, r3
 8011d9a:	7a7b      	ldrb	r3, [r7, #9]
 8011d9c:	b21b      	sxth	r3, r3
 8011d9e:	021b      	lsls	r3, r3, #8
 8011da0:	b21b      	sxth	r3, r3
 8011da2:	4313      	orrs	r3, r2
 8011da4:	b21b      	sxth	r3, r3
 8011da6:	b29a      	uxth	r2, r3
 8011da8:	683b      	ldr	r3, [r7, #0]
 8011daa:	801a      	strh	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8011dac:	2300      	movs	r3, #0
}
 8011dae:	4618      	mov	r0, r3
 8011db0:	3718      	adds	r7, #24
 8011db2:	46bd      	mov	sp, r7
 8011db4:	bd80      	pop	{r7, pc}

08011db6 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult>:
phStatus_t phhalHw_Pn5180_Instr_EpcGen2RetrieveResult(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t ** ppInventoryResult,
    uint16_t wResultSize
    )
{
 8011db6:	b590      	push	{r4, r7, lr}
 8011db8:	b08b      	sub	sp, #44	@ 0x2c
 8011dba:	af02      	add	r7, sp, #8
 8011dbc:	60f8      	str	r0, [r7, #12]
 8011dbe:	60b9      	str	r1, [r7, #8]
 8011dc0:	4613      	mov	r3, r2
 8011dc2:	80fb      	strh	r3, [r7, #6]
    uint8_t *   PH_MEMLOC_REM pTmpBuffer = NULL;
 8011dc4:	2300      	movs	r3, #0
 8011dc6:	61bb      	str	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 8011dc8:	2300      	movs	r3, #0
 8011dca:	82fb      	strh	r3, [r7, #22]
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint8_t     PH_MEMLOC_REM bDataBuffer[2];

    /* Validate pDataParams */
    /* Validate ppInventoryResult */
    if (                        \
 8011dcc:	68fb      	ldr	r3, [r7, #12]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d002      	beq.n	8011dd8 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0x22>
        (NULL == pDataParams)   \
        || (NULL == ppInventoryResult)  \
 8011dd2:	68bb      	ldr	r3, [r7, #8]
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d102      	bne.n	8011dde <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0x28>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011dd8:	f240 2321 	movw	r3, #545	@ 0x221
 8011ddc:	e047      	b.n	8011e6e <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xb8>
    }

    /* Validate wResultSize */
    if (0x00U == wResultSize)
 8011dde:	88fb      	ldrh	r3, [r7, #6]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d102      	bne.n	8011dea <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0x34>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011de4:	f240 2321 	movw	r3, #545	@ 0x221
 8011de8:	e041      	b.n	8011e6e <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xb8>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8011dea:	2300      	movs	r3, #0
 8011dec:	77fb      	strb	r3, [r7, #31]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_EPC_GEN2_RETRIEVE_INVENTORY_RESULT;
 8011dee:	7ffb      	ldrb	r3, [r7, #31]
 8011df0:	1c5a      	adds	r2, r3, #1
 8011df2:	77fa      	strb	r2, [r7, #31]
 8011df4:	3320      	adds	r3, #32
 8011df6:	443b      	add	r3, r7
 8011df8:	2210      	movs	r2, #16
 8011dfa:	f803 2c10 	strb.w	r2, [r3, #-16]
    bDataBuffer[wBufferLength++] = 0U;   /*RFU*/
 8011dfe:	7ffb      	ldrb	r3, [r7, #31]
 8011e00:	1c5a      	adds	r2, r3, #1
 8011e02:	77fa      	strb	r2, [r7, #31]
 8011e04:	3320      	adds	r3, #32
 8011e06:	443b      	add	r3, r7
 8011e08:	2200      	movs	r2, #0
 8011e0a:	f803 2c10 	strb.w	r2, [r3, #-16]

    /* Get Buffer*/
    phhalHw_Pn5180_Instr_GetInstrBuffer(pDataParams, &pTmpBuffer, &wTmpBufferLen);
 8011e0e:	f107 0216 	add.w	r2, r7, #22
 8011e12:	f107 0318 	add.w	r3, r7, #24
 8011e16:	4619      	mov	r1, r3
 8011e18:	68f8      	ldr	r0, [r7, #12]
 8011e1a:	f7ff f937 	bl	801108c <phhalHw_Pn5180_Instr_GetInstrBuffer>

    /* Check if the buffer size is sufficient*/
    if (wTmpBufferLen < wResultSize)
 8011e1e:	8afb      	ldrh	r3, [r7, #22]
 8011e20:	88fa      	ldrh	r2, [r7, #6]
 8011e22:	429a      	cmp	r2, r3
 8011e24:	d902      	bls.n	8011e2c <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0x76>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 8011e26:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8011e2a:	e020      	b.n	8011e6e <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xb8>
    }

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8011e2c:	7ffb      	ldrb	r3, [r7, #31]
 8011e2e:	b298      	uxth	r0, r3
 8011e30:	69bb      	ldr	r3, [r7, #24]
 8011e32:	88fc      	ldrh	r4, [r7, #6]
 8011e34:	f107 0110 	add.w	r1, r7, #16
 8011e38:	f107 0214 	add.w	r2, r7, #20
 8011e3c:	9201      	str	r2, [sp, #4]
 8011e3e:	9300      	str	r3, [sp, #0]
 8011e40:	4623      	mov	r3, r4
 8011e42:	4602      	mov	r2, r0
 8011e44:	68f8      	ldr	r0, [r7, #12]
 8011e46:	f7fe fa3f 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 8011e4a:	4603      	mov	r3, r0
 8011e4c:	83bb      	strh	r3, [r7, #28]
 8011e4e:	8bbb      	ldrh	r3, [r7, #28]
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	d001      	beq.n	8011e58 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xa2>
 8011e54:	8bbb      	ldrh	r3, [r7, #28]
 8011e56:	e00a      	b.n	8011e6e <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xb8>
        wResultSize,
        pTmpBuffer,
        &wDataLenTmp));

    /* Validate the response, if any */
    if (wDataLenTmp  != wResultSize)
 8011e58:	8abb      	ldrh	r3, [r7, #20]
 8011e5a:	88fa      	ldrh	r2, [r7, #6]
 8011e5c:	429a      	cmp	r2, r3
 8011e5e:	d002      	beq.n	8011e66 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xb0>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8011e60:	f240 237f 	movw	r3, #639	@ 0x27f
 8011e64:	e003      	b.n	8011e6e <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xb8>
    }
    /* return the pointer to the buffer*/
    *ppInventoryResult = pTmpBuffer;
 8011e66:	69ba      	ldr	r2, [r7, #24]
 8011e68:	68bb      	ldr	r3, [r7, #8]
 8011e6a:	601a      	str	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8011e6c:	2300      	movs	r3, #0

}
 8011e6e:	4618      	mov	r0, r3
 8011e70:	3724      	adds	r7, #36	@ 0x24
 8011e72:	46bd      	mov	sp, r7
 8011e74:	bd90      	pop	{r4, r7, pc}

08011e76 <phhalHw_Pn5180_Instr_EpcGen2ResumeInventory>:

phStatus_t phhalHw_Pn5180_Instr_EpcGen2ResumeInventory(
    phhalHw_Pn5180_DataParams_t * pDataParams)
{
 8011e76:	b580      	push	{r7, lr}
 8011e78:	b088      	sub	sp, #32
 8011e7a:	af02      	add	r7, sp, #8
 8011e7c:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint16_t    PH_MEMLOC_REM wTempRxDataLen = 0;
 8011e7e:	2300      	movs	r3, #0
 8011e80:	823b      	strh	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM bNumExpBytes;
    uint8_t     PH_MEMLOC_REM bDataBuffer[2];
    uint8_t     PH_MEMLOC_REM bRecBuffer[1];

    /* Validate pDataParams */
    if (NULL == pDataParams)
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d102      	bne.n	8011e8e <phhalHw_Pn5180_Instr_EpcGen2ResumeInventory+0x18>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011e88:	f240 2321 	movw	r3, #545	@ 0x221
 8011e8c:	e02a      	b.n	8011ee4 <phhalHw_Pn5180_Instr_EpcGen2ResumeInventory+0x6e>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8011e8e:	2300      	movs	r3, #0
 8011e90:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_EPC_GEN2_RESUME_INVENTORY;
 8011e92:	7dfb      	ldrb	r3, [r7, #23]
 8011e94:	1c5a      	adds	r2, r3, #1
 8011e96:	75fa      	strb	r2, [r7, #23]
 8011e98:	3318      	adds	r3, #24
 8011e9a:	443b      	add	r3, r7
 8011e9c:	220e      	movs	r2, #14
 8011e9e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = 0U;   /*RFU*/
 8011ea2:	7dfb      	ldrb	r3, [r7, #23]
 8011ea4:	1c5a      	adds	r2, r3, #1
 8011ea6:	75fa      	strb	r2, [r7, #23]
 8011ea8:	3318      	adds	r3, #24
 8011eaa:	443b      	add	r3, r7
 8011eac:	2200      	movs	r2, #0
 8011eae:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* Expected number of bytes */
    bNumExpBytes = 0U;
 8011eb2:	2300      	movs	r3, #0
 8011eb4:	82bb      	strh	r3, [r7, #20]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8011eb6:	7dfb      	ldrb	r3, [r7, #23]
 8011eb8:	b29a      	uxth	r2, r3
 8011eba:	8ab8      	ldrh	r0, [r7, #20]
 8011ebc:	f107 010c 	add.w	r1, r7, #12
 8011ec0:	f107 0310 	add.w	r3, r7, #16
 8011ec4:	9301      	str	r3, [sp, #4]
 8011ec6:	f107 0308 	add.w	r3, r7, #8
 8011eca:	9300      	str	r3, [sp, #0]
 8011ecc:	4603      	mov	r3, r0
 8011ece:	6878      	ldr	r0, [r7, #4]
 8011ed0:	f7fe f9fa 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 8011ed4:	4603      	mov	r3, r0
 8011ed6:	827b      	strh	r3, [r7, #18]
 8011ed8:	8a7b      	ldrh	r3, [r7, #18]
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d001      	beq.n	8011ee2 <phhalHw_Pn5180_Instr_EpcGen2ResumeInventory+0x6c>
 8011ede:	8a7b      	ldrh	r3, [r7, #18]
 8011ee0:	e000      	b.n	8011ee4 <phhalHw_Pn5180_Instr_EpcGen2ResumeInventory+0x6e>
        wBufferLength,
        bNumExpBytes,
        bRecBuffer,
        &wTempRxDataLen));

    return PH_ERR_SUCCESS;
 8011ee2:	2300      	movs	r3, #0
}
 8011ee4:	4618      	mov	r0, r3
 8011ee6:	3718      	adds	r7, #24
 8011ee8:	46bd      	mov	sp, r7
 8011eea:	bd80      	pop	{r7, pc}

08011eec <phhalHw_Pn5180_Instr_LoadRfConfiguration>:
phStatus_t phhalHw_Pn5180_Instr_LoadRfConfiguration(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRfTxConfiguration,
    uint8_t bRfRxConfiguration
    )
{
 8011eec:	b580      	push	{r7, lr}
 8011eee:	b088      	sub	sp, #32
 8011ef0:	af02      	add	r7, sp, #8
 8011ef2:	6078      	str	r0, [r7, #4]
 8011ef4:	460b      	mov	r3, r1
 8011ef6:	70fb      	strb	r3, [r7, #3]
 8011ef8:	4613      	mov	r3, r2
 8011efa:	70bb      	strb	r3, [r7, #2]
    * bRfTxConfiguration is not the PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX
    * Validate bRfRxConfiguration
    * bRfRxConfiguration is lesser than the minimum RF RX configuration
    * bRfRxConfiguration is greater than the maximum RF RX configuration
    * and bRfRxConfiguration is not the PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX*/
    if ((NULL == pDataParams) \
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	d00f      	beq.n	8011f22 <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x36>
        || ((bRfTxConfiguration > PHHAL_HW_PN5180_MAX_RF_TX_CONFIGURATION_INDEX) \
 8011f02:	78fb      	ldrb	r3, [r7, #3]
 8011f04:	2b1c      	cmp	r3, #28
 8011f06:	d902      	bls.n	8011f0e <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x22>
        && (bRfTxConfiguration != PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX)) \
 8011f08:	78fb      	ldrb	r3, [r7, #3]
 8011f0a:	2bff      	cmp	r3, #255	@ 0xff
 8011f0c:	d109      	bne.n	8011f22 <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x36>
        || (bRfRxConfiguration < PHHAL_HW_PN5180_MIN_RF_RX_CONFIGURATION_INDEX) \
 8011f0e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	da05      	bge.n	8011f22 <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x36>
        || ((bRfRxConfiguration > PHHAL_HW_PN5180_MAX_RF_RX_CONFIGURATION_INDEX) \
 8011f16:	78bb      	ldrb	r3, [r7, #2]
 8011f18:	2b9d      	cmp	r3, #157	@ 0x9d
 8011f1a:	d905      	bls.n	8011f28 <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x3c>
        && (bRfRxConfiguration != PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX)) \
 8011f1c:	78bb      	ldrb	r3, [r7, #2]
 8011f1e:	2bff      	cmp	r3, #255	@ 0xff
 8011f20:	d002      	beq.n	8011f28 <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x3c>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011f22:	f240 2321 	movw	r3, #545	@ 0x221
 8011f26:	e03b      	b.n	8011fa0 <phhalHw_Pn5180_Instr_LoadRfConfiguration+0xb4>
    }
    /*bRfTxConfiguration == bRfRxConfiguration == PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX then no change required*/
    if((bRfTxConfiguration & bRfRxConfiguration) == PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX)
 8011f28:	78fa      	ldrb	r2, [r7, #3]
 8011f2a:	78bb      	ldrb	r3, [r7, #2]
 8011f2c:	4013      	ands	r3, r2
 8011f2e:	b2db      	uxtb	r3, r3
 8011f30:	2bff      	cmp	r3, #255	@ 0xff
 8011f32:	d101      	bne.n	8011f38 <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x4c>
    {
        return PH_ERR_SUCCESS;
 8011f34:	2300      	movs	r3, #0
 8011f36:	e033      	b.n	8011fa0 <phhalHw_Pn5180_Instr_LoadRfConfiguration+0xb4>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8011f38:	2300      	movs	r3, #0
 8011f3a:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_LOAD_RF_CONFIGURATION;
 8011f3c:	7dfb      	ldrb	r3, [r7, #23]
 8011f3e:	1c5a      	adds	r2, r3, #1
 8011f40:	75fa      	strb	r2, [r7, #23]
 8011f42:	3318      	adds	r3, #24
 8011f44:	443b      	add	r3, r7
 8011f46:	2211      	movs	r2, #17
 8011f48:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bRfTxConfiguration;
 8011f4c:	7dfb      	ldrb	r3, [r7, #23]
 8011f4e:	1c5a      	adds	r2, r3, #1
 8011f50:	75fa      	strb	r2, [r7, #23]
 8011f52:	3318      	adds	r3, #24
 8011f54:	443b      	add	r3, r7
 8011f56:	78fa      	ldrb	r2, [r7, #3]
 8011f58:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bRfRxConfiguration;
 8011f5c:	7dfb      	ldrb	r3, [r7, #23]
 8011f5e:	1c5a      	adds	r2, r3, #1
 8011f60:	75fa      	strb	r2, [r7, #23]
 8011f62:	3318      	adds	r3, #24
 8011f64:	443b      	add	r3, r7
 8011f66:	78ba      	ldrb	r2, [r7, #2]
 8011f68:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* No Response expected*/
    bNumExpBytes = 0U;
 8011f6c:	2300      	movs	r3, #0
 8011f6e:	75bb      	strb	r3, [r7, #22]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,
 8011f70:	7dfb      	ldrb	r3, [r7, #23]
 8011f72:	b29a      	uxth	r2, r3
 8011f74:	7dbb      	ldrb	r3, [r7, #22]
 8011f76:	b298      	uxth	r0, r3
 8011f78:	f107 010c 	add.w	r1, r7, #12
 8011f7c:	f107 0312 	add.w	r3, r7, #18
 8011f80:	9301      	str	r3, [sp, #4]
 8011f82:	f107 0308 	add.w	r3, r7, #8
 8011f86:	9300      	str	r3, [sp, #0]
 8011f88:	4603      	mov	r3, r0
 8011f8a:	6878      	ldr	r0, [r7, #4]
 8011f8c:	f7fe f99c 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 8011f90:	4603      	mov	r3, r0
 8011f92:	82bb      	strh	r3, [r7, #20]
 8011f94:	8abb      	ldrh	r3, [r7, #20]
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d001      	beq.n	8011f9e <phhalHw_Pn5180_Instr_LoadRfConfiguration+0xb2>
 8011f9a:	8abb      	ldrh	r3, [r7, #20]
 8011f9c:	e000      	b.n	8011fa0 <phhalHw_Pn5180_Instr_LoadRfConfiguration+0xb4>
        wBufferLength,
        bNumExpBytes,
        pData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 8011f9e:	2300      	movs	r3, #0
}
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	3718      	adds	r7, #24
 8011fa4:	46bd      	mov	sp, r7
 8011fa6:	bd80      	pop	{r7, pc}

08011fa8 <phhalHw_Pn5180_Instr_RfOn>:

phStatus_t phhalHw_Pn5180_Instr_RfOn(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRfOnConfig
    )
{
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b088      	sub	sp, #32
 8011fac:	af02      	add	r7, sp, #8
 8011fae:	6078      	str	r0, [r7, #4]
 8011fb0:	460b      	mov	r3, r1
 8011fb2:	70fb      	strb	r3, [r7, #3]

    /* Validate pDataParams
    * Validate bRfOnConfig
    *
    * */
    if ( (NULL == pDataParams) \
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d002      	beq.n	8011fc0 <phhalHw_Pn5180_Instr_RfOn+0x18>
        || (bRfOnConfig > 3U) \
 8011fba:	78fb      	ldrb	r3, [r7, #3]
 8011fbc:	2b03      	cmp	r3, #3
 8011fbe:	d902      	bls.n	8011fc6 <phhalHw_Pn5180_Instr_RfOn+0x1e>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011fc0:	f240 2321 	movw	r3, #545	@ 0x221
 8011fc4:	e02b      	b.n	801201e <phhalHw_Pn5180_Instr_RfOn+0x76>
    }

    /* Build the command frame */

    wBufferLength = 0U;
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_FIELD_ON;
 8011fca:	7dfb      	ldrb	r3, [r7, #23]
 8011fcc:	1c5a      	adds	r2, r3, #1
 8011fce:	75fa      	strb	r2, [r7, #23]
 8011fd0:	3318      	adds	r3, #24
 8011fd2:	443b      	add	r3, r7
 8011fd4:	2216      	movs	r2, #22
 8011fd6:	f803 2c08 	strb.w	r2, [r3, #-8]
    bDataBuffer[wBufferLength++] = bRfOnConfig;
 8011fda:	7dfb      	ldrb	r3, [r7, #23]
 8011fdc:	1c5a      	adds	r2, r3, #1
 8011fde:	75fa      	strb	r2, [r7, #23]
 8011fe0:	3318      	adds	r3, #24
 8011fe2:	443b      	add	r3, r7
 8011fe4:	78fa      	ldrb	r2, [r7, #3]
 8011fe6:	f803 2c08 	strb.w	r2, [r3, #-8]

    /* No Response expected*/
    bNumExpBytes = 0U;
 8011fea:	2300      	movs	r3, #0
 8011fec:	75bb      	strb	r3, [r7, #22]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,
 8011fee:	7dfb      	ldrb	r3, [r7, #23]
 8011ff0:	b29a      	uxth	r2, r3
 8011ff2:	7dbb      	ldrb	r3, [r7, #22]
 8011ff4:	b298      	uxth	r0, r3
 8011ff6:	f107 0110 	add.w	r1, r7, #16
 8011ffa:	f107 0312 	add.w	r3, r7, #18
 8011ffe:	9301      	str	r3, [sp, #4]
 8012000:	f107 030c 	add.w	r3, r7, #12
 8012004:	9300      	str	r3, [sp, #0]
 8012006:	4603      	mov	r3, r0
 8012008:	6878      	ldr	r0, [r7, #4]
 801200a:	f7fe f95d 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 801200e:	4603      	mov	r3, r0
 8012010:	82bb      	strh	r3, [r7, #20]
 8012012:	8abb      	ldrh	r3, [r7, #20]
 8012014:	2b00      	cmp	r3, #0
 8012016:	d001      	beq.n	801201c <phhalHw_Pn5180_Instr_RfOn+0x74>
 8012018:	8abb      	ldrh	r3, [r7, #20]
 801201a:	e000      	b.n	801201e <phhalHw_Pn5180_Instr_RfOn+0x76>
        wBufferLength,
        bNumExpBytes,
        pData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 801201c:	2300      	movs	r3, #0

}
 801201e:	4618      	mov	r0, r3
 8012020:	3718      	adds	r7, #24
 8012022:	46bd      	mov	sp, r7
 8012024:	bd80      	pop	{r7, pc}

08012026 <phhalHw_Pn5180_Instr_RfOff>:

phStatus_t phhalHw_Pn5180_Instr_RfOff(
    phhalHw_Pn5180_DataParams_t * pDataParams
    )
{
 8012026:	b580      	push	{r7, lr}
 8012028:	b088      	sub	sp, #32
 801202a:	af02      	add	r7, sp, #8
 801202c:	6078      	str	r0, [r7, #4]
    uint8_t     PH_MEMLOC_REM bNumExpBytes;
    uint8_t     PH_MEMLOC_REM bDataBuffer[2];
    uint8_t     PH_MEMLOC_REM pData[1];

    /* Validate pDataParams */
    if (NULL == pDataParams)
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	2b00      	cmp	r3, #0
 8012032:	d102      	bne.n	801203a <phhalHw_Pn5180_Instr_RfOff+0x14>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012034:	f240 2321 	movw	r3, #545	@ 0x221
 8012038:	e02b      	b.n	8012092 <phhalHw_Pn5180_Instr_RfOff+0x6c>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 801203a:	2300      	movs	r3, #0
 801203c:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_FIELD_OFF;
 801203e:	7dfb      	ldrb	r3, [r7, #23]
 8012040:	1c5a      	adds	r2, r3, #1
 8012042:	75fa      	strb	r2, [r7, #23]
 8012044:	3318      	adds	r3, #24
 8012046:	443b      	add	r3, r7
 8012048:	2217      	movs	r2, #23
 801204a:	f803 2c08 	strb.w	r2, [r3, #-8]
    bDataBuffer[wBufferLength++] = 0U;
 801204e:	7dfb      	ldrb	r3, [r7, #23]
 8012050:	1c5a      	adds	r2, r3, #1
 8012052:	75fa      	strb	r2, [r7, #23]
 8012054:	3318      	adds	r3, #24
 8012056:	443b      	add	r3, r7
 8012058:	2200      	movs	r2, #0
 801205a:	f803 2c08 	strb.w	r2, [r3, #-8]

    /* No Response expected*/
    bNumExpBytes = 0U;
 801205e:	2300      	movs	r3, #0
 8012060:	75bb      	strb	r3, [r7, #22]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,
 8012062:	7dfb      	ldrb	r3, [r7, #23]
 8012064:	b29a      	uxth	r2, r3
 8012066:	7dbb      	ldrb	r3, [r7, #22]
 8012068:	b298      	uxth	r0, r3
 801206a:	f107 0110 	add.w	r1, r7, #16
 801206e:	f107 0312 	add.w	r3, r7, #18
 8012072:	9301      	str	r3, [sp, #4]
 8012074:	f107 030c 	add.w	r3, r7, #12
 8012078:	9300      	str	r3, [sp, #0]
 801207a:	4603      	mov	r3, r0
 801207c:	6878      	ldr	r0, [r7, #4]
 801207e:	f7fe f923 	bl	80102c8 <phhalHw_Pn5180_BalExchange>
 8012082:	4603      	mov	r3, r0
 8012084:	82bb      	strh	r3, [r7, #20]
 8012086:	8abb      	ldrh	r3, [r7, #20]
 8012088:	2b00      	cmp	r3, #0
 801208a:	d001      	beq.n	8012090 <phhalHw_Pn5180_Instr_RfOff+0x6a>
 801208c:	8abb      	ldrh	r3, [r7, #20]
 801208e:	e000      	b.n	8012092 <phhalHw_Pn5180_Instr_RfOff+0x6c>
        wBufferLength,
        bNumExpBytes,
        pData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 8012090:	2300      	movs	r3, #0

}
 8012092:	4618      	mov	r0, r3
 8012094:	3718      	adds	r7, #24
 8012096:	46bd      	mov	sp, r7
 8012098:	bd80      	pop	{r7, pc}

0801209a <phhalHw_Pn5180_GetTxBuffer>:
    uint8_t bIsExchange,
    uint8_t ** pTxBuffer,
    uint16_t * pTxBufferLen,
    uint16_t * pTxBufferSize
    )
{
 801209a:	b580      	push	{r7, lr}
 801209c:	b086      	sub	sp, #24
 801209e:	af02      	add	r7, sp, #8
 80120a0:	60f8      	str	r0, [r7, #12]
 80120a2:	607a      	str	r2, [r7, #4]
 80120a4:	603b      	str	r3, [r7, #0]
 80120a6:	460b      	mov	r3, r1
 80120a8:	72fb      	strb	r3, [r7, #11]
    /* Exchange command -> RxBuffer overwriting is allowed */
    if (bIsExchange != PH_OFF)
 80120aa:	7afb      	ldrb	r3, [r7, #11]
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d023      	beq.n	80120f8 <phhalHw_Pn5180_GetTxBuffer+0x5e>
    {
        /* We need to watch that we do not overwrite content below the RxStartPos though */
        if (pDataParams->pTxBuffer == pDataParams->pRxBuffer)
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	68da      	ldr	r2, [r3, #12]
 80120b4:	68fb      	ldr	r3, [r7, #12]
 80120b6:	695b      	ldr	r3, [r3, #20]
 80120b8:	429a      	cmp	r2, r3
 80120ba:	d10f      	bne.n	80120dc <phhalHw_Pn5180_GetTxBuffer+0x42>
        {
            *pTxBuffer = &pDataParams->pTxBuffer[pDataParams->wRxBufStartPos];
 80120bc:	68fb      	ldr	r3, [r7, #12]
 80120be:	68db      	ldr	r3, [r3, #12]
 80120c0:	68fa      	ldr	r2, [r7, #12]
 80120c2:	8bd2      	ldrh	r2, [r2, #30]
 80120c4:	441a      	add	r2, r3
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	601a      	str	r2, [r3, #0]
            *pTxBufferSize = pDataParams->wTxBufSize - pDataParams->wRxBufStartPos;
 80120ca:	68fb      	ldr	r3, [r7, #12]
 80120cc:	8a1a      	ldrh	r2, [r3, #16]
 80120ce:	68fb      	ldr	r3, [r7, #12]
 80120d0:	8bdb      	ldrh	r3, [r3, #30]
 80120d2:	1ad3      	subs	r3, r2, r3
 80120d4:	b29a      	uxth	r2, r3
 80120d6:	69bb      	ldr	r3, [r7, #24]
 80120d8:	801a      	strh	r2, [r3, #0]
 80120da:	e007      	b.n	80120ec <phhalHw_Pn5180_GetTxBuffer+0x52>
        }
        /* Else just return the actual Buffer */
        else
        {
            *pTxBuffer = pDataParams->pTxBuffer;
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	68da      	ldr	r2, [r3, #12]
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	601a      	str	r2, [r3, #0]
            *pTxBufferSize = pDataParams->wTxBufSize;
 80120e4:	68fb      	ldr	r3, [r7, #12]
 80120e6:	8a1a      	ldrh	r2, [r3, #16]
 80120e8:	69bb      	ldr	r3, [r7, #24]
 80120ea:	801a      	strh	r2, [r3, #0]
        }

        /* Return stored length */
        *pTxBufferLen = pDataParams->wTxBufLen;
 80120ec:	68fb      	ldr	r3, [r7, #12]
 80120ee:	8a5a      	ldrh	r2, [r3, #18]
 80120f0:	683b      	ldr	r3, [r7, #0]
 80120f2:	801a      	strh	r2, [r3, #0]
    {
        /* Redundant code */
        return phhalHw_Pn5180_GetRxBuffer(pDataParams, bIsExchange, pTxBuffer, pTxBufferLen, pTxBufferSize);
    }

    return PH_ERR_SUCCESS;
 80120f4:	2300      	movs	r3, #0
 80120f6:	e008      	b.n	801210a <phhalHw_Pn5180_GetTxBuffer+0x70>
        return phhalHw_Pn5180_GetRxBuffer(pDataParams, bIsExchange, pTxBuffer, pTxBufferLen, pTxBufferSize);
 80120f8:	7af9      	ldrb	r1, [r7, #11]
 80120fa:	69bb      	ldr	r3, [r7, #24]
 80120fc:	9300      	str	r3, [sp, #0]
 80120fe:	683b      	ldr	r3, [r7, #0]
 8012100:	687a      	ldr	r2, [r7, #4]
 8012102:	68f8      	ldr	r0, [r7, #12]
 8012104:	f000 f805 	bl	8012112 <phhalHw_Pn5180_GetRxBuffer>
 8012108:	4603      	mov	r3, r0
}
 801210a:	4618      	mov	r0, r3
 801210c:	3710      	adds	r7, #16
 801210e:	46bd      	mov	sp, r7
 8012110:	bd80      	pop	{r7, pc}

08012112 <phhalHw_Pn5180_GetRxBuffer>:
    uint8_t bIsExchange,
    uint8_t ** pRxBuffer,
    uint16_t * pRxBufferLen,
    uint16_t * pRxBufferSize
    )
{
 8012112:	b480      	push	{r7}
 8012114:	b087      	sub	sp, #28
 8012116:	af00      	add	r7, sp, #0
 8012118:	60f8      	str	r0, [r7, #12]
 801211a:	607a      	str	r2, [r7, #4]
 801211c:	603b      	str	r3, [r7, #0]
 801211e:	460b      	mov	r3, r1
 8012120:	72fb      	strb	r3, [r7, #11]
    uint8_t bOffset = 0U;
 8012122:	2300      	movs	r3, #0
 8012124:	75fb      	strb	r3, [r7, #23]

    /* Exchange command -> TxBuffer overwriting is allowed */
    if (bIsExchange != PH_OFF)
 8012126:	7afb      	ldrb	r3, [r7, #11]
 8012128:	2b00      	cmp	r3, #0
 801212a:	d021      	beq.n	8012170 <phhalHw_Pn5180_GetRxBuffer+0x5e>
    {
#ifndef PN5180_P2P_HW_SYNC_BYTE
        if (pDataParams->bNfcipMode == PH_ON)
 801212c:	68fb      	ldr	r3, [r7, #12]
 801212e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8012132:	2b01      	cmp	r3, #1
 8012134:	d101      	bne.n	801213a <phhalHw_Pn5180_GetRxBuffer+0x28>
        {
            bOffset = 1U;
 8012136:	2301      	movs	r3, #1
 8012138:	75fb      	strb	r3, [r7, #23]
        }
#endif
        *pRxBuffer = &pDataParams->pRxBuffer[pDataParams->wRxBufStartPos - bOffset];
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	695b      	ldr	r3, [r3, #20]
 801213e:	68fa      	ldr	r2, [r7, #12]
 8012140:	8bd2      	ldrh	r2, [r2, #30]
 8012142:	4611      	mov	r1, r2
 8012144:	7dfa      	ldrb	r2, [r7, #23]
 8012146:	1a8a      	subs	r2, r1, r2
 8012148:	441a      	add	r2, r3
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	601a      	str	r2, [r3, #0]
        *pRxBufferSize = pDataParams->wRxBufSize - pDataParams->wRxBufStartPos - bOffset;
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	8b1a      	ldrh	r2, [r3, #24]
 8012152:	68fb      	ldr	r3, [r7, #12]
 8012154:	8bdb      	ldrh	r3, [r3, #30]
 8012156:	1ad3      	subs	r3, r2, r3
 8012158:	b29a      	uxth	r2, r3
 801215a:	7dfb      	ldrb	r3, [r7, #23]
 801215c:	b29b      	uxth	r3, r3
 801215e:	1ad3      	subs	r3, r2, r3
 8012160:	b29a      	uxth	r2, r3
 8012162:	6a3b      	ldr	r3, [r7, #32]
 8012164:	801a      	strh	r2, [r3, #0]
        *pRxBufferLen = pDataParams->wRxBufLen;
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	8b5a      	ldrh	r2, [r3, #26]
 801216a:	683b      	ldr	r3, [r7, #0]
 801216c:	801a      	strh	r2, [r3, #0]
 801216e:	e055      	b.n	801221c <phhalHw_Pn5180_GetRxBuffer+0x10a>
    }
    /* Normal command -> do not overwrite Tx- and Rx-Contents */
    else
    {
        /* Command buffering is NOT supported by this HAL */
        *pRxBufferLen = 0U;
 8012170:	683b      	ldr	r3, [r7, #0]
 8012172:	2200      	movs	r2, #0
 8012174:	801a      	strh	r2, [r3, #0]

        /* TxBuffer equals RxBuffer */
        /* And the buffer contains something that needs to be preserved */
        if ((pDataParams->pTxBuffer == pDataParams->pRxBuffer) &&
 8012176:	68fb      	ldr	r3, [r7, #12]
 8012178:	68da      	ldr	r2, [r3, #12]
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	695b      	ldr	r3, [r3, #20]
 801217e:	429a      	cmp	r2, r3
 8012180:	d11f      	bne.n	80121c2 <phhalHw_Pn5180_GetRxBuffer+0xb0>
            ((pDataParams->wTxBufLen != 0U) || (pDataParams->wRxBufStartPos != 0U)))
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	8a5b      	ldrh	r3, [r3, #18]
        if ((pDataParams->pTxBuffer == pDataParams->pRxBuffer) &&
 8012186:	2b00      	cmp	r3, #0
 8012188:	d103      	bne.n	8012192 <phhalHw_Pn5180_GetRxBuffer+0x80>
            ((pDataParams->wTxBufLen != 0U) || (pDataParams->wRxBufStartPos != 0U)))
 801218a:	68fb      	ldr	r3, [r7, #12]
 801218c:	8bdb      	ldrh	r3, [r3, #30]
 801218e:	2b00      	cmp	r3, #0
 8012190:	d017      	beq.n	80121c2 <phhalHw_Pn5180_GetRxBuffer+0xb0>
        {
            /* Start at TxLenght if neccessary */
            if ((pDataParams->wRxBufStartPos + pDataParams->wTxBufLen) >= pDataParams->wRxBufStartPos)
            {
                *pRxBuffer = &pDataParams->pTxBuffer[pDataParams->wRxBufStartPos + pDataParams->wTxBufLen];
 8012192:	68fb      	ldr	r3, [r7, #12]
 8012194:	68db      	ldr	r3, [r3, #12]
 8012196:	68fa      	ldr	r2, [r7, #12]
 8012198:	8bd2      	ldrh	r2, [r2, #30]
 801219a:	4611      	mov	r1, r2
 801219c:	68fa      	ldr	r2, [r7, #12]
 801219e:	8a52      	ldrh	r2, [r2, #18]
 80121a0:	440a      	add	r2, r1
 80121a2:	441a      	add	r2, r3
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	601a      	str	r2, [r3, #0]
                *pRxBufferSize = pDataParams->wTxBufSize - (pDataParams->wRxBufStartPos + pDataParams->wTxBufLen);
 80121a8:	68fb      	ldr	r3, [r7, #12]
 80121aa:	8a1a      	ldrh	r2, [r3, #16]
 80121ac:	68fb      	ldr	r3, [r7, #12]
 80121ae:	8bd9      	ldrh	r1, [r3, #30]
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	8a5b      	ldrh	r3, [r3, #18]
 80121b4:	440b      	add	r3, r1
 80121b6:	b29b      	uxth	r3, r3
 80121b8:	1ad3      	subs	r3, r2, r3
 80121ba:	b29a      	uxth	r2, r3
 80121bc:	6a3b      	ldr	r3, [r7, #32]
 80121be:	801a      	strh	r2, [r3, #0]
            if ((pDataParams->wRxBufStartPos + pDataParams->wTxBufLen) >= pDataParams->wRxBufStartPos)
 80121c0:	e02c      	b.n	801221c <phhalHw_Pn5180_GetRxBuffer+0x10a>
        }
        /* Buffers are different */
        else
        {
            /* Use TxBuffer if it has more space than RxBuffer */
            if ((pDataParams->wTxBufSize - pDataParams->wTxBufLen) >= (pDataParams->wRxBufSize - pDataParams->wRxBufStartPos))
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	8a1b      	ldrh	r3, [r3, #16]
 80121c6:	461a      	mov	r2, r3
 80121c8:	68fb      	ldr	r3, [r7, #12]
 80121ca:	8a5b      	ldrh	r3, [r3, #18]
 80121cc:	1ad2      	subs	r2, r2, r3
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	8b1b      	ldrh	r3, [r3, #24]
 80121d2:	4619      	mov	r1, r3
 80121d4:	68fb      	ldr	r3, [r7, #12]
 80121d6:	8bdb      	ldrh	r3, [r3, #30]
 80121d8:	1acb      	subs	r3, r1, r3
 80121da:	429a      	cmp	r2, r3
 80121dc:	db0f      	blt.n	80121fe <phhalHw_Pn5180_GetRxBuffer+0xec>
            {
                *pRxBuffer = &pDataParams->pTxBuffer[pDataParams->wTxBufLen];
 80121de:	68fb      	ldr	r3, [r7, #12]
 80121e0:	68db      	ldr	r3, [r3, #12]
 80121e2:	68fa      	ldr	r2, [r7, #12]
 80121e4:	8a52      	ldrh	r2, [r2, #18]
 80121e6:	441a      	add	r2, r3
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	601a      	str	r2, [r3, #0]
                *pRxBufferSize = pDataParams->wTxBufSize - pDataParams->wTxBufLen;
 80121ec:	68fb      	ldr	r3, [r7, #12]
 80121ee:	8a1a      	ldrh	r2, [r3, #16]
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	8a5b      	ldrh	r3, [r3, #18]
 80121f4:	1ad3      	subs	r3, r2, r3
 80121f6:	b29a      	uxth	r2, r3
 80121f8:	6a3b      	ldr	r3, [r7, #32]
 80121fa:	801a      	strh	r2, [r3, #0]
 80121fc:	e00e      	b.n	801221c <phhalHw_Pn5180_GetRxBuffer+0x10a>
            }
            /* Else use RxBuffer */
            else
            {
                *pRxBuffer = &pDataParams->pRxBuffer[pDataParams->wRxBufStartPos];
 80121fe:	68fb      	ldr	r3, [r7, #12]
 8012200:	695b      	ldr	r3, [r3, #20]
 8012202:	68fa      	ldr	r2, [r7, #12]
 8012204:	8bd2      	ldrh	r2, [r2, #30]
 8012206:	441a      	add	r2, r3
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	601a      	str	r2, [r3, #0]
                *pRxBufferSize = pDataParams->wRxBufSize - pDataParams->wRxBufStartPos;
 801220c:	68fb      	ldr	r3, [r7, #12]
 801220e:	8b1a      	ldrh	r2, [r3, #24]
 8012210:	68fb      	ldr	r3, [r7, #12]
 8012212:	8bdb      	ldrh	r3, [r3, #30]
 8012214:	1ad3      	subs	r3, r2, r3
 8012216:	b29a      	uxth	r2, r3
 8012218:	6a3b      	ldr	r3, [r7, #32]
 801221a:	801a      	strh	r2, [r3, #0]
            }
        }
    }

    return PH_ERR_SUCCESS;
 801221c:	2300      	movs	r3, #0
}
 801221e:	4618      	mov	r0, r3
 8012220:	371c      	adds	r7, #28
 8012222:	46bd      	mov	sp, r7
 8012224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012228:	4770      	bx	lr

0801222a <phhalHw_Pn5180_ReadData>:
phStatus_t phhalHw_Pn5180_ReadData(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t ** ppData,
    uint16_t * pBytesRead
    )
{
 801222a:	b580      	push	{r7, lr}
 801222c:	b086      	sub	sp, #24
 801222e:	af00      	add	r7, sp, #0
 8012230:	60f8      	str	r0, [r7, #12]
 8012232:	60b9      	str	r1, [r7, #8]
 8012234:	607a      	str	r2, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp = PH_ERR_SUCCESS;
 8012236:	2300      	movs	r3, #0
 8012238:	82bb      	strh	r3, [r7, #20]

    uint16_t    PH_MEMLOC_REM wNumExpBytes;
    uint32_t    PH_MEMLOC_REM dwValue;

    /* Read the RX_STATUS */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_ReadRegister(
 801223a:	f107 0310 	add.w	r3, r7, #16
 801223e:	461a      	mov	r2, r3
 8012240:	2113      	movs	r1, #19
 8012242:	68f8      	ldr	r0, [r7, #12]
 8012244:	f7fb fb62 	bl	800d90c <phhalHw_Pn5180_ReadRegister>
 8012248:	4603      	mov	r3, r0
 801224a:	82bb      	strh	r3, [r7, #20]
 801224c:	8abb      	ldrh	r3, [r7, #20]
 801224e:	2b00      	cmp	r3, #0
 8012250:	d001      	beq.n	8012256 <phhalHw_Pn5180_ReadData+0x2c>
 8012252:	8abb      	ldrh	r3, [r7, #20]
 8012254:	e02d      	b.n	80122b2 <phhalHw_Pn5180_ReadData+0x88>
        pDataParams,
        RX_STATUS,
        &dwValue));

    if(pDataParams->bRxMultiple == PH_ON)
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801225c:	2b01      	cmp	r3, #1
 801225e:	d10f      	bne.n	8012280 <phhalHw_Pn5180_ReadData+0x56>
    {
        wNumExpBytes = (uint16_t)((dwValue & RX_STATUS_RX_NUM_BYTES_RECEIVED_MASK) |
 8012260:	693b      	ldr	r3, [r7, #16]
 8012262:	b29b      	uxth	r3, r3
 8012264:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012268:	b29a      	uxth	r2, r3
            (((dwValue & RX_STATUS_RX_NUM_FRAMES_RECEIVED_MASK) >>
 801226a:	693b      	ldr	r3, [r7, #16]
 801226c:	0a5b      	lsrs	r3, r3, #9
        wNumExpBytes = (uint16_t)((dwValue & RX_STATUS_RX_NUM_BYTES_RECEIVED_MASK) |
 801226e:	b29b      	uxth	r3, r3
 8012270:	f003 030f 	and.w	r3, r3, #15
 8012274:	b29b      	uxth	r3, r3
 8012276:	015b      	lsls	r3, r3, #5
 8012278:	b29b      	uxth	r3, r3
 801227a:	4313      	orrs	r3, r2
 801227c:	82fb      	strh	r3, [r7, #22]
 801227e:	e004      	b.n	801228a <phhalHw_Pn5180_ReadData+0x60>
            RX_STATUS_RX_NUM_FRAMES_RECEIVED_POS) * 32U));
    }
    else
    {
        wNumExpBytes = (uint16_t)(dwValue & RX_STATUS_RX_NUM_BYTES_RECEIVED_MASK);
 8012280:	693b      	ldr	r3, [r7, #16]
 8012282:	b29b      	uxth	r3, r3
 8012284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012288:	82fb      	strh	r3, [r7, #22]
    }

    if(wNumExpBytes != 0U)
 801228a:	8afb      	ldrh	r3, [r7, #22]
 801228c:	2b00      	cmp	r3, #0
 801228e:	d00c      	beq.n	80122aa <phhalHw_Pn5180_ReadData+0x80>
    {
        /* Prepare the command for reading the RX FIFO of the Pn5180 */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_RetrieveRxData(
 8012290:	8afb      	ldrh	r3, [r7, #22]
 8012292:	461a      	mov	r2, r3
 8012294:	68b9      	ldr	r1, [r7, #8]
 8012296:	68f8      	ldr	r0, [r7, #12]
 8012298:	f7ff fb52 	bl	8011940 <phhalHw_Pn5180_Instr_RetrieveRxData>
 801229c:	4603      	mov	r3, r0
 801229e:	82bb      	strh	r3, [r7, #20]
 80122a0:	8abb      	ldrh	r3, [r7, #20]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d001      	beq.n	80122aa <phhalHw_Pn5180_ReadData+0x80>
 80122a6:	8abb      	ldrh	r3, [r7, #20]
 80122a8:	e003      	b.n	80122b2 <phhalHw_Pn5180_ReadData+0x88>
            ppData,
            wNumExpBytes));
    }

    /* Update the actual number of bytes received */
    *pBytesRead = wNumExpBytes;
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	8afa      	ldrh	r2, [r7, #22]
 80122ae:	801a      	strh	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 80122b0:	2300      	movs	r3, #0
}
 80122b2:	4618      	mov	r0, r3
 80122b4:	3718      	adds	r7, #24
 80122b6:	46bd      	mov	sp, r7
 80122b8:	bd80      	pop	{r7, pc}

080122ba <phhalHw_Pn5180_TimerStart>:
    uint32_t dwStartCond,
    uint32_t dwStopCond,
    uint32_t wPrescaler,
    uint32_t dwLoadValue
    )
{
 80122ba:	b580      	push	{r7, lr}
 80122bc:	b08e      	sub	sp, #56	@ 0x38
 80122be:	af00      	add	r7, sp, #0
 80122c0:	60f8      	str	r0, [r7, #12]
 80122c2:	607a      	str	r2, [r7, #4]
 80122c4:	603b      	str	r3, [r7, #0]
 80122c6:	460b      	mov	r3, r1
 80122c8:	72fb      	strb	r3, [r7, #11]
    uint8_t     PH_MEMLOC_BUF wRegTypeValueSets[18];
    uint16_t    PH_MEMLOC_REM wSizeOfRegTypeValueSets;

    /* Populate the timer configure and reload registers */

    switch(bTimer)
 80122ca:	7afb      	ldrb	r3, [r7, #11]
 80122cc:	2b10      	cmp	r3, #16
 80122ce:	d018      	beq.n	8012302 <phhalHw_Pn5180_TimerStart+0x48>
 80122d0:	2b10      	cmp	r3, #16
 80122d2:	dc1f      	bgt.n	8012314 <phhalHw_Pn5180_TimerStart+0x5a>
 80122d4:	2b0e      	cmp	r3, #14
 80122d6:	d002      	beq.n	80122de <phhalHw_Pn5180_TimerStart+0x24>
 80122d8:	2b0f      	cmp	r3, #15
 80122da:	d009      	beq.n	80122f0 <phhalHw_Pn5180_TimerStart+0x36>
 80122dc:	e01a      	b.n	8012314 <phhalHw_Pn5180_TimerStart+0x5a>
    {
    case TIMER0_CONFIG:
        bTmrConfigReg = TIMER0_CONFIG;
 80122de:	230e      	movs	r3, #14
 80122e0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        bTmrRelaodReg = TIMER0_RELOAD;
 80122e4:	230b      	movs	r3, #11
 80122e6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        dwEnableMask = TIMER0_CONFIG_T0_ENABLE_MASK;
 80122ea:	2301      	movs	r3, #1
 80122ec:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 80122ee:	e014      	b.n	801231a <phhalHw_Pn5180_TimerStart+0x60>

    case TIMER1_CONFIG:
        bTmrConfigReg = TIMER1_CONFIG;
 80122f0:	230f      	movs	r3, #15
 80122f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        bTmrRelaodReg = TIMER1_RELOAD;
 80122f6:	230c      	movs	r3, #12
 80122f8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        dwEnableMask = TIMER1_CONFIG_T1_ENABLE_MASK;
 80122fc:	2301      	movs	r3, #1
 80122fe:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 8012300:	e00b      	b.n	801231a <phhalHw_Pn5180_TimerStart+0x60>

    case TIMER2_CONFIG:
        bTmrConfigReg = TIMER2_CONFIG;
 8012302:	2310      	movs	r3, #16
 8012304:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        bTmrRelaodReg = TIMER2_RELOAD;
 8012308:	230d      	movs	r3, #13
 801230a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        dwEnableMask = TIMER2_CONFIG_T2_ENABLE_MASK;
 801230e:	2301      	movs	r3, #1
 8012310:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 8012312:	e002      	b.n	801231a <phhalHw_Pn5180_TimerStart+0x60>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012314:	f240 2321 	movw	r3, #545	@ 0x221
 8012318:	e0bd      	b.n	8012496 <phhalHw_Pn5180_TimerStart+0x1dc>
    }

    /*write 0 to stop timer*/
    wSizeOfRegTypeValueSets = 0U;
 801231a:	2300      	movs	r3, #0
 801231c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = bTmrConfigReg;
 801231e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012320:	1c5a      	adds	r2, r3, #1
 8012322:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8012324:	3338      	adds	r3, #56	@ 0x38
 8012326:	443b      	add	r3, r7
 8012328:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 801232c:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE;
 8012330:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012332:	1c5a      	adds	r2, r3, #1
 8012334:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8012336:	3338      	adds	r3, #56	@ 0x38
 8012338:	443b      	add	r3, r7
 801233a:	2201      	movs	r2, #1
 801233c:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 8012340:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012342:	1c5a      	adds	r2, r3, #1
 8012344:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8012346:	3338      	adds	r3, #56	@ 0x38
 8012348:	443b      	add	r3, r7
 801234a:	2200      	movs	r2, #0
 801234c:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 8012350:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012352:	1c5a      	adds	r2, r3, #1
 8012354:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8012356:	3338      	adds	r3, #56	@ 0x38
 8012358:	443b      	add	r3, r7
 801235a:	2200      	movs	r2, #0
 801235c:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 8012360:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012362:	1c5a      	adds	r2, r3, #1
 8012364:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8012366:	3338      	adds	r3, #56	@ 0x38
 8012368:	443b      	add	r3, r7
 801236a:	2200      	movs	r2, #0
 801236c:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 8012370:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012372:	1c5a      	adds	r2, r3, #1
 8012374:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8012376:	3338      	adds	r3, #56	@ 0x38
 8012378:	443b      	add	r3, r7
 801237a:	2200      	movs	r2, #0
 801237c:	f803 2c24 	strb.w	r2, [r3, #-36]

    /*load the timer  reload value*/
    dwTemp = (dwLoadValue & TMR_RELOAD_VALUE_MASK);
 8012380:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012382:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012386:	62bb      	str	r3, [r7, #40]	@ 0x28
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = bTmrRelaodReg;
 8012388:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801238a:	1c5a      	adds	r2, r3, #1
 801238c:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 801238e:	3338      	adds	r3, #56	@ 0x38
 8012390:	443b      	add	r3, r7
 8012392:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8012396:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE;
 801239a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801239c:	1c5a      	adds	r2, r3, #1
 801239e:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 80123a0:	3338      	adds	r3, #56	@ 0x38
 80123a2:	443b      	add	r3, r7
 80123a4:	2201      	movs	r2, #1
 80123a6:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 80123aa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80123ac:	1c5a      	adds	r2, r3, #1
 80123ae:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 80123b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80123b2:	b2d2      	uxtb	r2, r2
 80123b4:	3338      	adds	r3, #56	@ 0x38
 80123b6:	443b      	add	r3, r7
 80123b8:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 80123bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123be:	0a1a      	lsrs	r2, r3, #8
 80123c0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80123c2:	1c59      	adds	r1, r3, #1
 80123c4:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 80123c6:	b2d2      	uxtb	r2, r2
 80123c8:	3338      	adds	r3, #56	@ 0x38
 80123ca:	443b      	add	r3, r7
 80123cc:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 80123d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123d2:	0c1a      	lsrs	r2, r3, #16
 80123d4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80123d6:	1c59      	adds	r1, r3, #1
 80123d8:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 80123da:	b2d2      	uxtb	r2, r2
 80123dc:	3338      	adds	r3, #56	@ 0x38
 80123de:	443b      	add	r3, r7
 80123e0:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 80123e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123e6:	0e1a      	lsrs	r2, r3, #24
 80123e8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80123ea:	1c59      	adds	r1, r3, #1
 80123ec:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 80123ee:	b2d2      	uxtb	r2, r2
 80123f0:	3338      	adds	r3, #56	@ 0x38
 80123f2:	443b      	add	r3, r7
 80123f4:	f803 2c24 	strb.w	r2, [r3, #-36]

    /* Timer MODE_SEL is defined by ePrescaler, 0x01U enables the timer */
    dwTemp = (dwStartCond | dwStopCond | wPrescaler | dwEnableMask );
 80123f8:	687a      	ldr	r2, [r7, #4]
 80123fa:	683b      	ldr	r3, [r7, #0]
 80123fc:	431a      	orrs	r2, r3
 80123fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012400:	4313      	orrs	r3, r2
 8012402:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012404:	4313      	orrs	r3, r2
 8012406:	62bb      	str	r3, [r7, #40]	@ 0x28
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = bTmrConfigReg;
 8012408:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801240a:	1c5a      	adds	r2, r3, #1
 801240c:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 801240e:	3338      	adds	r3, #56	@ 0x38
 8012410:	443b      	add	r3, r7
 8012412:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8012416:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE;
 801241a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801241c:	1c5a      	adds	r2, r3, #1
 801241e:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8012420:	3338      	adds	r3, #56	@ 0x38
 8012422:	443b      	add	r3, r7
 8012424:	2201      	movs	r2, #1
 8012426:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 801242a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801242c:	1c5a      	adds	r2, r3, #1
 801242e:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8012430:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012432:	b2d2      	uxtb	r2, r2
 8012434:	3338      	adds	r3, #56	@ 0x38
 8012436:	443b      	add	r3, r7
 8012438:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 801243c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801243e:	0a1a      	lsrs	r2, r3, #8
 8012440:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012442:	1c59      	adds	r1, r3, #1
 8012444:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 8012446:	b2d2      	uxtb	r2, r2
 8012448:	3338      	adds	r3, #56	@ 0x38
 801244a:	443b      	add	r3, r7
 801244c:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 8012450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012452:	0c1a      	lsrs	r2, r3, #16
 8012454:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012456:	1c59      	adds	r1, r3, #1
 8012458:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 801245a:	b2d2      	uxtb	r2, r2
 801245c:	3338      	adds	r3, #56	@ 0x38
 801245e:	443b      	add	r3, r7
 8012460:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 8012464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012466:	0e1a      	lsrs	r2, r3, #24
 8012468:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801246a:	1c59      	adds	r1, r3, #1
 801246c:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 801246e:	b2d2      	uxtb	r2, r2
 8012470:	3338      	adds	r3, #56	@ 0x38
 8012472:	443b      	add	r3, r7
 8012474:	f803 2c24 	strb.w	r2, [r3, #-36]

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple( pDataParams, wRegTypeValueSets, wSizeOfRegTypeValueSets));
 8012478:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801247a:	f107 0314 	add.w	r3, r7, #20
 801247e:	4619      	mov	r1, r3
 8012480:	68f8      	ldr	r0, [r7, #12]
 8012482:	f7fe ff9b 	bl	80113bc <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 8012486:	4603      	mov	r3, r0
 8012488:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801248a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801248c:	2b00      	cmp	r3, #0
 801248e:	d001      	beq.n	8012494 <phhalHw_Pn5180_TimerStart+0x1da>
 8012490:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012492:	e000      	b.n	8012496 <phhalHw_Pn5180_TimerStart+0x1dc>

    return PH_ERR_SUCCESS;
 8012494:	2300      	movs	r3, #0
}
 8012496:	4618      	mov	r0, r3
 8012498:	3738      	adds	r7, #56	@ 0x38
 801249a:	46bd      	mov	sp, r7
 801249c:	bd80      	pop	{r7, pc}
	...

080124a0 <phhalHw_Pn5180_SetConfig_Int>:
phStatus_t phhalHw_Pn5180_SetConfig_Int(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wConfig,
    uint16_t wValue
    )
{
 80124a0:	b580      	push	{r7, lr}
 80124a2:	b088      	sub	sp, #32
 80124a4:	af00      	add	r7, sp, #0
 80124a6:	6078      	str	r0, [r7, #4]
 80124a8:	460b      	mov	r3, r1
 80124aa:	807b      	strh	r3, [r7, #2]
 80124ac:	4613      	mov	r3, r2
 80124ae:	803b      	strh	r3, [r7, #0]
    uint32_t    PH_MEMLOC_REM dwValue;
    uint8_t     PH_MEMLOC_BUF wRegTypeValueSets[12];
    uint16_t    PH_MEMLOC_REM wSizeOfRegTypeValueSets;
    uint32_t    PH_MEMLOC_REM dwTemp;

    switch(wConfig)
 80124b0:	887b      	ldrh	r3, [r7, #2]
 80124b2:	2b0c      	cmp	r3, #12
 80124b4:	f200 81ad 	bhi.w	8012812 <phhalHw_Pn5180_SetConfig_Int+0x372>
 80124b8:	a201      	add	r2, pc, #4	@ (adr r2, 80124c0 <phhalHw_Pn5180_SetConfig_Int+0x20>)
 80124ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124be:	bf00      	nop
 80124c0:	080124f5 	.word	0x080124f5
 80124c4:	0801256f 	.word	0x0801256f
 80124c8:	080126af 	.word	0x080126af
 80124cc:	08012813 	.word	0x08012813
 80124d0:	08012813 	.word	0x08012813
 80124d4:	08012813 	.word	0x08012813
 80124d8:	08012813 	.word	0x08012813
 80124dc:	08012813 	.word	0x08012813
 80124e0:	08012813 	.word	0x08012813
 80124e4:	08012813 	.word	0x08012813
 80124e8:	08012813 	.word	0x08012813
 80124ec:	08012813 	.word	0x08012813
 80124f0:	080127ed 	.word	0x080127ed
    {
    case PHHAL_HW_CONFIG_PARITY:

        /* Tx-Parity,  Rx-Parity is OFF */
        if (wValue == PH_OFF)
 80124f4:	883b      	ldrh	r3, [r7, #0]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d11e      	bne.n	8012538 <phhalHw_Pn5180_SetConfig_Int+0x98>
        {
            dwValue = (uint32_t)~(uint32_t)TX_CONFIG_TX_PARITY_ENABLE_MASK;
 80124fa:	f46f 6300 	mvn.w	r3, #2048	@ 0x800
 80124fe:	617b      	str	r3, [r7, #20]
            /* Perform write */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, TX_CONFIG, dwValue));
 8012500:	697a      	ldr	r2, [r7, #20]
 8012502:	2118      	movs	r1, #24
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f7fe fee3 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 801250a:	4603      	mov	r3, r0
 801250c:	837b      	strh	r3, [r7, #26]
 801250e:	8b7b      	ldrh	r3, [r7, #26]
 8012510:	2b00      	cmp	r3, #0
 8012512:	d001      	beq.n	8012518 <phhalHw_Pn5180_SetConfig_Int+0x78>
 8012514:	8b7b      	ldrh	r3, [r7, #26]
 8012516:	e187      	b.n	8012828 <phhalHw_Pn5180_SetConfig_Int+0x388>

            dwValue = (uint32_t)~(uint32_t)CRC_RX_CONFIG_RX_PARITY_ENABLE_MASK;
 8012518:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 801251c:	617b      	str	r3, [r7, #20]
            /* Perform write */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, CRC_RX_CONFIG, dwValue));
 801251e:	697a      	ldr	r2, [r7, #20]
 8012520:	2112      	movs	r1, #18
 8012522:	6878      	ldr	r0, [r7, #4]
 8012524:	f7fe fed4 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8012528:	4603      	mov	r3, r0
 801252a:	837b      	strh	r3, [r7, #26]
 801252c:	8b7b      	ldrh	r3, [r7, #26]
 801252e:	2b00      	cmp	r3, #0
 8012530:	f000 8172 	beq.w	8012818 <phhalHw_Pn5180_SetConfig_Int+0x378>
 8012534:	8b7b      	ldrh	r3, [r7, #26]
 8012536:	e177      	b.n	8012828 <phhalHw_Pn5180_SetConfig_Int+0x388>
        }
        else
        {
            /* Turn ON Tx-Parity */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, TX_CONFIG, TX_CONFIG_TX_PARITY_ENABLE_MASK));
 8012538:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801253c:	2118      	movs	r1, #24
 801253e:	6878      	ldr	r0, [r7, #4]
 8012540:	f7fe fe50 	bl	80111e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 8012544:	4603      	mov	r3, r0
 8012546:	837b      	strh	r3, [r7, #26]
 8012548:	8b7b      	ldrh	r3, [r7, #26]
 801254a:	2b00      	cmp	r3, #0
 801254c:	d001      	beq.n	8012552 <phhalHw_Pn5180_SetConfig_Int+0xb2>
 801254e:	8b7b      	ldrh	r3, [r7, #26]
 8012550:	e16a      	b.n	8012828 <phhalHw_Pn5180_SetConfig_Int+0x388>

            /* Turn ON Rx-Parity */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, CRC_RX_CONFIG, CRC_RX_CONFIG_RX_PARITY_ENABLE_MASK));
 8012552:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012556:	2112      	movs	r1, #18
 8012558:	6878      	ldr	r0, [r7, #4]
 801255a:	f7fe fe43 	bl	80111e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 801255e:	4603      	mov	r3, r0
 8012560:	837b      	strh	r3, [r7, #26]
 8012562:	8b7b      	ldrh	r3, [r7, #26]
 8012564:	2b00      	cmp	r3, #0
 8012566:	f000 8157 	beq.w	8012818 <phhalHw_Pn5180_SetConfig_Int+0x378>
 801256a:	8b7b      	ldrh	r3, [r7, #26]
 801256c:	e15c      	b.n	8012828 <phhalHw_Pn5180_SetConfig_Int+0x388>

        break;

    case PHHAL_HW_CONFIG_TXCRC:

        if (wValue == PH_OFF)
 801256e:	883b      	ldrh	r3, [r7, #0]
 8012570:	2b00      	cmp	r3, #0
 8012572:	d10f      	bne.n	8012594 <phhalHw_Pn5180_SetConfig_Int+0xf4>
        {
            /* CRC calculator, your services are not required */
            dwValue = (uint32_t)~(uint32_t)CRC_TX_CONFIG_TX_CRC_ENABLE_MASK;
 8012574:	f06f 0301 	mvn.w	r3, #1
 8012578:	617b      	str	r3, [r7, #20]

            /* Perform write */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, CRC_TX_CONFIG, dwValue));
 801257a:	697a      	ldr	r2, [r7, #20]
 801257c:	2119      	movs	r1, #25
 801257e:	6878      	ldr	r0, [r7, #4]
 8012580:	f7fe fea6 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8012584:	4603      	mov	r3, r0
 8012586:	837b      	strh	r3, [r7, #26]
 8012588:	8b7b      	ldrh	r3, [r7, #26]
 801258a:	2b00      	cmp	r3, #0
 801258c:	f000 8146 	beq.w	801281c <phhalHw_Pn5180_SetConfig_Int+0x37c>
 8012590:	8b7b      	ldrh	r3, [r7, #26]
 8012592:	e149      	b.n	8012828 <phhalHw_Pn5180_SetConfig_Int+0x388>
        }
        else
        {

            wSizeOfRegTypeValueSets = 0U;
 8012594:	2300      	movs	r3, #0
 8012596:	833b      	strh	r3, [r7, #24]

            /*Clear the Bits*/
            dwTemp = (uint32_t) ~( CRC_TX_CONFIG_TX_CRC_TYPE_MASK);
 8012598:	f06f 0304 	mvn.w	r3, #4
 801259c:	61fb      	str	r3, [r7, #28]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_TX_CONFIG;
 801259e:	8b3b      	ldrh	r3, [r7, #24]
 80125a0:	1c5a      	adds	r2, r3, #1
 80125a2:	833a      	strh	r2, [r7, #24]
 80125a4:	3320      	adds	r3, #32
 80125a6:	443b      	add	r3, r7
 80125a8:	2219      	movs	r2, #25
 80125aa:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 80125ae:	8b3b      	ldrh	r3, [r7, #24]
 80125b0:	1c5a      	adds	r2, r3, #1
 80125b2:	833a      	strh	r2, [r7, #24]
 80125b4:	3320      	adds	r3, #32
 80125b6:	443b      	add	r3, r7
 80125b8:	2203      	movs	r2, #3
 80125ba:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 80125be:	8b3b      	ldrh	r3, [r7, #24]
 80125c0:	1c5a      	adds	r2, r3, #1
 80125c2:	833a      	strh	r2, [r7, #24]
 80125c4:	69fa      	ldr	r2, [r7, #28]
 80125c6:	b2d2      	uxtb	r2, r2
 80125c8:	3320      	adds	r3, #32
 80125ca:	443b      	add	r3, r7
 80125cc:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 80125d0:	69fb      	ldr	r3, [r7, #28]
 80125d2:	0a1a      	lsrs	r2, r3, #8
 80125d4:	8b3b      	ldrh	r3, [r7, #24]
 80125d6:	1c59      	adds	r1, r3, #1
 80125d8:	8339      	strh	r1, [r7, #24]
 80125da:	b2d2      	uxtb	r2, r2
 80125dc:	3320      	adds	r3, #32
 80125de:	443b      	add	r3, r7
 80125e0:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 80125e4:	69fb      	ldr	r3, [r7, #28]
 80125e6:	0c1a      	lsrs	r2, r3, #16
 80125e8:	8b3b      	ldrh	r3, [r7, #24]
 80125ea:	1c59      	adds	r1, r3, #1
 80125ec:	8339      	strh	r1, [r7, #24]
 80125ee:	b2d2      	uxtb	r2, r2
 80125f0:	3320      	adds	r3, #32
 80125f2:	443b      	add	r3, r7
 80125f4:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 80125f8:	69fb      	ldr	r3, [r7, #28]
 80125fa:	0e1a      	lsrs	r2, r3, #24
 80125fc:	8b3b      	ldrh	r3, [r7, #24]
 80125fe:	1c59      	adds	r1, r3, #1
 8012600:	8339      	strh	r1, [r7, #24]
 8012602:	b2d2      	uxtb	r2, r2
 8012604:	3320      	adds	r3, #32
 8012606:	443b      	add	r3, r7
 8012608:	f803 2c18 	strb.w	r2, [r3, #-24]

            /*Set the new value  */
            dwTemp = (uint32_t)(CRC_TX_CONFIG_TX_CRC_ENABLE_MASK);
 801260c:	2301      	movs	r3, #1
 801260e:	61fb      	str	r3, [r7, #28]
            /* If the card type is other than I18000p3m3, operate the CRC in 16-bit mode */
            if (pDataParams->bCardType == PHHAL_HW_CARDTYPE_I18000P3M3)
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012616:	2b06      	cmp	r3, #6
 8012618:	d103      	bne.n	8012622 <phhalHw_Pn5180_SetConfig_Int+0x182>
            {
                /* Just set the bit for 5-bit mode operation */
                dwTemp |= (uint32_t)CRC_TX_CONFIG_TX_CRC_TYPE_MASK;
 801261a:	69fb      	ldr	r3, [r7, #28]
 801261c:	f043 0304 	orr.w	r3, r3, #4
 8012620:	61fb      	str	r3, [r7, #28]
            }

            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_TX_CONFIG;
 8012622:	8b3b      	ldrh	r3, [r7, #24]
 8012624:	1c5a      	adds	r2, r3, #1
 8012626:	833a      	strh	r2, [r7, #24]
 8012628:	3320      	adds	r3, #32
 801262a:	443b      	add	r3, r7
 801262c:	2219      	movs	r2, #25
 801262e:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 8012632:	8b3b      	ldrh	r3, [r7, #24]
 8012634:	1c5a      	adds	r2, r3, #1
 8012636:	833a      	strh	r2, [r7, #24]
 8012638:	3320      	adds	r3, #32
 801263a:	443b      	add	r3, r7
 801263c:	2202      	movs	r2, #2
 801263e:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8012642:	8b3b      	ldrh	r3, [r7, #24]
 8012644:	1c5a      	adds	r2, r3, #1
 8012646:	833a      	strh	r2, [r7, #24]
 8012648:	69fa      	ldr	r2, [r7, #28]
 801264a:	b2d2      	uxtb	r2, r2
 801264c:	3320      	adds	r3, #32
 801264e:	443b      	add	r3, r7
 8012650:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 8012654:	69fb      	ldr	r3, [r7, #28]
 8012656:	0a1a      	lsrs	r2, r3, #8
 8012658:	8b3b      	ldrh	r3, [r7, #24]
 801265a:	1c59      	adds	r1, r3, #1
 801265c:	8339      	strh	r1, [r7, #24]
 801265e:	b2d2      	uxtb	r2, r2
 8012660:	3320      	adds	r3, #32
 8012662:	443b      	add	r3, r7
 8012664:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 8012668:	69fb      	ldr	r3, [r7, #28]
 801266a:	0c1a      	lsrs	r2, r3, #16
 801266c:	8b3b      	ldrh	r3, [r7, #24]
 801266e:	1c59      	adds	r1, r3, #1
 8012670:	8339      	strh	r1, [r7, #24]
 8012672:	b2d2      	uxtb	r2, r2
 8012674:	3320      	adds	r3, #32
 8012676:	443b      	add	r3, r7
 8012678:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 801267c:	69fb      	ldr	r3, [r7, #28]
 801267e:	0e1a      	lsrs	r2, r3, #24
 8012680:	8b3b      	ldrh	r3, [r7, #24]
 8012682:	1c59      	adds	r1, r3, #1
 8012684:	8339      	strh	r1, [r7, #24]
 8012686:	b2d2      	uxtb	r2, r2
 8012688:	3320      	adds	r3, #32
 801268a:	443b      	add	r3, r7
 801268c:	f803 2c18 	strb.w	r2, [r3, #-24]

            /*Send the array to the IC*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 8012690:	8b3a      	ldrh	r2, [r7, #24]
 8012692:	f107 0308 	add.w	r3, r7, #8
 8012696:	4619      	mov	r1, r3
 8012698:	6878      	ldr	r0, [r7, #4]
 801269a:	f7fe fe8f 	bl	80113bc <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 801269e:	4603      	mov	r3, r0
 80126a0:	837b      	strh	r3, [r7, #26]
 80126a2:	8b7b      	ldrh	r3, [r7, #26]
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	f000 80b9 	beq.w	801281c <phhalHw_Pn5180_SetConfig_Int+0x37c>
 80126aa:	8b7b      	ldrh	r3, [r7, #26]
 80126ac:	e0bc      	b.n	8012828 <phhalHw_Pn5180_SetConfig_Int+0x388>
        }
        break;

    case PHHAL_HW_CONFIG_RXCRC:

        if (wValue == PH_OFF)
 80126ae:	883b      	ldrh	r3, [r7, #0]
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d10f      	bne.n	80126d4 <phhalHw_Pn5180_SetConfig_Int+0x234>
        {
            /* CRC calculator, your services are not required */
            dwValue = (uint32_t)~(uint32_t)CRC_RX_CONFIG_RX_CRC_ENABLE_MASK;
 80126b4:	f06f 0301 	mvn.w	r3, #1
 80126b8:	617b      	str	r3, [r7, #20]

            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, CRC_RX_CONFIG, dwValue));
 80126ba:	697a      	ldr	r2, [r7, #20]
 80126bc:	2112      	movs	r1, #18
 80126be:	6878      	ldr	r0, [r7, #4]
 80126c0:	f7fe fe06 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 80126c4:	4603      	mov	r3, r0
 80126c6:	837b      	strh	r3, [r7, #26]
 80126c8:	8b7b      	ldrh	r3, [r7, #26]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	f000 80a8 	beq.w	8012820 <phhalHw_Pn5180_SetConfig_Int+0x380>
 80126d0:	8b7b      	ldrh	r3, [r7, #26]
 80126d2:	e0a9      	b.n	8012828 <phhalHw_Pn5180_SetConfig_Int+0x388>
        }
        else
        {

            wSizeOfRegTypeValueSets = 0U;
 80126d4:	2300      	movs	r3, #0
 80126d6:	833b      	strh	r3, [r7, #24]

            /*Clear the Bits */
            dwTemp = (uint32_t) ~( CRC_RX_CONFIG_RX_CRC_TYPE_MASK);
 80126d8:	f06f 0304 	mvn.w	r3, #4
 80126dc:	61fb      	str	r3, [r7, #28]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_RX_CONFIG;
 80126de:	8b3b      	ldrh	r3, [r7, #24]
 80126e0:	1c5a      	adds	r2, r3, #1
 80126e2:	833a      	strh	r2, [r7, #24]
 80126e4:	3320      	adds	r3, #32
 80126e6:	443b      	add	r3, r7
 80126e8:	2212      	movs	r2, #18
 80126ea:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 80126ee:	8b3b      	ldrh	r3, [r7, #24]
 80126f0:	1c5a      	adds	r2, r3, #1
 80126f2:	833a      	strh	r2, [r7, #24]
 80126f4:	3320      	adds	r3, #32
 80126f6:	443b      	add	r3, r7
 80126f8:	2203      	movs	r2, #3
 80126fa:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 80126fe:	8b3b      	ldrh	r3, [r7, #24]
 8012700:	1c5a      	adds	r2, r3, #1
 8012702:	833a      	strh	r2, [r7, #24]
 8012704:	69fa      	ldr	r2, [r7, #28]
 8012706:	b2d2      	uxtb	r2, r2
 8012708:	3320      	adds	r3, #32
 801270a:	443b      	add	r3, r7
 801270c:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 8012710:	69fb      	ldr	r3, [r7, #28]
 8012712:	0a1a      	lsrs	r2, r3, #8
 8012714:	8b3b      	ldrh	r3, [r7, #24]
 8012716:	1c59      	adds	r1, r3, #1
 8012718:	8339      	strh	r1, [r7, #24]
 801271a:	b2d2      	uxtb	r2, r2
 801271c:	3320      	adds	r3, #32
 801271e:	443b      	add	r3, r7
 8012720:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 8012724:	69fb      	ldr	r3, [r7, #28]
 8012726:	0c1a      	lsrs	r2, r3, #16
 8012728:	8b3b      	ldrh	r3, [r7, #24]
 801272a:	1c59      	adds	r1, r3, #1
 801272c:	8339      	strh	r1, [r7, #24]
 801272e:	b2d2      	uxtb	r2, r2
 8012730:	3320      	adds	r3, #32
 8012732:	443b      	add	r3, r7
 8012734:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 8012738:	69fb      	ldr	r3, [r7, #28]
 801273a:	0e1a      	lsrs	r2, r3, #24
 801273c:	8b3b      	ldrh	r3, [r7, #24]
 801273e:	1c59      	adds	r1, r3, #1
 8012740:	8339      	strh	r1, [r7, #24]
 8012742:	b2d2      	uxtb	r2, r2
 8012744:	3320      	adds	r3, #32
 8012746:	443b      	add	r3, r7
 8012748:	f803 2c18 	strb.w	r2, [r3, #-24]

            /*Set the new value  */
            dwTemp = (uint32_t)CRC_RX_CONFIG_RX_CRC_ENABLE_MASK;
 801274c:	2301      	movs	r3, #1
 801274e:	61fb      	str	r3, [r7, #28]
            /* If the card type is other than I18000p3m3, operate the CRC in 16-bit mode */
            if (pDataParams->bCardType == PHHAL_HW_CARDTYPE_I18000P3M3)
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012756:	2b06      	cmp	r3, #6
 8012758:	d103      	bne.n	8012762 <phhalHw_Pn5180_SetConfig_Int+0x2c2>
            {
                /* Just set the bit for 5-bit mode operation */
                dwTemp |= (uint32_t)CRC_RX_CONFIG_RX_CRC_TYPE_MASK;
 801275a:	69fb      	ldr	r3, [r7, #28]
 801275c:	f043 0304 	orr.w	r3, r3, #4
 8012760:	61fb      	str	r3, [r7, #28]
            }

            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_RX_CONFIG;
 8012762:	8b3b      	ldrh	r3, [r7, #24]
 8012764:	1c5a      	adds	r2, r3, #1
 8012766:	833a      	strh	r2, [r7, #24]
 8012768:	3320      	adds	r3, #32
 801276a:	443b      	add	r3, r7
 801276c:	2212      	movs	r2, #18
 801276e:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 8012772:	8b3b      	ldrh	r3, [r7, #24]
 8012774:	1c5a      	adds	r2, r3, #1
 8012776:	833a      	strh	r2, [r7, #24]
 8012778:	3320      	adds	r3, #32
 801277a:	443b      	add	r3, r7
 801277c:	2202      	movs	r2, #2
 801277e:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8012782:	8b3b      	ldrh	r3, [r7, #24]
 8012784:	1c5a      	adds	r2, r3, #1
 8012786:	833a      	strh	r2, [r7, #24]
 8012788:	69fa      	ldr	r2, [r7, #28]
 801278a:	b2d2      	uxtb	r2, r2
 801278c:	3320      	adds	r3, #32
 801278e:	443b      	add	r3, r7
 8012790:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 8012794:	69fb      	ldr	r3, [r7, #28]
 8012796:	0a1a      	lsrs	r2, r3, #8
 8012798:	8b3b      	ldrh	r3, [r7, #24]
 801279a:	1c59      	adds	r1, r3, #1
 801279c:	8339      	strh	r1, [r7, #24]
 801279e:	b2d2      	uxtb	r2, r2
 80127a0:	3320      	adds	r3, #32
 80127a2:	443b      	add	r3, r7
 80127a4:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 80127a8:	69fb      	ldr	r3, [r7, #28]
 80127aa:	0c1a      	lsrs	r2, r3, #16
 80127ac:	8b3b      	ldrh	r3, [r7, #24]
 80127ae:	1c59      	adds	r1, r3, #1
 80127b0:	8339      	strh	r1, [r7, #24]
 80127b2:	b2d2      	uxtb	r2, r2
 80127b4:	3320      	adds	r3, #32
 80127b6:	443b      	add	r3, r7
 80127b8:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 80127bc:	69fb      	ldr	r3, [r7, #28]
 80127be:	0e1a      	lsrs	r2, r3, #24
 80127c0:	8b3b      	ldrh	r3, [r7, #24]
 80127c2:	1c59      	adds	r1, r3, #1
 80127c4:	8339      	strh	r1, [r7, #24]
 80127c6:	b2d2      	uxtb	r2, r2
 80127c8:	3320      	adds	r3, #32
 80127ca:	443b      	add	r3, r7
 80127cc:	f803 2c18 	strb.w	r2, [r3, #-24]

            /*Send the array to the IC*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 80127d0:	8b3a      	ldrh	r2, [r7, #24]
 80127d2:	f107 0308 	add.w	r3, r7, #8
 80127d6:	4619      	mov	r1, r3
 80127d8:	6878      	ldr	r0, [r7, #4]
 80127da:	f7fe fdef 	bl	80113bc <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 80127de:	4603      	mov	r3, r0
 80127e0:	837b      	strh	r3, [r7, #26]
 80127e2:	8b7b      	ldrh	r3, [r7, #26]
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d01b      	beq.n	8012820 <phhalHw_Pn5180_SetConfig_Int+0x380>
 80127e8:	8b7b      	ldrh	r3, [r7, #26]
 80127ea:	e01d      	b.n	8012828 <phhalHw_Pn5180_SetConfig_Int+0x388>
        break;

    case PHHAL_HW_CONFIG_ASK100:

        /* switch off 100% ASK */
        if (wValue == PH_OFF)
 80127ec:	883b      	ldrh	r3, [r7, #0]
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d102      	bne.n	80127f8 <phhalHw_Pn5180_SetConfig_Int+0x358>
        {
            /* ASK 10  is not supported for all the combinations*/;
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 80127f2:	f240 2323 	movw	r3, #547	@ 0x223
 80127f6:	e017      	b.n	8012828 <phhalHw_Pn5180_SetConfig_Int+0x388>
        }
        /* switch on 100% ASK */
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, ANA_RF_CONTROL_TX, ~(uint32_t)ANA_RF_CONTROL_TX_TX_RESIDUAL_CARRIER_MASK));
 80127f8:	f46f 3278 	mvn.w	r2, #253952	@ 0x3e000
 80127fc:	2120      	movs	r1, #32
 80127fe:	6878      	ldr	r0, [r7, #4]
 8012800:	f7fe fd66 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8012804:	4603      	mov	r3, r0
 8012806:	837b      	strh	r3, [r7, #26]
 8012808:	8b7b      	ldrh	r3, [r7, #26]
 801280a:	2b00      	cmp	r3, #0
 801280c:	d00a      	beq.n	8012824 <phhalHw_Pn5180_SetConfig_Int+0x384>
 801280e:	8b7b      	ldrh	r3, [r7, #26]
 8012810:	e00a      	b.n	8012828 <phhalHw_Pn5180_SetConfig_Int+0x388>
        }

        break;

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8012812:	f240 237f 	movw	r3, #639	@ 0x27f
 8012816:	e007      	b.n	8012828 <phhalHw_Pn5180_SetConfig_Int+0x388>
        break;
 8012818:	bf00      	nop
 801281a:	e004      	b.n	8012826 <phhalHw_Pn5180_SetConfig_Int+0x386>
        break;
 801281c:	bf00      	nop
 801281e:	e002      	b.n	8012826 <phhalHw_Pn5180_SetConfig_Int+0x386>
        break;
 8012820:	bf00      	nop
 8012822:	e000      	b.n	8012826 <phhalHw_Pn5180_SetConfig_Int+0x386>
        break;
 8012824:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 8012826:	2300      	movs	r3, #0
}
 8012828:	4618      	mov	r0, r3
 801282a:	3720      	adds	r7, #32
 801282c:	46bd      	mov	sp, r7
 801282e:	bd80      	pop	{r7, pc}

08012830 <phhalHw_Pn5180_SetConfig_FelicaEmdReg>:

phStatus_t phhalHw_Pn5180_SetConfig_FelicaEmdReg(
    phhalHw_Pn5180_DataParams_t * pDataParams
    )
{
 8012830:	b580      	push	{r7, lr}
 8012832:	b084      	sub	sp, #16
 8012834:	af00      	add	r7, sp, #0
 8012836:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM statusTmp;

    if (pDataParams->bOpeMode != RD_LIB_MODE_FELICA)
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801283e:	2b04      	cmp	r3, #4
 8012840:	d00f      	beq.n	8012862 <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x32>
    {
        /* Clear FeliCa EMD Control Register */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, FELICA_EMD_CONTROL, (uint32_t)0x0U));
 8012842:	2200      	movs	r2, #0
 8012844:	2143      	movs	r1, #67	@ 0x43
 8012846:	6878      	ldr	r0, [r7, #4]
 8012848:	f7fe fc56 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 801284c:	4603      	mov	r3, r0
 801284e:	81fb      	strh	r3, [r7, #14]
 8012850:	89fb      	ldrh	r3, [r7, #14]
 8012852:	2b00      	cmp	r3, #0
 8012854:	d001      	beq.n	801285a <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x2a>
 8012856:	89fb      	ldrh	r3, [r7, #14]
 8012858:	e013      	b.n	8012882 <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x52>
        /* Reset shadow register */
        pDataParams->dwFelicaEmdReg = (uint32_t)0x0U;
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	2200      	movs	r2, #0
 801285e:	655a      	str	r2, [r3, #84]	@ 0x54
 8012860:	e00e      	b.n	8012880 <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x50>
    }
    else
    {
        /* Configure FeliCa EMD Control Register with default value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, FELICA_EMD_CONTROL, PHHAL_HW_PN5180_DEFAULT_FELICA_EMD_REGISTER));
 8012862:	4a0a      	ldr	r2, [pc, #40]	@ (801288c <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x5c>)
 8012864:	2143      	movs	r1, #67	@ 0x43
 8012866:	6878      	ldr	r0, [r7, #4]
 8012868:	f7fe fc46 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 801286c:	4603      	mov	r3, r0
 801286e:	81fb      	strh	r3, [r7, #14]
 8012870:	89fb      	ldrh	r3, [r7, #14]
 8012872:	2b00      	cmp	r3, #0
 8012874:	d001      	beq.n	801287a <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x4a>
 8012876:	89fb      	ldrh	r3, [r7, #14]
 8012878:	e003      	b.n	8012882 <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x52>
        /* Configure shadow register with default value */
        pDataParams->dwFelicaEmdReg = PHHAL_HW_PN5180_DEFAULT_FELICA_EMD_REGISTER;
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	4a03      	ldr	r2, [pc, #12]	@ (801288c <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x5c>)
 801287e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    return PH_ERR_SUCCESS;
 8012880:	2300      	movs	r3, #0
}
 8012882:	4618      	mov	r0, r3
 8012884:	3710      	adds	r7, #16
 8012886:	46bd      	mov	sp, r7
 8012888:	bd80      	pop	{r7, pc}
 801288a:	bf00      	nop
 801288c:	00ff0019 	.word	0x00ff0019

08012890 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit>:
phStatus_t phhalHw_Pn5180_SetConfig_FelicaEmdRegBit(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wValue,
    uint32_t dwMaskValue
    )
{
 8012890:	b580      	push	{r7, lr}
 8012892:	b086      	sub	sp, #24
 8012894:	af00      	add	r7, sp, #0
 8012896:	60f8      	str	r0, [r7, #12]
 8012898:	460b      	mov	r3, r1
 801289a:	607a      	str	r2, [r7, #4]
 801289c:	817b      	strh	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM statusTmp;

    if ((wValue != PH_ON) && (wValue != PH_OFF))
 801289e:	897b      	ldrh	r3, [r7, #10]
 80128a0:	2b01      	cmp	r3, #1
 80128a2:	d005      	beq.n	80128b0 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x20>
 80128a4:	897b      	ldrh	r3, [r7, #10]
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d002      	beq.n	80128b0 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x20>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 80128aa:	f240 2321 	movw	r3, #545	@ 0x221
 80128ae:	e037      	b.n	8012920 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x90>
    }

    if(wValue != PH_OFF)
 80128b0:	897b      	ldrh	r3, [r7, #10]
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d018      	beq.n	80128e8 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x58>
    {
        if (!(pDataParams->dwFelicaEmdReg & dwMaskValue))
 80128b6:	68fb      	ldr	r3, [r7, #12]
 80128b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	4013      	ands	r3, r2
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d12d      	bne.n	801291e <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x8e>
        {
            /* Update FELICA_EMD_CONTROL Register */
            PH_CHECK_SUCCESS_FCT(statusTmp,
 80128c2:	687a      	ldr	r2, [r7, #4]
 80128c4:	2143      	movs	r1, #67	@ 0x43
 80128c6:	68f8      	ldr	r0, [r7, #12]
 80128c8:	f7fe fc8c 	bl	80111e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 80128cc:	4603      	mov	r3, r0
 80128ce:	82fb      	strh	r3, [r7, #22]
 80128d0:	8afb      	ldrh	r3, [r7, #22]
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d001      	beq.n	80128da <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x4a>
 80128d6:	8afb      	ldrh	r3, [r7, #22]
 80128d8:	e022      	b.n	8012920 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x90>
                phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, FELICA_EMD_CONTROL, dwMaskValue));
            /* Update shadow register */
            pDataParams->dwFelicaEmdReg |= dwMaskValue;
 80128da:	68fb      	ldr	r3, [r7, #12]
 80128dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	431a      	orrs	r2, r3
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	655a      	str	r2, [r3, #84]	@ 0x54
 80128e6:	e01a      	b.n	801291e <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x8e>
        }
    }
    else
    {
        if (pDataParams->dwFelicaEmdReg & dwMaskValue)
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	4013      	ands	r3, r2
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d014      	beq.n	801291e <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x8e>
        {
            /* Update FELICA_EMD_CONTROL Register */
            PH_CHECK_SUCCESS_FCT(statusTmp,
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	43db      	mvns	r3, r3
 80128f8:	461a      	mov	r2, r3
 80128fa:	2143      	movs	r1, #67	@ 0x43
 80128fc:	68f8      	ldr	r0, [r7, #12]
 80128fe:	f7fe fce7 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8012902:	4603      	mov	r3, r0
 8012904:	82fb      	strh	r3, [r7, #22]
 8012906:	8afb      	ldrh	r3, [r7, #22]
 8012908:	2b00      	cmp	r3, #0
 801290a:	d001      	beq.n	8012910 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x80>
 801290c:	8afb      	ldrh	r3, [r7, #22]
 801290e:	e007      	b.n	8012920 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x90>
                phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, FELICA_EMD_CONTROL, (uint32_t)~dwMaskValue));
            /* Update shadow register */
            pDataParams->dwFelicaEmdReg &= (uint32_t)~dwMaskValue;
 8012910:	68fb      	ldr	r3, [r7, #12]
 8012912:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	43db      	mvns	r3, r3
 8012918:	401a      	ands	r2, r3
 801291a:	68fb      	ldr	r3, [r7, #12]
 801291c:	655a      	str	r2, [r3, #84]	@ 0x54
        }
    }

    return PH_ERR_SUCCESS;
 801291e:	2300      	movs	r3, #0
}
 8012920:	4618      	mov	r0, r3
 8012922:	3718      	adds	r7, #24
 8012924:	46bd      	mov	sp, r7
 8012926:	bd80      	pop	{r7, pc}

08012928 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte>:
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wValue,
    uint8_t bBytePos,
    uint32_t dwMaskValue
    )
{
 8012928:	b580      	push	{r7, lr}
 801292a:	b086      	sub	sp, #24
 801292c:	af00      	add	r7, sp, #0
 801292e:	60f8      	str	r0, [r7, #12]
 8012930:	607b      	str	r3, [r7, #4]
 8012932:	460b      	mov	r3, r1
 8012934:	817b      	strh	r3, [r7, #10]
 8012936:	4613      	mov	r3, r2
 8012938:	727b      	strb	r3, [r7, #9]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint32_t    PH_MEMLOC_REM dwValue;

    if (wValue & 0xFF00U)
 801293a:	897b      	ldrh	r3, [r7, #10]
 801293c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8012940:	2b00      	cmp	r3, #0
 8012942:	d002      	beq.n	801294a <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte+0x22>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012944:	f240 2321 	movw	r3, #545	@ 0x221
 8012948:	e028      	b.n	801299c <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte+0x74>
    }

    if ((uint8_t)(pDataParams->dwFelicaEmdReg >> bBytePos) != (uint8_t)wValue)
 801294a:	68fb      	ldr	r3, [r7, #12]
 801294c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801294e:	7a7b      	ldrb	r3, [r7, #9]
 8012950:	fa22 f303 	lsr.w	r3, r2, r3
 8012954:	b2da      	uxtb	r2, r3
 8012956:	897b      	ldrh	r3, [r7, #10]
 8012958:	b2db      	uxtb	r3, r3
 801295a:	429a      	cmp	r2, r3
 801295c:	d01d      	beq.n	801299a <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte+0x72>
    {
        dwValue = pDataParams->dwFelicaEmdReg;
 801295e:	68fb      	ldr	r3, [r7, #12]
 8012960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012962:	617b      	str	r3, [r7, #20]
        dwValue &= ((uint32_t)~dwMaskValue);
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	43db      	mvns	r3, r3
 8012968:	697a      	ldr	r2, [r7, #20]
 801296a:	4013      	ands	r3, r2
 801296c:	617b      	str	r3, [r7, #20]
        dwValue |= ((uint32_t)wValue << bBytePos);
 801296e:	897a      	ldrh	r2, [r7, #10]
 8012970:	7a7b      	ldrb	r3, [r7, #9]
 8012972:	fa02 f303 	lsl.w	r3, r2, r3
 8012976:	697a      	ldr	r2, [r7, #20]
 8012978:	4313      	orrs	r3, r2
 801297a:	617b      	str	r3, [r7, #20]
        /* Update FELICA_EMD_CONTROL Register */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, FELICA_EMD_CONTROL, dwValue));
 801297c:	697a      	ldr	r2, [r7, #20]
 801297e:	2143      	movs	r1, #67	@ 0x43
 8012980:	68f8      	ldr	r0, [r7, #12]
 8012982:	f7fe fbb9 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 8012986:	4603      	mov	r3, r0
 8012988:	827b      	strh	r3, [r7, #18]
 801298a:	8a7b      	ldrh	r3, [r7, #18]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d001      	beq.n	8012994 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte+0x6c>
 8012990:	8a7b      	ldrh	r3, [r7, #18]
 8012992:	e003      	b.n	801299c <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte+0x74>
        /* Update shadow register */
        pDataParams->dwFelicaEmdReg = dwValue;
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	697a      	ldr	r2, [r7, #20]
 8012998:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    return PH_ERR_SUCCESS;
 801299a:	2300      	movs	r3, #0
}
 801299c:	4618      	mov	r0, r3
 801299e:	3718      	adds	r7, #24
 80129a0:	46bd      	mov	sp, r7
 80129a2:	bd80      	pop	{r7, pc}

080129a4 <phhalHw_Pn5180_SetCardMode>:
phStatus_t phhalHw_Pn5180_SetCardMode(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wTxDataRate,
    uint16_t wRxDataRate,
    uint16_t wSubcarrier )
{
 80129a4:	b580      	push	{r7, lr}
 80129a6:	b086      	sub	sp, #24
 80129a8:	af00      	add	r7, sp, #0
 80129aa:	60f8      	str	r0, [r7, #12]
 80129ac:	4608      	mov	r0, r1
 80129ae:	4611      	mov	r1, r2
 80129b0:	461a      	mov	r2, r3
 80129b2:	4603      	mov	r3, r0
 80129b4:	817b      	strh	r3, [r7, #10]
 80129b6:	460b      	mov	r3, r1
 80129b8:	813b      	strh	r3, [r7, #8]
 80129ba:	4613      	mov	r3, r2
 80129bc:	80fb      	strh	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bTxConfig = 0U;
 80129be:	2300      	movs	r3, #0
 80129c0:	75fb      	strb	r3, [r7, #23]
    uint8_t     PH_MEMLOC_REM bRxConfig = 0U;
 80129c2:	2300      	movs	r3, #0
 80129c4:	75bb      	strb	r3, [r7, #22]

    if(pDataParams->wTargetMode == PH_OFF)
 80129c6:	68fb      	ldr	r3, [r7, #12]
 80129c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	d10f      	bne.n	80129ee <phhalHw_Pn5180_SetCardMode+0x4a>
    {
        if(wTxDataRate == pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TXDATARATE_FRAMING])
 80129ce:	68fb      	ldr	r3, [r7, #12]
 80129d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80129d4:	897a      	ldrh	r2, [r7, #10]
 80129d6:	429a      	cmp	r2, r3
 80129d8:	d101      	bne.n	80129de <phhalHw_Pn5180_SetCardMode+0x3a>
        {
            wTxDataRate = PHHAL_HW_RF_DATARATE_NO_CHANGE;
 80129da:	23ff      	movs	r3, #255	@ 0xff
 80129dc:	817b      	strh	r3, [r7, #10]
        }
        if(wRxDataRate == pDataParams->wCfgShadow[PHHAL_HW_CONFIG_RXDATARATE_FRAMING])
 80129de:	68fb      	ldr	r3, [r7, #12]
 80129e0:	f8b3 306c 	ldrh.w	r3, [r3, #108]	@ 0x6c
 80129e4:	893a      	ldrh	r2, [r7, #8]
 80129e6:	429a      	cmp	r2, r3
 80129e8:	d101      	bne.n	80129ee <phhalHw_Pn5180_SetCardMode+0x4a>
        {
            wRxDataRate = PHHAL_HW_RF_DATARATE_NO_CHANGE;
 80129ea:	23ff      	movs	r3, #255	@ 0xff
 80129ec:	813b      	strh	r3, [r7, #8]
        }
    }

    switch (pDataParams->bCardType)
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80129f4:	3b01      	subs	r3, #1
 80129f6:	2b09      	cmp	r3, #9
 80129f8:	f200 82a1 	bhi.w	8012f3e <phhalHw_Pn5180_SetCardMode+0x59a>
 80129fc:	a201      	add	r2, pc, #4	@ (adr r2, 8012a04 <phhalHw_Pn5180_SetCardMode+0x60>)
 80129fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a02:	bf00      	nop
 8012a04:	08012a2d 	.word	0x08012a2d
 8012a08:	08012bf5 	.word	0x08012bf5
 8012a0c:	08012c95 	.word	0x08012c95
 8012a10:	08012db1 	.word	0x08012db1
 8012a14:	08012f3f 	.word	0x08012f3f
 8012a18:	08012e47 	.word	0x08012e47
 8012a1c:	08012ec9 	.word	0x08012ec9
 8012a20:	08012ec9 	.word	0x08012ec9
 8012a24:	08012ec9 	.word	0x08012ec9
 8012a28:	08012c95 	.word	0x08012c95
    {
    case PHHAL_HW_CARDTYPE_ISO14443A:

        /* Check if Target is activated and perform required change to switch BaudRate. */
        if (pDataParams->wTargetMode != PH_OFF)
 8012a2c:	68fb      	ldr	r3, [r7, #12]
 8012a2e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	f000 808e 	beq.w	8012b52 <phhalHw_Pn5180_SetCardMode+0x1ae>
        {
            if(pDataParams->bActiveMode == PH_OFF)
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	d14e      	bne.n	8012ade <phhalHw_Pn5180_SetCardMode+0x13a>
            {
                switch (wTxDataRate)
 8012a40:	897b      	ldrh	r3, [r7, #10]
 8012a42:	2b03      	cmp	r3, #3
 8012a44:	dc0e      	bgt.n	8012a64 <phhalHw_Pn5180_SetCardMode+0xc0>
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	db1e      	blt.n	8012a88 <phhalHw_Pn5180_SetCardMode+0xe4>
 8012a4a:	2b03      	cmp	r3, #3
 8012a4c:	d81c      	bhi.n	8012a88 <phhalHw_Pn5180_SetCardMode+0xe4>
 8012a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8012a54 <phhalHw_Pn5180_SetCardMode+0xb0>)
 8012a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a54:	08012a6b 	.word	0x08012a6b
 8012a58:	08012a71 	.word	0x08012a71
 8012a5c:	08012a77 	.word	0x08012a77
 8012a60:	08012a7d 	.word	0x08012a7d
 8012a64:	2bff      	cmp	r3, #255	@ 0xff
 8012a66:	d00c      	beq.n	8012a82 <phhalHw_Pn5180_SetCardMode+0xde>
 8012a68:	e00e      	b.n	8012a88 <phhalHw_Pn5180_SetCardMode+0xe4>
                {
                    case PHHAL_HW_RF_DATARATE_106:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_PICC_106_MANCH_SUBC;
 8012a6a:	2313      	movs	r3, #19
 8012a6c:	75fb      	strb	r3, [r7, #23]
                        /*pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_106;*/
                        break;
 8012a6e:	e00e      	b.n	8012a8e <phhalHw_Pn5180_SetCardMode+0xea>
                    case PHHAL_HW_RF_DATARATE_212:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_PICC_212_BPSK;
 8012a70:	2314      	movs	r3, #20
 8012a72:	75fb      	strb	r3, [r7, #23]
                        /*pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_212;*/
                        break;
 8012a74:	e00b      	b.n	8012a8e <phhalHw_Pn5180_SetCardMode+0xea>
                    case PHHAL_HW_RF_DATARATE_424:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_PICC_424_BPSK;
 8012a76:	2315      	movs	r3, #21
 8012a78:	75fb      	strb	r3, [r7, #23]
                        /* pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_424;*/
                        break;
 8012a7a:	e008      	b.n	8012a8e <phhalHw_Pn5180_SetCardMode+0xea>
                    case PHHAL_HW_RF_DATARATE_848:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_PICC_848_BPSK;
 8012a7c:	2316      	movs	r3, #22
 8012a7e:	75fb      	strb	r3, [r7, #23]
                        /* pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_848;*/
                        break;
 8012a80:	e005      	b.n	8012a8e <phhalHw_Pn5180_SetCardMode+0xea>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012a82:	23ff      	movs	r3, #255	@ 0xff
 8012a84:	75fb      	strb	r3, [r7, #23]
                        break;
 8012a86:	e002      	b.n	8012a8e <phhalHw_Pn5180_SetCardMode+0xea>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012a88:	f240 2321 	movw	r3, #545	@ 0x221
 8012a8c:	e27c      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }

                switch (wRxDataRate)
 8012a8e:	893b      	ldrh	r3, [r7, #8]
 8012a90:	2b03      	cmp	r3, #3
 8012a92:	dc0f      	bgt.n	8012ab4 <phhalHw_Pn5180_SetCardMode+0x110>
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	db1f      	blt.n	8012ad8 <phhalHw_Pn5180_SetCardMode+0x134>
 8012a98:	2b03      	cmp	r3, #3
 8012a9a:	d81d      	bhi.n	8012ad8 <phhalHw_Pn5180_SetCardMode+0x134>
 8012a9c:	a201      	add	r2, pc, #4	@ (adr r2, 8012aa4 <phhalHw_Pn5180_SetCardMode+0x100>)
 8012a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012aa2:	bf00      	nop
 8012aa4:	08012abb 	.word	0x08012abb
 8012aa8:	08012ac1 	.word	0x08012ac1
 8012aac:	08012ac7 	.word	0x08012ac7
 8012ab0:	08012acd 	.word	0x08012acd
 8012ab4:	2bff      	cmp	r3, #255	@ 0xff
 8012ab6:	d00c      	beq.n	8012ad2 <phhalHw_Pn5180_SetCardMode+0x12e>
 8012ab8:	e00e      	b.n	8012ad8 <phhalHw_Pn5180_SetCardMode+0x134>
                {
                    case PHHAL_HW_RF_DATARATE_106:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_PICC_106_MILLER;
 8012aba:	2393      	movs	r3, #147	@ 0x93
 8012abc:	75bb      	strb	r3, [r7, #22]
                        /*pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_106;*/
                        break;
 8012abe:	e098      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_212:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_PICC_212_MILLER;
 8012ac0:	2394      	movs	r3, #148	@ 0x94
 8012ac2:	75bb      	strb	r3, [r7, #22]
                        /*pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_212;*/
                        break;
 8012ac4:	e095      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_424:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_PICC_424_MILLER;
 8012ac6:	2395      	movs	r3, #149	@ 0x95
 8012ac8:	75bb      	strb	r3, [r7, #22]
                        /* pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_424;*/
                        break;
 8012aca:	e092      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_848:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_PICC_848_MILLER;
 8012acc:	2396      	movs	r3, #150	@ 0x96
 8012ace:	75bb      	strb	r3, [r7, #22]
                        /* pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_848;*/
                        break;
 8012ad0:	e08f      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012ad2:	23ff      	movs	r3, #255	@ 0xff
 8012ad4:	75bb      	strb	r3, [r7, #22]
                        break;
 8012ad6:	e08c      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012ad8:	f240 2321 	movw	r3, #545	@ 0x221
 8012adc:	e254      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }
            }
            else
            {
                switch (wTxDataRate)
 8012ade:	897b      	ldrh	r3, [r7, #10]
 8012ae0:	2bff      	cmp	r3, #255	@ 0xff
 8012ae2:	d013      	beq.n	8012b0c <phhalHw_Pn5180_SetCardMode+0x168>
 8012ae4:	2bff      	cmp	r3, #255	@ 0xff
 8012ae6:	dc14      	bgt.n	8012b12 <phhalHw_Pn5180_SetCardMode+0x16e>
 8012ae8:	2b02      	cmp	r3, #2
 8012aea:	d00c      	beq.n	8012b06 <phhalHw_Pn5180_SetCardMode+0x162>
 8012aec:	2b02      	cmp	r3, #2
 8012aee:	dc10      	bgt.n	8012b12 <phhalHw_Pn5180_SetCardMode+0x16e>
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d002      	beq.n	8012afa <phhalHw_Pn5180_SetCardMode+0x156>
 8012af4:	2b01      	cmp	r3, #1
 8012af6:	d003      	beq.n	8012b00 <phhalHw_Pn5180_SetCardMode+0x15c>
 8012af8:	e00b      	b.n	8012b12 <phhalHw_Pn5180_SetCardMode+0x16e>
                {
                    case PHHAL_HW_RF_DATARATE_106:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AT_106;
 8012afa:	2319      	movs	r3, #25
 8012afc:	75fb      	strb	r3, [r7, #23]
                        break;
 8012afe:	e00b      	b.n	8012b18 <phhalHw_Pn5180_SetCardMode+0x174>
                    case PHHAL_HW_RF_DATARATE_212:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AT_212;
 8012b00:	231a      	movs	r3, #26
 8012b02:	75fb      	strb	r3, [r7, #23]
                        break;
 8012b04:	e008      	b.n	8012b18 <phhalHw_Pn5180_SetCardMode+0x174>
                    case PHHAL_HW_RF_DATARATE_424:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AT_424;
 8012b06:	231b      	movs	r3, #27
 8012b08:	75fb      	strb	r3, [r7, #23]
                        break;
 8012b0a:	e005      	b.n	8012b18 <phhalHw_Pn5180_SetCardMode+0x174>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012b0c:	23ff      	movs	r3, #255	@ 0xff
 8012b0e:	75fb      	strb	r3, [r7, #23]
                        break;
 8012b10:	e002      	b.n	8012b18 <phhalHw_Pn5180_SetCardMode+0x174>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012b12:	f240 2321 	movw	r3, #545	@ 0x221
 8012b16:	e237      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }
                switch (wRxDataRate)
 8012b18:	893b      	ldrh	r3, [r7, #8]
 8012b1a:	2bff      	cmp	r3, #255	@ 0xff
 8012b1c:	d013      	beq.n	8012b46 <phhalHw_Pn5180_SetCardMode+0x1a2>
 8012b1e:	2bff      	cmp	r3, #255	@ 0xff
 8012b20:	dc14      	bgt.n	8012b4c <phhalHw_Pn5180_SetCardMode+0x1a8>
 8012b22:	2b02      	cmp	r3, #2
 8012b24:	d00c      	beq.n	8012b40 <phhalHw_Pn5180_SetCardMode+0x19c>
 8012b26:	2b02      	cmp	r3, #2
 8012b28:	dc10      	bgt.n	8012b4c <phhalHw_Pn5180_SetCardMode+0x1a8>
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d002      	beq.n	8012b34 <phhalHw_Pn5180_SetCardMode+0x190>
 8012b2e:	2b01      	cmp	r3, #1
 8012b30:	d003      	beq.n	8012b3a <phhalHw_Pn5180_SetCardMode+0x196>
 8012b32:	e00b      	b.n	8012b4c <phhalHw_Pn5180_SetCardMode+0x1a8>
                {
                    case PHHAL_HW_RF_DATARATE_106:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AT_106;
 8012b34:	2399      	movs	r3, #153	@ 0x99
 8012b36:	75bb      	strb	r3, [r7, #22]
                        break;
 8012b38:	e05b      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_212:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AT_212;
 8012b3a:	239a      	movs	r3, #154	@ 0x9a
 8012b3c:	75bb      	strb	r3, [r7, #22]
                        break;
 8012b3e:	e058      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_424:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AT_424;
 8012b40:	239b      	movs	r3, #155	@ 0x9b
 8012b42:	75bb      	strb	r3, [r7, #22]
                        break;
 8012b44:	e055      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012b46:	23ff      	movs	r3, #255	@ 0xff
 8012b48:	75bb      	strb	r3, [r7, #22]
                        break;
 8012b4a:	e052      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012b4c:	f240 2321 	movw	r3, #545	@ 0x221
 8012b50:	e21a      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
            }

        }
        else
        {
            switch (wTxDataRate)
 8012b52:	897b      	ldrh	r3, [r7, #10]
 8012b54:	2b03      	cmp	r3, #3
 8012b56:	dc0f      	bgt.n	8012b78 <phhalHw_Pn5180_SetCardMode+0x1d4>
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	db1f      	blt.n	8012b9c <phhalHw_Pn5180_SetCardMode+0x1f8>
 8012b5c:	2b03      	cmp	r3, #3
 8012b5e:	d81d      	bhi.n	8012b9c <phhalHw_Pn5180_SetCardMode+0x1f8>
 8012b60:	a201      	add	r2, pc, #4	@ (adr r2, 8012b68 <phhalHw_Pn5180_SetCardMode+0x1c4>)
 8012b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b66:	bf00      	nop
 8012b68:	08012b7f 	.word	0x08012b7f
 8012b6c:	08012b85 	.word	0x08012b85
 8012b70:	08012b8b 	.word	0x08012b8b
 8012b74:	08012b91 	.word	0x08012b91
 8012b78:	2bff      	cmp	r3, #255	@ 0xff
 8012b7a:	d00c      	beq.n	8012b96 <phhalHw_Pn5180_SetCardMode+0x1f2>
 8012b7c:	e00e      	b.n	8012b9c <phhalHw_Pn5180_SetCardMode+0x1f8>
            {
                case PHHAL_HW_RF_DATARATE_106:
                    bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_106_MILLER;
 8012b7e:	2300      	movs	r3, #0
 8012b80:	75fb      	strb	r3, [r7, #23]
                    /*pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_106;*/
                    break;
 8012b82:	e00e      	b.n	8012ba2 <phhalHw_Pn5180_SetCardMode+0x1fe>
                case PHHAL_HW_RF_DATARATE_212:
                    bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_212_MILLER;
 8012b84:	2301      	movs	r3, #1
 8012b86:	75fb      	strb	r3, [r7, #23]
                    /*pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_212;*/
                    break;
 8012b88:	e00b      	b.n	8012ba2 <phhalHw_Pn5180_SetCardMode+0x1fe>
                case PHHAL_HW_RF_DATARATE_424:
                    bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_424_MILLER;
 8012b8a:	2302      	movs	r3, #2
 8012b8c:	75fb      	strb	r3, [r7, #23]
                    /* pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_424;*/
                    break;
 8012b8e:	e008      	b.n	8012ba2 <phhalHw_Pn5180_SetCardMode+0x1fe>
                case PHHAL_HW_RF_DATARATE_848:
                    bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_848_MILLER;
 8012b90:	2303      	movs	r3, #3
 8012b92:	75fb      	strb	r3, [r7, #23]
                    /* pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_848;*/
                    break;
 8012b94:	e005      	b.n	8012ba2 <phhalHw_Pn5180_SetCardMode+0x1fe>
                case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                    bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012b96:	23ff      	movs	r3, #255	@ 0xff
 8012b98:	75fb      	strb	r3, [r7, #23]
                    break;
 8012b9a:	e002      	b.n	8012ba2 <phhalHw_Pn5180_SetCardMode+0x1fe>
                default:
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012b9c:	f240 2321 	movw	r3, #545	@ 0x221
 8012ba0:	e1f2      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
            }
            switch (wRxDataRate)
 8012ba2:	893b      	ldrh	r3, [r7, #8]
 8012ba4:	2b03      	cmp	r3, #3
 8012ba6:	dc0f      	bgt.n	8012bc8 <phhalHw_Pn5180_SetCardMode+0x224>
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	db1f      	blt.n	8012bec <phhalHw_Pn5180_SetCardMode+0x248>
 8012bac:	2b03      	cmp	r3, #3
 8012bae:	d81d      	bhi.n	8012bec <phhalHw_Pn5180_SetCardMode+0x248>
 8012bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8012bb8 <phhalHw_Pn5180_SetCardMode+0x214>)
 8012bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012bb6:	bf00      	nop
 8012bb8:	08012bcf 	.word	0x08012bcf
 8012bbc:	08012bd5 	.word	0x08012bd5
 8012bc0:	08012bdb 	.word	0x08012bdb
 8012bc4:	08012be1 	.word	0x08012be1
 8012bc8:	2bff      	cmp	r3, #255	@ 0xff
 8012bca:	d00c      	beq.n	8012be6 <phhalHw_Pn5180_SetCardMode+0x242>
 8012bcc:	e00e      	b.n	8012bec <phhalHw_Pn5180_SetCardMode+0x248>
            {
                case PHHAL_HW_RF_DATARATE_106:
                    bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_106_MANCH_SUBC;
 8012bce:	2380      	movs	r3, #128	@ 0x80
 8012bd0:	75bb      	strb	r3, [r7, #22]
                    /*pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_106;*/
                    break;
 8012bd2:	e00e      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                case PHHAL_HW_RF_DATARATE_212:
                    bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_212_BPSK;
 8012bd4:	2381      	movs	r3, #129	@ 0x81
 8012bd6:	75bb      	strb	r3, [r7, #22]
                    /*pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_212;*/
                    break;
 8012bd8:	e00b      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                case PHHAL_HW_RF_DATARATE_424:
                    bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_424_BPSK;
 8012bda:	2382      	movs	r3, #130	@ 0x82
 8012bdc:	75bb      	strb	r3, [r7, #22]
                    /* pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_424;*/
                    break;
 8012bde:	e008      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                case PHHAL_HW_RF_DATARATE_848:
                    bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_848_BPSK;
 8012be0:	2383      	movs	r3, #131	@ 0x83
 8012be2:	75bb      	strb	r3, [r7, #22]
                    /* pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_848;*/
                    break;
 8012be4:	e005      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                    bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012be6:	23ff      	movs	r3, #255	@ 0xff
 8012be8:	75bb      	strb	r3, [r7, #22]
                    break;
 8012bea:	e002      	b.n	8012bf2 <phhalHw_Pn5180_SetCardMode+0x24e>
                default:
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012bec:	f240 2321 	movw	r3, #545	@ 0x221
 8012bf0:	e1ca      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
            }
        }
        break;
 8012bf2:	e1a7      	b.n	8012f44 <phhalHw_Pn5180_SetCardMode+0x5a0>

    case PHHAL_HW_CARDTYPE_ISO14443B:

        switch (wTxDataRate)
 8012bf4:	897b      	ldrh	r3, [r7, #10]
 8012bf6:	2b03      	cmp	r3, #3
 8012bf8:	dc0e      	bgt.n	8012c18 <phhalHw_Pn5180_SetCardMode+0x274>
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	db1e      	blt.n	8012c3c <phhalHw_Pn5180_SetCardMode+0x298>
 8012bfe:	2b03      	cmp	r3, #3
 8012c00:	d81c      	bhi.n	8012c3c <phhalHw_Pn5180_SetCardMode+0x298>
 8012c02:	a201      	add	r2, pc, #4	@ (adr r2, 8012c08 <phhalHw_Pn5180_SetCardMode+0x264>)
 8012c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c08:	08012c1f 	.word	0x08012c1f
 8012c0c:	08012c25 	.word	0x08012c25
 8012c10:	08012c2b 	.word	0x08012c2b
 8012c14:	08012c31 	.word	0x08012c31
 8012c18:	2bff      	cmp	r3, #255	@ 0xff
 8012c1a:	d00c      	beq.n	8012c36 <phhalHw_Pn5180_SetCardMode+0x292>
 8012c1c:	e00e      	b.n	8012c3c <phhalHw_Pn5180_SetCardMode+0x298>
        {
            case PHHAL_HW_RF_DATARATE_106:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443B_106_NRZ;
 8012c1e:	2304      	movs	r3, #4
 8012c20:	75fb      	strb	r3, [r7, #23]
                /* pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_106;*/
                break;
 8012c22:	e00e      	b.n	8012c42 <phhalHw_Pn5180_SetCardMode+0x29e>
            case PHHAL_HW_RF_DATARATE_212:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443B_212_NRZ;
 8012c24:	2305      	movs	r3, #5
 8012c26:	75fb      	strb	r3, [r7, #23]
                /* pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_212;*/
                break;
 8012c28:	e00b      	b.n	8012c42 <phhalHw_Pn5180_SetCardMode+0x29e>
            case PHHAL_HW_RF_DATARATE_424:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443B_424_NRZ;
 8012c2a:	2306      	movs	r3, #6
 8012c2c:	75fb      	strb	r3, [r7, #23]
                /*pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_424;*/
                break;
 8012c2e:	e008      	b.n	8012c42 <phhalHw_Pn5180_SetCardMode+0x29e>
            case PHHAL_HW_RF_DATARATE_848:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443B_848_NRZ;
 8012c30:	2307      	movs	r3, #7
 8012c32:	75fb      	strb	r3, [r7, #23]
                /*pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_848;*/
                break;
 8012c34:	e005      	b.n	8012c42 <phhalHw_Pn5180_SetCardMode+0x29e>
            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012c36:	23ff      	movs	r3, #255	@ 0xff
 8012c38:	75fb      	strb	r3, [r7, #23]
                break;
 8012c3a:	e002      	b.n	8012c42 <phhalHw_Pn5180_SetCardMode+0x29e>
            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012c3c:	f240 2321 	movw	r3, #545	@ 0x221
 8012c40:	e1a2      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }

        switch (wRxDataRate)
 8012c42:	893b      	ldrh	r3, [r7, #8]
 8012c44:	2b03      	cmp	r3, #3
 8012c46:	dc0f      	bgt.n	8012c68 <phhalHw_Pn5180_SetCardMode+0x2c4>
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	db1f      	blt.n	8012c8c <phhalHw_Pn5180_SetCardMode+0x2e8>
 8012c4c:	2b03      	cmp	r3, #3
 8012c4e:	d81d      	bhi.n	8012c8c <phhalHw_Pn5180_SetCardMode+0x2e8>
 8012c50:	a201      	add	r2, pc, #4	@ (adr r2, 8012c58 <phhalHw_Pn5180_SetCardMode+0x2b4>)
 8012c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c56:	bf00      	nop
 8012c58:	08012c6f 	.word	0x08012c6f
 8012c5c:	08012c75 	.word	0x08012c75
 8012c60:	08012c7b 	.word	0x08012c7b
 8012c64:	08012c81 	.word	0x08012c81
 8012c68:	2bff      	cmp	r3, #255	@ 0xff
 8012c6a:	d00c      	beq.n	8012c86 <phhalHw_Pn5180_SetCardMode+0x2e2>
 8012c6c:	e00e      	b.n	8012c8c <phhalHw_Pn5180_SetCardMode+0x2e8>
        {
            case PHHAL_HW_RF_DATARATE_106:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443B_106_BPSK;
 8012c6e:	2384      	movs	r3, #132	@ 0x84
 8012c70:	75bb      	strb	r3, [r7, #22]
                /* pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_106;*/
                break;
 8012c72:	e00e      	b.n	8012c92 <phhalHw_Pn5180_SetCardMode+0x2ee>
            case PHHAL_HW_RF_DATARATE_212:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443B_212_BPSK;
 8012c74:	2385      	movs	r3, #133	@ 0x85
 8012c76:	75bb      	strb	r3, [r7, #22]
                /*pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_212;*/
                break;
 8012c78:	e00b      	b.n	8012c92 <phhalHw_Pn5180_SetCardMode+0x2ee>
            case PHHAL_HW_RF_DATARATE_424:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443B_424_BPSK;
 8012c7a:	2386      	movs	r3, #134	@ 0x86
 8012c7c:	75bb      	strb	r3, [r7, #22]
                /* pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_424;*/
                break;
 8012c7e:	e008      	b.n	8012c92 <phhalHw_Pn5180_SetCardMode+0x2ee>
            case PHHAL_HW_RF_DATARATE_848:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443B_848_BPSK;
 8012c80:	2387      	movs	r3, #135	@ 0x87
 8012c82:	75bb      	strb	r3, [r7, #22]
                /*  pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_848;*/
                break;
 8012c84:	e005      	b.n	8012c92 <phhalHw_Pn5180_SetCardMode+0x2ee>
            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012c86:	23ff      	movs	r3, #255	@ 0xff
 8012c88:	75bb      	strb	r3, [r7, #22]
                break;
 8012c8a:	e002      	b.n	8012c92 <phhalHw_Pn5180_SetCardMode+0x2ee>
            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012c8c:	f240 2321 	movw	r3, #545	@ 0x221
 8012c90:	e17a      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }
        break;
 8012c92:	e157      	b.n	8012f44 <phhalHw_Pn5180_SetCardMode+0x5a0>

    case PHHAL_HW_CARDTYPE_FELICA_212:
    case PHHAL_HW_CARDTYPE_FELICA_424:

        if (pDataParams->wTargetMode != PH_OFF)
 8012c94:	68fb      	ldr	r3, [r7, #12]
 8012c96:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012c98:	2b00      	cmp	r3, #0
 8012c9a:	d05c      	beq.n	8012d56 <phhalHw_Pn5180_SetCardMode+0x3b2>
        {
            if(pDataParams->bActiveMode == PH_OFF)
 8012c9c:	68fb      	ldr	r3, [r7, #12]
 8012c9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012ca2:	2b00      	cmp	r3, #0
 8012ca4:	d12b      	bne.n	8012cfe <phhalHw_Pn5180_SetCardMode+0x35a>
            {
                switch (wTxDataRate)
 8012ca6:	897b      	ldrh	r3, [r7, #10]
 8012ca8:	2bff      	cmp	r3, #255	@ 0xff
 8012caa:	d00c      	beq.n	8012cc6 <phhalHw_Pn5180_SetCardMode+0x322>
 8012cac:	2bff      	cmp	r3, #255	@ 0xff
 8012cae:	dc0d      	bgt.n	8012ccc <phhalHw_Pn5180_SetCardMode+0x328>
 8012cb0:	2b01      	cmp	r3, #1
 8012cb2:	d002      	beq.n	8012cba <phhalHw_Pn5180_SetCardMode+0x316>
 8012cb4:	2b02      	cmp	r3, #2
 8012cb6:	d003      	beq.n	8012cc0 <phhalHw_Pn5180_SetCardMode+0x31c>
 8012cb8:	e008      	b.n	8012ccc <phhalHw_Pn5180_SetCardMode+0x328>
                {
                    case PHHAL_HW_RF_DATARATE_212:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_PT_212;
 8012cba:	2317      	movs	r3, #23
 8012cbc:	75fb      	strb	r3, [r7, #23]
                        break;
 8012cbe:	e008      	b.n	8012cd2 <phhalHw_Pn5180_SetCardMode+0x32e>

                    case PHHAL_HW_RF_DATARATE_424:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_PT_424;
 8012cc0:	2318      	movs	r3, #24
 8012cc2:	75fb      	strb	r3, [r7, #23]
                        break;
 8012cc4:	e005      	b.n	8012cd2 <phhalHw_Pn5180_SetCardMode+0x32e>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012cc6:	23ff      	movs	r3, #255	@ 0xff
 8012cc8:	75fb      	strb	r3, [r7, #23]
                        break;
 8012cca:	e002      	b.n	8012cd2 <phhalHw_Pn5180_SetCardMode+0x32e>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012ccc:	f240 2321 	movw	r3, #545	@ 0x221
 8012cd0:	e15a      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }

                switch (wRxDataRate)
 8012cd2:	893b      	ldrh	r3, [r7, #8]
 8012cd4:	2bff      	cmp	r3, #255	@ 0xff
 8012cd6:	d00c      	beq.n	8012cf2 <phhalHw_Pn5180_SetCardMode+0x34e>
 8012cd8:	2bff      	cmp	r3, #255	@ 0xff
 8012cda:	dc0d      	bgt.n	8012cf8 <phhalHw_Pn5180_SetCardMode+0x354>
 8012cdc:	2b01      	cmp	r3, #1
 8012cde:	d002      	beq.n	8012ce6 <phhalHw_Pn5180_SetCardMode+0x342>
 8012ce0:	2b02      	cmp	r3, #2
 8012ce2:	d003      	beq.n	8012cec <phhalHw_Pn5180_SetCardMode+0x348>
 8012ce4:	e008      	b.n	8012cf8 <phhalHw_Pn5180_SetCardMode+0x354>
                {
                    case PHHAL_HW_RF_DATARATE_212:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_PT_212;
 8012ce6:	2397      	movs	r3, #151	@ 0x97
 8012ce8:	75bb      	strb	r3, [r7, #22]
                        break;
 8012cea:	e060      	b.n	8012dae <phhalHw_Pn5180_SetCardMode+0x40a>

                    case PHHAL_HW_RF_DATARATE_424:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_PT_424;
 8012cec:	2398      	movs	r3, #152	@ 0x98
 8012cee:	75bb      	strb	r3, [r7, #22]
                        break;
 8012cf0:	e05d      	b.n	8012dae <phhalHw_Pn5180_SetCardMode+0x40a>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012cf2:	23ff      	movs	r3, #255	@ 0xff
 8012cf4:	75bb      	strb	r3, [r7, #22]
                        break;
 8012cf6:	e05a      	b.n	8012dae <phhalHw_Pn5180_SetCardMode+0x40a>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012cf8:	f240 2321 	movw	r3, #545	@ 0x221
 8012cfc:	e144      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }
            }
            else
            {
                switch (wTxDataRate)
 8012cfe:	897b      	ldrh	r3, [r7, #10]
 8012d00:	2bff      	cmp	r3, #255	@ 0xff
 8012d02:	d00c      	beq.n	8012d1e <phhalHw_Pn5180_SetCardMode+0x37a>
 8012d04:	2bff      	cmp	r3, #255	@ 0xff
 8012d06:	dc0d      	bgt.n	8012d24 <phhalHw_Pn5180_SetCardMode+0x380>
 8012d08:	2b01      	cmp	r3, #1
 8012d0a:	d002      	beq.n	8012d12 <phhalHw_Pn5180_SetCardMode+0x36e>
 8012d0c:	2b02      	cmp	r3, #2
 8012d0e:	d003      	beq.n	8012d18 <phhalHw_Pn5180_SetCardMode+0x374>
 8012d10:	e008      	b.n	8012d24 <phhalHw_Pn5180_SetCardMode+0x380>
                {
                    case PHHAL_HW_RF_DATARATE_212:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AT_212;
 8012d12:	231a      	movs	r3, #26
 8012d14:	75fb      	strb	r3, [r7, #23]
                        break;
 8012d16:	e008      	b.n	8012d2a <phhalHw_Pn5180_SetCardMode+0x386>
                    case PHHAL_HW_RF_DATARATE_424:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AT_424;
 8012d18:	231b      	movs	r3, #27
 8012d1a:	75fb      	strb	r3, [r7, #23]
                        break;
 8012d1c:	e005      	b.n	8012d2a <phhalHw_Pn5180_SetCardMode+0x386>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012d1e:	23ff      	movs	r3, #255	@ 0xff
 8012d20:	75fb      	strb	r3, [r7, #23]
                        break;
 8012d22:	e002      	b.n	8012d2a <phhalHw_Pn5180_SetCardMode+0x386>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012d24:	f240 2321 	movw	r3, #545	@ 0x221
 8012d28:	e12e      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }

                switch (wRxDataRate)
 8012d2a:	893b      	ldrh	r3, [r7, #8]
 8012d2c:	2bff      	cmp	r3, #255	@ 0xff
 8012d2e:	d00c      	beq.n	8012d4a <phhalHw_Pn5180_SetCardMode+0x3a6>
 8012d30:	2bff      	cmp	r3, #255	@ 0xff
 8012d32:	dc0d      	bgt.n	8012d50 <phhalHw_Pn5180_SetCardMode+0x3ac>
 8012d34:	2b01      	cmp	r3, #1
 8012d36:	d002      	beq.n	8012d3e <phhalHw_Pn5180_SetCardMode+0x39a>
 8012d38:	2b02      	cmp	r3, #2
 8012d3a:	d003      	beq.n	8012d44 <phhalHw_Pn5180_SetCardMode+0x3a0>
 8012d3c:	e008      	b.n	8012d50 <phhalHw_Pn5180_SetCardMode+0x3ac>
                {
                    case PHHAL_HW_RF_DATARATE_212:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AT_212;
 8012d3e:	239a      	movs	r3, #154	@ 0x9a
 8012d40:	75bb      	strb	r3, [r7, #22]
                        break;
 8012d42:	e034      	b.n	8012dae <phhalHw_Pn5180_SetCardMode+0x40a>
                    case PHHAL_HW_RF_DATARATE_424:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AT_424;
 8012d44:	239b      	movs	r3, #155	@ 0x9b
 8012d46:	75bb      	strb	r3, [r7, #22]
                        break;
 8012d48:	e031      	b.n	8012dae <phhalHw_Pn5180_SetCardMode+0x40a>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012d4a:	23ff      	movs	r3, #255	@ 0xff
 8012d4c:	75bb      	strb	r3, [r7, #22]
                        break;
 8012d4e:	e02e      	b.n	8012dae <phhalHw_Pn5180_SetCardMode+0x40a>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012d50:	f240 2321 	movw	r3, #545	@ 0x221
 8012d54:	e118      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }
            }
        }
        else
        {
            switch (wTxDataRate)
 8012d56:	897b      	ldrh	r3, [r7, #10]
 8012d58:	2bff      	cmp	r3, #255	@ 0xff
 8012d5a:	d00c      	beq.n	8012d76 <phhalHw_Pn5180_SetCardMode+0x3d2>
 8012d5c:	2bff      	cmp	r3, #255	@ 0xff
 8012d5e:	dc0d      	bgt.n	8012d7c <phhalHw_Pn5180_SetCardMode+0x3d8>
 8012d60:	2b01      	cmp	r3, #1
 8012d62:	d002      	beq.n	8012d6a <phhalHw_Pn5180_SetCardMode+0x3c6>
 8012d64:	2b02      	cmp	r3, #2
 8012d66:	d003      	beq.n	8012d70 <phhalHw_Pn5180_SetCardMode+0x3cc>
 8012d68:	e008      	b.n	8012d7c <phhalHw_Pn5180_SetCardMode+0x3d8>
            {
                case PHHAL_HW_RF_DATARATE_212:
                    bTxConfig = PHHAL_HW_PN5180_RF_TX_FELICA_212;
 8012d6a:	2308      	movs	r3, #8
 8012d6c:	75fb      	strb	r3, [r7, #23]
                    break;
 8012d6e:	e008      	b.n	8012d82 <phhalHw_Pn5180_SetCardMode+0x3de>

                case PHHAL_HW_RF_DATARATE_424:
                    bTxConfig = PHHAL_HW_PN5180_RF_TX_FELICA_424;
 8012d70:	2309      	movs	r3, #9
 8012d72:	75fb      	strb	r3, [r7, #23]
                    break;
 8012d74:	e005      	b.n	8012d82 <phhalHw_Pn5180_SetCardMode+0x3de>

                case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                    bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012d76:	23ff      	movs	r3, #255	@ 0xff
 8012d78:	75fb      	strb	r3, [r7, #23]
                    break;
 8012d7a:	e002      	b.n	8012d82 <phhalHw_Pn5180_SetCardMode+0x3de>

                default:
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012d7c:	f240 2321 	movw	r3, #545	@ 0x221
 8012d80:	e102      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
            }

            switch (wRxDataRate)
 8012d82:	893b      	ldrh	r3, [r7, #8]
 8012d84:	2bff      	cmp	r3, #255	@ 0xff
 8012d86:	d00c      	beq.n	8012da2 <phhalHw_Pn5180_SetCardMode+0x3fe>
 8012d88:	2bff      	cmp	r3, #255	@ 0xff
 8012d8a:	dc0d      	bgt.n	8012da8 <phhalHw_Pn5180_SetCardMode+0x404>
 8012d8c:	2b01      	cmp	r3, #1
 8012d8e:	d002      	beq.n	8012d96 <phhalHw_Pn5180_SetCardMode+0x3f2>
 8012d90:	2b02      	cmp	r3, #2
 8012d92:	d003      	beq.n	8012d9c <phhalHw_Pn5180_SetCardMode+0x3f8>
 8012d94:	e008      	b.n	8012da8 <phhalHw_Pn5180_SetCardMode+0x404>
            {
                case PHHAL_HW_RF_DATARATE_212:
                    bRxConfig = PHHAL_HW_PN5180_RF_RX_FELICA_212;
 8012d96:	2388      	movs	r3, #136	@ 0x88
 8012d98:	75bb      	strb	r3, [r7, #22]
                    break;
 8012d9a:	e008      	b.n	8012dae <phhalHw_Pn5180_SetCardMode+0x40a>

                case PHHAL_HW_RF_DATARATE_424:
                    bRxConfig = PHHAL_HW_PN5180_RF_RX_FELICA_424;
 8012d9c:	2389      	movs	r3, #137	@ 0x89
 8012d9e:	75bb      	strb	r3, [r7, #22]
                    break;
 8012da0:	e005      	b.n	8012dae <phhalHw_Pn5180_SetCardMode+0x40a>

                case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                    bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012da2:	23ff      	movs	r3, #255	@ 0xff
 8012da4:	75bb      	strb	r3, [r7, #22]
                    break;
 8012da6:	e002      	b.n	8012dae <phhalHw_Pn5180_SetCardMode+0x40a>

                default:
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012da8:	f240 2321 	movw	r3, #545	@ 0x221
 8012dac:	e0ec      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
            }

        }
        break;
 8012dae:	e0c9      	b.n	8012f44 <phhalHw_Pn5180_SetCardMode+0x5a0>

    case PHHAL_HW_CARDTYPE_ISO15693:

        switch (wTxDataRate)
 8012db0:	897b      	ldrh	r3, [r7, #10]
 8012db2:	2b0b      	cmp	r3, #11
 8012db4:	d002      	beq.n	8012dbc <phhalHw_Pn5180_SetCardMode+0x418>
 8012db6:	2bff      	cmp	r3, #255	@ 0xff
 8012db8:	d003      	beq.n	8012dc2 <phhalHw_Pn5180_SetCardMode+0x41e>
 8012dba:	e005      	b.n	8012dc8 <phhalHw_Pn5180_SetCardMode+0x424>
        {
            case PHHAL_HW_RF_TX_DATARATE_1_OUT_OF_4:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO15693_26_1OF4_ASK10;
 8012dbc:	230e      	movs	r3, #14
 8012dbe:	75fb      	strb	r3, [r7, #23]
                break;
 8012dc0:	e005      	b.n	8012dce <phhalHw_Pn5180_SetCardMode+0x42a>

            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012dc2:	23ff      	movs	r3, #255	@ 0xff
 8012dc4:	75fb      	strb	r3, [r7, #23]
                break;
 8012dc6:	e002      	b.n	8012dce <phhalHw_Pn5180_SetCardMode+0x42a>

            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012dc8:	f240 2321 	movw	r3, #545	@ 0x221
 8012dcc:	e0dc      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }

        switch (wRxDataRate)
 8012dce:	893b      	ldrh	r3, [r7, #8]
 8012dd0:	2b0f      	cmp	r3, #15
 8012dd2:	dc25      	bgt.n	8012e20 <phhalHw_Pn5180_SetCardMode+0x47c>
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	dd32      	ble.n	8012e3e <phhalHw_Pn5180_SetCardMode+0x49a>
 8012dd8:	3b01      	subs	r3, #1
 8012dda:	2b0e      	cmp	r3, #14
 8012ddc:	d82f      	bhi.n	8012e3e <phhalHw_Pn5180_SetCardMode+0x49a>
 8012dde:	a201      	add	r2, pc, #4	@ (adr r2, 8012de4 <phhalHw_Pn5180_SetCardMode+0x440>)
 8012de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012de4:	08012e33 	.word	0x08012e33
 8012de8:	08012e3f 	.word	0x08012e3f
 8012dec:	08012e3f 	.word	0x08012e3f
 8012df0:	08012e3f 	.word	0x08012e3f
 8012df4:	08012e3f 	.word	0x08012e3f
 8012df8:	08012e3f 	.word	0x08012e3f
 8012dfc:	08012e3f 	.word	0x08012e3f
 8012e00:	08012e3f 	.word	0x08012e3f
 8012e04:	08012e3f 	.word	0x08012e3f
 8012e08:	08012e3f 	.word	0x08012e3f
 8012e0c:	08012e3f 	.word	0x08012e3f
 8012e10:	08012e33 	.word	0x08012e33
 8012e14:	08012e27 	.word	0x08012e27
 8012e18:	08012e33 	.word	0x08012e33
 8012e1c:	08012e2d 	.word	0x08012e2d
 8012e20:	2bff      	cmp	r3, #255	@ 0xff
 8012e22:	d009      	beq.n	8012e38 <phhalHw_Pn5180_SetCardMode+0x494>
 8012e24:	e00b      	b.n	8012e3e <phhalHw_Pn5180_SetCardMode+0x49a>
        {
            case PHHAL_HW_RF_RX_DATARATE_HIGH:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO15693_26_1OF4_SC;
 8012e26:	238d      	movs	r3, #141	@ 0x8d
 8012e28:	75bb      	strb	r3, [r7, #22]
                break;
 8012e2a:	e00b      	b.n	8012e44 <phhalHw_Pn5180_SetCardMode+0x4a0>

            case PHHAL_HW_RF_RX_DATARATE_FAST_HIGH:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO15693_53_1OF4_SC;
 8012e2c:	238e      	movs	r3, #142	@ 0x8e
 8012e2e:	75bb      	strb	r3, [r7, #22]
                break;
 8012e30:	e008      	b.n	8012e44 <phhalHw_Pn5180_SetCardMode+0x4a0>

            case PHHAL_HW_RF_RX_DATARATE_LOW:
            case PHHAL_HW_RF_RX_DATARATE_FAST_LOW:
            case PHHAL_HW_RF_DATARATE_212:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 8012e32:	f240 2323 	movw	r3, #547	@ 0x223
 8012e36:	e0a7      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>

            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012e38:	23ff      	movs	r3, #255	@ 0xff
 8012e3a:	75bb      	strb	r3, [r7, #22]
                break;
 8012e3c:	e002      	b.n	8012e44 <phhalHw_Pn5180_SetCardMode+0x4a0>

            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012e3e:	f240 2321 	movw	r3, #545	@ 0x221
 8012e42:	e0a1      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }
        break;
 8012e44:	e07e      	b.n	8012f44 <phhalHw_Pn5180_SetCardMode+0x5a0>

    case PHHAL_HW_CARDTYPE_I18000P3M3:

        switch (wTxDataRate)
 8012e46:	897b      	ldrh	r3, [r7, #10]
 8012e48:	2b11      	cmp	r3, #17
 8012e4a:	d002      	beq.n	8012e52 <phhalHw_Pn5180_SetCardMode+0x4ae>
 8012e4c:	2bff      	cmp	r3, #255	@ 0xff
 8012e4e:	d00c      	beq.n	8012e6a <phhalHw_Pn5180_SetCardMode+0x4c6>
 8012e50:	e00e      	b.n	8012e70 <phhalHw_Pn5180_SetCardMode+0x4cc>
        {
            case PHHAL_HW_RF_TX_DATARATE_I18000P3M3:
                /* Subcarrier check */
                if ((wSubcarrier != PHHAL_HW_SUBCARRIER_DUAL) &&
 8012e52:	88fb      	ldrh	r3, [r7, #6]
 8012e54:	2b01      	cmp	r3, #1
 8012e56:	d005      	beq.n	8012e64 <phhalHw_Pn5180_SetCardMode+0x4c0>
 8012e58:	88fb      	ldrh	r3, [r7, #6]
 8012e5a:	2b02      	cmp	r3, #2
 8012e5c:	d002      	beq.n	8012e64 <phhalHw_Pn5180_SetCardMode+0x4c0>
                    (wSubcarrier != PHHAL_HW_SUBCARRIER_QUAD))
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012e5e:	f240 2321 	movw	r3, #545	@ 0x221
 8012e62:	e091      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }

                bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO180003M3_TARI_9_44_ASK;
 8012e64:	2310      	movs	r3, #16
 8012e66:	75fb      	strb	r3, [r7, #23]
                break;
 8012e68:	e005      	b.n	8012e76 <phhalHw_Pn5180_SetCardMode+0x4d2>

            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012e6a:	23ff      	movs	r3, #255	@ 0xff
 8012e6c:	75fb      	strb	r3, [r7, #23]
                break;
 8012e6e:	e002      	b.n	8012e76 <phhalHw_Pn5180_SetCardMode+0x4d2>

            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012e70:	f240 2321 	movw	r3, #545	@ 0x221
 8012e74:	e088      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }

        switch (wRxDataRate)
 8012e76:	893b      	ldrh	r3, [r7, #8]
 8012e78:	2b16      	cmp	r3, #22
 8012e7a:	dc0f      	bgt.n	8012e9c <phhalHw_Pn5180_SetCardMode+0x4f8>
 8012e7c:	2b13      	cmp	r3, #19
 8012e7e:	db1f      	blt.n	8012ec0 <phhalHw_Pn5180_SetCardMode+0x51c>
 8012e80:	3b13      	subs	r3, #19
 8012e82:	2b03      	cmp	r3, #3
 8012e84:	d81c      	bhi.n	8012ec0 <phhalHw_Pn5180_SetCardMode+0x51c>
 8012e86:	a201      	add	r2, pc, #4	@ (adr r2, 8012e8c <phhalHw_Pn5180_SetCardMode+0x4e8>)
 8012e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e8c:	08012ea3 	.word	0x08012ea3
 8012e90:	08012eaf 	.word	0x08012eaf
 8012e94:	08012ea9 	.word	0x08012ea9
 8012e98:	08012eb5 	.word	0x08012eb5
 8012e9c:	2bff      	cmp	r3, #255	@ 0xff
 8012e9e:	d00c      	beq.n	8012eba <phhalHw_Pn5180_SetCardMode+0x516>
 8012ea0:	e00e      	b.n	8012ec0 <phhalHw_Pn5180_SetCardMode+0x51c>
        {
            case PHHAL_HW_RX_I18000P3M3_FL_423_MAN2:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO180003M3_MANCH424_2_PERIOD;
 8012ea2:	2390      	movs	r3, #144	@ 0x90
 8012ea4:	75bb      	strb	r3, [r7, #22]
                break;
 8012ea6:	e00e      	b.n	8012ec6 <phhalHw_Pn5180_SetCardMode+0x522>
            case PHHAL_HW_RX_I18000P3M3_FL_423_MAN4:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO180003M3_MANCH424_4_PERIOD;
 8012ea8:	238f      	movs	r3, #143	@ 0x8f
 8012eaa:	75bb      	strb	r3, [r7, #22]
                break;
 8012eac:	e00b      	b.n	8012ec6 <phhalHw_Pn5180_SetCardMode+0x522>
            case PHHAL_HW_RX_I18000P3M3_FL_847_MAN2:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO180003M3_MANCH848_2_PERIOD;
 8012eae:	2392      	movs	r3, #146	@ 0x92
 8012eb0:	75bb      	strb	r3, [r7, #22]
                break;
 8012eb2:	e008      	b.n	8012ec6 <phhalHw_Pn5180_SetCardMode+0x522>
            case PHHAL_HW_RX_I18000P3M3_FL_847_MAN4:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO180003M3_MANCH848_4_PERIOD;
 8012eb4:	2391      	movs	r3, #145	@ 0x91
 8012eb6:	75bb      	strb	r3, [r7, #22]
                break;
 8012eb8:	e005      	b.n	8012ec6 <phhalHw_Pn5180_SetCardMode+0x522>
            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012eba:	23ff      	movs	r3, #255	@ 0xff
 8012ebc:	75bb      	strb	r3, [r7, #22]
                break;
 8012ebe:	e002      	b.n	8012ec6 <phhalHw_Pn5180_SetCardMode+0x522>
            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012ec0:	f240 2321 	movw	r3, #545	@ 0x221
 8012ec4:	e060      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }
        break;
 8012ec6:	e03d      	b.n	8012f44 <phhalHw_Pn5180_SetCardMode+0x5a0>

    case PHHAL_HW_CARDTYPE_I18092M_ACTIVE_106:
    case PHHAL_HW_CARDTYPE_I18092M_ACTIVE_212:
    case PHHAL_HW_CARDTYPE_I18092M_ACTIVE_424:

        switch (wTxDataRate)
 8012ec8:	897b      	ldrh	r3, [r7, #10]
 8012eca:	2bff      	cmp	r3, #255	@ 0xff
 8012ecc:	d013      	beq.n	8012ef6 <phhalHw_Pn5180_SetCardMode+0x552>
 8012ece:	2bff      	cmp	r3, #255	@ 0xff
 8012ed0:	dc14      	bgt.n	8012efc <phhalHw_Pn5180_SetCardMode+0x558>
 8012ed2:	2b02      	cmp	r3, #2
 8012ed4:	d00c      	beq.n	8012ef0 <phhalHw_Pn5180_SetCardMode+0x54c>
 8012ed6:	2b02      	cmp	r3, #2
 8012ed8:	dc10      	bgt.n	8012efc <phhalHw_Pn5180_SetCardMode+0x558>
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d002      	beq.n	8012ee4 <phhalHw_Pn5180_SetCardMode+0x540>
 8012ede:	2b01      	cmp	r3, #1
 8012ee0:	d003      	beq.n	8012eea <phhalHw_Pn5180_SetCardMode+0x546>
 8012ee2:	e00b      	b.n	8012efc <phhalHw_Pn5180_SetCardMode+0x558>
        {
            case PHHAL_HW_RF_DATARATE_106:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AI_106_106;
 8012ee4:	230a      	movs	r3, #10
 8012ee6:	75fb      	strb	r3, [r7, #23]
                break;
 8012ee8:	e00b      	b.n	8012f02 <phhalHw_Pn5180_SetCardMode+0x55e>

            case PHHAL_HW_RF_DATARATE_212:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AI_212_212;
 8012eea:	230b      	movs	r3, #11
 8012eec:	75fb      	strb	r3, [r7, #23]
            break;
 8012eee:	e008      	b.n	8012f02 <phhalHw_Pn5180_SetCardMode+0x55e>

            case PHHAL_HW_RF_DATARATE_424:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AI_424_424;
 8012ef0:	230c      	movs	r3, #12
 8012ef2:	75fb      	strb	r3, [r7, #23]
                break;
 8012ef4:	e005      	b.n	8012f02 <phhalHw_Pn5180_SetCardMode+0x55e>

            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012ef6:	23ff      	movs	r3, #255	@ 0xff
 8012ef8:	75fb      	strb	r3, [r7, #23]
                break;
 8012efa:	e002      	b.n	8012f02 <phhalHw_Pn5180_SetCardMode+0x55e>

            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012efc:	f240 2321 	movw	r3, #545	@ 0x221
 8012f00:	e042      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }

        switch (wRxDataRate)
 8012f02:	893b      	ldrh	r3, [r7, #8]
 8012f04:	2bff      	cmp	r3, #255	@ 0xff
 8012f06:	d013      	beq.n	8012f30 <phhalHw_Pn5180_SetCardMode+0x58c>
 8012f08:	2bff      	cmp	r3, #255	@ 0xff
 8012f0a:	dc14      	bgt.n	8012f36 <phhalHw_Pn5180_SetCardMode+0x592>
 8012f0c:	2b02      	cmp	r3, #2
 8012f0e:	d00c      	beq.n	8012f2a <phhalHw_Pn5180_SetCardMode+0x586>
 8012f10:	2b02      	cmp	r3, #2
 8012f12:	dc10      	bgt.n	8012f36 <phhalHw_Pn5180_SetCardMode+0x592>
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	d002      	beq.n	8012f1e <phhalHw_Pn5180_SetCardMode+0x57a>
 8012f18:	2b01      	cmp	r3, #1
 8012f1a:	d003      	beq.n	8012f24 <phhalHw_Pn5180_SetCardMode+0x580>
 8012f1c:	e00b      	b.n	8012f36 <phhalHw_Pn5180_SetCardMode+0x592>
        {
            case PHHAL_HW_RF_DATARATE_106:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AI_106;
 8012f1e:	238a      	movs	r3, #138	@ 0x8a
 8012f20:	75bb      	strb	r3, [r7, #22]
                break;
 8012f22:	e00b      	b.n	8012f3c <phhalHw_Pn5180_SetCardMode+0x598>

            case PHHAL_HW_RF_DATARATE_212:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AI_212;
 8012f24:	238b      	movs	r3, #139	@ 0x8b
 8012f26:	75bb      	strb	r3, [r7, #22]
            break;
 8012f28:	e008      	b.n	8012f3c <phhalHw_Pn5180_SetCardMode+0x598>

            case PHHAL_HW_RF_DATARATE_424:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AI_424;
 8012f2a:	238c      	movs	r3, #140	@ 0x8c
 8012f2c:	75bb      	strb	r3, [r7, #22]
                break;
 8012f2e:	e005      	b.n	8012f3c <phhalHw_Pn5180_SetCardMode+0x598>

            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8012f30:	23ff      	movs	r3, #255	@ 0xff
 8012f32:	75bb      	strb	r3, [r7, #22]
                break;
 8012f34:	e002      	b.n	8012f3c <phhalHw_Pn5180_SetCardMode+0x598>

            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012f36:	f240 2321 	movw	r3, #545	@ 0x221
 8012f3a:	e025      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }

        break;
 8012f3c:	e002      	b.n	8012f44 <phhalHw_Pn5180_SetCardMode+0x5a0>

    case PHHAL_HW_CARDTYPE_ICODEEPCUID:
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012f3e:	f240 2321 	movw	r3, #545	@ 0x221
 8012f42:	e021      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
    }

    if((PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX != bTxConfig) || (PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX != bRxConfig))
 8012f44:	7dfb      	ldrb	r3, [r7, #23]
 8012f46:	2bff      	cmp	r3, #255	@ 0xff
 8012f48:	d102      	bne.n	8012f50 <phhalHw_Pn5180_SetCardMode+0x5ac>
 8012f4a:	7dbb      	ldrb	r3, [r7, #22]
 8012f4c:	2bff      	cmp	r3, #255	@ 0xff
 8012f4e:	d00c      	beq.n	8012f6a <phhalHw_Pn5180_SetCardMode+0x5c6>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp,
 8012f50:	7dba      	ldrb	r2, [r7, #22]
 8012f52:	7dfb      	ldrb	r3, [r7, #23]
 8012f54:	4619      	mov	r1, r3
 8012f56:	68f8      	ldr	r0, [r7, #12]
 8012f58:	f7fe ffc8 	bl	8011eec <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 8012f5c:	4603      	mov	r3, r0
 8012f5e:	82bb      	strh	r3, [r7, #20]
 8012f60:	8abb      	ldrh	r3, [r7, #20]
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	d001      	beq.n	8012f6a <phhalHw_Pn5180_SetCardMode+0x5c6>
 8012f66:	8abb      	ldrh	r3, [r7, #20]
 8012f68:	e00e      	b.n	8012f88 <phhalHw_Pn5180_SetCardMode+0x5e4>
            (uint8_t) bTxConfig,
            (uint8_t) bRxConfig ));
    }

    /* If Datarate is changed, then Update Data-rate in shadow for parity setting */
    if(wTxDataRate != PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX)
 8012f6a:	897b      	ldrh	r3, [r7, #10]
 8012f6c:	2bff      	cmp	r3, #255	@ 0xff
 8012f6e:	d003      	beq.n	8012f78 <phhalHw_Pn5180_SetCardMode+0x5d4>
    {
        pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TXDATARATE_FRAMING] = wTxDataRate;
 8012f70:	68fb      	ldr	r3, [r7, #12]
 8012f72:	897a      	ldrh	r2, [r7, #10]
 8012f74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    }
    if(wRxDataRate != PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX)
 8012f78:	893b      	ldrh	r3, [r7, #8]
 8012f7a:	2bff      	cmp	r3, #255	@ 0xff
 8012f7c:	d003      	beq.n	8012f86 <phhalHw_Pn5180_SetCardMode+0x5e2>
    {
        pDataParams->wCfgShadow[PHHAL_HW_CONFIG_RXDATARATE_FRAMING] = wRxDataRate;
 8012f7e:	68fb      	ldr	r3, [r7, #12]
 8012f80:	893a      	ldrh	r2, [r7, #8]
 8012f82:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
    }

    return PH_ERR_SUCCESS;
 8012f86:	2300      	movs	r3, #0
}
 8012f88:	4618      	mov	r0, r3
 8012f8a:	3718      	adds	r7, #24
 8012f8c:	46bd      	mov	sp, r7
 8012f8e:	bd80      	pop	{r7, pc}

08012f90 <phhalHw_Pn5180_SetTmo>:
phStatus_t phhalHw_Pn5180_SetTmo(
    phhalHw_Pn5180_DataParams_t *pDataParams,
    uint16_t wTimeout,
    uint8_t  bUnit
    )
{
 8012f90:	b580      	push	{r7, lr}
 8012f92:	b088      	sub	sp, #32
 8012f94:	af02      	add	r7, sp, #8
 8012f96:	6078      	str	r0, [r7, #4]
 8012f98:	460b      	mov	r3, r1
 8012f9a:	807b      	strh	r3, [r7, #2]
 8012f9c:	4613      	mov	r3, r2
 8012f9e:	707b      	strb	r3, [r7, #1]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint32_t    PH_MEMLOC_REM wPrescaler;
    uint32_t    PH_MEMLOC_REM dwLoadValue;
    uint16_t    PH_MEMLOC_REM wUDigitalDelay;

    wUDigitalDelay = 0U;
 8012fa0:	2300      	movs	r3, #0
 8012fa2:	81bb      	strh	r3, [r7, #12]
    /* Parameter check */
    if ((bUnit != PHHAL_HW_TIME_MICROSECONDS) && (bUnit != PHHAL_HW_TIME_MILLISECONDS))
 8012fa4:	787b      	ldrb	r3, [r7, #1]
 8012fa6:	2b00      	cmp	r3, #0
 8012fa8:	d005      	beq.n	8012fb6 <phhalHw_Pn5180_SetTmo+0x26>
 8012faa:	787b      	ldrb	r3, [r7, #1]
 8012fac:	2b01      	cmp	r3, #1
 8012fae:	d002      	beq.n	8012fb6 <phhalHw_Pn5180_SetTmo+0x26>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012fb0:	f240 2321 	movw	r3, #545	@ 0x221
 8012fb4:	e051      	b.n	801305a <phhalHw_Pn5180_SetTmo+0xca>
    }

    if(wTimeout == 0U)
 8012fb6:	887b      	ldrh	r3, [r7, #2]
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	d101      	bne.n	8012fc0 <phhalHw_Pn5180_SetTmo+0x30>
    {
        return PH_ERR_SUCCESS;
 8012fbc:	2300      	movs	r3, #0
 8012fbe:	e04c      	b.n	801305a <phhalHw_Pn5180_SetTmo+0xca>
    }

    if (bUnit == PHHAL_HW_TIME_MICROSECONDS)
 8012fc0:	787b      	ldrb	r3, [r7, #1]
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d125      	bne.n	8013012 <phhalHw_Pn5180_SetTmo+0x82>
    {
        if (pDataParams->wFirmwareVer < 0x308U)
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 8012fcc:	f5b3 7f42 	cmp.w	r3, #776	@ 0x308
 8012fd0:	d20d      	bcs.n	8012fee <phhalHw_Pn5180_SetTmo+0x5e>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Int_GetDigiDelay(
 8012fd2:	f107 030c 	add.w	r3, r7, #12
 8012fd6:	461a      	mov	r2, r3
 8012fd8:	2101      	movs	r1, #1
 8012fda:	6878      	ldr	r0, [r7, #4]
 8012fdc:	f000 f966 	bl	80132ac <phhalHw_Pn5180_Int_GetDigiDelay>
 8012fe0:	4603      	mov	r3, r0
 8012fe2:	81fb      	strh	r3, [r7, #14]
 8012fe4:	89fb      	ldrh	r3, [r7, #14]
 8012fe6:	2b00      	cmp	r3, #0
 8012fe8:	d001      	beq.n	8012fee <phhalHw_Pn5180_SetTmo+0x5e>
 8012fea:	89fb      	ldrh	r3, [r7, #14]
 8012fec:	e035      	b.n	801305a <phhalHw_Pn5180_SetTmo+0xca>
                PH_ON,
                &wUDigitalDelay));
        }

        /* here wTimeout will be in uS */
        wPrescaler = 0x00U;
 8012fee:	2300      	movs	r3, #0
 8012ff0:	617b      	str	r3, [r7, #20]
        /*Reducing the division by 2 digits to retain the 2 digit decimal places which were getting wiped out*/
        dwLoadValue =(uint32_t) ( PHHAL_HW_PN5180_MAX_FREQ / (PHHAL_HW_PN5180_CONVERSION_US_SEC/100));
 8012ff2:	f240 534c 	movw	r3, #1356	@ 0x54c
 8012ff6:	613b      	str	r3, [r7, #16]
        /*Restoring the division done in the earlier step*/
        dwLoadValue =(uint32_t) (((wTimeout + wUDigitalDelay) * dwLoadValue)/100);
 8012ff8:	887b      	ldrh	r3, [r7, #2]
 8012ffa:	89ba      	ldrh	r2, [r7, #12]
 8012ffc:	4413      	add	r3, r2
 8012ffe:	461a      	mov	r2, r3
 8013000:	693b      	ldr	r3, [r7, #16]
 8013002:	fb02 f303 	mul.w	r3, r2, r3
 8013006:	4a17      	ldr	r2, [pc, #92]	@ (8013064 <phhalHw_Pn5180_SetTmo+0xd4>)
 8013008:	fba2 2303 	umull	r2, r3, r2, r3
 801300c:	095b      	lsrs	r3, r3, #5
 801300e:	613b      	str	r3, [r7, #16]
 8013010:	e00f      	b.n	8013032 <phhalHw_Pn5180_SetTmo+0xa2>
    }
    else
    {
        wPrescaler = 0x3CU;
 8013012:	233c      	movs	r3, #60	@ 0x3c
 8013014:	617b      	str	r3, [r7, #20]
        if(wTimeout <= PHHAL_HW_PN5180_MAX_TIME_DELAY_MS)
 8013016:	887b      	ldrh	r3, [r7, #2]
 8013018:	f644 5248 	movw	r2, #19784	@ 0x4d48
 801301c:	4293      	cmp	r3, r2
 801301e:	d805      	bhi.n	801302c <phhalHw_Pn5180_SetTmo+0x9c>
        {
            dwLoadValue =(uint32_t) (  wTimeout * ( PHHAL_HW_PN5180_MIN_FREQ  / PHHAL_HW_PN5180_CONVERSION_MS_SEC) );
 8013020:	887b      	ldrh	r3, [r7, #2]
 8013022:	2235      	movs	r2, #53	@ 0x35
 8013024:	fb02 f303 	mul.w	r3, r2, r3
 8013028:	613b      	str	r3, [r7, #16]
 801302a:	e002      	b.n	8013032 <phhalHw_Pn5180_SetTmo+0xa2>
        }
        else
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
 801302c:	f240 2322 	movw	r3, #546	@ 0x222
 8013030:	e013      	b.n	801305a <phhalHw_Pn5180_SetTmo+0xca>
        }
    }

    PH_CHECK_SUCCESS_FCT(statusTmp,
 8013032:	693b      	ldr	r3, [r7, #16]
 8013034:	9301      	str	r3, [sp, #4]
 8013036:	697b      	ldr	r3, [r7, #20]
 8013038:	9300      	str	r3, [sp, #0]
 801303a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 801303e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013042:	210f      	movs	r1, #15
 8013044:	6878      	ldr	r0, [r7, #4]
 8013046:	f7ff f938 	bl	80122ba <phhalHw_Pn5180_TimerStart>
 801304a:	4603      	mov	r3, r0
 801304c:	81fb      	strh	r3, [r7, #14]
 801304e:	89fb      	ldrh	r3, [r7, #14]
 8013050:	2b00      	cmp	r3, #0
 8013052:	d001      	beq.n	8013058 <phhalHw_Pn5180_SetTmo+0xc8>
 8013054:	89fb      	ldrh	r3, [r7, #14]
 8013056:	e000      	b.n	801305a <phhalHw_Pn5180_SetTmo+0xca>
        TIMER1_CONFIG_T1_STOP_ON_RX_STARTED_MASK,
        wPrescaler,
        dwLoadValue
        ));

    return PH_ERR_SUCCESS;
 8013058:	2300      	movs	r3, #0
}
 801305a:	4618      	mov	r0, r3
 801305c:	3718      	adds	r7, #24
 801305e:	46bd      	mov	sp, r7
 8013060:	bd80      	pop	{r7, pc}
 8013062:	bf00      	nop
 8013064:	51eb851f 	.word	0x51eb851f

08013068 <phhalHw_Pn5180_Int_Wait>:

phStatus_t phhalHw_Pn5180_Int_Wait(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint32_t dwLoadValue,
    uint32_t wPrescaler)
{
 8013068:	b580      	push	{r7, lr}
 801306a:	b094      	sub	sp, #80	@ 0x50
 801306c:	af02      	add	r7, sp, #8
 801306e:	60f8      	str	r0, [r7, #12]
 8013070:	60b9      	str	r1, [r7, #8]
 8013072:	607a      	str	r2, [r7, #4]
    uint8_t     PH_MEMLOC_BUF wRegTypeValueSets[18];
    uint16_t    PH_MEMLOC_REM wSizeOfRegTypeValueSets;
    uint32_t    PH_MEMLOC_REM dwIrqStatusReg;

    /* Setting Timer1 & Reload value Registers */
    bTmrConfigReg = TIMER0_CONFIG;
 8013074:	230e      	movs	r3, #14
 8013076:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    bTmrReloadReg = TIMER0_RELOAD;
 801307a:	230b      	movs	r3, #11
 801307c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    dwEnableMask = TIMER0_CONFIG_T0_ENABLE_MASK;
 8013080:	2301      	movs	r3, #1
 8013082:	643b      	str	r3, [r7, #64]	@ 0x40

    /*write 0 to stop timer1*/
    wSizeOfRegTypeValueSets = 0U;
 8013084:	2300      	movs	r3, #0
 8013086:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = bTmrConfigReg;
 8013088:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801308a:	1c5a      	adds	r2, r3, #1
 801308c:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 801308e:	3348      	adds	r3, #72	@ 0x48
 8013090:	443b      	add	r3, r7
 8013092:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8013096:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE;
 801309a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801309c:	1c5a      	adds	r2, r3, #1
 801309e:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80130a0:	3348      	adds	r3, #72	@ 0x48
 80130a2:	443b      	add	r3, r7
 80130a4:	2201      	movs	r2, #1
 80130a6:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 80130aa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80130ac:	1c5a      	adds	r2, r3, #1
 80130ae:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80130b0:	3348      	adds	r3, #72	@ 0x48
 80130b2:	443b      	add	r3, r7
 80130b4:	2200      	movs	r2, #0
 80130b6:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 80130ba:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80130bc:	1c5a      	adds	r2, r3, #1
 80130be:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80130c0:	3348      	adds	r3, #72	@ 0x48
 80130c2:	443b      	add	r3, r7
 80130c4:	2200      	movs	r2, #0
 80130c6:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 80130ca:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80130cc:	1c5a      	adds	r2, r3, #1
 80130ce:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80130d0:	3348      	adds	r3, #72	@ 0x48
 80130d2:	443b      	add	r3, r7
 80130d4:	2200      	movs	r2, #0
 80130d6:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 80130da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80130dc:	1c5a      	adds	r2, r3, #1
 80130de:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80130e0:	3348      	adds	r3, #72	@ 0x48
 80130e2:	443b      	add	r3, r7
 80130e4:	2200      	movs	r2, #0
 80130e6:	f803 2c2c 	strb.w	r2, [r3, #-44]

    /*load the timer 2 reload value*/
    dwTemp = (dwLoadValue & TMR_RELOAD_VALUE_MASK);
 80130ea:	68bb      	ldr	r3, [r7, #8]
 80130ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80130f0:	63bb      	str	r3, [r7, #56]	@ 0x38
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = bTmrReloadReg;
 80130f2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80130f4:	1c5a      	adds	r2, r3, #1
 80130f6:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80130f8:	3348      	adds	r3, #72	@ 0x48
 80130fa:	443b      	add	r3, r7
 80130fc:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8013100:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE;
 8013104:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8013106:	1c5a      	adds	r2, r3, #1
 8013108:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 801310a:	3348      	adds	r3, #72	@ 0x48
 801310c:	443b      	add	r3, r7
 801310e:	2201      	movs	r2, #1
 8013110:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8013114:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8013116:	1c5a      	adds	r2, r3, #1
 8013118:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 801311a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801311c:	b2d2      	uxtb	r2, r2
 801311e:	3348      	adds	r3, #72	@ 0x48
 8013120:	443b      	add	r3, r7
 8013122:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 8013126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013128:	0a1a      	lsrs	r2, r3, #8
 801312a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801312c:	1c59      	adds	r1, r3, #1
 801312e:	87f9      	strh	r1, [r7, #62]	@ 0x3e
 8013130:	b2d2      	uxtb	r2, r2
 8013132:	3348      	adds	r3, #72	@ 0x48
 8013134:	443b      	add	r3, r7
 8013136:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 801313a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801313c:	0c1a      	lsrs	r2, r3, #16
 801313e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8013140:	1c59      	adds	r1, r3, #1
 8013142:	87f9      	strh	r1, [r7, #62]	@ 0x3e
 8013144:	b2d2      	uxtb	r2, r2
 8013146:	3348      	adds	r3, #72	@ 0x48
 8013148:	443b      	add	r3, r7
 801314a:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 801314e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013150:	0e1a      	lsrs	r2, r3, #24
 8013152:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8013154:	1c59      	adds	r1, r3, #1
 8013156:	87f9      	strh	r1, [r7, #62]	@ 0x3e
 8013158:	b2d2      	uxtb	r2, r2
 801315a:	3348      	adds	r3, #72	@ 0x48
 801315c:	443b      	add	r3, r7
 801315e:	f803 2c2c 	strb.w	r2, [r3, #-44]

    dwStartCond = TIMER0_CONFIG_T0_START_NOW_MASK;
 8013162:	2340      	movs	r3, #64	@ 0x40
 8013164:	637b      	str	r3, [r7, #52]	@ 0x34
    dwStopCond = 0x00U;
 8013166:	2300      	movs	r3, #0
 8013168:	633b      	str	r3, [r7, #48]	@ 0x30

    /* T2_MODE_SEL is defined by ePrescaler, 0x01U enables the timer */
    dwTemp = (dwStartCond | dwStopCond | wPrescaler | dwEnableMask);
 801316a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801316c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801316e:	431a      	orrs	r2, r3
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	4313      	orrs	r3, r2
 8013174:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013176:	4313      	orrs	r3, r2
 8013178:	63bb      	str	r3, [r7, #56]	@ 0x38

    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = bTmrConfigReg;
 801317a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801317c:	1c5a      	adds	r2, r3, #1
 801317e:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 8013180:	3348      	adds	r3, #72	@ 0x48
 8013182:	443b      	add	r3, r7
 8013184:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8013188:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE;
 801318c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801318e:	1c5a      	adds	r2, r3, #1
 8013190:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 8013192:	3348      	adds	r3, #72	@ 0x48
 8013194:	443b      	add	r3, r7
 8013196:	2201      	movs	r2, #1
 8013198:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 801319c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801319e:	1c5a      	adds	r2, r3, #1
 80131a0:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80131a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80131a4:	b2d2      	uxtb	r2, r2
 80131a6:	3348      	adds	r3, #72	@ 0x48
 80131a8:	443b      	add	r3, r7
 80131aa:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 80131ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131b0:	0a1a      	lsrs	r2, r3, #8
 80131b2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80131b4:	1c59      	adds	r1, r3, #1
 80131b6:	87f9      	strh	r1, [r7, #62]	@ 0x3e
 80131b8:	b2d2      	uxtb	r2, r2
 80131ba:	3348      	adds	r3, #72	@ 0x48
 80131bc:	443b      	add	r3, r7
 80131be:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 80131c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131c4:	0c1a      	lsrs	r2, r3, #16
 80131c6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80131c8:	1c59      	adds	r1, r3, #1
 80131ca:	87f9      	strh	r1, [r7, #62]	@ 0x3e
 80131cc:	b2d2      	uxtb	r2, r2
 80131ce:	3348      	adds	r3, #72	@ 0x48
 80131d0:	443b      	add	r3, r7
 80131d2:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 80131d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131d8:	0e1a      	lsrs	r2, r3, #24
 80131da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80131dc:	1c59      	adds	r1, r3, #1
 80131de:	87f9      	strh	r1, [r7, #62]	@ 0x3e
 80131e0:	b2d2      	uxtb	r2, r2
 80131e2:	3348      	adds	r3, #72	@ 0x48
 80131e4:	443b      	add	r3, r7
 80131e6:	f803 2c2c 	strb.w	r2, [r3, #-44]

    /* Clear Interrupt  */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, IRQ_SET_CLEAR_TIMER0_IRQ_CLR_MASK));
 80131ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80131ee:	2103      	movs	r1, #3
 80131f0:	68f8      	ldr	r0, [r7, #12]
 80131f2:	f7fd ff81 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 80131f6:	4603      	mov	r3, r0
 80131f8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80131fa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d001      	beq.n	8013204 <phhalHw_Pn5180_Int_Wait+0x19c>
 8013200:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013202:	e04f      	b.n	80132a4 <phhalHw_Pn5180_Int_Wait+0x23c>
    phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL);
 8013204:	68fb      	ldr	r3, [r7, #12]
 8013206:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 801320a:	2300      	movs	r3, #0
 801320c:	2201      	movs	r2, #1
 801320e:	2100      	movs	r1, #0
 8013210:	f005 fec2 	bl	8018f98 <phOsal_EventClear>
    /* Enable IRQ source */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_ENABLE, IRQ_ENABLE_TIMER0_IRQ_SET_ENABLE_MASK));
 8013214:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013218:	2101      	movs	r1, #1
 801321a:	68f8      	ldr	r0, [r7, #12]
 801321c:	f7fd ff6c 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 8013220:	4603      	mov	r3, r0
 8013222:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8013224:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013226:	2b00      	cmp	r3, #0
 8013228:	d001      	beq.n	801322e <phhalHw_Pn5180_Int_Wait+0x1c6>
 801322a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801322c:	e03a      	b.n	80132a4 <phhalHw_Pn5180_Int_Wait+0x23c>
    /*Start the timer*/
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple( pDataParams, wRegTypeValueSets, wSizeOfRegTypeValueSets));
 801322e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8013230:	f107 031c 	add.w	r3, r7, #28
 8013234:	4619      	mov	r1, r3
 8013236:	68f8      	ldr	r0, [r7, #12]
 8013238:	f7fe f8c0 	bl	80113bc <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 801323c:	4603      	mov	r3, r0
 801323e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8013240:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013242:	2b00      	cmp	r3, #0
 8013244:	d001      	beq.n	801324a <phhalHw_Pn5180_Int_Wait+0x1e2>
 8013246:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013248:	e02c      	b.n	80132a4 <phhalHw_Pn5180_Int_Wait+0x23c>

    uint32_t irqEnable;
    phhalHw_Pn5180_Instr_ReadRegister(pDataParams, IRQ_ENABLE, &irqEnable);
 801324a:	f107 0314 	add.w	r3, r7, #20
 801324e:	461a      	mov	r2, r3
 8013250:	2101      	movs	r1, #1
 8013252:	68f8      	ldr	r0, [r7, #12]
 8013254:	f7fe f964 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>

    uint32_t irqStatus;
    phhalHw_Pn5180_Instr_ReadRegister(pDataParams, IRQ_STATUS, &irqStatus);
 8013258:	f107 0310 	add.w	r3, r7, #16
 801325c:	461a      	mov	r2, r3
 801325e:	2102      	movs	r1, #2
 8013260:	68f8      	ldr	r0, [r7, #12]
 8013262:	f7fe f95d 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>

    /* Wait for the timer0 to expire. */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_WaitIrq(pDataParams,PH_ON,PH_OFF,IRQ_STATUS_TIMER0_IRQ_MASK,&dwIrqStatusReg));
 8013266:	f107 0318 	add.w	r3, r7, #24
 801326a:	9300      	str	r3, [sp, #0]
 801326c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013270:	2200      	movs	r2, #0
 8013272:	2101      	movs	r1, #1
 8013274:	68f8      	ldr	r0, [r7, #12]
 8013276:	f000 fbd5 	bl	8013a24 <phhalHw_Pn5180_WaitIrq>
 801327a:	4603      	mov	r3, r0
 801327c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801327e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013280:	2b00      	cmp	r3, #0
 8013282:	d001      	beq.n	8013288 <phhalHw_Pn5180_Int_Wait+0x220>
 8013284:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013286:	e00d      	b.n	80132a4 <phhalHw_Pn5180_Int_Wait+0x23c>

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams,TIMER0_CONFIG, (uint32_t)(~TIMER0_CONFIG_T0_ENABLE_MASK)));
 8013288:	f06f 0201 	mvn.w	r2, #1
 801328c:	210e      	movs	r1, #14
 801328e:	68f8      	ldr	r0, [r7, #12]
 8013290:	f7fe f81e 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8013294:	4603      	mov	r3, r0
 8013296:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8013298:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801329a:	2b00      	cmp	r3, #0
 801329c:	d001      	beq.n	80132a2 <phhalHw_Pn5180_Int_Wait+0x23a>
 801329e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80132a0:	e000      	b.n	80132a4 <phhalHw_Pn5180_Int_Wait+0x23c>
    return PH_ERR_SUCCESS;
 80132a2:	2300      	movs	r3, #0
}
 80132a4:	4618      	mov	r0, r3
 80132a6:	3748      	adds	r7, #72	@ 0x48
 80132a8:	46bd      	mov	sp, r7
 80132aa:	bd80      	pop	{r7, pc}

080132ac <phhalHw_Pn5180_Int_GetDigiDelay>:
phStatus_t phhalHw_Pn5180_Int_GetDigiDelay(
                                      phhalHw_Pn5180_DataParams_t * pDataParams,
                                      uint8_t bIsTimeout,
                                      uint16_t * pDelayUs
                                      )
{
 80132ac:	b480      	push	{r7}
 80132ae:	b087      	sub	sp, #28
 80132b0:	af00      	add	r7, sp, #0
 80132b2:	60f8      	str	r0, [r7, #12]
 80132b4:	460b      	mov	r3, r1
 80132b6:	607a      	str	r2, [r7, #4]
 80132b8:	72fb      	strb	r3, [r7, #11]
    uint16_t    PH_MEMLOC_REM wDataRate;
    uint8_t     PH_MEMLOC_REM bIndex;

    wDataRate = pDataParams->wCfgShadow[PHHAL_HW_CONFIG_RXDATARATE_FRAMING];
 80132ba:	68fb      	ldr	r3, [r7, #12]
 80132bc:	f8b3 306c 	ldrh.w	r3, [r3, #108]	@ 0x6c
 80132c0:	82fb      	strh	r3, [r7, #22]
    bIndex = pDataParams->bCardType - 1U;
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80132c8:	3b01      	subs	r3, #1
 80132ca:	757b      	strb	r3, [r7, #21]

    switch (pDataParams->bCardType)
 80132cc:	68fb      	ldr	r3, [r7, #12]
 80132ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80132d2:	3b01      	subs	r3, #1
 80132d4:	2b09      	cmp	r3, #9
 80132d6:	f200 8086 	bhi.w	80133e6 <phhalHw_Pn5180_Int_GetDigiDelay+0x13a>
 80132da:	a201      	add	r2, pc, #4	@ (adr r2, 80132e0 <phhalHw_Pn5180_Int_GetDigiDelay+0x34>)
 80132dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132e0:	08013309 	.word	0x08013309
 80132e4:	08013309 	.word	0x08013309
 80132e8:	08013347 	.word	0x08013347
 80132ec:	0801335f 	.word	0x0801335f
 80132f0:	08013375 	.word	0x08013375
 80132f4:	08013383 	.word	0x08013383
 80132f8:	080133e7 	.word	0x080133e7
 80132fc:	080133e7 	.word	0x080133e7
 8013300:	080133e7 	.word	0x080133e7
 8013304:	08013347 	.word	0x08013347
    {
    case PHHAL_HW_CARDTYPE_ISO14443A:
    case PHHAL_HW_CARDTYPE_ISO14443B:
        *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][wDataRate];
 8013308:	7d7a      	ldrb	r2, [r7, #21]
 801330a:	8afb      	ldrh	r3, [r7, #22]
 801330c:	493b      	ldr	r1, [pc, #236]	@ (80133fc <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 801330e:	0092      	lsls	r2, r2, #2
 8013310:	4413      	add	r3, r2
 8013312:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	801a      	strh	r2, [r3, #0]
        /* In a timeout case we have to add an additional delay */
        if (bIsTimeout != PH_OFF)
 801331a:	7afb      	ldrb	r3, [r7, #11]
 801331c:	2b00      	cmp	r3, #0
 801331e:	d005      	beq.n	801332c <phhalHw_Pn5180_Int_GetDigiDelay+0x80>
        {
            *pDelayUs = *pDelayUs + PHHAL_HW_PN5180_I14443_ADD_DELAY_US;
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	881b      	ldrh	r3, [r3, #0]
 8013324:	330f      	adds	r3, #15
 8013326:	b29a      	uxth	r2, r3
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	801a      	strh	r2, [r3, #0]
        }

        if(pDataParams->bJewelActivated == PH_ON)
 801332c:	68fb      	ldr	r3, [r7, #12]
 801332e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8013332:	2b01      	cmp	r3, #1
 8013334:	d15a      	bne.n	80133ec <phhalHw_Pn5180_Int_GetDigiDelay+0x140>
        {
            *pDelayUs += 2000U;
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	881b      	ldrh	r3, [r3, #0]
 801333a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 801333e:	b29a      	uxth	r2, r3
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	801a      	strh	r2, [r3, #0]
        }
        break;
 8013344:	e052      	b.n	80133ec <phhalHw_Pn5180_Int_GetDigiDelay+0x140>
    case PHHAL_HW_CARDTYPE_FELICA_212:
    case PHHAL_HW_CARDTYPE_FELICA_424:
        bIndex = PHHAL_HW_CARDTYPE_FELICA_212 - 1U;
 8013346:	2302      	movs	r3, #2
 8013348:	757b      	strb	r3, [r7, #21]
        *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][wDataRate];
 801334a:	7d7a      	ldrb	r2, [r7, #21]
 801334c:	8afb      	ldrh	r3, [r7, #22]
 801334e:	492b      	ldr	r1, [pc, #172]	@ (80133fc <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 8013350:	0092      	lsls	r2, r2, #2
 8013352:	4413      	add	r3, r2
 8013354:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	801a      	strh	r2, [r3, #0]
        break;
 801335c:	e047      	b.n	80133ee <phhalHw_Pn5180_Int_GetDigiDelay+0x142>
    case PHHAL_HW_CARDTYPE_ISO15693:
        *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][wDataRate - PHHAL_HW_RF_RX_DATARATE_LOW];
 801335e:	7d7a      	ldrb	r2, [r7, #21]
 8013360:	8afb      	ldrh	r3, [r7, #22]
 8013362:	3b0c      	subs	r3, #12
 8013364:	4925      	ldr	r1, [pc, #148]	@ (80133fc <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 8013366:	0092      	lsls	r2, r2, #2
 8013368:	4413      	add	r3, r2
 801336a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	801a      	strh	r2, [r3, #0]
        break;
 8013372:	e03c      	b.n	80133ee <phhalHw_Pn5180_Int_GetDigiDelay+0x142>
    case PHHAL_HW_CARDTYPE_ICODEEPCUID:
        *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][0];
 8013374:	7d7b      	ldrb	r3, [r7, #21]
 8013376:	4a21      	ldr	r2, [pc, #132]	@ (80133fc <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 8013378:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
 801337c:	687b      	ldr	r3, [r7, #4]
 801337e:	801a      	strh	r2, [r3, #0]
        break;
 8013380:	e035      	b.n	80133ee <phhalHw_Pn5180_Int_GetDigiDelay+0x142>
    case PHHAL_HW_CARDTYPE_I18000P3M3:
        switch (wDataRate)
 8013382:	8afb      	ldrh	r3, [r7, #22]
 8013384:	3b13      	subs	r3, #19
 8013386:	2b03      	cmp	r3, #3
 8013388:	d829      	bhi.n	80133de <phhalHw_Pn5180_Int_GetDigiDelay+0x132>
 801338a:	a201      	add	r2, pc, #4	@ (adr r2, 8013390 <phhalHw_Pn5180_Int_GetDigiDelay+0xe4>)
 801338c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013390:	080133a1 	.word	0x080133a1
 8013394:	080133bf 	.word	0x080133bf
 8013398:	080133af 	.word	0x080133af
 801339c:	080133cf 	.word	0x080133cf
        {
            case PHHAL_HW_RX_I18000P3M3_FL_423_MAN2:
                *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][0];
 80133a0:	7d7b      	ldrb	r3, [r7, #21]
 80133a2:	4a16      	ldr	r2, [pc, #88]	@ (80133fc <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 80133a4:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	801a      	strh	r2, [r3, #0]
                break;
 80133ac:	e01a      	b.n	80133e4 <phhalHw_Pn5180_Int_GetDigiDelay+0x138>
            case PHHAL_HW_RX_I18000P3M3_FL_423_MAN4:
                *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][1];
 80133ae:	7d7b      	ldrb	r3, [r7, #21]
 80133b0:	4a12      	ldr	r2, [pc, #72]	@ (80133fc <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 80133b2:	00db      	lsls	r3, r3, #3
 80133b4:	4413      	add	r3, r2
 80133b6:	885a      	ldrh	r2, [r3, #2]
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	801a      	strh	r2, [r3, #0]
                break;
 80133bc:	e012      	b.n	80133e4 <phhalHw_Pn5180_Int_GetDigiDelay+0x138>
            case PHHAL_HW_RX_I18000P3M3_FL_847_MAN2:
                *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][2];
 80133be:	7d7b      	ldrb	r3, [r7, #21]
 80133c0:	4a0e      	ldr	r2, [pc, #56]	@ (80133fc <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 80133c2:	00db      	lsls	r3, r3, #3
 80133c4:	4413      	add	r3, r2
 80133c6:	889a      	ldrh	r2, [r3, #4]
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	801a      	strh	r2, [r3, #0]
                break;
 80133cc:	e00a      	b.n	80133e4 <phhalHw_Pn5180_Int_GetDigiDelay+0x138>
            case PHHAL_HW_RX_I18000P3M3_FL_847_MAN4:
                *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][3];
 80133ce:	7d7b      	ldrb	r3, [r7, #21]
 80133d0:	4a0a      	ldr	r2, [pc, #40]	@ (80133fc <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 80133d2:	00db      	lsls	r3, r3, #3
 80133d4:	4413      	add	r3, r2
 80133d6:	88da      	ldrh	r2, [r3, #6]
 80133d8:	687b      	ldr	r3, [r7, #4]
 80133da:	801a      	strh	r2, [r3, #0]
                break;
 80133dc:	e002      	b.n	80133e4 <phhalHw_Pn5180_Int_GetDigiDelay+0x138>
            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 80133de:	f240 237f 	movw	r3, #639	@ 0x27f
 80133e2:	e005      	b.n	80133f0 <phhalHw_Pn5180_Int_GetDigiDelay+0x144>
        }
        break;
 80133e4:	e003      	b.n	80133ee <phhalHw_Pn5180_Int_GetDigiDelay+0x142>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 80133e6:	f240 237f 	movw	r3, #639	@ 0x27f
 80133ea:	e001      	b.n	80133f0 <phhalHw_Pn5180_Int_GetDigiDelay+0x144>
        break;
 80133ec:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 80133ee:	2300      	movs	r3, #0
}
 80133f0:	4618      	mov	r0, r3
 80133f2:	371c      	adds	r7, #28
 80133f4:	46bd      	mov	sp, r7
 80133f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133fa:	4770      	bx	lr
 80133fc:	08021fa4 	.word	0x08021fa4

08013400 <phhalHw_Pn5180_Receive_Int>:
                                      uint32_t dwIrqWaitFor,
                                      uint8_t ** ppRxBuffer,
                                      uint16_t * pRxLength,
                                      uint8_t    bIrqEnable
                                      )
{
 8013400:	b5b0      	push	{r4, r5, r7, lr}
 8013402:	b094      	sub	sp, #80	@ 0x50
 8013404:	af04      	add	r7, sp, #16
 8013406:	60f8      	str	r0, [r7, #12]
 8013408:	60b9      	str	r1, [r7, #8]
 801340a:	607a      	str	r2, [r7, #4]
 801340c:	603b      	str	r3, [r7, #0]
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 801340e:	2300      	movs	r3, #0
 8013410:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint32_t    PH_MEMLOC_REM dwIrqReg;
    uint8_t *   PH_MEMLOC_REM pTmpBuffer = NULL;
 8013412:	2300      	movs	r3, #0
 8013414:	627b      	str	r3, [r7, #36]	@ 0x24
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 8013416:	2300      	movs	r3, #0
 8013418:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t    PH_MEMLOC_REM wTmpBufferSize;
    uint32_t    PH_MEMLOC_REM dwValue;
    uint32_t    PH_MEMLOC_REM dwTemp;
    uint32_t    PH_MEMLOC_REM dwColPos = 0U;
 801341a:	2300      	movs	r3, #0
 801341c:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint32_t    PH_MEMLOC_REM dwRegister;
    uint16_t    PH_MEMLOC_REM wIndex = 0U;
 801341e:	2300      	movs	r3, #0
 8013420:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint8_t     PH_MEMLOC_REM bBitlen;
    uint8_t     PH_MEMLOC_REM aCrc[2];
    uint8_t     PH_MEMLOC_REM bBackup = 0U;
 8013422:	2300      	movs	r3, #0
 8013424:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    uint8_t     PH_MEMLOC_REM bRfActiveErrCause = 0U;
 8013428:	2300      	movs	r3, #0
 801342a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    /* Now wait for the IRQ */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WaitIrq(
 801342e:	f897 1050 	ldrb.w	r1, [r7, #80]	@ 0x50
 8013432:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8013436:	9300      	str	r3, [sp, #0]
 8013438:	68bb      	ldr	r3, [r7, #8]
 801343a:	2200      	movs	r2, #0
 801343c:	68f8      	ldr	r0, [r7, #12]
 801343e:	f000 faf1 	bl	8013a24 <phhalHw_Pn5180_WaitIrq>
 8013442:	4603      	mov	r3, r0
 8013444:	867b      	strh	r3, [r7, #50]	@ 0x32
 8013446:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8013448:	2b00      	cmp	r3, #0
 801344a:	d001      	beq.n	8013450 <phhalHw_Pn5180_Receive_Int+0x50>
 801344c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801344e:	e233      	b.n	80138b8 <phhalHw_Pn5180_Receive_Int+0x4b8>
        PH_OFF,
        dwIrqWaitFor,
        &dwIrqReg));

    /* If in active mode, retrieve the content of the RF_STATUS register */
    if (pDataParams->bActiveMode == PH_ON)
 8013450:	68fb      	ldr	r3, [r7, #12]
 8013452:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8013456:	2b01      	cmp	r3, #1
 8013458:	d10d      	bne.n	8013476 <phhalHw_Pn5180_Receive_Int+0x76>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegister(pDataParams, RF_STATUS, &dwRegister));
 801345a:	f107 0318 	add.w	r3, r7, #24
 801345e:	461a      	mov	r2, r3
 8013460:	211d      	movs	r1, #29
 8013462:	68f8      	ldr	r0, [r7, #12]
 8013464:	f7fe f85c 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>
 8013468:	4603      	mov	r3, r0
 801346a:	867b      	strh	r3, [r7, #50]	@ 0x32
 801346c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801346e:	2b00      	cmp	r3, #0
 8013470:	d001      	beq.n	8013476 <phhalHw_Pn5180_Receive_Int+0x76>
 8013472:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8013474:	e220      	b.n	80138b8 <phhalHw_Pn5180_Receive_Int+0x4b8>
    }

    /* Check if an error has occurred */
    if (0U != (dwIrqReg & IRQ_STATUS_GENERAL_ERROR_IRQ_MASK))
 8013476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801347c:	2b00      	cmp	r3, #0
 801347e:	d002      	beq.n	8013486 <phhalHw_Pn5180_Receive_Int+0x86>
    {
        status = PH_ERR_INTERNAL_ERROR;
 8013480:	237f      	movs	r3, #127	@ 0x7f
 8013482:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8013484:	e089      	b.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
    }
    else if((pDataParams->bRxMultiple == PH_ON) && (0U != ((dwIrqReg & IRQ_STATUS_TIMER1_IRQ_MASK))))
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801348c:	2b01      	cmp	r3, #1
 801348e:	d10f      	bne.n	80134b0 <phhalHw_Pn5180_Receive_Int+0xb0>
 8013490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013492:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8013496:	2b00      	cmp	r3, #0
 8013498:	d00a      	beq.n	80134b0 <phhalHw_Pn5180_Receive_Int+0xb0>
    {
        if(0U != (dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))
 801349a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801349c:	f003 0301 	and.w	r3, r3, #1
 80134a0:	2b00      	cmp	r3, #0
 80134a2:	d002      	beq.n	80134aa <phhalHw_Pn5180_Receive_Int+0xaa>
        {
            status = PH_ERR_SUCCESS;
 80134a4:	2300      	movs	r3, #0
 80134a6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if(0U != (dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))
 80134a8:	e077      	b.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
        }
        else
        {
            status = PH_ERR_IO_TIMEOUT;
 80134aa:	2301      	movs	r3, #1
 80134ac:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if(0U != (dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))
 80134ae:	e074      	b.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
        }
    }
    /* Timeout handling */
   else if ((dwIrqReg & IRQ_STATUS_TIMER1_IRQ_MASK))
 80134b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	d02e      	beq.n	8013518 <phhalHw_Pn5180_Receive_Int+0x118>
   {
        /* Reset after timeout behavior */
        if (pDataParams->bRfResetAfterTo != PH_OFF)
 80134ba:	68fb      	ldr	r3, [r7, #12]
 80134bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d009      	beq.n	80134d8 <phhalHw_Pn5180_Receive_Int+0xd8>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_FieldReset(pDataParams));
 80134c4:	68f8      	ldr	r0, [r7, #12]
 80134c6:	f7fa ff75 	bl	800e3b4 <phhalHw_Pn5180_FieldReset>
 80134ca:	4603      	mov	r3, r0
 80134cc:	867b      	strh	r3, [r7, #50]	@ 0x32
 80134ce:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d001      	beq.n	80134d8 <phhalHw_Pn5180_Receive_Int+0xd8>
 80134d4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80134d6:	e1ef      	b.n	80138b8 <phhalHw_Pn5180_Receive_Int+0x4b8>
        }

        status = PH_ERR_IO_TIMEOUT;
 80134d8:	2301      	movs	r3, #1
 80134da:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        if ((pDataParams->bActiveMode == PH_ON) && (pDataParams->wTargetMode == PH_OFF))
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80134e2:	2b01      	cmp	r3, #1
 80134e4:	d159      	bne.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
 80134e6:	68fb      	ldr	r3, [r7, #12]
 80134e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d155      	bne.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
        {
            if (0U != (dwRegister & RF_STATUS_TX_RF_STATUS_MASK ))
 80134ee:	69bb      	ldr	r3, [r7, #24]
 80134f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	d007      	beq.n	8013508 <phhalHw_Pn5180_Receive_Int+0x108>
            {
                /* If External RF ON Event occurred and Internal Field is ON then Internal Error Should
                 * not be returned, otherwise Internal Error is returned */
                if ((0U == ((dwIrqReg & IRQ_STATUS_RFON_DET_IRQ_MASK))))
 80134f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d14b      	bne.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
                {
                    /* After RWT Timeout if Internal RF is ON (Stuck) then return Internal Error. */
                    status = PH_ERR_INTERNAL_ERROR;
 8013502:	237f      	movs	r3, #127	@ 0x7f
 8013504:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8013506:	e048      	b.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
                }
            }
            else if (0U != (dwRegister & RF_STATUS_RF_DET_STATUS_MASK))
 8013508:	69bb      	ldr	r3, [r7, #24]
 801350a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801350e:	2b00      	cmp	r3, #0
 8013510:	d043      	beq.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
            {
                /* If External RF Field is ON after FWT Timeout, then return External RF Error. */
                status = PH_ERR_EXT_RF_ERROR;
 8013512:	2310      	movs	r3, #16
 8013514:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8013516:	e040      	b.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
                /* Do nothing */
            }
        }
    }
    /* Handle External RF error */
    else if ((pDataParams->bActiveMode == PH_ON) && (0U != ((dwIrqReg & IRQ_STATUS_RF_ACTIVE_ERROR_IRQ_MASK))))
 8013518:	68fb      	ldr	r3, [r7, #12]
 801351a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801351e:	2b01      	cmp	r3, #1
 8013520:	d123      	bne.n	801356a <phhalHw_Pn5180_Receive_Int+0x16a>
 8013522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013524:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8013528:	2b00      	cmp	r3, #0
 801352a:	d01e      	beq.n	801356a <phhalHw_Pn5180_Receive_Int+0x16a>
    {
        bRfActiveErrCause = (uint8_t)((dwRegister & RF_STATUS_RF_ACTIVE_ERROR_CAUSE_MASK) >> RF_STATUS_RF_ACTIVE_ERROR_CAUSE_POS);
 801352c:	69bb      	ldr	r3, [r7, #24]
 801352e:	0b5b      	lsrs	r3, r3, #13
 8013530:	b2db      	uxtb	r3, r3
 8013532:	f003 0307 	and.w	r3, r3, #7
 8013536:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

        if (pDataParams->wTargetMode != PH_OFF)
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801353e:	2b00      	cmp	r3, #0
 8013540:	d009      	beq.n	8013556 <phhalHw_Pn5180_Receive_Int+0x156>
        {
            if(bRfActiveErrCause != 4U)
 8013542:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8013546:	2b04      	cmp	r3, #4
 8013548:	d002      	beq.n	8013550 <phhalHw_Pn5180_Receive_Int+0x150>
            {
                status = PH_ERR_EXT_RF_ERROR;
 801354a:	2310      	movs	r3, #16
 801354c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (pDataParams->wTargetMode != PH_OFF)
 801354e:	e024      	b.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
            }
            else
            {
                status = PHHAL_HW_PN5180_ACTIVE_ERR_CAUSE4;
 8013550:	2344      	movs	r3, #68	@ 0x44
 8013552:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (pDataParams->wTargetMode != PH_OFF)
 8013554:	e021      	b.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
            }
        }
        else
        {
            if((bRfActiveErrCause == 4U))
 8013556:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801355a:	2b04      	cmp	r3, #4
 801355c:	d102      	bne.n	8013564 <phhalHw_Pn5180_Receive_Int+0x164>
            {
                status = PH_ERR_IO_TIMEOUT;
 801355e:	2301      	movs	r3, #1
 8013560:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (pDataParams->wTargetMode != PH_OFF)
 8013562:	e01a      	b.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>

            }
            else
            {
                status = PH_ERR_EXT_RF_ERROR;
 8013564:	2310      	movs	r3, #16
 8013566:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (pDataParams->wTargetMode != PH_OFF)
 8013568:	e017      	b.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
            }
        }
    }
    /* Passive mode */
    else if(0U != (dwIrqReg & IRQ_STATUS_RFOFF_DET_IRQ_MASK))
 801356a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801356c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013570:	2b00      	cmp	r3, #0
 8013572:	d012      	beq.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
    {
        /* In case External RF OFF also occurred then exit with RF Error. */
        if ((pDataParams->bActiveMode == PH_OFF) && (pDataParams->wTargetMode))
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801357a:	2b00      	cmp	r3, #0
 801357c:	d106      	bne.n	801358c <phhalHw_Pn5180_Receive_Int+0x18c>
 801357e:	68fb      	ldr	r3, [r7, #12]
 8013580:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013582:	2b00      	cmp	r3, #0
 8013584:	d002      	beq.n	801358c <phhalHw_Pn5180_Receive_Int+0x18c>
        {
            /* Terminate with RF_ERROR*/
            status = PH_ERR_EXT_RF_ERROR;
 8013586:	2310      	movs	r3, #16
 8013588:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 801358a:	e006      	b.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
        }
        else if((0U == ((dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))))
 801358c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801358e:	f003 0301 	and.w	r3, r3, #1
 8013592:	2b00      	cmp	r3, #0
 8013594:	d101      	bne.n	801359a <phhalHw_Pn5180_Receive_Int+0x19a>
        {
            status = PH_ERR_INTEGRITY_ERROR;
 8013596:	2302      	movs	r3, #2
 8013598:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    {
        /*QAC*/
    }

    /* Receive data */
    if ((0U != ((dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))) && (status == PH_ERR_SUCCESS))
 801359a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801359c:	f003 0301 	and.w	r3, r3, #1
 80135a0:	2b00      	cmp	r3, #0
 80135a2:	f000 8174 	beq.w	801388e <phhalHw_Pn5180_Receive_Int+0x48e>
 80135a6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	f040 8170 	bne.w	801388e <phhalHw_Pn5180_Receive_Int+0x48e>
    {
        pDataParams->wRxBufLen = 0U;
 80135ae:	68fb      	ldr	r3, [r7, #12]
 80135b0:	2200      	movs	r2, #0
 80135b2:	835a      	strh	r2, [r3, #26]

        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetRxBuffer(pDataParams, PH_ON, &pTmpBuffer, &wTmpBufferLen, &wTmpBufferSize));
 80135b4:	f107 0122 	add.w	r1, r7, #34	@ 0x22
 80135b8:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80135bc:	f107 0320 	add.w	r3, r7, #32
 80135c0:	9300      	str	r3, [sp, #0]
 80135c2:	460b      	mov	r3, r1
 80135c4:	2101      	movs	r1, #1
 80135c6:	68f8      	ldr	r0, [r7, #12]
 80135c8:	f7fe fda3 	bl	8012112 <phhalHw_Pn5180_GetRxBuffer>
 80135cc:	4603      	mov	r3, r0
 80135ce:	867b      	strh	r3, [r7, #50]	@ 0x32
 80135d0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80135d2:	2b00      	cmp	r3, #0
 80135d4:	d001      	beq.n	80135da <phhalHw_Pn5180_Receive_Int+0x1da>
 80135d6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80135d8:	e16e      	b.n	80138b8 <phhalHw_Pn5180_Receive_Int+0x4b8>

#ifndef PN5180_P2P_HW_SYNC_BYTE
        if (pDataParams->bNfcipMode == PH_ON)
 80135da:	68fb      	ldr	r3, [r7, #12]
 80135dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80135e0:	2b01      	cmp	r3, #1
 80135e2:	d103      	bne.n	80135ec <phhalHw_Pn5180_Receive_Int+0x1ec>
        {
            bBackup = pTmpBuffer[0];
 80135e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135e6:	781b      	ldrb	r3, [r3, #0]
 80135e8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        }
#endif
        /* Read the RX_STATUS */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_ReadRegister(pDataParams, RX_STATUS, &dwValue));
 80135ec:	f107 031c 	add.w	r3, r7, #28
 80135f0:	461a      	mov	r2, r3
 80135f2:	2113      	movs	r1, #19
 80135f4:	68f8      	ldr	r0, [r7, #12]
 80135f6:	f7fa f989 	bl	800d90c <phhalHw_Pn5180_ReadRegister>
 80135fa:	4603      	mov	r3, r0
 80135fc:	867b      	strh	r3, [r7, #50]	@ 0x32
 80135fe:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8013600:	2b00      	cmp	r3, #0
 8013602:	d001      	beq.n	8013608 <phhalHw_Pn5180_Receive_Int+0x208>
 8013604:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8013606:	e157      	b.n	80138b8 <phhalHw_Pn5180_Receive_Int+0x4b8>

        if(pDataParams->bRxMultiple == PH_ON)
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801360e:	2b01      	cmp	r3, #1
 8013610:	d110      	bne.n	8013634 <phhalHw_Pn5180_Receive_Int+0x234>
        {
            wTmpBufferLen = (uint16_t)((dwValue & RX_STATUS_RX_NUM_BYTES_RECEIVED_MASK) |
 8013612:	69fb      	ldr	r3, [r7, #28]
 8013614:	b29b      	uxth	r3, r3
 8013616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801361a:	b29a      	uxth	r2, r3
                (((dwValue & RX_STATUS_RX_NUM_FRAMES_RECEIVED_MASK) >>
 801361c:	69fb      	ldr	r3, [r7, #28]
 801361e:	0a5b      	lsrs	r3, r3, #9
            wTmpBufferLen = (uint16_t)((dwValue & RX_STATUS_RX_NUM_BYTES_RECEIVED_MASK) |
 8013620:	b29b      	uxth	r3, r3
 8013622:	f003 030f 	and.w	r3, r3, #15
 8013626:	b29b      	uxth	r3, r3
 8013628:	015b      	lsls	r3, r3, #5
 801362a:	b29b      	uxth	r3, r3
 801362c:	4313      	orrs	r3, r2
 801362e:	b29b      	uxth	r3, r3
 8013630:	847b      	strh	r3, [r7, #34]	@ 0x22
 8013632:	e005      	b.n	8013640 <phhalHw_Pn5180_Receive_Int+0x240>
                RX_STATUS_RX_NUM_FRAMES_RECEIVED_POS) * 32U));
        }
        else
        {
            wTmpBufferLen = (uint16_t)(dwValue & RX_STATUS_RX_NUM_BYTES_RECEIVED_MASK);
 8013634:	69fb      	ldr	r3, [r7, #28]
 8013636:	b29b      	uxth	r3, r3
 8013638:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801363c:	b29b      	uxth	r3, r3
 801363e:	847b      	strh	r3, [r7, #34]	@ 0x22
        }

        if(wTmpBufferLen != 0U)
 8013640:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013642:	2b00      	cmp	r3, #0
 8013644:	d00c      	beq.n	8013660 <phhalHw_Pn5180_Receive_Int+0x260>
        {
            /* Prepare the command for reading the RX FIFO of the Pn5180 */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_RetrieveRxData(
 8013646:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013648:	461a      	mov	r2, r3
 801364a:	6879      	ldr	r1, [r7, #4]
 801364c:	68f8      	ldr	r0, [r7, #12]
 801364e:	f7fe f977 	bl	8011940 <phhalHw_Pn5180_Instr_RetrieveRxData>
 8013652:	4603      	mov	r3, r0
 8013654:	867b      	strh	r3, [r7, #50]	@ 0x32
 8013656:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8013658:	2b00      	cmp	r3, #0
 801365a:	d001      	beq.n	8013660 <phhalHw_Pn5180_Receive_Int+0x260>
 801365c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801365e:	e12b      	b.n	80138b8 <phhalHw_Pn5180_Receive_Int+0x4b8>
                ppRxBuffer,
                wTmpBufferLen));
        }

        /* Extract RX last bits */
        dwTemp = dwValue & RX_STATUS_RX_NUM_LAST_BITS_MASK;
 8013660:	69fb      	ldr	r3, [r7, #28]
 8013662:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8013666:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwTemp = dwTemp >> RX_STATUS_RX_NUM_LAST_BITS_POS;
 8013668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801366a:	0b5b      	lsrs	r3, r3, #13
 801366c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Set RX last bits */
        pDataParams->wAdditionalInfo = (uint16_t)dwTemp;
 801366e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013670:	b29a      	uxth	r2, r3
 8013672:	68fb      	ldr	r3, [r7, #12]
 8013674:	861a      	strh	r2, [r3, #48]	@ 0x30

        if (0U != (dwValue & RX_STATUS_RX_COLLISION_DETECTED_MASK))
 8013676:	69fb      	ldr	r3, [r7, #28]
 8013678:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801367c:	2b00      	cmp	r3, #0
 801367e:	d044      	beq.n	801370a <phhalHw_Pn5180_Receive_Int+0x30a>
        {
            if ((wTmpBufferLen == 0U) && ((dwValue & RX_STATUS_RX_COLL_POS_MASK) == 0U))
 8013680:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013682:	2b00      	cmp	r3, #0
 8013684:	d107      	bne.n	8013696 <phhalHw_Pn5180_Receive_Int+0x296>
 8013686:	69fb      	ldr	r3, [r7, #28]
 8013688:	f003 737e 	and.w	r3, r3, #66584576	@ 0x3f80000
 801368c:	2b00      	cmp	r3, #0
 801368e:	d102      	bne.n	8013696 <phhalHw_Pn5180_Receive_Int+0x296>
            {
                /* No data received */
                status = PH_ERR_IO_TIMEOUT;
 8013690:	2301      	movs	r3, #1
 8013692:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8013694:	e051      	b.n	801373a <phhalHw_Pn5180_Receive_Int+0x33a>
            }
            else
            {
                status = PH_ERR_COLLISION_ERROR;
 8013696:	2303      	movs	r3, #3
 8013698:	87fb      	strh	r3, [r7, #62]	@ 0x3e

                /* Retrieve collision position */
                dwColPos = dwValue & RX_STATUS_RX_COLL_POS_MASK;
 801369a:	69fb      	ldr	r3, [r7, #28]
 801369c:	f003 737e 	and.w	r3, r3, #66584576	@ 0x3f80000
 80136a0:	63bb      	str	r3, [r7, #56]	@ 0x38
                dwColPos = dwColPos >> RX_STATUS_RX_COLL_POS_POS;
 80136a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136a4:	0cdb      	lsrs	r3, r3, #19
 80136a6:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Restore RX buffer size */
                wTmpBufferSize = wTmpBufferSize + wTmpBufferLen;
 80136a8:	8c3a      	ldrh	r2, [r7, #32]
 80136aa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80136ac:	4413      	add	r3, r2
 80136ae:	b29b      	uxth	r3, r3
 80136b0:	843b      	strh	r3, [r7, #32]
                if (dwColPos > wTmpBufferSize)
 80136b2:	8c3b      	ldrh	r3, [r7, #32]
 80136b4:	461a      	mov	r2, r3
 80136b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136b8:	4293      	cmp	r3, r2
 80136ba:	d904      	bls.n	80136c6 <phhalHw_Pn5180_Receive_Int+0x2c6>
                {
                    wTmpBufferLen = wTmpBufferSize;
 80136bc:	8c3b      	ldrh	r3, [r7, #32]
 80136be:	847b      	strh	r3, [r7, #34]	@ 0x22
                    status = PH_ERR_BUFFER_OVERFLOW;
 80136c0:	2304      	movs	r3, #4
 80136c2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80136c4:	e004      	b.n	80136d0 <phhalHw_Pn5180_Receive_Int+0x2d0>
                }
                else
                {
                    wTmpBufferLen = ((uint16_t)dwColPos >> 3U);
 80136c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136c8:	b29b      	uxth	r3, r3
 80136ca:	08db      	lsrs	r3, r3, #3
 80136cc:	b29b      	uxth	r3, r3
 80136ce:	847b      	strh	r3, [r7, #34]	@ 0x22
                }

                /* Extracting valid bits from Collision position */
                if(dwColPos >= 8U)
 80136d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136d2:	2b07      	cmp	r3, #7
 80136d4:	d904      	bls.n	80136e0 <phhalHw_Pn5180_Receive_Int+0x2e0>
                {
                    dwValue = dwColPos % 8U ;
 80136d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136d8:	f003 0307 	and.w	r3, r3, #7
 80136dc:	61fb      	str	r3, [r7, #28]
 80136de:	e001      	b.n	80136e4 <phhalHw_Pn5180_Receive_Int+0x2e4>
                }
                else
                {
                    dwValue = dwColPos;
 80136e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136e2:	61fb      	str	r3, [r7, #28]
                }

                if (0U != (dwValue))
 80136e4:	69fb      	ldr	r3, [r7, #28]
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	d00a      	beq.n	8013700 <phhalHw_Pn5180_Receive_Int+0x300>
                {
                    /* If it is non zero, some valid bits are received */
                    if (wTmpBufferLen == wTmpBufferSize)
 80136ea:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80136ec:	8c3b      	ldrh	r3, [r7, #32]
 80136ee:	429a      	cmp	r2, r3
 80136f0:	d102      	bne.n	80136f8 <phhalHw_Pn5180_Receive_Int+0x2f8>
                    {
                        status = PH_ERR_BUFFER_OVERFLOW;
 80136f2:	2304      	movs	r3, #4
 80136f4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80136f6:	e003      	b.n	8013700 <phhalHw_Pn5180_Receive_Int+0x300>
                    }
                    else
                    {
                        ++wTmpBufferLen;
 80136f8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80136fa:	3301      	adds	r3, #1
 80136fc:	b29b      	uxth	r3, r3
 80136fe:	847b      	strh	r3, [r7, #34]	@ 0x22
                    }
                }

                /* Store valid bits of last byte */
                pDataParams->wAdditionalInfo = (uint16_t)dwValue;
 8013700:	69fb      	ldr	r3, [r7, #28]
 8013702:	b29a      	uxth	r2, r3
 8013704:	68fb      	ldr	r3, [r7, #12]
 8013706:	861a      	strh	r2, [r3, #48]	@ 0x30
 8013708:	e017      	b.n	801373a <phhalHw_Pn5180_Receive_Int+0x33a>
            }
        }
        else if (0U != (dwValue & RX_STATUS_RX_DATA_INTEGRITY_ERROR_MASK))
 801370a:	69fb      	ldr	r3, [r7, #28]
 801370c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013710:	2b00      	cmp	r3, #0
 8013712:	d002      	beq.n	801371a <phhalHw_Pn5180_Receive_Int+0x31a>
        {
            status = PH_ERR_INTEGRITY_ERROR;
 8013714:	2302      	movs	r3, #2
 8013716:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8013718:	e00f      	b.n	801373a <phhalHw_Pn5180_Receive_Int+0x33a>
        }
        else if (0U != (dwValue & RX_STATUS_RX_PROTOCOL_ERROR_MASK))
 801371a:	69fb      	ldr	r3, [r7, #28]
 801371c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013720:	2b00      	cmp	r3, #0
 8013722:	d002      	beq.n	801372a <phhalHw_Pn5180_Receive_Int+0x32a>
        {
            status = PH_ERR_PROTOCOL_ERROR;
 8013724:	2306      	movs	r3, #6
 8013726:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8013728:	e007      	b.n	801373a <phhalHw_Pn5180_Receive_Int+0x33a>
        }
        else if (dwTemp != 0x00U && dwTemp != 0x08U)
 801372a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801372c:	2b00      	cmp	r3, #0
 801372e:	d004      	beq.n	801373a <phhalHw_Pn5180_Receive_Int+0x33a>
 8013730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013732:	2b08      	cmp	r3, #8
 8013734:	d001      	beq.n	801373a <phhalHw_Pn5180_Receive_Int+0x33a>
        {
            /* Set incomplete byte status if applicable */
            status =  PH_ERR_SUCCESS_INCOMPLETE_BYTE;
 8013736:	2373      	movs	r3, #115	@ 0x73
 8013738:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        {
            /* For QAC */
        }

#ifndef PN5180_P2P_HW_SYNC_BYTE
        if ((pDataParams->bNfcipMode) == PH_ON && (wTmpBufferLen != 0U))
 801373a:	68fb      	ldr	r3, [r7, #12]
 801373c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8013740:	2b01      	cmp	r3, #1
 8013742:	d117      	bne.n	8013774 <phhalHw_Pn5180_Receive_Int+0x374>
 8013744:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013746:	2b00      	cmp	r3, #0
 8013748:	d014      	beq.n	8013774 <phhalHw_Pn5180_Receive_Int+0x374>
        {
            if(*ppRxBuffer[0] != 0xF0U)
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	681b      	ldr	r3, [r3, #0]
 801374e:	781b      	ldrb	r3, [r3, #0]
 8013750:	2bf0      	cmp	r3, #240	@ 0xf0
 8013752:	d002      	beq.n	801375a <phhalHw_Pn5180_Receive_Int+0x35a>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_IO_TIMEOUT, PH_COMP_HAL);
 8013754:	f240 2301 	movw	r3, #513	@ 0x201
 8013758:	e0ae      	b.n	80138b8 <phhalHw_Pn5180_Receive_Int+0x4b8>
            }
            pTmpBuffer[0] = bBackup;
 801375a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801375c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8013760:	701a      	strb	r2, [r3, #0]
            (*ppRxBuffer)++;
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	681b      	ldr	r3, [r3, #0]
 8013766:	1c5a      	adds	r2, r3, #1
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	601a      	str	r2, [r3, #0]
            wTmpBufferLen--;
 801376c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801376e:	3b01      	subs	r3, #1
 8013770:	b29b      	uxth	r3, r3
 8013772:	847b      	strh	r3, [r7, #34]	@ 0x22
        }
#endif
        /* Store received data length in dataparams */
        pDataParams->wRxBufLen = pDataParams->wRxBufStartPos + wTmpBufferLen;
 8013774:	68fb      	ldr	r3, [r7, #12]
 8013776:	8bda      	ldrh	r2, [r3, #30]
 8013778:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801377a:	4413      	add	r3, r2
 801377c:	b29a      	uxth	r2, r3
 801377e:	68fb      	ldr	r3, [r7, #12]
 8013780:	835a      	strh	r2, [r3, #26]

        if (ppRxBuffer != NULL)
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	2b00      	cmp	r3, #0
 8013786:	d005      	beq.n	8013794 <phhalHw_Pn5180_Receive_Int+0x394>
        {
            *ppRxBuffer = pDataParams->pRxBuffer  + wIndex;;
 8013788:	68fb      	ldr	r3, [r7, #12]
 801378a:	695a      	ldr	r2, [r3, #20]
 801378c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801378e:	441a      	add	r2, r3
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	601a      	str	r2, [r3, #0]
        }

        if (pRxLength != NULL)
 8013794:	683b      	ldr	r3, [r7, #0]
 8013796:	2b00      	cmp	r3, #0
 8013798:	d003      	beq.n	80137a2 <phhalHw_Pn5180_Receive_Int+0x3a2>
        {
            *pRxLength = pDataParams->wRxBufLen;
 801379a:	68fb      	ldr	r3, [r7, #12]
 801379c:	8b5a      	ldrh	r2, [r3, #26]
 801379e:	683b      	ldr	r3, [r7, #0]
 80137a0:	801a      	strh	r2, [r3, #0]
        }

        if(pDataParams->bJewelActivated == PH_ON && ((status == PH_ERR_SUCCESS) || ( status & PH_ERR_MASK) == PH_ERR_SUCCESS_INCOMPLETE_BYTE))
 80137a2:	68fb      	ldr	r3, [r7, #12]
 80137a4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80137a8:	2b01      	cmp	r3, #1
 80137aa:	d169      	bne.n	8013880 <phhalHw_Pn5180_Receive_Int+0x480>
 80137ac:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	d003      	beq.n	80137ba <phhalHw_Pn5180_Receive_Int+0x3ba>
 80137b2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80137b4:	b2db      	uxtb	r3, r3
 80137b6:	2b73      	cmp	r3, #115	@ 0x73
 80137b8:	d162      	bne.n	8013880 <phhalHw_Pn5180_Receive_Int+0x480>
        {
            do
            {
                if ((ppRxBuffer != NULL) && (pRxLength != NULL))
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d025      	beq.n	801380c <phhalHw_Pn5180_Receive_Int+0x40c>
 80137c0:	683b      	ldr	r3, [r7, #0]
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d022      	beq.n	801380c <phhalHw_Pn5180_Receive_Int+0x40c>
                {
                    /*remove parity of the received data-as harware's parity is off*/
                    statusTmp = phTools_DecodeParity(
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	6818      	ldr	r0, [r3, #0]
 80137ca:	683b      	ldr	r3, [r7, #0]
 80137cc:	881c      	ldrh	r4, [r3, #0]
                        PH_TOOLS_PARITY_OPTION_ODD ,
                        *ppRxBuffer,
                        *pRxLength,
                        (uint8_t)pDataParams->wAdditionalInfo,
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
                    statusTmp = phTools_DecodeParity(
 80137d2:	b2dd      	uxtb	r5, r3
 80137d4:	683b      	ldr	r3, [r7, #0]
 80137d6:	881b      	ldrh	r3, [r3, #0]
 80137d8:	687a      	ldr	r2, [r7, #4]
 80137da:	6812      	ldr	r2, [r2, #0]
 80137dc:	f107 0117 	add.w	r1, r7, #23
 80137e0:	9103      	str	r1, [sp, #12]
 80137e2:	f107 0122 	add.w	r1, r7, #34	@ 0x22
 80137e6:	9102      	str	r1, [sp, #8]
 80137e8:	9201      	str	r2, [sp, #4]
 80137ea:	9300      	str	r3, [sp, #0]
 80137ec:	462b      	mov	r3, r5
 80137ee:	4622      	mov	r2, r4
 80137f0:	4601      	mov	r1, r0
 80137f2:	2001      	movs	r0, #1
 80137f4:	f7f3 ff1e 	bl	8007634 <phTools_DecodeParity>
 80137f8:	4603      	mov	r3, r0
 80137fa:	867b      	strh	r3, [r7, #50]	@ 0x32
                        *ppRxBuffer,
                        &wTmpBufferLen,
                        &bBitlen);

                    /* Return error if there is a Parity error */
                    if ((statusTmp & PH_ERR_MASK) != PH_ERR_SUCCESS)
 80137fc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80137fe:	b2db      	uxtb	r3, r3
 8013800:	2b00      	cmp	r3, #0
 8013802:	d003      	beq.n	801380c <phhalHw_Pn5180_Receive_Int+0x40c>
                    {
                        status = statusTmp & PH_ERR_MASK;
 8013804:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8013806:	b2db      	uxtb	r3, r3
 8013808:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                        break;
 801380a:	e039      	b.n	8013880 <phhalHw_Pn5180_Receive_Int+0x480>
                    }
                }
                /* Check for response length
                * For Type 1 tag, valid minimum response length is 4 */
                if((wTmpBufferLen >= 4U) && (ppRxBuffer != NULL) && (pRxLength != NULL))
 801380c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801380e:	2b03      	cmp	r3, #3
 8013810:	d933      	bls.n	801387a <phhalHw_Pn5180_Receive_Int+0x47a>
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	2b00      	cmp	r3, #0
 8013816:	d030      	beq.n	801387a <phhalHw_Pn5180_Receive_Int+0x47a>
 8013818:	683b      	ldr	r3, [r7, #0]
 801381a:	2b00      	cmp	r3, #0
 801381c:	d02d      	beq.n	801387a <phhalHw_Pn5180_Receive_Int+0x47a>
                {
                    /*verify Crc_B for the received data*/
                    PH_CHECK_SUCCESS_FCT(statusTmp,phTools_ComputeCrc_B( *ppRxBuffer, wTmpBufferLen-2, aCrc));
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	681b      	ldr	r3, [r3, #0]
 8013822:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8013824:	3a02      	subs	r2, #2
 8013826:	4611      	mov	r1, r2
 8013828:	f107 0214 	add.w	r2, r7, #20
 801382c:	4618      	mov	r0, r3
 801382e:	f7f4 f880 	bl	8007932 <phTools_ComputeCrc_B>
 8013832:	4603      	mov	r3, r0
 8013834:	867b      	strh	r3, [r7, #50]	@ 0x32
 8013836:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8013838:	2b00      	cmp	r3, #0
 801383a:	d001      	beq.n	8013840 <phhalHw_Pn5180_Receive_Int+0x440>
 801383c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801383e:	e03b      	b.n	80138b8 <phhalHw_Pn5180_Receive_Int+0x4b8>
                    if((aCrc[0] != ((*ppRxBuffer)[wTmpBufferLen - 2U])) || (aCrc[1] != ((*ppRxBuffer)[wTmpBufferLen - 1U])))
 8013840:	7d3a      	ldrb	r2, [r7, #20]
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	6819      	ldr	r1, [r3, #0]
 8013846:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013848:	3b02      	subs	r3, #2
 801384a:	440b      	add	r3, r1
 801384c:	781b      	ldrb	r3, [r3, #0]
 801384e:	429a      	cmp	r2, r3
 8013850:	d108      	bne.n	8013864 <phhalHw_Pn5180_Receive_Int+0x464>
 8013852:	7d7a      	ldrb	r2, [r7, #21]
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	6819      	ldr	r1, [r3, #0]
 8013858:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801385a:	3b01      	subs	r3, #1
 801385c:	440b      	add	r3, r1
 801385e:	781b      	ldrb	r3, [r3, #0]
 8013860:	429a      	cmp	r2, r3
 8013862:	d002      	beq.n	801386a <phhalHw_Pn5180_Receive_Int+0x46a>
                    {
                        status = PH_ERR_INTEGRITY_ERROR;
 8013864:	2302      	movs	r3, #2
 8013866:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                        break;
 8013868:	e00a      	b.n	8013880 <phhalHw_Pn5180_Receive_Int+0x480>
                    }
                    else
                    {
                        /* subtract CRC from Rx buffer */
                        *pRxLength = wTmpBufferLen - 2U;
 801386a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801386c:	3b02      	subs	r3, #2
 801386e:	b29a      	uxth	r2, r3
 8013870:	683b      	ldr	r3, [r7, #0]
 8013872:	801a      	strh	r2, [r3, #0]
                        status = PH_ERR_SUCCESS;
 8013874:	2300      	movs	r3, #0
 8013876:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                    if((aCrc[0] != ((*ppRxBuffer)[wTmpBufferLen - 2U])) || (aCrc[1] != ((*ppRxBuffer)[wTmpBufferLen - 1U])))
 8013878:	e002      	b.n	8013880 <phhalHw_Pn5180_Receive_Int+0x480>
                    }
                }
                else
                {
                    status = PH_ERR_PROTOCOL_ERROR;
 801387a:	2306      	movs	r3, #6
 801387c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                    break;
 801387e:	bf00      	nop
                }
            }while (FALSE);
        }

        if (wTmpBufferLen > PHHAL_HW_PN5180_MAX_FSD)  // Frame Size > FSD
 8013880:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013882:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013886:	d907      	bls.n	8013898 <phhalHw_Pn5180_Receive_Int+0x498>
        {
            status = PH_ERR_BUFFER_OVERFLOW;
 8013888:	2304      	movs	r3, #4
 801388a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (wTmpBufferLen > PHHAL_HW_PN5180_MAX_FSD)  // Frame Size > FSD
 801388c:	e004      	b.n	8013898 <phhalHw_Pn5180_Receive_Int+0x498>
        }
    }
    else
    {
        if(PH_ERR_SUCCESS == status)
 801388e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8013890:	2b00      	cmp	r3, #0
 8013892:	d101      	bne.n	8013898 <phhalHw_Pn5180_Receive_Int+0x498>
        {
            status = PH_ERR_INTERNAL_ERROR;
 8013894:	237f      	movs	r3, #127	@ 0x7f
 8013896:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        }
    }

    return PH_ADD_COMPCODE(status, PH_COMP_HAL);
 8013898:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801389a:	2b00      	cmp	r3, #0
 801389c:	d00b      	beq.n	80138b6 <phhalHw_Pn5180_Receive_Int+0x4b6>
 801389e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80138a0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d106      	bne.n	80138b6 <phhalHw_Pn5180_Receive_Int+0x4b6>
 80138a8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80138aa:	b2db      	uxtb	r3, r3
 80138ac:	b29b      	uxth	r3, r3
 80138ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80138b2:	b29b      	uxth	r3, r3
 80138b4:	e000      	b.n	80138b8 <phhalHw_Pn5180_Receive_Int+0x4b8>
 80138b6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
}
 80138b8:	4618      	mov	r0, r3
 80138ba:	3740      	adds	r7, #64	@ 0x40
 80138bc:	46bd      	mov	sp, r7
 80138be:	bdb0      	pop	{r4, r5, r7, pc}

080138c0 <phhalHw_Pn5180_Int_IdleCommand>:

phStatus_t phhalHw_Pn5180_Int_IdleCommand(phhalHw_Pn5180_DataParams_t * pDataParams)
{
 80138c0:	b580      	push	{r7, lr}
 80138c2:	b084      	sub	sp, #16
 80138c4:	af00      	add	r7, sp, #0
 80138c6:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(
 80138c8:	f06f 0207 	mvn.w	r2, #7
 80138cc:	2100      	movs	r1, #0
 80138ce:	6878      	ldr	r0, [r7, #4]
 80138d0:	f7fd fcfe 	bl	80112d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 80138d4:	4603      	mov	r3, r0
 80138d6:	81fb      	strh	r3, [r7, #14]
 80138d8:	89fb      	ldrh	r3, [r7, #14]
 80138da:	2b00      	cmp	r3, #0
 80138dc:	d001      	beq.n	80138e2 <phhalHw_Pn5180_Int_IdleCommand+0x22>
 80138de:	89fb      	ldrh	r3, [r7, #14]
 80138e0:	e00c      	b.n	80138fc <phhalHw_Pn5180_Int_IdleCommand+0x3c>
        pDataParams,
        SYSTEM_CONFIG,
        (uint32_t)~(SYSTEM_CONFIG_COMMAND_MASK)));
#ifndef _WIN32
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, IRQ_SET_CLEAR_IDLE_IRQ_CLR_MASK));
 80138e2:	2204      	movs	r2, #4
 80138e4:	2103      	movs	r1, #3
 80138e6:	6878      	ldr	r0, [r7, #4]
 80138e8:	f7fd fc06 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 80138ec:	4603      	mov	r3, r0
 80138ee:	81fb      	strh	r3, [r7, #14]
 80138f0:	89fb      	ldrh	r3, [r7, #14]
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d001      	beq.n	80138fa <phhalHw_Pn5180_Int_IdleCommand+0x3a>
 80138f6:	89fb      	ldrh	r3, [r7, #14]
 80138f8:	e000      	b.n	80138fc <phhalHw_Pn5180_Int_IdleCommand+0x3c>
#endif

    return PH_ERR_SUCCESS;
 80138fa:	2300      	movs	r3, #0
}
 80138fc:	4618      	mov	r0, r3
 80138fe:	3710      	adds	r7, #16
 8013900:	46bd      	mov	sp, r7
 8013902:	bd80      	pop	{r7, pc}

08013904 <phhalHw_Pn5180_Int_LoadCommand>:

phStatus_t phhalHw_Pn5180_Int_LoadCommand(phhalHw_Pn5180_DataParams_t * pDataParams, uint8_t bCmd)
{
 8013904:	b580      	push	{r7, lr}
 8013906:	b088      	sub	sp, #32
 8013908:	af00      	add	r7, sp, #0
 801390a:	6078      	str	r0, [r7, #4]
 801390c:	460b      	mov	r3, r1
 801390e:	70fb      	strb	r3, [r7, #3]

    uint8_t     PH_MEMLOC_BUF wRegTypeValueSets[12];
    uint16_t    PH_MEMLOC_REM wSizeOfRegTypeValueSets;
    uint32_t    PH_MEMLOC_REM dwTemp;

    wSizeOfRegTypeValueSets = 0U;
 8013910:	2300      	movs	r3, #0
 8013912:	83fb      	strh	r3, [r7, #30]

    /*Clear the Bits of TX_CONFIG_TX_STOP_SYMBOL_MASK*/
    dwTemp = (uint32_t) ~( SYSTEM_CONFIG_COMMAND_MASK );
 8013914:	f06f 0307 	mvn.w	r3, #7
 8013918:	61bb      	str	r3, [r7, #24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = SYSTEM_CONFIG;
 801391a:	8bfb      	ldrh	r3, [r7, #30]
 801391c:	1c5a      	adds	r2, r3, #1
 801391e:	83fa      	strh	r2, [r7, #30]
 8013920:	3320      	adds	r3, #32
 8013922:	443b      	add	r3, r7
 8013924:	2200      	movs	r2, #0
 8013926:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 801392a:	8bfb      	ldrh	r3, [r7, #30]
 801392c:	1c5a      	adds	r2, r3, #1
 801392e:	83fa      	strh	r2, [r7, #30]
 8013930:	3320      	adds	r3, #32
 8013932:	443b      	add	r3, r7
 8013934:	2203      	movs	r2, #3
 8013936:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 801393a:	8bfb      	ldrh	r3, [r7, #30]
 801393c:	1c5a      	adds	r2, r3, #1
 801393e:	83fa      	strh	r2, [r7, #30]
 8013940:	69ba      	ldr	r2, [r7, #24]
 8013942:	b2d2      	uxtb	r2, r2
 8013944:	3320      	adds	r3, #32
 8013946:	443b      	add	r3, r7
 8013948:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 801394c:	69bb      	ldr	r3, [r7, #24]
 801394e:	0a1a      	lsrs	r2, r3, #8
 8013950:	8bfb      	ldrh	r3, [r7, #30]
 8013952:	1c59      	adds	r1, r3, #1
 8013954:	83f9      	strh	r1, [r7, #30]
 8013956:	b2d2      	uxtb	r2, r2
 8013958:	3320      	adds	r3, #32
 801395a:	443b      	add	r3, r7
 801395c:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 8013960:	69bb      	ldr	r3, [r7, #24]
 8013962:	0c1a      	lsrs	r2, r3, #16
 8013964:	8bfb      	ldrh	r3, [r7, #30]
 8013966:	1c59      	adds	r1, r3, #1
 8013968:	83f9      	strh	r1, [r7, #30]
 801396a:	b2d2      	uxtb	r2, r2
 801396c:	3320      	adds	r3, #32
 801396e:	443b      	add	r3, r7
 8013970:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 8013974:	69bb      	ldr	r3, [r7, #24]
 8013976:	0e1a      	lsrs	r2, r3, #24
 8013978:	8bfb      	ldrh	r3, [r7, #30]
 801397a:	1c59      	adds	r1, r3, #1
 801397c:	83f9      	strh	r1, [r7, #30]
 801397e:	b2d2      	uxtb	r2, r2
 8013980:	3320      	adds	r3, #32
 8013982:	443b      	add	r3, r7
 8013984:	f803 2c18 	strb.w	r2, [r3, #-24]

    /*Set the new value  */
    dwTemp = ((uint32_t)bCmd & SYSTEM_CONFIG_COMMAND_MASK);
 8013988:	78fb      	ldrb	r3, [r7, #3]
 801398a:	f003 0307 	and.w	r3, r3, #7
 801398e:	61bb      	str	r3, [r7, #24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = SYSTEM_CONFIG;
 8013990:	8bfb      	ldrh	r3, [r7, #30]
 8013992:	1c5a      	adds	r2, r3, #1
 8013994:	83fa      	strh	r2, [r7, #30]
 8013996:	3320      	adds	r3, #32
 8013998:	443b      	add	r3, r7
 801399a:	2200      	movs	r2, #0
 801399c:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 80139a0:	8bfb      	ldrh	r3, [r7, #30]
 80139a2:	1c5a      	adds	r2, r3, #1
 80139a4:	83fa      	strh	r2, [r7, #30]
 80139a6:	3320      	adds	r3, #32
 80139a8:	443b      	add	r3, r7
 80139aa:	2202      	movs	r2, #2
 80139ac:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 80139b0:	8bfb      	ldrh	r3, [r7, #30]
 80139b2:	1c5a      	adds	r2, r3, #1
 80139b4:	83fa      	strh	r2, [r7, #30]
 80139b6:	69ba      	ldr	r2, [r7, #24]
 80139b8:	b2d2      	uxtb	r2, r2
 80139ba:	3320      	adds	r3, #32
 80139bc:	443b      	add	r3, r7
 80139be:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 80139c2:	69bb      	ldr	r3, [r7, #24]
 80139c4:	0a1a      	lsrs	r2, r3, #8
 80139c6:	8bfb      	ldrh	r3, [r7, #30]
 80139c8:	1c59      	adds	r1, r3, #1
 80139ca:	83f9      	strh	r1, [r7, #30]
 80139cc:	b2d2      	uxtb	r2, r2
 80139ce:	3320      	adds	r3, #32
 80139d0:	443b      	add	r3, r7
 80139d2:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 80139d6:	69bb      	ldr	r3, [r7, #24]
 80139d8:	0c1a      	lsrs	r2, r3, #16
 80139da:	8bfb      	ldrh	r3, [r7, #30]
 80139dc:	1c59      	adds	r1, r3, #1
 80139de:	83f9      	strh	r1, [r7, #30]
 80139e0:	b2d2      	uxtb	r2, r2
 80139e2:	3320      	adds	r3, #32
 80139e4:	443b      	add	r3, r7
 80139e6:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 80139ea:	69bb      	ldr	r3, [r7, #24]
 80139ec:	0e1a      	lsrs	r2, r3, #24
 80139ee:	8bfb      	ldrh	r3, [r7, #30]
 80139f0:	1c59      	adds	r1, r3, #1
 80139f2:	83f9      	strh	r1, [r7, #30]
 80139f4:	b2d2      	uxtb	r2, r2
 80139f6:	3320      	adds	r3, #32
 80139f8:	443b      	add	r3, r7
 80139fa:	f803 2c18 	strb.w	r2, [r3, #-24]

    /*Send the array to the IC*/
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 80139fe:	8bfa      	ldrh	r2, [r7, #30]
 8013a00:	f107 0308 	add.w	r3, r7, #8
 8013a04:	4619      	mov	r1, r3
 8013a06:	6878      	ldr	r0, [r7, #4]
 8013a08:	f7fd fcd8 	bl	80113bc <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 8013a0c:	4603      	mov	r3, r0
 8013a0e:	82fb      	strh	r3, [r7, #22]
 8013a10:	8afb      	ldrh	r3, [r7, #22]
 8013a12:	2b00      	cmp	r3, #0
 8013a14:	d001      	beq.n	8013a1a <phhalHw_Pn5180_Int_LoadCommand+0x116>
 8013a16:	8afb      	ldrh	r3, [r7, #22]
 8013a18:	e000      	b.n	8013a1c <phhalHw_Pn5180_Int_LoadCommand+0x118>

    return PH_ERR_SUCCESS;
 8013a1a:	2300      	movs	r3, #0

}
 8013a1c:	4618      	mov	r0, r3
 8013a1e:	3720      	adds	r7, #32
 8013a20:	46bd      	mov	sp, r7
 8013a22:	bd80      	pop	{r7, pc}

08013a24 <phhalHw_Pn5180_WaitIrq>:
    uint8_t bEnableIrq,
    uint8_t bWaitUntilPowerUp,
    uint32_t dwIrqWaitFor,
    uint32_t * dwIrqReg
    )
{
 8013a24:	b580      	push	{r7, lr}
 8013a26:	b088      	sub	sp, #32
 8013a28:	af00      	add	r7, sp, #0
 8013a2a:	60f8      	str	r0, [r7, #12]
 8013a2c:	607b      	str	r3, [r7, #4]
 8013a2e:	460b      	mov	r3, r1
 8013a30:	72fb      	strb	r3, [r7, #11]
 8013a32:	4613      	mov	r3, r2
 8013a34:	72bb      	strb	r3, [r7, #10]
//    printf("WaitIrq: bEnableIrq=0x%02X, dwIrqWaitFor=0x%08lX\n", bEnableIrq, dwIrqWaitFor);

    // debug top----

    /* Parameter check */
    if (0U == (dwIrqWaitFor))
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d102      	bne.n	8013a42 <phhalHw_Pn5180_WaitIrq+0x1e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8013a3c:	f240 237f 	movw	r3, #639	@ 0x27f
 8013a40:	e04a      	b.n	8013ad8 <phhalHw_Pn5180_WaitIrq+0xb4>
        /* Need to add power up behaviour */
    }

    /* If Test Bus is enabled, we should not relay on IRQ Pin
     * instead poll on IRQ Status register. */
    if ( pDataParams->bIsTestBusEnabled == PH_ON)
 8013a42:	68fb      	ldr	r3, [r7, #12]
 8013a44:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8013a48:	2b01      	cmp	r3, #1
 8013a4a:	d103      	bne.n	8013a54 <phhalHw_Pn5180_WaitIrq+0x30>
    {
        /* Test Bus is enabled */
        bEnableIrq &= (uint8_t)~(uint8_t)PHHAL_HW_CHECK_IRQ_PIN_MASK;
 8013a4c:	7afb      	ldrb	r3, [r7, #11]
 8013a4e:	f023 0301 	bic.w	r3, r3, #1
 8013a52:	72fb      	strb	r3, [r7, #11]
        do
        {
#ifndef _WIN32
            /* If Test Bus is enabled, we should avoid polling on registers
             * continuously as we put SPI noise on RF. */
            if ( pDataParams->bIsTestBusEnabled == PH_ON)
 8013a54:	68fb      	ldr	r3, [r7, #12]
 8013a56:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8013a5a:	2b01      	cmp	r3, #1
 8013a5c:	d114      	bne.n	8013a88 <phhalHw_Pn5180_WaitIrq+0x64>
            {
                if (pDataParams->wWaitIRQDelayWithTestBus == 0x00U)
 8013a5e:	68fb      	ldr	r3, [r7, #12]
 8013a60:	f8b3 3182 	ldrh.w	r3, [r3, #386]	@ 0x182
 8013a64:	2b00      	cmp	r3, #0
 8013a66:	d106      	bne.n	8013a76 <phhalHw_Pn5180_WaitIrq+0x52>
                {
                    /* Wait for atleast 1milli sec. */
                    phDriver_TimerStart(PH_DRIVER_TIMER_MILLI_SECS, 0x01U, NULL);
 8013a68:	2200      	movs	r2, #0
 8013a6a:	2101      	movs	r1, #1
 8013a6c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8013a70:	f005 f8e8 	bl	8018c44 <phDriver_TimerStart>
 8013a74:	e008      	b.n	8013a88 <phhalHw_Pn5180_WaitIrq+0x64>
                }
                else
                {
                    phDriver_TimerStart(PH_DRIVER_TIMER_MILLI_SECS, pDataParams->wWaitIRQDelayWithTestBus, NULL);
 8013a76:	68fb      	ldr	r3, [r7, #12]
 8013a78:	f8b3 3182 	ldrh.w	r3, [r3, #386]	@ 0x182
 8013a7c:	2200      	movs	r2, #0
 8013a7e:	4619      	mov	r1, r3
 8013a80:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8013a84:	f005 f8de 	bl	8018c44 <phDriver_TimerStart>
                }
            }
#endif
            /* Read the IRQ register and check if the interrupt has occured */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegister(pDataParams, IRQ_STATUS, &dwRegister));
 8013a88:	f107 0318 	add.w	r3, r7, #24
 8013a8c:	461a      	mov	r2, r3
 8013a8e:	2102      	movs	r1, #2
 8013a90:	68f8      	ldr	r0, [r7, #12]
 8013a92:	f7fd fd45 	bl	8011520 <phhalHw_Pn5180_Instr_ReadRegister>
 8013a96:	4603      	mov	r3, r0
 8013a98:	83fb      	strh	r3, [r7, #30]
 8013a9a:	8bfb      	ldrh	r3, [r7, #30]
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	d001      	beq.n	8013aa4 <phhalHw_Pn5180_WaitIrq+0x80>
 8013aa0:	8bfb      	ldrh	r3, [r7, #30]
 8013aa2:	e019      	b.n	8013ad8 <phhalHw_Pn5180_WaitIrq+0xb4>
        }while((0U == ((dwRegister & dwIrqWaitFor))));
 8013aa4:	69ba      	ldr	r2, [r7, #24]
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	4013      	ands	r3, r2
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d0d2      	beq.n	8013a54 <phhalHw_Pn5180_WaitIrq+0x30>

        /* Store the state of status register */
        *dwIrqReg = dwRegister;
 8013aae:	69ba      	ldr	r2, [r7, #24]
 8013ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ab2:	601a      	str	r2, [r3, #0]

        if ((bEnableIrq & PHHAL_HW_DISABLE_IRQ_CLEAR_MASK) == PH_OFF)
 8013ab4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	db0c      	blt.n	8013ad6 <phhalHw_Pn5180_WaitIrq+0xb2>
        {
            /* Clear all Interrupts for e.g Tx interrupt during receive */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, dwRegister));
 8013abc:	69bb      	ldr	r3, [r7, #24]
 8013abe:	461a      	mov	r2, r3
 8013ac0:	2103      	movs	r1, #3
 8013ac2:	68f8      	ldr	r0, [r7, #12]
 8013ac4:	f7fd fb18 	bl	80110f8 <phhalHw_Pn5180_Instr_WriteRegister>
 8013ac8:	4603      	mov	r3, r0
 8013aca:	83fb      	strh	r3, [r7, #30]
 8013acc:	8bfb      	ldrh	r3, [r7, #30]
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d001      	beq.n	8013ad6 <phhalHw_Pn5180_WaitIrq+0xb2>
 8013ad2:	8bfb      	ldrh	r3, [r7, #30]
 8013ad4:	e000      	b.n	8013ad8 <phhalHw_Pn5180_WaitIrq+0xb4>
        }
    }

    return PH_ERR_SUCCESS;
 8013ad6:	2300      	movs	r3, #0

}
 8013ad8:	4618      	mov	r0, r3
 8013ada:	3720      	adds	r7, #32
 8013adc:	46bd      	mov	sp, r7
 8013ade:	bd80      	pop	{r7, pc}

08013ae0 <phpalFelica_Sw_Init>:
phStatus_t phpalFelica_Sw_Init(
                               phpalFelica_Sw_DataParams_t * pDataParams,
                               uint16_t wSizeOfDataParams,
                               void * pHalDataParams
                               )
{
 8013ae0:	b480      	push	{r7}
 8013ae2:	b085      	sub	sp, #20
 8013ae4:	af00      	add	r7, sp, #0
 8013ae6:	60f8      	str	r0, [r7, #12]
 8013ae8:	460b      	mov	r3, r1
 8013aea:	607a      	str	r2, [r7, #4]
 8013aec:	817b      	strh	r3, [r7, #10]
    /* parameter structure length check */
    if (sizeof(phpalFelica_Sw_DataParams_t) != wSizeOfDataParams)
 8013aee:	897b      	ldrh	r3, [r7, #10]
 8013af0:	2b20      	cmp	r3, #32
 8013af2:	d002      	beq.n	8013afa <phpalFelica_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_FELICA);
 8013af4:	f44f 6302 	mov.w	r3, #2080	@ 0x820
 8013af8:	e01d      	b.n	8013b36 <phpalFelica_Sw_Init+0x56>
    }
    PH_ASSERT_NULL (pDataParams);
 8013afa:	68fb      	ldr	r3, [r7, #12]
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d101      	bne.n	8013b04 <phpalFelica_Sw_Init+0x24>
 8013b00:	2321      	movs	r3, #33	@ 0x21
 8013b02:	e018      	b.n	8013b36 <phpalFelica_Sw_Init+0x56>
    PH_ASSERT_NULL (pHalDataParams);
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	2b00      	cmp	r3, #0
 8013b08:	d101      	bne.n	8013b0e <phpalFelica_Sw_Init+0x2e>
 8013b0a:	2321      	movs	r3, #33	@ 0x21
 8013b0c:	e013      	b.n	8013b36 <phpalFelica_Sw_Init+0x56>

    /* init private data */
    pDataParams->wId            = PH_COMP_PAL_FELICA | PHPAL_FELICA_SW_ID;
 8013b0e:	68fb      	ldr	r3, [r7, #12]
 8013b10:	f640 0201 	movw	r2, #2049	@ 0x801
 8013b14:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams = pHalDataParams;
 8013b16:	68fb      	ldr	r3, [r7, #12]
 8013b18:	687a      	ldr	r2, [r7, #4]
 8013b1a:	605a      	str	r2, [r3, #4]
    pDataParams->bIDmPMmValid   = PHPAL_FELICA_SW_IDMPMM_INVALID;
 8013b1c:	68fb      	ldr	r3, [r7, #12]
 8013b1e:	2200      	movs	r2, #0
 8013b20:	769a      	strb	r2, [r3, #26]
    pDataParams->bLength        = 0x00;
 8013b22:	68fb      	ldr	r3, [r7, #12]
 8013b24:	2200      	movs	r2, #0
 8013b26:	76da      	strb	r2, [r3, #27]
    pDataParams->bRequestCode   = 0x00;
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	2200      	movs	r2, #0
 8013b2c:	771a      	strb	r2, [r3, #28]
    pDataParams->bPreambleLen   = PHPAL_FELICA_PREAMBLE_LEN_48BITS;
 8013b2e:	68fb      	ldr	r3, [r7, #12]
 8013b30:	2200      	movs	r2, #0
 8013b32:	779a      	strb	r2, [r3, #30]

    return PH_ERR_SUCCESS;
 8013b34:	2300      	movs	r3, #0
}
 8013b36:	4618      	mov	r0, r3
 8013b38:	3714      	adds	r7, #20
 8013b3a:	46bd      	mov	sp, r7
 8013b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b40:	4770      	bx	lr
	...

08013b44 <phpalFelica_Sw_ReqC>:
                               uint8_t * pSystemCode,
                               uint8_t  bNumTimeSlots,
                               uint8_t ** ppRxBuffer,
                               uint16_t * pRxLength
                               )
{
 8013b44:	b580      	push	{r7, lr}
 8013b46:	b08c      	sub	sp, #48	@ 0x30
 8013b48:	af02      	add	r7, sp, #8
 8013b4a:	60f8      	str	r0, [r7, #12]
 8013b4c:	60b9      	str	r1, [r7, #8]
 8013b4e:	603b      	str	r3, [r7, #0]
 8013b50:	4613      	mov	r3, r2
 8013b52:	71fb      	strb	r3, [r7, #7]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aCmd[6];
    uint8_t *   PH_MEMLOC_REM pRxBufferTmp = NULL;
 8013b54:	2300      	movs	r3, #0
 8013b56:	617b      	str	r3, [r7, #20]
    uint16_t    PH_MEMLOC_REM wRxLengthTmp = 0;
 8013b58:	2300      	movs	r3, #0
 8013b5a:	827b      	strh	r3, [r7, #18]
    uint16_t    PH_MEMLOC_REM wTimeOutUs;
    uint16_t    PH_MEMLOC_REM wCardType = 0;
 8013b5c:	2300      	movs	r3, #0
 8013b5e:	823b      	strh	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM wTR1ValueUs;

    /* Reset IDm, PMm and RD data*/
    (void)memset(pDataParams->aIDmPMm, 0x00, (PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH + PHPAL_FELICA_RD_LENGTH));
 8013b60:	68fb      	ldr	r3, [r7, #12]
 8013b62:	3308      	adds	r3, #8
 8013b64:	2212      	movs	r2, #18
 8013b66:	2100      	movs	r1, #0
 8013b68:	4618      	mov	r0, r3
 8013b6a:	f00b f98b 	bl	801ee84 <memset>
    /* Reset validity of stored card IDs */
    pDataParams->bIDmPMmValid = PHPAL_FELICA_SW_IDMPMM_INVALID;
 8013b6e:	68fb      	ldr	r3, [r7, #12]
 8013b70:	2200      	movs	r2, #0
 8013b72:	769a      	strb	r2, [r3, #26]

    /* Reset received frame count */
    pDataParams->bTotalFrames = 0;
 8013b74:	68fb      	ldr	r3, [r7, #12]
 8013b76:	2200      	movs	r2, #0
 8013b78:	775a      	strb	r2, [r3, #29]

    /* parameter check and timeout setting */
    if(!((bNumTimeSlots == PHPAL_FELICA_NUMSLOTS_1) ||
 8013b7a:	79fb      	ldrb	r3, [r7, #7]
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d00e      	beq.n	8013b9e <phpalFelica_Sw_ReqC+0x5a>
 8013b80:	79fb      	ldrb	r3, [r7, #7]
 8013b82:	2b01      	cmp	r3, #1
 8013b84:	d00b      	beq.n	8013b9e <phpalFelica_Sw_ReqC+0x5a>
        (bNumTimeSlots == PHPAL_FELICA_NUMSLOTS_2) ||
 8013b86:	79fb      	ldrb	r3, [r7, #7]
 8013b88:	2b03      	cmp	r3, #3
 8013b8a:	d008      	beq.n	8013b9e <phpalFelica_Sw_ReqC+0x5a>
        (bNumTimeSlots == PHPAL_FELICA_NUMSLOTS_4) ||
 8013b8c:	79fb      	ldrb	r3, [r7, #7]
 8013b8e:	2b07      	cmp	r3, #7
 8013b90:	d005      	beq.n	8013b9e <phpalFelica_Sw_ReqC+0x5a>
    if(!((bNumTimeSlots == PHPAL_FELICA_NUMSLOTS_1) ||
 8013b92:	79fb      	ldrb	r3, [r7, #7]
 8013b94:	2b0f      	cmp	r3, #15
 8013b96:	d002      	beq.n	8013b9e <phpalFelica_Sw_ReqC+0x5a>
        (bNumTimeSlots == PHPAL_FELICA_NUMSLOTS_8) ||
        (bNumTimeSlots == PHPAL_FELICA_NUMSLOTS_16))
      )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_FELICA);
 8013b98:	f640 0321 	movw	r3, #2081	@ 0x821
 8013b9c:	e0e2      	b.n	8013d64 <phpalFelica_Sw_ReqC+0x220>
    }
    else
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 8013b9e:	68fb      	ldr	r3, [r7, #12]
 8013ba0:	685b      	ldr	r3, [r3, #4]
 8013ba2:	f107 0210 	add.w	r2, r7, #16
 8013ba6:	2121      	movs	r1, #33	@ 0x21
 8013ba8:	4618      	mov	r0, r3
 8013baa:	f7fc f88b 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8013bae:	4603      	mov	r3, r0
 8013bb0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8013bb2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013bb4:	2b00      	cmp	r3, #0
 8013bb6:	d001      	beq.n	8013bbc <phpalFelica_Sw_ReqC+0x78>
 8013bb8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013bba:	e0d3      	b.n	8013d64 <phpalFelica_Sw_ReqC+0x220>
            PHHAL_HW_CONFIG_CARD_TYPE,
            &wCardType));
        /* NFC Forum Digital Protocol Technical Specification v2.3
         * 8.7.1.3 : wTimeOutUs = FDTF,LISTEN,SENSF_REQ(TSN+1U) - TR1 + (delta)TF,POLL
         * Using TR1 value @212kbps */
        if ((wCardType != PHHAL_HW_CARDTYPE_FELICA_212) && (wCardType != PHHAL_HW_CARDTYPE_FELICA_424))
 8013bbc:	8a3b      	ldrh	r3, [r7, #16]
 8013bbe:	2b03      	cmp	r3, #3
 8013bc0:	d005      	beq.n	8013bce <phpalFelica_Sw_ReqC+0x8a>
 8013bc2:	8a3b      	ldrh	r3, [r7, #16]
 8013bc4:	2b0a      	cmp	r3, #10
 8013bc6:	d002      	beq.n	8013bce <phpalFelica_Sw_ReqC+0x8a>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_PAL_FELICA);
 8013bc8:	f640 0325 	movw	r3, #2085	@ 0x825
 8013bcc:	e0ca      	b.n	8013d64 <phpalFelica_Sw_ReqC+0x220>
        }

        if (wCardType == PHHAL_HW_CARDTYPE_FELICA_212)
 8013bce:	8a3b      	ldrh	r3, [r7, #16]
 8013bd0:	2b03      	cmp	r3, #3
 8013bd2:	d107      	bne.n	8013be4 <phpalFelica_Sw_ReqC+0xa0>
        {
            wTR1ValueUs = aFelica_TR1_Value_Us[pDataParams->bPreambleLen][0];
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	7f9b      	ldrb	r3, [r3, #30]
 8013bd8:	461a      	mov	r2, r3
 8013bda:	4b64      	ldr	r3, [pc, #400]	@ (8013d6c <phpalFelica_Sw_ReqC+0x228>)
 8013bdc:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8013be0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8013be2:	e006      	b.n	8013bf2 <phpalFelica_Sw_ReqC+0xae>
        }
        else
        {
            wTR1ValueUs = aFelica_TR1_Value_Us[pDataParams->bPreambleLen][1];
 8013be4:	68fb      	ldr	r3, [r7, #12]
 8013be6:	7f9b      	ldrb	r3, [r3, #30]
 8013be8:	4a60      	ldr	r2, [pc, #384]	@ (8013d6c <phpalFelica_Sw_ReqC+0x228>)
 8013bea:	009b      	lsls	r3, r3, #2
 8013bec:	4413      	add	r3, r2
 8013bee:	885b      	ldrh	r3, [r3, #2]
 8013bf0:	84bb      	strh	r3, [r7, #36]	@ 0x24
        }

        wTimeOutUs = FDTF_LISTEN_SENSF_REQ((((uint16_t)bNumTimeSlots) + 1U), wTR1ValueUs) - wTR1ValueUs + PHPAL_FELICA_SW_T_DELTA_F_POLL_US;
 8013bf2:	79fb      	ldrb	r3, [r7, #7]
 8013bf4:	b29b      	uxth	r3, r3
 8013bf6:	461a      	mov	r2, r3
 8013bf8:	0092      	lsls	r2, r2, #2
 8013bfa:	441a      	add	r2, r3
 8013bfc:	4611      	mov	r1, r2
 8013bfe:	0109      	lsls	r1, r1, #4
 8013c00:	1a8a      	subs	r2, r1, r2
 8013c02:	0052      	lsls	r2, r2, #1
 8013c04:	4413      	add	r3, r2
 8013c06:	00db      	lsls	r3, r3, #3
 8013c08:	b29b      	uxth	r3, r3
 8013c0a:	f603 632a 	addw	r3, r3, #3626	@ 0xe2a
 8013c0e:	847b      	strh	r3, [r7, #34]	@ 0x22
    }

    /* build the command frame */
    aCmd[0] = 6;
 8013c10:	2306      	movs	r3, #6
 8013c12:	763b      	strb	r3, [r7, #24]
    aCmd[1] = PHPAL_FELICA_SW_CMD_REQC;
 8013c14:	2300      	movs	r3, #0
 8013c16:	767b      	strb	r3, [r7, #25]
    aCmd[2] = pSystemCode[0];
 8013c18:	68bb      	ldr	r3, [r7, #8]
 8013c1a:	781b      	ldrb	r3, [r3, #0]
 8013c1c:	76bb      	strb	r3, [r7, #26]
    aCmd[3] = pSystemCode[1];
 8013c1e:	68bb      	ldr	r3, [r7, #8]
 8013c20:	785b      	ldrb	r3, [r3, #1]
 8013c22:	76fb      	strb	r3, [r7, #27]
    aCmd[4] = pDataParams->bRequestCode;
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	7f1b      	ldrb	r3, [r3, #28]
 8013c28:	773b      	strb	r3, [r7, #28]
    aCmd[5] = bNumTimeSlots;
 8013c2a:	79fb      	ldrb	r3, [r7, #7]
 8013c2c:	777b      	strb	r3, [r7, #29]

    /* Set ReqC timeout according to the number of slots */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8013c2e:	68fb      	ldr	r3, [r7, #12]
 8013c30:	685b      	ldr	r3, [r3, #4]
 8013c32:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8013c34:	210d      	movs	r1, #13
 8013c36:	4618      	mov	r0, r3
 8013c38:	f7fa fbf6 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8013c3c:	4603      	mov	r3, r0
 8013c3e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8013c40:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013c42:	2b00      	cmp	r3, #0
 8013c44:	d001      	beq.n	8013c4a <phpalFelica_Sw_ReqC+0x106>
 8013c46:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013c48:	e08c      	b.n	8013d64 <phpalFelica_Sw_ReqC+0x220>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
        wTimeOutUs));

    if(bNumTimeSlots > PHPAL_FELICA_NUMSLOTS_1)
 8013c4a:	79fb      	ldrb	r3, [r7, #7]
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	d00d      	beq.n	8013c6c <phpalFelica_Sw_ReqC+0x128>
    {
        /* Set RX Multiple feature of HW */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8013c50:	68fb      	ldr	r3, [r7, #12]
 8013c52:	685b      	ldr	r3, [r3, #4]
 8013c54:	2201      	movs	r2, #1
 8013c56:	2153      	movs	r1, #83	@ 0x53
 8013c58:	4618      	mov	r0, r3
 8013c5a:	f7fa fbe5 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8013c5e:	4603      	mov	r3, r0
 8013c60:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8013c62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	d001      	beq.n	8013c6c <phpalFelica_Sw_ReqC+0x128>
 8013c68:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013c6a:	e07b      	b.n	8013d64 <phpalFelica_Sw_ReqC+0x220>
                PHHAL_HW_CONFIG_RXMULTIPLE,
                PH_ON));
    }

    /* Exchange command */
     status = phhalHw_Exchange(
 8013c6c:	68fb      	ldr	r3, [r7, #12]
 8013c6e:	6858      	ldr	r0, [r3, #4]
 8013c70:	f107 0218 	add.w	r2, r7, #24
 8013c74:	f107 0312 	add.w	r3, r7, #18
 8013c78:	9301      	str	r3, [sp, #4]
 8013c7a:	f107 0314 	add.w	r3, r7, #20
 8013c7e:	9300      	str	r3, [sp, #0]
 8013c80:	2306      	movs	r3, #6
 8013c82:	2100      	movs	r1, #0
 8013c84:	f7fa f81a 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8013c88:	4603      	mov	r3, r0
 8013c8a:	843b      	strh	r3, [r7, #32]
        aCmd,
        6,
        &pRxBufferTmp,
        &wRxLengthTmp);

    if(bNumTimeSlots > PHPAL_FELICA_NUMSLOTS_1)
 8013c8c:	79fb      	ldrb	r3, [r7, #7]
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d00d      	beq.n	8013cae <phpalFelica_Sw_ReqC+0x16a>
    {
        /* Re-Set RX Multiple feature of HW */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8013c92:	68fb      	ldr	r3, [r7, #12]
 8013c94:	685b      	ldr	r3, [r3, #4]
 8013c96:	2200      	movs	r2, #0
 8013c98:	2153      	movs	r1, #83	@ 0x53
 8013c9a:	4618      	mov	r0, r3
 8013c9c:	f7fa fbc4 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8013ca0:	4603      	mov	r3, r0
 8013ca2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8013ca4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013ca6:	2b00      	cmp	r3, #0
 8013ca8:	d001      	beq.n	8013cae <phpalFelica_Sw_ReqC+0x16a>
 8013caa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013cac:	e05a      	b.n	8013d64 <phpalFelica_Sw_ReqC+0x220>
                PHHAL_HW_CONFIG_RXMULTIPLE,
                PH_OFF));
    }

    /* Error check */
    PH_CHECK_SUCCESS(status);
 8013cae:	8c3b      	ldrh	r3, [r7, #32]
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d001      	beq.n	8013cb8 <phpalFelica_Sw_ReqC+0x174>
 8013cb4:	8c3b      	ldrh	r3, [r7, #32]
 8013cb6:	e055      	b.n	8013d64 <phpalFelica_Sw_ReqC+0x220>

    /* Check length and update info*/
    if(bNumTimeSlots > PHPAL_FELICA_NUMSLOTS_1)
 8013cb8:	79fb      	ldrb	r3, [r7, #7]
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d015      	beq.n	8013cea <phpalFelica_Sw_ReqC+0x1a6>
    {
        /* Rx Length should be multiple of response frame size */
        if(0U != (wRxLengthTmp % PHPAL_FELICA_SW_RESP_FRAME_SIZE))
 8013cbe:	8a7b      	ldrh	r3, [r7, #18]
 8013cc0:	f003 031f 	and.w	r3, r3, #31
 8013cc4:	b29b      	uxth	r3, r3
 8013cc6:	2b00      	cmp	r3, #0
 8013cc8:	d002      	beq.n	8013cd0 <phpalFelica_Sw_ReqC+0x18c>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_FELICA);
 8013cca:	f640 0306 	movw	r3, #2054	@ 0x806
 8013cce:	e049      	b.n	8013d64 <phpalFelica_Sw_ReqC+0x220>
        }
        /* assign and update IDm and PMm and length */
        *ppRxBuffer = pRxBufferTmp;
 8013cd0:	697a      	ldr	r2, [r7, #20]
 8013cd2:	683b      	ldr	r3, [r7, #0]
 8013cd4:	601a      	str	r2, [r3, #0]
        *pRxLength = wRxLengthTmp;
 8013cd6:	8a7a      	ldrh	r2, [r7, #18]
 8013cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013cda:	801a      	strh	r2, [r3, #0]

        pDataParams->bTotalFrames = (uint8_t)(wRxLengthTmp / PHPAL_FELICA_SW_RESP_FRAME_SIZE);
 8013cdc:	8a7b      	ldrh	r3, [r7, #18]
 8013cde:	095b      	lsrs	r3, r3, #5
 8013ce0:	b29b      	uxth	r3, r3
 8013ce2:	b2da      	uxtb	r2, r3
 8013ce4:	68fb      	ldr	r3, [r7, #12]
 8013ce6:	775a      	strb	r2, [r3, #29]
 8013ce8:	e038      	b.n	8013d5c <phpalFelica_Sw_ReqC+0x218>
    }
    else
    {
        if (((wRxLengthTmp != (PHPAL_FELICA_ATQC_LENGTH + 1U)) &&
 8013cea:	8a7b      	ldrh	r3, [r7, #18]
 8013cec:	2b12      	cmp	r3, #18
 8013cee:	d002      	beq.n	8013cf6 <phpalFelica_Sw_ReqC+0x1b2>
            (wRxLengthTmp != (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_RD_LENGTH + 1U))) ||
 8013cf0:	8a7b      	ldrh	r3, [r7, #18]
        if (((wRxLengthTmp != (PHPAL_FELICA_ATQC_LENGTH + 1U)) &&
 8013cf2:	2b14      	cmp	r3, #20
 8013cf4:	d10a      	bne.n	8013d0c <phpalFelica_Sw_ReqC+0x1c8>
            (pRxBufferTmp[0] != wRxLengthTmp) ||
 8013cf6:	697b      	ldr	r3, [r7, #20]
 8013cf8:	781b      	ldrb	r3, [r3, #0]
 8013cfa:	461a      	mov	r2, r3
 8013cfc:	8a7b      	ldrh	r3, [r7, #18]
            (wRxLengthTmp != (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_RD_LENGTH + 1U))) ||
 8013cfe:	429a      	cmp	r2, r3
 8013d00:	d104      	bne.n	8013d0c <phpalFelica_Sw_ReqC+0x1c8>
            (pRxBufferTmp[1] != PHPAL_FELICA_SW_RSP_REQC))
 8013d02:	697b      	ldr	r3, [r7, #20]
 8013d04:	3301      	adds	r3, #1
 8013d06:	781b      	ldrb	r3, [r3, #0]
            (pRxBufferTmp[0] != wRxLengthTmp) ||
 8013d08:	2b01      	cmp	r3, #1
 8013d0a:	d002      	beq.n	8013d12 <phpalFelica_Sw_ReqC+0x1ce>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_FELICA);
 8013d0c:	f640 0306 	movw	r3, #2054	@ 0x806
 8013d10:	e028      	b.n	8013d64 <phpalFelica_Sw_ReqC+0x220>
        }

        /* RC = 0 and card response with RD information */
        if((wRxLengthTmp == (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_RD_LENGTH + 1U)) && (pDataParams->bRequestCode == 0U))
 8013d12:	8a7b      	ldrh	r3, [r7, #18]
 8013d14:	2b14      	cmp	r3, #20
 8013d16:	d106      	bne.n	8013d26 <phpalFelica_Sw_ReqC+0x1e2>
 8013d18:	68fb      	ldr	r3, [r7, #12]
 8013d1a:	7f1b      	ldrb	r3, [r3, #28]
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d102      	bne.n	8013d26 <phpalFelica_Sw_ReqC+0x1e2>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_FELICA);
 8013d20:	f640 0306 	movw	r3, #2054	@ 0x806
 8013d24:	e01e      	b.n	8013d64 <phpalFelica_Sw_ReqC+0x220>
        }
        /* Store IDm and PMm */
        (void)memcpy(pDataParams->aIDmPMm, &pRxBufferTmp[2], (((uint32_t)(pRxBufferTmp[0])) - 2U));
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	f103 0008 	add.w	r0, r3, #8
 8013d2c:	697b      	ldr	r3, [r7, #20]
 8013d2e:	1c99      	adds	r1, r3, #2
 8013d30:	697b      	ldr	r3, [r7, #20]
 8013d32:	781b      	ldrb	r3, [r3, #0]
 8013d34:	3b02      	subs	r3, #2
 8013d36:	461a      	mov	r2, r3
 8013d38:	f00b f923 	bl	801ef82 <memcpy>
        pDataParams->bIDmPMmValid = PHPAL_FELICA_SW_IDMPMM_VALID;
 8013d3c:	68fb      	ldr	r3, [r7, #12]
 8013d3e:	2201      	movs	r2, #1
 8013d40:	769a      	strb	r2, [r3, #26]

        /* Remove LEN Byte and Response Byte from response and assign start position of ID */
        *ppRxBuffer = &pRxBufferTmp[PHPAL_FELICA_SW_LEN_BYTE_SIZE + PHPAL_FELICA_SW_RESP_REQC_SIZE];
 8013d42:	697b      	ldr	r3, [r7, #20]
 8013d44:	1c9a      	adds	r2, r3, #2
 8013d46:	683b      	ldr	r3, [r7, #0]
 8013d48:	601a      	str	r2, [r3, #0]
        *pRxLength = (uint16_t)(((uint16_t)pRxBufferTmp[0]) - (PHPAL_FELICA_SW_LEN_BYTE_SIZE + PHPAL_FELICA_SW_RESP_REQC_SIZE));
 8013d4a:	697b      	ldr	r3, [r7, #20]
 8013d4c:	781b      	ldrb	r3, [r3, #0]
 8013d4e:	3b02      	subs	r3, #2
 8013d50:	b29a      	uxth	r2, r3
 8013d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d54:	801a      	strh	r2, [r3, #0]

        pDataParams->bTotalFrames = 1;
 8013d56:	68fb      	ldr	r3, [r7, #12]
 8013d58:	2201      	movs	r2, #1
 8013d5a:	775a      	strb	r2, [r3, #29]
    }

    pDataParams->bIDmPMmValid = PHPAL_FELICA_SW_IDMPMM_VALID;
 8013d5c:	68fb      	ldr	r3, [r7, #12]
 8013d5e:	2201      	movs	r2, #1
 8013d60:	769a      	strb	r2, [r3, #26]

    return PH_ERR_SUCCESS;
 8013d62:	2300      	movs	r3, #0
}
 8013d64:	4618      	mov	r0, r3
 8013d66:	3728      	adds	r7, #40	@ 0x28
 8013d68:	46bd      	mov	sp, r7
 8013d6a:	bd80      	pop	{r7, pc}
 8013d6c:	08021fdc 	.word	0x08021fdc

08013d70 <phpalFelica_Sw_GetFrameInfo>:
                                        uint8_t * pResponseBuffer,
                                        uint16_t *pwStatus,
                                        uint8_t** ppID,
                                        uint8_t * pLen
                                        )
{
 8013d70:	b480      	push	{r7}
 8013d72:	b087      	sub	sp, #28
 8013d74:	af00      	add	r7, sp, #0
 8013d76:	60f8      	str	r0, [r7, #12]
 8013d78:	607a      	str	r2, [r7, #4]
 8013d7a:	603b      	str	r3, [r7, #0]
 8013d7c:	460b      	mov	r3, r1
 8013d7e:	72fb      	strb	r3, [r7, #11]
    uint8_t PH_MEMLOC_REM       bError;
    uint8_t PH_MEMLOC_REM       bStartPos;

    /* check frame number */
    if((bFrameNum > pDataParams->bTotalFrames) || (bFrameNum == 0U))
 8013d80:	68fb      	ldr	r3, [r7, #12]
 8013d82:	7f5b      	ldrb	r3, [r3, #29]
 8013d84:	7afa      	ldrb	r2, [r7, #11]
 8013d86:	429a      	cmp	r2, r3
 8013d88:	d802      	bhi.n	8013d90 <phpalFelica_Sw_GetFrameInfo+0x20>
 8013d8a:	7afb      	ldrb	r3, [r7, #11]
 8013d8c:	2b00      	cmp	r3, #0
 8013d8e:	d102      	bne.n	8013d96 <phpalFelica_Sw_GetFrameInfo+0x26>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_FELICA);
 8013d90:	f640 0321 	movw	r3, #2081	@ 0x821
 8013d94:	e06f      	b.n	8013e76 <phpalFelica_Sw_GetFrameInfo+0x106>
    }

    *pwStatus = PH_ERR_SUCCESS;
 8013d96:	683b      	ldr	r3, [r7, #0]
 8013d98:	2200      	movs	r2, #0
 8013d9a:	801a      	strh	r2, [r3, #0]

    /* get start position of frame */
    bStartPos = (uint8_t)(PHPAL_FELICA_SW_RESP_FRAME_SIZE * (bFrameNum - 1U));
 8013d9c:	7afb      	ldrb	r3, [r7, #11]
 8013d9e:	3b01      	subs	r3, #1
 8013da0:	b2db      	uxtb	r3, r3
 8013da2:	015b      	lsls	r3, r3, #5
 8013da4:	75fb      	strb	r3, [r7, #23]

    /* Check length */
    if( ((pResponseBuffer[bStartPos + PHHAL_HW_STATUS_FRAME_LEN_BYTE_POS] != (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_SW_LEN_BYTE_SIZE)) &&
 8013da6:	7dfb      	ldrb	r3, [r7, #23]
 8013da8:	331c      	adds	r3, #28
 8013daa:	687a      	ldr	r2, [r7, #4]
 8013dac:	4413      	add	r3, r2
 8013dae:	781b      	ldrb	r3, [r3, #0]
 8013db0:	2b12      	cmp	r3, #18
 8013db2:	d006      	beq.n	8013dc2 <phpalFelica_Sw_GetFrameInfo+0x52>
        (pResponseBuffer[bStartPos + PHHAL_HW_STATUS_FRAME_LEN_BYTE_POS] != (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_RD_LENGTH + PHPAL_FELICA_SW_LEN_BYTE_SIZE))) ||
 8013db4:	7dfb      	ldrb	r3, [r7, #23]
 8013db6:	331c      	adds	r3, #28
 8013db8:	687a      	ldr	r2, [r7, #4]
 8013dba:	4413      	add	r3, r2
 8013dbc:	781b      	ldrb	r3, [r3, #0]
    if( ((pResponseBuffer[bStartPos + PHHAL_HW_STATUS_FRAME_LEN_BYTE_POS] != (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_SW_LEN_BYTE_SIZE)) &&
 8013dbe:	2b14      	cmp	r3, #20
 8013dc0:	d106      	bne.n	8013dd0 <phpalFelica_Sw_GetFrameInfo+0x60>
        (pResponseBuffer[bStartPos + 1U] != PHPAL_FELICA_SW_RSP_REQC))
 8013dc2:	7dfb      	ldrb	r3, [r7, #23]
 8013dc4:	3301      	adds	r3, #1
 8013dc6:	687a      	ldr	r2, [r7, #4]
 8013dc8:	4413      	add	r3, r2
 8013dca:	781b      	ldrb	r3, [r3, #0]
        (pResponseBuffer[bStartPos + PHHAL_HW_STATUS_FRAME_LEN_BYTE_POS] != (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_RD_LENGTH + PHPAL_FELICA_SW_LEN_BYTE_SIZE))) ||
 8013dcc:	2b01      	cmp	r3, #1
 8013dce:	d002      	beq.n	8013dd6 <phpalFelica_Sw_GetFrameInfo+0x66>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_FELICA);
 8013dd0:	f640 0306 	movw	r3, #2054	@ 0x806
 8013dd4:	e04f      	b.n	8013e76 <phpalFelica_Sw_GetFrameInfo+0x106>
    }

    /* RC = 0 and card response with RD information */
    if((pResponseBuffer[bStartPos + PHHAL_HW_STATUS_FRAME_LEN_BYTE_POS] == (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_RD_LENGTH + PHPAL_FELICA_SW_LEN_BYTE_SIZE)) && (pDataParams->bRequestCode == 0U))
 8013dd6:	7dfb      	ldrb	r3, [r7, #23]
 8013dd8:	331c      	adds	r3, #28
 8013dda:	687a      	ldr	r2, [r7, #4]
 8013ddc:	4413      	add	r3, r2
 8013dde:	781b      	ldrb	r3, [r3, #0]
 8013de0:	2b14      	cmp	r3, #20
 8013de2:	d106      	bne.n	8013df2 <phpalFelica_Sw_GetFrameInfo+0x82>
 8013de4:	68fb      	ldr	r3, [r7, #12]
 8013de6:	7f1b      	ldrb	r3, [r3, #28]
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	d102      	bne.n	8013df2 <phpalFelica_Sw_GetFrameInfo+0x82>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_FELICA);
 8013dec:	f640 0306 	movw	r3, #2054	@ 0x806
 8013df0:	e041      	b.n	8013e76 <phpalFelica_Sw_GetFrameInfo+0x106>
    }

    /* Extract error from Status byte */
    bError = pResponseBuffer[(bStartPos) + PHHAL_HW_STATUS_FRAME_ERR_BYTE_POS ] & PHHAL_HW_STATUS_FRAME_ERR_MASK;
 8013df2:	7dfb      	ldrb	r3, [r7, #23]
 8013df4:	331d      	adds	r3, #29
 8013df6:	687a      	ldr	r2, [r7, #4]
 8013df8:	4413      	add	r3, r2
 8013dfa:	781b      	ldrb	r3, [r3, #0]
 8013dfc:	f003 031f 	and.w	r3, r3, #31
 8013e00:	75bb      	strb	r3, [r7, #22]

    if(bError != 0x00U)
 8013e02:	7dbb      	ldrb	r3, [r7, #22]
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d026      	beq.n	8013e56 <phpalFelica_Sw_GetFrameInfo+0xe6>
    {
        /* check for contact less error */
        if(0U != (bError & PHHAL_HW_STATUS_FRAME_CL_ERR_POS))
 8013e08:	7dbb      	ldrb	r3, [r7, #22]
 8013e0a:	f003 0301 	and.w	r3, r3, #1
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d01d      	beq.n	8013e4e <phpalFelica_Sw_GetFrameInfo+0xde>
        {
            /* check for protocol error */
            if(0U != (bError & PHHAL_HW_STATUS_FRAME_PROT_ERR_POS))
 8013e12:	7dbb      	ldrb	r3, [r7, #22]
 8013e14:	f003 0304 	and.w	r3, r3, #4
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d003      	beq.n	8013e24 <phpalFelica_Sw_GetFrameInfo+0xb4>
            {
                *pwStatus = PH_ERR_PROTOCOL_ERROR;
 8013e1c:	683b      	ldr	r3, [r7, #0]
 8013e1e:	2206      	movs	r2, #6
 8013e20:	801a      	strh	r2, [r3, #0]
 8013e22:	e027      	b.n	8013e74 <phpalFelica_Sw_GetFrameInfo+0x104>
            }
            /* check for collision error */
            else if(0U != (bError & PHHAL_HW_STATUS_FRAME_COLL_ERR_POS))
 8013e24:	7dbb      	ldrb	r3, [r7, #22]
 8013e26:	f003 0308 	and.w	r3, r3, #8
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d003      	beq.n	8013e36 <phpalFelica_Sw_GetFrameInfo+0xc6>
            {
                *pwStatus = PH_ERR_COLLISION_ERROR;
 8013e2e:	683b      	ldr	r3, [r7, #0]
 8013e30:	2203      	movs	r2, #3
 8013e32:	801a      	strh	r2, [r3, #0]
 8013e34:	e01e      	b.n	8013e74 <phpalFelica_Sw_GetFrameInfo+0x104>
            }
            /* check for Integrity error */
            else if(0U != (bError & PHHAL_HW_STATUS_FRAME_DATA_ERR_POS))
 8013e36:	7dbb      	ldrb	r3, [r7, #22]
 8013e38:	f003 0302 	and.w	r3, r3, #2
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d003      	beq.n	8013e48 <phpalFelica_Sw_GetFrameInfo+0xd8>
            {
                *pwStatus = PH_ERR_INTEGRITY_ERROR;
 8013e40:	683b      	ldr	r3, [r7, #0]
 8013e42:	2202      	movs	r2, #2
 8013e44:	801a      	strh	r2, [r3, #0]
 8013e46:	e015      	b.n	8013e74 <phpalFelica_Sw_GetFrameInfo+0x104>
            }
            else
            {
                /* If CL Error is set and no Protocol, Collision, Integrity flag is set */
                return (PH_ERR_PROTOCOL_ERROR | PH_COMP_PAL_FELICA);
 8013e48:	f640 0306 	movw	r3, #2054	@ 0x806
 8013e4c:	e013      	b.n	8013e76 <phpalFelica_Sw_GetFrameInfo+0x106>
            }
        }
        else
        {   /* Length error */
            *pwStatus = PH_ERR_LENGTH_ERROR;
 8013e4e:	683b      	ldr	r3, [r7, #0]
 8013e50:	220c      	movs	r2, #12
 8013e52:	801a      	strh	r2, [r3, #0]
 8013e54:	e00e      	b.n	8013e74 <phpalFelica_Sw_GetFrameInfo+0x104>

    }
    else
    {
      /* Remove LEN Byte and Response Byte (0x01) from response and assign start position of ID */
      *ppID = &pResponseBuffer[bStartPos + (PHPAL_FELICA_SW_LEN_BYTE_SIZE + PHPAL_FELICA_SW_RESP_REQC_SIZE)];
 8013e56:	7dfb      	ldrb	r3, [r7, #23]
 8013e58:	3302      	adds	r3, #2
 8013e5a:	687a      	ldr	r2, [r7, #4]
 8013e5c:	441a      	add	r2, r3
 8013e5e:	6a3b      	ldr	r3, [r7, #32]
 8013e60:	601a      	str	r2, [r3, #0]
      *pLen = pResponseBuffer[bStartPos + PHHAL_HW_STATUS_FRAME_LEN_BYTE_POS] - (PHPAL_FELICA_SW_LEN_BYTE_SIZE + PHPAL_FELICA_SW_RESP_REQC_SIZE);
 8013e62:	7dfb      	ldrb	r3, [r7, #23]
 8013e64:	331c      	adds	r3, #28
 8013e66:	687a      	ldr	r2, [r7, #4]
 8013e68:	4413      	add	r3, r2
 8013e6a:	781b      	ldrb	r3, [r3, #0]
 8013e6c:	3b02      	subs	r3, #2
 8013e6e:	b2da      	uxtb	r2, r3
 8013e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e72:	701a      	strb	r2, [r3, #0]
    }

    return PH_ERR_SUCCESS;
 8013e74:	2300      	movs	r3, #0
}
 8013e76:	4618      	mov	r0, r3
 8013e78:	371c      	adds	r7, #28
 8013e7a:	46bd      	mov	sp, r7
 8013e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e80:	4770      	bx	lr

08013e82 <phpalFelica_Sw_SetSerialNo>:

phStatus_t phpalFelica_Sw_SetSerialNo(
                                      phpalFelica_Sw_DataParams_t * pDataParams,
                                      uint8_t * pIDmPMm
                                      )
{
 8013e82:	b580      	push	{r7, lr}
 8013e84:	b082      	sub	sp, #8
 8013e86:	af00      	add	r7, sp, #0
 8013e88:	6078      	str	r0, [r7, #4]
 8013e8a:	6039      	str	r1, [r7, #0]

    pDataParams->bIDmPMmValid = PHPAL_FELICA_SW_IDMPMM_VALID;
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	2201      	movs	r2, #1
 8013e90:	769a      	strb	r2, [r3, #26]
    /* copy IDm and PMm */
    (void)memcpy(pDataParams->aIDmPMm, pIDmPMm, (PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH));
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	3308      	adds	r3, #8
 8013e96:	2210      	movs	r2, #16
 8013e98:	6839      	ldr	r1, [r7, #0]
 8013e9a:	4618      	mov	r0, r3
 8013e9c:	f00b f871 	bl	801ef82 <memcpy>

    return PH_ERR_SUCCESS;
 8013ea0:	2300      	movs	r3, #0

}
 8013ea2:	4618      	mov	r0, r3
 8013ea4:	3708      	adds	r7, #8
 8013ea6:	46bd      	mov	sp, r7
 8013ea8:	bd80      	pop	{r7, pc}

08013eaa <phpalFelica_Sw_SetConfig>:
phStatus_t phpalFelica_Sw_SetConfig(
                                    phpalFelica_Sw_DataParams_t* pDataParams,
                                    uint16_t wConfig,
                                    uint16_t wValue
                                    )
{
 8013eaa:	b480      	push	{r7}
 8013eac:	b083      	sub	sp, #12
 8013eae:	af00      	add	r7, sp, #0
 8013eb0:	6078      	str	r0, [r7, #4]
 8013eb2:	460b      	mov	r3, r1
 8013eb4:	807b      	strh	r3, [r7, #2]
 8013eb6:	4613      	mov	r3, r2
 8013eb8:	803b      	strh	r3, [r7, #0]
    switch(wConfig)
 8013eba:	887b      	ldrh	r3, [r7, #2]
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d002      	beq.n	8013ec6 <phpalFelica_Sw_SetConfig+0x1c>
 8013ec0:	2b02      	cmp	r3, #2
 8013ec2:	d00c      	beq.n	8013ede <phpalFelica_Sw_SetConfig+0x34>
 8013ec4:	e01f      	b.n	8013f06 <phpalFelica_Sw_SetConfig+0x5c>
    {
    case PHPAL_FELICA_CONFIG_RC:
        if ((uint8_t)wValue > 0x02U)
 8013ec6:	883b      	ldrh	r3, [r7, #0]
 8013ec8:	b2db      	uxtb	r3, r3
 8013eca:	2b02      	cmp	r3, #2
 8013ecc:	d902      	bls.n	8013ed4 <phpalFelica_Sw_SetConfig+0x2a>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_FELICA);
 8013ece:	f640 0321 	movw	r3, #2081	@ 0x821
 8013ed2:	e01c      	b.n	8013f0e <phpalFelica_Sw_SetConfig+0x64>
        }
        pDataParams->bRequestCode = (uint8_t)(wValue);
 8013ed4:	883b      	ldrh	r3, [r7, #0]
 8013ed6:	b2da      	uxtb	r2, r3
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	771a      	strb	r2, [r3, #28]
        break;
 8013edc:	e016      	b.n	8013f0c <phpalFelica_Sw_SetConfig+0x62>

    case PHPAL_FELICA_PREAMBLE_LENGTH:
        if(!((wValue == PHPAL_FELICA_PREAMBLE_LEN_48BITS) ||
 8013ede:	883b      	ldrh	r3, [r7, #0]
 8013ee0:	2b00      	cmp	r3, #0
 8013ee2:	d00b      	beq.n	8013efc <phpalFelica_Sw_SetConfig+0x52>
 8013ee4:	883b      	ldrh	r3, [r7, #0]
 8013ee6:	2b02      	cmp	r3, #2
 8013ee8:	d008      	beq.n	8013efc <phpalFelica_Sw_SetConfig+0x52>
            (wValue == PHPAL_FELICA_PREAMBLE_LEN_56BITS) ||
 8013eea:	883b      	ldrh	r3, [r7, #0]
 8013eec:	2b03      	cmp	r3, #3
 8013eee:	d005      	beq.n	8013efc <phpalFelica_Sw_SetConfig+0x52>
        if(!((wValue == PHPAL_FELICA_PREAMBLE_LEN_48BITS) ||
 8013ef0:	883b      	ldrh	r3, [r7, #0]
 8013ef2:	2b04      	cmp	r3, #4
 8013ef4:	d002      	beq.n	8013efc <phpalFelica_Sw_SetConfig+0x52>
            (wValue == PHPAL_FELICA_PREAMBLE_LEN_64BITS) ||
            (wValue == PHPAL_FELICA_PREAMBLE_LEN_72BITS))
          )
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_FELICA);
 8013ef6:	f640 0321 	movw	r3, #2081	@ 0x821
 8013efa:	e008      	b.n	8013f0e <phpalFelica_Sw_SetConfig+0x64>
        }
        pDataParams->bPreambleLen = (uint8_t)(wValue);
 8013efc:	883b      	ldrh	r3, [r7, #0]
 8013efe:	b2da      	uxtb	r2, r3
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	779a      	strb	r2, [r3, #30]
        break;
 8013f04:	e002      	b.n	8013f0c <phpalFelica_Sw_SetConfig+0x62>

    default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_FELICA);
 8013f06:	f640 0323 	movw	r3, #2083	@ 0x823
 8013f0a:	e000      	b.n	8013f0e <phpalFelica_Sw_SetConfig+0x64>
    }

    return PH_ERR_SUCCESS;
 8013f0c:	2300      	movs	r3, #0
}
 8013f0e:	4618      	mov	r0, r3
 8013f10:	370c      	adds	r7, #12
 8013f12:	46bd      	mov	sp, r7
 8013f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f18:	4770      	bx	lr

08013f1a <phpalFelica_Sw_GetConfig>:
phStatus_t phpalFelica_Sw_GetConfig(
                                    phpalFelica_Sw_DataParams_t* pDataParams,
                                    uint16_t wConfig,
                                    uint16_t * pValue
                                    )
{
 8013f1a:	b480      	push	{r7}
 8013f1c:	b085      	sub	sp, #20
 8013f1e:	af00      	add	r7, sp, #0
 8013f20:	60f8      	str	r0, [r7, #12]
 8013f22:	460b      	mov	r3, r1
 8013f24:	607a      	str	r2, [r7, #4]
 8013f26:	817b      	strh	r3, [r7, #10]
    switch(wConfig)
 8013f28:	897b      	ldrh	r3, [r7, #10]
 8013f2a:	2b03      	cmp	r3, #3
 8013f2c:	d012      	beq.n	8013f54 <phpalFelica_Sw_GetConfig+0x3a>
 8013f2e:	2b03      	cmp	r3, #3
 8013f30:	dc26      	bgt.n	8013f80 <phpalFelica_Sw_GetConfig+0x66>
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d002      	beq.n	8013f3c <phpalFelica_Sw_GetConfig+0x22>
 8013f36:	2b01      	cmp	r3, #1
 8013f38:	d006      	beq.n	8013f48 <phpalFelica_Sw_GetConfig+0x2e>
 8013f3a:	e021      	b.n	8013f80 <phpalFelica_Sw_GetConfig+0x66>
    {
    case PHPAL_FELICA_CONFIG_RC:
        *pValue = (uint16_t)pDataParams->bRequestCode;
 8013f3c:	68fb      	ldr	r3, [r7, #12]
 8013f3e:	7f1b      	ldrb	r3, [r3, #28]
 8013f40:	461a      	mov	r2, r3
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	801a      	strh	r2, [r3, #0]
        break;
 8013f46:	e01e      	b.n	8013f86 <phpalFelica_Sw_GetConfig+0x6c>

    case PH_PALFELICA_CONFIG_NUM_RESPONSE_FRAMES:
        *pValue = (uint16_t)pDataParams->bTotalFrames;
 8013f48:	68fb      	ldr	r3, [r7, #12]
 8013f4a:	7f5b      	ldrb	r3, [r3, #29]
 8013f4c:	461a      	mov	r2, r3
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	801a      	strh	r2, [r3, #0]
        break;
 8013f52:	e018      	b.n	8013f86 <phpalFelica_Sw_GetConfig+0x6c>

    case PHPAL_FELICA_RD:
        if(pDataParams->bIDmPMmValid == PHPAL_FELICA_SW_IDMPMM_VALID)
 8013f54:	68fb      	ldr	r3, [r7, #12]
 8013f56:	7e9b      	ldrb	r3, [r3, #26]
 8013f58:	2b01      	cmp	r3, #1
 8013f5a:	d10d      	bne.n	8013f78 <phpalFelica_Sw_GetConfig+0x5e>
        {
            *pValue = (((uint16_t)pDataParams->aIDmPMm[PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH ] << 8U) |
 8013f5c:	68fb      	ldr	r3, [r7, #12]
 8013f5e:	7e1b      	ldrb	r3, [r3, #24]
 8013f60:	b21b      	sxth	r3, r3
 8013f62:	021b      	lsls	r3, r3, #8
 8013f64:	b21a      	sxth	r2, r3
                       ((uint16_t)pDataParams->aIDmPMm[PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH + 1U]));
 8013f66:	68fb      	ldr	r3, [r7, #12]
 8013f68:	7e5b      	ldrb	r3, [r3, #25]
 8013f6a:	b21b      	sxth	r3, r3
            *pValue = (((uint16_t)pDataParams->aIDmPMm[PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH ] << 8U) |
 8013f6c:	4313      	orrs	r3, r2
 8013f6e:	b21b      	sxth	r3, r3
 8013f70:	b29a      	uxth	r2, r3
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = 0;
        }
        break;
 8013f76:	e006      	b.n	8013f86 <phpalFelica_Sw_GetConfig+0x6c>
            *pValue = 0;
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	2200      	movs	r2, #0
 8013f7c:	801a      	strh	r2, [r3, #0]
        break;
 8013f7e:	e002      	b.n	8013f86 <phpalFelica_Sw_GetConfig+0x6c>

    default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_FELICA);
 8013f80:	f640 0323 	movw	r3, #2083	@ 0x823
 8013f84:	e000      	b.n	8013f88 <phpalFelica_Sw_GetConfig+0x6e>
    }

    return PH_ERR_SUCCESS;
 8013f86:	2300      	movs	r3, #0
}
 8013f88:	4618      	mov	r0, r3
 8013f8a:	3714      	adds	r7, #20
 8013f8c:	46bd      	mov	sp, r7
 8013f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f92:	4770      	bx	lr

08013f94 <phpalI14443p3a_Sw_Init>:
phStatus_t phpalI14443p3a_Sw_Init(
                                  phpalI14443p3a_Sw_DataParams_t * pDataParams,
                                  uint16_t wSizeOfDataParams,
                                  void * pHalDataParams
                                  )
{
 8013f94:	b480      	push	{r7}
 8013f96:	b085      	sub	sp, #20
 8013f98:	af00      	add	r7, sp, #0
 8013f9a:	60f8      	str	r0, [r7, #12]
 8013f9c:	460b      	mov	r3, r1
 8013f9e:	607a      	str	r2, [r7, #4]
 8013fa0:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalI14443p3a_Sw_DataParams_t) != wSizeOfDataParams)
 8013fa2:	897b      	ldrh	r3, [r7, #10]
 8013fa4:	2b18      	cmp	r3, #24
 8013fa6:	d002      	beq.n	8013fae <phpalI14443p3a_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_ISO14443P3A);
 8013fa8:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8013fac:	e01d      	b.n	8013fea <phpalI14443p3a_Sw_Init+0x56>
    }
    PH_ASSERT_NULL (pDataParams);
 8013fae:	68fb      	ldr	r3, [r7, #12]
 8013fb0:	2b00      	cmp	r3, #0
 8013fb2:	d101      	bne.n	8013fb8 <phpalI14443p3a_Sw_Init+0x24>
 8013fb4:	2321      	movs	r3, #33	@ 0x21
 8013fb6:	e018      	b.n	8013fea <phpalI14443p3a_Sw_Init+0x56>
    PH_ASSERT_NULL (pHalDataParams);
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	2b00      	cmp	r3, #0
 8013fbc:	d101      	bne.n	8013fc2 <phpalI14443p3a_Sw_Init+0x2e>
 8013fbe:	2321      	movs	r3, #33	@ 0x21
 8013fc0:	e013      	b.n	8013fea <phpalI14443p3a_Sw_Init+0x56>

    /* init private data */
    pDataParams->wId            = PH_COMP_PAL_ISO14443P3A | PHPAL_I14443P3A_SW_ID;
 8013fc2:	68fb      	ldr	r3, [r7, #12]
 8013fc4:	f240 3201 	movw	r2, #769	@ 0x301
 8013fc8:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams = pHalDataParams;
 8013fca:	68fb      	ldr	r3, [r7, #12]
 8013fcc:	687a      	ldr	r2, [r7, #4]
 8013fce:	605a      	str	r2, [r3, #4]
    pDataParams->bUidLength     = 0;
 8013fd0:	68fb      	ldr	r3, [r7, #12]
 8013fd2:	2200      	movs	r2, #0
 8013fd4:	749a      	strb	r2, [r3, #18]
    pDataParams->bUidComplete   = 0;
 8013fd6:	68fb      	ldr	r3, [r7, #12]
 8013fd8:	2200      	movs	r2, #0
 8013fda:	74da      	strb	r2, [r3, #19]
    pDataParams->bOpeMode       = RD_LIB_MODE_NFC;
 8013fdc:	68fb      	ldr	r3, [r7, #12]
 8013fde:	2202      	movs	r2, #2
 8013fe0:	751a      	strb	r2, [r3, #20]
    pDataParams->bPollCmd       = PHPAL_I14443P3A_USE_REQA;
 8013fe2:	68fb      	ldr	r3, [r7, #12]
 8013fe4:	2200      	movs	r2, #0
 8013fe6:	755a      	strb	r2, [r3, #21]
    return PH_ERR_SUCCESS;
 8013fe8:	2300      	movs	r3, #0
}
 8013fea:	4618      	mov	r0, r3
 8013fec:	3714      	adds	r7, #20
 8013fee:	46bd      	mov	sp, r7
 8013ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ff4:	4770      	bx	lr

08013ff6 <phpalI14443p3a_Sw_SetConfig>:
phStatus_t phpalI14443p3a_Sw_SetConfig(
                                       phpalI14443p3a_Sw_DataParams_t * pDataParams,
                                       uint16_t wConfig,
                                       uint16_t wValue
                                     )
{
 8013ff6:	b580      	push	{r7, lr}
 8013ff8:	b084      	sub	sp, #16
 8013ffa:	af00      	add	r7, sp, #0
 8013ffc:	6078      	str	r0, [r7, #4]
 8013ffe:	460b      	mov	r3, r1
 8014000:	807b      	strh	r3, [r7, #2]
 8014002:	4613      	mov	r3, r2
 8014004:	803b      	strh	r3, [r7, #0]
    phStatus_t PH_MEMLOC_REM statusTmp;

    switch (wConfig)
 8014006:	887b      	ldrh	r3, [r7, #2]
 8014008:	2b03      	cmp	r3, #3
 801400a:	d010      	beq.n	801402e <phpalI14443p3a_Sw_SetConfig+0x38>
 801400c:	2b03      	cmp	r3, #3
 801400e:	dc1c      	bgt.n	801404a <phpalI14443p3a_Sw_SetConfig+0x54>
 8014010:	2b01      	cmp	r3, #1
 8014012:	d002      	beq.n	801401a <phpalI14443p3a_Sw_SetConfig+0x24>
 8014014:	2b02      	cmp	r3, #2
 8014016:	d005      	beq.n	8014024 <phpalI14443p3a_Sw_SetConfig+0x2e>
 8014018:	e017      	b.n	801404a <phpalI14443p3a_Sw_SetConfig+0x54>
    {
    /* Emvco: To Define Running Mode for RdLib: Either Nfc, EMVCO, ISO */
    case PHPAL_I14443P3A_CONFIG_OPE_MODE:
    {
       pDataParams->bOpeMode = (uint8_t)wValue;
 801401a:	883b      	ldrh	r3, [r7, #0]
 801401c:	b2da      	uxtb	r2, r3
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	751a      	strb	r2, [r3, #20]
       break;
 8014022:	e016      	b.n	8014052 <phpalI14443p3a_Sw_SetConfig+0x5c>
    }

    case PHPAL_I14443P3A_CONFIG_POLL_CMD:
    {
       pDataParams->bPollCmd = (uint8_t)wValue;
 8014024:	883b      	ldrh	r3, [r7, #0]
 8014026:	b2da      	uxtb	r2, r3
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	755a      	strb	r2, [r3, #21]
       break;
 801402c:	e011      	b.n	8014052 <phpalI14443p3a_Sw_SetConfig+0x5c>
    }

    case PHPAL_I14443P3A_CONFIG_TIMEOUT_VALUE_US:
    {
       PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	685b      	ldr	r3, [r3, #4]
 8014032:	883a      	ldrh	r2, [r7, #0]
 8014034:	210d      	movs	r1, #13
 8014036:	4618      	mov	r0, r3
 8014038:	f7fa f9f6 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801403c:	4603      	mov	r3, r0
 801403e:	81fb      	strh	r3, [r7, #14]
 8014040:	89fb      	ldrh	r3, [r7, #14]
 8014042:	2b00      	cmp	r3, #0
 8014044:	d004      	beq.n	8014050 <phpalI14443p3a_Sw_SetConfig+0x5a>
 8014046:	89fb      	ldrh	r3, [r7, #14]
 8014048:	e004      	b.n	8014054 <phpalI14443p3a_Sw_SetConfig+0x5e>
                   wValue));
       break;
    }

    default:
       return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_ISO14443P3A);
 801404a:	f240 3323 	movw	r3, #803	@ 0x323
 801404e:	e001      	b.n	8014054 <phpalI14443p3a_Sw_SetConfig+0x5e>
       break;
 8014050:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 8014052:	2300      	movs	r3, #0

}
 8014054:	4618      	mov	r0, r3
 8014056:	3710      	adds	r7, #16
 8014058:	46bd      	mov	sp, r7
 801405a:	bd80      	pop	{r7, pc}

0801405c <phpalI14443p3a_Sw_RequestA>:

phStatus_t phpalI14443p3a_Sw_RequestA(
                                      phpalI14443p3a_Sw_DataParams_t * pDataParams,
                                      uint8_t * pAtqa
                                      )
{
 801405c:	b580      	push	{r7, lr}
 801405e:	b082      	sub	sp, #8
 8014060:	af00      	add	r7, sp, #0
 8014062:	6078      	str	r0, [r7, #4]
 8014064:	6039      	str	r1, [r7, #0]
    return phpalI14443p3a_Sw_RequestAEx(pDataParams, PHPAL_I14443P3A_REQUEST_CMD, pAtqa);
 8014066:	683a      	ldr	r2, [r7, #0]
 8014068:	2126      	movs	r1, #38	@ 0x26
 801406a:	6878      	ldr	r0, [r7, #4]
 801406c:	f000 fc89 	bl	8014982 <phpalI14443p3a_Sw_RequestAEx>
 8014070:	4603      	mov	r3, r0
}
 8014072:	4618      	mov	r0, r3
 8014074:	3708      	adds	r7, #8
 8014076:	46bd      	mov	sp, r7
 8014078:	bd80      	pop	{r7, pc}

0801407a <phpalI14443p3a_Sw_WakeUpA>:

phStatus_t phpalI14443p3a_Sw_WakeUpA(
                                     phpalI14443p3a_Sw_DataParams_t * pDataParams,
                                     uint8_t * pAtqa
                                     )
{
 801407a:	b580      	push	{r7, lr}
 801407c:	b082      	sub	sp, #8
 801407e:	af00      	add	r7, sp, #0
 8014080:	6078      	str	r0, [r7, #4]
 8014082:	6039      	str	r1, [r7, #0]
    return phpalI14443p3a_Sw_RequestAEx(pDataParams, PHPAL_I14443P3A_WAKEUP_CMD, pAtqa);
 8014084:	683a      	ldr	r2, [r7, #0]
 8014086:	2152      	movs	r1, #82	@ 0x52
 8014088:	6878      	ldr	r0, [r7, #4]
 801408a:	f000 fc7a 	bl	8014982 <phpalI14443p3a_Sw_RequestAEx>
 801408e:	4603      	mov	r3, r0
}
 8014090:	4618      	mov	r0, r3
 8014092:	3708      	adds	r7, #8
 8014094:	46bd      	mov	sp, r7
 8014096:	bd80      	pop	{r7, pc}

08014098 <phpalI14443p3a_Sw_HaltA>:

phStatus_t phpalI14443p3a_Sw_HaltA(
                                   phpalI14443p3a_Sw_DataParams_t * pDataParams
                                   )
{
 8014098:	b580      	push	{r7, lr}
 801409a:	b088      	sub	sp, #32
 801409c:	af02      	add	r7, sp, #8
 801409e:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM cmd[2];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 80140a0:	2300      	movs	r3, #0
 80140a2:	60fb      	str	r3, [r7, #12]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 80140a4:	2300      	movs	r3, #0
 80140a6:	817b      	strh	r3, [r7, #10]

    /* Set halt timeout */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	685b      	ldr	r3, [r3, #4]
 80140ac:	f44f 6291 	mov.w	r2, #1160	@ 0x488
 80140b0:	210d      	movs	r1, #13
 80140b2:	4618      	mov	r0, r3
 80140b4:	f7fa f9b8 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80140b8:	4603      	mov	r3, r0
 80140ba:	82fb      	strh	r3, [r7, #22]
 80140bc:	8afb      	ldrh	r3, [r7, #22]
 80140be:	2b00      	cmp	r3, #0
 80140c0:	d001      	beq.n	80140c6 <phpalI14443p3a_Sw_HaltA+0x2e>
 80140c2:	8afb      	ldrh	r3, [r7, #22]
 80140c4:	e03b      	b.n	801413e <phpalI14443p3a_Sw_HaltA+0xa6>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
        PHPAL_I14443P3A_HALT_TIME_US + PHPAL_I14443P3A_EXT_TIME_US));

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXCRC, PH_ON));
 80140c6:	687b      	ldr	r3, [r7, #4]
 80140c8:	685b      	ldr	r3, [r3, #4]
 80140ca:	2201      	movs	r2, #1
 80140cc:	2101      	movs	r1, #1
 80140ce:	4618      	mov	r0, r3
 80140d0:	f7fa f9aa 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80140d4:	4603      	mov	r3, r0
 80140d6:	82fb      	strh	r3, [r7, #22]
 80140d8:	8afb      	ldrh	r3, [r7, #22]
 80140da:	2b00      	cmp	r3, #0
 80140dc:	d001      	beq.n	80140e2 <phpalI14443p3a_Sw_HaltA+0x4a>
 80140de:	8afb      	ldrh	r3, [r7, #22]
 80140e0:	e02d      	b.n	801413e <phpalI14443p3a_Sw_HaltA+0xa6>
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXCRC, PH_ON));
 80140e2:	687b      	ldr	r3, [r7, #4]
 80140e4:	685b      	ldr	r3, [r3, #4]
 80140e6:	2201      	movs	r2, #1
 80140e8:	2102      	movs	r1, #2
 80140ea:	4618      	mov	r0, r3
 80140ec:	f7fa f99c 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80140f0:	4603      	mov	r3, r0
 80140f2:	82fb      	strh	r3, [r7, #22]
 80140f4:	8afb      	ldrh	r3, [r7, #22]
 80140f6:	2b00      	cmp	r3, #0
 80140f8:	d001      	beq.n	80140fe <phpalI14443p3a_Sw_HaltA+0x66>
 80140fa:	8afb      	ldrh	r3, [r7, #22]
 80140fc:	e01f      	b.n	801413e <phpalI14443p3a_Sw_HaltA+0xa6>

    /* Send HltA command */
    cmd[0] = PHPAL_I14443P3A_HALT_CMD;
 80140fe:	2350      	movs	r3, #80	@ 0x50
 8014100:	743b      	strb	r3, [r7, #16]
    cmd[1] = 0x00;
 8014102:	2300      	movs	r3, #0
 8014104:	747b      	strb	r3, [r7, #17]

    status = phhalHw_Exchange(pDataParams->pHalDataParams, PH_EXCHANGE_DEFAULT, cmd, 2, &pResp, &wRespLength);
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	6858      	ldr	r0, [r3, #4]
 801410a:	f107 0210 	add.w	r2, r7, #16
 801410e:	f107 030a 	add.w	r3, r7, #10
 8014112:	9301      	str	r3, [sp, #4]
 8014114:	f107 030c 	add.w	r3, r7, #12
 8014118:	9300      	str	r3, [sp, #0]
 801411a:	2302      	movs	r3, #2
 801411c:	2100      	movs	r1, #0
 801411e:	f7f9 fdcd 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8014122:	4603      	mov	r3, r0
 8014124:	82bb      	strh	r3, [r7, #20]

    switch (status & PH_ERR_MASK)
 8014126:	8abb      	ldrh	r3, [r7, #20]
 8014128:	b2db      	uxtb	r3, r3
 801412a:	2b00      	cmp	r3, #0
 801412c:	d003      	beq.n	8014136 <phpalI14443p3a_Sw_HaltA+0x9e>
 801412e:	2b01      	cmp	r3, #1
 8014130:	d104      	bne.n	801413c <phpalI14443p3a_Sw_HaltA+0xa4>
    {
        /* HltA command should timeout -> success */
    case PH_ERR_IO_TIMEOUT:
        return PH_ERR_SUCCESS;
 8014132:	2300      	movs	r3, #0
 8014134:	e003      	b.n	801413e <phpalI14443p3a_Sw_HaltA+0xa6>
        /* Return protocol error */
    case PH_ERR_SUCCESS:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8014136:	f240 3306 	movw	r3, #774	@ 0x306
 801413a:	e000      	b.n	801413e <phpalI14443p3a_Sw_HaltA+0xa6>
        /* Return other errors */
    default:
        return status;
 801413c:	8abb      	ldrh	r3, [r7, #20]
    }
}
 801413e:	4618      	mov	r0, r3
 8014140:	3718      	adds	r7, #24
 8014142:	46bd      	mov	sp, r7
 8014144:	bd80      	pop	{r7, pc}

08014146 <phpalI14443p3a_Sw_Anticollision>:
    uint8_t * pUidIn,
    uint8_t bNvbUidIn,
    uint8_t * pUidOut,
    uint8_t * pNvbUidOut
    )
{
 8014146:	b580      	push	{r7, lr}
 8014148:	b08e      	sub	sp, #56	@ 0x38
 801414a:	af02      	add	r7, sp, #8
 801414c:	60f8      	str	r0, [r7, #12]
 801414e:	607a      	str	r2, [r7, #4]
 8014150:	461a      	mov	r2, r3
 8014152:	460b      	mov	r3, r1
 8014154:	72fb      	strb	r3, [r7, #11]
 8014156:	4613      	mov	r3, r2
 8014158:	72bb      	strb	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bIsSelect;
    uint8_t     PH_MEMLOC_REM bCmdBuffer[10];
    uint8_t *   PH_MEMLOC_REM pRcvBuffer = NULL;
 801415a:	2300      	movs	r3, #0
 801415c:	617b      	str	r3, [r7, #20]
    uint16_t    PH_MEMLOC_REM wSndBytes;
    uint16_t    PH_MEMLOC_REM wRcvBytes = 0;
 801415e:	2300      	movs	r3, #0
 8014160:	827b      	strh	r3, [r7, #18]
    uint16_t    PH_MEMLOC_REM wRcvBits = 0;
 8014162:	2300      	movs	r3, #0
 8014164:	823b      	strh	r3, [r7, #16]
    uint8_t     PH_MEMLOC_REM bUidStartIndex;
    uint8_t     PH_MEMLOC_REM bBitCount;

    /* Check for invalid bNvbUidIn parameter */
    if ((bNvbUidIn > 0x40U) || ((bNvbUidIn & 0x0FU) > 0x07U))
 8014166:	7abb      	ldrb	r3, [r7, #10]
 8014168:	2b40      	cmp	r3, #64	@ 0x40
 801416a:	d804      	bhi.n	8014176 <phpalI14443p3a_Sw_Anticollision+0x30>
 801416c:	7abb      	ldrb	r3, [r7, #10]
 801416e:	f003 0308 	and.w	r3, r3, #8
 8014172:	2b00      	cmp	r3, #0
 8014174:	d002      	beq.n	801417c <phpalI14443p3a_Sw_Anticollision+0x36>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3A);
 8014176:	f240 3321 	movw	r3, #801	@ 0x321
 801417a:	e217      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
    }

    /* Check for invalid bCascadeIndex parameter */
    switch (bCascadeLevel)
 801417c:	7afb      	ldrb	r3, [r7, #11]
 801417e:	2b97      	cmp	r3, #151	@ 0x97
 8014180:	d00d      	beq.n	801419e <phpalI14443p3a_Sw_Anticollision+0x58>
 8014182:	2b97      	cmp	r3, #151	@ 0x97
 8014184:	dc08      	bgt.n	8014198 <phpalI14443p3a_Sw_Anticollision+0x52>
 8014186:	2b93      	cmp	r3, #147	@ 0x93
 8014188:	d002      	beq.n	8014190 <phpalI14443p3a_Sw_Anticollision+0x4a>
 801418a:	2b95      	cmp	r3, #149	@ 0x95
 801418c:	d007      	beq.n	801419e <phpalI14443p3a_Sw_Anticollision+0x58>
 801418e:	e003      	b.n	8014198 <phpalI14443p3a_Sw_Anticollision+0x52>
    {
    case PHPAL_I14443P3A_CASCADE_LEVEL_1:
        /* Reset UID length */
        pDataParams->bUidLength = 0;
 8014190:	68fb      	ldr	r3, [r7, #12]
 8014192:	2200      	movs	r2, #0
 8014194:	749a      	strb	r2, [r3, #18]
    case PHPAL_I14443P3A_CASCADE_LEVEL_2:
    case PHPAL_I14443P3A_CASCADE_LEVEL_3:
        break;
 8014196:	e002      	b.n	801419e <phpalI14443p3a_Sw_Anticollision+0x58>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3A);
 8014198:	f240 3321 	movw	r3, #801	@ 0x321
 801419c:	e206      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
        break;
 801419e:	bf00      	nop
    }

    /* Reset UID complete flag */
    pDataParams->bUidComplete = 0;
 80141a0:	68fb      	ldr	r3, [r7, #12]
 80141a2:	2200      	movs	r2, #0
 80141a4:	74da      	strb	r2, [r3, #19]

    /* ANTICOLLISION: Disable CRC */
    if (bNvbUidIn != 0x40U)
 80141a6:	7abb      	ldrb	r3, [r7, #10]
 80141a8:	2b40      	cmp	r3, #64	@ 0x40
 80141aa:	d01e      	beq.n	80141ea <phpalI14443p3a_Sw_Anticollision+0xa4>
    {
        bIsSelect = 0;
 80141ac:	2300      	movs	r3, #0
 80141ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXCRC, PH_OFF));
 80141b2:	68fb      	ldr	r3, [r7, #12]
 80141b4:	685b      	ldr	r3, [r3, #4]
 80141b6:	2200      	movs	r2, #0
 80141b8:	2101      	movs	r1, #1
 80141ba:	4618      	mov	r0, r3
 80141bc:	f7fa f934 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80141c0:	4603      	mov	r3, r0
 80141c2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80141c4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d001      	beq.n	80141ce <phpalI14443p3a_Sw_Anticollision+0x88>
 80141ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80141cc:	e1ee      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXCRC, PH_OFF));
 80141ce:	68fb      	ldr	r3, [r7, #12]
 80141d0:	685b      	ldr	r3, [r3, #4]
 80141d2:	2200      	movs	r2, #0
 80141d4:	2102      	movs	r1, #2
 80141d6:	4618      	mov	r0, r3
 80141d8:	f7fa f926 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80141dc:	4603      	mov	r3, r0
 80141de:	853b      	strh	r3, [r7, #40]	@ 0x28
 80141e0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	d020      	beq.n	8014228 <phpalI14443p3a_Sw_Anticollision+0xe2>
 80141e6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80141e8:	e1e0      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
    }
    /* SELECT: Enable CRC */
    else
    {
        bIsSelect = 1;
 80141ea:	2301      	movs	r3, #1
 80141ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXCRC, PH_ON));
 80141f0:	68fb      	ldr	r3, [r7, #12]
 80141f2:	685b      	ldr	r3, [r3, #4]
 80141f4:	2201      	movs	r2, #1
 80141f6:	2101      	movs	r1, #1
 80141f8:	4618      	mov	r0, r3
 80141fa:	f7fa f915 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80141fe:	4603      	mov	r3, r0
 8014200:	853b      	strh	r3, [r7, #40]	@ 0x28
 8014202:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014204:	2b00      	cmp	r3, #0
 8014206:	d001      	beq.n	801420c <phpalI14443p3a_Sw_Anticollision+0xc6>
 8014208:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801420a:	e1cf      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXCRC, PH_ON));
 801420c:	68fb      	ldr	r3, [r7, #12]
 801420e:	685b      	ldr	r3, [r3, #4]
 8014210:	2201      	movs	r2, #1
 8014212:	2102      	movs	r1, #2
 8014214:	4618      	mov	r0, r3
 8014216:	f7fa f907 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801421a:	4603      	mov	r3, r0
 801421c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801421e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014220:	2b00      	cmp	r3, #0
 8014222:	d001      	beq.n	8014228 <phpalI14443p3a_Sw_Anticollision+0xe2>
 8014224:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014226:	e1c1      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
    }

    /* Init. command buffer */
    bCmdBuffer[0] = bCascadeLevel;
 8014228:	7afb      	ldrb	r3, [r7, #11]
 801422a:	763b      	strb	r3, [r7, #24]
    (void)memset(&bCmdBuffer[2], 0x00, 5);
 801422c:	f107 0318 	add.w	r3, r7, #24
 8014230:	3302      	adds	r3, #2
 8014232:	2205      	movs	r2, #5
 8014234:	2100      	movs	r1, #0
 8014236:	4618      	mov	r0, r3
 8014238:	f00a fe24 	bl	801ee84 <memset>

    /* Copy valid UID bits */
    wSndBytes = (uint16_t)(((((uint16_t)bNvbUidIn) & 0xF0U) >> 4U) + (((bNvbUidIn & 0x0FU) != 0U) ? 1U : 0U));
 801423c:	7abb      	ldrb	r3, [r7, #10]
 801423e:	091b      	lsrs	r3, r3, #4
 8014240:	b2db      	uxtb	r3, r3
 8014242:	461a      	mov	r2, r3
 8014244:	7abb      	ldrb	r3, [r7, #10]
 8014246:	f003 030f 	and.w	r3, r3, #15
 801424a:	2b00      	cmp	r3, #0
 801424c:	d001      	beq.n	8014252 <phpalI14443p3a_Sw_Anticollision+0x10c>
 801424e:	2301      	movs	r3, #1
 8014250:	e000      	b.n	8014254 <phpalI14443p3a_Sw_Anticollision+0x10e>
 8014252:	2300      	movs	r3, #0
 8014254:	4413      	add	r3, r2
 8014256:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    (void)memcpy(&bCmdBuffer[2], pUidIn, (size_t)wSndBytes);
 8014258:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 801425a:	f107 0318 	add.w	r3, r7, #24
 801425e:	3302      	adds	r3, #2
 8014260:	6879      	ldr	r1, [r7, #4]
 8014262:	4618      	mov	r0, r3
 8014264:	f00a fe8d 	bl	801ef82 <memcpy>
    wSndBytes += 2U;
 8014268:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801426a:	3302      	adds	r3, #2
 801426c:	85bb      	strh	r3, [r7, #44]	@ 0x2c

    /* SELECT: Add BCC */
    if (0U != (bIsSelect))
 801426e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014272:	2b00      	cmp	r3, #0
 8014274:	d016      	beq.n	80142a4 <phpalI14443p3a_Sw_Anticollision+0x15e>
    {
        bNvbUidIn = 0x50;
 8014276:	2350      	movs	r3, #80	@ 0x50
 8014278:	72bb      	strb	r3, [r7, #10]
        bCmdBuffer[6] = pUidIn[0] ^ pUidIn[1] ^ pUidIn[2] ^ pUidIn[3];
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	781a      	ldrb	r2, [r3, #0]
 801427e:	687b      	ldr	r3, [r7, #4]
 8014280:	3301      	adds	r3, #1
 8014282:	781b      	ldrb	r3, [r3, #0]
 8014284:	4053      	eors	r3, r2
 8014286:	b2da      	uxtb	r2, r3
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	3302      	adds	r3, #2
 801428c:	781b      	ldrb	r3, [r3, #0]
 801428e:	4053      	eors	r3, r2
 8014290:	b2da      	uxtb	r2, r3
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	3303      	adds	r3, #3
 8014296:	781b      	ldrb	r3, [r3, #0]
 8014298:	4053      	eors	r3, r2
 801429a:	b2db      	uxtb	r3, r3
 801429c:	77bb      	strb	r3, [r7, #30]
        ++wSndBytes;
 801429e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80142a0:	3301      	adds	r3, #1
 80142a2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    }

    /* Encode NVB */
    bCmdBuffer[1] = bNvbUidIn + 0x20U;
 80142a4:	7abb      	ldrb	r3, [r7, #10]
 80142a6:	3320      	adds	r3, #32
 80142a8:	b2db      	uxtb	r3, r3
 80142aa:	767b      	strb	r3, [r7, #25]

    /* Adjust Rx-Align */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXALIGN, (((uint16_t)bNvbUidIn) & 0x07U)));
 80142ac:	68fb      	ldr	r3, [r7, #12]
 80142ae:	6858      	ldr	r0, [r3, #4]
 80142b0:	7abb      	ldrb	r3, [r7, #10]
 80142b2:	b29b      	uxth	r3, r3
 80142b4:	f003 0307 	and.w	r3, r3, #7
 80142b8:	b29b      	uxth	r3, r3
 80142ba:	461a      	mov	r2, r3
 80142bc:	2105      	movs	r1, #5
 80142be:	f7fa f8b3 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80142c2:	4603      	mov	r3, r0
 80142c4:	853b      	strh	r3, [r7, #40]	@ 0x28
 80142c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80142c8:	2b00      	cmp	r3, #0
 80142ca:	d001      	beq.n	80142d0 <phpalI14443p3a_Sw_Anticollision+0x18a>
 80142cc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80142ce:	e16d      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>

    /* Adjust TxBits */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXLASTBITS, (((uint16_t)bNvbUidIn) & 0x07U)));
 80142d0:	68fb      	ldr	r3, [r7, #12]
 80142d2:	6858      	ldr	r0, [r3, #4]
 80142d4:	7abb      	ldrb	r3, [r7, #10]
 80142d6:	b29b      	uxth	r3, r3
 80142d8:	f003 0307 	and.w	r3, r3, #7
 80142dc:	b29b      	uxth	r3, r3
 80142de:	461a      	mov	r2, r3
 80142e0:	2103      	movs	r1, #3
 80142e2:	f7fa f8a1 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80142e6:	4603      	mov	r3, r0
 80142e8:	853b      	strh	r3, [r7, #40]	@ 0x28
 80142ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	d001      	beq.n	80142f4 <phpalI14443p3a_Sw_Anticollision+0x1ae>
 80142f0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80142f2:	e15b      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>

    /* Send the ANTICOLLISION command */
    status = phhalHw_Exchange(pDataParams->pHalDataParams, PH_EXCHANGE_DEFAULT, bCmdBuffer, wSndBytes, &pRcvBuffer, &wRcvBytes);
 80142f4:	68fb      	ldr	r3, [r7, #12]
 80142f6:	6858      	ldr	r0, [r3, #4]
 80142f8:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 80142fa:	f107 0218 	add.w	r2, r7, #24
 80142fe:	f107 0312 	add.w	r3, r7, #18
 8014302:	9301      	str	r3, [sp, #4]
 8014304:	f107 0314 	add.w	r3, r7, #20
 8014308:	9300      	str	r3, [sp, #0]
 801430a:	460b      	mov	r3, r1
 801430c:	2100      	movs	r1, #0
 801430e:	f7f9 fcd5 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8014312:	4603      	mov	r3, r0
 8014314:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* Reset RxAlignment */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXALIGN, 0));
 8014316:	68fb      	ldr	r3, [r7, #12]
 8014318:	685b      	ldr	r3, [r3, #4]
 801431a:	2200      	movs	r2, #0
 801431c:	2105      	movs	r1, #5
 801431e:	4618      	mov	r0, r3
 8014320:	f7fa f882 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8014324:	4603      	mov	r3, r0
 8014326:	853b      	strh	r3, [r7, #40]	@ 0x28
 8014328:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801432a:	2b00      	cmp	r3, #0
 801432c:	d001      	beq.n	8014332 <phpalI14443p3a_Sw_Anticollision+0x1ec>
 801432e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014330:	e13c      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>

    /* Check status, Collision is allowed for anti-collision command. */
    if ((bIsSelect == 0U) && ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR))
 8014332:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014336:	2b00      	cmp	r3, #0
 8014338:	d112      	bne.n	8014360 <phpalI14443p3a_Sw_Anticollision+0x21a>
 801433a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801433c:	b2db      	uxtb	r3, r3
 801433e:	2b03      	cmp	r3, #3
 8014340:	d10e      	bne.n	8014360 <phpalI14443p3a_Sw_Anticollision+0x21a>
    {
        /* Retrieve number of valid bits of last byte */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXLASTBITS, &wRcvBits));
 8014342:	68fb      	ldr	r3, [r7, #12]
 8014344:	685b      	ldr	r3, [r3, #4]
 8014346:	f107 0210 	add.w	r2, r7, #16
 801434a:	2104      	movs	r1, #4
 801434c:	4618      	mov	r0, r3
 801434e:	f7fb fcb9 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8014352:	4603      	mov	r3, r0
 8014354:	853b      	strh	r3, [r7, #40]	@ 0x28
 8014356:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014358:	2b00      	cmp	r3, #0
 801435a:	d00f      	beq.n	801437c <phpalI14443p3a_Sw_Anticollision+0x236>
 801435c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801435e:	e125      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
    }
    else
    {
        /* Check for protocol error */
        if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS_INCOMPLETE_BYTE)
 8014360:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8014362:	b2db      	uxtb	r3, r3
 8014364:	2b73      	cmp	r3, #115	@ 0x73
 8014366:	d102      	bne.n	801436e <phpalI14443p3a_Sw_Anticollision+0x228>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8014368:	f240 3306 	movw	r3, #774	@ 0x306
 801436c:	e11e      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
        }
        /* Return on other errors */
        else
        {
            PH_CHECK_SUCCESS(status);
 801436e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8014370:	2b00      	cmp	r3, #0
 8014372:	d001      	beq.n	8014378 <phpalI14443p3a_Sw_Anticollision+0x232>
 8014374:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8014376:	e119      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
        }

        /* whole byte valid */
        wRcvBits = 0;
 8014378:	2300      	movs	r3, #0
 801437a:	823b      	strh	r3, [r7, #16]
    }

    /* Add received data to UID */
    if (bIsSelect == 0U)
 801437c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014380:	2b00      	cmp	r3, #0
 8014382:	f040 80ae 	bne.w	80144e2 <phpalI14443p3a_Sw_Anticollision+0x39c>
    {
        /* Retrieve byte-starting-index of received Uid */
        bUidStartIndex = (uint8_t)((bNvbUidIn & 0xF0U) >> 4U);
 8014386:	7abb      	ldrb	r3, [r7, #10]
 8014388:	091b      	lsrs	r3, r3, #4
 801438a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

        /* Add new bitcount */
        bBitCount = (uint8_t)(((((uint16_t)bNvbUidIn) >> 4U) << 3U) + (wRcvBytes << 3U) + wRcvBits);
 801438e:	7abb      	ldrb	r3, [r7, #10]
 8014390:	091b      	lsrs	r3, r3, #4
 8014392:	b2da      	uxtb	r2, r3
 8014394:	8a7b      	ldrh	r3, [r7, #18]
 8014396:	b2db      	uxtb	r3, r3
 8014398:	4413      	add	r3, r2
 801439a:	b2db      	uxtb	r3, r3
 801439c:	00db      	lsls	r3, r3, #3
 801439e:	b2da      	uxtb	r2, r3
 80143a0:	8a3b      	ldrh	r3, [r7, #16]
 80143a2:	b2db      	uxtb	r3, r3
 80143a4:	4413      	add	r3, r2
 80143a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* Last incomplete byte is added to wRcvBytes, so remove that again */
        if (wRcvBits > 0U)
 80143aa:	8a3b      	ldrh	r3, [r7, #16]
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d004      	beq.n	80143ba <phpalI14443p3a_Sw_Anticollision+0x274>
        {
            bBitCount -= 8U;
 80143b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80143b4:	3b08      	subs	r3, #8
 80143b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        }

        /* Convert bitcount to NVB format */
        *pNvbUidOut = (uint8_t)(((bBitCount >> 3U) << 4U) + (bBitCount & 0x07U));
 80143ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80143be:	08db      	lsrs	r3, r3, #3
 80143c0:	b2db      	uxtb	r3, r3
 80143c2:	011b      	lsls	r3, r3, #4
 80143c4:	b2da      	uxtb	r2, r3
 80143c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80143ca:	f003 0307 	and.w	r3, r3, #7
 80143ce:	b2db      	uxtb	r3, r3
 80143d0:	4413      	add	r3, r2
 80143d2:	b2da      	uxtb	r2, r3
 80143d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80143d6:	701a      	strb	r2, [r3, #0]

        /* We do not tolerate more than (5u * 8 =)40 bits because it would lead to buffer overflows */
        if (*pNvbUidOut > 0x50U)
 80143d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80143da:	781b      	ldrb	r3, [r3, #0]
 80143dc:	2b50      	cmp	r3, #80	@ 0x50
 80143de:	d902      	bls.n	80143e6 <phpalI14443p3a_Sw_Anticollision+0x2a0>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 80143e0:	f240 3306 	movw	r3, #774	@ 0x306
 80143e4:	e0e2      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
        }

        /* After successfull reception, the UID must be exact 40 bits */
        if (((status & PH_ERR_MASK) == PH_ERR_SUCCESS) && (*pNvbUidOut != 0x50U))
 80143e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80143e8:	b2db      	uxtb	r3, r3
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d106      	bne.n	80143fc <phpalI14443p3a_Sw_Anticollision+0x2b6>
 80143ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80143f0:	781b      	ldrb	r3, [r3, #0]
 80143f2:	2b50      	cmp	r3, #80	@ 0x50
 80143f4:	d002      	beq.n	80143fc <phpalI14443p3a_Sw_Anticollision+0x2b6>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 80143f6:	f240 3306 	movw	r3, #774	@ 0x306
 80143fa:	e0d7      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
        }

        /* Copy received bytes to uid */
        if (wRcvBytes > 0U)
 80143fc:	8a7b      	ldrh	r3, [r7, #18]
 80143fe:	2b00      	cmp	r3, #0
 8014400:	d041      	beq.n	8014486 <phpalI14443p3a_Sw_Anticollision+0x340>
        {
            /* Incomplete byte sent: Merge Rx-Aligned first byte */
            if (0U != (bNvbUidIn & 0x07U))
 8014402:	7abb      	ldrb	r3, [r7, #10]
 8014404:	f003 0307 	and.w	r3, r3, #7
 8014408:	2b00      	cmp	r3, #0
 801440a:	d026      	beq.n	801445a <phpalI14443p3a_Sw_Anticollision+0x314>
            {
                bCmdBuffer[2U + bUidStartIndex] = (bCmdBuffer[2U + bUidStartIndex] & (uint8_t)((1U << (bNvbUidIn & 0x07U)) - 1U)) |
 801440c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8014410:	3302      	adds	r3, #2
 8014412:	3330      	adds	r3, #48	@ 0x30
 8014414:	443b      	add	r3, r7
 8014416:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 801441a:	7abb      	ldrb	r3, [r7, #10]
 801441c:	f003 0307 	and.w	r3, r3, #7
 8014420:	2101      	movs	r1, #1
 8014422:	fa01 f303 	lsl.w	r3, r1, r3
 8014426:	b2db      	uxtb	r3, r3
 8014428:	3b01      	subs	r3, #1
 801442a:	b2db      	uxtb	r3, r3
 801442c:	4013      	ands	r3, r2
 801442e:	b2d9      	uxtb	r1, r3
                                                 (pRcvBuffer[0] & (uint8_t)(0xFFU << (bNvbUidIn & 0x07U)));
 8014430:	697b      	ldr	r3, [r7, #20]
 8014432:	781a      	ldrb	r2, [r3, #0]
 8014434:	7abb      	ldrb	r3, [r7, #10]
 8014436:	f003 0307 	and.w	r3, r3, #7
 801443a:	20ff      	movs	r0, #255	@ 0xff
 801443c:	fa00 f303 	lsl.w	r3, r0, r3
 8014440:	b2db      	uxtb	r3, r3
                bCmdBuffer[2U + bUidStartIndex] = (bCmdBuffer[2U + bUidStartIndex] & (uint8_t)((1U << (bNvbUidIn & 0x07U)) - 1U)) |
 8014442:	4013      	ands	r3, r2
 8014444:	b2da      	uxtb	r2, r3
 8014446:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801444a:	3302      	adds	r3, #2
 801444c:	430a      	orrs	r2, r1
 801444e:	b2d2      	uxtb	r2, r2
 8014450:	3330      	adds	r3, #48	@ 0x30
 8014452:	443b      	add	r3, r7
 8014454:	f803 2c18 	strb.w	r2, [r3, #-24]
 8014458:	e008      	b.n	801446c <phpalI14443p3a_Sw_Anticollision+0x326>
            }
            /* Else just copy the first byte */
            else
            {
                bCmdBuffer[2U + bUidStartIndex] = pRcvBuffer[0];
 801445a:	697a      	ldr	r2, [r7, #20]
 801445c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8014460:	3302      	adds	r3, #2
 8014462:	7812      	ldrb	r2, [r2, #0]
 8014464:	3330      	adds	r3, #48	@ 0x30
 8014466:	443b      	add	r3, r7
 8014468:	f803 2c18 	strb.w	r2, [r3, #-24]
            }

            /* Add the rest of the uid bytes */
            (void)memcpy(&bCmdBuffer[2U + bUidStartIndex + 1U], &pRcvBuffer[1], (size_t)(((uint32_t)wRcvBytes) - 1u));
 801446c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8014470:	3303      	adds	r3, #3
 8014472:	f107 0218 	add.w	r2, r7, #24
 8014476:	18d0      	adds	r0, r2, r3
 8014478:	697b      	ldr	r3, [r7, #20]
 801447a:	3301      	adds	r3, #1
 801447c:	8a7a      	ldrh	r2, [r7, #18]
 801447e:	3a01      	subs	r2, #1
 8014480:	4619      	mov	r1, r3
 8014482:	f00a fd7e 	bl	801ef82 <memcpy>
        }

        /* Anticollision finished */
        if (*pNvbUidOut > 0x40U)
 8014486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014488:	781b      	ldrb	r3, [r3, #0]
 801448a:	2b40      	cmp	r3, #64	@ 0x40
 801448c:	d91d      	bls.n	80144ca <phpalI14443p3a_Sw_Anticollision+0x384>
        {
            /* Collision in BCC byte can never happen */
            if (*pNvbUidOut < 0x50U)
 801448e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014490:	781b      	ldrb	r3, [r3, #0]
 8014492:	2b4f      	cmp	r3, #79	@ 0x4f
 8014494:	d802      	bhi.n	801449c <phpalI14443p3a_Sw_Anticollision+0x356>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_FRAMING_ERROR, PH_COMP_PAL_ISO14443P3A);
 8014496:	f240 3305 	movw	r3, #773	@ 0x305
 801449a:	e087      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
            }

            /* Remove BCC from NvbUidOut */
            *pNvbUidOut = 0x40;
 801449c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801449e:	2240      	movs	r2, #64	@ 0x40
 80144a0:	701a      	strb	r2, [r3, #0]
            --wRcvBytes;
 80144a2:	8a7b      	ldrh	r3, [r7, #18]
 80144a4:	3b01      	subs	r3, #1
 80144a6:	b29b      	uxth	r3, r3
 80144a8:	827b      	strh	r3, [r7, #18]

            /* BCC Check */
            if ((bCmdBuffer[2] ^ bCmdBuffer[3] ^ bCmdBuffer[4] ^ bCmdBuffer[5]) != bCmdBuffer[6])
 80144aa:	7eba      	ldrb	r2, [r7, #26]
 80144ac:	7efb      	ldrb	r3, [r7, #27]
 80144ae:	4053      	eors	r3, r2
 80144b0:	b2da      	uxtb	r2, r3
 80144b2:	7f3b      	ldrb	r3, [r7, #28]
 80144b4:	4053      	eors	r3, r2
 80144b6:	b2da      	uxtb	r2, r3
 80144b8:	7f7b      	ldrb	r3, [r7, #29]
 80144ba:	4053      	eors	r3, r2
 80144bc:	b2da      	uxtb	r2, r3
 80144be:	7fbb      	ldrb	r3, [r7, #30]
 80144c0:	429a      	cmp	r2, r3
 80144c2:	d002      	beq.n	80144ca <phpalI14443p3a_Sw_Anticollision+0x384>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_FRAMING_ERROR, PH_COMP_PAL_ISO14443P3A);
 80144c4:	f240 3305 	movw	r3, #773	@ 0x305
 80144c8:	e070      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
            }
        }

        /* Copy UID */
        (void)memcpy(pUidOut, &bCmdBuffer[2], (size_t)(bUidStartIndex + ((uint32_t)wRcvBytes)));
 80144ca:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80144ce:	8a7a      	ldrh	r2, [r7, #18]
 80144d0:	441a      	add	r2, r3
 80144d2:	f107 0318 	add.w	r3, r7, #24
 80144d6:	3302      	adds	r3, #2
 80144d8:	4619      	mov	r1, r3
 80144da:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80144dc:	f00a fd51 	bl	801ef82 <memcpy>
 80144e0:	e054      	b.n	801458c <phpalI14443p3a_Sw_Anticollision+0x446>
    }
    /* Return SAK instead of the UID */
    else
    {
        /* only one byte allowed */
        if (wRcvBytes != 1U)
 80144e2:	8a7b      	ldrh	r3, [r7, #18]
 80144e4:	2b01      	cmp	r3, #1
 80144e6:	d002      	beq.n	80144ee <phpalI14443p3a_Sw_Anticollision+0x3a8>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 80144e8:	f240 3306 	movw	r3, #774	@ 0x306
 80144ec:	e05e      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
        }

        /* Cascade Bit is set */
        if (0U != (pRcvBuffer[0] & 0x04U))
 80144ee:	697b      	ldr	r3, [r7, #20]
 80144f0:	781b      	ldrb	r3, [r3, #0]
 80144f2:	f003 0304 	and.w	r3, r3, #4
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d01e      	beq.n	8014538 <phpalI14443p3a_Sw_Anticollision+0x3f2>
        {
            /* If additional cascade levels are impossible -> protocol error */
            if (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_3)
 80144fa:	7afb      	ldrb	r3, [r7, #11]
 80144fc:	2b97      	cmp	r3, #151	@ 0x97
 80144fe:	d102      	bne.n	8014506 <phpalI14443p3a_Sw_Anticollision+0x3c0>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8014500:	f240 3306 	movw	r3, #774	@ 0x306
 8014504:	e052      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
            }

            /* Cascade tag does not match -> protocol error */
            if (pUidIn[0] != PHPAL_I14443P3A_CASCADE_TAG)
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	781b      	ldrb	r3, [r3, #0]
 801450a:	2b88      	cmp	r3, #136	@ 0x88
 801450c:	d002      	beq.n	8014514 <phpalI14443p3a_Sw_Anticollision+0x3ce>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 801450e:	f240 3306 	movw	r3, #774	@ 0x306
 8014512:	e04b      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
            }

            /* Ignore Cascade Tag */
            (void)memcpy(&pDataParams->abUid[pDataParams->bUidLength], &pUidIn[1], 3);
 8014514:	68fb      	ldr	r3, [r7, #12]
 8014516:	7c9b      	ldrb	r3, [r3, #18]
 8014518:	3308      	adds	r3, #8
 801451a:	68fa      	ldr	r2, [r7, #12]
 801451c:	18d0      	adds	r0, r2, r3
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	3301      	adds	r3, #1
 8014522:	2203      	movs	r2, #3
 8014524:	4619      	mov	r1, r3
 8014526:	f00a fd2c 	bl	801ef82 <memcpy>

            /* Increment Uid length */
            pDataParams->bUidLength += 3U;
 801452a:	68fb      	ldr	r3, [r7, #12]
 801452c:	7c9b      	ldrb	r3, [r3, #18]
 801452e:	3303      	adds	r3, #3
 8014530:	b2da      	uxtb	r2, r3
 8014532:	68fb      	ldr	r3, [r7, #12]
 8014534:	749a      	strb	r2, [r3, #18]
 8014536:	e025      	b.n	8014584 <phpalI14443p3a_Sw_Anticollision+0x43e>
        }
        /* Cascade Bit is cleared -> no further cascade levels */
        else
        {
            /* Cascade tag does not match -> protocol error */
            if (pUidIn[0] == PHPAL_I14443P3A_CASCADE_TAG)
 8014538:	687b      	ldr	r3, [r7, #4]
 801453a:	781b      	ldrb	r3, [r3, #0]
 801453c:	2b88      	cmp	r3, #136	@ 0x88
 801453e:	d102      	bne.n	8014546 <phpalI14443p3a_Sw_Anticollision+0x400>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8014540:	f240 3306 	movw	r3, #774	@ 0x306
 8014544:	e032      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
            }

            /* Copy all uid bytes except BCC */
            (void)memcpy(&pDataParams->abUid[pDataParams->bUidLength], &pUidIn[0], 4);
 8014546:	68fb      	ldr	r3, [r7, #12]
 8014548:	7c9b      	ldrb	r3, [r3, #18]
 801454a:	3308      	adds	r3, #8
 801454c:	68fa      	ldr	r2, [r7, #12]
 801454e:	4413      	add	r3, r2
 8014550:	687a      	ldr	r2, [r7, #4]
 8014552:	6812      	ldr	r2, [r2, #0]
 8014554:	601a      	str	r2, [r3, #0]

            /* Increment Uid length */
            pDataParams->bUidLength += 4U;
 8014556:	68fb      	ldr	r3, [r7, #12]
 8014558:	7c9b      	ldrb	r3, [r3, #18]
 801455a:	3304      	adds	r3, #4
 801455c:	b2da      	uxtb	r2, r3
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	749a      	strb	r2, [r3, #18]

            /* Set UID complete flag */
            pDataParams->bUidComplete = 1;
 8014562:	68fb      	ldr	r3, [r7, #12]
 8014564:	2201      	movs	r2, #1
 8014566:	74da      	strb	r2, [r3, #19]

            /* set default card timeout */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8014568:	68fb      	ldr	r3, [r7, #12]
 801456a:	685b      	ldr	r3, [r3, #4]
 801456c:	220a      	movs	r2, #10
 801456e:	210e      	movs	r1, #14
 8014570:	4618      	mov	r0, r3
 8014572:	f7f9 ff59 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8014576:	4603      	mov	r3, r0
 8014578:	853b      	strh	r3, [r7, #40]	@ 0x28
 801457a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801457c:	2b00      	cmp	r3, #0
 801457e:	d001      	beq.n	8014584 <phpalI14443p3a_Sw_Anticollision+0x43e>
 8014580:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014582:	e013      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
                PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
                PHPAL_I14443P3A_TIMEOUT_DEFAULT_MS));
        }

        /* Copy SAK */
        pUidOut[0] = pRcvBuffer[0];
 8014584:	697b      	ldr	r3, [r7, #20]
 8014586:	781a      	ldrb	r2, [r3, #0]
 8014588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801458a:	701a      	strb	r2, [r3, #0]
    }

    return PH_ADD_COMPCODE(status, PH_COMP_PAL_ISO14443P3A);
 801458c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801458e:	2b00      	cmp	r3, #0
 8014590:	d00b      	beq.n	80145aa <phpalI14443p3a_Sw_Anticollision+0x464>
 8014592:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8014594:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8014598:	2b00      	cmp	r3, #0
 801459a:	d106      	bne.n	80145aa <phpalI14443p3a_Sw_Anticollision+0x464>
 801459c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801459e:	b2db      	uxtb	r3, r3
 80145a0:	b29b      	uxth	r3, r3
 80145a2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80145a6:	b29b      	uxth	r3, r3
 80145a8:	e000      	b.n	80145ac <phpalI14443p3a_Sw_Anticollision+0x466>
 80145aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 80145ac:	4618      	mov	r0, r3
 80145ae:	3730      	adds	r7, #48	@ 0x30
 80145b0:	46bd      	mov	sp, r7
 80145b2:	bd80      	pop	{r7, pc}

080145b4 <phpalI14443p3a_Sw_Select>:
                                    phpalI14443p3a_Sw_DataParams_t * pDataParams,
                                    uint8_t bCascadeLevel,
                                    uint8_t * pUidIn,
                                    uint8_t * pSak
                                    )
{
 80145b4:	b580      	push	{r7, lr}
 80145b6:	b088      	sub	sp, #32
 80145b8:	af02      	add	r7, sp, #8
 80145ba:	60f8      	str	r0, [r7, #12]
 80145bc:	607a      	str	r2, [r7, #4]
 80145be:	603b      	str	r3, [r7, #0]
 80145c0:	460b      	mov	r3, r1
 80145c2:	72fb      	strb	r3, [r7, #11]
    uint8_t PH_MEMLOC_REM bDummy;
    return phpalI14443p3a_Sw_Anticollision(pDataParams, bCascadeLevel, pUidIn, 0x40, pSak, &bDummy);
 80145c4:	7af9      	ldrb	r1, [r7, #11]
 80145c6:	f107 0317 	add.w	r3, r7, #23
 80145ca:	9301      	str	r3, [sp, #4]
 80145cc:	683b      	ldr	r3, [r7, #0]
 80145ce:	9300      	str	r3, [sp, #0]
 80145d0:	2340      	movs	r3, #64	@ 0x40
 80145d2:	687a      	ldr	r2, [r7, #4]
 80145d4:	68f8      	ldr	r0, [r7, #12]
 80145d6:	f7ff fdb6 	bl	8014146 <phpalI14443p3a_Sw_Anticollision>
 80145da:	4603      	mov	r3, r0
}
 80145dc:	4618      	mov	r0, r3
 80145de:	3718      	adds	r7, #24
 80145e0:	46bd      	mov	sp, r7
 80145e2:	bd80      	pop	{r7, pc}

080145e4 <phpalI14443p3a_Sw_ActivateCard>:
    uint8_t * pUidOut,
    uint8_t * pLenUidOut,
    uint8_t * pSak,
    uint8_t * pMoreCardsAvailable
    )
{
 80145e4:	b580      	push	{r7, lr}
 80145e6:	b08a      	sub	sp, #40	@ 0x28
 80145e8:	af02      	add	r7, sp, #8
 80145ea:	60f8      	str	r0, [r7, #12]
 80145ec:	60b9      	str	r1, [r7, #8]
 80145ee:	603b      	str	r3, [r7, #0]
 80145f0:	4613      	mov	r3, r2
 80145f2:	71fb      	strb	r3, [r7, #7]
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 80145f4:	2300      	movs	r3, #0
 80145f6:	83fb      	strh	r3, [r7, #30]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bCascadeLevel;
    uint8_t     PH_MEMLOC_COUNT bCascadeIndex;
    uint8_t     PH_MEMLOC_REM bUidIndex;
    uint8_t     PH_MEMLOC_REM bNvbUid;
    uint8_t     PH_MEMLOC_REM bAtqa[2] = {0};
 80145f8:	2300      	movs	r3, #0
 80145fa:	82bb      	strh	r3, [r7, #20]
    uint8_t     PH_MEMLOC_REM bUid[4];
    uint8_t     PH_MEMLOC_COUNT bRetryCount;
    uint8_t     PH_MEMLOC_REM bCollDetected = PH_OFF;
 80145fc:	2300      	movs	r3, #0
 80145fe:	75fb      	strb	r3, [r7, #23]

    bRetryCount = 0;
 8014600:	2300      	movs	r3, #0
 8014602:	763b      	strb	r3, [r7, #24]

    /* Parameter check */
    if ((bLenUidIn != 0U) &&
 8014604:	79fb      	ldrb	r3, [r7, #7]
 8014606:	2b00      	cmp	r3, #0
 8014608:	d00f      	beq.n	801462a <phpalI14443p3a_Sw_ActivateCard+0x46>
 801460a:	79fb      	ldrb	r3, [r7, #7]
 801460c:	2b04      	cmp	r3, #4
 801460e:	d00c      	beq.n	801462a <phpalI14443p3a_Sw_ActivateCard+0x46>
        (bLenUidIn != 4U) &&
 8014610:	79fb      	ldrb	r3, [r7, #7]
 8014612:	2b07      	cmp	r3, #7
 8014614:	d009      	beq.n	801462a <phpalI14443p3a_Sw_ActivateCard+0x46>
        (bLenUidIn != 7U) &&
 8014616:	79fb      	ldrb	r3, [r7, #7]
 8014618:	2b0a      	cmp	r3, #10
 801461a:	d006      	beq.n	801462a <phpalI14443p3a_Sw_ActivateCard+0x46>
        (bLenUidIn != 10U)&&
        (pDataParams->bPollCmd != PHPAL_I14443P3A_USE_WUPA))
 801461c:	68fb      	ldr	r3, [r7, #12]
 801461e:	7d5b      	ldrb	r3, [r3, #21]
        (bLenUidIn != 10U)&&
 8014620:	2b01      	cmp	r3, #1
 8014622:	d002      	beq.n	801462a <phpalI14443p3a_Sw_ActivateCard+0x46>
    {
        /* Given UID length is invalid, return error */
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3A);
 8014624:	f240 3321 	movw	r3, #801	@ 0x321
 8014628:	e18c      	b.n	8014944 <phpalI14443p3a_Sw_ActivateCard+0x360>
    }
    /* initialise to zero, for VS studio warning */
    bCascadeLevel = 0;
 801462a:	2300      	movs	r3, #0
 801462c:	76fb      	strb	r3, [r7, #27]
    /* Clear Uid */
    (void)memset(bUid, 0x00, 4);
 801462e:	f107 0310 	add.w	r3, r7, #16
 8014632:	2204      	movs	r2, #4
 8014634:	2100      	movs	r1, #0
 8014636:	4618      	mov	r0, r3
 8014638:	f00a fc24 	bl	801ee84 <memset>

    /* Clear Uid lengths */
    bUidIndex = 0;
 801463c:	2300      	movs	r3, #0
 801463e:	767b      	strb	r3, [r7, #25]
    *pLenUidOut = 0;
 8014640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014642:	2200      	movs	r2, #0
 8014644:	701a      	strb	r2, [r3, #0]

    /* Clear the more cards available flag */
    *pMoreCardsAvailable = PH_OFF;
 8014646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014648:	2200      	movs	r2, #0
 801464a:	701a      	strb	r2, [r3, #0]

    if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	7d1b      	ldrb	r3, [r3, #20]
 8014650:	2b01      	cmp	r3, #1
 8014652:	d12a      	bne.n	80146aa <phpalI14443p3a_Sw_ActivateCard+0xc6>
    {
        status = phpalI14443p3a_Sw_WakeUpA(pDataParams, bAtqa);
 8014654:	f107 0314 	add.w	r3, r7, #20
 8014658:	4619      	mov	r1, r3
 801465a:	68f8      	ldr	r0, [r7, #12]
 801465c:	f7ff fd0d 	bl	801407a <phpalI14443p3a_Sw_WakeUpA>
 8014660:	4603      	mov	r3, r0
 8014662:	83fb      	strh	r3, [r7, #30]
        /* As per EMVCo 2.6 req 9.6.1.3, wait for at least Tmin retransmission in case of timeout error. */
        while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 8014664:	e019      	b.n	801469a <phpalI14443p3a_Sw_ActivateCard+0xb6>
        {
            bRetryCount++;
 8014666:	7e3b      	ldrb	r3, [r7, #24]
 8014668:	3301      	adds	r3, #1
 801466a:	763b      	strb	r3, [r7, #24]
            /* Wait for at least Tmin retransmission delay. */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 801466c:	68fb      	ldr	r3, [r7, #12]
 801466e:	685b      	ldr	r3, [r3, #4]
 8014670:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8014674:	2100      	movs	r1, #0
 8014676:	4618      	mov	r0, r3
 8014678:	f7f9 fe1c 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 801467c:	4603      	mov	r3, r0
 801467e:	83fb      	strh	r3, [r7, #30]
 8014680:	8bfb      	ldrh	r3, [r7, #30]
 8014682:	2b00      	cmp	r3, #0
 8014684:	d001      	beq.n	801468a <phpalI14443p3a_Sw_ActivateCard+0xa6>
 8014686:	8bfb      	ldrh	r3, [r7, #30]
 8014688:	e15c      	b.n	8014944 <phpalI14443p3a_Sw_ActivateCard+0x360>
                pDataParams->pHalDataParams,
                PHHAL_HW_TIME_MICROSECONDS,
                PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

            status = phpalI14443p3a_Sw_WakeUpA(pDataParams, bAtqa);
 801468a:	f107 0314 	add.w	r3, r7, #20
 801468e:	4619      	mov	r1, r3
 8014690:	68f8      	ldr	r0, [r7, #12]
 8014692:	f7ff fcf2 	bl	801407a <phpalI14443p3a_Sw_WakeUpA>
 8014696:	4603      	mov	r3, r0
 8014698:	83fb      	strh	r3, [r7, #30]
        while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 801469a:	8bfb      	ldrh	r3, [r7, #30]
 801469c:	b2db      	uxtb	r3, r3
 801469e:	2b01      	cmp	r3, #1
 80146a0:	d128      	bne.n	80146f4 <phpalI14443p3a_Sw_ActivateCard+0x110>
 80146a2:	7e3b      	ldrb	r3, [r7, #24]
 80146a4:	2b01      	cmp	r3, #1
 80146a6:	d9de      	bls.n	8014666 <phpalI14443p3a_Sw_ActivateCard+0x82>
 80146a8:	e024      	b.n	80146f4 <phpalI14443p3a_Sw_ActivateCard+0x110>
        }
    }
    else
    {
        if( (pDataParams->bOpeMode == RD_LIB_MODE_ISO) && (pDataParams->bPollCmd == PHPAL_I14443P3A_USE_WUPA))
 80146aa:	68fb      	ldr	r3, [r7, #12]
 80146ac:	7d1b      	ldrb	r3, [r3, #20]
 80146ae:	2b03      	cmp	r3, #3
 80146b0:	d10c      	bne.n	80146cc <phpalI14443p3a_Sw_ActivateCard+0xe8>
 80146b2:	68fb      	ldr	r3, [r7, #12]
 80146b4:	7d5b      	ldrb	r3, [r3, #21]
 80146b6:	2b01      	cmp	r3, #1
 80146b8:	d108      	bne.n	80146cc <phpalI14443p3a_Sw_ActivateCard+0xe8>
        {
            status = phpalI14443p3a_Sw_WakeUpA(pDataParams, bAtqa);
 80146ba:	f107 0314 	add.w	r3, r7, #20
 80146be:	4619      	mov	r1, r3
 80146c0:	68f8      	ldr	r0, [r7, #12]
 80146c2:	f7ff fcda 	bl	801407a <phpalI14443p3a_Sw_WakeUpA>
 80146c6:	4603      	mov	r3, r0
 80146c8:	83fb      	strh	r3, [r7, #30]
 80146ca:	e013      	b.n	80146f4 <phpalI14443p3a_Sw_ActivateCard+0x110>
        }
        else
        {
            if (bLenUidIn == 0U)
 80146cc:	79fb      	ldrb	r3, [r7, #7]
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d108      	bne.n	80146e4 <phpalI14443p3a_Sw_ActivateCard+0x100>
            {
                status = phpalI14443p3a_Sw_RequestA(pDataParams, bAtqa);
 80146d2:	f107 0314 	add.w	r3, r7, #20
 80146d6:	4619      	mov	r1, r3
 80146d8:	68f8      	ldr	r0, [r7, #12]
 80146da:	f7ff fcbf 	bl	801405c <phpalI14443p3a_Sw_RequestA>
 80146de:	4603      	mov	r3, r0
 80146e0:	83fb      	strh	r3, [r7, #30]
 80146e2:	e007      	b.n	80146f4 <phpalI14443p3a_Sw_ActivateCard+0x110>
            }
            /* UidIn is given -> WupA */
            else
            {
                status = phpalI14443p3a_Sw_WakeUpA(pDataParams, bAtqa);
 80146e4:	f107 0314 	add.w	r3, r7, #20
 80146e8:	4619      	mov	r1, r3
 80146ea:	68f8      	ldr	r0, [r7, #12]
 80146ec:	f7ff fcc5 	bl	801407a <phpalI14443p3a_Sw_WakeUpA>
 80146f0:	4603      	mov	r3, r0
 80146f2:	83fb      	strh	r3, [r7, #30]
            }
        }
    }

    /* Collision error may happen */
    if ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 80146f4:	8bfb      	ldrh	r3, [r7, #30]
 80146f6:	b2db      	uxtb	r3, r3
 80146f8:	2b03      	cmp	r3, #3
 80146fa:	d10b      	bne.n	8014714 <phpalI14443p3a_Sw_ActivateCard+0x130>
    {
        /* Emvco: case_id TA304_XY */
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 80146fc:	68fb      	ldr	r3, [r7, #12]
 80146fe:	7d1b      	ldrb	r3, [r3, #20]
 8014700:	2b01      	cmp	r3, #1
 8014702:	d101      	bne.n	8014708 <phpalI14443p3a_Sw_ActivateCard+0x124>
        {
            return status;
 8014704:	8bfb      	ldrh	r3, [r7, #30]
 8014706:	e11d      	b.n	8014944 <phpalI14443p3a_Sw_ActivateCard+0x360>
        }
        bCollDetected = PH_ON;
 8014708:	2301      	movs	r3, #1
 801470a:	75fb      	strb	r3, [r7, #23]

        /* Set the more cards available flag */
        *pMoreCardsAvailable = PH_ON;
 801470c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801470e:	2201      	movs	r2, #1
 8014710:	701a      	strb	r2, [r3, #0]
 8014712:	e004      	b.n	801471e <phpalI14443p3a_Sw_ActivateCard+0x13a>
    }
    /* Status check */
    else
    {
        PH_CHECK_SUCCESS(status);
 8014714:	8bfb      	ldrh	r3, [r7, #30]
 8014716:	2b00      	cmp	r3, #0
 8014718:	d001      	beq.n	801471e <phpalI14443p3a_Sw_ActivateCard+0x13a>
 801471a:	8bfb      	ldrh	r3, [r7, #30]
 801471c:	e112      	b.n	8014944 <phpalI14443p3a_Sw_ActivateCard+0x360>
    }

    /* Go through all cascade levels */
    for (bCascadeIndex = 0; bCascadeIndex < 3U; bCascadeIndex++)
 801471e:	2300      	movs	r3, #0
 8014720:	76bb      	strb	r3, [r7, #26]
 8014722:	e0fb      	b.n	801491c <phpalI14443p3a_Sw_ActivateCard+0x338>
    {
        /* Set cascade level tags */
        switch (bCascadeIndex)
 8014724:	7ebb      	ldrb	r3, [r7, #26]
 8014726:	2b02      	cmp	r3, #2
 8014728:	d00c      	beq.n	8014744 <phpalI14443p3a_Sw_ActivateCard+0x160>
 801472a:	2b02      	cmp	r3, #2
 801472c:	dc0d      	bgt.n	801474a <phpalI14443p3a_Sw_ActivateCard+0x166>
 801472e:	2b00      	cmp	r3, #0
 8014730:	d002      	beq.n	8014738 <phpalI14443p3a_Sw_ActivateCard+0x154>
 8014732:	2b01      	cmp	r3, #1
 8014734:	d003      	beq.n	801473e <phpalI14443p3a_Sw_ActivateCard+0x15a>
 8014736:	e008      	b.n	801474a <phpalI14443p3a_Sw_ActivateCard+0x166>
        {
        case 0:
            bCascadeLevel = PHPAL_I14443P3A_CASCADE_LEVEL_1;
 8014738:	2393      	movs	r3, #147	@ 0x93
 801473a:	76fb      	strb	r3, [r7, #27]
            break;
 801473c:	e005      	b.n	801474a <phpalI14443p3a_Sw_ActivateCard+0x166>
        case 1:
            bCascadeLevel = PHPAL_I14443P3A_CASCADE_LEVEL_2;
 801473e:	2395      	movs	r3, #149	@ 0x95
 8014740:	76fb      	strb	r3, [r7, #27]
            break;
 8014742:	e002      	b.n	801474a <phpalI14443p3a_Sw_ActivateCard+0x166>
        case 2:
            bCascadeLevel = PHPAL_I14443P3A_CASCADE_LEVEL_3;
 8014744:	2397      	movs	r3, #151	@ 0x97
 8014746:	76fb      	strb	r3, [r7, #27]
            break;
 8014748:	bf00      	nop
        /* Default Case is not required as it will be a Dead Code due to the condition in for() loop statement. */
        } /* PRQA S 2002 */

        /* Copy know Uid part if neccessary */
        if (bLenUidIn == (bUidIndex + 4U))
 801474a:	79fa      	ldrb	r2, [r7, #7]
 801474c:	7e7b      	ldrb	r3, [r7, #25]
 801474e:	3304      	adds	r3, #4
 8014750:	429a      	cmp	r2, r3
 8014752:	d107      	bne.n	8014764 <phpalI14443p3a_Sw_ActivateCard+0x180>
        {
            /* Copy whole Uid if this is the only cascade level */
            (void)memcpy(&bUid[0], &pUidIn[bUidIndex], 4);
 8014754:	7e7b      	ldrb	r3, [r7, #25]
 8014756:	68ba      	ldr	r2, [r7, #8]
 8014758:	4413      	add	r3, r2
 801475a:	681b      	ldr	r3, [r3, #0]
 801475c:	613b      	str	r3, [r7, #16]

            /* [Incrementing Uid index would have no effect] */

            /* All bits except BCC are valid */
            bNvbUid = 0x40;
 801475e:	2340      	movs	r3, #64	@ 0x40
 8014760:	75bb      	strb	r3, [r7, #22]
 8014762:	e097      	b.n	8014894 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
        }
        else if (bLenUidIn > (bUidIndex + /* */ 4U))
 8014764:	79fa      	ldrb	r2, [r7, #7]
 8014766:	7e7b      	ldrb	r3, [r7, #25]
 8014768:	3304      	adds	r3, #4
 801476a:	429a      	cmp	r2, r3
 801476c:	d911      	bls.n	8014792 <phpalI14443p3a_Sw_ActivateCard+0x1ae>
        {
            /* Prepend cascade tag if we expect more cascade levels*/
            bUid[0] = PHPAL_I14443P3A_CASCADE_TAG;
 801476e:	2388      	movs	r3, #136	@ 0x88
 8014770:	743b      	strb	r3, [r7, #16]

            /* Only three more uid bytes are valid for this level */
            (void)memcpy(&bUid[1], &pUidIn[bUidIndex], 3);
 8014772:	7e7b      	ldrb	r3, [r7, #25]
 8014774:	68ba      	ldr	r2, [r7, #8]
 8014776:	18d1      	adds	r1, r2, r3
 8014778:	f107 0310 	add.w	r3, r7, #16
 801477c:	3301      	adds	r3, #1
 801477e:	2203      	movs	r2, #3
 8014780:	4618      	mov	r0, r3
 8014782:	f00a fbfe 	bl	801ef82 <memcpy>

            /* Increment Uid index */
            bUidIndex += 3U;
 8014786:	7e7b      	ldrb	r3, [r7, #25]
 8014788:	3303      	adds	r3, #3
 801478a:	767b      	strb	r3, [r7, #25]

            /* All bits except BCC are valid */
            bNvbUid = 0x40;
 801478c:	2340      	movs	r3, #64	@ 0x40
 801478e:	75bb      	strb	r3, [r7, #22]
 8014790:	e080      	b.n	8014894 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
        }
        else
        {
            /* No Uid given */
            bNvbUid = 0;
 8014792:	2300      	movs	r3, #0
 8014794:	75bb      	strb	r3, [r7, #22]
        }

        /* Anticollision Loop */
        while (bNvbUid != 0x40U)
 8014796:	e07d      	b.n	8014894 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
        {
            /* Perform single anticollision command */
            status = phpalI14443p3a_Sw_Anticollision(pDataParams, bCascadeLevel, bUid, bNvbUid, bUid, &bNvbUid);
 8014798:	7db8      	ldrb	r0, [r7, #22]
 801479a:	f107 0210 	add.w	r2, r7, #16
 801479e:	7ef9      	ldrb	r1, [r7, #27]
 80147a0:	f107 0316 	add.w	r3, r7, #22
 80147a4:	9301      	str	r3, [sp, #4]
 80147a6:	f107 0310 	add.w	r3, r7, #16
 80147aa:	9300      	str	r3, [sp, #0]
 80147ac:	4603      	mov	r3, r0
 80147ae:	68f8      	ldr	r0, [r7, #12]
 80147b0:	f7ff fcc9 	bl	8014146 <phpalI14443p3a_Sw_Anticollision>
 80147b4:	4603      	mov	r3, r0
 80147b6:	83fb      	strh	r3, [r7, #30]

            /* As per EMVCo 2.6 req 9.6.1.3, wait for at least Tmin retransmission in case of timeout error. */
            if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 80147b8:	68fb      	ldr	r3, [r7, #12]
 80147ba:	7d1b      	ldrb	r3, [r3, #20]
 80147bc:	2b01      	cmp	r3, #1
 80147be:	d12b      	bne.n	8014818 <phpalI14443p3a_Sw_ActivateCard+0x234>
            {
                bRetryCount = 0;
 80147c0:	2300      	movs	r3, #0
 80147c2:	763b      	strb	r3, [r7, #24]
                while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 80147c4:	e021      	b.n	801480a <phpalI14443p3a_Sw_ActivateCard+0x226>
                {
                    bRetryCount++;
 80147c6:	7e3b      	ldrb	r3, [r7, #24]
 80147c8:	3301      	adds	r3, #1
 80147ca:	763b      	strb	r3, [r7, #24]
                    /* Wait for at least Tmin retransmission delay. */
                    PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 80147cc:	68fb      	ldr	r3, [r7, #12]
 80147ce:	685b      	ldr	r3, [r3, #4]
 80147d0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80147d4:	2100      	movs	r1, #0
 80147d6:	4618      	mov	r0, r3
 80147d8:	f7f9 fd6c 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 80147dc:	4603      	mov	r3, r0
 80147de:	83fb      	strh	r3, [r7, #30]
 80147e0:	8bfb      	ldrh	r3, [r7, #30]
 80147e2:	2b00      	cmp	r3, #0
 80147e4:	d001      	beq.n	80147ea <phpalI14443p3a_Sw_ActivateCard+0x206>
 80147e6:	8bfb      	ldrh	r3, [r7, #30]
 80147e8:	e0ac      	b.n	8014944 <phpalI14443p3a_Sw_ActivateCard+0x360>
                        pDataParams->pHalDataParams,
                        PHHAL_HW_TIME_MICROSECONDS,
                        PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

                    status = phpalI14443p3a_Sw_Anticollision(pDataParams, bCascadeLevel, bUid, bNvbUid, bUid, &bNvbUid);
 80147ea:	7db8      	ldrb	r0, [r7, #22]
 80147ec:	f107 0210 	add.w	r2, r7, #16
 80147f0:	7ef9      	ldrb	r1, [r7, #27]
 80147f2:	f107 0316 	add.w	r3, r7, #22
 80147f6:	9301      	str	r3, [sp, #4]
 80147f8:	f107 0310 	add.w	r3, r7, #16
 80147fc:	9300      	str	r3, [sp, #0]
 80147fe:	4603      	mov	r3, r0
 8014800:	68f8      	ldr	r0, [r7, #12]
 8014802:	f7ff fca0 	bl	8014146 <phpalI14443p3a_Sw_Anticollision>
 8014806:	4603      	mov	r3, r0
 8014808:	83fb      	strh	r3, [r7, #30]
                while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 801480a:	8bfb      	ldrh	r3, [r7, #30]
 801480c:	b2db      	uxtb	r3, r3
 801480e:	2b01      	cmp	r3, #1
 8014810:	d102      	bne.n	8014818 <phpalI14443p3a_Sw_ActivateCard+0x234>
 8014812:	7e3b      	ldrb	r3, [r7, #24]
 8014814:	2b01      	cmp	r3, #1
 8014816:	d9d6      	bls.n	80147c6 <phpalI14443p3a_Sw_ActivateCard+0x1e2>
                }
            }
            /* Collision error occured, add one (zero-)bit to Uid */
            if ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 8014818:	8bfb      	ldrh	r3, [r7, #30]
 801481a:	b2db      	uxtb	r3, r3
 801481c:	2b03      	cmp	r3, #3
 801481e:	d11b      	bne.n	8014858 <phpalI14443p3a_Sw_ActivateCard+0x274>
            {
                /* Emvco: case_id TA302_00 */
                if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 8014820:	68fb      	ldr	r3, [r7, #12]
 8014822:	7d1b      	ldrb	r3, [r3, #20]
 8014824:	2b01      	cmp	r3, #1
 8014826:	d101      	bne.n	801482c <phpalI14443p3a_Sw_ActivateCard+0x248>
                {
                    /* Report Error to Application and Application will perform PICC Reset */
                    return status;
 8014828:	8bfb      	ldrh	r3, [r7, #30]
 801482a:	e08b      	b.n	8014944 <phpalI14443p3a_Sw_ActivateCard+0x360>
                }

                /* Set the more cards available flag */
                *pMoreCardsAvailable = PH_ON;
 801482c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801482e:	2201      	movs	r2, #1
 8014830:	701a      	strb	r2, [r3, #0]

                /* Increment NvbUid by one bit */
                if ((bNvbUid & 0x07U) < 7U)
 8014832:	7dbb      	ldrb	r3, [r7, #22]
 8014834:	f003 0307 	and.w	r3, r3, #7
 8014838:	2b06      	cmp	r3, #6
 801483a:	d804      	bhi.n	8014846 <phpalI14443p3a_Sw_ActivateCard+0x262>
                {
                    bNvbUid++;
 801483c:	7dbb      	ldrb	r3, [r7, #22]
 801483e:	3301      	adds	r3, #1
 8014840:	b2db      	uxtb	r3, r3
 8014842:	75bb      	strb	r3, [r7, #22]
 8014844:	e00d      	b.n	8014862 <phpalI14443p3a_Sw_ActivateCard+0x27e>
                }
                /* This is more difficult if we have to increment the bytecount */
                else
                {
                    bNvbUid = (uint8_t)((((bNvbUid & 0xF0U) >> 4U) + 1U) << 4U);
 8014846:	7dbb      	ldrb	r3, [r7, #22]
 8014848:	091b      	lsrs	r3, r3, #4
 801484a:	b2db      	uxtb	r3, r3
 801484c:	3301      	adds	r3, #1
 801484e:	b2db      	uxtb	r3, r3
 8014850:	011b      	lsls	r3, r3, #4
 8014852:	b2db      	uxtb	r3, r3
 8014854:	75bb      	strb	r3, [r7, #22]
 8014856:	e004      	b.n	8014862 <phpalI14443p3a_Sw_ActivateCard+0x27e>
                }
            }
            else
            {
                /* Check success */
                PH_CHECK_SUCCESS(status);
 8014858:	8bfb      	ldrh	r3, [r7, #30]
 801485a:	2b00      	cmp	r3, #0
 801485c:	d001      	beq.n	8014862 <phpalI14443p3a_Sw_ActivateCard+0x27e>
 801485e:	8bfb      	ldrh	r3, [r7, #30]
 8014860:	e070      	b.n	8014944 <phpalI14443p3a_Sw_ActivateCard+0x360>
            }

            if(bCollDetected == PH_OFF)
 8014862:	7dfb      	ldrb	r3, [r7, #23]
 8014864:	2b00      	cmp	r3, #0
 8014866:	d115      	bne.n	8014894 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
                 * EMVCo article 5.4.2
                 * So For Single UID Size The NFC Forum Device MUST set nfcid10 of a single-size NFCID1 and nfcid13
                 * of a double-size NFCID1 to a value different from 88h.
                 */
                if(
                    ( (((bAtqa[0] & 0xC0U) == 0x00U) && (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_1))||
 8014868:	7d3b      	ldrb	r3, [r7, #20]
 801486a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
                if(
 801486e:	2b00      	cmp	r3, #0
 8014870:	d102      	bne.n	8014878 <phpalI14443p3a_Sw_ActivateCard+0x294>
                    ( (((bAtqa[0] & 0xC0U) == 0x00U) && (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_1))||
 8014872:	7efb      	ldrb	r3, [r7, #27]
 8014874:	2b93      	cmp	r3, #147	@ 0x93
 8014876:	d007      	beq.n	8014888 <phpalI14443p3a_Sw_ActivateCard+0x2a4>
                      (((bAtqa[0] & 0xC0U) == 0x40U) && (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_2)) ) &&
 8014878:	7d3b      	ldrb	r3, [r7, #20]
 801487a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
                    ( (((bAtqa[0] & 0xC0U) == 0x00U) && (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_1))||
 801487e:	2b40      	cmp	r3, #64	@ 0x40
 8014880:	d108      	bne.n	8014894 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
                      (((bAtqa[0] & 0xC0U) == 0x40U) && (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_2)) ) &&
 8014882:	7efb      	ldrb	r3, [r7, #27]
 8014884:	2b95      	cmp	r3, #149	@ 0x95
 8014886:	d105      	bne.n	8014894 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
                      (bUid[0] == PHPAL_I14443P3A_CASCADE_TAG)
 8014888:	7c3b      	ldrb	r3, [r7, #16]
                      (((bAtqa[0] & 0xC0U) == 0x40U) && (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_2)) ) &&
 801488a:	2b88      	cmp	r3, #136	@ 0x88
 801488c:	d102      	bne.n	8014894 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
                  )
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 801488e:	f240 3306 	movw	r3, #774	@ 0x306
 8014892:	e057      	b.n	8014944 <phpalI14443p3a_Sw_ActivateCard+0x360>
        while (bNvbUid != 0x40U)
 8014894:	7dbb      	ldrb	r3, [r7, #22]
 8014896:	2b40      	cmp	r3, #64	@ 0x40
 8014898:	f47f af7e 	bne.w	8014798 <phpalI14443p3a_Sw_ActivateCard+0x1b4>
                }
            }
        }

        statusTmp = phpalI14443p3a_Sw_Select(pDataParams, bCascadeLevel, bUid, pSak);
 801489c:	f107 0210 	add.w	r2, r7, #16
 80148a0:	7ef9      	ldrb	r1, [r7, #27]
 80148a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148a4:	68f8      	ldr	r0, [r7, #12]
 80148a6:	f7ff fe85 	bl	80145b4 <phpalI14443p3a_Sw_Select>
 80148aa:	4603      	mov	r3, r0
 80148ac:	83bb      	strh	r3, [r7, #28]

        /* As per EMVCo 2.6 req 9.6.1.3, wait for at least Tmin retransmission in case of timeout error. */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 80148ae:	68fb      	ldr	r3, [r7, #12]
 80148b0:	7d1b      	ldrb	r3, [r3, #20]
 80148b2:	2b01      	cmp	r3, #1
 80148b4:	d124      	bne.n	8014900 <phpalI14443p3a_Sw_ActivateCard+0x31c>
        {
            bRetryCount = 0;
 80148b6:	2300      	movs	r3, #0
 80148b8:	763b      	strb	r3, [r7, #24]
            while (((statusTmp & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 80148ba:	e01a      	b.n	80148f2 <phpalI14443p3a_Sw_ActivateCard+0x30e>
            {
                bRetryCount++;
 80148bc:	7e3b      	ldrb	r3, [r7, #24]
 80148be:	3301      	adds	r3, #1
 80148c0:	763b      	strb	r3, [r7, #24]
                /* Wait for at least Tmin retransmission delay. */
                PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 80148c2:	68fb      	ldr	r3, [r7, #12]
 80148c4:	685b      	ldr	r3, [r3, #4]
 80148c6:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80148ca:	2100      	movs	r1, #0
 80148cc:	4618      	mov	r0, r3
 80148ce:	f7f9 fcf1 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 80148d2:	4603      	mov	r3, r0
 80148d4:	83fb      	strh	r3, [r7, #30]
 80148d6:	8bfb      	ldrh	r3, [r7, #30]
 80148d8:	2b00      	cmp	r3, #0
 80148da:	d001      	beq.n	80148e0 <phpalI14443p3a_Sw_ActivateCard+0x2fc>
 80148dc:	8bfb      	ldrh	r3, [r7, #30]
 80148de:	e031      	b.n	8014944 <phpalI14443p3a_Sw_ActivateCard+0x360>
                    pDataParams->pHalDataParams,
                    PHHAL_HW_TIME_MICROSECONDS,
                    PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

                statusTmp = phpalI14443p3a_Sw_Select(pDataParams, bCascadeLevel, bUid, pSak);
 80148e0:	f107 0210 	add.w	r2, r7, #16
 80148e4:	7ef9      	ldrb	r1, [r7, #27]
 80148e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148e8:	68f8      	ldr	r0, [r7, #12]
 80148ea:	f7ff fe63 	bl	80145b4 <phpalI14443p3a_Sw_Select>
 80148ee:	4603      	mov	r3, r0
 80148f0:	83bb      	strh	r3, [r7, #28]
            while (((statusTmp & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 80148f2:	8bbb      	ldrh	r3, [r7, #28]
 80148f4:	b2db      	uxtb	r3, r3
 80148f6:	2b01      	cmp	r3, #1
 80148f8:	d102      	bne.n	8014900 <phpalI14443p3a_Sw_ActivateCard+0x31c>
 80148fa:	7e3b      	ldrb	r3, [r7, #24]
 80148fc:	2b01      	cmp	r3, #1
 80148fe:	d9dd      	bls.n	80148bc <phpalI14443p3a_Sw_ActivateCard+0x2d8>
            }
        }

        /* Emvco: Case_id TA305. EMVCo Req. 9.6.1.2 */
        PH_CHECK_SUCCESS(statusTmp);
 8014900:	8bbb      	ldrh	r3, [r7, #28]
 8014902:	2b00      	cmp	r3, #0
 8014904:	d001      	beq.n	801490a <phpalI14443p3a_Sw_ActivateCard+0x326>
 8014906:	8bbb      	ldrh	r3, [r7, #28]
 8014908:	e01c      	b.n	8014944 <phpalI14443p3a_Sw_ActivateCard+0x360>

        /* Cascade Bit is cleared -> no further cascade levels */
        if ((pSak[0] & 0x04U) == 0U)
 801490a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801490c:	781b      	ldrb	r3, [r3, #0]
 801490e:	f003 0304 	and.w	r3, r3, #4
 8014912:	2b00      	cmp	r3, #0
 8014914:	d007      	beq.n	8014926 <phpalI14443p3a_Sw_ActivateCard+0x342>
    for (bCascadeIndex = 0; bCascadeIndex < 3U; bCascadeIndex++)
 8014916:	7ebb      	ldrb	r3, [r7, #26]
 8014918:	3301      	adds	r3, #1
 801491a:	76bb      	strb	r3, [r7, #26]
 801491c:	7ebb      	ldrb	r3, [r7, #26]
 801491e:	2b02      	cmp	r3, #2
 8014920:	f67f af00 	bls.w	8014724 <phpalI14443p3a_Sw_ActivateCard+0x140>
 8014924:	e000      	b.n	8014928 <phpalI14443p3a_Sw_ActivateCard+0x344>
        {
            break;
 8014926:	bf00      	nop
        }
    }

    /* Return UID */
    (void)memcpy(pUidOut, pDataParams->abUid, pDataParams->bUidLength);
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	f103 0108 	add.w	r1, r3, #8
 801492e:	68fb      	ldr	r3, [r7, #12]
 8014930:	7c9b      	ldrb	r3, [r3, #18]
 8014932:	461a      	mov	r2, r3
 8014934:	6838      	ldr	r0, [r7, #0]
 8014936:	f00a fb24 	bl	801ef82 <memcpy>
    *pLenUidOut = pDataParams->bUidLength;
 801493a:	68fb      	ldr	r3, [r7, #12]
 801493c:	7c9a      	ldrb	r2, [r3, #18]
 801493e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014940:	701a      	strb	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8014942:	2300      	movs	r3, #0
}
 8014944:	4618      	mov	r0, r3
 8014946:	3720      	adds	r7, #32
 8014948:	46bd      	mov	sp, r7
 801494a:	bd80      	pop	{r7, pc}

0801494c <phpalI14443p3a_Sw_Exchange>:
                                      uint8_t * pTxBuffer,
                                      uint16_t wTxLength,
                                      uint8_t ** ppRxBuffer,
                                      uint16_t * pRxLength
                                      )
{
 801494c:	b580      	push	{r7, lr}
 801494e:	b086      	sub	sp, #24
 8014950:	af02      	add	r7, sp, #8
 8014952:	60f8      	str	r0, [r7, #12]
 8014954:	607a      	str	r2, [r7, #4]
 8014956:	461a      	mov	r2, r3
 8014958:	460b      	mov	r3, r1
 801495a:	817b      	strh	r3, [r7, #10]
 801495c:	4613      	mov	r3, r2
 801495e:	813b      	strh	r3, [r7, #8]
    /* direct mapping of HAL exchange function */
    return phhalHw_Exchange(
 8014960:	68fb      	ldr	r3, [r7, #12]
 8014962:	6858      	ldr	r0, [r3, #4]
 8014964:	893a      	ldrh	r2, [r7, #8]
 8014966:	8979      	ldrh	r1, [r7, #10]
 8014968:	69fb      	ldr	r3, [r7, #28]
 801496a:	9301      	str	r3, [sp, #4]
 801496c:	69bb      	ldr	r3, [r7, #24]
 801496e:	9300      	str	r3, [sp, #0]
 8014970:	4613      	mov	r3, r2
 8014972:	687a      	ldr	r2, [r7, #4]
 8014974:	f7f9 f9a2 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8014978:	4603      	mov	r3, r0
        wOption,
        pTxBuffer,
        wTxLength,
        ppRxBuffer,
        pRxLength);
}
 801497a:	4618      	mov	r0, r3
 801497c:	3710      	adds	r7, #16
 801497e:	46bd      	mov	sp, r7
 8014980:	bd80      	pop	{r7, pc}

08014982 <phpalI14443p3a_Sw_RequestAEx>:
phStatus_t phpalI14443p3a_Sw_RequestAEx(
                                        phpalI14443p3a_Sw_DataParams_t * pDataParams,
                                        uint8_t bReqCode,
                                        uint8_t * pAtqa
                                        )
{
 8014982:	b580      	push	{r7, lr}
 8014984:	b08a      	sub	sp, #40	@ 0x28
 8014986:	af02      	add	r7, sp, #8
 8014988:	60f8      	str	r0, [r7, #12]
 801498a:	460b      	mov	r3, r1
 801498c:	607a      	str	r2, [r7, #4]
 801498e:	72fb      	strb	r3, [r7, #11]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    phStatus_t  PH_MEMLOC_REM Status;
    uint8_t     PH_MEMLOC_REM cmd[1];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8014990:	2300      	movs	r3, #0
 8014992:	617b      	str	r3, [r7, #20]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8014994:	2300      	movs	r3, #0
 8014996:	827b      	strh	r3, [r7, #18]
    uint16_t    PH_MEMLOC_REM wRegister;

    /* Disable MIFARE Classic contactless IC Crypto1 */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8014998:	68fb      	ldr	r3, [r7, #12]
 801499a:	685b      	ldr	r3, [r3, #4]
 801499c:	2201      	movs	r2, #1
 801499e:	212e      	movs	r1, #46	@ 0x2e
 80149a0:	4618      	mov	r0, r3
 80149a2:	f7f9 fd41 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80149a6:	4603      	mov	r3, r0
 80149a8:	83fb      	strh	r3, [r7, #30]
 80149aa:	8bfb      	ldrh	r3, [r7, #30]
 80149ac:	2b00      	cmp	r3, #0
 80149ae:	d001      	beq.n	80149b4 <phpalI14443p3a_Sw_RequestAEx+0x32>
 80149b0:	8bfb      	ldrh	r3, [r7, #30]
 80149b2:	e0cc      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_DISABLE_MF_CRYPTO1,
        PH_ON));

    /* Reset default data rates */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80149b4:	68fb      	ldr	r3, [r7, #12]
 80149b6:	685b      	ldr	r3, [r3, #4]
 80149b8:	2200      	movs	r2, #0
 80149ba:	2109      	movs	r1, #9
 80149bc:	4618      	mov	r0, r3
 80149be:	f7f9 fd33 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80149c2:	4603      	mov	r3, r0
 80149c4:	83fb      	strh	r3, [r7, #30]
 80149c6:	8bfb      	ldrh	r3, [r7, #30]
 80149c8:	2b00      	cmp	r3, #0
 80149ca:	d001      	beq.n	80149d0 <phpalI14443p3a_Sw_RequestAEx+0x4e>
 80149cc:	8bfb      	ldrh	r3, [r7, #30]
 80149ce:	e0be      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TXDATARATE_FRAMING,
        PHHAL_HW_RF_DATARATE_106));
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80149d0:	68fb      	ldr	r3, [r7, #12]
 80149d2:	685b      	ldr	r3, [r3, #4]
 80149d4:	2200      	movs	r2, #0
 80149d6:	210a      	movs	r1, #10
 80149d8:	4618      	mov	r0, r3
 80149da:	f7f9 fd25 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80149de:	4603      	mov	r3, r0
 80149e0:	83fb      	strh	r3, [r7, #30]
 80149e2:	8bfb      	ldrh	r3, [r7, #30]
 80149e4:	2b00      	cmp	r3, #0
 80149e6:	d001      	beq.n	80149ec <phpalI14443p3a_Sw_RequestAEx+0x6a>
 80149e8:	8bfb      	ldrh	r3, [r7, #30]
 80149ea:	e0b0      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_RXDATARATE_FRAMING,
        PHHAL_HW_RF_DATARATE_106));

    /* Set selection timeout */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80149ec:	68fb      	ldr	r3, [r7, #12]
 80149ee:	685b      	ldr	r3, [r3, #4]
 80149f0:	2291      	movs	r2, #145	@ 0x91
 80149f2:	210d      	movs	r1, #13
 80149f4:	4618      	mov	r0, r3
 80149f6:	f7f9 fd17 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80149fa:	4603      	mov	r3, r0
 80149fc:	83fb      	strh	r3, [r7, #30]
 80149fe:	8bfb      	ldrh	r3, [r7, #30]
 8014a00:	2b00      	cmp	r3, #0
 8014a02:	d001      	beq.n	8014a08 <phpalI14443p3a_Sw_RequestAEx+0x86>
 8014a04:	8bfb      	ldrh	r3, [r7, #30]
 8014a06:	e0a2      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
        PHPAL_I14443P3A_SELECTION_TIME_US + PHPAL_I14443P3A_EXT_TIME_US));

    /* Retrieve RxWaitTime */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXWAIT_US, &wRegister));
 8014a08:	68fb      	ldr	r3, [r7, #12]
 8014a0a:	685b      	ldr	r3, [r3, #4]
 8014a0c:	f107 0210 	add.w	r2, r7, #16
 8014a10:	2106      	movs	r1, #6
 8014a12:	4618      	mov	r0, r3
 8014a14:	f7fb f956 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8014a18:	4603      	mov	r3, r0
 8014a1a:	83fb      	strh	r3, [r7, #30]
 8014a1c:	8bfb      	ldrh	r3, [r7, #30]
 8014a1e:	2b00      	cmp	r3, #0
 8014a20:	d001      	beq.n	8014a26 <phpalI14443p3a_Sw_RequestAEx+0xa4>
 8014a22:	8bfb      	ldrh	r3, [r7, #30]
 8014a24:	e093      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>
    /* Set RxWaitTime to 76 microseconds equivalent to 8 Bits. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXWAIT_US, 76));
 8014a26:	68fb      	ldr	r3, [r7, #12]
 8014a28:	685b      	ldr	r3, [r3, #4]
 8014a2a:	224c      	movs	r2, #76	@ 0x4c
 8014a2c:	2106      	movs	r1, #6
 8014a2e:	4618      	mov	r0, r3
 8014a30:	f7f9 fcfa 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8014a34:	4603      	mov	r3, r0
 8014a36:	83fb      	strh	r3, [r7, #30]
 8014a38:	8bfb      	ldrh	r3, [r7, #30]
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	d001      	beq.n	8014a42 <phpalI14443p3a_Sw_RequestAEx+0xc0>
 8014a3e:	8bfb      	ldrh	r3, [r7, #30]
 8014a40:	e085      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>

    /* Switch off CRC */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXCRC, PH_OFF));
 8014a42:	68fb      	ldr	r3, [r7, #12]
 8014a44:	685b      	ldr	r3, [r3, #4]
 8014a46:	2200      	movs	r2, #0
 8014a48:	2101      	movs	r1, #1
 8014a4a:	4618      	mov	r0, r3
 8014a4c:	f7f9 fcec 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8014a50:	4603      	mov	r3, r0
 8014a52:	83fb      	strh	r3, [r7, #30]
 8014a54:	8bfb      	ldrh	r3, [r7, #30]
 8014a56:	2b00      	cmp	r3, #0
 8014a58:	d001      	beq.n	8014a5e <phpalI14443p3a_Sw_RequestAEx+0xdc>
 8014a5a:	8bfb      	ldrh	r3, [r7, #30]
 8014a5c:	e077      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXCRC, PH_OFF));
 8014a5e:	68fb      	ldr	r3, [r7, #12]
 8014a60:	685b      	ldr	r3, [r3, #4]
 8014a62:	2200      	movs	r2, #0
 8014a64:	2102      	movs	r1, #2
 8014a66:	4618      	mov	r0, r3
 8014a68:	f7f9 fcde 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8014a6c:	4603      	mov	r3, r0
 8014a6e:	83fb      	strh	r3, [r7, #30]
 8014a70:	8bfb      	ldrh	r3, [r7, #30]
 8014a72:	2b00      	cmp	r3, #0
 8014a74:	d001      	beq.n	8014a7a <phpalI14443p3a_Sw_RequestAEx+0xf8>
 8014a76:	8bfb      	ldrh	r3, [r7, #30]
 8014a78:	e069      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>

    /* Only 7 bits are valid */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXLASTBITS, 7));
 8014a7a:	68fb      	ldr	r3, [r7, #12]
 8014a7c:	685b      	ldr	r3, [r3, #4]
 8014a7e:	2207      	movs	r2, #7
 8014a80:	2103      	movs	r1, #3
 8014a82:	4618      	mov	r0, r3
 8014a84:	f7f9 fcd0 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8014a88:	4603      	mov	r3, r0
 8014a8a:	83fb      	strh	r3, [r7, #30]
 8014a8c:	8bfb      	ldrh	r3, [r7, #30]
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d001      	beq.n	8014a96 <phpalI14443p3a_Sw_RequestAEx+0x114>
 8014a92:	8bfb      	ldrh	r3, [r7, #30]
 8014a94:	e05b      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>

    /* Send ReqA command */
    cmd[0] = bReqCode;
 8014a96:	7afb      	ldrb	r3, [r7, #11]
 8014a98:	763b      	strb	r3, [r7, #24]
    statusTmp = phhalHw_Exchange(pDataParams->pHalDataParams, PH_EXCHANGE_DEFAULT, cmd, 1, &pResp, &wRespLength);
 8014a9a:	68fb      	ldr	r3, [r7, #12]
 8014a9c:	6858      	ldr	r0, [r3, #4]
 8014a9e:	f107 0218 	add.w	r2, r7, #24
 8014aa2:	f107 0312 	add.w	r3, r7, #18
 8014aa6:	9301      	str	r3, [sp, #4]
 8014aa8:	f107 0314 	add.w	r3, r7, #20
 8014aac:	9300      	str	r3, [sp, #0]
 8014aae:	2301      	movs	r3, #1
 8014ab0:	2100      	movs	r1, #0
 8014ab2:	f7f9 f903 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8014ab6:	4603      	mov	r3, r0
 8014ab8:	83fb      	strh	r3, [r7, #30]

    /* Restore previous RxWaitTime */
    PH_CHECK_SUCCESS_FCT(Status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXWAIT_US, wRegister));
 8014aba:	68fb      	ldr	r3, [r7, #12]
 8014abc:	685b      	ldr	r3, [r3, #4]
 8014abe:	8a3a      	ldrh	r2, [r7, #16]
 8014ac0:	2106      	movs	r1, #6
 8014ac2:	4618      	mov	r0, r3
 8014ac4:	f7f9 fcb0 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8014ac8:	4603      	mov	r3, r0
 8014aca:	83bb      	strh	r3, [r7, #28]
 8014acc:	8bbb      	ldrh	r3, [r7, #28]
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d001      	beq.n	8014ad6 <phpalI14443p3a_Sw_RequestAEx+0x154>
 8014ad2:	8bbb      	ldrh	r3, [r7, #28]
 8014ad4:	e03b      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>

    PH_CHECK_SUCCESS(statusTmp);
 8014ad6:	8bfb      	ldrh	r3, [r7, #30]
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	d001      	beq.n	8014ae0 <phpalI14443p3a_Sw_RequestAEx+0x15e>
 8014adc:	8bfb      	ldrh	r3, [r7, #30]
 8014ade:	e036      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>
    /* Check and copy ATQA */
    if (wRespLength == PHPAL_I14443P3A_ATQA_LENGTH)
 8014ae0:	8a7b      	ldrh	r3, [r7, #18]
 8014ae2:	2b02      	cmp	r3, #2
 8014ae4:	d12f      	bne.n	8014b46 <phpalI14443p3a_Sw_RequestAEx+0x1c4>
    {
        (void)memcpy(pAtqa, pResp, PHPAL_I14443P3A_ATQA_LENGTH);
 8014ae6:	697b      	ldr	r3, [r7, #20]
 8014ae8:	881b      	ldrh	r3, [r3, #0]
 8014aea:	b29a      	uxth	r2, r3
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	801a      	strh	r2, [r3, #0]
        /* Emvco: case_id: TA304_10, TA304_11, TA304_12 */
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 8014af0:	68fb      	ldr	r3, [r7, #12]
 8014af2:	7d1b      	ldrb	r3, [r3, #20]
 8014af4:	2b01      	cmp	r3, #1
 8014af6:	d109      	bne.n	8014b0c <phpalI14443p3a_Sw_RequestAEx+0x18a>
        {
            /*5.3.2*/
            if(0U != (pAtqa[1] & 0xF0U))    /* Most significant nibble of byte 2 must be 0 */
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	3301      	adds	r3, #1
 8014afc:	781b      	ldrb	r3, [r3, #0]
 8014afe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	d022      	beq.n	8014b4c <phpalI14443p3a_Sw_RequestAEx+0x1ca>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8014b06:	f240 3306 	movw	r3, #774	@ 0x306
 8014b0a:	e020      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>
            }
        }
        else
        {
            /* NFCForum-TS-DigitalProtocol-1.0, Requirement 18, Section 4.6.3.3 */
            if((((pAtqa[0] & 0x1FU) == 0x00U) && ((pAtqa[1] & 0x0FU) != 0x0CU)) || (((pAtqa[1] & 0x0FU) == 0x0CU) && ((pAtqa[0] & 0x1FU) != 0x00U)))
 8014b0c:	687b      	ldr	r3, [r7, #4]
 8014b0e:	781b      	ldrb	r3, [r3, #0]
 8014b10:	f003 031f 	and.w	r3, r3, #31
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d106      	bne.n	8014b26 <phpalI14443p3a_Sw_RequestAEx+0x1a4>
 8014b18:	687b      	ldr	r3, [r7, #4]
 8014b1a:	3301      	adds	r3, #1
 8014b1c:	781b      	ldrb	r3, [r3, #0]
 8014b1e:	f003 030f 	and.w	r3, r3, #15
 8014b22:	2b0c      	cmp	r3, #12
 8014b24:	d10c      	bne.n	8014b40 <phpalI14443p3a_Sw_RequestAEx+0x1be>
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	3301      	adds	r3, #1
 8014b2a:	781b      	ldrb	r3, [r3, #0]
 8014b2c:	f003 030f 	and.w	r3, r3, #15
 8014b30:	2b0c      	cmp	r3, #12
 8014b32:	d10b      	bne.n	8014b4c <phpalI14443p3a_Sw_RequestAEx+0x1ca>
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	781b      	ldrb	r3, [r3, #0]
 8014b38:	f003 031f 	and.w	r3, r3, #31
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d005      	beq.n	8014b4c <phpalI14443p3a_Sw_RequestAEx+0x1ca>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8014b40:	f240 3306 	movw	r3, #774	@ 0x306
 8014b44:	e003      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>
            }
        }
    }
    else
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8014b46:	f240 3306 	movw	r3, #774	@ 0x306
 8014b4a:	e000      	b.n	8014b4e <phpalI14443p3a_Sw_RequestAEx+0x1cc>
    }

    return PH_ERR_SUCCESS;
 8014b4c:	2300      	movs	r3, #0
}
 8014b4e:	4618      	mov	r0, r3
 8014b50:	3720      	adds	r7, #32
 8014b52:	46bd      	mov	sp, r7
 8014b54:	bd80      	pop	{r7, pc}

08014b56 <phpalI14443p3a_Sw_GetSerialNo>:
phStatus_t phpalI14443p3a_Sw_GetSerialNo(
    phpalI14443p3a_Sw_DataParams_t * pDataParams,
    uint8_t * pUidOut,
    uint8_t * pLenUidOut
    )
{
 8014b56:	b580      	push	{r7, lr}
 8014b58:	b084      	sub	sp, #16
 8014b5a:	af00      	add	r7, sp, #0
 8014b5c:	60f8      	str	r0, [r7, #12]
 8014b5e:	60b9      	str	r1, [r7, #8]
 8014b60:	607a      	str	r2, [r7, #4]
    /* Return an error if UID is not complete */
    if (0U == (pDataParams->bUidComplete))
 8014b62:	68fb      	ldr	r3, [r7, #12]
 8014b64:	7cdb      	ldrb	r3, [r3, #19]
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	d102      	bne.n	8014b70 <phpalI14443p3a_Sw_GetSerialNo+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_PAL_ISO14443P3A);
 8014b6a:	f240 3325 	movw	r3, #805	@ 0x325
 8014b6e:	e00d      	b.n	8014b8c <phpalI14443p3a_Sw_GetSerialNo+0x36>
    }

    /* Copy UID */
    (void)memcpy(pUidOut, pDataParams->abUid, pDataParams->bUidLength);
 8014b70:	68fb      	ldr	r3, [r7, #12]
 8014b72:	f103 0108 	add.w	r1, r3, #8
 8014b76:	68fb      	ldr	r3, [r7, #12]
 8014b78:	7c9b      	ldrb	r3, [r3, #18]
 8014b7a:	461a      	mov	r2, r3
 8014b7c:	68b8      	ldr	r0, [r7, #8]
 8014b7e:	f00a fa00 	bl	801ef82 <memcpy>
    *pLenUidOut = pDataParams->bUidLength;
 8014b82:	68fb      	ldr	r3, [r7, #12]
 8014b84:	7c9a      	ldrb	r2, [r3, #18]
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	701a      	strb	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8014b8a:	2300      	movs	r3, #0
}
 8014b8c:	4618      	mov	r0, r3
 8014b8e:	3710      	adds	r7, #16
 8014b90:	46bd      	mov	sp, r7
 8014b92:	bd80      	pop	{r7, pc}

08014b94 <phpalI14443p3b_Sw_Init>:
phStatus_t phpalI14443p3b_Sw_Init(
                                  phpalI14443p3b_Sw_DataParams_t * pDataParams,
                                  uint16_t wSizeOfDataParams,
                                  void * pHalDataParams
                                  )
{
 8014b94:	b480      	push	{r7}
 8014b96:	b085      	sub	sp, #20
 8014b98:	af00      	add	r7, sp, #0
 8014b9a:	60f8      	str	r0, [r7, #12]
 8014b9c:	460b      	mov	r3, r1
 8014b9e:	607a      	str	r2, [r7, #4]
 8014ba0:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalI14443p3b_Sw_DataParams_t) != wSizeOfDataParams)
 8014ba2:	897b      	ldrh	r3, [r7, #10]
 8014ba4:	2b2c      	cmp	r3, #44	@ 0x2c
 8014ba6:	d002      	beq.n	8014bae <phpalI14443p3b_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_ISO14443P3B);
 8014ba8:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8014bac:	e051      	b.n	8014c52 <phpalI14443p3b_Sw_Init+0xbe>
    }
    PH_ASSERT_NULL (pDataParams);
 8014bae:	68fb      	ldr	r3, [r7, #12]
 8014bb0:	2b00      	cmp	r3, #0
 8014bb2:	d101      	bne.n	8014bb8 <phpalI14443p3b_Sw_Init+0x24>
 8014bb4:	2321      	movs	r3, #33	@ 0x21
 8014bb6:	e04c      	b.n	8014c52 <phpalI14443p3b_Sw_Init+0xbe>
    PH_ASSERT_NULL (pHalDataParams);
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	2b00      	cmp	r3, #0
 8014bbc:	d101      	bne.n	8014bc2 <phpalI14443p3b_Sw_Init+0x2e>
 8014bbe:	2321      	movs	r3, #33	@ 0x21
 8014bc0:	e047      	b.n	8014c52 <phpalI14443p3b_Sw_Init+0xbe>

    /* init private data */
    pDataParams->wId                    = PH_COMP_PAL_ISO14443P3B | PHPAL_I14443P3B_SW_ID;
 8014bc2:	68fb      	ldr	r3, [r7, #12]
 8014bc4:	f240 4201 	movw	r2, #1025	@ 0x401
 8014bc8:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams         = pHalDataParams;
 8014bca:	68fb      	ldr	r3, [r7, #12]
 8014bcc:	687a      	ldr	r2, [r7, #4]
 8014bce:	605a      	str	r2, [r3, #4]
    pDataParams->bExtAtqb               = PH_OFF;
 8014bd0:	68fb      	ldr	r3, [r7, #12]
 8014bd2:	2200      	movs	r2, #0
 8014bd4:	721a      	strb	r2, [r3, #8]
    pDataParams->bPupiValid             = PH_OFF;
 8014bd6:	68fb      	ldr	r3, [r7, #12]
 8014bd8:	2200      	movs	r2, #0
 8014bda:	735a      	strb	r2, [r3, #13]
    pDataParams->bCidSupported          = 0;
 8014bdc:	68fb      	ldr	r3, [r7, #12]
 8014bde:	2200      	movs	r2, #0
 8014be0:	739a      	strb	r2, [r3, #14]
    pDataParams->bNadSupported          = 0;
 8014be2:	68fb      	ldr	r3, [r7, #12]
 8014be4:	2200      	movs	r2, #0
 8014be6:	73da      	strb	r2, [r3, #15]
    pDataParams->bCid                   = 0;
 8014be8:	68fb      	ldr	r3, [r7, #12]
 8014bea:	2200      	movs	r2, #0
 8014bec:	741a      	strb	r2, [r3, #16]
    pDataParams->bFwi                   = PHPAL_I14443P3B_SW_FWI_DEFAULT;
 8014bee:	68fb      	ldr	r3, [r7, #12]
 8014bf0:	2204      	movs	r2, #4
 8014bf2:	745a      	strb	r2, [r3, #17]
    pDataParams->bFsci                  = PHPAL_I14443P3B_SW_FSCI_DEFAULT;
 8014bf4:	68fb      	ldr	r3, [r7, #12]
 8014bf6:	2202      	movs	r2, #2
 8014bf8:	749a      	strb	r2, [r3, #18]
    pDataParams->bFsdi                  = 0;
 8014bfa:	68fb      	ldr	r3, [r7, #12]
 8014bfc:	2200      	movs	r2, #0
 8014bfe:	74da      	strb	r2, [r3, #19]
    pDataParams->bDri                   = 0;
 8014c00:	68fb      	ldr	r3, [r7, #12]
 8014c02:	2200      	movs	r2, #0
 8014c04:	751a      	strb	r2, [r3, #20]
    pDataParams->bDsi                   = 0;
 8014c06:	68fb      	ldr	r3, [r7, #12]
 8014c08:	2200      	movs	r2, #0
 8014c0a:	755a      	strb	r2, [r3, #21]
    pDataParams->bAttribParam1          = PHPAL_I14443P3B_SW_ATTRIB_PARAM1_DEFAULT;
 8014c0c:	68fb      	ldr	r3, [r7, #12]
 8014c0e:	2200      	movs	r2, #0
 8014c10:	759a      	strb	r2, [r3, #22]
    pDataParams->pHigherLayerInf        = NULL;
 8014c12:	68fb      	ldr	r3, [r7, #12]
 8014c14:	2200      	movs	r2, #0
 8014c16:	619a      	str	r2, [r3, #24]
    pDataParams->wTxWait                = PHPAL_I14443P3B_SW_TXWAIT_US_DEFAULT;
 8014c18:	68fb      	ldr	r3, [r7, #12]
 8014c1a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8014c1e:	839a      	strh	r2, [r3, #28]
    pDataParams->wHigherLayerInfLen     = 0;
 8014c20:	68fb      	ldr	r3, [r7, #12]
 8014c22:	2200      	movs	r2, #0
 8014c24:	83da      	strh	r2, [r3, #30]
    pDataParams->pHigherLayerResp       = NULL;
 8014c26:	68fb      	ldr	r3, [r7, #12]
 8014c28:	2200      	movs	r2, #0
 8014c2a:	621a      	str	r2, [r3, #32]
    pDataParams->wHigherLayerRespSize   = 0;
 8014c2c:	68fb      	ldr	r3, [r7, #12]
 8014c2e:	2200      	movs	r2, #0
 8014c30:	849a      	strh	r2, [r3, #36]	@ 0x24
    pDataParams->wHigherLayerRespLen    = 0;
 8014c32:	68fb      	ldr	r3, [r7, #12]
 8014c34:	2200      	movs	r2, #0
 8014c36:	84da      	strh	r2, [r3, #38]	@ 0x26
    pDataParams->bOpeMode               = RD_LIB_MODE_NFC;
 8014c38:	68fb      	ldr	r3, [r7, #12]
 8014c3a:	2202      	movs	r2, #2
 8014c3c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    pDataParams->bPollCmd               = PHPAL_I14443P3B_USE_REQB;
 8014c40:	68fb      	ldr	r3, [r7, #12]
 8014c42:	2200      	movs	r2, #0
 8014c44:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    pDataParams->bRetryCount            = PHPAL_I14443P3B_ATTRIB_RETRY_MAX;
 8014c48:	68fb      	ldr	r3, [r7, #12]
 8014c4a:	2201      	movs	r2, #1
 8014c4c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

    return PH_ERR_SUCCESS;
 8014c50:	2300      	movs	r3, #0
}
 8014c52:	4618      	mov	r0, r3
 8014c54:	3714      	adds	r7, #20
 8014c56:	46bd      	mov	sp, r7
 8014c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c5c:	4770      	bx	lr
	...

08014c60 <phpalI14443p3b_Sw_SetConfig>:
phStatus_t phpalI14443p3b_Sw_SetConfig(
                                       phpalI14443p3b_Sw_DataParams_t * pDataParams,
                                       uint16_t wConfig,
                                       uint16_t wValue
                                       )
{
 8014c60:	b480      	push	{r7}
 8014c62:	b083      	sub	sp, #12
 8014c64:	af00      	add	r7, sp, #0
 8014c66:	6078      	str	r0, [r7, #4]
 8014c68:	460b      	mov	r3, r1
 8014c6a:	807b      	strh	r3, [r7, #2]
 8014c6c:	4613      	mov	r3, r2
 8014c6e:	803b      	strh	r3, [r7, #0]
    switch (wConfig)
 8014c70:	887b      	ldrh	r3, [r7, #2]
 8014c72:	2b03      	cmp	r3, #3
 8014c74:	d82c      	bhi.n	8014cd0 <phpalI14443p3b_Sw_SetConfig+0x70>
 8014c76:	a201      	add	r2, pc, #4	@ (adr r2, 8014c7c <phpalI14443p3b_Sw_SetConfig+0x1c>)
 8014c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c7c:	08014c8d 	.word	0x08014c8d
 8014c80:	08014c97 	.word	0x08014c97
 8014c84:	08014ca3 	.word	0x08014ca3
 8014c88:	08014caf 	.word	0x08014caf
    {
    case PHPAL_I14443P3B_CONFIG_ATTRIB_PARAM1:
        pDataParams->bAttribParam1 = (uint8_t)wValue;
 8014c8c:	883b      	ldrh	r3, [r7, #0]
 8014c8e:	b2da      	uxtb	r2, r3
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	759a      	strb	r2, [r3, #22]
        break;
 8014c94:	e01f      	b.n	8014cd6 <phpalI14443p3b_Sw_SetConfig+0x76>

    /* Emvco: To Define Running Mode for RdLib: Either Normal, EMVCO, ISO */
    case PHPAL_I14443P3B_CONFIG_OPE_MODE:
      {
         pDataParams->bOpeMode = (uint8_t)wValue;
 8014c96:	883b      	ldrh	r3, [r7, #0]
 8014c98:	b2da      	uxtb	r2, r3
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
         break;
 8014ca0:	e019      	b.n	8014cd6 <phpalI14443p3b_Sw_SetConfig+0x76>
      }

    case PHPAL_I14443P3B_CONFIG_POLL_CMD:
    {
        pDataParams->bPollCmd = (uint8_t)wValue;
 8014ca2:	883b      	ldrh	r3, [r7, #0]
 8014ca4:	b2da      	uxtb	r2, r3
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        break;
 8014cac:	e013      	b.n	8014cd6 <phpalI14443p3b_Sw_SetConfig+0x76>
    }

    case PHPAL_I14443P3B_CONFIG_ATTRIB_RETRY_COUNT:
    {
        if(!(((wValue & 0xFFU) == PHPAL_I14443P3B_ATTRIB_RETRY_MIN) ||
 8014cae:	883b      	ldrh	r3, [r7, #0]
 8014cb0:	b2db      	uxtb	r3, r3
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	d006      	beq.n	8014cc4 <phpalI14443p3b_Sw_SetConfig+0x64>
             ((wValue & 0xFFU) == PHPAL_I14443P3B_ATTRIB_RETRY_MAX)))
 8014cb6:	883b      	ldrh	r3, [r7, #0]
 8014cb8:	b2db      	uxtb	r3, r3
        if(!(((wValue & 0xFFU) == PHPAL_I14443P3B_ATTRIB_RETRY_MIN) ||
 8014cba:	2b01      	cmp	r3, #1
 8014cbc:	d002      	beq.n	8014cc4 <phpalI14443p3b_Sw_SetConfig+0x64>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8014cbe:	f240 4321 	movw	r3, #1057	@ 0x421
 8014cc2:	e009      	b.n	8014cd8 <phpalI14443p3b_Sw_SetConfig+0x78>
        }

        pDataParams->bRetryCount = (uint8_t)wValue;
 8014cc4:	883b      	ldrh	r3, [r7, #0]
 8014cc6:	b2da      	uxtb	r2, r3
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        break;
 8014cce:	e002      	b.n	8014cd6 <phpalI14443p3b_Sw_SetConfig+0x76>
    }
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8014cd0:	f240 4323 	movw	r3, #1059	@ 0x423
 8014cd4:	e000      	b.n	8014cd8 <phpalI14443p3b_Sw_SetConfig+0x78>
    }

    return PH_ERR_SUCCESS;
 8014cd6:	2300      	movs	r3, #0
}
 8014cd8:	4618      	mov	r0, r3
 8014cda:	370c      	adds	r7, #12
 8014cdc:	46bd      	mov	sp, r7
 8014cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ce2:	4770      	bx	lr

08014ce4 <phpalI14443p3b_Sw_GetConfig>:
phStatus_t phpalI14443p3b_Sw_GetConfig(
                                       phpalI14443p3b_Sw_DataParams_t * pDataParams,
                                       uint16_t wConfig,
                                       uint16_t* pValue
                                       )
{
 8014ce4:	b480      	push	{r7}
 8014ce6:	b085      	sub	sp, #20
 8014ce8:	af00      	add	r7, sp, #0
 8014cea:	60f8      	str	r0, [r7, #12]
 8014cec:	460b      	mov	r3, r1
 8014cee:	607a      	str	r2, [r7, #4]
 8014cf0:	817b      	strh	r3, [r7, #10]
    switch (wConfig)
 8014cf2:	897b      	ldrh	r3, [r7, #10]
 8014cf4:	2b05      	cmp	r3, #5
 8014cf6:	d828      	bhi.n	8014d4a <phpalI14443p3b_Sw_GetConfig+0x66>
 8014cf8:	a201      	add	r2, pc, #4	@ (adr r2, 8014d00 <phpalI14443p3b_Sw_GetConfig+0x1c>)
 8014cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014cfe:	bf00      	nop
 8014d00:	08014d19 	.word	0x08014d19
 8014d04:	08014d4b 	.word	0x08014d4b
 8014d08:	08014d4b 	.word	0x08014d4b
 8014d0c:	08014d25 	.word	0x08014d25
 8014d10:	08014d33 	.word	0x08014d33
 8014d14:	08014d3f 	.word	0x08014d3f
    {
    case PHPAL_I14443P3B_CONFIG_ATTRIB_PARAM1:
        *pValue = (uint16_t)pDataParams->bAttribParam1;
 8014d18:	68fb      	ldr	r3, [r7, #12]
 8014d1a:	7d9b      	ldrb	r3, [r3, #22]
 8014d1c:	461a      	mov	r2, r3
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	801a      	strh	r2, [r3, #0]
        break;
 8014d22:	e015      	b.n	8014d50 <phpalI14443p3b_Sw_GetConfig+0x6c>

    case PHPAL_I14443P3B_CONFIG_ATTRIB_RETRY_COUNT:
        *pValue = (uint16_t)pDataParams->bRetryCount;
 8014d24:	68fb      	ldr	r3, [r7, #12]
 8014d26:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8014d2a:	461a      	mov	r2, r3
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	801a      	strh	r2, [r3, #0]
        break;
 8014d30:	e00e      	b.n	8014d50 <phpalI14443p3b_Sw_GetConfig+0x6c>

    case PHPAL_I14443P3B_CONFIG_DRI:
        *pValue = (uint16_t)pDataParams->bDri;
 8014d32:	68fb      	ldr	r3, [r7, #12]
 8014d34:	7d1b      	ldrb	r3, [r3, #20]
 8014d36:	461a      	mov	r2, r3
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	801a      	strh	r2, [r3, #0]
        break;
 8014d3c:	e008      	b.n	8014d50 <phpalI14443p3b_Sw_GetConfig+0x6c>

    case PHPAL_I14443P3B_CONFIG_DSI:
        *pValue = (uint16_t)pDataParams->bDsi;
 8014d3e:	68fb      	ldr	r3, [r7, #12]
 8014d40:	7d5b      	ldrb	r3, [r3, #21]
 8014d42:	461a      	mov	r2, r3
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	801a      	strh	r2, [r3, #0]
        break;
 8014d48:	e002      	b.n	8014d50 <phpalI14443p3b_Sw_GetConfig+0x6c>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8014d4a:	f240 4323 	movw	r3, #1059	@ 0x423
 8014d4e:	e000      	b.n	8014d52 <phpalI14443p3b_Sw_GetConfig+0x6e>
    }

    return PH_ERR_SUCCESS;
 8014d50:	2300      	movs	r3, #0
}
 8014d52:	4618      	mov	r0, r3
 8014d54:	3714      	adds	r7, #20
 8014d56:	46bd      	mov	sp, r7
 8014d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d5c:	4770      	bx	lr
 8014d5e:	bf00      	nop

08014d60 <phpalI14443p3b_Sw_RequestB>:
                                      uint8_t bAfi,
                                      uint8_t bExtAtqb,
                                      uint8_t * pAtqb,
                                      uint8_t * pAtqbLen
                                      )
{
 8014d60:	b580      	push	{r7, lr}
 8014d62:	b086      	sub	sp, #24
 8014d64:	af04      	add	r7, sp, #16
 8014d66:	6078      	str	r0, [r7, #4]
 8014d68:	4608      	mov	r0, r1
 8014d6a:	4611      	mov	r1, r2
 8014d6c:	461a      	mov	r2, r3
 8014d6e:	4603      	mov	r3, r0
 8014d70:	70fb      	strb	r3, [r7, #3]
 8014d72:	460b      	mov	r3, r1
 8014d74:	70bb      	strb	r3, [r7, #2]
 8014d76:	4613      	mov	r3, r2
 8014d78:	707b      	strb	r3, [r7, #1]
    return phpalI14443p3b_Sw_RequestBEx(pDataParams, 0, bNumSlots, bAfi, bExtAtqb, pAtqb, pAtqbLen);
 8014d7a:	78b9      	ldrb	r1, [r7, #2]
 8014d7c:	78fa      	ldrb	r2, [r7, #3]
 8014d7e:	697b      	ldr	r3, [r7, #20]
 8014d80:	9302      	str	r3, [sp, #8]
 8014d82:	693b      	ldr	r3, [r7, #16]
 8014d84:	9301      	str	r3, [sp, #4]
 8014d86:	787b      	ldrb	r3, [r7, #1]
 8014d88:	9300      	str	r3, [sp, #0]
 8014d8a:	460b      	mov	r3, r1
 8014d8c:	2100      	movs	r1, #0
 8014d8e:	6878      	ldr	r0, [r7, #4]
 8014d90:	f000 fc52 	bl	8015638 <phpalI14443p3b_Sw_RequestBEx>
 8014d94:	4603      	mov	r3, r0
}
 8014d96:	4618      	mov	r0, r3
 8014d98:	3708      	adds	r7, #8
 8014d9a:	46bd      	mov	sp, r7
 8014d9c:	bd80      	pop	{r7, pc}

08014d9e <phpalI14443p3b_Sw_WakeUpB>:
                                     uint8_t bAfi,
                                     uint8_t bExtAtqb,
                                     uint8_t * pAtqb,
                                     uint8_t * pAtqbLen
                                     )
{
 8014d9e:	b580      	push	{r7, lr}
 8014da0:	b086      	sub	sp, #24
 8014da2:	af04      	add	r7, sp, #16
 8014da4:	6078      	str	r0, [r7, #4]
 8014da6:	4608      	mov	r0, r1
 8014da8:	4611      	mov	r1, r2
 8014daa:	461a      	mov	r2, r3
 8014dac:	4603      	mov	r3, r0
 8014dae:	70fb      	strb	r3, [r7, #3]
 8014db0:	460b      	mov	r3, r1
 8014db2:	70bb      	strb	r3, [r7, #2]
 8014db4:	4613      	mov	r3, r2
 8014db6:	707b      	strb	r3, [r7, #1]
    return phpalI14443p3b_Sw_RequestBEx(pDataParams, 1, bNumSlots, bAfi, bExtAtqb, pAtqb, pAtqbLen);
 8014db8:	78b9      	ldrb	r1, [r7, #2]
 8014dba:	78fa      	ldrb	r2, [r7, #3]
 8014dbc:	697b      	ldr	r3, [r7, #20]
 8014dbe:	9302      	str	r3, [sp, #8]
 8014dc0:	693b      	ldr	r3, [r7, #16]
 8014dc2:	9301      	str	r3, [sp, #4]
 8014dc4:	787b      	ldrb	r3, [r7, #1]
 8014dc6:	9300      	str	r3, [sp, #0]
 8014dc8:	460b      	mov	r3, r1
 8014dca:	2101      	movs	r1, #1
 8014dcc:	6878      	ldr	r0, [r7, #4]
 8014dce:	f000 fc33 	bl	8015638 <phpalI14443p3b_Sw_RequestBEx>
 8014dd2:	4603      	mov	r3, r0
}
 8014dd4:	4618      	mov	r0, r3
 8014dd6:	3708      	adds	r7, #8
 8014dd8:	46bd      	mov	sp, r7
 8014dda:	bd80      	pop	{r7, pc}

08014ddc <phpalI14443p3b_Sw_SlotMarker>:
                                        phpalI14443p3b_Sw_DataParams_t * pDataParams,
                                        uint8_t bSlotNumber,
                                        uint8_t * pAtqb,
                                        uint8_t * pAtqbLen
                                        )
{
 8014ddc:	b580      	push	{r7, lr}
 8014dde:	b08a      	sub	sp, #40	@ 0x28
 8014de0:	af02      	add	r7, sp, #8
 8014de2:	60f8      	str	r0, [r7, #12]
 8014de4:	607a      	str	r2, [r7, #4]
 8014de6:	603b      	str	r3, [r7, #0]
 8014de8:	460b      	mov	r3, r1
 8014dea:	72fb      	strb	r3, [r7, #11]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aCmd[1];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8014dec:	2300      	movs	r3, #0
 8014dee:	61bb      	str	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8014df0:	2300      	movs	r3, #0
 8014df2:	82fb      	strh	r3, [r7, #22]

    /* Parameter check */
    if ((bSlotNumber < 2U) || (bSlotNumber > 16U))
 8014df4:	7afb      	ldrb	r3, [r7, #11]
 8014df6:	2b01      	cmp	r3, #1
 8014df8:	d902      	bls.n	8014e00 <phpalI14443p3b_Sw_SlotMarker+0x24>
 8014dfa:	7afb      	ldrb	r3, [r7, #11]
 8014dfc:	2b10      	cmp	r3, #16
 8014dfe:	d902      	bls.n	8014e06 <phpalI14443p3b_Sw_SlotMarker+0x2a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8014e00:	f240 4321 	movw	r3, #1057	@ 0x421
 8014e04:	e026      	b.n	8014e54 <phpalI14443p3b_Sw_SlotMarker+0x78>

    /* Note: No need to set time out and RxDeafTime since this is done in RequestB,
    which must be the previous command. */

    /* Build the command */
    aCmd[0] = (uint8_t)(((uint8_t)(bSlotNumber-1U) & 0x0FU) << 4U) | 0x05U;
 8014e06:	7afb      	ldrb	r3, [r7, #11]
 8014e08:	3b01      	subs	r3, #1
 8014e0a:	b2db      	uxtb	r3, r3
 8014e0c:	011b      	lsls	r3, r3, #4
 8014e0e:	b2db      	uxtb	r3, r3
 8014e10:	f043 0305 	orr.w	r3, r3, #5
 8014e14:	b2db      	uxtb	r3, r3
 8014e16:	773b      	strb	r3, [r7, #28]

    /* Exchange command */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 8014e18:	68fb      	ldr	r3, [r7, #12]
 8014e1a:	6858      	ldr	r0, [r3, #4]
 8014e1c:	f107 021c 	add.w	r2, r7, #28
 8014e20:	f107 0316 	add.w	r3, r7, #22
 8014e24:	9301      	str	r3, [sp, #4]
 8014e26:	f107 0318 	add.w	r3, r7, #24
 8014e2a:	9300      	str	r3, [sp, #0]
 8014e2c:	2301      	movs	r3, #1
 8014e2e:	2100      	movs	r1, #0
 8014e30:	f7f8 ff44 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8014e34:	4603      	mov	r3, r0
 8014e36:	83fb      	strh	r3, [r7, #30]
 8014e38:	8bfb      	ldrh	r3, [r7, #30]
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d001      	beq.n	8014e42 <phpalI14443p3b_Sw_SlotMarker+0x66>
 8014e3e:	8bfb      	ldrh	r3, [r7, #30]
 8014e40:	e008      	b.n	8014e54 <phpalI14443p3b_Sw_SlotMarker+0x78>
        aCmd,
        1,
        &pResp,
        &wRespLength));

    return phpalI14443p3b_Sw_CheckATQBEx( pDataParams,
 8014e42:	69b9      	ldr	r1, [r7, #24]
 8014e44:	8afa      	ldrh	r2, [r7, #22]
 8014e46:	683b      	ldr	r3, [r7, #0]
 8014e48:	9300      	str	r3, [sp, #0]
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	68f8      	ldr	r0, [r7, #12]
 8014e4e:	f000 fb2f 	bl	80154b0 <phpalI14443p3b_Sw_CheckATQBEx>
 8014e52:	4603      	mov	r3, r0
        pResp,
        wRespLength,
        pAtqb,
        pAtqbLen
        );
}
 8014e54:	4618      	mov	r0, r3
 8014e56:	3720      	adds	r7, #32
 8014e58:	46bd      	mov	sp, r7
 8014e5a:	bd80      	pop	{r7, pc}

08014e5c <phpalI14443p3b_Sw_HaltB>:

phStatus_t phpalI14443p3b_Sw_HaltB(
                                   phpalI14443p3b_Sw_DataParams_t * pDataParams
                                   )
{
 8014e5c:	b580      	push	{r7, lr}
 8014e5e:	b088      	sub	sp, #32
 8014e60:	af02      	add	r7, sp, #8
 8014e62:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aCmd[5];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8014e64:	2300      	movs	r3, #0
 8014e66:	60fb      	str	r3, [r7, #12]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8014e68:	2300      	movs	r3, #0
 8014e6a:	817b      	strh	r3, [r7, #10]

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	685b      	ldr	r3, [r3, #4]
 8014e70:	f241 22ff 	movw	r2, #4863	@ 0x12ff
 8014e74:	210d      	movs	r1, #13
 8014e76:	4618      	mov	r0, r3
 8014e78:	f7f9 fad6 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8014e7c:	4603      	mov	r3, r0
 8014e7e:	82fb      	strh	r3, [r7, #22]
 8014e80:	8afb      	ldrh	r3, [r7, #22]
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d001      	beq.n	8014e8a <phpalI14443p3b_Sw_HaltB+0x2e>
 8014e86:	8afb      	ldrh	r3, [r7, #22]
 8014e88:	e029      	b.n	8014ede <phpalI14443p3b_Sw_HaltB+0x82>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
        PHPAL_I14443P3B_SW_ATTRIB_TIME_US + PHPAL_I14443P3B_SW_EXT_TIME_US));

    /* Build the command */
    aCmd[0] = PHPAL_I14443P3B_SW_HALT_CMD;
 8014e8a:	2350      	movs	r3, #80	@ 0x50
 8014e8c:	743b      	strb	r3, [r7, #16]
    (void)memcpy(&aCmd[1], pDataParams->pPupi, (uint32_t)(sizeof(pDataParams->pPupi)));
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	3309      	adds	r3, #9
 8014e92:	681b      	ldr	r3, [r3, #0]
 8014e94:	f8c7 3011 	str.w	r3, [r7, #17]

    /* Exchange command */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	6858      	ldr	r0, [r3, #4]
 8014e9c:	f107 0210 	add.w	r2, r7, #16
 8014ea0:	f107 030a 	add.w	r3, r7, #10
 8014ea4:	9301      	str	r3, [sp, #4]
 8014ea6:	f107 030c 	add.w	r3, r7, #12
 8014eaa:	9300      	str	r3, [sp, #0]
 8014eac:	2305      	movs	r3, #5
 8014eae:	2100      	movs	r1, #0
 8014eb0:	f7f8 ff04 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8014eb4:	4603      	mov	r3, r0
 8014eb6:	82fb      	strh	r3, [r7, #22]
 8014eb8:	8afb      	ldrh	r3, [r7, #22]
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d001      	beq.n	8014ec2 <phpalI14443p3b_Sw_HaltB+0x66>
 8014ebe:	8afb      	ldrh	r3, [r7, #22]
 8014ec0:	e00d      	b.n	8014ede <phpalI14443p3b_Sw_HaltB+0x82>
        5,
        &pResp,
        &wRespLength));

    /* Response check */
    if ((wRespLength != 1U) || (pResp[0] != PHPAL_I14443P3B_SW_HALT_RESP))
 8014ec2:	897b      	ldrh	r3, [r7, #10]
 8014ec4:	2b01      	cmp	r3, #1
 8014ec6:	d103      	bne.n	8014ed0 <phpalI14443p3b_Sw_HaltB+0x74>
 8014ec8:	68fb      	ldr	r3, [r7, #12]
 8014eca:	781b      	ldrb	r3, [r3, #0]
 8014ecc:	2b00      	cmp	r3, #0
 8014ece:	d002      	beq.n	8014ed6 <phpalI14443p3b_Sw_HaltB+0x7a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 8014ed0:	f240 4306 	movw	r3, #1030	@ 0x406
 8014ed4:	e003      	b.n	8014ede <phpalI14443p3b_Sw_HaltB+0x82>
    }

    /* PUPI is invalid */
    pDataParams->bPupiValid = PH_OFF;
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	2200      	movs	r2, #0
 8014eda:	735a      	strb	r2, [r3, #13]

    return PH_ERR_SUCCESS;
 8014edc:	2300      	movs	r3, #0
}
 8014ede:	4618      	mov	r0, r3
 8014ee0:	3718      	adds	r7, #24
 8014ee2:	46bd      	mov	sp, r7
 8014ee4:	bd80      	pop	{r7, pc}
	...

08014ee8 <phpalI14443p3b_Sw_Attrib>:
                                    uint8_t bCid,
                                    uint8_t bDri,
                                    uint8_t bDsi,
                                    uint8_t * pMbli
                                    )
{
 8014ee8:	b580      	push	{r7, lr}
 8014eea:	b090      	sub	sp, #64	@ 0x40
 8014eec:	af02      	add	r7, sp, #8
 8014eee:	60f8      	str	r0, [r7, #12]
 8014ef0:	60b9      	str	r1, [r7, #8]
 8014ef2:	4611      	mov	r1, r2
 8014ef4:	461a      	mov	r2, r3
 8014ef6:	460b      	mov	r3, r1
 8014ef8:	71fb      	strb	r3, [r7, #7]
 8014efa:	4613      	mov	r3, r2
 8014efc:	71bb      	strb	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aCmd[9];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8014efe:	2300      	movs	r3, #0
 8014f00:	61bb      	str	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8014f02:	2300      	movs	r3, #0
 8014f04:	82fb      	strh	r3, [r7, #22]
    uint8_t     PH_MEMLOC_REM bTemp = 0;
 8014f06:	2300      	movs	r3, #0
 8014f08:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    uint32_t    PH_MEMLOC_REM dwSfgt = 0;
 8014f0c:	2300      	movs	r3, #0
 8014f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t    PH_MEMLOC_REM dwFwt = 0;
 8014f10:	2300      	movs	r3, #0
 8014f12:	62bb      	str	r3, [r7, #40]	@ 0x28
    float32_t   PH_MEMLOC_REM fFwt = 0;
 8014f14:	f04f 0300 	mov.w	r3, #0
 8014f18:	633b      	str	r3, [r7, #48]	@ 0x30

    /* parameter check */
    /* ATQB length */
    if ((bAtqbLen != 12U) && (bAtqbLen != 13U))
 8014f1a:	79fb      	ldrb	r3, [r7, #7]
 8014f1c:	2b0c      	cmp	r3, #12
 8014f1e:	d005      	beq.n	8014f2c <phpalI14443p3b_Sw_Attrib+0x44>
 8014f20:	79fb      	ldrb	r3, [r7, #7]
 8014f22:	2b0d      	cmp	r3, #13
 8014f24:	d002      	beq.n	8014f2c <phpalI14443p3b_Sw_Attrib+0x44>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8014f26:	f240 4321 	movw	r3, #1057	@ 0x421
 8014f2a:	e295      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
    }

    /* check given DSI, DRI, FSDI */
    if ((bFsdi > PHPAL_I14443P3B_FRAMESIZE_MAX) || (bDri > 0x03U) || (bDsi > 0x03U))
 8014f2c:	79bb      	ldrb	r3, [r7, #6]
 8014f2e:	2b0c      	cmp	r3, #12
 8014f30:	d807      	bhi.n	8014f42 <phpalI14443p3b_Sw_Attrib+0x5a>
 8014f32:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8014f36:	2b03      	cmp	r3, #3
 8014f38:	d803      	bhi.n	8014f42 <phpalI14443p3b_Sw_Attrib+0x5a>
 8014f3a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8014f3e:	2b03      	cmp	r3, #3
 8014f40:	d902      	bls.n	8014f48 <phpalI14443p3b_Sw_Attrib+0x60>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8014f42:	f240 4321 	movw	r3, #1057	@ 0x421
 8014f46:	e287      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
    }

    if ((bFsdi < PHPAL_I14443P3B_EMVCO_FRAMESIZE_MIN) && (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO))
 8014f48:	79bb      	ldrb	r3, [r7, #6]
 8014f4a:	2b07      	cmp	r3, #7
 8014f4c:	d807      	bhi.n	8014f5e <phpalI14443p3b_Sw_Attrib+0x76>
 8014f4e:	68fb      	ldr	r3, [r7, #12]
 8014f50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014f54:	2b01      	cmp	r3, #1
 8014f56:	d102      	bne.n	8014f5e <phpalI14443p3b_Sw_Attrib+0x76>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8014f58:	f240 4321 	movw	r3, #1057	@ 0x421
 8014f5c:	e27c      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
    }

    /* build the command frame */
    aCmd[0] = PHPAL_I14443P3B_SW_ATTRIB_CMD;
 8014f5e:	231d      	movs	r3, #29
 8014f60:	773b      	strb	r3, [r7, #28]

    /* copy PUPI to command frame */
    (void)memcpy(&aCmd[1], &pAtqb[1], 4);
 8014f62:	68bb      	ldr	r3, [r7, #8]
 8014f64:	3301      	adds	r3, #1
 8014f66:	681b      	ldr	r3, [r3, #0]
 8014f68:	f8c7 301d 	str.w	r3, [r7, #29]

    /* Param1: TR0, TR1, SOF/EOF suppression */
    aCmd[5] = pDataParams->bAttribParam1;
 8014f6c:	68fb      	ldr	r3, [r7, #12]
 8014f6e:	7d9b      	ldrb	r3, [r3, #22]
 8014f70:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

    /* Param2: Dsi, Dri, FSDI */
    aCmd[6] = (bDsi << 6U) | (bDri << 4U) | bFsdi;
 8014f74:	f997 3048 	ldrsb.w	r3, [r7, #72]	@ 0x48
 8014f78:	019b      	lsls	r3, r3, #6
 8014f7a:	b25a      	sxtb	r2, r3
 8014f7c:	f997 3044 	ldrsb.w	r3, [r7, #68]	@ 0x44
 8014f80:	011b      	lsls	r3, r3, #4
 8014f82:	b25b      	sxtb	r3, r3
 8014f84:	4313      	orrs	r3, r2
 8014f86:	b25a      	sxtb	r2, r3
 8014f88:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014f8c:	4313      	orrs	r3, r2
 8014f8e:	b25b      	sxtb	r3, r3
 8014f90:	b2db      	uxtb	r3, r3
 8014f92:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

    /* Emvco: case_id TB107_X
     * PCD shall disregards the value of bits b4-b2 of Protocol_Type
     */
    if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 8014f96:	68fb      	ldr	r3, [r7, #12]
 8014f98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014f9c:	2b01      	cmp	r3, #1
 8014f9e:	d108      	bne.n	8014fb2 <phpalI14443p3b_Sw_Attrib+0xca>
    {
        aCmd[7] = pAtqb[10] & 0x01U;
 8014fa0:	68bb      	ldr	r3, [r7, #8]
 8014fa2:	330a      	adds	r3, #10
 8014fa4:	781b      	ldrb	r3, [r3, #0]
 8014fa6:	f003 0301 	and.w	r3, r3, #1
 8014faa:	b2db      	uxtb	r3, r3
 8014fac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8014fb0:	e007      	b.n	8014fc2 <phpalI14443p3b_Sw_Attrib+0xda>
    }
    else
    {
        /* Param3: confirmation of protocol info byte 2 (protocol type and minimum TR2) */
        aCmd[7] = pAtqb[10] & 0x07U;
 8014fb2:	68bb      	ldr	r3, [r7, #8]
 8014fb4:	330a      	adds	r3, #10
 8014fb6:	781b      	ldrb	r3, [r3, #0]
 8014fb8:	f003 0307 	and.w	r3, r3, #7
 8014fbc:	b2db      	uxtb	r3, r3
 8014fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    }

    /* Param4: Cid */
    /* check if supported by PICC, check given value for < 0x0F */
    if (0U != (pAtqb[11] & 0x01U))
 8014fc2:	68bb      	ldr	r3, [r7, #8]
 8014fc4:	330b      	adds	r3, #11
 8014fc6:	781b      	ldrb	r3, [r3, #0]
 8014fc8:	f003 0301 	and.w	r3, r3, #1
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d006      	beq.n	8014fde <phpalI14443p3b_Sw_Attrib+0xf6>
    {
        if (bCid > 0x0EU)
 8014fd0:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8014fd4:	2b0e      	cmp	r3, #14
 8014fd6:	d905      	bls.n	8014fe4 <phpalI14443p3b_Sw_Attrib+0xfc>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8014fd8:	f240 4321 	movw	r3, #1057	@ 0x421
 8014fdc:	e23c      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
        }
    }
    else
    {
        bCid = 0x00;
 8014fde:	2300      	movs	r3, #0
 8014fe0:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    }
    aCmd[8] = bCid;
 8014fe4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8014fe8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    /* Calculate FWT timeout */
    /* get the Fwt, because we need it for the timeout. */
    pDataParams->bFwi = (uint8_t)(pAtqb[11] >> 4U);
 8014fec:	68bb      	ldr	r3, [r7, #8]
 8014fee:	330b      	adds	r3, #11
 8014ff0:	781b      	ldrb	r3, [r3, #0]
 8014ff2:	091b      	lsrs	r3, r3, #4
 8014ff4:	b2da      	uxtb	r2, r3
 8014ff6:	68fb      	ldr	r3, [r7, #12]
 8014ff8:	745a      	strb	r2, [r3, #17]
    if (pDataParams->bFwi == 0x0FU)
 8014ffa:	68fb      	ldr	r3, [r7, #12]
 8014ffc:	7c5b      	ldrb	r3, [r3, #17]
 8014ffe:	2b0f      	cmp	r3, #15
 8015000:	d102      	bne.n	8015008 <phpalI14443p3b_Sw_Attrib+0x120>
    {
        pDataParams->bFwi = PHPAL_I14443P3B_SW_FWI_DEFAULT;
 8015002:	68fb      	ldr	r3, [r7, #12]
 8015004:	2204      	movs	r2, #4
 8015006:	745a      	strb	r2, [r3, #17]
    }

    /* Calculate FWT timeout */
    fFwt = (PHPAL_I14443P3B_SW_FWT_MIN_US * ((uint32_t)1U << pDataParams->bFwi));
 8015008:	68fb      	ldr	r3, [r7, #12]
 801500a:	7c5b      	ldrb	r3, [r3, #17]
 801500c:	461a      	mov	r2, r3
 801500e:	2301      	movs	r3, #1
 8015010:	4093      	lsls	r3, r2
 8015012:	4618      	mov	r0, r3
 8015014:	f7eb fa76 	bl	8000504 <__aeabi_ui2d>
 8015018:	a3ab      	add	r3, pc, #684	@ (adr r3, 80152c8 <phpalI14443p3b_Sw_Attrib+0x3e0>)
 801501a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801501e:	f7eb faeb 	bl	80005f8 <__aeabi_dmul>
 8015022:	4602      	mov	r2, r0
 8015024:	460b      	mov	r3, r1
 8015026:	4610      	mov	r0, r2
 8015028:	4619      	mov	r1, r3
 801502a:	f7eb fdbd 	bl	8000ba8 <__aeabi_d2f>
 801502e:	4603      	mov	r3, r0
 8015030:	633b      	str	r3, [r7, #48]	@ 0x30
    if(pDataParams->bOpeMode == RD_LIB_MODE_ISO)
 8015032:	68fb      	ldr	r3, [r7, #12]
 8015034:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015038:	2b03      	cmp	r3, #3
 801503a:	d108      	bne.n	801504e <phpalI14443p3b_Sw_Attrib+0x166>
    {
        /* Add extension time */
        fFwt += PHPAL_I14443P3B_SW_EXT_TIME_US;
 801503c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8015040:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 80152b8 <phpalI14443p3b_Sw_Attrib+0x3d0>
 8015044:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015048:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 801504c:	e014      	b.n	8015078 <phpalI14443p3b_Sw_Attrib+0x190>
    }
    else
    {
        /* As per Digital Spec V1.1 req 7.9.1.3, NFC Forum Device SHALL wait at least FWT + delta FWTB for a Response */
        fFwt += PHPAL_I14443P3B_SW_DELTA_FWT_US;
 801504e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8015052:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 80152bc <phpalI14443p3b_Sw_Attrib+0x3d4>
 8015056:	ee77 7a87 	vadd.f32	s15, s15, s14
 801505a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) {
 801505e:	68fb      	ldr	r3, [r7, #12]
 8015060:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015064:	2b01      	cmp	r3, #1
 8015066:	d107      	bne.n	8015078 <phpalI14443p3b_Sw_Attrib+0x190>
            /* As per EMVCo, add delta Tpcd time along with delta FWT time */
            fFwt += PHPAL_I14443P3B_SW_DELTA_TPCD_US;
 8015068:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 801506c:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 80152c0 <phpalI14443p3b_Sw_Attrib+0x3d8>
 8015070:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015074:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        }
    }
    dwFwt = (uint32_t)fFwt;
 8015078:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 801507c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015080:	ee17 3a90 	vmov	r3, s15
 8015084:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* ISO IEC 14443-3, 7.9.4.3 FWI:
    In case of extended ATQB ...
    ... FWT applies after the Answer to ATTRIB and
    ... the waiting time for the Answer to ATTRIB is fixed to ~4,8 ms */

    if (bAtqbLen == 13U)
 8015086:	79fb      	ldrb	r3, [r7, #7]
 8015088:	2b0d      	cmp	r3, #13
 801508a:	d10e      	bne.n	80150aa <phpalI14443p3b_Sw_Attrib+0x1c2>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801508c:	68fb      	ldr	r3, [r7, #12]
 801508e:	685b      	ldr	r3, [r3, #4]
 8015090:	f241 22ff 	movw	r2, #4863	@ 0x12ff
 8015094:	210d      	movs	r1, #13
 8015096:	4618      	mov	r0, r3
 8015098:	f7f9 f9c6 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801509c:	4603      	mov	r3, r0
 801509e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80150a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80150a2:	2b00      	cmp	r3, #0
 80150a4:	d029      	beq.n	80150fa <phpalI14443p3b_Sw_Attrib+0x212>
 80150a6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80150a8:	e1d6      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
            PHPAL_I14443P3B_SW_ATTRIB_TIME_US + PHPAL_I14443P3B_SW_EXT_TIME_US));
    }
    else
    {
        /* Set FWT timeout */
        if (dwFwt > 0xFFFFU)
 80150aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80150ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80150b0:	d314      	bcc.n	80150dc <phpalI14443p3b_Sw_Attrib+0x1f4>
        {
            /* +1 is added to the timeout in millisecond to compensate the
             * fractional microseconds lost in division by 1000 */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80150b2:	68fb      	ldr	r3, [r7, #12]
 80150b4:	6858      	ldr	r0, [r3, #4]
 80150b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80150b8:	4a82      	ldr	r2, [pc, #520]	@ (80152c4 <phpalI14443p3b_Sw_Attrib+0x3dc>)
 80150ba:	fba2 2303 	umull	r2, r3, r2, r3
 80150be:	099b      	lsrs	r3, r3, #6
 80150c0:	b29b      	uxth	r3, r3
 80150c2:	3301      	adds	r3, #1
 80150c4:	b29b      	uxth	r3, r3
 80150c6:	461a      	mov	r2, r3
 80150c8:	210e      	movs	r1, #14
 80150ca:	f7f9 f9ad 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80150ce:	4603      	mov	r3, r0
 80150d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80150d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80150d4:	2b00      	cmp	r3, #0
 80150d6:	d010      	beq.n	80150fa <phpalI14443p3b_Sw_Attrib+0x212>
 80150d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80150da:	e1bd      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
                PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
                (uint16_t)((dwFwt / 1000U) + 1U)));
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80150dc:	68fb      	ldr	r3, [r7, #12]
 80150de:	685b      	ldr	r3, [r3, #4]
 80150e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80150e2:	b292      	uxth	r2, r2
 80150e4:	210d      	movs	r1, #13
 80150e6:	4618      	mov	r0, r3
 80150e8:	f7f9 f99e 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80150ec:	4603      	mov	r3, r0
 80150ee:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80150f0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d001      	beq.n	80150fa <phpalI14443p3b_Sw_Attrib+0x212>
 80150f6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80150f8:	e1ae      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>

        }
    }

    /* Exchange command */
    wRespLength = 0;
 80150fa:	2300      	movs	r3, #0
 80150fc:	82fb      	strh	r3, [r7, #22]
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 80150fe:	68fb      	ldr	r3, [r7, #12]
 8015100:	6858      	ldr	r0, [r3, #4]
 8015102:	f107 021c 	add.w	r2, r7, #28
 8015106:	f107 0316 	add.w	r3, r7, #22
 801510a:	9301      	str	r3, [sp, #4]
 801510c:	f107 0318 	add.w	r3, r7, #24
 8015110:	9300      	str	r3, [sp, #0]
 8015112:	2309      	movs	r3, #9
 8015114:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8015118:	f7f8 fdd0 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 801511c:	4603      	mov	r3, r0
 801511e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8015120:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015122:	2b00      	cmp	r3, #0
 8015124:	d001      	beq.n	801512a <phpalI14443p3b_Sw_Attrib+0x242>
 8015126:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015128:	e196      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
        9,
        &pResp,
        &wRespLength));

    /* the remaining part of the ATTRIB command frame holds the Higher Layer INF */
    statusTmp = phhalHw_Exchange(
 801512a:	68fb      	ldr	r3, [r7, #12]
 801512c:	6858      	ldr	r0, [r3, #4]
 801512e:	68fb      	ldr	r3, [r7, #12]
 8015130:	699a      	ldr	r2, [r3, #24]
 8015132:	68fb      	ldr	r3, [r7, #12]
 8015134:	8bd9      	ldrh	r1, [r3, #30]
 8015136:	f107 0316 	add.w	r3, r7, #22
 801513a:	9301      	str	r3, [sp, #4]
 801513c:	f107 0318 	add.w	r3, r7, #24
 8015140:	9300      	str	r3, [sp, #0]
 8015142:	460b      	mov	r3, r1
 8015144:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8015148:	f7f8 fdb8 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 801514c:	4603      	mov	r3, r0
 801514e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        pDataParams->pHigherLayerInf,
        pDataParams->wHigherLayerInfLen,
        &pResp,
        &wRespLength);

    bTemp = pDataParams->bRetryCount;
 8015150:	68fb      	ldr	r3, [r7, #12]
 8015152:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8015156:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    /* check and perform re-transmission of ATTRIB in case of Transmission or Timeout error
     * Nfc Digital Specification ver 1.1, Req 14.7.1.1
     */
    while((bTemp > 0U) && (PH_ERR_SUCCESS != (statusTmp & PH_ERR_MASK)))
 801515a:	e04d      	b.n	80151f8 <phpalI14443p3b_Sw_Attrib+0x310>
    {
        /* Return error other than Timeout or Noise Error */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 801515c:	68fb      	ldr	r3, [r7, #12]
 801515e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015162:	2b01      	cmp	r3, #1
 8015164:	d118      	bne.n	8015198 <phpalI14443p3b_Sw_Attrib+0x2b0>
        {
            if((((statusTmp & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) || ((statusTmp & PH_ERR_MASK) == PH_ERR_NOISE_ERROR)))
 8015166:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015168:	b2db      	uxtb	r3, r3
 801516a:	2b01      	cmp	r3, #1
 801516c:	d003      	beq.n	8015176 <phpalI14443p3b_Sw_Attrib+0x28e>
 801516e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015170:	b2db      	uxtb	r3, r3
 8015172:	2b11      	cmp	r3, #17
 8015174:	d10e      	bne.n	8015194 <phpalI14443p3b_Sw_Attrib+0x2ac>
            {
                /* Wait for at least Tmin retransmission delay. */
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 8015176:	68fb      	ldr	r3, [r7, #12]
 8015178:	685b      	ldr	r3, [r3, #4]
 801517a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 801517e:	2100      	movs	r1, #0
 8015180:	4618      	mov	r0, r3
 8015182:	f7f9 f897 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8015186:	4603      	mov	r3, r0
 8015188:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801518a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801518c:	2b00      	cmp	r3, #0
 801518e:	d003      	beq.n	8015198 <phpalI14443p3b_Sw_Attrib+0x2b0>
 8015190:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015192:	e161      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
                    PHHAL_HW_TIME_MICROSECONDS,
                    PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));
            }
            else
            {
                return statusTmp;
 8015194:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015196:	e15f      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
            }
        }

         /* Emvco:  case_id TB305_X  TB312_X and Req. 9.6.1.3 */
        wRespLength = 0;
 8015198:	2300      	movs	r3, #0
 801519a:	82fb      	strh	r3, [r7, #22]

        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 801519c:	68fb      	ldr	r3, [r7, #12]
 801519e:	6858      	ldr	r0, [r3, #4]
 80151a0:	f107 021c 	add.w	r2, r7, #28
 80151a4:	f107 0316 	add.w	r3, r7, #22
 80151a8:	9301      	str	r3, [sp, #4]
 80151aa:	f107 0318 	add.w	r3, r7, #24
 80151ae:	9300      	str	r3, [sp, #0]
 80151b0:	2309      	movs	r3, #9
 80151b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80151b6:	f7f8 fd81 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 80151ba:	4603      	mov	r3, r0
 80151bc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80151be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80151c0:	2b00      	cmp	r3, #0
 80151c2:	d001      	beq.n	80151c8 <phpalI14443p3b_Sw_Attrib+0x2e0>
 80151c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80151c6:	e147      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
            9,
            &pResp,
            &wRespLength));

        /* the remaining part of the ATTRIB command frame holds the Higher Layer INF */
        statusTmp = phhalHw_Exchange(
 80151c8:	68fb      	ldr	r3, [r7, #12]
 80151ca:	6858      	ldr	r0, [r3, #4]
 80151cc:	68fb      	ldr	r3, [r7, #12]
 80151ce:	699a      	ldr	r2, [r3, #24]
 80151d0:	68fb      	ldr	r3, [r7, #12]
 80151d2:	8bd9      	ldrh	r1, [r3, #30]
 80151d4:	f107 0316 	add.w	r3, r7, #22
 80151d8:	9301      	str	r3, [sp, #4]
 80151da:	f107 0318 	add.w	r3, r7, #24
 80151de:	9300      	str	r3, [sp, #0]
 80151e0:	460b      	mov	r3, r1
 80151e2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80151e6:	f7f8 fd69 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 80151ea:	4603      	mov	r3, r0
 80151ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
            pDataParams->pHigherLayerInf,
            pDataParams->wHigherLayerInfLen,
            &pResp,
            &wRespLength);

        bTemp--;
 80151ee:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80151f2:	3b01      	subs	r3, #1
 80151f4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    while((bTemp > 0U) && (PH_ERR_SUCCESS != (statusTmp & PH_ERR_MASK)))
 80151f8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80151fc:	2b00      	cmp	r3, #0
 80151fe:	d003      	beq.n	8015208 <phpalI14443p3b_Sw_Attrib+0x320>
 8015200:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015202:	b2db      	uxtb	r3, r3
 8015204:	2b00      	cmp	r3, #0
 8015206:	d1a9      	bne.n	801515c <phpalI14443p3b_Sw_Attrib+0x274>
    }

    PH_CHECK_SUCCESS(statusTmp);
 8015208:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801520a:	2b00      	cmp	r3, #0
 801520c:	d001      	beq.n	8015212 <phpalI14443p3b_Sw_Attrib+0x32a>
 801520e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015210:	e122      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>

    /* we hopefully received at least one byte */
    if (wRespLength < 1U)
 8015212:	8afb      	ldrh	r3, [r7, #22]
 8015214:	2b00      	cmp	r3, #0
 8015216:	d102      	bne.n	801521e <phpalI14443p3b_Sw_Attrib+0x336>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 8015218:	f240 4306 	movw	r3, #1030	@ 0x406
 801521c:	e11c      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
    }

    /* we receive MBLI and CID in the first byte: */
    /* check the received cid: */
    if (((pAtqb[11] & 0x01U) != 0U) && ((pResp[0] & 0x0FU) != bCid))
 801521e:	68bb      	ldr	r3, [r7, #8]
 8015220:	330b      	adds	r3, #11
 8015222:	781b      	ldrb	r3, [r3, #0]
 8015224:	f003 0301 	and.w	r3, r3, #1
 8015228:	2b00      	cmp	r3, #0
 801522a:	d00a      	beq.n	8015242 <phpalI14443p3b_Sw_Attrib+0x35a>
 801522c:	69bb      	ldr	r3, [r7, #24]
 801522e:	781b      	ldrb	r3, [r3, #0]
 8015230:	f003 020f 	and.w	r2, r3, #15
 8015234:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8015238:	429a      	cmp	r2, r3
 801523a:	d002      	beq.n	8015242 <phpalI14443p3b_Sw_Attrib+0x35a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 801523c:	f240 4306 	movw	r3, #1030	@ 0x406
 8015240:	e10a      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
    }

    /* If the CID is not supported, PICC SHALL set the CID to 0 */
    /* PCD SHALL treat a CID field with a different value as Protocol Error */
    /* Digital Protocol 1.1, Requirements 166 and EMVCo 2.6, Requirements 6.24, 6.4.1.10 */
    if ((pDataParams->bOpeMode != RD_LIB_MODE_ISO) && (((pAtqb[11] & 0x01U) == 0U) && ((pResp[0] & 0x0FU) != 0x0U)))
 8015242:	68fb      	ldr	r3, [r7, #12]
 8015244:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015248:	2b03      	cmp	r3, #3
 801524a:	d00f      	beq.n	801526c <phpalI14443p3b_Sw_Attrib+0x384>
 801524c:	68bb      	ldr	r3, [r7, #8]
 801524e:	330b      	adds	r3, #11
 8015250:	781b      	ldrb	r3, [r3, #0]
 8015252:	f003 0301 	and.w	r3, r3, #1
 8015256:	2b00      	cmp	r3, #0
 8015258:	d108      	bne.n	801526c <phpalI14443p3b_Sw_Attrib+0x384>
 801525a:	69bb      	ldr	r3, [r7, #24]
 801525c:	781b      	ldrb	r3, [r3, #0]
 801525e:	f003 030f 	and.w	r3, r3, #15
 8015262:	2b00      	cmp	r3, #0
 8015264:	d002      	beq.n	801526c <phpalI14443p3b_Sw_Attrib+0x384>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 8015266:	f240 4306 	movw	r3, #1030	@ 0x406
 801526a:	e0f5      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
    }

    /* Note: ISO14443-3 7.11: The MBLI (maximum buffer size) gives information about
    the PICCs internal buffer */
    *pMbli = (uint8_t)(pResp[0] >> 4U);
 801526c:	69bb      	ldr	r3, [r7, #24]
 801526e:	781b      	ldrb	r3, [r3, #0]
 8015270:	091b      	lsrs	r3, r3, #4
 8015272:	b2da      	uxtb	r2, r3
 8015274:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015276:	701a      	strb	r2, [r3, #0]

    if (1U < wRespLength)
 8015278:	8afb      	ldrh	r3, [r7, #22]
 801527a:	2b01      	cmp	r3, #1
 801527c:	d931      	bls.n	80152e2 <phpalI14443p3b_Sw_Attrib+0x3fa>
    {
        /* we received some Higher Layer INF bytes:
        ISO14443-3 TypeB, 7.11 Higher Response (optional 0 or "more" bytes) --> see page 46. */
        pDataParams->wHigherLayerRespLen = wRespLength - 1u;
 801527e:	8afb      	ldrh	r3, [r7, #22]
 8015280:	3b01      	subs	r3, #1
 8015282:	b29a      	uxth	r2, r3
 8015284:	68fb      	ldr	r3, [r7, #12]
 8015286:	84da      	strh	r2, [r3, #38]	@ 0x26

        /* should we have received it? */
        if ( pDataParams->wHigherLayerInfLen == 0U )
 8015288:	68fb      	ldr	r3, [r7, #12]
 801528a:	8bdb      	ldrh	r3, [r3, #30]
 801528c:	2b00      	cmp	r3, #0
 801528e:	d105      	bne.n	801529c <phpalI14443p3b_Sw_Attrib+0x3b4>
        {
            pDataParams->wHigherLayerRespLen = 0;
 8015290:	68fb      	ldr	r3, [r7, #12]
 8015292:	2200      	movs	r2, #0
 8015294:	84da      	strh	r2, [r3, #38]	@ 0x26
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 8015296:	f240 4306 	movw	r3, #1030	@ 0x406
 801529a:	e0dd      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
        }

        if (pDataParams->wHigherLayerRespLen > pDataParams->wHigherLayerRespSize)
 801529c:	68fb      	ldr	r3, [r7, #12]
 801529e:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 80152a0:	68fb      	ldr	r3, [r7, #12]
 80152a2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80152a4:	429a      	cmp	r2, r3
 80152a6:	d913      	bls.n	80152d0 <phpalI14443p3b_Sw_Attrib+0x3e8>
        {
            pDataParams->wHigherLayerRespLen = 0;
 80152a8:	68fb      	ldr	r3, [r7, #12]
 80152aa:	2200      	movs	r2, #0
 80152ac:	84da      	strh	r2, [r3, #38]	@ 0x26
            return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_PAL_ISO14443P3B);
 80152ae:	f240 4304 	movw	r3, #1028	@ 0x404
 80152b2:	e0d1      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
 80152b4:	f3af 8000 	nop.w
 80152b8:	427c0000 	.word	0x427c0000
 80152bc:	4566a000 	.word	0x4566a000
 80152c0:	447a0000 	.word	0x447a0000
 80152c4:	10624dd3 	.word	0x10624dd3
 80152c8:	d12e109d 	.word	0xd12e109d
 80152cc:	4072e109 	.word	0x4072e109
        }
        (void)memcpy( pDataParams->pHigherLayerResp, &pResp[1], pDataParams->wHigherLayerRespLen );
 80152d0:	68fb      	ldr	r3, [r7, #12]
 80152d2:	6a18      	ldr	r0, [r3, #32]
 80152d4:	69bb      	ldr	r3, [r7, #24]
 80152d6:	1c59      	adds	r1, r3, #1
 80152d8:	68fb      	ldr	r3, [r7, #12]
 80152da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80152dc:	461a      	mov	r2, r3
 80152de:	f009 fe50 	bl	801ef82 <memcpy>
    }

    /* Now, that the PICC accepted our protocol settings, we can store them in the structure */
    if (pDataParams->bOpeMode != RD_LIB_MODE_ISO)
 80152e2:	68fb      	ldr	r3, [r7, #12]
 80152e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80152e8:	2b03      	cmp	r3, #3
 80152ea:	d006      	beq.n	80152fa <phpalI14443p3b_Sw_Attrib+0x412>
    {
        pDataParams->bCidSupported = 0x00;
 80152ec:	68fb      	ldr	r3, [r7, #12]
 80152ee:	2200      	movs	r2, #0
 80152f0:	739a      	strb	r2, [r3, #14]
        pDataParams->bNadSupported = 0x00;
 80152f2:	68fb      	ldr	r3, [r7, #12]
 80152f4:	2200      	movs	r2, #0
 80152f6:	73da      	strb	r2, [r3, #15]
 80152f8:	e011      	b.n	801531e <phpalI14443p3b_Sw_Attrib+0x436>
    }
    else
    {
        pDataParams->bCidSupported = pAtqb[11] & 0x01U;
 80152fa:	68bb      	ldr	r3, [r7, #8]
 80152fc:	330b      	adds	r3, #11
 80152fe:	781b      	ldrb	r3, [r3, #0]
 8015300:	f003 0301 	and.w	r3, r3, #1
 8015304:	b2da      	uxtb	r2, r3
 8015306:	68fb      	ldr	r3, [r7, #12]
 8015308:	739a      	strb	r2, [r3, #14]
        pDataParams->bNadSupported = (pAtqb[11] & 0x02U) >> 1U;
 801530a:	68bb      	ldr	r3, [r7, #8]
 801530c:	330b      	adds	r3, #11
 801530e:	781b      	ldrb	r3, [r3, #0]
 8015310:	085b      	lsrs	r3, r3, #1
 8015312:	b2db      	uxtb	r3, r3
 8015314:	f003 0301 	and.w	r3, r3, #1
 8015318:	b2da      	uxtb	r2, r3
 801531a:	68fb      	ldr	r3, [r7, #12]
 801531c:	73da      	strb	r2, [r3, #15]
    }
    pDataParams->bCid = pResp[0] & 0x0FU;
 801531e:	69bb      	ldr	r3, [r7, #24]
 8015320:	781b      	ldrb	r3, [r3, #0]
 8015322:	f003 030f 	and.w	r3, r3, #15
 8015326:	b2da      	uxtb	r2, r3
 8015328:	68fb      	ldr	r3, [r7, #12]
 801532a:	741a      	strb	r2, [r3, #16]
    pDataParams->bFsci = (uint8_t)(pAtqb[10] >> 4U);
 801532c:	68bb      	ldr	r3, [r7, #8]
 801532e:	330a      	adds	r3, #10
 8015330:	781b      	ldrb	r3, [r3, #0]
 8015332:	091b      	lsrs	r3, r3, #4
 8015334:	b2da      	uxtb	r2, r3
 8015336:	68fb      	ldr	r3, [r7, #12]
 8015338:	749a      	strb	r2, [r3, #18]
    pDataParams->bFsdi = bFsdi;
 801533a:	68fb      	ldr	r3, [r7, #12]
 801533c:	79ba      	ldrb	r2, [r7, #6]
 801533e:	74da      	strb	r2, [r3, #19]
    pDataParams->bDri = bDri;
 8015340:	68fb      	ldr	r3, [r7, #12]
 8015342:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8015346:	751a      	strb	r2, [r3, #20]
    pDataParams->bDsi = bDsi;
 8015348:	68fb      	ldr	r3, [r7, #12]
 801534a:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 801534e:	755a      	strb	r2, [r3, #21]

    bTemp = 0;
 8015350:	2300      	movs	r3, #0
 8015352:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* If we had an extended ATQB, the timeout was set for the reception
    of the ATTRIB command (see line 280). */
    if (bAtqbLen == 13U)
 8015356:	79fb      	ldrb	r3, [r7, #7]
 8015358:	2b0d      	cmp	r3, #13
 801535a:	d125      	bne.n	80153a8 <phpalI14443p3b_Sw_Attrib+0x4c0>
    {
        /* Set FWT timeout */
        if (dwFwt > 0xFFFFU)
 801535c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801535e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015362:	d312      	bcc.n	801538a <phpalI14443p3b_Sw_Attrib+0x4a2>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8015364:	68fb      	ldr	r3, [r7, #12]
 8015366:	6858      	ldr	r0, [r3, #4]
 8015368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801536a:	4a3d      	ldr	r2, [pc, #244]	@ (8015460 <phpalI14443p3b_Sw_Attrib+0x578>)
 801536c:	fba2 2303 	umull	r2, r3, r2, r3
 8015370:	099b      	lsrs	r3, r3, #6
 8015372:	b29b      	uxth	r3, r3
 8015374:	461a      	mov	r2, r3
 8015376:	210e      	movs	r1, #14
 8015378:	f7f9 f856 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801537c:	4603      	mov	r3, r0
 801537e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8015380:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015382:	2b00      	cmp	r3, #0
 8015384:	d010      	beq.n	80153a8 <phpalI14443p3b_Sw_Attrib+0x4c0>
 8015386:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015388:	e066      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
                PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
                (uint16_t)(dwFwt / 1000U)));
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801538a:	68fb      	ldr	r3, [r7, #12]
 801538c:	685b      	ldr	r3, [r3, #4]
 801538e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015390:	b292      	uxth	r2, r2
 8015392:	210d      	movs	r1, #13
 8015394:	4618      	mov	r0, r3
 8015396:	f7f9 f847 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801539a:	4603      	mov	r3, r0
 801539c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801539e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80153a0:	2b00      	cmp	r3, #0
 80153a2:	d001      	beq.n	80153a8 <phpalI14443p3b_Sw_Attrib+0x4c0>
 80153a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80153a6:	e057      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
                (uint16_t)dwFwt));
        }
    }

    /* Set baud rate on Pcd */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p3b_Sw_SetReaderBaudRateEx(pDataParams));
 80153a8:	68f8      	ldr	r0, [r7, #12]
 80153aa:	f000 f9ef 	bl	801578c <phpalI14443p3b_Sw_SetReaderBaudRateEx>
 80153ae:	4603      	mov	r3, r0
 80153b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80153b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	d001      	beq.n	80153bc <phpalI14443p3b_Sw_Attrib+0x4d4>
 80153b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80153ba:	e04d      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>

    /* Applying Tx Wait saved according to the TR value of ATQb as setreaderbaudrateEx restores default */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80153bc:	68fb      	ldr	r3, [r7, #12]
 80153be:	6858      	ldr	r0, [r3, #4]
 80153c0:	68fb      	ldr	r3, [r7, #12]
 80153c2:	8b9b      	ldrh	r3, [r3, #28]
 80153c4:	461a      	mov	r2, r3
 80153c6:	2107      	movs	r1, #7
 80153c8:	f7f9 f82e 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80153cc:	4603      	mov	r3, r0
 80153ce:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80153d0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	d001      	beq.n	80153da <phpalI14443p3b_Sw_Attrib+0x4f2>
 80153d6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80153d8:	e03e      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
        PHHAL_HW_CONFIG_TXWAIT_US,
        pDataParams->wTxWait));

    /* If we have had received an extended ATQB with an SFGT (startup frame guard time)
    we need to wait this time here. */
    if (bAtqbLen == 13U)
 80153da:	79fb      	ldrb	r3, [r7, #7]
 80153dc:	2b0d      	cmp	r3, #13
 80153de:	d13a      	bne.n	8015456 <phpalI14443p3b_Sw_Attrib+0x56e>
    {
        /* fetch sfgi value from response */
        bTemp = (uint8_t)(pAtqb[12] >> 4U);
 80153e0:	68bb      	ldr	r3, [r7, #8]
 80153e2:	330c      	adds	r3, #12
 80153e4:	781b      	ldrb	r3, [r3, #0]
 80153e6:	091b      	lsrs	r3, r3, #4
 80153e8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

        if (bTemp == 0x0FU)
 80153ec:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80153f0:	2b0f      	cmp	r3, #15
 80153f2:	d102      	bne.n	80153fa <phpalI14443p3b_Sw_Attrib+0x512>
        {
            bTemp = PHPAL_I14443P3B_SW_SFGI_DEFAULT;
 80153f4:	2300      	movs	r3, #0
 80153f6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        }
        /* Calculate SFGT in Microseconds */
        dwSfgt = ((uint32_t)(PHPAL_I14443P3B_SW_FWT_MIN_US) * ((uint32_t)1U << bTemp)) + PHPAL_I14443P3B_SW_EXT_TIME_US;
 80153fa:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80153fe:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 8015402:	fa02 f303 	lsl.w	r3, r2, r3
 8015406:	333f      	adds	r3, #63	@ 0x3f
 8015408:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Perform SFGT Wait */
        if (dwSfgt > 0xFFFFU)
 801540a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801540c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015410:	d312      	bcc.n	8015438 <phpalI14443p3b_Sw_Attrib+0x550>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(pDataParams->pHalDataParams, PHHAL_HW_TIME_MILLISECONDS, (uint16_t)(dwSfgt / 1000U)));
 8015412:	68fb      	ldr	r3, [r7, #12]
 8015414:	6858      	ldr	r0, [r3, #4]
 8015416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015418:	4a11      	ldr	r2, [pc, #68]	@ (8015460 <phpalI14443p3b_Sw_Attrib+0x578>)
 801541a:	fba2 2303 	umull	r2, r3, r2, r3
 801541e:	099b      	lsrs	r3, r3, #6
 8015420:	b29b      	uxth	r3, r3
 8015422:	461a      	mov	r2, r3
 8015424:	2101      	movs	r1, #1
 8015426:	f7f8 ff45 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 801542a:	4603      	mov	r3, r0
 801542c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801542e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015430:	2b00      	cmp	r3, #0
 8015432:	d010      	beq.n	8015456 <phpalI14443p3b_Sw_Attrib+0x56e>
 8015434:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015436:	e00f      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(pDataParams->pHalDataParams, PHHAL_HW_TIME_MICROSECONDS, (uint16_t)dwSfgt));
 8015438:	68fb      	ldr	r3, [r7, #12]
 801543a:	685b      	ldr	r3, [r3, #4]
 801543c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801543e:	b292      	uxth	r2, r2
 8015440:	2100      	movs	r1, #0
 8015442:	4618      	mov	r0, r3
 8015444:	f7f8 ff36 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8015448:	4603      	mov	r3, r0
 801544a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801544c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801544e:	2b00      	cmp	r3, #0
 8015450:	d001      	beq.n	8015456 <phpalI14443p3b_Sw_Attrib+0x56e>
 8015452:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8015454:	e000      	b.n	8015458 <phpalI14443p3b_Sw_Attrib+0x570>
        }
    }

    return PH_ERR_SUCCESS;
 8015456:	2300      	movs	r3, #0
}
 8015458:	4618      	mov	r0, r3
 801545a:	3738      	adds	r7, #56	@ 0x38
 801545c:	46bd      	mov	sp, r7
 801545e:	bd80      	pop	{r7, pc}
 8015460:	10624dd3 	.word	0x10624dd3

08015464 <phpalI14443p3b_Sw_GetProtocolParams>:
    uint8_t * pNadSupported,
    uint8_t * pFwi,
    uint8_t * pFsdi,
    uint8_t * pFsci
    )
{
 8015464:	b480      	push	{r7}
 8015466:	b085      	sub	sp, #20
 8015468:	af00      	add	r7, sp, #0
 801546a:	60f8      	str	r0, [r7, #12]
 801546c:	60b9      	str	r1, [r7, #8]
 801546e:	607a      	str	r2, [r7, #4]
 8015470:	603b      	str	r3, [r7, #0]
    *pCidEnabled    = pDataParams->bCidSupported;
 8015472:	68fb      	ldr	r3, [r7, #12]
 8015474:	7b9a      	ldrb	r2, [r3, #14]
 8015476:	68bb      	ldr	r3, [r7, #8]
 8015478:	701a      	strb	r2, [r3, #0]
    *pCid           = pDataParams->bCid;
 801547a:	68fb      	ldr	r3, [r7, #12]
 801547c:	7c1a      	ldrb	r2, [r3, #16]
 801547e:	687b      	ldr	r3, [r7, #4]
 8015480:	701a      	strb	r2, [r3, #0]
    *pNadSupported  = pDataParams->bNadSupported;
 8015482:	68fb      	ldr	r3, [r7, #12]
 8015484:	7bda      	ldrb	r2, [r3, #15]
 8015486:	683b      	ldr	r3, [r7, #0]
 8015488:	701a      	strb	r2, [r3, #0]
    *pFwi           = pDataParams->bFwi;
 801548a:	68fb      	ldr	r3, [r7, #12]
 801548c:	7c5a      	ldrb	r2, [r3, #17]
 801548e:	69bb      	ldr	r3, [r7, #24]
 8015490:	701a      	strb	r2, [r3, #0]
    *pFsdi          = pDataParams->bFsdi;
 8015492:	68fb      	ldr	r3, [r7, #12]
 8015494:	7cda      	ldrb	r2, [r3, #19]
 8015496:	69fb      	ldr	r3, [r7, #28]
 8015498:	701a      	strb	r2, [r3, #0]
    *pFsci          = pDataParams->bFsci;
 801549a:	68fb      	ldr	r3, [r7, #12]
 801549c:	7c9a      	ldrb	r2, [r3, #18]
 801549e:	6a3b      	ldr	r3, [r7, #32]
 80154a0:	701a      	strb	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 80154a2:	2300      	movs	r3, #0
}
 80154a4:	4618      	mov	r0, r3
 80154a6:	3714      	adds	r7, #20
 80154a8:	46bd      	mov	sp, r7
 80154aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154ae:	4770      	bx	lr

080154b0 <phpalI14443p3b_Sw_CheckATQBEx>:
    uint8_t * pResp,
    uint16_t wRespLength,
    uint8_t * pAtqb,
    uint8_t * pAtqbLen
    )
{
 80154b0:	b580      	push	{r7, lr}
 80154b2:	b086      	sub	sp, #24
 80154b4:	af00      	add	r7, sp, #0
 80154b6:	60f8      	str	r0, [r7, #12]
 80154b8:	60b9      	str	r1, [r7, #8]
 80154ba:	603b      	str	r3, [r7, #0]
 80154bc:	4613      	mov	r3, r2
 80154be:	80fb      	strh	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bTR2;

    /* Response check */
    /* Digital Protocol Requirement 49, Section 5.6.1.5 */
    if ((wRespLength != 12U) && (wRespLength != 13U))
 80154c0:	88fb      	ldrh	r3, [r7, #6]
 80154c2:	2b0c      	cmp	r3, #12
 80154c4:	d005      	beq.n	80154d2 <phpalI14443p3b_Sw_CheckATQBEx+0x22>
 80154c6:	88fb      	ldrh	r3, [r7, #6]
 80154c8:	2b0d      	cmp	r3, #13
 80154ca:	d002      	beq.n	80154d2 <phpalI14443p3b_Sw_CheckATQBEx+0x22>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 80154cc:	f240 4306 	movw	r3, #1030	@ 0x406
 80154d0:	e0ae      	b.n	8015630 <phpalI14443p3b_Sw_CheckATQBEx+0x180>
    }

    /* The ATQB should look like the following (see ISO14443-3 7.9.1): */
    /* [0x50][PUPI0][PUPI1][PUPI2][PUPI3][PInfo0][PInfo1][PInfo2]([PInfo3])[CRC][CRC] */

    if ( pResp[0] != 0x50U )    /* ATQB byte */
 80154d2:	68bb      	ldr	r3, [r7, #8]
 80154d4:	781b      	ldrb	r3, [r3, #0]
 80154d6:	2b50      	cmp	r3, #80	@ 0x50
 80154d8:	d002      	beq.n	80154e0 <phpalI14443p3b_Sw_CheckATQBEx+0x30>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 80154da:	f240 4306 	movw	r3, #1030	@ 0x406
 80154de:	e0a7      	b.n	8015630 <phpalI14443p3b_Sw_CheckATQBEx+0x180>
    }

    /* Copy received AtqB */
    (void)memcpy(pAtqb, pResp, wRespLength);
 80154e0:	88fb      	ldrh	r3, [r7, #6]
 80154e2:	461a      	mov	r2, r3
 80154e4:	68b9      	ldr	r1, [r7, #8]
 80154e6:	6838      	ldr	r0, [r7, #0]
 80154e8:	f009 fd4b 	bl	801ef82 <memcpy>
    *pAtqbLen = (uint8_t)wRespLength;
 80154ec:	88fb      	ldrh	r3, [r7, #6]
 80154ee:	b2da      	uxtb	r2, r3
 80154f0:	6a3b      	ldr	r3, [r7, #32]
 80154f2:	701a      	strb	r2, [r3, #0]

    if (pDataParams->bOpeMode != RD_LIB_MODE_NFC)
 80154f4:	68fb      	ldr	r3, [r7, #12]
 80154f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80154fa:	2b02      	cmp	r3, #2
 80154fc:	d013      	beq.n	8015526 <phpalI14443p3b_Sw_CheckATQBEx+0x76>
    {
        /* Max allowed frame size integer for ISO and EMVCo(v3.0) mode is less than or equals to 0x0C (4096 bytes) */
        if ((uint8_t)(pAtqb[10] & 0xF0U) > 0xC0U)
 80154fe:	683b      	ldr	r3, [r7, #0]
 8015500:	330a      	adds	r3, #10
 8015502:	781b      	ldrb	r3, [r3, #0]
 8015504:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8015508:	2bc0      	cmp	r3, #192	@ 0xc0
 801550a:	d91f      	bls.n	801554c <phpalI14443p3b_Sw_CheckATQBEx+0x9c>
        {
            pAtqb[10] = (pAtqb[10] & 0x0FU) | 0xC0U;
 801550c:	683b      	ldr	r3, [r7, #0]
 801550e:	330a      	adds	r3, #10
 8015510:	781b      	ldrb	r3, [r3, #0]
 8015512:	f003 030f 	and.w	r3, r3, #15
 8015516:	b2da      	uxtb	r2, r3
 8015518:	683b      	ldr	r3, [r7, #0]
 801551a:	330a      	adds	r3, #10
 801551c:	f062 023f 	orn	r2, r2, #63	@ 0x3f
 8015520:	b2d2      	uxtb	r2, r2
 8015522:	701a      	strb	r2, [r3, #0]
 8015524:	e012      	b.n	801554c <phpalI14443p3b_Sw_CheckATQBEx+0x9c>
        }
    }
    else
    {
        /* Max allowed frame size integer for NFC(DP 1.1, Requirements 64) mode is less than or equals to 0x08 (256 bytes) */
        if ((uint8_t)(pAtqb[10] & 0xF0U) > 0x80U)
 8015526:	683b      	ldr	r3, [r7, #0]
 8015528:	330a      	adds	r3, #10
 801552a:	781b      	ldrb	r3, [r3, #0]
 801552c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8015530:	2b80      	cmp	r3, #128	@ 0x80
 8015532:	d90b      	bls.n	801554c <phpalI14443p3b_Sw_CheckATQBEx+0x9c>
        {
            pAtqb[10] = (pAtqb[10] & 0x0FU) | 0x80U;
 8015534:	683b      	ldr	r3, [r7, #0]
 8015536:	330a      	adds	r3, #10
 8015538:	781b      	ldrb	r3, [r3, #0]
 801553a:	f003 030f 	and.w	r3, r3, #15
 801553e:	b2da      	uxtb	r2, r3
 8015540:	683b      	ldr	r3, [r7, #0]
 8015542:	330a      	adds	r3, #10
 8015544:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8015548:	b2d2      	uxtb	r2, r2
 801554a:	701a      	strb	r2, [r3, #0]
/* Emvco: case_id 304_14
 * Conflict with TC304_14(added in 2.3.1a) and TC107_04
 * As per 6.3.2.8a in EMV Contactless Communication Protocol Specification Book D
 * Reset if b4 of Protocol Type set to (1)b
*/
    if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 801554c:	68fb      	ldr	r3, [r7, #12]
 801554e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015552:	2b01      	cmp	r3, #1
 8015554:	d109      	bne.n	801556a <phpalI14443p3b_Sw_CheckATQBEx+0xba>
    {
        if((uint8_t)(pAtqb[10]& 0x08U) ==0x08U)
 8015556:	683b      	ldr	r3, [r7, #0]
 8015558:	330a      	adds	r3, #10
 801555a:	781b      	ldrb	r3, [r3, #0]
 801555c:	f003 0308 	and.w	r3, r3, #8
 8015560:	2b00      	cmp	r3, #0
 8015562:	d002      	beq.n	801556a <phpalI14443p3b_Sw_CheckATQBEx+0xba>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 8015564:	f240 4306 	movw	r3, #1030	@ 0x406
 8015568:	e062      	b.n	8015630 <phpalI14443p3b_Sw_CheckATQBEx+0x180>
        }
    }

    if (pDataParams->bOpeMode == RD_LIB_MODE_ISO)
 801556a:	68fb      	ldr	r3, [r7, #12]
 801556c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015570:	2b03      	cmp	r3, #3
 8015572:	d132      	bne.n	80155da <phpalI14443p3b_Sw_CheckATQBEx+0x12a>
    {
        /* Check TR2 value received in Atqb and set relevant TxWait as per ISO-IEC 14443-3. */
        bTR2 = (uint8_t)((pAtqb[10] & PHPAL_I14443P3B_SW_MINIMUM_TR2_MASK) >> PHPAL_I14443P3B_SW_MINIMUM_TR2_POS);
 8015574:	683b      	ldr	r3, [r7, #0]
 8015576:	330a      	adds	r3, #10
 8015578:	781b      	ldrb	r3, [r3, #0]
 801557a:	085b      	lsrs	r3, r3, #1
 801557c:	b2db      	uxtb	r3, r3
 801557e:	f003 0303 	and.w	r3, r3, #3
 8015582:	757b      	strb	r3, [r7, #21]
        switch(bTR2)
 8015584:	7d7b      	ldrb	r3, [r7, #21]
 8015586:	2b02      	cmp	r3, #2
 8015588:	d00e      	beq.n	80155a8 <phpalI14443p3b_Sw_CheckATQBEx+0xf8>
 801558a:	2b02      	cmp	r3, #2
 801558c:	dc11      	bgt.n	80155b2 <phpalI14443p3b_Sw_CheckATQBEx+0x102>
 801558e:	2b00      	cmp	r3, #0
 8015590:	d002      	beq.n	8015598 <phpalI14443p3b_Sw_CheckATQBEx+0xe8>
 8015592:	2b01      	cmp	r3, #1
 8015594:	d004      	beq.n	80155a0 <phpalI14443p3b_Sw_CheckATQBEx+0xf0>
 8015596:	e00c      	b.n	80155b2 <phpalI14443p3b_Sw_CheckATQBEx+0x102>
        {
        case PHPAL_I14443P3B_SW_MINIMUM_TR2_VALUE_0:
            pDataParams->wTxWait = (uint16_t)PHPAL_I14443P3B_SW_TXWAIT_US_TR2_0;
 8015598:	68fb      	ldr	r3, [r7, #12]
 801559a:	2285      	movs	r2, #133	@ 0x85
 801559c:	839a      	strh	r2, [r3, #28]
            break;
 801559e:	e00d      	b.n	80155bc <phpalI14443p3b_Sw_CheckATQBEx+0x10c>
        case PHPAL_I14443P3B_SW_MINIMUM_TR2_VALUE_1:
            pDataParams->wTxWait = (uint16_t)PHPAL_I14443P3B_SW_TXWAIT_US_TR2_1;
 80155a0:	68fb      	ldr	r3, [r7, #12]
 80155a2:	22f6      	movs	r2, #246	@ 0xf6
 80155a4:	839a      	strh	r2, [r3, #28]
            break;
 80155a6:	e009      	b.n	80155bc <phpalI14443p3b_Sw_CheckATQBEx+0x10c>
        case PHPAL_I14443P3B_SW_MINIMUM_TR2_VALUE_2:
            pDataParams->wTxWait = (uint16_t)PHPAL_I14443P3B_SW_TXWAIT_US_TR2_2;
 80155a8:	68fb      	ldr	r3, [r7, #12]
 80155aa:	f240 128d 	movw	r2, #397	@ 0x18d
 80155ae:	839a      	strh	r2, [r3, #28]
            break;
 80155b0:	e004      	b.n	80155bc <phpalI14443p3b_Sw_CheckATQBEx+0x10c>
        default:
            pDataParams->wTxWait = (uint16_t)PHPAL_I14443P3B_SW_TXWAIT_US_TR2_3;
 80155b2:	68fb      	ldr	r3, [r7, #12]
 80155b4:	f240 22bb 	movw	r2, #699	@ 0x2bb
 80155b8:	839a      	strh	r2, [r3, #28]
            break;
 80155ba:	bf00      	nop
        }

        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80155bc:	68fb      	ldr	r3, [r7, #12]
 80155be:	6858      	ldr	r0, [r3, #4]
 80155c0:	68fb      	ldr	r3, [r7, #12]
 80155c2:	8b9b      	ldrh	r3, [r3, #28]
 80155c4:	461a      	mov	r2, r3
 80155c6:	2107      	movs	r1, #7
 80155c8:	f7f8 ff2e 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80155cc:	4603      	mov	r3, r0
 80155ce:	82fb      	strh	r3, [r7, #22]
 80155d0:	8afb      	ldrh	r3, [r7, #22]
 80155d2:	2b00      	cmp	r3, #0
 80155d4:	d022      	beq.n	801561c <phpalI14443p3b_Sw_CheckATQBEx+0x16c>
 80155d6:	8afb      	ldrh	r3, [r7, #22]
 80155d8:	e02a      	b.n	8015630 <phpalI14443p3b_Sw_CheckATQBEx+0x180>
            pDataParams->wTxWait));
    }
    else
    {
        /* If the TR2 value is (11)b then the default TxWait of 500us (6780/fc) has to changed to 699us (9472/fc). */
        if ((uint8_t)((pAtqb[10] & PHPAL_I14443P3B_SW_MINIMUM_TR2_MASK) >> PHPAL_I14443P3B_SW_MINIMUM_TR2_POS)
 80155da:	683b      	ldr	r3, [r7, #0]
 80155dc:	330a      	adds	r3, #10
 80155de:	781b      	ldrb	r3, [r3, #0]
 80155e0:	085b      	lsrs	r3, r3, #1
 80155e2:	b2db      	uxtb	r3, r3
 80155e4:	f003 0303 	and.w	r3, r3, #3
 80155e8:	b2db      	uxtb	r3, r3
 80155ea:	2b03      	cmp	r3, #3
 80155ec:	d112      	bne.n	8015614 <phpalI14443p3b_Sw_CheckATQBEx+0x164>
            == PHPAL_I14443P3B_SW_MINIMUM_TR2_VALUE_3)
        {
            pDataParams->wTxWait = (uint16_t)PHPAL_I14443P3B_SW_TXWAIT_US_TR2_3;
 80155ee:	68fb      	ldr	r3, [r7, #12]
 80155f0:	f240 22bb 	movw	r2, #699	@ 0x2bb
 80155f4:	839a      	strh	r2, [r3, #28]
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80155f6:	68fb      	ldr	r3, [r7, #12]
 80155f8:	685b      	ldr	r3, [r3, #4]
 80155fa:	f240 22bb 	movw	r2, #699	@ 0x2bb
 80155fe:	2107      	movs	r1, #7
 8015600:	4618      	mov	r0, r3
 8015602:	f7f8 ff11 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8015606:	4603      	mov	r3, r0
 8015608:	82fb      	strh	r3, [r7, #22]
 801560a:	8afb      	ldrh	r3, [r7, #22]
 801560c:	2b00      	cmp	r3, #0
 801560e:	d005      	beq.n	801561c <phpalI14443p3b_Sw_CheckATQBEx+0x16c>
 8015610:	8afb      	ldrh	r3, [r7, #22]
 8015612:	e00d      	b.n	8015630 <phpalI14443p3b_Sw_CheckATQBEx+0x180>
                PHHAL_HW_CONFIG_TXWAIT_US,
                PHPAL_I14443P3B_SW_TXWAIT_US_TR2_3));
        }
        else
        {
            pDataParams->wTxWait = PHPAL_I14443P3B_SW_TXWAIT_US_DEFAULT;
 8015614:	68fb      	ldr	r3, [r7, #12]
 8015616:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 801561a:	839a      	strh	r2, [r3, #28]
        }
    }

    /* and also copy the PUPI into the protocol params structure to be available
    for a possible following HaltB command */
    (void)memcpy( pDataParams->pPupi, &pAtqb[1], (uint32_t)(sizeof(pDataParams->pPupi)) );
 801561c:	68fb      	ldr	r3, [r7, #12]
 801561e:	3309      	adds	r3, #9
 8015620:	683a      	ldr	r2, [r7, #0]
 8015622:	3201      	adds	r2, #1
 8015624:	6812      	ldr	r2, [r2, #0]
 8015626:	601a      	str	r2, [r3, #0]
    pDataParams->bPupiValid = PH_ON;
 8015628:	68fb      	ldr	r3, [r7, #12]
 801562a:	2201      	movs	r2, #1
 801562c:	735a      	strb	r2, [r3, #13]

    return PH_ERR_SUCCESS;
 801562e:	2300      	movs	r3, #0
}
 8015630:	4618      	mov	r0, r3
 8015632:	3718      	adds	r7, #24
 8015634:	46bd      	mov	sp, r7
 8015636:	bd80      	pop	{r7, pc}

08015638 <phpalI14443p3b_Sw_RequestBEx>:
                                        uint8_t bAfi,
                                        uint8_t bExtAtqb,
                                        uint8_t * pAtqb,
                                        uint8_t * pAtqbLen
                                        )
{
 8015638:	b580      	push	{r7, lr}
 801563a:	b088      	sub	sp, #32
 801563c:	af02      	add	r7, sp, #8
 801563e:	6078      	str	r0, [r7, #4]
 8015640:	4608      	mov	r0, r1
 8015642:	4611      	mov	r1, r2
 8015644:	461a      	mov	r2, r3
 8015646:	4603      	mov	r3, r0
 8015648:	70fb      	strb	r3, [r7, #3]
 801564a:	460b      	mov	r3, r1
 801564c:	70bb      	strb	r3, [r7, #2]
 801564e:	4613      	mov	r3, r2
 8015650:	707b      	strb	r3, [r7, #1]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aCmd[3];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8015652:	2300      	movs	r3, #0
 8015654:	60fb      	str	r3, [r7, #12]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8015656:	2300      	movs	r3, #0
 8015658:	817b      	strh	r3, [r7, #10]

    /* parameter check */
    if (bNumSlots > 4U)
 801565a:	78bb      	ldrb	r3, [r7, #2]
 801565c:	2b04      	cmp	r3, #4
 801565e:	d902      	bls.n	8015666 <phpalI14443p3b_Sw_RequestBEx+0x2e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8015660:	f240 4321 	movw	r3, #1057	@ 0x421
 8015664:	e08d      	b.n	8015782 <phpalI14443p3b_Sw_RequestBEx+0x14a>
    }

    /* Build the command */
    aCmd[0] = PHPAL_I14443P3B_SW_APF;
 8015666:	2305      	movs	r3, #5
 8015668:	743b      	strb	r3, [r7, #16]
    aCmd[1] = bAfi;
 801566a:	787b      	ldrb	r3, [r7, #1]
 801566c:	747b      	strb	r3, [r7, #17]
    aCmd[2] = bNumSlots;    /* N = 2^bNumSlots*/
 801566e:	78bb      	ldrb	r3, [r7, #2]
 8015670:	74bb      	strb	r3, [r7, #18]

    /* Set wakeup bit if necessary */
    if (0U != (bIsWakeUp))
 8015672:	78fb      	ldrb	r3, [r7, #3]
 8015674:	2b00      	cmp	r3, #0
 8015676:	d004      	beq.n	8015682 <phpalI14443p3b_Sw_RequestBEx+0x4a>
    {
        aCmd[2] |= PHPAL_I14443P3B_SW_PARAM_WUP_BIT;
 8015678:	7cbb      	ldrb	r3, [r7, #18]
 801567a:	f043 0308 	orr.w	r3, r3, #8
 801567e:	b2db      	uxtb	r3, r3
 8015680:	74bb      	strb	r3, [r7, #18]
    }

    /* Enable Extended ATQB if necessary */
    if (bExtAtqb != PH_OFF)
 8015682:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015686:	2b00      	cmp	r3, #0
 8015688:	d004      	beq.n	8015694 <phpalI14443p3b_Sw_RequestBEx+0x5c>
    {
        aCmd[2] |= PHPAL_I14443P3B_SW_PARAM_EXTATQB_BIT;
 801568a:	7cbb      	ldrb	r3, [r7, #18]
 801568c:	f043 0310 	orr.w	r3, r3, #16
 8015690:	b2db      	uxtb	r3, r3
 8015692:	74bb      	strb	r3, [r7, #18]
    }

    /* Store usage of Extended ATQB */
    pDataParams->bExtAtqb = bExtAtqb;
 8015694:	687b      	ldr	r3, [r7, #4]
 8015696:	f897 2020 	ldrb.w	r2, [r7, #32]
 801569a:	721a      	strb	r2, [r3, #8]

    /* PUPI is invalid */
    pDataParams->bPupiValid = PH_OFF;
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	2200      	movs	r2, #0
 80156a0:	735a      	strb	r2, [r3, #13]

    /* Reset default data rates */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80156a2:	687b      	ldr	r3, [r7, #4]
 80156a4:	685b      	ldr	r3, [r3, #4]
 80156a6:	2200      	movs	r2, #0
 80156a8:	2109      	movs	r1, #9
 80156aa:	4618      	mov	r0, r3
 80156ac:	f7f8 febc 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80156b0:	4603      	mov	r3, r0
 80156b2:	82fb      	strh	r3, [r7, #22]
 80156b4:	8afb      	ldrh	r3, [r7, #22]
 80156b6:	2b00      	cmp	r3, #0
 80156b8:	d001      	beq.n	80156be <phpalI14443p3b_Sw_RequestBEx+0x86>
 80156ba:	8afb      	ldrh	r3, [r7, #22]
 80156bc:	e061      	b.n	8015782 <phpalI14443p3b_Sw_RequestBEx+0x14a>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TXDATARATE_FRAMING,
        PHHAL_HW_RF_DATARATE_106));
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	685b      	ldr	r3, [r3, #4]
 80156c2:	2200      	movs	r2, #0
 80156c4:	210a      	movs	r1, #10
 80156c6:	4618      	mov	r0, r3
 80156c8:	f7f8 feae 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80156cc:	4603      	mov	r3, r0
 80156ce:	82fb      	strh	r3, [r7, #22]
 80156d0:	8afb      	ldrh	r3, [r7, #22]
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	d001      	beq.n	80156da <phpalI14443p3b_Sw_RequestBEx+0xa2>
 80156d6:	8afb      	ldrh	r3, [r7, #22]
 80156d8:	e053      	b.n	8015782 <phpalI14443p3b_Sw_RequestBEx+0x14a>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_RXDATARATE_FRAMING,
        PHHAL_HW_RF_DATARATE_106));

    /* Set RequestB timeout */
    if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80156e0:	2b01      	cmp	r3, #1
 80156e2:	d10e      	bne.n	8015702 <phpalI14443p3b_Sw_RequestBEx+0xca>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80156e4:	687b      	ldr	r3, [r7, #4]
 80156e6:	685b      	ldr	r3, [r3, #4]
 80156e8:	f240 22d6 	movw	r2, #726	@ 0x2d6
 80156ec:	210d      	movs	r1, #13
 80156ee:	4618      	mov	r0, r3
 80156f0:	f7f8 fe9a 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80156f4:	4603      	mov	r3, r0
 80156f6:	82fb      	strh	r3, [r7, #22]
 80156f8:	8afb      	ldrh	r3, [r7, #22]
 80156fa:	2b00      	cmp	r3, #0
 80156fc:	d023      	beq.n	8015746 <phpalI14443p3b_Sw_RequestBEx+0x10e>
 80156fe:	8afb      	ldrh	r3, [r7, #22]
 8015700:	e03f      	b.n	8015782 <phpalI14443p3b_Sw_RequestBEx+0x14a>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
            PHPAL_I14443P3B_SW_ATQB_TIME_US + (PHPAL_I14443P3B_SW_EXT_TIME_US * 2U)));
    }
    else if(pDataParams->bOpeMode == RD_LIB_MODE_ISO)
 8015702:	687b      	ldr	r3, [r7, #4]
 8015704:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015708:	2b03      	cmp	r3, #3
 801570a:	d10e      	bne.n	801572a <phpalI14443p3b_Sw_RequestBEx+0xf2>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	685b      	ldr	r3, [r3, #4]
 8015710:	f240 2297 	movw	r2, #663	@ 0x297
 8015714:	210d      	movs	r1, #13
 8015716:	4618      	mov	r0, r3
 8015718:	f7f8 fe86 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801571c:	4603      	mov	r3, r0
 801571e:	82fb      	strh	r3, [r7, #22]
 8015720:	8afb      	ldrh	r3, [r7, #22]
 8015722:	2b00      	cmp	r3, #0
 8015724:	d00f      	beq.n	8015746 <phpalI14443p3b_Sw_RequestBEx+0x10e>
 8015726:	8afb      	ldrh	r3, [r7, #22]
 8015728:	e02b      	b.n	8015782 <phpalI14443p3b_Sw_RequestBEx+0x14a>
    else
    {
        /* As per Digital Protocol Ver1.1 Article 7.9.1.5
         * PCD should wait ~17ms (FWT(B,SENSB) + T(B,POLL)) * (566us + 16.4ms = ~17ms)
         */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801572a:	687b      	ldr	r3, [r7, #4]
 801572c:	685b      	ldr	r3, [r3, #4]
 801572e:	2211      	movs	r2, #17
 8015730:	210e      	movs	r1, #14
 8015732:	4618      	mov	r0, r3
 8015734:	f7f8 fe78 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8015738:	4603      	mov	r3, r0
 801573a:	82fb      	strh	r3, [r7, #22]
 801573c:	8afb      	ldrh	r3, [r7, #22]
 801573e:	2b00      	cmp	r3, #0
 8015740:	d001      	beq.n	8015746 <phpalI14443p3b_Sw_RequestBEx+0x10e>
 8015742:	8afb      	ldrh	r3, [r7, #22]
 8015744:	e01d      	b.n	8015782 <phpalI14443p3b_Sw_RequestBEx+0x14a>
                    PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
                    PHPAL_I14443P3B_SW_DELTA_POLL));
    }

    /* Exchange command */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 8015746:	687b      	ldr	r3, [r7, #4]
 8015748:	6858      	ldr	r0, [r3, #4]
 801574a:	f107 0210 	add.w	r2, r7, #16
 801574e:	f107 030a 	add.w	r3, r7, #10
 8015752:	9301      	str	r3, [sp, #4]
 8015754:	f107 030c 	add.w	r3, r7, #12
 8015758:	9300      	str	r3, [sp, #0]
 801575a:	2303      	movs	r3, #3
 801575c:	2100      	movs	r1, #0
 801575e:	f7f8 faad 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8015762:	4603      	mov	r3, r0
 8015764:	82fb      	strh	r3, [r7, #22]
 8015766:	8afb      	ldrh	r3, [r7, #22]
 8015768:	2b00      	cmp	r3, #0
 801576a:	d001      	beq.n	8015770 <phpalI14443p3b_Sw_RequestBEx+0x138>
 801576c:	8afb      	ldrh	r3, [r7, #22]
 801576e:	e008      	b.n	8015782 <phpalI14443p3b_Sw_RequestBEx+0x14a>
        aCmd,
        3,
        &pResp,
        &wRespLength));

    return phpalI14443p3b_Sw_CheckATQBEx( pDataParams,
 8015770:	68f9      	ldr	r1, [r7, #12]
 8015772:	897a      	ldrh	r2, [r7, #10]
 8015774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015776:	9300      	str	r3, [sp, #0]
 8015778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801577a:	6878      	ldr	r0, [r7, #4]
 801577c:	f7ff fe98 	bl	80154b0 <phpalI14443p3b_Sw_CheckATQBEx>
 8015780:	4603      	mov	r3, r0
        pResp,
        wRespLength,
        pAtqb,
        pAtqbLen
        );
}
 8015782:	4618      	mov	r0, r3
 8015784:	3718      	adds	r7, #24
 8015786:	46bd      	mov	sp, r7
 8015788:	bd80      	pop	{r7, pc}
	...

0801578c <phpalI14443p3b_Sw_SetReaderBaudRateEx>:

phStatus_t phpalI14443p3b_Sw_SetReaderBaudRateEx( phpalI14443p3b_Sw_DataParams_t * pDataParams )
{
 801578c:	b580      	push	{r7, lr}
 801578e:	b084      	sub	sp, #16
 8015790:	af00      	add	r7, sp, #0
 8015792:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t    PH_MEMLOC_REM wTxDataRate;
    uint16_t    PH_MEMLOC_REM wRxDataRate;

    /* Check and convert Dri value */
    switch (pDataParams->bDri)
 8015794:	687b      	ldr	r3, [r7, #4]
 8015796:	7d1b      	ldrb	r3, [r3, #20]
 8015798:	2b03      	cmp	r3, #3
 801579a:	d817      	bhi.n	80157cc <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x40>
 801579c:	a201      	add	r2, pc, #4	@ (adr r2, 80157a4 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x18>)
 801579e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80157a2:	bf00      	nop
 80157a4:	080157b5 	.word	0x080157b5
 80157a8:	080157bb 	.word	0x080157bb
 80157ac:	080157c1 	.word	0x080157c1
 80157b0:	080157c7 	.word	0x080157c7
    {
    case PHPAL_I14443P3B_DATARATE_106:
        wTxDataRate = PHHAL_HW_RF_DATARATE_106;
 80157b4:	2300      	movs	r3, #0
 80157b6:	81fb      	strh	r3, [r7, #14]
        break;
 80157b8:	e00b      	b.n	80157d2 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x46>
    case PHPAL_I14443P3B_DATARATE_212:
        wTxDataRate = PHHAL_HW_RF_DATARATE_212;
 80157ba:	2301      	movs	r3, #1
 80157bc:	81fb      	strh	r3, [r7, #14]
        break;
 80157be:	e008      	b.n	80157d2 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x46>
    case PHPAL_I14443P3B_DATARATE_424:
        wTxDataRate = PHHAL_HW_RF_DATARATE_424;
 80157c0:	2302      	movs	r3, #2
 80157c2:	81fb      	strh	r3, [r7, #14]
        break;
 80157c4:	e005      	b.n	80157d2 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x46>
    case PHPAL_I14443P3B_DATARATE_848:
        wTxDataRate = PHHAL_HW_RF_DATARATE_848;
 80157c6:	2303      	movs	r3, #3
 80157c8:	81fb      	strh	r3, [r7, #14]
        break;
 80157ca:	e002      	b.n	80157d2 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x46>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 80157cc:	f240 4321 	movw	r3, #1057	@ 0x421
 80157d0:	e03a      	b.n	8015848 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0xbc>
    }

    /* Check and convert Dsi value */
    switch (pDataParams->bDsi)
 80157d2:	687b      	ldr	r3, [r7, #4]
 80157d4:	7d5b      	ldrb	r3, [r3, #21]
 80157d6:	2b03      	cmp	r3, #3
 80157d8:	d816      	bhi.n	8015808 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x7c>
 80157da:	a201      	add	r2, pc, #4	@ (adr r2, 80157e0 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x54>)
 80157dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80157e0:	080157f1 	.word	0x080157f1
 80157e4:	080157f7 	.word	0x080157f7
 80157e8:	080157fd 	.word	0x080157fd
 80157ec:	08015803 	.word	0x08015803
    {
    case PHPAL_I14443P3B_DATARATE_106:
        wRxDataRate = PHHAL_HW_RF_DATARATE_106;
 80157f0:	2300      	movs	r3, #0
 80157f2:	81bb      	strh	r3, [r7, #12]
        break;
 80157f4:	e00b      	b.n	801580e <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x82>
    case PHPAL_I14443P3B_DATARATE_212:
        wRxDataRate = PHHAL_HW_RF_DATARATE_212;
 80157f6:	2301      	movs	r3, #1
 80157f8:	81bb      	strh	r3, [r7, #12]
        break;
 80157fa:	e008      	b.n	801580e <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x82>
    case PHPAL_I14443P3B_DATARATE_424:
        wRxDataRate = PHHAL_HW_RF_DATARATE_424;
 80157fc:	2302      	movs	r3, #2
 80157fe:	81bb      	strh	r3, [r7, #12]
        break;
 8015800:	e005      	b.n	801580e <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x82>
    case PHPAL_I14443P3B_DATARATE_848:
        wRxDataRate = PHHAL_HW_RF_DATARATE_848;
 8015802:	2303      	movs	r3, #3
 8015804:	81bb      	strh	r3, [r7, #12]
        break;
 8015806:	e002      	b.n	801580e <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x82>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8015808:	f240 4321 	movw	r3, #1057	@ 0x421
 801580c:	e01c      	b.n	8015848 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0xbc>
    }

    /* Apply new data rates to Pcd */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXDATARATE_FRAMING, wTxDataRate));
 801580e:	687b      	ldr	r3, [r7, #4]
 8015810:	685b      	ldr	r3, [r3, #4]
 8015812:	89fa      	ldrh	r2, [r7, #14]
 8015814:	2109      	movs	r1, #9
 8015816:	4618      	mov	r0, r3
 8015818:	f7f8 fe06 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801581c:	4603      	mov	r3, r0
 801581e:	817b      	strh	r3, [r7, #10]
 8015820:	897b      	ldrh	r3, [r7, #10]
 8015822:	2b00      	cmp	r3, #0
 8015824:	d001      	beq.n	801582a <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x9e>
 8015826:	897b      	ldrh	r3, [r7, #10]
 8015828:	e00e      	b.n	8015848 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0xbc>
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXDATARATE_FRAMING, wRxDataRate));
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	685b      	ldr	r3, [r3, #4]
 801582e:	89ba      	ldrh	r2, [r7, #12]
 8015830:	210a      	movs	r1, #10
 8015832:	4618      	mov	r0, r3
 8015834:	f7f8 fdf8 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8015838:	4603      	mov	r3, r0
 801583a:	817b      	strh	r3, [r7, #10]
 801583c:	897b      	ldrh	r3, [r7, #10]
 801583e:	2b00      	cmp	r3, #0
 8015840:	d001      	beq.n	8015846 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0xba>
 8015842:	897b      	ldrh	r3, [r7, #10]
 8015844:	e000      	b.n	8015848 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0xbc>

    return PH_ERR_SUCCESS;
 8015846:	2300      	movs	r3, #0

}
 8015848:	4618      	mov	r0, r3
 801584a:	3710      	adds	r7, #16
 801584c:	46bd      	mov	sp, r7
 801584e:	bd80      	pop	{r7, pc}

08015850 <phpalI14443p3b_Sw_SetSerialNo>:

    return PH_ERR_SUCCESS;
}

phStatus_t phpalI14443p3b_Sw_SetSerialNo(phpalI14443p3b_Sw_DataParams_t * pDataParams, uint8_t *pPupi)
{
 8015850:	b480      	push	{r7}
 8015852:	b083      	sub	sp, #12
 8015854:	af00      	add	r7, sp, #0
 8015856:	6078      	str	r0, [r7, #4]
 8015858:	6039      	str	r1, [r7, #0]
    (void)memcpy(pDataParams->pPupi, pPupi, (uint32_t)(sizeof(pDataParams->pPupi)));
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	3309      	adds	r3, #9
 801585e:	683a      	ldr	r2, [r7, #0]
 8015860:	6812      	ldr	r2, [r2, #0]
 8015862:	601a      	str	r2, [r3, #0]
    pDataParams->bPupiValid = PH_ON;
 8015864:	687b      	ldr	r3, [r7, #4]
 8015866:	2201      	movs	r2, #1
 8015868:	735a      	strb	r2, [r3, #13]

    return PH_ERR_SUCCESS;
 801586a:	2300      	movs	r3, #0
}
 801586c:	4618      	mov	r0, r3
 801586e:	370c      	adds	r7, #12
 8015870:	46bd      	mov	sp, r7
 8015872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015876:	4770      	bx	lr

08015878 <phpalI14443p4_Sw_Init>:
phStatus_t phpalI14443p4_Sw_Init(
                                 phpalI14443p4_Sw_DataParams_t * pDataParams,
                                 uint16_t wSizeOfDataParams,
                                 void * pHalDataParams
                                 )
{
 8015878:	b580      	push	{r7, lr}
 801587a:	b084      	sub	sp, #16
 801587c:	af00      	add	r7, sp, #0
 801587e:	60f8      	str	r0, [r7, #12]
 8015880:	460b      	mov	r3, r1
 8015882:	607a      	str	r2, [r7, #4]
 8015884:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalI14443p4_Sw_DataParams_t) != wSizeOfDataParams)
 8015886:	897b      	ldrh	r3, [r7, #10]
 8015888:	2b14      	cmp	r3, #20
 801588a:	d002      	beq.n	8015892 <phpalI14443p4_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_ISO14443P4);
 801588c:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 8015890:	e017      	b.n	80158c2 <phpalI14443p4_Sw_Init+0x4a>
    }
    PH_ASSERT_NULL (pDataParams);
 8015892:	68fb      	ldr	r3, [r7, #12]
 8015894:	2b00      	cmp	r3, #0
 8015896:	d101      	bne.n	801589c <phpalI14443p4_Sw_Init+0x24>
 8015898:	2321      	movs	r3, #33	@ 0x21
 801589a:	e012      	b.n	80158c2 <phpalI14443p4_Sw_Init+0x4a>
    PH_ASSERT_NULL (pHalDataParams);
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	2b00      	cmp	r3, #0
 80158a0:	d101      	bne.n	80158a6 <phpalI14443p4_Sw_Init+0x2e>
 80158a2:	2321      	movs	r3, #33	@ 0x21
 80158a4:	e00d      	b.n	80158c2 <phpalI14443p4_Sw_Init+0x4a>

    /* Init private data */
    pDataParams->wId            = PH_COMP_PAL_ISO14443P4 | PHPAL_I14443P4_SW_ID;
 80158a6:	68fb      	ldr	r3, [r7, #12]
 80158a8:	f240 6201 	movw	r2, #1537	@ 0x601
 80158ac:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams = pHalDataParams;
 80158ae:	68fb      	ldr	r3, [r7, #12]
 80158b0:	687a      	ldr	r2, [r7, #4]
 80158b2:	605a      	str	r2, [r3, #4]
    pDataParams->bOpeMode       = RD_LIB_MODE_NFC;
 80158b4:	68fb      	ldr	r3, [r7, #12]
 80158b6:	2202      	movs	r2, #2
 80158b8:	749a      	strb	r2, [r3, #18]

    /* Reset protocol to defaults */
    return phpalI14443p4_Sw_ResetProtocol(pDataParams);
 80158ba:	68f8      	ldr	r0, [r7, #12]
 80158bc:	f000 f840 	bl	8015940 <phpalI14443p4_Sw_ResetProtocol>
 80158c0:	4603      	mov	r3, r0
}
 80158c2:	4618      	mov	r0, r3
 80158c4:	3710      	adds	r7, #16
 80158c6:	46bd      	mov	sp, r7
 80158c8:	bd80      	pop	{r7, pc}

080158ca <phpalI14443p4_Sw_SetProtocol>:
                                        uint8_t   bNad,
                                        uint8_t   bFwi,
                                        uint8_t   bFsdi,
                                        uint8_t   bFsci
                                        )
{
 80158ca:	b480      	push	{r7}
 80158cc:	b083      	sub	sp, #12
 80158ce:	af00      	add	r7, sp, #0
 80158d0:	6078      	str	r0, [r7, #4]
 80158d2:	4608      	mov	r0, r1
 80158d4:	4611      	mov	r1, r2
 80158d6:	461a      	mov	r2, r3
 80158d8:	4603      	mov	r3, r0
 80158da:	70fb      	strb	r3, [r7, #3]
 80158dc:	460b      	mov	r3, r1
 80158de:	70bb      	strb	r3, [r7, #2]
 80158e0:	4613      	mov	r3, r2
 80158e2:	707b      	strb	r3, [r7, #1]
    /* Rule A, ISO/IEC 14443-4:2008(E), init. Blocknumber to zero */
    pDataParams->bPcbBlockNum = 0;
 80158e4:	687b      	ldr	r3, [r7, #4]
 80158e6:	2200      	movs	r2, #0
 80158e8:	741a      	strb	r2, [r3, #16]

    /* Check parameters */
    if ((bCid > PHPAL_I14443P4_CID_MAX) ||
 80158ea:	78bb      	ldrb	r3, [r7, #2]
 80158ec:	2b0e      	cmp	r3, #14
 80158ee:	d808      	bhi.n	8015902 <phpalI14443p4_Sw_SetProtocol+0x38>
 80158f0:	7d3b      	ldrb	r3, [r7, #20]
 80158f2:	2b0e      	cmp	r3, #14
 80158f4:	d805      	bhi.n	8015902 <phpalI14443p4_Sw_SetProtocol+0x38>
        (bFwi > PHPAL_I14443P4_FWI_MAX) ||
 80158f6:	7e3b      	ldrb	r3, [r7, #24]
 80158f8:	2b0c      	cmp	r3, #12
 80158fa:	d802      	bhi.n	8015902 <phpalI14443p4_Sw_SetProtocol+0x38>
        (bFsdi > PHPAL_I14443P4_FRAMESIZE_MAX) ||
 80158fc:	7f3b      	ldrb	r3, [r7, #28]
 80158fe:	2b0c      	cmp	r3, #12
 8015900:	d902      	bls.n	8015908 <phpalI14443p4_Sw_SetProtocol+0x3e>
        (bFsci > PHPAL_I14443P4_FRAMESIZE_MAX))
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4);
 8015902:	f240 6321 	movw	r3, #1569	@ 0x621
 8015906:	e015      	b.n	8015934 <phpalI14443p4_Sw_SetProtocol+0x6a>
    }

    /* Apply parameters */
    pDataParams->bCidEnabled = bCidEnable;
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	78fa      	ldrb	r2, [r7, #3]
 801590c:	725a      	strb	r2, [r3, #9]
    pDataParams->bCid = bCid;
 801590e:	687b      	ldr	r3, [r7, #4]
 8015910:	78ba      	ldrb	r2, [r7, #2]
 8015912:	729a      	strb	r2, [r3, #10]
    pDataParams->bNadEnabled = bNadEnable;
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	787a      	ldrb	r2, [r7, #1]
 8015918:	72da      	strb	r2, [r3, #11]
    pDataParams->bNad = bNad;
 801591a:	687b      	ldr	r3, [r7, #4]
 801591c:	7c3a      	ldrb	r2, [r7, #16]
 801591e:	731a      	strb	r2, [r3, #12]
    pDataParams->bFwi = bFwi;
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	7d3a      	ldrb	r2, [r7, #20]
 8015924:	735a      	strb	r2, [r3, #13]
    pDataParams->bFsdi = bFsdi;
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	7e3a      	ldrb	r2, [r7, #24]
 801592a:	739a      	strb	r2, [r3, #14]
    pDataParams->bFsci = bFsci;
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	7f3a      	ldrb	r2, [r7, #28]
 8015930:	73da      	strb	r2, [r3, #15]

    return PH_ERR_SUCCESS;
 8015932:	2300      	movs	r3, #0
}
 8015934:	4618      	mov	r0, r3
 8015936:	370c      	adds	r7, #12
 8015938:	46bd      	mov	sp, r7
 801593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801593e:	4770      	bx	lr

08015940 <phpalI14443p4_Sw_ResetProtocol>:

phStatus_t phpalI14443p4_Sw_ResetProtocol(
    phpalI14443p4_Sw_DataParams_t * pDataParams
    )
{
 8015940:	b480      	push	{r7}
 8015942:	b083      	sub	sp, #12
 8015944:	af00      	add	r7, sp, #0
 8015946:	6078      	str	r0, [r7, #4]
    /* Set default state */
    pDataParams->bStateNow = PHPAL_I14443P4_SW_STATE_I_BLOCK_TX;
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	2201      	movs	r2, #1
 801594c:	721a      	strb	r2, [r3, #8]

    /* Rule A, ISO/IEC 14443-4:2008(E), init. Blocknumber to zero */
    pDataParams->bPcbBlockNum = 0;
 801594e:	687b      	ldr	r3, [r7, #4]
 8015950:	2200      	movs	r2, #0
 8015952:	741a      	strb	r2, [r3, #16]

    /* Apply default parameters */
    pDataParams->bCidEnabled        = 0x00;
 8015954:	687b      	ldr	r3, [r7, #4]
 8015956:	2200      	movs	r2, #0
 8015958:	725a      	strb	r2, [r3, #9]
    pDataParams->bCid               = 0x00;
 801595a:	687b      	ldr	r3, [r7, #4]
 801595c:	2200      	movs	r2, #0
 801595e:	729a      	strb	r2, [r3, #10]
    pDataParams->bNadEnabled        = 0x00;
 8015960:	687b      	ldr	r3, [r7, #4]
 8015962:	2200      	movs	r2, #0
 8015964:	72da      	strb	r2, [r3, #11]
    pDataParams->bNad               = 0x00;
 8015966:	687b      	ldr	r3, [r7, #4]
 8015968:	2200      	movs	r2, #0
 801596a:	731a      	strb	r2, [r3, #12]
    pDataParams->bFwi               = PHPAL_I14443P4_SW_FWI_DEFAULT;
 801596c:	687b      	ldr	r3, [r7, #4]
 801596e:	2204      	movs	r2, #4
 8015970:	735a      	strb	r2, [r3, #13]
    pDataParams->bFsdi              = 0x00;
 8015972:	687b      	ldr	r3, [r7, #4]
 8015974:	2200      	movs	r2, #0
 8015976:	739a      	strb	r2, [r3, #14]
    pDataParams->bFsci              = PHPAL_I14443P4_SW_FSCI_DEFAULT;
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	2202      	movs	r2, #2
 801597c:	73da      	strb	r2, [r3, #15]
    pDataParams->bMaxRetryCount     = PHPAL_I14443P4_SW_MAX_RETRIES_DEFAULT;
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	2202      	movs	r2, #2
 8015982:	745a      	strb	r2, [r3, #17]

    return PH_ERR_SUCCESS;
 8015984:	2300      	movs	r3, #0
}
 8015986:	4618      	mov	r0, r3
 8015988:	370c      	adds	r7, #12
 801598a:	46bd      	mov	sp, r7
 801598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015990:	4770      	bx	lr
	...

08015994 <phpalI14443p4_Sw_SetConfig>:
phStatus_t phpalI14443p4_Sw_SetConfig(
                                      phpalI14443p4_Sw_DataParams_t * pDataParams,
                                      uint16_t wConfig,
                                      uint16_t wValue
                                      )
{
 8015994:	b480      	push	{r7}
 8015996:	b083      	sub	sp, #12
 8015998:	af00      	add	r7, sp, #0
 801599a:	6078      	str	r0, [r7, #4]
 801599c:	460b      	mov	r3, r1
 801599e:	807b      	strh	r3, [r7, #2]
 80159a0:	4613      	mov	r3, r2
 80159a2:	803b      	strh	r3, [r7, #0]
    switch (wConfig)
 80159a4:	887b      	ldrh	r3, [r7, #2]
 80159a6:	2b06      	cmp	r3, #6
 80159a8:	d876      	bhi.n	8015a98 <phpalI14443p4_Sw_SetConfig+0x104>
 80159aa:	a201      	add	r2, pc, #4	@ (adr r2, 80159b0 <phpalI14443p4_Sw_SetConfig+0x1c>)
 80159ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80159b0:	080159d7 	.word	0x080159d7
 80159b4:	080159ed 	.word	0x080159ed
 80159b8:	08015a23 	.word	0x08015a23
 80159bc:	08015a4b 	.word	0x08015a4b
 80159c0:	08015a61 	.word	0x08015a61
 80159c4:	08015a8f 	.word	0x08015a8f
 80159c8:	080159cd 	.word	0x080159cd
    {
    case PHPAL_I14443P4_CONFIG_OPE_MODE:
        {
            pDataParams->bOpeMode = (uint8_t)wValue;
 80159cc:	883b      	ldrh	r3, [r7, #0]
 80159ce:	b2da      	uxtb	r2, r3
 80159d0:	687b      	ldr	r3, [r7, #4]
 80159d2:	749a      	strb	r2, [r3, #18]
            break;
 80159d4:	e063      	b.n	8015a9e <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    case PHPAL_I14443P4_CONFIG_BLOCKNO:
        {
            if (wValue == 0U)
 80159d6:	883b      	ldrh	r3, [r7, #0]
 80159d8:	2b00      	cmp	r3, #0
 80159da:	d103      	bne.n	80159e4 <phpalI14443p4_Sw_SetConfig+0x50>
            {
                pDataParams->bPcbBlockNum = 0;
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	2200      	movs	r2, #0
 80159e0:	741a      	strb	r2, [r3, #16]
            else
            {
                pDataParams->bPcbBlockNum = 1;
            }

            break;
 80159e2:	e05c      	b.n	8015a9e <phpalI14443p4_Sw_SetConfig+0x10a>
                pDataParams->bPcbBlockNum = 1;
 80159e4:	687b      	ldr	r3, [r7, #4]
 80159e6:	2201      	movs	r2, #1
 80159e8:	741a      	strb	r2, [r3, #16]
            break;
 80159ea:	e058      	b.n	8015a9e <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    case PHPAL_I14443P4_CONFIG_CID:
        {
            if (0U != (wValue & 0xFF00U))
 80159ec:	883b      	ldrh	r3, [r7, #0]
 80159ee:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80159f2:	2b00      	cmp	r3, #0
 80159f4:	d00e      	beq.n	8015a14 <phpalI14443p4_Sw_SetConfig+0x80>
            {
                if ((wValue & 0x00FFU) > PHPAL_I14443P4_CID_MAX)
 80159f6:	883b      	ldrh	r3, [r7, #0]
 80159f8:	b2db      	uxtb	r3, r3
 80159fa:	2b0e      	cmp	r3, #14
 80159fc:	d902      	bls.n	8015a04 <phpalI14443p4_Sw_SetConfig+0x70>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4);
 80159fe:	f240 6321 	movw	r3, #1569	@ 0x621
 8015a02:	e04d      	b.n	8015aa0 <phpalI14443p4_Sw_SetConfig+0x10c>
                }
                pDataParams->bCidEnabled = 1;
 8015a04:	687b      	ldr	r3, [r7, #4]
 8015a06:	2201      	movs	r2, #1
 8015a08:	725a      	strb	r2, [r3, #9]
                pDataParams->bCid = (uint8_t)(wValue);
 8015a0a:	883b      	ldrh	r3, [r7, #0]
 8015a0c:	b2da      	uxtb	r2, r3
 8015a0e:	687b      	ldr	r3, [r7, #4]
 8015a10:	729a      	strb	r2, [r3, #10]
            {
                pDataParams->bCidEnabled = 0;
                pDataParams->bCid = 0;
            }

            break;
 8015a12:	e044      	b.n	8015a9e <phpalI14443p4_Sw_SetConfig+0x10a>
                pDataParams->bCidEnabled = 0;
 8015a14:	687b      	ldr	r3, [r7, #4]
 8015a16:	2200      	movs	r2, #0
 8015a18:	725a      	strb	r2, [r3, #9]
                pDataParams->bCid = 0;
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	2200      	movs	r2, #0
 8015a1e:	729a      	strb	r2, [r3, #10]
            break;
 8015a20:	e03d      	b.n	8015a9e <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    case PHPAL_I14443P4_CONFIG_NAD:
        {
            if (0U != (wValue & 0xFF00U))
 8015a22:	883b      	ldrh	r3, [r7, #0]
 8015a24:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d007      	beq.n	8015a3c <phpalI14443p4_Sw_SetConfig+0xa8>
            {
                pDataParams->bNadEnabled = 1;
 8015a2c:	687b      	ldr	r3, [r7, #4]
 8015a2e:	2201      	movs	r2, #1
 8015a30:	72da      	strb	r2, [r3, #11]
                pDataParams->bNad = (uint8_t)(wValue);
 8015a32:	883b      	ldrh	r3, [r7, #0]
 8015a34:	b2da      	uxtb	r2, r3
 8015a36:	687b      	ldr	r3, [r7, #4]
 8015a38:	731a      	strb	r2, [r3, #12]
            {
                pDataParams->bNadEnabled = 0;
                pDataParams->bNad = 0;
            }

            break;
 8015a3a:	e030      	b.n	8015a9e <phpalI14443p4_Sw_SetConfig+0x10a>
                pDataParams->bNadEnabled = 0;
 8015a3c:	687b      	ldr	r3, [r7, #4]
 8015a3e:	2200      	movs	r2, #0
 8015a40:	72da      	strb	r2, [r3, #11]
                pDataParams->bNad = 0;
 8015a42:	687b      	ldr	r3, [r7, #4]
 8015a44:	2200      	movs	r2, #0
 8015a46:	731a      	strb	r2, [r3, #12]
            break;
 8015a48:	e029      	b.n	8015a9e <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    case PHPAL_I14443P4_CONFIG_FWI:
        {
            if (wValue > PHPAL_I14443P4_FWI_MAX)
 8015a4a:	883b      	ldrh	r3, [r7, #0]
 8015a4c:	2b0e      	cmp	r3, #14
 8015a4e:	d902      	bls.n	8015a56 <phpalI14443p4_Sw_SetConfig+0xc2>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4);
 8015a50:	f240 6321 	movw	r3, #1569	@ 0x621
 8015a54:	e024      	b.n	8015aa0 <phpalI14443p4_Sw_SetConfig+0x10c>
            }
            pDataParams->bFwi = (uint8_t)(wValue);
 8015a56:	883b      	ldrh	r3, [r7, #0]
 8015a58:	b2da      	uxtb	r2, r3
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	735a      	strb	r2, [r3, #13]
            break;
 8015a5e:	e01e      	b.n	8015a9e <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    case PHPAL_I14443P4_CONFIG_FSI:
        {
            if (((wValue >> 8U) > PHPAL_I14443P4_FRAMESIZE_MAX) ||
 8015a60:	883b      	ldrh	r3, [r7, #0]
 8015a62:	0a1b      	lsrs	r3, r3, #8
 8015a64:	b29b      	uxth	r3, r3
 8015a66:	2b0c      	cmp	r3, #12
 8015a68:	d803      	bhi.n	8015a72 <phpalI14443p4_Sw_SetConfig+0xde>
                ((wValue & 0xFFU) > PHPAL_I14443P4_FRAMESIZE_MAX))
 8015a6a:	883b      	ldrh	r3, [r7, #0]
 8015a6c:	b2db      	uxtb	r3, r3
            if (((wValue >> 8U) > PHPAL_I14443P4_FRAMESIZE_MAX) ||
 8015a6e:	2b0c      	cmp	r3, #12
 8015a70:	d902      	bls.n	8015a78 <phpalI14443p4_Sw_SetConfig+0xe4>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4);
 8015a72:	f240 6321 	movw	r3, #1569	@ 0x621
 8015a76:	e013      	b.n	8015aa0 <phpalI14443p4_Sw_SetConfig+0x10c>
            }

            pDataParams->bFsdi = (uint8_t)(wValue >> 8U);
 8015a78:	883b      	ldrh	r3, [r7, #0]
 8015a7a:	0a1b      	lsrs	r3, r3, #8
 8015a7c:	b29b      	uxth	r3, r3
 8015a7e:	b2da      	uxtb	r2, r3
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	739a      	strb	r2, [r3, #14]
            pDataParams->bFsci = (uint8_t)(wValue);
 8015a84:	883b      	ldrh	r3, [r7, #0]
 8015a86:	b2da      	uxtb	r2, r3
 8015a88:	687b      	ldr	r3, [r7, #4]
 8015a8a:	73da      	strb	r2, [r3, #15]
            break;
 8015a8c:	e007      	b.n	8015a9e <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    case PHPAL_I14443P4_CONFIG_MAXRETRYCOUNT:
        {
            pDataParams->bMaxRetryCount = (uint8_t)(wValue);
 8015a8e:	883b      	ldrh	r3, [r7, #0]
 8015a90:	b2da      	uxtb	r2, r3
 8015a92:	687b      	ldr	r3, [r7, #4]
 8015a94:	745a      	strb	r2, [r3, #17]
            break;
 8015a96:	e002      	b.n	8015a9e <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    default:
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_ISO14443P4);
 8015a98:	f240 6323 	movw	r3, #1571	@ 0x623
 8015a9c:	e000      	b.n	8015aa0 <phpalI14443p4_Sw_SetConfig+0x10c>
        }
    }

    return PH_ERR_SUCCESS;
 8015a9e:	2300      	movs	r3, #0
}
 8015aa0:	4618      	mov	r0, r3
 8015aa2:	370c      	adds	r7, #12
 8015aa4:	46bd      	mov	sp, r7
 8015aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aaa:	4770      	bx	lr

08015aac <phpalI14443p4a_Sw_Init>:
phStatus_t phpalI14443p4a_Sw_Init(
                                  phpalI14443p4a_Sw_DataParams_t * pDataParams,
                                  uint16_t wSizeOfDataParams,
                                  void * pHalDataParams
                                  )
{
 8015aac:	b480      	push	{r7}
 8015aae:	b085      	sub	sp, #20
 8015ab0:	af00      	add	r7, sp, #0
 8015ab2:	60f8      	str	r0, [r7, #12]
 8015ab4:	460b      	mov	r3, r1
 8015ab6:	607a      	str	r2, [r7, #4]
 8015ab8:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalI14443p4a_Sw_DataParams_t) != wSizeOfDataParams)
 8015aba:	897b      	ldrh	r3, [r7, #10]
 8015abc:	2b14      	cmp	r3, #20
 8015abe:	d002      	beq.n	8015ac6 <phpalI14443p4a_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_ISO14443P4A);
 8015ac0:	f44f 63a4 	mov.w	r3, #1312	@ 0x520
 8015ac4:	e032      	b.n	8015b2c <phpalI14443p4a_Sw_Init+0x80>
    }
    PH_ASSERT_NULL (pDataParams);
 8015ac6:	68fb      	ldr	r3, [r7, #12]
 8015ac8:	2b00      	cmp	r3, #0
 8015aca:	d101      	bne.n	8015ad0 <phpalI14443p4a_Sw_Init+0x24>
 8015acc:	2321      	movs	r3, #33	@ 0x21
 8015ace:	e02d      	b.n	8015b2c <phpalI14443p4a_Sw_Init+0x80>
    PH_ASSERT_NULL (pHalDataParams);
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	d101      	bne.n	8015ada <phpalI14443p4a_Sw_Init+0x2e>
 8015ad6:	2321      	movs	r3, #33	@ 0x21
 8015ad8:	e028      	b.n	8015b2c <phpalI14443p4a_Sw_Init+0x80>

    /* init private data */
    pDataParams->wId            = PH_COMP_PAL_ISO14443P4A | PHPAL_I14443P4A_SW_ID;
 8015ada:	68fb      	ldr	r3, [r7, #12]
 8015adc:	f240 5201 	movw	r2, #1281	@ 0x501
 8015ae0:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams = pHalDataParams;
 8015ae2:	68fb      	ldr	r3, [r7, #12]
 8015ae4:	687a      	ldr	r2, [r7, #4]
 8015ae6:	605a      	str	r2, [r3, #4]
    pDataParams->bCidSupported  = PH_OFF;
 8015ae8:	68fb      	ldr	r3, [r7, #12]
 8015aea:	2200      	movs	r2, #0
 8015aec:	721a      	strb	r2, [r3, #8]
    pDataParams->bNadSupported  = PH_OFF;
 8015aee:	68fb      	ldr	r3, [r7, #12]
 8015af0:	2200      	movs	r2, #0
 8015af2:	725a      	strb	r2, [r3, #9]
    pDataParams->bCid           = 0x00;
 8015af4:	68fb      	ldr	r3, [r7, #12]
 8015af6:	2200      	movs	r2, #0
 8015af8:	729a      	strb	r2, [r3, #10]
    pDataParams->bBitRateCaps   = 0x00;
 8015afa:	68fb      	ldr	r3, [r7, #12]
 8015afc:	2200      	movs	r2, #0
 8015afe:	72da      	strb	r2, [r3, #11]
    pDataParams->bFwi           = PHPAL_I14443P4A_SW_FWI_DEFAULT;
 8015b00:	68fb      	ldr	r3, [r7, #12]
 8015b02:	2204      	movs	r2, #4
 8015b04:	731a      	strb	r2, [r3, #12]
    pDataParams->bFsci          = PHPAL_I14443P4A_SW_FSCI_DEFAULT;
 8015b06:	68fb      	ldr	r3, [r7, #12]
 8015b08:	2202      	movs	r2, #2
 8015b0a:	735a      	strb	r2, [r3, #13]
    pDataParams->bFsdi          = 0x00;
 8015b0c:	68fb      	ldr	r3, [r7, #12]
 8015b0e:	2200      	movs	r2, #0
 8015b10:	739a      	strb	r2, [r3, #14]
    pDataParams->bDri           = 0x00;
 8015b12:	68fb      	ldr	r3, [r7, #12]
 8015b14:	2200      	movs	r2, #0
 8015b16:	73da      	strb	r2, [r3, #15]
    pDataParams->bDsi           = 0x00;
 8015b18:	68fb      	ldr	r3, [r7, #12]
 8015b1a:	2200      	movs	r2, #0
 8015b1c:	741a      	strb	r2, [r3, #16]
    pDataParams->bOpeMode       = RD_LIB_MODE_NFC;
 8015b1e:	68fb      	ldr	r3, [r7, #12]
 8015b20:	2202      	movs	r2, #2
 8015b22:	745a      	strb	r2, [r3, #17]
    pDataParams->bRetryCount    = PHPAL_I14443P4A_RATS_RETRY_MAX;
 8015b24:	68fb      	ldr	r3, [r7, #12]
 8015b26:	2201      	movs	r2, #1
 8015b28:	749a      	strb	r2, [r3, #18]

    return PH_ERR_SUCCESS;
 8015b2a:	2300      	movs	r3, #0
}
 8015b2c:	4618      	mov	r0, r3
 8015b2e:	3714      	adds	r7, #20
 8015b30:	46bd      	mov	sp, r7
 8015b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b36:	4770      	bx	lr

08015b38 <phpalI14443p4a_Sw_SetConfig>:
phStatus_t phpalI14443p4a_Sw_SetConfig(
                                       phpalI14443p4a_Sw_DataParams_t * pDataParams,
                                       uint16_t wConfig,
                                       uint16_t wValue
                                     )
{
 8015b38:	b480      	push	{r7}
 8015b3a:	b083      	sub	sp, #12
 8015b3c:	af00      	add	r7, sp, #0
 8015b3e:	6078      	str	r0, [r7, #4]
 8015b40:	460b      	mov	r3, r1
 8015b42:	807b      	strh	r3, [r7, #2]
 8015b44:	4613      	mov	r3, r2
 8015b46:	803b      	strh	r3, [r7, #0]
   switch (wConfig)
 8015b48:	887b      	ldrh	r3, [r7, #2]
 8015b4a:	2b01      	cmp	r3, #1
 8015b4c:	d002      	beq.n	8015b54 <phpalI14443p4a_Sw_SetConfig+0x1c>
 8015b4e:	2b02      	cmp	r3, #2
 8015b50:	d005      	beq.n	8015b5e <phpalI14443p4a_Sw_SetConfig+0x26>
 8015b52:	e014      	b.n	8015b7e <phpalI14443p4a_Sw_SetConfig+0x46>
   {
   /* Emvco: To Define Running Mode for RdLib: Either NFC, EMVCO or ISO */
   case PHPAL_I14443P4A_CONFIG_OPE_MODE:
   {
      pDataParams->bOpeMode = (uint8_t)wValue;
 8015b54:	883b      	ldrh	r3, [r7, #0]
 8015b56:	b2da      	uxtb	r2, r3
 8015b58:	687b      	ldr	r3, [r7, #4]
 8015b5a:	745a      	strb	r2, [r3, #17]
      break;
 8015b5c:	e012      	b.n	8015b84 <phpalI14443p4a_Sw_SetConfig+0x4c>
   }

   case PHPAL_I14443P4A_CONFIG_RATS_RETRY_COUNT:
   {
      if(!(((wValue & 0xFFU) == PHPAL_I14443P4A_RATS_RETRY_MIN) ||
 8015b5e:	883b      	ldrh	r3, [r7, #0]
 8015b60:	b2db      	uxtb	r3, r3
 8015b62:	2b00      	cmp	r3, #0
 8015b64:	d006      	beq.n	8015b74 <phpalI14443p4a_Sw_SetConfig+0x3c>
                  ((wValue & 0xFFU) == PHPAL_I14443P4A_RATS_RETRY_MAX)))
 8015b66:	883b      	ldrh	r3, [r7, #0]
 8015b68:	b2db      	uxtb	r3, r3
      if(!(((wValue & 0xFFU) == PHPAL_I14443P4A_RATS_RETRY_MIN) ||
 8015b6a:	2b01      	cmp	r3, #1
 8015b6c:	d002      	beq.n	8015b74 <phpalI14443p4a_Sw_SetConfig+0x3c>
      {
         return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8015b6e:	f240 5321 	movw	r3, #1313	@ 0x521
 8015b72:	e008      	b.n	8015b86 <phpalI14443p4a_Sw_SetConfig+0x4e>
      }

      pDataParams->bRetryCount = (uint8_t)wValue;
 8015b74:	883b      	ldrh	r3, [r7, #0]
 8015b76:	b2da      	uxtb	r2, r3
 8015b78:	687b      	ldr	r3, [r7, #4]
 8015b7a:	749a      	strb	r2, [r3, #18]
      break;
 8015b7c:	e002      	b.n	8015b84 <phpalI14443p4a_Sw_SetConfig+0x4c>
   }

   default:
      return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8015b7e:	f240 5323 	movw	r3, #1315	@ 0x523
 8015b82:	e000      	b.n	8015b86 <phpalI14443p4a_Sw_SetConfig+0x4e>
   }

   return PH_ERR_SUCCESS;
 8015b84:	2300      	movs	r3, #0
}
 8015b86:	4618      	mov	r0, r3
 8015b88:	370c      	adds	r7, #12
 8015b8a:	46bd      	mov	sp, r7
 8015b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b90:	4770      	bx	lr
	...

08015b94 <phpalI14443p4a_Sw_GetConfig>:
phStatus_t phpalI14443p4a_Sw_GetConfig(
                                       phpalI14443p4a_Sw_DataParams_t * pDataParams,
                                       uint16_t wConfig,
                                       uint16_t *pValue
                                     )
{
 8015b94:	b480      	push	{r7}
 8015b96:	b085      	sub	sp, #20
 8015b98:	af00      	add	r7, sp, #0
 8015b9a:	60f8      	str	r0, [r7, #12]
 8015b9c:	460b      	mov	r3, r1
 8015b9e:	607a      	str	r2, [r7, #4]
 8015ba0:	817b      	strh	r3, [r7, #10]
    switch (wConfig)
 8015ba2:	897b      	ldrh	r3, [r7, #10]
 8015ba4:	3b01      	subs	r3, #1
 8015ba6:	2b03      	cmp	r3, #3
 8015ba8:	d822      	bhi.n	8015bf0 <phpalI14443p4a_Sw_GetConfig+0x5c>
 8015baa:	a201      	add	r2, pc, #4	@ (adr r2, 8015bb0 <phpalI14443p4a_Sw_GetConfig+0x1c>)
 8015bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015bb0:	08015bc1 	.word	0x08015bc1
 8015bb4:	08015bcd 	.word	0x08015bcd
 8015bb8:	08015bd9 	.word	0x08015bd9
 8015bbc:	08015be5 	.word	0x08015be5
    {
    case PHPAL_I14443P4A_CONFIG_OPE_MODE:
        *pValue = (uint16_t)pDataParams->bOpeMode;
 8015bc0:	68fb      	ldr	r3, [r7, #12]
 8015bc2:	7c5b      	ldrb	r3, [r3, #17]
 8015bc4:	461a      	mov	r2, r3
 8015bc6:	687b      	ldr	r3, [r7, #4]
 8015bc8:	801a      	strh	r2, [r3, #0]
        break;
 8015bca:	e014      	b.n	8015bf6 <phpalI14443p4a_Sw_GetConfig+0x62>

    case PHPAL_I14443P4A_CONFIG_RATS_RETRY_COUNT:
        *pValue = (uint16_t)pDataParams->bRetryCount;
 8015bcc:	68fb      	ldr	r3, [r7, #12]
 8015bce:	7c9b      	ldrb	r3, [r3, #18]
 8015bd0:	461a      	mov	r2, r3
 8015bd2:	687b      	ldr	r3, [r7, #4]
 8015bd4:	801a      	strh	r2, [r3, #0]
        break;
 8015bd6:	e00e      	b.n	8015bf6 <phpalI14443p4a_Sw_GetConfig+0x62>

    case PHPAL_I14443P4A_CONFIG_DRI:
        *pValue = (uint16_t)pDataParams->bDri;
 8015bd8:	68fb      	ldr	r3, [r7, #12]
 8015bda:	7bdb      	ldrb	r3, [r3, #15]
 8015bdc:	461a      	mov	r2, r3
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	801a      	strh	r2, [r3, #0]
        break;
 8015be2:	e008      	b.n	8015bf6 <phpalI14443p4a_Sw_GetConfig+0x62>

    case PHPAL_I14443P4A_CONFIG_DSI:
        *pValue = (uint16_t)pDataParams->bDsi;
 8015be4:	68fb      	ldr	r3, [r7, #12]
 8015be6:	7c1b      	ldrb	r3, [r3, #16]
 8015be8:	461a      	mov	r2, r3
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	801a      	strh	r2, [r3, #0]
        break;
 8015bee:	e002      	b.n	8015bf6 <phpalI14443p4a_Sw_GetConfig+0x62>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8015bf0:	f240 5323 	movw	r3, #1315	@ 0x523
 8015bf4:	e000      	b.n	8015bf8 <phpalI14443p4a_Sw_GetConfig+0x64>
    }

    return PH_ERR_SUCCESS;
 8015bf6:	2300      	movs	r3, #0
}
 8015bf8:	4618      	mov	r0, r3
 8015bfa:	3714      	adds	r7, #20
 8015bfc:	46bd      	mov	sp, r7
 8015bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c02:	4770      	bx	lr
 8015c04:	0000      	movs	r0, r0
	...

08015c08 <phpalI14443p4a_Sw_Rats>:
                                  phpalI14443p4a_Sw_DataParams_t * pDataParams,
                                  uint8_t bFsdi,
                                  uint8_t bCid,
                                  uint8_t * pAts
                                  )
{
 8015c08:	b5b0      	push	{r4, r5, r7, lr}
 8015c0a:	b08e      	sub	sp, #56	@ 0x38
 8015c0c:	af02      	add	r7, sp, #8
 8015c0e:	60f8      	str	r0, [r7, #12]
 8015c10:	607b      	str	r3, [r7, #4]
 8015c12:	460b      	mov	r3, r1
 8015c14:	72fb      	strb	r3, [r7, #11]
 8015c16:	4613      	mov	r3, r2
 8015c18:	72bb      	strb	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM cmd[2];
    uint16_t    PH_MEMLOC_REM wCmdLength = 0;
 8015c1a:	2300      	movs	r3, #0
 8015c1c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t     PH_MEMLOC_REM bAtsIndex;
    uint8_t     PH_MEMLOC_REM bSfgi;
    uint32_t    PH_MEMLOC_REM dwSfgt;
    uint32_t    PH_MEMLOC_REM dwFwt;
    float32_t   PH_MEMLOC_REM fDelay;
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8015c1e:	2300      	movs	r3, #0
 8015c20:	617b      	str	r3, [r7, #20]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8015c22:	2300      	movs	r3, #0
 8015c24:	827b      	strh	r3, [r7, #18]

    /* Parameter check */
    if(pDataParams->bOpeMode != RD_LIB_MODE_NFC)
 8015c26:	68fb      	ldr	r3, [r7, #12]
 8015c28:	7c5b      	ldrb	r3, [r3, #17]
 8015c2a:	2b02      	cmp	r3, #2
 8015c2c:	d012      	beq.n	8015c54 <phpalI14443p4a_Sw_Rats+0x4c>
    {
        if ((bFsdi > PHPAL_I14443P4A_FRAMESIZE_MAX) || (bCid > 14U))
 8015c2e:	7afb      	ldrb	r3, [r7, #11]
 8015c30:	2b0c      	cmp	r3, #12
 8015c32:	d802      	bhi.n	8015c3a <phpalI14443p4a_Sw_Rats+0x32>
 8015c34:	7abb      	ldrb	r3, [r7, #10]
 8015c36:	2b0e      	cmp	r3, #14
 8015c38:	d902      	bls.n	8015c40 <phpalI14443p4a_Sw_Rats+0x38>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8015c3a:	f240 5321 	movw	r3, #1313	@ 0x521
 8015c3e:	e2c5      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
        }
        if ((bFsdi < PHPAL_I14443P4A_EMVCO_FRAMESIZE_MIN) && (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO))
 8015c40:	7afb      	ldrb	r3, [r7, #11]
 8015c42:	2b07      	cmp	r3, #7
 8015c44:	d80f      	bhi.n	8015c66 <phpalI14443p4a_Sw_Rats+0x5e>
 8015c46:	68fb      	ldr	r3, [r7, #12]
 8015c48:	7c5b      	ldrb	r3, [r3, #17]
 8015c4a:	2b01      	cmp	r3, #1
 8015c4c:	d10b      	bne.n	8015c66 <phpalI14443p4a_Sw_Rats+0x5e>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8015c4e:	f240 5321 	movw	r3, #1313	@ 0x521
 8015c52:	e2bb      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
        }
    }
    else
    {
        if ((bFsdi > PHPAL_I14443P4A_NFC_FRAMESIZE_MAX) || (bCid > 14U))
 8015c54:	7afb      	ldrb	r3, [r7, #11]
 8015c56:	2b08      	cmp	r3, #8
 8015c58:	d802      	bhi.n	8015c60 <phpalI14443p4a_Sw_Rats+0x58>
 8015c5a:	7abb      	ldrb	r3, [r7, #10]
 8015c5c:	2b0e      	cmp	r3, #14
 8015c5e:	d902      	bls.n	8015c66 <phpalI14443p4a_Sw_Rats+0x5e>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8015c60:	f240 5321 	movw	r3, #1313	@ 0x521
 8015c64:	e2b2      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
        }
    }

    /* Set Activation timeout */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8015c66:	68fb      	ldr	r3, [r7, #12]
 8015c68:	685b      	ldr	r3, [r3, #4]
 8015c6a:	f241 42e2 	movw	r2, #5346	@ 0x14e2
 8015c6e:	210d      	movs	r1, #13
 8015c70:	4618      	mov	r0, r3
 8015c72:	f7f8 fbd9 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8015c76:	4603      	mov	r3, r0
 8015c78:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015c7a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015c7c:	2b00      	cmp	r3, #0
 8015c7e:	d001      	beq.n	8015c84 <phpalI14443p4a_Sw_Rats+0x7c>
 8015c80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015c82:	e2a3      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
        PHPAL_I14443P4A_SW_FWT_ACTIVATION_US + PHPAL_I14443P4A_SW_EXT_TIME_US));

    /* Send Rats command */
    cmd[0] = PHPAL_I14443P4A_SW_RATS;
 8015c84:	23e0      	movs	r3, #224	@ 0xe0
 8015c86:	763b      	strb	r3, [r7, #24]
    cmd[1] = (uint8_t)(((bFsdi << 4U) & 0xF0U) | (bCid & 0x0FU));
 8015c88:	7afb      	ldrb	r3, [r7, #11]
 8015c8a:	011b      	lsls	r3, r3, #4
 8015c8c:	b2da      	uxtb	r2, r3
 8015c8e:	7abb      	ldrb	r3, [r7, #10]
 8015c90:	f003 030f 	and.w	r3, r3, #15
 8015c94:	b2db      	uxtb	r3, r3
 8015c96:	4313      	orrs	r3, r2
 8015c98:	b2db      	uxtb	r3, r3
 8015c9a:	767b      	strb	r3, [r7, #25]

    status = phhalHw_Exchange(
 8015c9c:	68fb      	ldr	r3, [r7, #12]
 8015c9e:	6858      	ldr	r0, [r3, #4]
 8015ca0:	f107 0218 	add.w	r2, r7, #24
 8015ca4:	f107 0312 	add.w	r3, r7, #18
 8015ca8:	9301      	str	r3, [sp, #4]
 8015caa:	f107 0314 	add.w	r3, r7, #20
 8015cae:	9300      	str	r3, [sp, #0]
 8015cb0:	2302      	movs	r3, #2
 8015cb2:	2100      	movs	r1, #0
 8015cb4:	f7f8 f802 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8015cb8:	4603      	mov	r3, r0
 8015cba:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        &wRespLength);

    /* check and perform re-transmission of RATS in case of Transmission or Timeout error
     * Nfc Digital Specification ver 1.1, Req 13.7.1.1
     */
    bAtsIndex = pDataParams->bRetryCount;
 8015cbc:	68fb      	ldr	r3, [r7, #12]
 8015cbe:	7c9b      	ldrb	r3, [r3, #18]
 8015cc0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    while((bAtsIndex > 0U) && (PH_ERR_SUCCESS != (status & PH_ERR_MASK)))
 8015cc4:	e031      	b.n	8015d2a <phpalI14443p4a_Sw_Rats+0x122>
    {
        /* Return error other than Timeout or Noise Error */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 8015cc6:	68fb      	ldr	r3, [r7, #12]
 8015cc8:	7c5b      	ldrb	r3, [r3, #17]
 8015cca:	2b01      	cmp	r3, #1
 8015ccc:	d118      	bne.n	8015d00 <phpalI14443p4a_Sw_Rats+0xf8>
        {
            if((((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) || ((status & PH_ERR_MASK) == PH_ERR_NOISE_ERROR)))
 8015cce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015cd0:	b2db      	uxtb	r3, r3
 8015cd2:	2b01      	cmp	r3, #1
 8015cd4:	d003      	beq.n	8015cde <phpalI14443p4a_Sw_Rats+0xd6>
 8015cd6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015cd8:	b2db      	uxtb	r3, r3
 8015cda:	2b11      	cmp	r3, #17
 8015cdc:	d10e      	bne.n	8015cfc <phpalI14443p4a_Sw_Rats+0xf4>
            {
                /* Wait for at least Tmin retransmission delay. */
                PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 8015cde:	68fb      	ldr	r3, [r7, #12]
 8015ce0:	685b      	ldr	r3, [r3, #4]
 8015ce2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8015ce6:	2100      	movs	r1, #0
 8015ce8:	4618      	mov	r0, r3
 8015cea:	f7f8 fae3 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8015cee:	4603      	mov	r3, r0
 8015cf0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8015cf2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015cf4:	2b00      	cmp	r3, #0
 8015cf6:	d003      	beq.n	8015d00 <phpalI14443p4a_Sw_Rats+0xf8>
 8015cf8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015cfa:	e267      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
                    PHHAL_HW_TIME_MICROSECONDS,
                    PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));
            }
            else
            {
                return status;
 8015cfc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015cfe:	e265      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
            }
        }

        /* Emvco: case_id TA313, TA307_X, TA306_10-15, TA340_1 */
        status = phhalHw_Exchange(
 8015d00:	68fb      	ldr	r3, [r7, #12]
 8015d02:	6858      	ldr	r0, [r3, #4]
 8015d04:	f107 0218 	add.w	r2, r7, #24
 8015d08:	f107 0312 	add.w	r3, r7, #18
 8015d0c:	9301      	str	r3, [sp, #4]
 8015d0e:	f107 0314 	add.w	r3, r7, #20
 8015d12:	9300      	str	r3, [sp, #0]
 8015d14:	2302      	movs	r3, #2
 8015d16:	2100      	movs	r1, #0
 8015d18:	f7f7 ffd0 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8015d1c:	4603      	mov	r3, r0
 8015d1e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            cmd,
            2,
            &pResp,
            &wRespLength);

        bAtsIndex--;
 8015d20:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015d24:	3b01      	subs	r3, #1
 8015d26:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    while((bAtsIndex > 0U) && (PH_ERR_SUCCESS != (status & PH_ERR_MASK)))
 8015d2a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d003      	beq.n	8015d3a <phpalI14443p4a_Sw_Rats+0x132>
 8015d32:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015d34:	b2db      	uxtb	r3, r3
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	d1c5      	bne.n	8015cc6 <phpalI14443p4a_Sw_Rats+0xbe>
    }

    if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 8015d3a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015d3c:	b2db      	uxtb	r3, r3
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	f040 81c5 	bne.w	80160ce <phpalI14443p4a_Sw_Rats+0x4c6>
    {
        /* Check for protocol error */
        if (((uint8_t)wRespLength != pResp[0]) || (wRespLength < 1U))
 8015d44:	8a7b      	ldrh	r3, [r7, #18]
 8015d46:	b2da      	uxtb	r2, r3
 8015d48:	697b      	ldr	r3, [r7, #20]
 8015d4a:	781b      	ldrb	r3, [r3, #0]
 8015d4c:	429a      	cmp	r2, r3
 8015d4e:	d102      	bne.n	8015d56 <phpalI14443p4a_Sw_Rats+0x14e>
 8015d50:	8a7b      	ldrh	r3, [r7, #18]
 8015d52:	2b00      	cmp	r3, #0
 8015d54:	d102      	bne.n	8015d5c <phpalI14443p4a_Sw_Rats+0x154>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4A);
 8015d56:	f240 5306 	movw	r3, #1286	@ 0x506
 8015d5a:	e237      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
        }

        /* Copy ATS buffer */
        (void)memcpy(pAts, pResp, wRespLength);
 8015d5c:	697b      	ldr	r3, [r7, #20]
 8015d5e:	8a7a      	ldrh	r2, [r7, #18]
 8015d60:	4619      	mov	r1, r3
 8015d62:	6878      	ldr	r0, [r7, #4]
 8015d64:	f009 f90d 	bl	801ef82 <memcpy>

        /* Set default values */
        if (pDataParams->bOpeMode != RD_LIB_MODE_ISO)
 8015d68:	68fb      	ldr	r3, [r7, #12]
 8015d6a:	7c5b      	ldrb	r3, [r3, #17]
 8015d6c:	2b03      	cmp	r3, #3
 8015d6e:	d006      	beq.n	8015d7e <phpalI14443p4a_Sw_Rats+0x176>
        {
            pDataParams->bCidSupported = PH_OFF;
 8015d70:	68fb      	ldr	r3, [r7, #12]
 8015d72:	2200      	movs	r2, #0
 8015d74:	721a      	strb	r2, [r3, #8]
            pDataParams->bCid          = 0x00;
 8015d76:	68fb      	ldr	r3, [r7, #12]
 8015d78:	2200      	movs	r2, #0
 8015d7a:	729a      	strb	r2, [r3, #10]
 8015d7c:	e005      	b.n	8015d8a <phpalI14443p4a_Sw_Rats+0x182>
        }
        else
        {
            pDataParams->bCidSupported  = PH_ON;
 8015d7e:	68fb      	ldr	r3, [r7, #12]
 8015d80:	2201      	movs	r2, #1
 8015d82:	721a      	strb	r2, [r3, #8]
            pDataParams->bCid           = bCid;
 8015d84:	68fb      	ldr	r3, [r7, #12]
 8015d86:	7aba      	ldrb	r2, [r7, #10]
 8015d88:	729a      	strb	r2, [r3, #10]
        }
        pDataParams->bNadSupported  = PH_OFF;
 8015d8a:	68fb      	ldr	r3, [r7, #12]
 8015d8c:	2200      	movs	r2, #0
 8015d8e:	725a      	strb	r2, [r3, #9]
        pDataParams->bBitRateCaps   = 0x00;
 8015d90:	68fb      	ldr	r3, [r7, #12]
 8015d92:	2200      	movs	r2, #0
 8015d94:	72da      	strb	r2, [r3, #11]
        pDataParams->bFwi           = PHPAL_I14443P4A_SW_FWI_DEFAULT;
 8015d96:	68fb      	ldr	r3, [r7, #12]
 8015d98:	2204      	movs	r2, #4
 8015d9a:	731a      	strb	r2, [r3, #12]
        pDataParams->bFsdi          = bFsdi;
 8015d9c:	68fb      	ldr	r3, [r7, #12]
 8015d9e:	7afa      	ldrb	r2, [r7, #11]
 8015da0:	739a      	strb	r2, [r3, #14]
        pDataParams->bFsci          = PHPAL_I14443P4A_SW_FSCI_DEFAULT;
 8015da2:	68fb      	ldr	r3, [r7, #12]
 8015da4:	2202      	movs	r2, #2
 8015da6:	735a      	strb	r2, [r3, #13]
        pDataParams->bDri           = 0x00;
 8015da8:	68fb      	ldr	r3, [r7, #12]
 8015daa:	2200      	movs	r2, #0
 8015dac:	73da      	strb	r2, [r3, #15]
        pDataParams->bDsi           = 0x00;
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	2200      	movs	r2, #0
 8015db2:	741a      	strb	r2, [r3, #16]
        bSfgi                       = PHPAL_I14443P4A_SW_SFGI_DEFAULT;
 8015db4:	2300      	movs	r3, #0
 8015db6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

        /* Retrieve ATS information */
        /* Start parsing with T0 byte */
        bAtsIndex = PHPAL_I14443P4A_SW_ATS_T0;
 8015dba:	2301      	movs	r3, #1
 8015dbc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

        /* Parse T0/TA/TB/TC */
        if (wRespLength > 1U)
 8015dc0:	8a7b      	ldrh	r3, [r7, #18]
 8015dc2:	2b01      	cmp	r3, #1
 8015dc4:	f240 80ba 	bls.w	8015f3c <phpalI14443p4a_Sw_Rats+0x334>
        {
            /* Parse T0 */
            pDataParams->bFsci = pAts[bAtsIndex] & 0x0FU;
 8015dc8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015dcc:	687a      	ldr	r2, [r7, #4]
 8015dce:	4413      	add	r3, r2
 8015dd0:	781b      	ldrb	r3, [r3, #0]
 8015dd2:	f003 030f 	and.w	r3, r3, #15
 8015dd6:	b2da      	uxtb	r2, r3
 8015dd8:	68fb      	ldr	r3, [r7, #12]
 8015dda:	735a      	strb	r2, [r3, #13]
            if(pDataParams->bOpeMode != RD_LIB_MODE_NFC)
 8015ddc:	68fb      	ldr	r3, [r7, #12]
 8015dde:	7c5b      	ldrb	r3, [r3, #17]
 8015de0:	2b02      	cmp	r3, #2
 8015de2:	d007      	beq.n	8015df4 <phpalI14443p4a_Sw_Rats+0x1ec>
            {
                if (pDataParams->bFsci > PHPAL_I14443P4A_FRAMESIZE_MAX)
 8015de4:	68fb      	ldr	r3, [r7, #12]
 8015de6:	7b5b      	ldrb	r3, [r3, #13]
 8015de8:	2b0c      	cmp	r3, #12
 8015dea:	d90a      	bls.n	8015e02 <phpalI14443p4a_Sw_Rats+0x1fa>
                {
                    pDataParams->bFsci = PHPAL_I14443P4A_FRAMESIZE_MAX;
 8015dec:	68fb      	ldr	r3, [r7, #12]
 8015dee:	220c      	movs	r2, #12
 8015df0:	735a      	strb	r2, [r3, #13]
 8015df2:	e006      	b.n	8015e02 <phpalI14443p4a_Sw_Rats+0x1fa>
                }
            }
            else
            {   /* Nfc: Digital Specification Ver 1.1 Table 59 */
                if (pDataParams->bFsci > PHPAL_I14443P4A_NFC_FRAMESIZE_MAX)
 8015df4:	68fb      	ldr	r3, [r7, #12]
 8015df6:	7b5b      	ldrb	r3, [r3, #13]
 8015df8:	2b08      	cmp	r3, #8
 8015dfa:	d902      	bls.n	8015e02 <phpalI14443p4a_Sw_Rats+0x1fa>
                {
                    pDataParams->bFsci = PHPAL_I14443P4A_NFC_FRAMESIZE_MAX;
 8015dfc:	68fb      	ldr	r3, [r7, #12]
 8015dfe:	2208      	movs	r2, #8
 8015e00:	735a      	strb	r2, [r3, #13]
                }
            }

            bAtsIndex++;
 8015e02:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015e06:	3301      	adds	r3, #1
 8015e08:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

            /* Parse TA(1) */
            if (0U != (pAts[PHPAL_I14443P4A_SW_ATS_T0] & PHPAL_I14443P4A_SW_ATS_TA1_PRESENT))
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	3301      	adds	r3, #1
 8015e10:	781b      	ldrb	r3, [r3, #0]
 8015e12:	f003 0310 	and.w	r3, r3, #16
 8015e16:	2b00      	cmp	r3, #0
 8015e18:	d021      	beq.n	8015e5e <phpalI14443p4a_Sw_Rats+0x256>
            {
                /* Check for protocol error */
                if (wRespLength <= bAtsIndex)
 8015e1a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015e1e:	b29a      	uxth	r2, r3
 8015e20:	8a7b      	ldrh	r3, [r7, #18]
 8015e22:	429a      	cmp	r2, r3
 8015e24:	d302      	bcc.n	8015e2c <phpalI14443p4a_Sw_Rats+0x224>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4A);
 8015e26:	f240 5306 	movw	r3, #1286	@ 0x506
 8015e2a:	e1cf      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
                }

                /* Check for RFU bit b4 (b4 shall be 0; 1 is RFU) */
                if(0U != (pAts[bAtsIndex] & 0x08U))
 8015e2c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015e30:	687a      	ldr	r2, [r7, #4]
 8015e32:	4413      	add	r3, r2
 8015e34:	781b      	ldrb	r3, [r3, #0]
 8015e36:	f003 0308 	and.w	r3, r3, #8
 8015e3a:	2b00      	cmp	r3, #0
 8015e3c:	d003      	beq.n	8015e46 <phpalI14443p4a_Sw_Rats+0x23e>
                {
                    /* Only 106 kbps in both direction */
                    pDataParams->bBitRateCaps = 0x00;
 8015e3e:	68fb      	ldr	r3, [r7, #12]
 8015e40:	2200      	movs	r2, #0
 8015e42:	72da      	strb	r2, [r3, #11]
 8015e44:	e006      	b.n	8015e54 <phpalI14443p4a_Sw_Rats+0x24c>
                }
                else
                {
                    /* Store Bit rate capabilities */
                    pDataParams->bBitRateCaps = pAts[bAtsIndex];
 8015e46:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015e4a:	687a      	ldr	r2, [r7, #4]
 8015e4c:	4413      	add	r3, r2
 8015e4e:	781a      	ldrb	r2, [r3, #0]
 8015e50:	68fb      	ldr	r3, [r7, #12]
 8015e52:	72da      	strb	r2, [r3, #11]
                }

                bAtsIndex++;
 8015e54:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015e58:	3301      	adds	r3, #1
 8015e5a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            }

            /* Parse TB(1) */
            if (0U != (pAts[PHPAL_I14443P4A_SW_ATS_T0] & PHPAL_I14443P4A_SW_ATS_TB1_PRESENT))
 8015e5e:	687b      	ldr	r3, [r7, #4]
 8015e60:	3301      	adds	r3, #1
 8015e62:	781b      	ldrb	r3, [r3, #0]
 8015e64:	f003 0320 	and.w	r3, r3, #32
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	d02d      	beq.n	8015ec8 <phpalI14443p4a_Sw_Rats+0x2c0>
            {
                /* Check for protocol error */
                if (wRespLength <= bAtsIndex)
 8015e6c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015e70:	b29a      	uxth	r2, r3
 8015e72:	8a7b      	ldrh	r3, [r7, #18]
 8015e74:	429a      	cmp	r2, r3
 8015e76:	d302      	bcc.n	8015e7e <phpalI14443p4a_Sw_Rats+0x276>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4A);
 8015e78:	f240 5306 	movw	r3, #1286	@ 0x506
 8015e7c:	e1a6      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
                }
                else
                {
                    /* Store Sfgi */
                    bSfgi = pAts[bAtsIndex] & 0x0FU;
 8015e7e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015e82:	687a      	ldr	r2, [r7, #4]
 8015e84:	4413      	add	r3, r2
 8015e86:	781b      	ldrb	r3, [r3, #0]
 8015e88:	f003 030f 	and.w	r3, r3, #15
 8015e8c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    if (bSfgi == 0x0FU)
 8015e90:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8015e94:	2b0f      	cmp	r3, #15
 8015e96:	d102      	bne.n	8015e9e <phpalI14443p4a_Sw_Rats+0x296>
                    {
                        bSfgi = PHPAL_I14443P4A_SW_SFGI_DEFAULT;
 8015e98:	2300      	movs	r3, #0
 8015e9a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    }

                    /* Store Fwi */
                    pDataParams->bFwi = (pAts[bAtsIndex] >> 4U) & 0x0FU;
 8015e9e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015ea2:	687a      	ldr	r2, [r7, #4]
 8015ea4:	4413      	add	r3, r2
 8015ea6:	781b      	ldrb	r3, [r3, #0]
 8015ea8:	091b      	lsrs	r3, r3, #4
 8015eaa:	b2da      	uxtb	r2, r3
 8015eac:	68fb      	ldr	r3, [r7, #12]
 8015eae:	731a      	strb	r2, [r3, #12]
                    if (pDataParams->bFwi == 0x0FU)
 8015eb0:	68fb      	ldr	r3, [r7, #12]
 8015eb2:	7b1b      	ldrb	r3, [r3, #12]
 8015eb4:	2b0f      	cmp	r3, #15
 8015eb6:	d102      	bne.n	8015ebe <phpalI14443p4a_Sw_Rats+0x2b6>
                    {
                        pDataParams->bFwi = PHPAL_I14443P4A_SW_FWI_DEFAULT;
 8015eb8:	68fb      	ldr	r3, [r7, #12]
 8015eba:	2204      	movs	r2, #4
 8015ebc:	731a      	strb	r2, [r3, #12]
                    }

                    bAtsIndex++;
 8015ebe:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015ec2:	3301      	adds	r3, #1
 8015ec4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                }
            }

            /* Parse TC(1) */
            if (0U != (pAts[PHPAL_I14443P4A_SW_ATS_T0] & PHPAL_I14443P4A_SW_ATS_TC1_PRESENT))
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	3301      	adds	r3, #1
 8015ecc:	781b      	ldrb	r3, [r3, #0]
 8015ece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015ed2:	2b00      	cmp	r3, #0
 8015ed4:	d032      	beq.n	8015f3c <phpalI14443p4a_Sw_Rats+0x334>
            {
                /* Check for protocol error */
                if (wRespLength <= bAtsIndex)
 8015ed6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015eda:	b29a      	uxth	r2, r3
 8015edc:	8a7b      	ldrh	r3, [r7, #18]
 8015ede:	429a      	cmp	r2, r3
 8015ee0:	d302      	bcc.n	8015ee8 <phpalI14443p4a_Sw_Rats+0x2e0>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4A);
 8015ee2:	f240 5306 	movw	r3, #1286	@ 0x506
 8015ee6:	e171      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
                }
                else
                {
                    /* CID/NAD is not supported by EMVCo 2.5v specification. */
                    if (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO)
 8015ee8:	68fb      	ldr	r3, [r7, #12]
 8015eea:	7c5b      	ldrb	r3, [r3, #17]
 8015eec:	2b01      	cmp	r3, #1
 8015eee:	d025      	beq.n	8015f3c <phpalI14443p4a_Sw_Rats+0x334>
                    {
                        /* NAD is supported only in ISO/IEC 14443-4 specification. */
                        if (pDataParams->bOpeMode == RD_LIB_MODE_ISO)
 8015ef0:	68fb      	ldr	r3, [r7, #12]
 8015ef2:	7c5b      	ldrb	r3, [r3, #17]
 8015ef4:	2b03      	cmp	r3, #3
 8015ef6:	d10b      	bne.n	8015f10 <phpalI14443p4a_Sw_Rats+0x308>
                        {
                            /* Check NAD Support */
                            if (0U != (pAts[bAtsIndex] & PHPAL_I14443P4A_SW_ATS_TC1_NAD_SUPPORT))
 8015ef8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015efc:	687a      	ldr	r2, [r7, #4]
 8015efe:	4413      	add	r3, r2
 8015f00:	781b      	ldrb	r3, [r3, #0]
 8015f02:	f003 0301 	and.w	r3, r3, #1
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d002      	beq.n	8015f10 <phpalI14443p4a_Sw_Rats+0x308>
                            {
                                pDataParams->bNadSupported = PH_ON;
 8015f0a:	68fb      	ldr	r3, [r7, #12]
 8015f0c:	2201      	movs	r2, #1
 8015f0e:	725a      	strb	r2, [r3, #9]
                            }
                        }

                        /* Check CID Support */
                        if ((pAts[bAtsIndex] & PHPAL_I14443P4A_SW_ATS_TC1_CID_SUPPORT) == 0U)
 8015f10:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8015f14:	687a      	ldr	r2, [r7, #4]
 8015f16:	4413      	add	r3, r2
 8015f18:	781b      	ldrb	r3, [r3, #0]
 8015f1a:	f003 0302 	and.w	r3, r3, #2
 8015f1e:	2b00      	cmp	r3, #0
 8015f20:	d106      	bne.n	8015f30 <phpalI14443p4a_Sw_Rats+0x328>
                        {
                            pDataParams->bCidSupported = PH_OFF;
 8015f22:	68fb      	ldr	r3, [r7, #12]
 8015f24:	2200      	movs	r2, #0
 8015f26:	721a      	strb	r2, [r3, #8]
                            pDataParams->bCid = 0x00;
 8015f28:	68fb      	ldr	r3, [r7, #12]
 8015f2a:	2200      	movs	r2, #0
 8015f2c:	729a      	strb	r2, [r3, #10]
 8015f2e:	e005      	b.n	8015f3c <phpalI14443p4a_Sw_Rats+0x334>
                        }
                        else
                        {
                            pDataParams->bCidSupported = PH_ON;
 8015f30:	68fb      	ldr	r3, [r7, #12]
 8015f32:	2201      	movs	r2, #1
 8015f34:	721a      	strb	r2, [r3, #8]
                            pDataParams->bCid          = bCid;
 8015f36:	68fb      	ldr	r3, [r7, #12]
 8015f38:	7aba      	ldrb	r2, [r7, #10]
 8015f3a:	729a      	strb	r2, [r3, #10]
                }
            }
        }

        /* Calculate SFGT in Microseconds */
        fDelay = PHPAL_I14443P4A_SW_FWT_MIN_US * ((uint32_t)1U << bSfgi);
 8015f3c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8015f40:	2201      	movs	r2, #1
 8015f42:	fa02 f303 	lsl.w	r3, r2, r3
 8015f46:	4618      	mov	r0, r3
 8015f48:	f7ea fadc 	bl	8000504 <__aeabi_ui2d>
 8015f4c:	a3a7      	add	r3, pc, #668	@ (adr r3, 80161ec <phpalI14443p4a_Sw_Rats+0x5e4>)
 8015f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f52:	f7ea fb51 	bl	80005f8 <__aeabi_dmul>
 8015f56:	4602      	mov	r2, r0
 8015f58:	460b      	mov	r3, r1
 8015f5a:	4610      	mov	r0, r2
 8015f5c:	4619      	mov	r1, r3
 8015f5e:	f7ea fe23 	bl	8000ba8 <__aeabi_d2f>
 8015f62:	4603      	mov	r3, r0
 8015f64:	62bb      	str	r3, [r7, #40]	@ 0x28
        if(pDataParams->bOpeMode != RD_LIB_MODE_ISO)
 8015f66:	68fb      	ldr	r3, [r7, #12]
 8015f68:	7c5b      	ldrb	r3, [r3, #17]
 8015f6a:	2b03      	cmp	r3, #3
 8015f6c:	d01f      	beq.n	8015fae <phpalI14443p4a_Sw_Rats+0x3a6>
        {
            fDelay += (PHPAL_I14443P4A_DELTA_SFGT_US) * ((uint32_t)1U << bSfgi);
 8015f6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015f70:	f7ea faea 	bl	8000548 <__aeabi_f2d>
 8015f74:	4604      	mov	r4, r0
 8015f76:	460d      	mov	r5, r1
 8015f78:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8015f7c:	2201      	movs	r2, #1
 8015f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8015f82:	4618      	mov	r0, r3
 8015f84:	f7ea fabe 	bl	8000504 <__aeabi_ui2d>
 8015f88:	a39a      	add	r3, pc, #616	@ (adr r3, 80161f4 <phpalI14443p4a_Sw_Rats+0x5ec>)
 8015f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f8e:	f7ea fb33 	bl	80005f8 <__aeabi_dmul>
 8015f92:	4602      	mov	r2, r0
 8015f94:	460b      	mov	r3, r1
 8015f96:	4620      	mov	r0, r4
 8015f98:	4629      	mov	r1, r5
 8015f9a:	f7ea f977 	bl	800028c <__adddf3>
 8015f9e:	4602      	mov	r2, r0
 8015fa0:	460b      	mov	r3, r1
 8015fa2:	4610      	mov	r0, r2
 8015fa4:	4619      	mov	r1, r3
 8015fa6:	f7ea fdff 	bl	8000ba8 <__aeabi_d2f>
 8015faa:	4603      	mov	r3, r0
 8015fac:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
        dwSfgt = (uint32_t)fDelay;
 8015fae:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8015fb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015fb6:	ee17 3a90 	vmov	r3, s15
 8015fba:	623b      	str	r3, [r7, #32]
        /* Perform SFGT Wait */
        if (dwSfgt > 0xFFFFU)
 8015fbc:	6a3b      	ldr	r3, [r7, #32]
 8015fbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015fc2:	d314      	bcc.n	8015fee <phpalI14443p4a_Sw_Rats+0x3e6>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 8015fc4:	68fb      	ldr	r3, [r7, #12]
 8015fc6:	6858      	ldr	r0, [r3, #4]
 8015fc8:	6a3b      	ldr	r3, [r7, #32]
 8015fca:	4a83      	ldr	r2, [pc, #524]	@ (80161d8 <phpalI14443p4a_Sw_Rats+0x5d0>)
 8015fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8015fd0:	099b      	lsrs	r3, r3, #6
 8015fd2:	b29b      	uxth	r3, r3
 8015fd4:	3301      	adds	r3, #1
 8015fd6:	b29b      	uxth	r3, r3
 8015fd8:	461a      	mov	r2, r3
 8015fda:	2101      	movs	r1, #1
 8015fdc:	f7f8 f96a 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8015fe0:	4603      	mov	r3, r0
 8015fe2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015fe4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015fe6:	2b00      	cmp	r3, #0
 8015fe8:	d010      	beq.n	801600c <phpalI14443p4a_Sw_Rats+0x404>
 8015fea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015fec:	e0ee      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
                PHHAL_HW_TIME_MILLISECONDS,
                (uint16_t)((dwSfgt / 1000U) + 1U)));
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 8015fee:	68fb      	ldr	r3, [r7, #12]
 8015ff0:	685b      	ldr	r3, [r3, #4]
 8015ff2:	6a3a      	ldr	r2, [r7, #32]
 8015ff4:	b292      	uxth	r2, r2
 8015ff6:	2100      	movs	r1, #0
 8015ff8:	4618      	mov	r0, r3
 8015ffa:	f7f8 f95b 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8015ffe:	4603      	mov	r3, r0
 8016000:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8016002:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016004:	2b00      	cmp	r3, #0
 8016006:	d001      	beq.n	801600c <phpalI14443p4a_Sw_Rats+0x404>
 8016008:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801600a:	e0df      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
                PHHAL_HW_TIME_MICROSECONDS,
                (uint16_t)dwSfgt));
        }

        /* Calculate FWT timeout */
        fDelay = PHPAL_I14443P4A_SW_FWT_MIN_US;
 801600c:	4b73      	ldr	r3, [pc, #460]	@ (80161dc <phpalI14443p4a_Sw_Rats+0x5d4>)
 801600e:	62bb      	str	r3, [r7, #40]	@ 0x28
        fDelay = (fDelay * ((uint32_t)1U << pDataParams->bFwi));
 8016010:	68fb      	ldr	r3, [r7, #12]
 8016012:	7b1b      	ldrb	r3, [r3, #12]
 8016014:	461a      	mov	r2, r3
 8016016:	2301      	movs	r3, #1
 8016018:	4093      	lsls	r3, r2
 801601a:	ee07 3a90 	vmov	s15, r3
 801601e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016022:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8016026:	ee67 7a27 	vmul.f32	s15, s14, s15
 801602a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

        if(pDataParams->bOpeMode == RD_LIB_MODE_ISO)
 801602e:	68fb      	ldr	r3, [r7, #12]
 8016030:	7c5b      	ldrb	r3, [r3, #17]
 8016032:	2b03      	cmp	r3, #3
 8016034:	d108      	bne.n	8016048 <phpalI14443p4a_Sw_Rats+0x440>
        {
            /* Add extension time */
            fDelay = fDelay + PHPAL_I14443P4A_SW_EXT_TIME_US;
 8016036:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801603a:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 80161e0 <phpalI14443p4a_Sw_Rats+0x5d8>
 801603e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016042:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
 8016046:	e013      	b.n	8016070 <phpalI14443p4a_Sw_Rats+0x468>
        }
        else
        {
            /* As per Digital Spec V1.1 req 13.8.1.3, NFC Forum Device SHALL wait at least FWT + delta FWTT4AT for a Response */
            fDelay = fDelay + PHPAL_I14443P4A_SW_DELTA_FWT_US;
 8016048:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801604c:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 80161e4 <phpalI14443p4a_Sw_Rats+0x5dc>
 8016050:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016054:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

            if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) {
 8016058:	68fb      	ldr	r3, [r7, #12]
 801605a:	7c5b      	ldrb	r3, [r3, #17]
 801605c:	2b01      	cmp	r3, #1
 801605e:	d107      	bne.n	8016070 <phpalI14443p4a_Sw_Rats+0x468>
                /* As per EMVCo, add delta Tpcd time along with delta FWT time */
                fDelay += PHPAL_I14443P4A_SW_DELTA_TPCD_US;
 8016060:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8016064:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 80161e8 <phpalI14443p4a_Sw_Rats+0x5e0>
 8016068:	ee77 7a87 	vadd.f32	s15, s15, s14
 801606c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            }
        }
        dwFwt = (uint32_t)fDelay;
 8016070:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8016074:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016078:	ee17 3a90 	vmov	r3, s15
 801607c:	61fb      	str	r3, [r7, #28]

        /* Set FWT timeout */
        if (dwFwt > 0xFFFFU)
 801607e:	69fb      	ldr	r3, [r7, #28]
 8016080:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016084:	d314      	bcc.n	80160b0 <phpalI14443p4a_Sw_Rats+0x4a8>
        {
            /* +1 is added to the timeout in millisecond to compensate the
             * fractional microseconds lost in division by 1000 */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	6858      	ldr	r0, [r3, #4]
 801608a:	69fb      	ldr	r3, [r7, #28]
 801608c:	4a52      	ldr	r2, [pc, #328]	@ (80161d8 <phpalI14443p4a_Sw_Rats+0x5d0>)
 801608e:	fba2 2303 	umull	r2, r3, r2, r3
 8016092:	099b      	lsrs	r3, r3, #6
 8016094:	b29b      	uxth	r3, r3
 8016096:	3301      	adds	r3, #1
 8016098:	b29b      	uxth	r3, r3
 801609a:	461a      	mov	r2, r3
 801609c:	210e      	movs	r1, #14
 801609e:	f7f8 f9c3 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80160a2:	4603      	mov	r3, r0
 80160a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80160a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80160a8:	2b00      	cmp	r3, #0
 80160aa:	d07f      	beq.n	80161ac <phpalI14443p4a_Sw_Rats+0x5a4>
 80160ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80160ae:	e08d      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
                PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
                (uint16_t)((dwFwt / 1000U) + 1U)));
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80160b0:	68fb      	ldr	r3, [r7, #12]
 80160b2:	685b      	ldr	r3, [r3, #4]
 80160b4:	69fa      	ldr	r2, [r7, #28]
 80160b6:	b292      	uxth	r2, r2
 80160b8:	210d      	movs	r1, #13
 80160ba:	4618      	mov	r0, r3
 80160bc:	f7f8 f9b4 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80160c0:	4603      	mov	r3, r0
 80160c2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80160c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80160c6:	2b00      	cmp	r3, #0
 80160c8:	d070      	beq.n	80161ac <phpalI14443p4a_Sw_Rats+0x5a4>
 80160ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80160cc:	e07e      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
    }
    /* Perform protocol error handling */
    else
    {
        /* Emvco: case_id TA306_XY and TA307 */
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 80160ce:	68fb      	ldr	r3, [r7, #12]
 80160d0:	7c5b      	ldrb	r3, [r3, #17]
 80160d2:	2b01      	cmp	r3, #1
 80160d4:	d101      	bne.n	80160da <phpalI14443p4a_Sw_Rats+0x4d2>
        {
            return status;
 80160d6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80160d8:	e078      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
        }
        else
        {
            if (I14443P4A_SW_IS_INVALID_BLOCK_STATUS(status) == 0U)
 80160da:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80160dc:	b2db      	uxtb	r3, r3
 80160de:	2b01      	cmp	r3, #1
 80160e0:	d00d      	beq.n	80160fe <phpalI14443p4a_Sw_Rats+0x4f6>
 80160e2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80160e4:	b2db      	uxtb	r3, r3
 80160e6:	2b02      	cmp	r3, #2
 80160e8:	d009      	beq.n	80160fe <phpalI14443p4a_Sw_Rats+0x4f6>
 80160ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80160ec:	b2db      	uxtb	r3, r3
 80160ee:	2b05      	cmp	r3, #5
 80160f0:	d005      	beq.n	80160fe <phpalI14443p4a_Sw_Rats+0x4f6>
 80160f2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80160f4:	b2db      	uxtb	r3, r3
 80160f6:	2b03      	cmp	r3, #3
 80160f8:	d001      	beq.n	80160fe <phpalI14443p4a_Sw_Rats+0x4f6>
            {
                return status;
 80160fa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80160fc:	e066      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
            }

            /* Wait FWTmin after RATS */
            if ((status & PH_ERR_MASK) != PH_ERR_IO_TIMEOUT)
 80160fe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8016100:	b2db      	uxtb	r3, r3
 8016102:	2b01      	cmp	r3, #1
 8016104:	d00e      	beq.n	8016124 <phpalI14443p4a_Sw_Rats+0x51c>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 8016106:	68fb      	ldr	r3, [r7, #12]
 8016108:	685b      	ldr	r3, [r3, #4]
 801610a:	f44f 72b5 	mov.w	r2, #362	@ 0x16a
 801610e:	2100      	movs	r1, #0
 8016110:	4618      	mov	r0, r3
 8016112:	f7f8 f8cf 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8016116:	4603      	mov	r3, r0
 8016118:	84bb      	strh	r3, [r7, #36]	@ 0x24
 801611a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801611c:	2b00      	cmp	r3, #0
 801611e:	d001      	beq.n	8016124 <phpalI14443p4a_Sw_Rats+0x51c>
 8016120:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016122:	e053      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
                    PHHAL_HW_TIME_MICROSECONDS,
                    (uint16_t)(PHPAL_I14443P4A_SW_FWT_MIN_US) + PHPAL_I14443P4A_SW_EXT_TIME_US));
            }

            /* Send S(DESELECT) command */
            cmd[0] = PHPAL_I14443P4A_SW_S_BLOCK | PHPAL_I14443P4A_SW_S_BLOCK_RFU_BITS | PHPAL_I14443P4A_SW_PCB_DESELECT;
 8016124:	23c2      	movs	r3, #194	@ 0xc2
 8016126:	763b      	strb	r3, [r7, #24]
            wCmdLength = 1;
 8016128:	2301      	movs	r3, #1
 801612a:	84fb      	strh	r3, [r7, #38]	@ 0x26

            statusTmp = phhalHw_Exchange(
 801612c:	68fb      	ldr	r3, [r7, #12]
 801612e:	6858      	ldr	r0, [r3, #4]
 8016130:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 8016132:	f107 0218 	add.w	r2, r7, #24
 8016136:	f107 0312 	add.w	r3, r7, #18
 801613a:	9301      	str	r3, [sp, #4]
 801613c:	f107 0314 	add.w	r3, r7, #20
 8016140:	9300      	str	r3, [sp, #0]
 8016142:	460b      	mov	r3, r1
 8016144:	2100      	movs	r1, #0
 8016146:	f7f7 fdb9 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 801614a:	4603      	mov	r3, r0
 801614c:	84bb      	strh	r3, [r7, #36]	@ 0x24
                wCmdLength,
                &pResp,
                &wRespLength);

            /* S(DESELECT) failure */
            if (((statusTmp & PH_ERR_MASK) != PH_ERR_SUCCESS) || (wRespLength != 1U) || (pResp[0] != cmd[0]))
 801614e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016150:	b2db      	uxtb	r3, r3
 8016152:	2b00      	cmp	r3, #0
 8016154:	d107      	bne.n	8016166 <phpalI14443p4a_Sw_Rats+0x55e>
 8016156:	8a7b      	ldrh	r3, [r7, #18]
 8016158:	2b01      	cmp	r3, #1
 801615a:	d104      	bne.n	8016166 <phpalI14443p4a_Sw_Rats+0x55e>
 801615c:	697b      	ldr	r3, [r7, #20]
 801615e:	781a      	ldrb	r2, [r3, #0]
 8016160:	7e3b      	ldrb	r3, [r7, #24]
 8016162:	429a      	cmp	r2, r3
 8016164:	d022      	beq.n	80161ac <phpalI14443p4a_Sw_Rats+0x5a4>
            {
                /* Set HLTA timeout */
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8016166:	68fb      	ldr	r3, [r7, #12]
 8016168:	685b      	ldr	r3, [r3, #4]
 801616a:	f240 424c 	movw	r2, #1100	@ 0x44c
 801616e:	210d      	movs	r1, #13
 8016170:	4618      	mov	r0, r3
 8016172:	f7f8 f959 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8016176:	4603      	mov	r3, r0
 8016178:	84bb      	strh	r3, [r7, #36]	@ 0x24
 801617a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801617c:	2b00      	cmp	r3, #0
 801617e:	d001      	beq.n	8016184 <phpalI14443p4a_Sw_Rats+0x57c>
 8016180:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016182:	e023      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
                    pDataParams->pHalDataParams,
                    PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
                    PHPAL_I14443P4A_SW_HALT_TIME_US));

                /* Send HLTA */
                cmd[0] = PHPAL_I14443P4A_SW_HALT_CMD;
 8016184:	2350      	movs	r3, #80	@ 0x50
 8016186:	763b      	strb	r3, [r7, #24]
                cmd[1] = 0x00;
 8016188:	2300      	movs	r3, #0
 801618a:	767b      	strb	r3, [r7, #25]

                statusTmp = phhalHw_Exchange(
 801618c:	68fb      	ldr	r3, [r7, #12]
 801618e:	6858      	ldr	r0, [r3, #4]
 8016190:	f107 0218 	add.w	r2, r7, #24
 8016194:	f107 0312 	add.w	r3, r7, #18
 8016198:	9301      	str	r3, [sp, #4]
 801619a:	f107 0314 	add.w	r3, r7, #20
 801619e:	9300      	str	r3, [sp, #0]
 80161a0:	2302      	movs	r3, #2
 80161a2:	2100      	movs	r1, #0
 80161a4:	f7f7 fd8a 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 80161a8:	4603      	mov	r3, r0
 80161aa:	84bb      	strh	r3, [r7, #36]	@ 0x24
                    &wRespLength);
            }
        }
    }

    return PH_ADD_COMPCODE(status, PH_COMP_PAL_ISO14443P4A);
 80161ac:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	d00b      	beq.n	80161ca <phpalI14443p4a_Sw_Rats+0x5c2>
 80161b2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80161b4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80161b8:	2b00      	cmp	r3, #0
 80161ba:	d106      	bne.n	80161ca <phpalI14443p4a_Sw_Rats+0x5c2>
 80161bc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80161be:	b2db      	uxtb	r3, r3
 80161c0:	b29b      	uxth	r3, r3
 80161c2:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 80161c6:	b29b      	uxth	r3, r3
 80161c8:	e000      	b.n	80161cc <phpalI14443p4a_Sw_Rats+0x5c4>
 80161ca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 80161cc:	4618      	mov	r0, r3
 80161ce:	3730      	adds	r7, #48	@ 0x30
 80161d0:	46bd      	mov	sp, r7
 80161d2:	bdb0      	pop	{r4, r5, r7, pc}
 80161d4:	f3af 8000 	nop.w
 80161d8:	10624dd3 	.word	0x10624dd3
 80161dc:	4397084f 	.word	0x4397084f
 80161e0:	42700000 	.word	0x42700000
 80161e4:	45638000 	.word	0x45638000
 80161e8:	447a0000 	.word	0x447a0000
 80161ec:	d12e109d 	.word	0xd12e109d
 80161f0:	4072e109 	.word	0x4072e109
 80161f4:	b9c518eb 	.word	0xb9c518eb
 80161f8:	403c518e 	.word	0x403c518e

080161fc <phpalI14443p4a_Sw_Pps>:
phStatus_t phpalI14443p4a_Sw_Pps(
                                 phpalI14443p4a_Sw_DataParams_t * pDataParams,
                                 uint8_t bDri,
                                 uint8_t bDsi
                                 )
{
 80161fc:	b580      	push	{r7, lr}
 80161fe:	b08a      	sub	sp, #40	@ 0x28
 8016200:	af02      	add	r7, sp, #8
 8016202:	6078      	str	r0, [r7, #4]
 8016204:	460b      	mov	r3, r1
 8016206:	70fb      	strb	r3, [r7, #3]
 8016208:	4613      	mov	r3, r2
 801620a:	70bb      	strb	r3, [r7, #2]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM cmd[3];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 801620c:	2300      	movs	r3, #0
 801620e:	613b      	str	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8016210:	2300      	movs	r3, #0
 8016212:	81fb      	strh	r3, [r7, #14]
    uint16_t    PH_MEMLOC_REM wTxDataRate;
    uint16_t    PH_MEMLOC_REM wRxDataRate;

    /* Check and convert Dri value */
    switch (bDri)
 8016214:	78fb      	ldrb	r3, [r7, #3]
 8016216:	2b03      	cmp	r3, #3
 8016218:	d816      	bhi.n	8016248 <phpalI14443p4a_Sw_Pps+0x4c>
 801621a:	a201      	add	r2, pc, #4	@ (adr r2, 8016220 <phpalI14443p4a_Sw_Pps+0x24>)
 801621c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016220:	08016231 	.word	0x08016231
 8016224:	08016237 	.word	0x08016237
 8016228:	0801623d 	.word	0x0801623d
 801622c:	08016243 	.word	0x08016243
    {
    case PHPAL_I14443P4A_DATARATE_106:
        wTxDataRate = PHHAL_HW_RF_DATARATE_106;
 8016230:	2300      	movs	r3, #0
 8016232:	83fb      	strh	r3, [r7, #30]
        break;
 8016234:	e00b      	b.n	801624e <phpalI14443p4a_Sw_Pps+0x52>
    case PHPAL_I14443P4A_DATARATE_212:
        wTxDataRate = PHHAL_HW_RF_DATARATE_212;
 8016236:	2301      	movs	r3, #1
 8016238:	83fb      	strh	r3, [r7, #30]
        break;
 801623a:	e008      	b.n	801624e <phpalI14443p4a_Sw_Pps+0x52>
    case PHPAL_I14443P4A_DATARATE_424:
        wTxDataRate = PHHAL_HW_RF_DATARATE_424;
 801623c:	2302      	movs	r3, #2
 801623e:	83fb      	strh	r3, [r7, #30]
        break;
 8016240:	e005      	b.n	801624e <phpalI14443p4a_Sw_Pps+0x52>
    case PHPAL_I14443P4A_DATARATE_848:
        wTxDataRate = PHHAL_HW_RF_DATARATE_848;
 8016242:	2303      	movs	r3, #3
 8016244:	83fb      	strh	r3, [r7, #30]
        break;
 8016246:	e002      	b.n	801624e <phpalI14443p4a_Sw_Pps+0x52>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8016248:	f240 5321 	movw	r3, #1313	@ 0x521
 801624c:	e080      	b.n	8016350 <phpalI14443p4a_Sw_Pps+0x154>
    }

    /* Check and convert Dsi value */
    switch (bDsi)
 801624e:	78bb      	ldrb	r3, [r7, #2]
 8016250:	2b03      	cmp	r3, #3
 8016252:	d817      	bhi.n	8016284 <phpalI14443p4a_Sw_Pps+0x88>
 8016254:	a201      	add	r2, pc, #4	@ (adr r2, 801625c <phpalI14443p4a_Sw_Pps+0x60>)
 8016256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801625a:	bf00      	nop
 801625c:	0801626d 	.word	0x0801626d
 8016260:	08016273 	.word	0x08016273
 8016264:	08016279 	.word	0x08016279
 8016268:	0801627f 	.word	0x0801627f
    {
    case PHPAL_I14443P4A_DATARATE_106:
        wRxDataRate = PHHAL_HW_RF_DATARATE_106;
 801626c:	2300      	movs	r3, #0
 801626e:	83bb      	strh	r3, [r7, #28]
        break;
 8016270:	e00b      	b.n	801628a <phpalI14443p4a_Sw_Pps+0x8e>
    case PHPAL_I14443P4A_DATARATE_212:
        wRxDataRate = PHHAL_HW_RF_DATARATE_212;
 8016272:	2301      	movs	r3, #1
 8016274:	83bb      	strh	r3, [r7, #28]
        break;
 8016276:	e008      	b.n	801628a <phpalI14443p4a_Sw_Pps+0x8e>
    case PHPAL_I14443P4A_DATARATE_424:
        wRxDataRate = PHHAL_HW_RF_DATARATE_424;
 8016278:	2302      	movs	r3, #2
 801627a:	83bb      	strh	r3, [r7, #28]
        break;
 801627c:	e005      	b.n	801628a <phpalI14443p4a_Sw_Pps+0x8e>
    case PHPAL_I14443P4A_DATARATE_848:
        wRxDataRate = PHHAL_HW_RF_DATARATE_848;
 801627e:	2303      	movs	r3, #3
 8016280:	83bb      	strh	r3, [r7, #28]
        break;
 8016282:	e002      	b.n	801628a <phpalI14443p4a_Sw_Pps+0x8e>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8016284:	f240 5321 	movw	r3, #1313	@ 0x521
 8016288:	e062      	b.n	8016350 <phpalI14443p4a_Sw_Pps+0x154>
    }

    /* Send Pps command */
    cmd[0] = PHPAL_I14443P4A_SW_PPSS | pDataParams->bCid;
 801628a:	687b      	ldr	r3, [r7, #4]
 801628c:	7a9b      	ldrb	r3, [r3, #10]
 801628e:	f063 032f 	orn	r3, r3, #47	@ 0x2f
 8016292:	b2db      	uxtb	r3, r3
 8016294:	753b      	strb	r3, [r7, #20]
    cmd[1] = PHPAL_I14443P4A_SW_PPS0;
 8016296:	2311      	movs	r3, #17
 8016298:	757b      	strb	r3, [r7, #21]
    cmd[2] = ((bDsi << 2U) & 0x0CU) | (bDri & 0x03U);
 801629a:	78bb      	ldrb	r3, [r7, #2]
 801629c:	009b      	lsls	r3, r3, #2
 801629e:	b2db      	uxtb	r3, r3
 80162a0:	f003 030c 	and.w	r3, r3, #12
 80162a4:	b2da      	uxtb	r2, r3
 80162a6:	78fb      	ldrb	r3, [r7, #3]
 80162a8:	f003 0303 	and.w	r3, r3, #3
 80162ac:	b2db      	uxtb	r3, r3
 80162ae:	4313      	orrs	r3, r2
 80162b0:	b2db      	uxtb	r3, r3
 80162b2:	75bb      	strb	r3, [r7, #22]
    status = phhalHw_Exchange(
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	6858      	ldr	r0, [r3, #4]
 80162b8:	f107 0214 	add.w	r2, r7, #20
 80162bc:	f107 030e 	add.w	r3, r7, #14
 80162c0:	9301      	str	r3, [sp, #4]
 80162c2:	f107 0310 	add.w	r3, r7, #16
 80162c6:	9300      	str	r3, [sp, #0]
 80162c8:	2303      	movs	r3, #3
 80162ca:	2100      	movs	r1, #0
 80162cc:	f7f7 fcf6 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 80162d0:	4603      	mov	r3, r0
 80162d2:	837b      	strh	r3, [r7, #26]
        3,
        &pResp,
        &wRespLength);

    /* NAK means protocol error */
    if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS_INCOMPLETE_BYTE)
 80162d4:	8b7b      	ldrh	r3, [r7, #26]
 80162d6:	b2db      	uxtb	r3, r3
 80162d8:	2b73      	cmp	r3, #115	@ 0x73
 80162da:	d102      	bne.n	80162e2 <phpalI14443p4a_Sw_Pps+0xe6>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4A);
 80162dc:	f240 5306 	movw	r3, #1286	@ 0x506
 80162e0:	e036      	b.n	8016350 <phpalI14443p4a_Sw_Pps+0x154>
    }

    /* Success check */
    PH_CHECK_SUCCESS(status);
 80162e2:	8b7b      	ldrh	r3, [r7, #26]
 80162e4:	2b00      	cmp	r3, #0
 80162e6:	d001      	beq.n	80162ec <phpalI14443p4a_Sw_Pps+0xf0>
 80162e8:	8b7b      	ldrh	r3, [r7, #26]
 80162ea:	e031      	b.n	8016350 <phpalI14443p4a_Sw_Pps+0x154>

    /* Check length and start byte of PPS */
    if ((wRespLength != 1U) || (pResp[0] != (PHPAL_I14443P4A_SW_PPSS | pDataParams->bCid)))
 80162ec:	89fb      	ldrh	r3, [r7, #14]
 80162ee:	2b01      	cmp	r3, #1
 80162f0:	d108      	bne.n	8016304 <phpalI14443p4a_Sw_Pps+0x108>
 80162f2:	693b      	ldr	r3, [r7, #16]
 80162f4:	781a      	ldrb	r2, [r3, #0]
 80162f6:	687b      	ldr	r3, [r7, #4]
 80162f8:	7a9b      	ldrb	r3, [r3, #10]
 80162fa:	f063 032f 	orn	r3, r3, #47	@ 0x2f
 80162fe:	b2db      	uxtb	r3, r3
 8016300:	429a      	cmp	r2, r3
 8016302:	d002      	beq.n	801630a <phpalI14443p4a_Sw_Pps+0x10e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4A);
 8016304:	f240 5306 	movw	r3, #1286	@ 0x506
 8016308:	e022      	b.n	8016350 <phpalI14443p4a_Sw_Pps+0x154>
    }

    /* Store data rates */
    pDataParams->bDri = bDri;
 801630a:	687b      	ldr	r3, [r7, #4]
 801630c:	78fa      	ldrb	r2, [r7, #3]
 801630e:	73da      	strb	r2, [r3, #15]
    pDataParams->bDsi = bDsi;
 8016310:	687b      	ldr	r3, [r7, #4]
 8016312:	78ba      	ldrb	r2, [r7, #2]
 8016314:	741a      	strb	r2, [r3, #16]

    /* Apply new data rates to Pcd */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXDATARATE_FRAMING, wTxDataRate));
 8016316:	687b      	ldr	r3, [r7, #4]
 8016318:	685b      	ldr	r3, [r3, #4]
 801631a:	8bfa      	ldrh	r2, [r7, #30]
 801631c:	2109      	movs	r1, #9
 801631e:	4618      	mov	r0, r3
 8016320:	f7f8 f882 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8016324:	4603      	mov	r3, r0
 8016326:	833b      	strh	r3, [r7, #24]
 8016328:	8b3b      	ldrh	r3, [r7, #24]
 801632a:	2b00      	cmp	r3, #0
 801632c:	d001      	beq.n	8016332 <phpalI14443p4a_Sw_Pps+0x136>
 801632e:	8b3b      	ldrh	r3, [r7, #24]
 8016330:	e00e      	b.n	8016350 <phpalI14443p4a_Sw_Pps+0x154>
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXDATARATE_FRAMING, wRxDataRate));
 8016332:	687b      	ldr	r3, [r7, #4]
 8016334:	685b      	ldr	r3, [r3, #4]
 8016336:	8bba      	ldrh	r2, [r7, #28]
 8016338:	210a      	movs	r1, #10
 801633a:	4618      	mov	r0, r3
 801633c:	f7f8 f874 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8016340:	4603      	mov	r3, r0
 8016342:	833b      	strh	r3, [r7, #24]
 8016344:	8b3b      	ldrh	r3, [r7, #24]
 8016346:	2b00      	cmp	r3, #0
 8016348:	d001      	beq.n	801634e <phpalI14443p4a_Sw_Pps+0x152>
 801634a:	8b3b      	ldrh	r3, [r7, #24]
 801634c:	e000      	b.n	8016350 <phpalI14443p4a_Sw_Pps+0x154>

    return PH_ERR_SUCCESS;
 801634e:	2300      	movs	r3, #0
}
 8016350:	4618      	mov	r0, r3
 8016352:	3720      	adds	r7, #32
 8016354:	46bd      	mov	sp, r7
 8016356:	bd80      	pop	{r7, pc}

08016358 <phpalI14443p4a_Sw_ActivateCard>:
    uint8_t bCid,
    uint8_t bDri,
    uint8_t bDsi,
    uint8_t * pAts
    )
{
 8016358:	b580      	push	{r7, lr}
 801635a:	b084      	sub	sp, #16
 801635c:	af00      	add	r7, sp, #0
 801635e:	6078      	str	r0, [r7, #4]
 8016360:	4608      	mov	r0, r1
 8016362:	4611      	mov	r1, r2
 8016364:	461a      	mov	r2, r3
 8016366:	4603      	mov	r3, r0
 8016368:	70fb      	strb	r3, [r7, #3]
 801636a:	460b      	mov	r3, r1
 801636c:	70bb      	strb	r3, [r7, #2]
 801636e:	4613      	mov	r3, r2
 8016370:	707b      	strb	r3, [r7, #1]
    phStatus_t PH_MEMLOC_REM statusTmp;
    uint8_t PH_MEMLOC_REM bAts_Dsi;
    uint8_t PH_MEMLOC_REM bAts_Dri;

    /* Check Dri value */
    switch (bDri)
 8016372:	787b      	ldrb	r3, [r7, #1]
 8016374:	2b03      	cmp	r3, #3
 8016376:	d902      	bls.n	801637e <phpalI14443p4a_Sw_ActivateCard+0x26>
    case PHPAL_I14443P4A_DATARATE_424:
        /* fall through */
    case PHPAL_I14443P4A_DATARATE_848:
        break;
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8016378:	f240 5321 	movw	r3, #1313	@ 0x521
 801637c:	e0a0      	b.n	80164c0 <phpalI14443p4a_Sw_ActivateCard+0x168>
        break;
 801637e:	bf00      	nop
    }

    /* Check Dri value */
    switch (bDsi)
 8016380:	7e3b      	ldrb	r3, [r7, #24]
 8016382:	2b03      	cmp	r3, #3
 8016384:	d902      	bls.n	801638c <phpalI14443p4a_Sw_ActivateCard+0x34>
    case PHPAL_I14443P4A_DATARATE_424:
        /* fall through */
    case PHPAL_I14443P4A_DATARATE_848:
        break;
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8016386:	f240 5321 	movw	r3, #1313	@ 0x521
 801638a:	e099      	b.n	80164c0 <phpalI14443p4a_Sw_ActivateCard+0x168>
        break;
 801638c:	bf00      	nop
    }

    /* Perform RATS */
    statusTmp = phpalI14443p4a_Sw_Rats(pDataParams, bFsdi, bCid, pAts);
 801638e:	78ba      	ldrb	r2, [r7, #2]
 8016390:	78f9      	ldrb	r1, [r7, #3]
 8016392:	69fb      	ldr	r3, [r7, #28]
 8016394:	6878      	ldr	r0, [r7, #4]
 8016396:	f7ff fc37 	bl	8015c08 <phpalI14443p4a_Sw_Rats>
 801639a:	4603      	mov	r3, r0
 801639c:	81fb      	strh	r3, [r7, #14]
    if ((statusTmp & PH_ERR_MASK) == PH_ERR_SUCCESS)
 801639e:	89fb      	ldrh	r3, [r7, #14]
 80163a0:	b2db      	uxtb	r3, r3
 80163a2:	2b00      	cmp	r3, #0
 80163a4:	d17c      	bne.n	80164a0 <phpalI14443p4a_Sw_ActivateCard+0x148>
    {
        /* Check user parameter change request versus Card bit rate capabilities and send PPS if required. */
        if (((bDri != PHPAL_I14443P4A_DATARATE_106) || (bDsi != PHPAL_I14443P4A_DATARATE_106)) &&
 80163a6:	787b      	ldrb	r3, [r7, #1]
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d102      	bne.n	80163b2 <phpalI14443p4a_Sw_ActivateCard+0x5a>
 80163ac:	7e3b      	ldrb	r3, [r7, #24]
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d076      	beq.n	80164a0 <phpalI14443p4a_Sw_ActivateCard+0x148>
            (pDataParams->bBitRateCaps != 0x00))
 80163b2:	687b      	ldr	r3, [r7, #4]
 80163b4:	7adb      	ldrb	r3, [r3, #11]
        if (((bDri != PHPAL_I14443P4A_DATARATE_106) || (bDsi != PHPAL_I14443P4A_DATARATE_106)) &&
 80163b6:	2b00      	cmp	r3, #0
 80163b8:	d072      	beq.n	80164a0 <phpalI14443p4a_Sw_ActivateCard+0x148>
        {
            if (pDataParams->bBitRateCaps & 0x40U)
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	7adb      	ldrb	r3, [r3, #11]
 80163be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d002      	beq.n	80163cc <phpalI14443p4a_Sw_ActivateCard+0x74>
            {
                bAts_Dsi = PHPAL_I14443P4A_DATARATE_848;
 80163c6:	2303      	movs	r3, #3
 80163c8:	737b      	strb	r3, [r7, #13]
 80163ca:	e013      	b.n	80163f4 <phpalI14443p4a_Sw_ActivateCard+0x9c>
            }
            else if (pDataParams->bBitRateCaps & 0x20U)
 80163cc:	687b      	ldr	r3, [r7, #4]
 80163ce:	7adb      	ldrb	r3, [r3, #11]
 80163d0:	f003 0320 	and.w	r3, r3, #32
 80163d4:	2b00      	cmp	r3, #0
 80163d6:	d002      	beq.n	80163de <phpalI14443p4a_Sw_ActivateCard+0x86>
            {
                bAts_Dsi = PHPAL_I14443P4A_DATARATE_424;
 80163d8:	2302      	movs	r3, #2
 80163da:	737b      	strb	r3, [r7, #13]
 80163dc:	e00a      	b.n	80163f4 <phpalI14443p4a_Sw_ActivateCard+0x9c>
            }
            else if (pDataParams->bBitRateCaps & 0x10U)
 80163de:	687b      	ldr	r3, [r7, #4]
 80163e0:	7adb      	ldrb	r3, [r3, #11]
 80163e2:	f003 0310 	and.w	r3, r3, #16
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	d002      	beq.n	80163f0 <phpalI14443p4a_Sw_ActivateCard+0x98>
            {
                bAts_Dsi = PHPAL_I14443P4A_DATARATE_212;
 80163ea:	2301      	movs	r3, #1
 80163ec:	737b      	strb	r3, [r7, #13]
 80163ee:	e001      	b.n	80163f4 <phpalI14443p4a_Sw_ActivateCard+0x9c>
            }
            else
            {
                bAts_Dsi = PHPAL_I14443P4A_DATARATE_106;
 80163f0:	2300      	movs	r3, #0
 80163f2:	737b      	strb	r3, [r7, #13]
            }

            if (pDataParams->bBitRateCaps & 0x04U)
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	7adb      	ldrb	r3, [r3, #11]
 80163f8:	f003 0304 	and.w	r3, r3, #4
 80163fc:	2b00      	cmp	r3, #0
 80163fe:	d002      	beq.n	8016406 <phpalI14443p4a_Sw_ActivateCard+0xae>
            {
                bAts_Dri = PHPAL_I14443P4A_DATARATE_848;
 8016400:	2303      	movs	r3, #3
 8016402:	733b      	strb	r3, [r7, #12]
 8016404:	e013      	b.n	801642e <phpalI14443p4a_Sw_ActivateCard+0xd6>
            }
            else if (pDataParams->bBitRateCaps & 0x02U)
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	7adb      	ldrb	r3, [r3, #11]
 801640a:	f003 0302 	and.w	r3, r3, #2
 801640e:	2b00      	cmp	r3, #0
 8016410:	d002      	beq.n	8016418 <phpalI14443p4a_Sw_ActivateCard+0xc0>
            {
                bAts_Dri = PHPAL_I14443P4A_DATARATE_424;
 8016412:	2302      	movs	r3, #2
 8016414:	733b      	strb	r3, [r7, #12]
 8016416:	e00a      	b.n	801642e <phpalI14443p4a_Sw_ActivateCard+0xd6>
            }
            else if (pDataParams->bBitRateCaps & 0x01U)
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	7adb      	ldrb	r3, [r3, #11]
 801641c:	f003 0301 	and.w	r3, r3, #1
 8016420:	2b00      	cmp	r3, #0
 8016422:	d002      	beq.n	801642a <phpalI14443p4a_Sw_ActivateCard+0xd2>
            {
                bAts_Dri = PHPAL_I14443P4A_DATARATE_212;
 8016424:	2301      	movs	r3, #1
 8016426:	733b      	strb	r3, [r7, #12]
 8016428:	e001      	b.n	801642e <phpalI14443p4a_Sw_ActivateCard+0xd6>
            }
            else
            {
                bAts_Dri = PHPAL_I14443P4A_DATARATE_106;
 801642a:	2300      	movs	r3, #0
 801642c:	733b      	strb	r3, [r7, #12]
            }

            if ((bDsi != bAts_Dsi) && (bDsi > bAts_Dsi))
 801642e:	7e3a      	ldrb	r2, [r7, #24]
 8016430:	7b7b      	ldrb	r3, [r7, #13]
 8016432:	429a      	cmp	r2, r3
 8016434:	d005      	beq.n	8016442 <phpalI14443p4a_Sw_ActivateCard+0xea>
 8016436:	7e3a      	ldrb	r2, [r7, #24]
 8016438:	7b7b      	ldrb	r3, [r7, #13]
 801643a:	429a      	cmp	r2, r3
 801643c:	d901      	bls.n	8016442 <phpalI14443p4a_Sw_ActivateCard+0xea>
            {
                bDsi = bAts_Dsi;
 801643e:	7b7b      	ldrb	r3, [r7, #13]
 8016440:	763b      	strb	r3, [r7, #24]
            }

            if ((bDri != bAts_Dri) && (bDri > bAts_Dri))
 8016442:	787a      	ldrb	r2, [r7, #1]
 8016444:	7b3b      	ldrb	r3, [r7, #12]
 8016446:	429a      	cmp	r2, r3
 8016448:	d005      	beq.n	8016456 <phpalI14443p4a_Sw_ActivateCard+0xfe>
 801644a:	787a      	ldrb	r2, [r7, #1]
 801644c:	7b3b      	ldrb	r3, [r7, #12]
 801644e:	429a      	cmp	r2, r3
 8016450:	d901      	bls.n	8016456 <phpalI14443p4a_Sw_ActivateCard+0xfe>
            {
                bDri = bAts_Dri;
 8016452:	7b3b      	ldrb	r3, [r7, #12]
 8016454:	707b      	strb	r3, [r7, #1]
            }

            if (pDataParams->bBitRateCaps & 0x80U)
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	7adb      	ldrb	r3, [r3, #11]
 801645a:	b25b      	sxtb	r3, r3
 801645c:	2b00      	cmp	r3, #0
 801645e:	da0c      	bge.n	801647a <phpalI14443p4a_Sw_ActivateCard+0x122>
            {
                /* Only same bit rate allowed in both directions. */
                if (bDsi != bDri)
 8016460:	7e3a      	ldrb	r2, [r7, #24]
 8016462:	787b      	ldrb	r3, [r7, #1]
 8016464:	429a      	cmp	r2, r3
 8016466:	d008      	beq.n	801647a <phpalI14443p4a_Sw_ActivateCard+0x122>
                {
                    (bDsi < bDri) ? (bDri = bDsi) : (bDsi = bDri);
 8016468:	7e3a      	ldrb	r2, [r7, #24]
 801646a:	787b      	ldrb	r3, [r7, #1]
 801646c:	429a      	cmp	r2, r3
 801646e:	d202      	bcs.n	8016476 <phpalI14443p4a_Sw_ActivateCard+0x11e>
 8016470:	7e3b      	ldrb	r3, [r7, #24]
 8016472:	707b      	strb	r3, [r7, #1]
 8016474:	e001      	b.n	801647a <phpalI14443p4a_Sw_ActivateCard+0x122>
 8016476:	787b      	ldrb	r3, [r7, #1]
 8016478:	763b      	strb	r3, [r7, #24]
                }
            }

            if ((bDri != PHPAL_I14443P4A_DATARATE_106) || (bDsi != PHPAL_I14443P4A_DATARATE_106))
 801647a:	787b      	ldrb	r3, [r7, #1]
 801647c:	2b00      	cmp	r3, #0
 801647e:	d102      	bne.n	8016486 <phpalI14443p4a_Sw_ActivateCard+0x12e>
 8016480:	7e3b      	ldrb	r3, [r7, #24]
 8016482:	2b00      	cmp	r3, #0
 8016484:	d00c      	beq.n	80164a0 <phpalI14443p4a_Sw_ActivateCard+0x148>
            {
                /* Perform PPS */
                PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p4a_Sw_Pps(pDataParams, bDri, bDsi));
 8016486:	7e3a      	ldrb	r2, [r7, #24]
 8016488:	787b      	ldrb	r3, [r7, #1]
 801648a:	4619      	mov	r1, r3
 801648c:	6878      	ldr	r0, [r7, #4]
 801648e:	f7ff feb5 	bl	80161fc <phpalI14443p4a_Sw_Pps>
 8016492:	4603      	mov	r3, r0
 8016494:	81fb      	strh	r3, [r7, #14]
 8016496:	89fb      	ldrh	r3, [r7, #14]
 8016498:	2b00      	cmp	r3, #0
 801649a:	d001      	beq.n	80164a0 <phpalI14443p4a_Sw_ActivateCard+0x148>
 801649c:	89fb      	ldrh	r3, [r7, #14]
 801649e:	e00f      	b.n	80164c0 <phpalI14443p4a_Sw_ActivateCard+0x168>
            }
        }
    }

    return PH_ADD_COMPCODE(statusTmp, PH_COMP_PAL_ISO14443P4A);
 80164a0:	89fb      	ldrh	r3, [r7, #14]
 80164a2:	2b00      	cmp	r3, #0
 80164a4:	d00b      	beq.n	80164be <phpalI14443p4a_Sw_ActivateCard+0x166>
 80164a6:	89fb      	ldrh	r3, [r7, #14]
 80164a8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d106      	bne.n	80164be <phpalI14443p4a_Sw_ActivateCard+0x166>
 80164b0:	89fb      	ldrh	r3, [r7, #14]
 80164b2:	b2db      	uxtb	r3, r3
 80164b4:	b29b      	uxth	r3, r3
 80164b6:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 80164ba:	b29b      	uxth	r3, r3
 80164bc:	e000      	b.n	80164c0 <phpalI14443p4a_Sw_ActivateCard+0x168>
 80164be:	89fb      	ldrh	r3, [r7, #14]
}
 80164c0:	4618      	mov	r0, r3
 80164c2:	3710      	adds	r7, #16
 80164c4:	46bd      	mov	sp, r7
 80164c6:	bd80      	pop	{r7, pc}

080164c8 <phpalI14443p4a_Sw_GetProtocolParams>:
    uint8_t * pNadSupported,
    uint8_t * pFwi,
    uint8_t * pFsdi,
    uint8_t * pFsci
    )
{
 80164c8:	b480      	push	{r7}
 80164ca:	b085      	sub	sp, #20
 80164cc:	af00      	add	r7, sp, #0
 80164ce:	60f8      	str	r0, [r7, #12]
 80164d0:	60b9      	str	r1, [r7, #8]
 80164d2:	607a      	str	r2, [r7, #4]
 80164d4:	603b      	str	r3, [r7, #0]
    *pCidEnabled    = pDataParams->bCidSupported;
 80164d6:	68fb      	ldr	r3, [r7, #12]
 80164d8:	7a1a      	ldrb	r2, [r3, #8]
 80164da:	68bb      	ldr	r3, [r7, #8]
 80164dc:	701a      	strb	r2, [r3, #0]
    *pCid           = pDataParams->bCid;
 80164de:	68fb      	ldr	r3, [r7, #12]
 80164e0:	7a9a      	ldrb	r2, [r3, #10]
 80164e2:	687b      	ldr	r3, [r7, #4]
 80164e4:	701a      	strb	r2, [r3, #0]
    *pNadSupported  = pDataParams->bNadSupported;
 80164e6:	68fb      	ldr	r3, [r7, #12]
 80164e8:	7a5a      	ldrb	r2, [r3, #9]
 80164ea:	683b      	ldr	r3, [r7, #0]
 80164ec:	701a      	strb	r2, [r3, #0]
    *pFwi           = pDataParams->bFwi;
 80164ee:	68fb      	ldr	r3, [r7, #12]
 80164f0:	7b1a      	ldrb	r2, [r3, #12]
 80164f2:	69bb      	ldr	r3, [r7, #24]
 80164f4:	701a      	strb	r2, [r3, #0]
    *pFsdi          = pDataParams->bFsdi;
 80164f6:	68fb      	ldr	r3, [r7, #12]
 80164f8:	7b9a      	ldrb	r2, [r3, #14]
 80164fa:	69fb      	ldr	r3, [r7, #28]
 80164fc:	701a      	strb	r2, [r3, #0]
    *pFsci          = pDataParams->bFsci;
 80164fe:	68fb      	ldr	r3, [r7, #12]
 8016500:	7b5a      	ldrb	r2, [r3, #13]
 8016502:	6a3b      	ldr	r3, [r7, #32]
 8016504:	701a      	strb	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8016506:	2300      	movs	r3, #0
}
 8016508:	4618      	mov	r0, r3
 801650a:	3714      	adds	r7, #20
 801650c:	46bd      	mov	sp, r7
 801650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016512:	4770      	bx	lr

08016514 <phpalI14443p4mC_Sw_Init>:
                                   phpalI14443p4mC_Sw_DataParams_t * pDataParams,
                                   uint16_t wSizeOfDataParams,
                                   void * pHalDataParams,
                                   pWtxTimerCallback pWtxCallback
                                   )
{
 8016514:	b580      	push	{r7, lr}
 8016516:	b086      	sub	sp, #24
 8016518:	af00      	add	r7, sp, #0
 801651a:	60f8      	str	r0, [r7, #12]
 801651c:	607a      	str	r2, [r7, #4]
 801651e:	603b      	str	r3, [r7, #0]
 8016520:	460b      	mov	r3, r1
 8016522:	817b      	strh	r3, [r7, #10]
    phStatus_t wStatus = PH_ERR_SUCCESS;
 8016524:	2300      	movs	r3, #0
 8016526:	82fb      	strh	r3, [r7, #22]

    if (sizeof(phpalI14443p4mC_Sw_DataParams_t) != wSizeOfDataParams)
 8016528:	897b      	ldrh	r3, [r7, #10]
 801652a:	2b34      	cmp	r3, #52	@ 0x34
 801652c:	d002      	beq.n	8016534 <phpalI14443p4mC_Sw_Init+0x20>
    {
        return (PH_ERR_INVALID_DATA_PARAMS | PH_COMP_PAL_I14443P4MC);
 801652e:	f44f 6372 	mov.w	r3, #3872	@ 0xf20
 8016532:	e039      	b.n	80165a8 <phpalI14443p4mC_Sw_Init+0x94>
    }
    PH_ASSERT_NULL (pDataParams);
 8016534:	68fb      	ldr	r3, [r7, #12]
 8016536:	2b00      	cmp	r3, #0
 8016538:	d101      	bne.n	801653e <phpalI14443p4mC_Sw_Init+0x2a>
 801653a:	2321      	movs	r3, #33	@ 0x21
 801653c:	e034      	b.n	80165a8 <phpalI14443p4mC_Sw_Init+0x94>
    PH_ASSERT_NULL (pHalDataParams);
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	2b00      	cmp	r3, #0
 8016542:	d101      	bne.n	8016548 <phpalI14443p4mC_Sw_Init+0x34>
 8016544:	2321      	movs	r3, #33	@ 0x21
 8016546:	e02f      	b.n	80165a8 <phpalI14443p4mC_Sw_Init+0x94>

    /* Initialize data parameters */
    pDataParams->wId                = PH_COMP_PAL_I14443P4MC | PHPAL_I14443P4MC_SW_ID;
 8016548:	68fb      	ldr	r3, [r7, #12]
 801654a:	f640 7201 	movw	r2, #3841	@ 0xf01
 801654e:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams     = pHalDataParams;
 8016550:	68fb      	ldr	r3, [r7, #12]
 8016552:	687a      	ldr	r2, [r7, #4]
 8016554:	605a      	str	r2, [r3, #4]
    pDataParams->pWtxTimerCallback  = pWtxCallback;
 8016556:	68fb      	ldr	r3, [r7, #12]
 8016558:	683a      	ldr	r2, [r7, #0]
 801655a:	631a      	str	r2, [r3, #48]	@ 0x30

    pDataParams->bWtx               = PHPAL_I14443P4MC_SW_MIN_WTX_VALUE;
 801655c:	68fb      	ldr	r3, [r7, #12]
 801655e:	2201      	movs	r2, #1
 8016560:	765a      	strb	r2, [r3, #25]
    pDataParams->bDisableWtx        = PH_OFF;
 8016562:	68fb      	ldr	r3, [r7, #12]
 8016564:	2200      	movs	r2, #0
 8016566:	761a      	strb	r2, [r3, #24]
    /* Default operating mode is NFC */
    pDataParams->bOpMode            = RD_LIB_MODE_NFC;
 8016568:	68fb      	ldr	r3, [r7, #12]
 801656a:	2202      	movs	r2, #2
 801656c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    /* By default delta time to be subtracted from WTX timer time is set to 0 */
    pDataParams->wWtDelta           = 0;
 8016570:	68fb      	ldr	r3, [r7, #12]
 8016572:	2200      	movs	r2, #0
 8016574:	859a      	strh	r2, [r3, #44]	@ 0x2c
    /* Default percentage of actual time to be used in WTX timer is set to 75% */
    pDataParams->bWtPercentage      = 75;
 8016576:	68fb      	ldr	r3, [r7, #12]
 8016578:	224b      	movs	r2, #75	@ 0x4b
 801657a:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    /* Reset protocol to defaults */
    (void)phpalI14443p4mC_Sw_ResetProtocol(pDataParams);
 801657e:	68f8      	ldr	r0, [r7, #12]
 8016580:	f000 f818 	bl	80165b4 <phpalI14443p4mC_Sw_ResetProtocol>

    /* check whether event is already created. */
    pDataParams->mcEventObj.intialValue = 0;
 8016584:	68fb      	ldr	r3, [r7, #12]
 8016586:	2200      	movs	r2, #0
 8016588:	611a      	str	r2, [r3, #16]
    pDataParams->mcEventObj.pEvtName = (uint8_t *)bmcEventName;
 801658a:	68fb      	ldr	r3, [r7, #12]
 801658c:	4a08      	ldr	r2, [pc, #32]	@ (80165b0 <phpalI14443p4mC_Sw_Init+0x9c>)
 801658e:	60da      	str	r2, [r3, #12]
    wStatus = phOsal_EventCreate(&pDataParams->mcEventObj.EventHandle, &pDataParams->mcEventObj);
 8016590:	68fb      	ldr	r3, [r7, #12]
 8016592:	f103 0208 	add.w	r2, r3, #8
 8016596:	68fb      	ldr	r3, [r7, #12]
 8016598:	3308      	adds	r3, #8
 801659a:	4619      	mov	r1, r3
 801659c:	4610      	mov	r0, r2
 801659e:	f002 fc2d 	bl	8018dfc <phOsal_EventCreate>
 80165a2:	4603      	mov	r3, r0
 80165a4:	82fb      	strh	r3, [r7, #22]

    return wStatus;
 80165a6:	8afb      	ldrh	r3, [r7, #22]
}
 80165a8:	4618      	mov	r0, r3
 80165aa:	3718      	adds	r7, #24
 80165ac:	46bd      	mov	sp, r7
 80165ae:	bd80      	pop	{r7, pc}
 80165b0:	08021fec 	.word	0x08021fec

080165b4 <phpalI14443p4mC_Sw_ResetProtocol>:
}

phStatus_t phpalI14443p4mC_Sw_ResetProtocol(
                                            phpalI14443p4mC_Sw_DataParams_t * pDataParams
                                            )
{
 80165b4:	b580      	push	{r7, lr}
 80165b6:	b084      	sub	sp, #16
 80165b8:	af00      	add	r7, sp, #0
 80165ba:	6078      	str	r0, [r7, #4]
    phStatus_t wStatus = PH_ERR_SUCCESS;
 80165bc:	2300      	movs	r3, #0
 80165be:	81fb      	strh	r3, [r7, #14]
    pDataParams->bStateNow        = PHPAL_I14443P4MC_STATE_NONE;
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	2200      	movs	r2, #0
 80165c4:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    /* Default block number is 1. ISO14443-4 7.5.3.2. Rule C */
    pDataParams->bBlockNr         = 1;
 80165c8:	687b      	ldr	r3, [r7, #4]
 80165ca:	2201      	movs	r2, #1
 80165cc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    pDataParams->bFsdi            = 0;
 80165d0:	687b      	ldr	r3, [r7, #4]
 80165d2:	2200      	movs	r2, #0
 80165d4:	769a      	strb	r2, [r3, #26]
    /* Default FSCI value is 2 */
    pDataParams->bFsci            = PHPALI14443P4MC_FSCI_DEFAULT;
 80165d6:	687b      	ldr	r3, [r7, #4]
 80165d8:	2202      	movs	r2, #2
 80165da:	76da      	strb	r2, [r3, #27]
    pDataParams->bDr              = PHPAL_I14443P4MC_106;
 80165dc:	687b      	ldr	r3, [r7, #4]
 80165de:	2200      	movs	r2, #0
 80165e0:	771a      	strb	r2, [r3, #28]
    pDataParams->bDs              = PHPAL_I14443P4MC_106;
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	2200      	movs	r2, #0
 80165e6:	775a      	strb	r2, [r3, #29]
    pDataParams->bSameDSupport    = 0;
 80165e8:	687b      	ldr	r3, [r7, #4]
 80165ea:	2200      	movs	r2, #0
 80165ec:	779a      	strb	r2, [r3, #30]
    pDataParams->bFwi             = PHPALI14443P4MC_FWI_DEFAULT;
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	2204      	movs	r2, #4
 80165f2:	77da      	strb	r2, [r3, #31]
    pDataParams->bSfgi            = PHPALI14443P4MC_SFGI_DEFAULT;
 80165f4:	687b      	ldr	r3, [r7, #4]
 80165f6:	2200      	movs	r2, #0
 80165f8:	f883 2020 	strb.w	r2, [r3, #32]
    pDataParams->bCid             = 0;
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	2200      	movs	r2, #0
 8016600:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    pDataParams->bNad             = 0;
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	2200      	movs	r2, #0
 8016608:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    pDataParams->bChainingRx      = 0;
 801660c:	687b      	ldr	r3, [r7, #4]
 801660e:	2200      	movs	r2, #0
 8016610:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    pDataParams->bChainingTx      = 0;
 8016614:	687b      	ldr	r3, [r7, #4]
 8016616:	2200      	movs	r2, #0
 8016618:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    /* Default CID supported ISO14443-4 5.2.6 */
    pDataParams->bCidEnable       = PH_ON;
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	2201      	movs	r2, #1
 8016620:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    /* Default NAD not supported ISO14443-4 5.2.6 */
    pDataParams->bNadEnable       = PH_OFF;
 8016624:	687b      	ldr	r3, [r7, #4]
 8016626:	2200      	movs	r2, #0
 8016628:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    pDataParams->bCidPresence     = FALSE;
 801662c:	687b      	ldr	r3, [r7, #4]
 801662e:	2200      	movs	r2, #0
 8016630:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    pDataParams->bNadPresence     = FALSE;
 8016634:	687b      	ldr	r3, [r7, #4]
 8016636:	2200      	movs	r2, #0
 8016638:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Reset the position in case the PICC stopped abruptly due to RF OFF during chaining */
    PH_CHECK_SUCCESS_FCT(wStatus, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXBUFFER_STARTPOS, 0));
 801663c:	687b      	ldr	r3, [r7, #4]
 801663e:	685b      	ldr	r3, [r3, #4]
 8016640:	2200      	movs	r2, #0
 8016642:	2130      	movs	r1, #48	@ 0x30
 8016644:	4618      	mov	r0, r3
 8016646:	f7f7 feef 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801664a:	4603      	mov	r3, r0
 801664c:	81fb      	strh	r3, [r7, #14]
 801664e:	89fb      	ldrh	r3, [r7, #14]
 8016650:	2b00      	cmp	r3, #0
 8016652:	d001      	beq.n	8016658 <phpalI14443p4mC_Sw_ResetProtocol+0xa4>
 8016654:	89fb      	ldrh	r3, [r7, #14]
 8016656:	e000      	b.n	801665a <phpalI14443p4mC_Sw_ResetProtocol+0xa6>

    return wStatus;
 8016658:	89fb      	ldrh	r3, [r7, #14]
}
 801665a:	4618      	mov	r0, r3
 801665c:	3710      	adds	r7, #16
 801665e:	46bd      	mov	sp, r7
 8016660:	bd80      	pop	{r7, pc}

08016662 <phpalI18000p3m3_Sw_Init>:
phStatus_t phpalI18000p3m3_Sw_Init(
                                   phpalI18000p3m3_Sw_DataParams_t * pDataParams,
                                   uint16_t wSizeOfDataParams,
                                   void * pHalDataParams
                                   )
{
 8016662:	b480      	push	{r7}
 8016664:	b085      	sub	sp, #20
 8016666:	af00      	add	r7, sp, #0
 8016668:	60f8      	str	r0, [r7, #12]
 801666a:	460b      	mov	r3, r1
 801666c:	607a      	str	r2, [r7, #4]
 801666e:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalI18000p3m3_Sw_DataParams_t) != wSizeOfDataParams)
 8016670:	897b      	ldrh	r3, [r7, #10]
 8016672:	2b0c      	cmp	r3, #12
 8016674:	d002      	beq.n	801667c <phpalI18000p3m3_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_I18000P3M3);
 8016676:	f44f 6332 	mov.w	r3, #2848	@ 0xb20
 801667a:	e017      	b.n	80166ac <phpalI18000p3m3_Sw_Init+0x4a>
    }
    PH_ASSERT_NULL (pDataParams);
 801667c:	68fb      	ldr	r3, [r7, #12]
 801667e:	2b00      	cmp	r3, #0
 8016680:	d101      	bne.n	8016686 <phpalI18000p3m3_Sw_Init+0x24>
 8016682:	2321      	movs	r3, #33	@ 0x21
 8016684:	e012      	b.n	80166ac <phpalI18000p3m3_Sw_Init+0x4a>
    PH_ASSERT_NULL (pHalDataParams);
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	2b00      	cmp	r3, #0
 801668a:	d101      	bne.n	8016690 <phpalI18000p3m3_Sw_Init+0x2e>
 801668c:	2321      	movs	r3, #33	@ 0x21
 801668e:	e00d      	b.n	80166ac <phpalI18000p3m3_Sw_Init+0x4a>

    pDataParams->wId                = PH_COMP_PAL_I18000P3M3 | PHPAL_I18000P3M3_SW_ID;
 8016690:	68fb      	ldr	r3, [r7, #12]
 8016692:	f640 3201 	movw	r2, #2817	@ 0xb01
 8016696:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams     = pHalDataParams;
 8016698:	68fb      	ldr	r3, [r7, #12]
 801669a:	687a      	ldr	r2, [r7, #4]
 801669c:	605a      	str	r2, [r3, #4]
    pDataParams->bSession           = PHPAL_I18000P3M3_SESSION_S0;
 801669e:	68fb      	ldr	r3, [r7, #12]
 80166a0:	2200      	movs	r2, #0
 80166a2:	721a      	strb	r2, [r3, #8]
    pDataParams->bStoredCRCValid    = PH_OFF;
 80166a4:	68fb      	ldr	r3, [r7, #12]
 80166a6:	2200      	movs	r2, #0
 80166a8:	72da      	strb	r2, [r3, #11]

    return PH_ERR_SUCCESS;
 80166aa:	2300      	movs	r3, #0
}
 80166ac:	4618      	mov	r0, r3
 80166ae:	3714      	adds	r7, #20
 80166b0:	46bd      	mov	sp, r7
 80166b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166b6:	4770      	bx	lr

080166b8 <phpalI18000p3m3_Sw_CreateSelectCmd>:
                                         uint8_t bTruncate,
                                         uint8_t * pSelectCmd,
                                         uint8_t * bLen,
                                         uint8_t * bValidBits
                                        )
{
 80166b8:	b480      	push	{r7}
 80166ba:	b085      	sub	sp, #20
 80166bc:	af00      	add	r7, sp, #0
 80166be:	6078      	str	r0, [r7, #4]
 80166c0:	4608      	mov	r0, r1
 80166c2:	4611      	mov	r1, r2
 80166c4:	461a      	mov	r2, r3
 80166c6:	4603      	mov	r3, r0
 80166c8:	70fb      	strb	r3, [r7, #3]
 80166ca:	460b      	mov	r3, r1
 80166cc:	70bb      	strb	r3, [r7, #2]
 80166ce:	4613      	mov	r3, r2
 80166d0:	707b      	strb	r3, [r7, #1]
    uint8_t     PH_MEMLOC_COUNT bIndex;
    uint8_t     PH_MEMLOC_REM bCmdLength;
    uint8_t     PH_MEMLOC_REM bTmp;
    uint8_t     PH_MEMLOC_REM bMaskByteLength;
    uint16_t    PH_MEMLOC_REM wCmdBitLength = 0;
 80166d2:	2300      	movs	r3, #0
 80166d4:	817b      	strh	r3, [r7, #10]
    PH_UNUSED_VARIABLE(pDataParams);
    /* Parameter check */
    if ((bTarget > 0x07U) || (bAction > 0x07U) || (bMemBank > 0x03U) || (bPointerLength > 3U) || (bTruncate > 1U))
 80166d6:	78fb      	ldrb	r3, [r7, #3]
 80166d8:	2b07      	cmp	r3, #7
 80166da:	d80c      	bhi.n	80166f6 <phpalI18000p3m3_Sw_CreateSelectCmd+0x3e>
 80166dc:	78bb      	ldrb	r3, [r7, #2]
 80166de:	2b07      	cmp	r3, #7
 80166e0:	d809      	bhi.n	80166f6 <phpalI18000p3m3_Sw_CreateSelectCmd+0x3e>
 80166e2:	787b      	ldrb	r3, [r7, #1]
 80166e4:	2b03      	cmp	r3, #3
 80166e6:	d806      	bhi.n	80166f6 <phpalI18000p3m3_Sw_CreateSelectCmd+0x3e>
 80166e8:	7f3b      	ldrb	r3, [r7, #28]
 80166ea:	2b03      	cmp	r3, #3
 80166ec:	d803      	bhi.n	80166f6 <phpalI18000p3m3_Sw_CreateSelectCmd+0x3e>
 80166ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80166f2:	2b01      	cmp	r3, #1
 80166f4:	d902      	bls.n	80166fc <phpalI18000p3m3_Sw_CreateSelectCmd+0x44>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_I18000P3M3);
 80166f6:	f640 3321 	movw	r3, #2849	@ 0xb21
 80166fa:	e0f0      	b.n	80168de <phpalI18000p3m3_Sw_CreateSelectCmd+0x226>
    }

    /* Build Command frame */
    bCmdLength = 0;
 80166fc:	2300      	movs	r3, #0
 80166fe:	73bb      	strb	r3, [r7, #14]
    *(pSelectCmd + bCmdLength++) = (PHPAL_I18000P3M3_CMD_SELECT << 4U) | (bTarget << 1U) | (bAction >> 2U);  /* 0 bits left */
 8016700:	78fb      	ldrb	r3, [r7, #3]
 8016702:	005b      	lsls	r3, r3, #1
 8016704:	b2da      	uxtb	r2, r3
 8016706:	78bb      	ldrb	r3, [r7, #2]
 8016708:	089b      	lsrs	r3, r3, #2
 801670a:	b2db      	uxtb	r3, r3
 801670c:	4313      	orrs	r3, r2
 801670e:	b2da      	uxtb	r2, r3
 8016710:	7bbb      	ldrb	r3, [r7, #14]
 8016712:	1c59      	adds	r1, r3, #1
 8016714:	73b9      	strb	r1, [r7, #14]
 8016716:	4619      	mov	r1, r3
 8016718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801671a:	440b      	add	r3, r1
 801671c:	f062 025f 	orn	r2, r2, #95	@ 0x5f
 8016720:	b2d2      	uxtb	r2, r2
 8016722:	701a      	strb	r2, [r3, #0]
    *(pSelectCmd + bCmdLength)   = (bAction << 6U) | (bMemBank <<  4U) | (bPointerLength << 2U);             /* 2 bits left */
 8016724:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8016728:	019b      	lsls	r3, r3, #6
 801672a:	b25a      	sxtb	r2, r3
 801672c:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8016730:	011b      	lsls	r3, r3, #4
 8016732:	b25b      	sxtb	r3, r3
 8016734:	4313      	orrs	r3, r2
 8016736:	b25a      	sxtb	r2, r3
 8016738:	f997 301c 	ldrsb.w	r3, [r7, #28]
 801673c:	009b      	lsls	r3, r3, #2
 801673e:	b25b      	sxtb	r3, r3
 8016740:	4313      	orrs	r3, r2
 8016742:	b259      	sxtb	r1, r3
 8016744:	7bbb      	ldrb	r3, [r7, #14]
 8016746:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016748:	4413      	add	r3, r2
 801674a:	b2ca      	uxtb	r2, r1
 801674c:	701a      	strb	r2, [r3, #0]

    /* append pointer */
    for (bIndex = 0; bIndex < (bPointerLength + /* */ 1U); ++bIndex)
 801674e:	2300      	movs	r3, #0
 8016750:	73fb      	strb	r3, [r7, #15]
 8016752:	e01f      	b.n	8016794 <phpalI18000p3m3_Sw_CreateSelectCmd+0xdc>
    {
        *(pSelectCmd + bCmdLength++) |= (pPointer[bIndex]) >> 6U;
 8016754:	7bbb      	ldrb	r3, [r7, #14]
 8016756:	1c5a      	adds	r2, r3, #1
 8016758:	73ba      	strb	r2, [r7, #14]
 801675a:	4619      	mov	r1, r3
 801675c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801675e:	440a      	add	r2, r1
 8016760:	7811      	ldrb	r1, [r2, #0]
 8016762:	7bfa      	ldrb	r2, [r7, #15]
 8016764:	69b8      	ldr	r0, [r7, #24]
 8016766:	4402      	add	r2, r0
 8016768:	7812      	ldrb	r2, [r2, #0]
 801676a:	0992      	lsrs	r2, r2, #6
 801676c:	b2d2      	uxtb	r2, r2
 801676e:	4618      	mov	r0, r3
 8016770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016772:	4403      	add	r3, r0
 8016774:	430a      	orrs	r2, r1
 8016776:	b2d2      	uxtb	r2, r2
 8016778:	701a      	strb	r2, [r3, #0]
        *(pSelectCmd + bCmdLength)    = (pPointer[bIndex]) << 2U;
 801677a:	7bfb      	ldrb	r3, [r7, #15]
 801677c:	69ba      	ldr	r2, [r7, #24]
 801677e:	4413      	add	r3, r2
 8016780:	781a      	ldrb	r2, [r3, #0]
 8016782:	7bbb      	ldrb	r3, [r7, #14]
 8016784:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8016786:	440b      	add	r3, r1
 8016788:	0092      	lsls	r2, r2, #2
 801678a:	b2d2      	uxtb	r2, r2
 801678c:	701a      	strb	r2, [r3, #0]
    for (bIndex = 0; bIndex < (bPointerLength + /* */ 1U); ++bIndex)
 801678e:	7bfb      	ldrb	r3, [r7, #15]
 8016790:	3301      	adds	r3, #1
 8016792:	73fb      	strb	r3, [r7, #15]
 8016794:	7bfa      	ldrb	r2, [r7, #15]
 8016796:	7f3b      	ldrb	r3, [r7, #28]
 8016798:	3301      	adds	r3, #1
 801679a:	429a      	cmp	r2, r3
 801679c:	d3da      	bcc.n	8016754 <phpalI18000p3m3_Sw_CreateSelectCmd+0x9c>
    }
    /* 2 bits left */

    *(pSelectCmd + bCmdLength++) |= bMaskBitLength >> 6U;
 801679e:	7bbb      	ldrb	r3, [r7, #14]
 80167a0:	1c5a      	adds	r2, r3, #1
 80167a2:	73ba      	strb	r2, [r7, #14]
 80167a4:	4619      	mov	r1, r3
 80167a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80167a8:	440a      	add	r2, r1
 80167aa:	7811      	ldrb	r1, [r2, #0]
 80167ac:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80167b0:	0992      	lsrs	r2, r2, #6
 80167b2:	b2d2      	uxtb	r2, r2
 80167b4:	4618      	mov	r0, r3
 80167b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80167b8:	4403      	add	r3, r0
 80167ba:	430a      	orrs	r2, r1
 80167bc:	b2d2      	uxtb	r2, r2
 80167be:	701a      	strb	r2, [r3, #0]
    *(pSelectCmd + bCmdLength)    = bMaskBitLength << 2U;  /* 2 bits left */
 80167c0:	7bbb      	ldrb	r3, [r7, #14]
 80167c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80167c4:	4413      	add	r3, r2
 80167c6:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80167ca:	0092      	lsls	r2, r2, #2
 80167cc:	b2d2      	uxtb	r2, r2
 80167ce:	701a      	strb	r2, [r3, #0]

    /* calculate intermediate bitlength */
    wCmdBitLength = ((uint16_t)bCmdLength << 3U) + 6U;
 80167d0:	7bbb      	ldrb	r3, [r7, #14]
 80167d2:	b29b      	uxth	r3, r3
 80167d4:	00db      	lsls	r3, r3, #3
 80167d6:	b29b      	uxth	r3, r3
 80167d8:	3306      	adds	r3, #6
 80167da:	817b      	strh	r3, [r7, #10]

    /* get byte-length of mask */
    bMaskByteLength = bMaskBitLength >> 3U;
 80167dc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80167e0:	08db      	lsrs	r3, r3, #3
 80167e2:	733b      	strb	r3, [r7, #12]
    if (0U != (bMaskBitLength & 0x07U))
 80167e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80167e8:	f003 0307 	and.w	r3, r3, #7
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d002      	beq.n	80167f6 <phpalI18000p3m3_Sw_CreateSelectCmd+0x13e>
    {
        ++bMaskByteLength;
 80167f0:	7b3b      	ldrb	r3, [r7, #12]
 80167f2:	3301      	adds	r3, #1
 80167f4:	733b      	strb	r3, [r7, #12]
    }

    /* append mask value */
    for (bIndex = 0; bIndex < bMaskByteLength; ++bIndex)
 80167f6:	2300      	movs	r3, #0
 80167f8:	73fb      	strb	r3, [r7, #15]
 80167fa:	e036      	b.n	801686a <phpalI18000p3m3_Sw_CreateSelectCmd+0x1b2>
    {
        bTmp = pMask[bIndex];
 80167fc:	7bfb      	ldrb	r3, [r7, #15]
 80167fe:	6a3a      	ldr	r2, [r7, #32]
 8016800:	4413      	add	r3, r2
 8016802:	781b      	ldrb	r3, [r3, #0]
 8016804:	737b      	strb	r3, [r7, #13]

        /* Mask out invalid bits of last byte */
        if ((bIndex == (bMaskByteLength - 1U)) && ((bMaskBitLength & 0x07U) > 0U))
 8016806:	7bfa      	ldrb	r2, [r7, #15]
 8016808:	7b3b      	ldrb	r3, [r7, #12]
 801680a:	3b01      	subs	r3, #1
 801680c:	429a      	cmp	r2, r3
 801680e:	d112      	bne.n	8016836 <phpalI18000p3m3_Sw_CreateSelectCmd+0x17e>
 8016810:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8016814:	f003 0307 	and.w	r3, r3, #7
 8016818:	2b00      	cmp	r3, #0
 801681a:	d00c      	beq.n	8016836 <phpalI18000p3m3_Sw_CreateSelectCmd+0x17e>
        {
            bTmp &= (uint8_t)(0xFFU << (8U - (bMaskBitLength & 0x07U)));
 801681c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8016820:	f003 0307 	and.w	r3, r3, #7
 8016824:	f1c3 0308 	rsb	r3, r3, #8
 8016828:	22ff      	movs	r2, #255	@ 0xff
 801682a:	fa02 f303 	lsl.w	r3, r2, r3
 801682e:	b2da      	uxtb	r2, r3
 8016830:	7b7b      	ldrb	r3, [r7, #13]
 8016832:	4013      	ands	r3, r2
 8016834:	737b      	strb	r3, [r7, #13]
        }

        /* Append mask value */
        *(pSelectCmd + bCmdLength++) |= bTmp >> 6U;
 8016836:	7bbb      	ldrb	r3, [r7, #14]
 8016838:	1c5a      	adds	r2, r3, #1
 801683a:	73ba      	strb	r2, [r7, #14]
 801683c:	4619      	mov	r1, r3
 801683e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016840:	440a      	add	r2, r1
 8016842:	7811      	ldrb	r1, [r2, #0]
 8016844:	7b7a      	ldrb	r2, [r7, #13]
 8016846:	0992      	lsrs	r2, r2, #6
 8016848:	b2d2      	uxtb	r2, r2
 801684a:	4618      	mov	r0, r3
 801684c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801684e:	4403      	add	r3, r0
 8016850:	430a      	orrs	r2, r1
 8016852:	b2d2      	uxtb	r2, r2
 8016854:	701a      	strb	r2, [r3, #0]
        *(pSelectCmd + bCmdLength)    = bTmp << 2U;
 8016856:	7bbb      	ldrb	r3, [r7, #14]
 8016858:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801685a:	4413      	add	r3, r2
 801685c:	7b7a      	ldrb	r2, [r7, #13]
 801685e:	0092      	lsls	r2, r2, #2
 8016860:	b2d2      	uxtb	r2, r2
 8016862:	701a      	strb	r2, [r3, #0]
    for (bIndex = 0; bIndex < bMaskByteLength; ++bIndex)
 8016864:	7bfb      	ldrb	r3, [r7, #15]
 8016866:	3301      	adds	r3, #1
 8016868:	73fb      	strb	r3, [r7, #15]
 801686a:	7bfa      	ldrb	r2, [r7, #15]
 801686c:	7b3b      	ldrb	r3, [r7, #12]
 801686e:	429a      	cmp	r2, r3
 8016870:	d3c4      	bcc.n	80167fc <phpalI18000p3m3_Sw_CreateSelectCmd+0x144>
    }
    /* calculate new bit length */
    wCmdBitLength = wCmdBitLength + bMaskBitLength;
 8016872:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8016876:	b29a      	uxth	r2, r3
 8016878:	897b      	ldrh	r3, [r7, #10]
 801687a:	4413      	add	r3, r2
 801687c:	817b      	strh	r3, [r7, #10]

    /* decrement length if we incremented too much */
    if ((wCmdBitLength >> 3U) != bCmdLength)
 801687e:	897b      	ldrh	r3, [r7, #10]
 8016880:	08db      	lsrs	r3, r3, #3
 8016882:	b29a      	uxth	r2, r3
 8016884:	7bbb      	ldrb	r3, [r7, #14]
 8016886:	b29b      	uxth	r3, r3
 8016888:	429a      	cmp	r2, r3
 801688a:	d002      	beq.n	8016892 <phpalI18000p3m3_Sw_CreateSelectCmd+0x1da>
    {
        --bCmdLength;
 801688c:	7bbb      	ldrb	r3, [r7, #14]
 801688e:	3b01      	subs	r3, #1
 8016890:	73bb      	strb	r3, [r7, #14]
    }

    /* append truncate bit */
    if (bTruncate != PH_OFF)
 8016892:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8016896:	2b00      	cmp	r3, #0
 8016898:	d010      	beq.n	80168bc <phpalI18000p3m3_Sw_CreateSelectCmd+0x204>
    {
        *(pSelectCmd + bCmdLength) |= (uint8_t)(0x80U >> (wCmdBitLength & 0x07U));
 801689a:	7bbb      	ldrb	r3, [r7, #14]
 801689c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801689e:	4413      	add	r3, r2
 80168a0:	7819      	ldrb	r1, [r3, #0]
 80168a2:	897b      	ldrh	r3, [r7, #10]
 80168a4:	f003 0307 	and.w	r3, r3, #7
 80168a8:	2280      	movs	r2, #128	@ 0x80
 80168aa:	fa22 f303 	lsr.w	r3, r2, r3
 80168ae:	b2da      	uxtb	r2, r3
 80168b0:	7bbb      	ldrb	r3, [r7, #14]
 80168b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80168b4:	4403      	add	r3, r0
 80168b6:	430a      	orrs	r2, r1
 80168b8:	b2d2      	uxtb	r2, r2
 80168ba:	701a      	strb	r2, [r3, #0]
    }
    ++bCmdLength;
 80168bc:	7bbb      	ldrb	r3, [r7, #14]
 80168be:	3301      	adds	r3, #1
 80168c0:	73bb      	strb	r3, [r7, #14]
    ++wCmdBitLength;
 80168c2:	897b      	ldrh	r3, [r7, #10]
 80168c4:	3301      	adds	r3, #1
 80168c6:	817b      	strh	r3, [r7, #10]
    *bLen = bCmdLength;
 80168c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80168ca:	7bba      	ldrb	r2, [r7, #14]
 80168cc:	701a      	strb	r2, [r3, #0]
    *bValidBits = (uint8_t)(wCmdBitLength & 0x07U);
 80168ce:	897b      	ldrh	r3, [r7, #10]
 80168d0:	b2db      	uxtb	r3, r3
 80168d2:	f003 0307 	and.w	r3, r3, #7
 80168d6:	b2da      	uxtb	r2, r3
 80168d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80168da:	701a      	strb	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 80168dc:	2300      	movs	r3, #0
}
 80168de:	4618      	mov	r0, r3
 80168e0:	3714      	adds	r7, #20
 80168e2:	46bd      	mov	sp, r7
 80168e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168e8:	4770      	bx	lr

080168ea <phpalI18000p3m3_Sw_CreateBeginRoundCmd>:
    uint8_t bSession,
    uint8_t bRfu,
    uint8_t bQ,
    uint8_t * pBeginRnd
    )
{
 80168ea:	b580      	push	{r7, lr}
 80168ec:	b084      	sub	sp, #16
 80168ee:	af00      	add	r7, sp, #0
 80168f0:	6078      	str	r0, [r7, #4]
 80168f2:	4608      	mov	r0, r1
 80168f4:	4611      	mov	r1, r2
 80168f6:	461a      	mov	r2, r3
 80168f8:	4603      	mov	r3, r0
 80168fa:	70fb      	strb	r3, [r7, #3]
 80168fc:	460b      	mov	r3, r1
 80168fe:	70bb      	strb	r3, [r7, #2]
 8016900:	4613      	mov	r3, r2
 8016902:	707b      	strb	r3, [r7, #1]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t PH_MEMLOC_REM wValue = 0;
 8016904:	2300      	movs	r3, #0
 8016906:	81fb      	strh	r3, [r7, #14]
    /* Parameter check */
    if ((bDr > 0x01U) || (bM < 0x02U) || (bM > 0x03U) || (bTRext > 1U) || (bSel > 0x03U) || (bSession > 0x03U) || (bRfu > 0x01U) || (bQ > 0x0FU))
 8016908:	78fb      	ldrb	r3, [r7, #3]
 801690a:	2b01      	cmp	r3, #1
 801690c:	d816      	bhi.n	801693c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 801690e:	78bb      	ldrb	r3, [r7, #2]
 8016910:	2b01      	cmp	r3, #1
 8016912:	d913      	bls.n	801693c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 8016914:	78bb      	ldrb	r3, [r7, #2]
 8016916:	2b03      	cmp	r3, #3
 8016918:	d810      	bhi.n	801693c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 801691a:	787b      	ldrb	r3, [r7, #1]
 801691c:	2b01      	cmp	r3, #1
 801691e:	d80d      	bhi.n	801693c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 8016920:	7e3b      	ldrb	r3, [r7, #24]
 8016922:	2b03      	cmp	r3, #3
 8016924:	d80a      	bhi.n	801693c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 8016926:	7f3b      	ldrb	r3, [r7, #28]
 8016928:	2b03      	cmp	r3, #3
 801692a:	d807      	bhi.n	801693c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 801692c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8016930:	2b01      	cmp	r3, #1
 8016932:	d803      	bhi.n	801693c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 8016934:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8016938:	2b0f      	cmp	r3, #15
 801693a:	d902      	bls.n	8016942 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x58>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_I18000P3M3);
 801693c:	f640 3321 	movw	r3, #2849	@ 0xb21
 8016940:	e072      	b.n	8016a28 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x13e>
    }

    /* Store new session parameter */
   pDataParams->bSession = bSession;
 8016942:	687b      	ldr	r3, [r7, #4]
 8016944:	7f3a      	ldrb	r2, [r7, #28]
 8016946:	721a      	strb	r2, [r3, #8]

    /* Map TRext to 0 or 1 */
    if (bTRext != PH_OFF)
 8016948:	787b      	ldrb	r3, [r7, #1]
 801694a:	2b00      	cmp	r3, #0
 801694c:	d002      	beq.n	8016954 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x6a>
    {
        bTRext = 1;
 801694e:	2301      	movs	r3, #1
 8016950:	707b      	strb	r3, [r7, #1]
 8016952:	e001      	b.n	8016958 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x6e>
    }
    else
    {
        bTRext = 0;
 8016954:	2300      	movs	r3, #0
 8016956:	707b      	strb	r3, [r7, #1]
    }

    /* Build Command frame */
    *pBeginRnd = (PHPAL_I18000P3M3_CMD_BEGIN_ROUND << 4U) | (bDr << 3U) | (bM << 1U) | (bTRext);  /* 0 bits left */
 8016958:	78fb      	ldrb	r3, [r7, #3]
 801695a:	00db      	lsls	r3, r3, #3
 801695c:	b2da      	uxtb	r2, r3
 801695e:	78bb      	ldrb	r3, [r7, #2]
 8016960:	005b      	lsls	r3, r3, #1
 8016962:	b2db      	uxtb	r3, r3
 8016964:	4313      	orrs	r3, r2
 8016966:	b2da      	uxtb	r2, r3
 8016968:	787b      	ldrb	r3, [r7, #1]
 801696a:	4313      	orrs	r3, r2
 801696c:	b2db      	uxtb	r3, r3
 801696e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016972:	b2da      	uxtb	r2, r3
 8016974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016976:	701a      	strb	r2, [r3, #0]
    *(pBeginRnd+1U) = (bSel << 6U) | (bSession << 4U) | (bRfu << 3U) | (bQ >> 1U);                      /* 0 bits left */
 8016978:	f997 3018 	ldrsb.w	r3, [r7, #24]
 801697c:	019b      	lsls	r3, r3, #6
 801697e:	b25a      	sxtb	r2, r3
 8016980:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8016984:	011b      	lsls	r3, r3, #4
 8016986:	b25b      	sxtb	r3, r3
 8016988:	4313      	orrs	r3, r2
 801698a:	b25a      	sxtb	r2, r3
 801698c:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8016990:	00db      	lsls	r3, r3, #3
 8016992:	b25b      	sxtb	r3, r3
 8016994:	4313      	orrs	r3, r2
 8016996:	b25a      	sxtb	r2, r3
 8016998:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801699c:	085b      	lsrs	r3, r3, #1
 801699e:	b2db      	uxtb	r3, r3
 80169a0:	b25b      	sxtb	r3, r3
 80169a2:	4313      	orrs	r3, r2
 80169a4:	b25a      	sxtb	r2, r3
 80169a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80169a8:	3301      	adds	r3, #1
 80169aa:	b2d2      	uxtb	r2, r2
 80169ac:	701a      	strb	r2, [r3, #0]
    *(pBeginRnd+2U) = (bQ << 7U);                                                                    /* 7 bits left */
 80169ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80169b0:	3302      	adds	r3, #2
 80169b2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80169b6:	01d2      	lsls	r2, r2, #7
 80169b8:	b2d2      	uxtb	r2, r2
 80169ba:	701a      	strb	r2, [r3, #0]

    if(bDr == 0U)
 80169bc:	78fb      	ldrb	r3, [r7, #3]
 80169be:	2b00      	cmp	r3, #0
 80169c0:	d108      	bne.n	80169d4 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0xea>
    {
        if(bM == 2U)
 80169c2:	78bb      	ldrb	r3, [r7, #2]
 80169c4:	2b02      	cmp	r3, #2
 80169c6:	d102      	bne.n	80169ce <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0xe4>
        {
            wValue = PHHAL_HW_RX_I18000P3M3_FL_423_MAN2;
 80169c8:	2313      	movs	r3, #19
 80169ca:	81fb      	strh	r3, [r7, #14]
 80169cc:	e00a      	b.n	80169e4 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0xfa>
        }
        else
        {
            wValue = PHHAL_HW_RX_I18000P3M3_FL_423_MAN4;
 80169ce:	2315      	movs	r3, #21
 80169d0:	81fb      	strh	r3, [r7, #14]
 80169d2:	e007      	b.n	80169e4 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0xfa>
        }
    }
    else
    {
        if(bM == 2U)
 80169d4:	78bb      	ldrb	r3, [r7, #2]
 80169d6:	2b02      	cmp	r3, #2
 80169d8:	d102      	bne.n	80169e0 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0xf6>
        {
            wValue = PHHAL_HW_RX_I18000P3M3_FL_847_MAN2;
 80169da:	2314      	movs	r3, #20
 80169dc:	81fb      	strh	r3, [r7, #14]
 80169de:	e001      	b.n	80169e4 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0xfa>
        }
        else
        {
            wValue = PHHAL_HW_RX_I18000P3M3_FL_847_MAN4;
 80169e0:	2316      	movs	r3, #22
 80169e2:	81fb      	strh	r3, [r7, #14]
        }
    }

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80169e4:	687b      	ldr	r3, [r7, #4]
 80169e6:	685b      	ldr	r3, [r3, #4]
 80169e8:	89fa      	ldrh	r2, [r7, #14]
 80169ea:	210a      	movs	r1, #10
 80169ec:	4618      	mov	r0, r3
 80169ee:	f7f7 fd1b 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80169f2:	4603      	mov	r3, r0
 80169f4:	81bb      	strh	r3, [r7, #12]
 80169f6:	89bb      	ldrh	r3, [r7, #12]
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d001      	beq.n	8016a00 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x116>
 80169fc:	89bb      	ldrh	r3, [r7, #12]
 80169fe:	e013      	b.n	8016a28 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x13e>
                pDataParams->pHalDataParams,
                PHHAL_HW_CONFIG_RXDATARATE_FRAMING,
                wValue));

    /* Set Subcarrier */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8016a00:	687b      	ldr	r3, [r7, #4]
 8016a02:	6858      	ldr	r0, [r3, #4]
 8016a04:	78fb      	ldrb	r3, [r7, #3]
 8016a06:	2b00      	cmp	r3, #0
 8016a08:	d101      	bne.n	8016a0e <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x124>
 8016a0a:	2301      	movs	r3, #1
 8016a0c:	e000      	b.n	8016a10 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x126>
 8016a0e:	2302      	movs	r3, #2
 8016a10:	461a      	mov	r2, r3
 8016a12:	210f      	movs	r1, #15
 8016a14:	f7f7 fd08 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8016a18:	4603      	mov	r3, r0
 8016a1a:	81bb      	strh	r3, [r7, #12]
 8016a1c:	89bb      	ldrh	r3, [r7, #12]
 8016a1e:	2b00      	cmp	r3, #0
 8016a20:	d001      	beq.n	8016a26 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x13c>
 8016a22:	89bb      	ldrh	r3, [r7, #12]
 8016a24:	e000      	b.n	8016a28 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x13e>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_SUBCARRIER,
        (bDr == 0U) ? PHHAL_HW_SUBCARRIER_DUAL : PHHAL_HW_SUBCARRIER_QUAD));

    return PH_ERR_SUCCESS;
 8016a26:	2300      	movs	r3, #0
}
 8016a28:	4618      	mov	r0, r3
 8016a2a:	3710      	adds	r7, #16
 8016a2c:	46bd      	mov	sp, r7
 8016a2e:	bd80      	pop	{r7, pc}

08016a30 <phpalI18092mPI_Sw_Init>:
phStatus_t phpalI18092mPI_Sw_Init(
                                  phpalI18092mPI_Sw_DataParams_t * pDataParams,
                                  uint16_t wSizeOfDataParams,
                                  void * pHalDataParams
                                  )
{
 8016a30:	b580      	push	{r7, lr}
 8016a32:	b084      	sub	sp, #16
 8016a34:	af00      	add	r7, sp, #0
 8016a36:	60f8      	str	r0, [r7, #12]
 8016a38:	460b      	mov	r3, r1
 8016a3a:	607a      	str	r2, [r7, #4]
 8016a3c:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalI18092mPI_Sw_DataParams_t) != wSizeOfDataParams)
 8016a3e:	897b      	ldrh	r3, [r7, #10]
 8016a40:	2b24      	cmp	r3, #36	@ 0x24
 8016a42:	d002      	beq.n	8016a4a <phpalI18092mPI_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_I18092MPI);
 8016a44:	f44f 6342 	mov.w	r3, #3104	@ 0xc20
 8016a48:	e014      	b.n	8016a74 <phpalI18092mPI_Sw_Init+0x44>
    }
    PH_ASSERT_NULL (pDataParams);
 8016a4a:	68fb      	ldr	r3, [r7, #12]
 8016a4c:	2b00      	cmp	r3, #0
 8016a4e:	d101      	bne.n	8016a54 <phpalI18092mPI_Sw_Init+0x24>
 8016a50:	2321      	movs	r3, #33	@ 0x21
 8016a52:	e00f      	b.n	8016a74 <phpalI18092mPI_Sw_Init+0x44>
    PH_ASSERT_NULL (pHalDataParams);
 8016a54:	687b      	ldr	r3, [r7, #4]
 8016a56:	2b00      	cmp	r3, #0
 8016a58:	d101      	bne.n	8016a5e <phpalI18092mPI_Sw_Init+0x2e>
 8016a5a:	2321      	movs	r3, #33	@ 0x21
 8016a5c:	e00a      	b.n	8016a74 <phpalI18092mPI_Sw_Init+0x44>

    /* Init private data */
    pDataParams->wId            = PH_COMP_PAL_I18092MPI | PHPAL_I18092MPI_SW_ID;
 8016a5e:	68fb      	ldr	r3, [r7, #12]
 8016a60:	f640 4201 	movw	r2, #3073	@ 0xc01
 8016a64:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams = pHalDataParams;
 8016a66:	68fb      	ldr	r3, [r7, #12]
 8016a68:	687a      	ldr	r2, [r7, #4]
 8016a6a:	605a      	str	r2, [r3, #4]

    /* Reset protocol to defaults */
    return phpalI18092mPI_Sw_ResetProtocol(pDataParams);
 8016a6c:	68f8      	ldr	r0, [r7, #12]
 8016a6e:	f000 f805 	bl	8016a7c <phpalI18092mPI_Sw_ResetProtocol>
 8016a72:	4603      	mov	r3, r0
}
 8016a74:	4618      	mov	r0, r3
 8016a76:	3710      	adds	r7, #16
 8016a78:	46bd      	mov	sp, r7
 8016a7a:	bd80      	pop	{r7, pc}

08016a7c <phpalI18092mPI_Sw_ResetProtocol>:

phStatus_t phpalI18092mPI_Sw_ResetProtocol(
    phpalI18092mPI_Sw_DataParams_t * pDataParams
    )
{
 8016a7c:	b480      	push	{r7}
 8016a7e:	b083      	sub	sp, #12
 8016a80:	af00      	add	r7, sp, #0
 8016a82:	6078      	str	r0, [r7, #4]
    /* Apply default parameters */
    pDataParams->bNfcIdValid    = PH_OFF;
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	2200      	movs	r2, #0
 8016a88:	721a      	strb	r2, [r3, #8]
    pDataParams->bStateNow      = PHPAL_I18092MPI_SW_STATE_INFORMATION_PDU_TX;
 8016a8a:	687b      	ldr	r3, [r7, #4]
 8016a8c:	2200      	movs	r2, #0
 8016a8e:	74da      	strb	r2, [r3, #19]
    pDataParams->bDid           = 0;    /* set DID to 0, i.e. disable usage of DID */
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	2200      	movs	r2, #0
 8016a94:	751a      	strb	r2, [r3, #20]
    pDataParams->bNadEnabled    = PH_OFF;
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	2200      	movs	r2, #0
 8016a9a:	755a      	strb	r2, [r3, #21]
    pDataParams->bNad           = 0;
 8016a9c:	687b      	ldr	r3, [r7, #4]
 8016a9e:	2200      	movs	r2, #0
 8016aa0:	759a      	strb	r2, [r3, #22]
    pDataParams->bWt            = PHPAL_I18092MPI_WT_MAX;
 8016aa2:	687b      	ldr	r3, [r7, #4]
 8016aa4:	220e      	movs	r2, #14
 8016aa6:	75da      	strb	r2, [r3, #23]
    pDataParams->bFsl           = PHPAL_I18092MPI_FRAMESIZE_64;
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	2200      	movs	r2, #0
 8016aac:	761a      	strb	r2, [r3, #24]
    pDataParams->bLri           = PHPAL_I18092MPI_FRAMESIZE_64;
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	2200      	movs	r2, #0
 8016ab2:	771a      	strb	r2, [r3, #28]
    pDataParams->bLrt           = PHPAL_I18092MPI_FRAMESIZE_64;
 8016ab4:	687b      	ldr	r3, [r7, #4]
 8016ab6:	2200      	movs	r2, #0
 8016ab8:	775a      	strb	r2, [r3, #29]
    pDataParams->bPni           = 0;    /* NFCForum-TS-DigitalProtocol-1.0 section 14.12.3.1 */
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	2200      	movs	r2, #0
 8016abe:	765a      	strb	r2, [r3, #25]
    pDataParams->bDsi           = 0;
 8016ac0:	687b      	ldr	r3, [r7, #4]
 8016ac2:	2200      	movs	r2, #0
 8016ac4:	769a      	strb	r2, [r3, #26]
    pDataParams->bDri           = 0;
 8016ac6:	687b      	ldr	r3, [r7, #4]
 8016ac8:	2200      	movs	r2, #0
 8016aca:	76da      	strb	r2, [r3, #27]
    pDataParams->bMaxRetryCount = PHPAL_I18092MPI_SW_RETRIES_DEFAULT;
 8016acc:	687b      	ldr	r3, [r7, #4]
 8016ace:	2202      	movs	r2, #2
 8016ad0:	779a      	strb	r2, [r3, #30]
    pDataParams->bAtnDisabled   = 0;
 8016ad2:	687b      	ldr	r3, [r7, #4]
 8016ad4:	2200      	movs	r2, #0
 8016ad6:	77da      	strb	r2, [r3, #31]
    pDataParams->bActiveMode    = 0;
 8016ad8:	687b      	ldr	r3, [r7, #4]
 8016ada:	2200      	movs	r2, #0
 8016adc:	f883 2020 	strb.w	r2, [r3, #32]
    pDataParams->bOpeMode       = RD_LIB_MODE_NFC;
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	2202      	movs	r2, #2
 8016ae4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    pDataParams->bPropPSLMode   = PH_OFF;
 8016ae8:	687b      	ldr	r3, [r7, #4]
 8016aea:	2200      	movs	r2, #0
 8016aec:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    return PH_ERR_SUCCESS;
 8016af0:	2300      	movs	r3, #0
}
 8016af2:	4618      	mov	r0, r3
 8016af4:	370c      	adds	r7, #12
 8016af6:	46bd      	mov	sp, r7
 8016af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016afc:	4770      	bx	lr
	...

08016b00 <phpalI18092mPI_Sw_Atr>:
                                 uint8_t * pGi,
                                 uint8_t bGiLength,
                                 uint8_t * pAtrRes,
                                 uint8_t * pAtrResLength
                                 )
{
 8016b00:	b580      	push	{r7, lr}
 8016b02:	b098      	sub	sp, #96	@ 0x60
 8016b04:	af04      	add	r7, sp, #16
 8016b06:	60f8      	str	r0, [r7, #12]
 8016b08:	60b9      	str	r1, [r7, #8]
 8016b0a:	4611      	mov	r1, r2
 8016b0c:	461a      	mov	r2, r3
 8016b0e:	460b      	mov	r3, r1
 8016b10:	71fb      	strb	r3, [r7, #7]
 8016b12:	4613      	mov	r3, r2
 8016b14:	71bb      	strb	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    phStatus_t  PH_MEMLOC_REM wPreviousStatus;
    uint8_t     PH_MEMLOC_REM aCmd[14];
    uint8_t     PH_MEMLOC_REM bCmdLen;
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8016b16:	2300      	movs	r3, #0
 8016b18:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint16_t    PH_MEMLOC_REM wResponseLength = 0;
 8016b1a:	2300      	movs	r3, #0
 8016b1c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t    PH_MEMLOC_REM wFrameLength = 0;
 8016b1e:	2300      	movs	r3, #0
 8016b20:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint8_t *   PH_MEMLOC_REM pFrame = NULL;
 8016b22:	2300      	movs	r3, #0
 8016b24:	623b      	str	r3, [r7, #32]
    uint8_t *   PH_MEMLOC_REM pPayload = NULL;
 8016b26:	2300      	movs	r3, #0
 8016b28:	61fb      	str	r3, [r7, #28]
    uint16_t    PH_MEMLOC_REM wPayloadLength = 0;
 8016b2a:	2300      	movs	r3, #0
 8016b2c:	837b      	strh	r3, [r7, #26]
    uint16_t    PH_MEMLOC_REM wActiveMode;
    uint8_t     PH_MEMLOC_REM bRetry;
    uint8_t     PH_MEMLOC_COUNT bRetryCount;
    uint8_t     PH_MEMLOC_REM bResponseReceived;
    uint8_t     PH_MEMLOC_REM bTo;
    uint16_t    PH_MEMLOC_REM wDsi = 0;
 8016b2e:	2300      	movs	r3, #0
 8016b30:	82fb      	strh	r3, [r7, #22]
    uint16_t    PH_MEMLOC_REM wDri;
    uint32_t    PH_MEMLOC_REM dwRwt;
    uint32_t    PH_MEMLOC_REM dwShift = 1U;
 8016b32:	2301      	movs	r3, #1
 8016b34:	647b      	str	r3, [r7, #68]	@ 0x44

    wPreviousStatus = 0;
 8016b36:	2300      	movs	r3, #0
 8016b38:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    bRetryCount = 0;
 8016b3c:	2300      	movs	r3, #0
 8016b3e:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
    /* Parameter check */
    if ((bDid > PHPAL_I18092MPI_DID_MAX) ||
 8016b42:	79fb      	ldrb	r3, [r7, #7]
 8016b44:	2b0e      	cmp	r3, #14
 8016b46:	d806      	bhi.n	8016b56 <phpalI18092mPI_Sw_Atr+0x56>
 8016b48:	79bb      	ldrb	r3, [r7, #6]
 8016b4a:	2b03      	cmp	r3, #3
 8016b4c:	d803      	bhi.n	8016b56 <phpalI18092mPI_Sw_Atr+0x56>
        (bLri > PHPAL_I18092MPI_FRAMESIZE_254) ||
 8016b4e:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8016b52:	2b30      	cmp	r3, #48	@ 0x30
 8016b54:	d902      	bls.n	8016b5c <phpalI18092mPI_Sw_Atr+0x5c>
        (bGiLength > PHPAL_I18092MPI_MAX_GI_LENGTH))
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_I18092MPI);
 8016b56:	f640 4321 	movw	r3, #3105	@ 0xc21
 8016b5a:	e29f      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
    }

    /* Make NfcID invalid */
    pDataParams->bNfcIdValid = PH_OFF;
 8016b5c:	68fb      	ldr	r3, [r7, #12]
 8016b5e:	2200      	movs	r2, #0
 8016b60:	721a      	strb	r2, [r3, #8]

    /* Set new DID */
    pDataParams->bDid = bDid;
 8016b62:	68fb      	ldr	r3, [r7, #12]
 8016b64:	79fa      	ldrb	r2, [r7, #7]
 8016b66:	751a      	strb	r2, [r3, #20]

    /* Build up frame data. */
    (void)memcpy(aCmd, pNfcid3i, PHPAL_I18092MPI_NFCID3_LENGTH);
 8016b68:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8016b6c:	220a      	movs	r2, #10
 8016b6e:	68b9      	ldr	r1, [r7, #8]
 8016b70:	4618      	mov	r0, r3
 8016b72:	f008 fa06 	bl	801ef82 <memcpy>
    bCmdLen = PHPAL_I18092MPI_NFCID3_LENGTH;
 8016b76:	230a      	movs	r3, #10
 8016b78:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    aCmd[bCmdLen++] = bDid;
 8016b7c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016b80:	1c5a      	adds	r2, r3, #1
 8016b82:	f887 2043 	strb.w	r2, [r7, #67]	@ 0x43
 8016b86:	3350      	adds	r3, #80	@ 0x50
 8016b88:	443b      	add	r3, r7
 8016b8a:	79fa      	ldrb	r2, [r7, #7]
 8016b8c:	f803 2c24 	strb.w	r2, [r3, #-36]

    /* Next two fields (BSi and BRi) only used for active mode, so set them to 0. */
    aCmd[bCmdLen++] = 0x00;
 8016b90:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016b94:	1c5a      	adds	r2, r3, #1
 8016b96:	f887 2043 	strb.w	r2, [r7, #67]	@ 0x43
 8016b9a:	3350      	adds	r3, #80	@ 0x50
 8016b9c:	443b      	add	r3, r7
 8016b9e:	2200      	movs	r2, #0
 8016ba0:	f803 2c24 	strb.w	r2, [r3, #-36]
    aCmd[bCmdLen++] = 0x00;
 8016ba4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016ba8:	1c5a      	adds	r2, r3, #1
 8016baa:	f887 2043 	strb.w	r2, [r7, #67]	@ 0x43
 8016bae:	3350      	adds	r3, #80	@ 0x50
 8016bb0:	443b      	add	r3, r7
 8016bb2:	2200      	movs	r2, #0
 8016bb4:	f803 2c24 	strb.w	r2, [r3, #-36]

    /* Configure PPi field */
    aCmd[bCmdLen++] = (bLri << PHPAL_I18092MPI_SW_ATR_PPI_LRI_BIT);
 8016bb8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016bbc:	1c5a      	adds	r2, r3, #1
 8016bbe:	f887 2043 	strb.w	r2, [r7, #67]	@ 0x43
 8016bc2:	4619      	mov	r1, r3
 8016bc4:	79bb      	ldrb	r3, [r7, #6]
 8016bc6:	011b      	lsls	r3, r3, #4
 8016bc8:	b2da      	uxtb	r2, r3
 8016bca:	f101 0350 	add.w	r3, r1, #80	@ 0x50
 8016bce:	443b      	add	r3, r7
 8016bd0:	f803 2c24 	strb.w	r2, [r3, #-36]
    if (0U != (bNadEnabled))
 8016bd4:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	d010      	beq.n	8016bfe <phpalI18092mPI_Sw_Atr+0xfe>
    {
        aCmd[bCmdLen - 1U] |= 0x01U;
 8016bdc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016be0:	3b01      	subs	r3, #1
 8016be2:	3350      	adds	r3, #80	@ 0x50
 8016be4:	443b      	add	r3, r7
 8016be6:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 8016bea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016bee:	3b01      	subs	r3, #1
 8016bf0:	f042 0201 	orr.w	r2, r2, #1
 8016bf4:	b2d2      	uxtb	r2, r2
 8016bf6:	3350      	adds	r3, #80	@ 0x50
 8016bf8:	443b      	add	r3, r7
 8016bfa:	f803 2c24 	strb.w	r2, [r3, #-36]
    }

    /* Get initial set data rate from HAL since NFC allows starting at different data rates. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXDATARATE_FRAMING, &wDsi));
 8016bfe:	68fb      	ldr	r3, [r7, #12]
 8016c00:	685b      	ldr	r3, [r3, #4]
 8016c02:	f107 0216 	add.w	r2, r7, #22
 8016c06:	2109      	movs	r1, #9
 8016c08:	4618      	mov	r0, r3
 8016c0a:	f7f9 f85b 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8016c0e:	4603      	mov	r3, r0
 8016c10:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8016c14:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016c18:	2b00      	cmp	r3, #0
 8016c1a:	d002      	beq.n	8016c22 <phpalI18092mPI_Sw_Atr+0x122>
 8016c1c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016c20:	e23c      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI18092mPI_Sw_ConvertDatarate(wDsi, &pDataParams->bDsi));
 8016c22:	8afa      	ldrh	r2, [r7, #22]
 8016c24:	68fb      	ldr	r3, [r7, #12]
 8016c26:	331a      	adds	r3, #26
 8016c28:	4619      	mov	r1, r3
 8016c2a:	4610      	mov	r0, r2
 8016c2c:	f000 fc5e 	bl	80174ec <phpalI18092mPI_Sw_ConvertDatarate>
 8016c30:	4603      	mov	r3, r0
 8016c32:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8016c36:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016c3a:	2b00      	cmp	r3, #0
 8016c3c:	d002      	beq.n	8016c44 <phpalI18092mPI_Sw_Atr+0x144>
 8016c3e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016c42:	e22b      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXDATARATE_FRAMING, &wDri));
 8016c44:	68fb      	ldr	r3, [r7, #12]
 8016c46:	685b      	ldr	r3, [r3, #4]
 8016c48:	f107 0214 	add.w	r2, r7, #20
 8016c4c:	210a      	movs	r1, #10
 8016c4e:	4618      	mov	r0, r3
 8016c50:	f7f9 f838 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8016c54:	4603      	mov	r3, r0
 8016c56:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8016c5a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016c5e:	2b00      	cmp	r3, #0
 8016c60:	d002      	beq.n	8016c68 <phpalI18092mPI_Sw_Atr+0x168>
 8016c62:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016c66:	e219      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI18092mPI_Sw_ConvertDatarate(wDri, &pDataParams->bDri));
 8016c68:	8aba      	ldrh	r2, [r7, #20]
 8016c6a:	68fb      	ldr	r3, [r7, #12]
 8016c6c:	331b      	adds	r3, #27
 8016c6e:	4619      	mov	r1, r3
 8016c70:	4610      	mov	r0, r2
 8016c72:	f000 fc3b 	bl	80174ec <phpalI18092mPI_Sw_ConvertDatarate>
 8016c76:	4603      	mov	r3, r0
 8016c78:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8016c7c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	d002      	beq.n	8016c8a <phpalI18092mPI_Sw_Atr+0x18a>
 8016c84:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016c88:	e208      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>

    /* Configure HAL for handling StartByte in case Transmit datarate is 106kbps. */
    if (pDataParams->bDsi == PHHAL_HW_RF_DATARATE_106)
 8016c8a:	68fb      	ldr	r3, [r7, #12]
 8016c8c:	7e9b      	ldrb	r3, [r3, #26]
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	d110      	bne.n	8016cb4 <phpalI18092mPI_Sw_Atr+0x1b4>
    {
        /* Configure HAL for NFCIP to enable handling StartByte at 106kbps. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_NFCIP_STARTBYTE, PH_ON));
 8016c92:	68fb      	ldr	r3, [r7, #12]
 8016c94:	685b      	ldr	r3, [r3, #4]
 8016c96:	2201      	movs	r2, #1
 8016c98:	215c      	movs	r1, #92	@ 0x5c
 8016c9a:	4618      	mov	r0, r3
 8016c9c:	f7f7 fbc4 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8016ca0:	4603      	mov	r3, r0
 8016ca2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8016ca6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016caa:	2b00      	cmp	r3, #0
 8016cac:	d013      	beq.n	8016cd6 <phpalI18092mPI_Sw_Atr+0x1d6>
 8016cae:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016cb2:	e1f3      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
    }
    else
    {
        /* Disabled handling of StartByte if datarate is other than 106kbps. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_NFCIP_STARTBYTE, PH_OFF));
 8016cb4:	68fb      	ldr	r3, [r7, #12]
 8016cb6:	685b      	ldr	r3, [r3, #4]
 8016cb8:	2200      	movs	r2, #0
 8016cba:	215c      	movs	r1, #92	@ 0x5c
 8016cbc:	4618      	mov	r0, r3
 8016cbe:	f7f7 fbb3 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8016cc2:	4603      	mov	r3, r0
 8016cc4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8016cc8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d002      	beq.n	8016cd6 <phpalI18092mPI_Sw_Atr+0x1d6>
 8016cd0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016cd4:	e1e2      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
    }

    /* Set Activation timeout */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8016cd6:	68fb      	ldr	r3, [r7, #12]
 8016cd8:	685b      	ldr	r3, [r3, #4]
 8016cda:	f240 523b 	movw	r2, #1339	@ 0x53b
 8016cde:	210e      	movs	r1, #14
 8016ce0:	4618      	mov	r0, r3
 8016ce2:	f7f7 fba1 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8016ce6:	4603      	mov	r3, r0
 8016ce8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8016cec:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016cf0:	2b00      	cmp	r3, #0
 8016cf2:	d002      	beq.n	8016cfa <phpalI18092mPI_Sw_Atr+0x1fa>
 8016cf4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016cf8:	e1d0      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
        PHPAL_I18092MPI_SW_RWT_ACTIVATION_MS + PHPAL_I18092MPI_SW_DELTA_T_INITIATOR_MS));

    /* Reset response received flag */
    bResponseReceived = 0;
 8016cfa:	2300      	movs	r3, #0
 8016cfc:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

    /* Retry loop */
    do
    {
        /* Reset retry flag */
        bRetry = PH_OFF;
 8016d00:	2300      	movs	r3, #0
 8016d02:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

        /* Write frame header. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phpalI18092mPI_Sw_WriteFrameHeader(pDataParams, PH_EXCHANGE_BUFFER_FIRST, PHPAL_I18092MPI_SW_CMD_ATR_REQ, (bCmdLen + bGiLength)));
 8016d06:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8016d0a:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8016d0e:	4413      	add	r3, r2
 8016d10:	b2db      	uxtb	r3, r3
 8016d12:	2200      	movs	r2, #0
 8016d14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8016d18:	68f8      	ldr	r0, [r7, #12]
 8016d1a:	f000 fab5 	bl	8017288 <phpalI18092mPI_Sw_WriteFrameHeader>
 8016d1e:	4603      	mov	r3, r0
 8016d20:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8016d24:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016d28:	2b00      	cmp	r3, #0
 8016d2a:	d002      	beq.n	8016d32 <phpalI18092mPI_Sw_Atr+0x232>
 8016d2c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016d30:	e1b4      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>

        /* Append general bytes if present */
        if (bGiLength > 0U)
 8016d32:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8016d36:	2b00      	cmp	r3, #0
 8016d38:	d03e      	beq.n	8016db8 <phpalI18092mPI_Sw_Atr+0x2b8>
        {
            /* Mark that general bytes are present */
            aCmd[bCmdLen - 1U] |= PHPAL_I18092MPI_SW_ATR_RES_PPT_GT_AVAILABLE;
 8016d3a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016d3e:	3b01      	subs	r3, #1
 8016d40:	3350      	adds	r3, #80	@ 0x50
 8016d42:	443b      	add	r3, r7
 8016d44:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 8016d48:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016d4c:	3b01      	subs	r3, #1
 8016d4e:	f042 0202 	orr.w	r2, r2, #2
 8016d52:	b2d2      	uxtb	r2, r2
 8016d54:	3350      	adds	r3, #80	@ 0x50
 8016d56:	443b      	add	r3, r7
 8016d58:	f803 2c24 	strb.w	r2, [r3, #-36]

            /* Write data to internal buffer. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 8016d5c:	68fb      	ldr	r3, [r7, #12]
 8016d5e:	6858      	ldr	r0, [r3, #4]
 8016d60:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016d64:	b29b      	uxth	r3, r3
 8016d66:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8016d6a:	2100      	movs	r1, #0
 8016d6c:	9101      	str	r1, [sp, #4]
 8016d6e:	2100      	movs	r1, #0
 8016d70:	9100      	str	r1, [sp, #0]
 8016d72:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8016d76:	f7f6 ffa1 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8016d7a:	4603      	mov	r3, r0
 8016d7c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8016d80:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d002      	beq.n	8016d8e <phpalI18092mPI_Sw_Atr+0x28e>
 8016d88:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016d8c:	e186      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
                (uint16_t)bCmdLen,
                NULL,
                NULL));

            /* Write general bytes, transmit the whole buffer and receive response. */
            status = phhalHw_Exchange(pDataParams->pHalDataParams,
 8016d8e:	68fb      	ldr	r3, [r7, #12]
 8016d90:	6858      	ldr	r0, [r3, #4]
 8016d92:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8016d96:	b29a      	uxth	r2, r3
 8016d98:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 8016d9c:	9301      	str	r3, [sp, #4]
 8016d9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8016da2:	9300      	str	r3, [sp, #0]
 8016da4:	4613      	mov	r3, r2
 8016da6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016da8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8016dac:	f7f6 ff86 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8016db0:	4603      	mov	r3, r0
 8016db2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8016db6:	e014      	b.n	8016de2 <phpalI18092mPI_Sw_Atr+0x2e2>
                &wResponseLength);
        }
        else
        {
            /* No additional general bytes to be sent so transmit the buffer now. */
            status = phhalHw_Exchange(pDataParams->pHalDataParams,
 8016db8:	68fb      	ldr	r3, [r7, #12]
 8016dba:	6858      	ldr	r0, [r3, #4]
 8016dbc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016dc0:	b299      	uxth	r1, r3
 8016dc2:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8016dc6:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 8016dca:	9301      	str	r3, [sp, #4]
 8016dcc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8016dd0:	9300      	str	r3, [sp, #0]
 8016dd2:	460b      	mov	r3, r1
 8016dd4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8016dd8:	f7f6 ff70 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8016ddc:	4603      	mov	r3, r0
 8016dde:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                &pResp,
                &wResponseLength);
        }

        /* Get the state of activation mode status either indication active/passive mode. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 8016de2:	68fb      	ldr	r3, [r7, #12]
 8016de4:	685b      	ldr	r3, [r3, #4]
 8016de6:	f107 0218 	add.w	r2, r7, #24
 8016dea:	2154      	movs	r1, #84	@ 0x54
 8016dec:	4618      	mov	r0, r3
 8016dee:	f7f8 ff69 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8016df2:	4603      	mov	r3, r0
 8016df4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8016df8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016dfc:	2b00      	cmp	r3, #0
 8016dfe:	d002      	beq.n	8016e06 <phpalI18092mPI_Sw_Atr+0x306>
 8016e00:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016e04:	e14a      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_ACTIVEMODE,
            &wActiveMode));
        pDataParams->bActiveMode = (uint8_t)wActiveMode;
 8016e06:	8b3b      	ldrh	r3, [r7, #24]
 8016e08:	b2da      	uxtb	r2, r3
 8016e0a:	68fb      	ldr	r3, [r7, #12]
 8016e0c:	f883 2020 	strb.w	r2, [r3, #32]

        /* Exchange was successful */
        if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 8016e10:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8016e14:	b2db      	uxtb	r3, r3
 8016e16:	2b00      	cmp	r3, #0
 8016e18:	d102      	bne.n	8016e20 <phpalI18092mPI_Sw_Atr+0x320>
        {
            /* Signal that we've received something */
            bResponseReceived = 1;
 8016e1a:	2301      	movs	r3, #1
 8016e1c:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
        }

        if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 8016e20:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8016e24:	b2db      	uxtb	r3, r3
 8016e26:	2b00      	cmp	r3, #0
 8016e28:	f040 80d0 	bne.w	8016fcc <phpalI18092mPI_Sw_Atr+0x4cc>
        {
            /* Check for valid response frame and remove start byte if present. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame(
 8016e2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016e2e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8016e30:	f107 031a 	add.w	r3, r7, #26
 8016e34:	9303      	str	r3, [sp, #12]
 8016e36:	f107 031c 	add.w	r3, r7, #28
 8016e3a:	9302      	str	r3, [sp, #8]
 8016e3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016e40:	9301      	str	r3, [sp, #4]
 8016e42:	f107 0320 	add.w	r3, r7, #32
 8016e46:	9300      	str	r3, [sp, #0]
 8016e48:	2301      	movs	r3, #1
 8016e4a:	68f8      	ldr	r0, [r7, #12]
 8016e4c:	f000 fa60 	bl	8017310 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame>
 8016e50:	4603      	mov	r3, r0
 8016e52:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8016e56:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016e5a:	2b00      	cmp	r3, #0
 8016e5c:	d002      	beq.n	8016e64 <phpalI18092mPI_Sw_Atr+0x364>
 8016e5e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016e62:	e11b      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
                &wFrameLength,
                &pPayload,
                &wPayloadLength));

            /* Ignore length byte */
            ++pFrame;
 8016e64:	6a3b      	ldr	r3, [r7, #32]
 8016e66:	3301      	adds	r3, #1
 8016e68:	623b      	str	r3, [r7, #32]
            --wFrameLength;
 8016e6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016e6c:	3b01      	subs	r3, #1
 8016e6e:	b29b      	uxth	r3, r3
 8016e70:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /* Check for minimum and maximum frame size. NFCForum-TS-DigitalProtocol-1.0 section 14.6.1.3. */
            if ((wFrameLength > PHPAL_I18092MPI_SW_MAX_ACTIVATION_FRAME_LENGTH) ||
 8016e72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016e74:	2b40      	cmp	r3, #64	@ 0x40
 8016e76:	d802      	bhi.n	8016e7e <phpalI18092mPI_Sw_Atr+0x37e>
                (wFrameLength < PHPAL_I18092MPI_SW_MIN_ACTIVATION_FRAME_LENGTH))
 8016e78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
            if ((wFrameLength > PHPAL_I18092MPI_SW_MAX_ACTIVATION_FRAME_LENGTH) ||
 8016e7a:	2b10      	cmp	r3, #16
 8016e7c:	d802      	bhi.n	8016e84 <phpalI18092mPI_Sw_Atr+0x384>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8016e7e:	f640 4306 	movw	r3, #3078	@ 0xc06
 8016e82:	e10b      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
            }

            /* Check Gt presence / absence */
            if (0U != (pFrame[PHPAL_I18092MPI_SW_ATR_RES_PPT_POS] & PHPAL_I18092MPI_SW_ATR_RES_PPT_GT_AVAILABLE))
 8016e84:	6a3b      	ldr	r3, [r7, #32]
 8016e86:	3310      	adds	r3, #16
 8016e88:	781b      	ldrb	r3, [r3, #0]
 8016e8a:	f003 0302 	and.w	r3, r3, #2
 8016e8e:	2b00      	cmp	r3, #0
 8016e90:	d005      	beq.n	8016e9e <phpalI18092mPI_Sw_Atr+0x39e>
            {
                /* Gt should be present */
                if (wFrameLength <= PHPAL_I18092MPI_SW_MIN_ACTIVATION_FRAME_LENGTH)
 8016e92:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016e94:	2b11      	cmp	r3, #17
 8016e96:	d808      	bhi.n	8016eaa <phpalI18092mPI_Sw_Atr+0x3aa>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8016e98:	f640 4306 	movw	r3, #3078	@ 0xc06
 8016e9c:	e0fe      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
                }
            }
            else
            {
                /* Gt should be absent */
                if (wFrameLength > PHPAL_I18092MPI_SW_MIN_ACTIVATION_FRAME_LENGTH)
 8016e9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016ea0:	2b11      	cmp	r3, #17
 8016ea2:	d902      	bls.n	8016eaa <phpalI18092mPI_Sw_Atr+0x3aa>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8016ea4:	f640 4306 	movw	r3, #3078	@ 0xc06
 8016ea8:	e0f8      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
                }
            }

            /* Protocol error in case DID is not the same. NFCForum-TS-DigitalProtocol-1.0 section 14.6.3.2. */
            if (pFrame[PHPAL_I18092MPI_SW_ATR_RES_DID_POS] != bDid)
 8016eaa:	6a3b      	ldr	r3, [r7, #32]
 8016eac:	330c      	adds	r3, #12
 8016eae:	781b      	ldrb	r3, [r3, #0]
 8016eb0:	79fa      	ldrb	r2, [r7, #7]
 8016eb2:	429a      	cmp	r2, r3
 8016eb4:	d002      	beq.n	8016ebc <phpalI18092mPI_Sw_Atr+0x3bc>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8016eb6:	f640 4306 	movw	r3, #3078	@ 0xc06
 8016eba:	e0ef      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
            }

            /* Check NadUsed bit */
            if (0U != (pFrame[PHPAL_I18092MPI_SW_ATR_RES_PPT_POS] & PHPAL_I18092MPI_SW_ATR_RES_PPT_NAD_USED))
 8016ebc:	6a3b      	ldr	r3, [r7, #32]
 8016ebe:	3310      	adds	r3, #16
 8016ec0:	781b      	ldrb	r3, [r3, #0]
 8016ec2:	f003 0301 	and.w	r3, r3, #1
 8016ec6:	2b00      	cmp	r3, #0
 8016ec8:	d00e      	beq.n	8016ee8 <phpalI18092mPI_Sw_Atr+0x3e8>
            {
                /* Protocol error if NAD use is requested to be disabled */
                if (bNadEnabled == PH_OFF)
 8016eca:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8016ece:	2b00      	cmp	r3, #0
 8016ed0:	d102      	bne.n	8016ed8 <phpalI18092mPI_Sw_Atr+0x3d8>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8016ed2:	f640 4306 	movw	r3, #3078	@ 0xc06
 8016ed6:	e0e1      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
                }

                pDataParams->bNad = bNad;
 8016ed8:	68fb      	ldr	r3, [r7, #12]
 8016eda:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8016ede:	759a      	strb	r2, [r3, #22]
                pDataParams->bNadEnabled = PH_ON;
 8016ee0:	68fb      	ldr	r3, [r7, #12]
 8016ee2:	2201      	movs	r2, #1
 8016ee4:	755a      	strb	r2, [r3, #21]
 8016ee6:	e005      	b.n	8016ef4 <phpalI18092mPI_Sw_Atr+0x3f4>
            }
            else
            {
                pDataParams->bNad = 0x00;
 8016ee8:	68fb      	ldr	r3, [r7, #12]
 8016eea:	2200      	movs	r2, #0
 8016eec:	759a      	strb	r2, [r3, #22]
                pDataParams->bNadEnabled = PH_OFF;
 8016eee:	68fb      	ldr	r3, [r7, #12]
 8016ef0:	2200      	movs	r2, #0
 8016ef2:	755a      	strb	r2, [r3, #21]
            }

            /* Copy ATR_RES to response buffer. */
            (void)memcpy(pAtrRes, pFrame, wFrameLength);
 8016ef4:	6a3b      	ldr	r3, [r7, #32]
 8016ef6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8016ef8:	4619      	mov	r1, r3
 8016efa:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8016efc:	f008 f841 	bl	801ef82 <memcpy>
            *pAtrResLength = (uint8_t)wFrameLength;
 8016f00:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016f02:	b2da      	uxtb	r2, r3
 8016f04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016f06:	701a      	strb	r2, [r3, #0]

            /* Update LRi */
            pDataParams->bLri = bLri;
 8016f08:	68fb      	ldr	r3, [r7, #12]
 8016f0a:	79ba      	ldrb	r2, [r7, #6]
 8016f0c:	771a      	strb	r2, [r3, #28]

            /* Retrieve TO */
            bTo = pAtrRes[PHPAL_I18092MPI_SW_ATR_RES_TO_POS] & 0xFU;
 8016f0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016f10:	330f      	adds	r3, #15
 8016f12:	781b      	ldrb	r3, [r3, #0]
 8016f14:	f003 030f 	and.w	r3, r3, #15
 8016f18:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

            /* Adjust timeout field if necessary. NFCForum-TS-DigitalProtocol-1.0 section 14.6.3.8. */
            if (bTo > PHPAL_I18092MPI_WT_MAX)
 8016f1c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8016f20:	2b0e      	cmp	r3, #14
 8016f22:	d902      	bls.n	8016f2a <phpalI18092mPI_Sw_Atr+0x42a>
            {
                bTo = PHPAL_I18092MPI_WT_MAX;
 8016f24:	230e      	movs	r3, #14
 8016f26:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
            }

            /* Parse the response to see what frame size the target supports. */
            pDataParams->bLrt = (pAtrRes[PHPAL_I18092MPI_SW_ATR_RES_PPT_POS] >> 4U) & 0x3U;
 8016f2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016f2c:	3310      	adds	r3, #16
 8016f2e:	781b      	ldrb	r3, [r3, #0]
 8016f30:	091b      	lsrs	r3, r3, #4
 8016f32:	b2db      	uxtb	r3, r3
 8016f34:	f003 0303 	and.w	r3, r3, #3
 8016f38:	b2da      	uxtb	r2, r3
 8016f3a:	68fb      	ldr	r3, [r7, #12]
 8016f3c:	775a      	strb	r2, [r3, #29]

            /* Set FSL to the lowest frame size (lowest of LRi and LRt) */
            pDataParams->bFsl = (pDataParams->bLrt < pDataParams->bLri) ? pDataParams->bLrt : pDataParams->bLri;
 8016f3e:	68fb      	ldr	r3, [r7, #12]
 8016f40:	7f1a      	ldrb	r2, [r3, #28]
 8016f42:	68fb      	ldr	r3, [r7, #12]
 8016f44:	7f5b      	ldrb	r3, [r3, #29]
 8016f46:	4293      	cmp	r3, r2
 8016f48:	bf28      	it	cs
 8016f4a:	4613      	movcs	r3, r2
 8016f4c:	b2da      	uxtb	r2, r3
 8016f4e:	68fb      	ldr	r3, [r7, #12]
 8016f50:	761a      	strb	r2, [r3, #24]

            /* Store TO */
            pDataParams->bWt = bTo;
 8016f52:	68fb      	ldr	r3, [r7, #12]
 8016f54:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8016f58:	75da      	strb	r2, [r3, #23]

            /* NfcID is now valid */
            pDataParams->bNfcIdValid = PH_ON;
 8016f5a:	68fb      	ldr	r3, [r7, #12]
 8016f5c:	2201      	movs	r2, #1
 8016f5e:	721a      	strb	r2, [r3, #8]
            (void)memcpy(pDataParams->aNfcid3i, &pAtrRes[PHPAL_I18092MPI_SW_ATR_RES_NFCID3_POS], PHPAL_I18092MPI_NFCID3_LENGTH);
 8016f60:	68fb      	ldr	r3, [r7, #12]
 8016f62:	f103 0009 	add.w	r0, r3, #9
 8016f66:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016f68:	3302      	adds	r3, #2
 8016f6a:	220a      	movs	r2, #10
 8016f6c:	4619      	mov	r1, r3
 8016f6e:	f008 f808 	bl	801ef82 <memcpy>

            /* Calculate Response Waiting Time. */
            dwShift = 1U;
 8016f72:	2301      	movs	r3, #1
 8016f74:	647b      	str	r3, [r7, #68]	@ 0x44
            dwRwt = (uint32_t)(PHPAL_I18092MPI_SW_RWT_MIN_US * ((dwShift << bTo)));
 8016f76:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8016f7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8016f80:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 8016f84:	fb02 f303 	mul.w	r3, r2, r3
 8016f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
            dwRwt += PHPAL_I18092MPI_SW_DELTA_RWT_US;
 8016f8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016f8c:	3302      	adds	r3, #2
 8016f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
            dwRwt /= 1000U;
 8016f90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016f92:	4a44      	ldr	r2, [pc, #272]	@ (80170a4 <phpalI18092mPI_Sw_Atr+0x5a4>)
 8016f94:	fba2 2303 	umull	r2, r3, r2, r3
 8016f98:	099b      	lsrs	r3, r3, #6
 8016f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            dwRwt += 1U;
 8016f9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016f9e:	3301      	adds	r3, #1
 8016fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
            dwRwt += PHPAL_I18092MPI_SW_DELTA_T_INITIATOR_MS;
 8016fa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016fa4:	3364      	adds	r3, #100	@ 0x64
 8016fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Set Response Waiting Time. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8016fa8:	68fb      	ldr	r3, [r7, #12]
 8016faa:	685b      	ldr	r3, [r3, #4]
 8016fac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016fae:	b292      	uxth	r2, r2
 8016fb0:	210e      	movs	r1, #14
 8016fb2:	4618      	mov	r0, r3
 8016fb4:	f7f7 fa38 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8016fb8:	4603      	mov	r3, r0
 8016fba:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8016fbe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016fc2:	2b00      	cmp	r3, #0
 8016fc4:	d058      	beq.n	8017078 <phpalI18092mPI_Sw_Atr+0x578>
 8016fc6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016fca:	e067      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
                (uint16_t)dwRwt));
        }
        else
        {
            /* If HAL returned Integrity Error first time then save and return this status at the end of Retry. */
            if (((status & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR) && (bRetryCount == 0U))
 8016fcc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8016fd0:	b2db      	uxtb	r3, r3
 8016fd2:	2b02      	cmp	r3, #2
 8016fd4:	d107      	bne.n	8016fe6 <phpalI18092mPI_Sw_Atr+0x4e6>
 8016fd6:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8016fda:	2b00      	cmp	r3, #0
 8016fdc:	d103      	bne.n	8016fe6 <phpalI18092mPI_Sw_Atr+0x4e6>
            {
                wPreviousStatus = status;
 8016fde:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8016fe2:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
            }

            /* Retransmit in case of timeout or receive error, ISO/IEC 18092:2004(E) section 12.5.1.3.1. */
            if (0u != (PHPAL_I18092MPI_SW_IS_INVALID_BLOCK_STATUS(status)))
 8016fe6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8016fea:	b2db      	uxtb	r3, r3
 8016fec:	2b01      	cmp	r3, #1
 8016fee:	d00e      	beq.n	801700e <phpalI18092mPI_Sw_Atr+0x50e>
 8016ff0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8016ff4:	b2db      	uxtb	r3, r3
 8016ff6:	2b02      	cmp	r3, #2
 8016ff8:	d009      	beq.n	801700e <phpalI18092mPI_Sw_Atr+0x50e>
 8016ffa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8016ffe:	b2db      	uxtb	r3, r3
 8017000:	2b05      	cmp	r3, #5
 8017002:	d004      	beq.n	801700e <phpalI18092mPI_Sw_Atr+0x50e>
 8017004:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017008:	b2db      	uxtb	r3, r3
 801700a:	2b03      	cmp	r3, #3
 801700c:	d134      	bne.n	8017078 <phpalI18092mPI_Sw_Atr+0x578>
            {
                /* Check if we shall perform another retry. */
                if (bRetryCount < pDataParams->bMaxRetryCount)
 801700e:	68fb      	ldr	r3, [r7, #12]
 8017010:	7f9b      	ldrb	r3, [r3, #30]
 8017012:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
 8017016:	429a      	cmp	r2, r3
 8017018:	d21b      	bcs.n	8017052 <phpalI18092mPI_Sw_Atr+0x552>
                {
                    ++bRetryCount;
 801701a:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 801701e:	3301      	adds	r3, #1
 8017020:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
                    bRetry = PH_ON;
 8017024:	2301      	movs	r3, #1
 8017026:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

                    if (wActiveMode == PH_ON)
 801702a:	8b3b      	ldrh	r3, [r7, #24]
 801702c:	2b01      	cmp	r3, #1
 801702e:	d123      	bne.n	8017078 <phpalI18092mPI_Sw_Atr+0x578>
                    {
                        /* Wait for T_IRFG (Initial RF guard time) before ATR retry. */
                        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 8017030:	68fb      	ldr	r3, [r7, #12]
 8017032:	685b      	ldr	r3, [r3, #4]
 8017034:	2205      	movs	r2, #5
 8017036:	2101      	movs	r1, #1
 8017038:	4618      	mov	r0, r3
 801703a:	f7f7 f93b 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 801703e:	4603      	mov	r3, r0
 8017040:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8017044:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017048:	2b00      	cmp	r3, #0
 801704a:	d015      	beq.n	8017078 <phpalI18092mPI_Sw_Atr+0x578>
 801704c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017050:	e024      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
                    }
                }
                else
                {
                    /* Deselect target ISO/IEC 18092:2004(E) section 12.5.1.3.1. */
                    statusTmp = phpalI18092mPI_Sw_Deselect(pDataParams, PHPAL_I18092MPI_DESELECT_RLS);
 8017052:	210a      	movs	r1, #10
 8017054:	68f8      	ldr	r0, [r7, #12]
 8017056:	f000 f827 	bl	80170a8 <phpalI18092mPI_Sw_Deselect>
 801705a:	4603      	mov	r3, r0
 801705c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

                    /* Return ERR_RECOVERY_FAILED if some response has been received before (bMaxRetryCount = 0 suppresses the retry behaviour) */
                    if ((pDataParams->bMaxRetryCount > 0U) && (0u != bResponseReceived))
 8017060:	68fb      	ldr	r3, [r7, #12]
 8017062:	7f9b      	ldrb	r3, [r3, #30]
 8017064:	2b00      	cmp	r3, #0
 8017066:	d007      	beq.n	8017078 <phpalI18092mPI_Sw_Atr+0x578>
 8017068:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 801706c:	2b00      	cmp	r3, #0
 801706e:	d003      	beq.n	8017078 <phpalI18092mPI_Sw_Atr+0x578>
                    {
                        status = PH_ADD_COMPCODE_FIXED(PHPAL_I18092MPI_ERR_RECOVERY_FAILED, PH_COMP_PAL_I18092MPI);
 8017070:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 8017074:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                }
            }
        }
    }
    /* Retry loop */
    while (bRetry != PH_OFF);
 8017078:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 801707c:	2b00      	cmp	r3, #0
 801707e:	f47f ae3f 	bne.w	8016d00 <phpalI18092mPI_Sw_Atr+0x200>

    if ((wPreviousStatus != 0U) && (status != PH_ERR_SUCCESS))
 8017082:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8017086:	2b00      	cmp	r3, #0
 8017088:	d006      	beq.n	8017098 <phpalI18092mPI_Sw_Atr+0x598>
 801708a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801708e:	2b00      	cmp	r3, #0
 8017090:	d002      	beq.n	8017098 <phpalI18092mPI_Sw_Atr+0x598>
    {
        return wPreviousStatus;
 8017092:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8017096:	e001      	b.n	801709c <phpalI18092mPI_Sw_Atr+0x59c>
    }
    return status;
 8017098:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
}
 801709c:	4618      	mov	r0, r3
 801709e:	3750      	adds	r7, #80	@ 0x50
 80170a0:	46bd      	mov	sp, r7
 80170a2:	bd80      	pop	{r7, pc}
 80170a4:	10624dd3 	.word	0x10624dd3

080170a8 <phpalI18092mPI_Sw_Deselect>:

phStatus_t phpalI18092mPI_Sw_Deselect(
                                      phpalI18092mPI_Sw_DataParams_t * pDataParams,
                                      uint8_t bDeselectCommand
                                      )
{
 80170a8:	b580      	push	{r7, lr}
 80170aa:	b092      	sub	sp, #72	@ 0x48
 80170ac:	af04      	add	r7, sp, #16
 80170ae:	6078      	str	r0, [r7, #4]
 80170b0:	460b      	mov	r3, r1
 80170b2:	70fb      	strb	r3, [r7, #3]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint32_t    PH_MEMLOC_REM dwTimeout;
    uint8_t     PH_MEMLOC_REM aCmd[1];
    uint8_t     PH_MEMLOC_REM bCmdLen = 0;
 80170b4:	2300      	movs	r3, #0
 80170b6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    uint8_t     PH_MEMLOC_REM bExpectedResponse;
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 80170ba:	2300      	movs	r3, #0
 80170bc:	623b      	str	r3, [r7, #32]
    uint16_t    PH_MEMLOC_REM wResponseLength = 0;
 80170be:	2300      	movs	r3, #0
 80170c0:	83fb      	strh	r3, [r7, #30]
    uint8_t *   PH_MEMLOC_REM pFrame = NULL;
 80170c2:	2300      	movs	r3, #0
 80170c4:	61bb      	str	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wFrameLength = 0;
 80170c6:	2300      	movs	r3, #0
 80170c8:	82fb      	strh	r3, [r7, #22]
    uint8_t *   PH_MEMLOC_REM pPayload = NULL;
 80170ca:	2300      	movs	r3, #0
 80170cc:	613b      	str	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM wPayloadLength = 0;
 80170ce:	2300      	movs	r3, #0
 80170d0:	81fb      	strh	r3, [r7, #14]
    uint8_t     PH_MEMLOC_COUNT bRetryCount = 0;
 80170d2:	2300      	movs	r3, #0
 80170d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    uint8_t     PH_MEMLOC_REM bResponseReceived;
    uint8_t     PH_MEMLOC_REM bRetry;
    uint32_t    PH_MEMLOC_REM dwShift = 1U;
 80170d8:	2301      	movs	r3, #1
 80170da:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Make NfcID invalid */
    pDataParams->bNfcIdValid = PH_OFF;
 80170dc:	687b      	ldr	r3, [r7, #4]
 80170de:	2200      	movs	r2, #0
 80170e0:	721a      	strb	r2, [r3, #8]

    /* Calculate Response Waiting Time. */
    dwShift = 1U;
 80170e2:	2301      	movs	r3, #1
 80170e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    dwTimeout = (uint32_t)(PHPAL_I18092MPI_SW_RWT_MIN_US * ((uint32_t)(dwShift << pDataParams->bWt)));
 80170e6:	687b      	ldr	r3, [r7, #4]
 80170e8:	7ddb      	ldrb	r3, [r3, #23]
 80170ea:	461a      	mov	r2, r3
 80170ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80170ee:	4093      	lsls	r3, r2
 80170f0:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 80170f4:	fb02 f303 	mul.w	r3, r2, r3
 80170f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    dwTimeout += PHPAL_I18092MPI_SW_DELTA_RWT_US;
 80170fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170fc:	3302      	adds	r3, #2
 80170fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    dwTimeout /= 1000U;
 8017100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017102:	4a60      	ldr	r2, [pc, #384]	@ (8017284 <phpalI18092mPI_Sw_Deselect+0x1dc>)
 8017104:	fba2 2303 	umull	r2, r3, r2, r3
 8017108:	099b      	lsrs	r3, r3, #6
 801710a:	62bb      	str	r3, [r7, #40]	@ 0x28
    dwTimeout += 1U;
 801710c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801710e:	3301      	adds	r3, #1
 8017110:	62bb      	str	r3, [r7, #40]	@ 0x28
    dwTimeout += PHPAL_I18092MPI_SW_DELTA_T_INITIATOR_MS;
 8017112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017114:	3364      	adds	r3, #100	@ 0x64
 8017116:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Set Response Waiting Time as per NFCForum-TS-DigitalProtocol-1.1 section 16.11.2.3. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8017118:	687b      	ldr	r3, [r7, #4]
 801711a:	685b      	ldr	r3, [r3, #4]
 801711c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801711e:	b292      	uxth	r2, r2
 8017120:	210e      	movs	r1, #14
 8017122:	4618      	mov	r0, r3
 8017124:	f7f7 f980 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8017128:	4603      	mov	r3, r0
 801712a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801712c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801712e:	2b00      	cmp	r3, #0
 8017130:	d001      	beq.n	8017136 <phpalI18092mPI_Sw_Deselect+0x8e>
 8017132:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017134:	e0a1      	b.n	801727a <phpalI18092mPI_Sw_Deselect+0x1d2>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
        (uint16_t)dwTimeout));

    /* Append DID if enabled */
    if (pDataParams->bDid > 0U)
 8017136:	687b      	ldr	r3, [r7, #4]
 8017138:	7d1b      	ldrb	r3, [r3, #20]
 801713a:	2b00      	cmp	r3, #0
 801713c:	d00c      	beq.n	8017158 <phpalI18092mPI_Sw_Deselect+0xb0>
    {
        aCmd[bCmdLen++] = pDataParams->bDid;
 801713e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8017142:	1c5a      	adds	r2, r3, #1
 8017144:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
 8017148:	4619      	mov	r1, r3
 801714a:	687b      	ldr	r3, [r7, #4]
 801714c:	7d1a      	ldrb	r2, [r3, #20]
 801714e:	f101 0338 	add.w	r3, r1, #56	@ 0x38
 8017152:	443b      	add	r3, r7
 8017154:	f803 2c14 	strb.w	r2, [r3, #-20]
    }

    /* Reset response received flag */
    bResponseReceived = 0;
 8017158:	2300      	movs	r3, #0
 801715a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

    /* Retry loop */
    do
    {
        /* Reset retry flag */
        bRetry = PH_OFF;
 801715e:	2300      	movs	r3, #0
 8017160:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

        /* Write frame header and update length field. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phpalI18092mPI_Sw_WriteFrameHeader(pDataParams,PH_EXCHANGE_BUFFER_FIRST, bDeselectCommand, bCmdLen));
 8017164:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8017168:	78fa      	ldrb	r2, [r7, #3]
 801716a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801716e:	6878      	ldr	r0, [r7, #4]
 8017170:	f000 f88a 	bl	8017288 <phpalI18092mPI_Sw_WriteFrameHeader>
 8017174:	4603      	mov	r3, r0
 8017176:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8017178:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801717a:	2b00      	cmp	r3, #0
 801717c:	d001      	beq.n	8017182 <phpalI18092mPI_Sw_Deselect+0xda>
 801717e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017180:	e07b      	b.n	801727a <phpalI18092mPI_Sw_Deselect+0x1d2>

        /* Start transmission. */
        status = phhalHw_Exchange(pDataParams->pHalDataParams,
 8017182:	687b      	ldr	r3, [r7, #4]
 8017184:	6858      	ldr	r0, [r3, #4]
 8017186:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801718a:	b299      	uxth	r1, r3
 801718c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8017190:	f107 031e 	add.w	r3, r7, #30
 8017194:	9301      	str	r3, [sp, #4]
 8017196:	f107 0320 	add.w	r3, r7, #32
 801719a:	9300      	str	r3, [sp, #0]
 801719c:	460b      	mov	r3, r1
 801719e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80171a2:	f7f6 fd8b 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 80171a6:	4603      	mov	r3, r0
 80171a8:	86fb      	strh	r3, [r7, #54]	@ 0x36
            (uint16_t)bCmdLen,
            &pResp,
            &wResponseLength);

        /* Exchange was successful */
        if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 80171aa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80171ac:	b2db      	uxtb	r3, r3
 80171ae:	2b00      	cmp	r3, #0
 80171b0:	d102      	bne.n	80171b8 <phpalI18092mPI_Sw_Deselect+0x110>
        {
            /* Signal that we've received something */
            bResponseReceived = 1;
 80171b2:	2301      	movs	r3, #1
 80171b4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
        }

        /* Exchange was successful */
        if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 80171b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80171ba:	b2db      	uxtb	r3, r3
 80171bc:	2b00      	cmp	r3, #0
 80171be:	d13c      	bne.n	801723a <phpalI18092mPI_Sw_Deselect+0x192>
        {
            if (bDeselectCommand == PHPAL_I18092MPI_DESELECT_DSL)
 80171c0:	78fb      	ldrb	r3, [r7, #3]
 80171c2:	2b08      	cmp	r3, #8
 80171c4:	d103      	bne.n	80171ce <phpalI18092mPI_Sw_Deselect+0x126>
            {
                bExpectedResponse = PHPAL_I18092MPI_SW_CMD_DSL_RES;
 80171c6:	2309      	movs	r3, #9
 80171c8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 80171cc:	e002      	b.n	80171d4 <phpalI18092mPI_Sw_Deselect+0x12c>
            }
            else
            {
                bExpectedResponse = PHPAL_I18092MPI_SW_CMD_RLS_RES;
 80171ce:	230b      	movs	r3, #11
 80171d0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            }

            /* Check for valid response frame. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame(
 80171d4:	6a39      	ldr	r1, [r7, #32]
 80171d6:	8bfa      	ldrh	r2, [r7, #30]
 80171d8:	f897 0034 	ldrb.w	r0, [r7, #52]	@ 0x34
 80171dc:	f107 030e 	add.w	r3, r7, #14
 80171e0:	9303      	str	r3, [sp, #12]
 80171e2:	f107 0310 	add.w	r3, r7, #16
 80171e6:	9302      	str	r3, [sp, #8]
 80171e8:	f107 0316 	add.w	r3, r7, #22
 80171ec:	9301      	str	r3, [sp, #4]
 80171ee:	f107 0318 	add.w	r3, r7, #24
 80171f2:	9300      	str	r3, [sp, #0]
 80171f4:	4603      	mov	r3, r0
 80171f6:	6878      	ldr	r0, [r7, #4]
 80171f8:	f000 f88a 	bl	8017310 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame>
 80171fc:	4603      	mov	r3, r0
 80171fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8017200:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017202:	2b00      	cmp	r3, #0
 8017204:	d001      	beq.n	801720a <phpalI18092mPI_Sw_Deselect+0x162>
 8017206:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017208:	e037      	b.n	801727a <phpalI18092mPI_Sw_Deselect+0x1d2>
                &wFrameLength,
                &pPayload,
                &wPayloadLength));

            /* Check DID */
            if (pDataParams->bDid > 0U)
 801720a:	687b      	ldr	r3, [r7, #4]
 801720c:	7d1b      	ldrb	r3, [r3, #20]
 801720e:	2b00      	cmp	r3, #0
 8017210:	d00c      	beq.n	801722c <phpalI18092mPI_Sw_Deselect+0x184>
            {
                /* Protocol error in case DID is not the same. NFCForum-TS-DigitalProtocol-1.0 section 14.9.2.1. */
                if ((wPayloadLength != 1U) || (pPayload[0] != pDataParams->bDid))
 8017212:	89fb      	ldrh	r3, [r7, #14]
 8017214:	2b01      	cmp	r3, #1
 8017216:	d105      	bne.n	8017224 <phpalI18092mPI_Sw_Deselect+0x17c>
 8017218:	693b      	ldr	r3, [r7, #16]
 801721a:	781a      	ldrb	r2, [r3, #0]
 801721c:	687b      	ldr	r3, [r7, #4]
 801721e:	7d1b      	ldrb	r3, [r3, #20]
 8017220:	429a      	cmp	r2, r3
 8017222:	d024      	beq.n	801726e <phpalI18092mPI_Sw_Deselect+0x1c6>
                {
                    status = PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8017224:	f640 4306 	movw	r3, #3078	@ 0xc06
 8017228:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801722a:	e020      	b.n	801726e <phpalI18092mPI_Sw_Deselect+0x1c6>
                }
            }
            else
            {
                /* DID must not be present in response. NFCForum-TS-DigitalProtocol-1.0 section 14.9.2.1. */
                if (wPayloadLength != 0U)
 801722c:	89fb      	ldrh	r3, [r7, #14]
 801722e:	2b00      	cmp	r3, #0
 8017230:	d01d      	beq.n	801726e <phpalI18092mPI_Sw_Deselect+0x1c6>
                {
                    status = PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8017232:	f640 4306 	movw	r3, #3078	@ 0xc06
 8017236:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8017238:	e019      	b.n	801726e <phpalI18092mPI_Sw_Deselect+0x1c6>
            }
        }
        else
        {
            /* Check if we shall perform a(nother) retry. */
            if (bRetryCount < pDataParams->bMaxRetryCount)
 801723a:	687b      	ldr	r3, [r7, #4]
 801723c:	7f9b      	ldrb	r3, [r3, #30]
 801723e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8017242:	429a      	cmp	r2, r3
 8017244:	d208      	bcs.n	8017258 <phpalI18092mPI_Sw_Deselect+0x1b0>
            {
                ++bRetryCount;
 8017246:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801724a:	3301      	adds	r3, #1
 801724c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                bRetry = PH_ON;
 8017250:	2301      	movs	r3, #1
 8017252:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8017256:	e00a      	b.n	801726e <phpalI18092mPI_Sw_Deselect+0x1c6>
            }
            else
            {
                /* Return ERR_RECOVERY_FAILED if some response has been received before (bMaxRetryCount = 0 suppresses the retry behaviour) */
                if ((pDataParams->bMaxRetryCount > 0U) && (0u != bResponseReceived))
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	7f9b      	ldrb	r3, [r3, #30]
 801725c:	2b00      	cmp	r3, #0
 801725e:	d006      	beq.n	801726e <phpalI18092mPI_Sw_Deselect+0x1c6>
 8017260:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8017264:	2b00      	cmp	r3, #0
 8017266:	d002      	beq.n	801726e <phpalI18092mPI_Sw_Deselect+0x1c6>
                {
                    status = PH_ADD_COMPCODE_FIXED(PHPAL_I18092MPI_ERR_RECOVERY_FAILED, PH_COMP_PAL_I18092MPI);
 8017268:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 801726c:	86fb      	strh	r3, [r7, #54]	@ 0x36
                }
            }
        }
    }
    /* Retry loop */
    while (bRetry != PH_OFF);
 801726e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8017272:	2b00      	cmp	r3, #0
 8017274:	f47f af73 	bne.w	801715e <phpalI18092mPI_Sw_Deselect+0xb6>

    return status;
 8017278:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 801727a:	4618      	mov	r0, r3
 801727c:	3738      	adds	r7, #56	@ 0x38
 801727e:	46bd      	mov	sp, r7
 8017280:	bd80      	pop	{r7, pc}
 8017282:	bf00      	nop
 8017284:	10624dd3 	.word	0x10624dd3

08017288 <phpalI18092mPI_Sw_WriteFrameHeader>:
        phpalI18092mPI_Sw_DataParams_t * pDataParams,
        uint16_t wOption,
        uint8_t bCommandCode,
        uint8_t bDataLength
)
{
 8017288:	b590      	push	{r4, r7, lr}
 801728a:	b087      	sub	sp, #28
 801728c:	af02      	add	r7, sp, #8
 801728e:	6078      	str	r0, [r7, #4]
 8017290:	4608      	mov	r0, r1
 8017292:	4611      	mov	r1, r2
 8017294:	461a      	mov	r2, r3
 8017296:	4603      	mov	r3, r0
 8017298:	807b      	strh	r3, [r7, #2]
 801729a:	460b      	mov	r3, r1
 801729c:	707b      	strb	r3, [r7, #1]
 801729e:	4613      	mov	r3, r2
 80172a0:	703b      	strb	r3, [r7, #0]
    phStatus_t  PH_MEMLOC_REM status;
    uint8_t     PH_MEMLOC_REM aHeader[4];
    uint8_t     PH_MEMLOC_REM bLength = 0;
 80172a2:	2300      	movs	r3, #0
 80172a4:	73fb      	strb	r3, [r7, #15]

    /* Set LEN byte (includes the length itself). */
    aHeader[bLength++] = bDataLength + 3U;
 80172a6:	7bfb      	ldrb	r3, [r7, #15]
 80172a8:	1c5a      	adds	r2, r3, #1
 80172aa:	73fa      	strb	r2, [r7, #15]
 80172ac:	4619      	mov	r1, r3
 80172ae:	783b      	ldrb	r3, [r7, #0]
 80172b0:	3303      	adds	r3, #3
 80172b2:	b2da      	uxtb	r2, r3
 80172b4:	f101 0310 	add.w	r3, r1, #16
 80172b8:	443b      	add	r3, r7
 80172ba:	f803 2c08 	strb.w	r2, [r3, #-8]

    /* Only NFC initiator mode is supported so only requests are sent. */
    aHeader[bLength++] = PHPAL_I18092MPI_SW_CMD_REQUEST;
 80172be:	7bfb      	ldrb	r3, [r7, #15]
 80172c0:	1c5a      	adds	r2, r3, #1
 80172c2:	73fa      	strb	r2, [r7, #15]
 80172c4:	3310      	adds	r3, #16
 80172c6:	443b      	add	r3, r7
 80172c8:	22d4      	movs	r2, #212	@ 0xd4
 80172ca:	f803 2c08 	strb.w	r2, [r3, #-8]

    /* Set the command code. */
    aHeader[bLength++] = bCommandCode;
 80172ce:	7bfb      	ldrb	r3, [r7, #15]
 80172d0:	1c5a      	adds	r2, r3, #1
 80172d2:	73fa      	strb	r2, [r7, #15]
 80172d4:	3310      	adds	r3, #16
 80172d6:	443b      	add	r3, r7
 80172d8:	787a      	ldrb	r2, [r7, #1]
 80172da:	f803 2c08 	strb.w	r2, [r3, #-8]

    PH_CHECK_SUCCESS_FCT(status, phhalHw_Exchange(
 80172de:	687b      	ldr	r3, [r7, #4]
 80172e0:	6858      	ldr	r0, [r3, #4]
 80172e2:	7bfb      	ldrb	r3, [r7, #15]
 80172e4:	b29b      	uxth	r3, r3
 80172e6:	f107 0208 	add.w	r2, r7, #8
 80172ea:	8879      	ldrh	r1, [r7, #2]
 80172ec:	2400      	movs	r4, #0
 80172ee:	9401      	str	r4, [sp, #4]
 80172f0:	2400      	movs	r4, #0
 80172f2:	9400      	str	r4, [sp, #0]
 80172f4:	f7f6 fce2 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 80172f8:	4603      	mov	r3, r0
 80172fa:	81bb      	strh	r3, [r7, #12]
 80172fc:	89bb      	ldrh	r3, [r7, #12]
 80172fe:	2b00      	cmp	r3, #0
 8017300:	d001      	beq.n	8017306 <phpalI18092mPI_Sw_WriteFrameHeader+0x7e>
 8017302:	89bb      	ldrh	r3, [r7, #12]
 8017304:	e000      	b.n	8017308 <phpalI18092mPI_Sw_WriteFrameHeader+0x80>
        aHeader,
        (uint16_t)bLength,
        NULL,
        NULL));

    return PH_ERR_SUCCESS;
 8017306:	2300      	movs	r3, #0
}
 8017308:	4618      	mov	r0, r3
 801730a:	3714      	adds	r7, #20
 801730c:	46bd      	mov	sp, r7
 801730e:	bd90      	pop	{r4, r7, pc}

08017310 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame>:
    uint8_t ** ppValidatedFrame,
    uint16_t * pValidatedFrameLength,
    uint8_t ** ppPayload,
    uint16_t * pPayloadLength
    )
{
 8017310:	b480      	push	{r7}
 8017312:	b087      	sub	sp, #28
 8017314:	af00      	add	r7, sp, #0
 8017316:	60f8      	str	r0, [r7, #12]
 8017318:	60b9      	str	r1, [r7, #8]
 801731a:	4611      	mov	r1, r2
 801731c:	461a      	mov	r2, r3
 801731e:	460b      	mov	r3, r1
 8017320:	80fb      	strh	r3, [r7, #6]
 8017322:	4613      	mov	r3, r2
 8017324:	717b      	strb	r3, [r7, #5]
    phStatus_t  PH_MEMLOC_REM bOffset = 0;
 8017326:	2300      	movs	r3, #0
 8017328:	82fb      	strh	r3, [r7, #22]
    uint8_t     PH_MEMLOC_REM bPfb;

    /* Check maximum frame length */
    if (wFrameLength > aI18092_mPI_FsTable[pDataParams->bLri])
 801732a:	68fb      	ldr	r3, [r7, #12]
 801732c:	7f1b      	ldrb	r3, [r3, #28]
 801732e:	461a      	mov	r2, r3
 8017330:	4b6d      	ldr	r3, [pc, #436]	@ (80174e8 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1d8>)
 8017332:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8017336:	88fa      	ldrh	r2, [r7, #6]
 8017338:	429a      	cmp	r2, r3
 801733a:	d902      	bls.n	8017342 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x32>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801733c:	f640 4306 	movw	r3, #3078	@ 0xc06
 8017340:	e0cb      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
    }

    /* Check minimum frame length */
    if (wFrameLength < PHPAL_I18092MPI_SW_MIN_FRAMESIZE)
 8017342:	88fb      	ldrh	r3, [r7, #6]
 8017344:	2b02      	cmp	r3, #2
 8017346:	d802      	bhi.n	801734e <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x3e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8017348:	f640 4306 	movw	r3, #3078	@ 0xc06
 801734c:	e0c5      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
    }

    /* Remove Startbyte if present */
    *ppValidatedFrame = &pFrame[bOffset];
 801734e:	8afb      	ldrh	r3, [r7, #22]
 8017350:	68ba      	ldr	r2, [r7, #8]
 8017352:	441a      	add	r2, r3
 8017354:	6a3b      	ldr	r3, [r7, #32]
 8017356:	601a      	str	r2, [r3, #0]
    *pValidatedFrameLength = wFrameLength - (uint16_t)bOffset;
 8017358:	88fa      	ldrh	r2, [r7, #6]
 801735a:	8afb      	ldrh	r3, [r7, #22]
 801735c:	1ad3      	subs	r3, r2, r3
 801735e:	b29a      	uxth	r2, r3
 8017360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017362:	801a      	strh	r2, [r3, #0]

    /* Compare length field with frame length. */
    if (pFrame[bOffset++] != (uint8_t)*pValidatedFrameLength)
 8017364:	8afb      	ldrh	r3, [r7, #22]
 8017366:	1c5a      	adds	r2, r3, #1
 8017368:	82fa      	strh	r2, [r7, #22]
 801736a:	461a      	mov	r2, r3
 801736c:	68bb      	ldr	r3, [r7, #8]
 801736e:	4413      	add	r3, r2
 8017370:	781a      	ldrb	r2, [r3, #0]
 8017372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017374:	881b      	ldrh	r3, [r3, #0]
 8017376:	b2db      	uxtb	r3, r3
 8017378:	429a      	cmp	r2, r3
 801737a:	d002      	beq.n	8017382 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x72>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801737c:	f640 4306 	movw	r3, #3078	@ 0xc06
 8017380:	e0ab      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
    }

    /* Check if the received frame is a reponse frame. */
    if (pFrame[bOffset++] != PHPAL_I18092MPI_SW_CMD_RESPONSE)
 8017382:	8afb      	ldrh	r3, [r7, #22]
 8017384:	1c5a      	adds	r2, r3, #1
 8017386:	82fa      	strh	r2, [r7, #22]
 8017388:	461a      	mov	r2, r3
 801738a:	68bb      	ldr	r3, [r7, #8]
 801738c:	4413      	add	r3, r2
 801738e:	781b      	ldrb	r3, [r3, #0]
 8017390:	2bd5      	cmp	r3, #213	@ 0xd5
 8017392:	d002      	beq.n	801739a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x8a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8017394:	f640 4306 	movw	r3, #3078	@ 0xc06
 8017398:	e09f      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
    }

    /* Check if expected response code matches the received response code. */
    if (pFrame[bOffset++] != bExpectedResponseCode)
 801739a:	8afb      	ldrh	r3, [r7, #22]
 801739c:	1c5a      	adds	r2, r3, #1
 801739e:	82fa      	strh	r2, [r7, #22]
 80173a0:	461a      	mov	r2, r3
 80173a2:	68bb      	ldr	r3, [r7, #8]
 80173a4:	4413      	add	r3, r2
 80173a6:	781b      	ldrb	r3, [r3, #0]
 80173a8:	797a      	ldrb	r2, [r7, #5]
 80173aa:	429a      	cmp	r2, r3
 80173ac:	d002      	beq.n	80173b4 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0xa4>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 80173ae:	f640 4306 	movw	r3, #3078	@ 0xc06
 80173b2:	e092      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
    }

    /* In case the response is a DEP PDU also check for presence of DID, NAD and PNI. */
    if (bExpectedResponseCode == PHPAL_I18092MPI_SW_CMD_DEP_RES)
 80173b4:	797b      	ldrb	r3, [r7, #5]
 80173b6:	2b07      	cmp	r3, #7
 80173b8:	f040 8083 	bne.w	80174c2 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1b2>
    {
        /* PFB should be present in frame. */
        if (wFrameLength < (bOffset + /* */ 1U))
 80173bc:	88fa      	ldrh	r2, [r7, #6]
 80173be:	8afb      	ldrh	r3, [r7, #22]
 80173c0:	3301      	adds	r3, #1
 80173c2:	429a      	cmp	r2, r3
 80173c4:	d202      	bcs.n	80173cc <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0xbc>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 80173c6:	f640 4306 	movw	r3, #3078	@ 0xc06
 80173ca:	e086      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
        }

        /* Retrieve PFB */
        bPfb = pFrame[bOffset++];
 80173cc:	8afb      	ldrh	r3, [r7, #22]
 80173ce:	1c5a      	adds	r2, r3, #1
 80173d0:	82fa      	strh	r2, [r7, #22]
 80173d2:	461a      	mov	r2, r3
 80173d4:	68bb      	ldr	r3, [r7, #8]
 80173d6:	4413      	add	r3, r2
 80173d8:	781b      	ldrb	r3, [r3, #0]
 80173da:	757b      	strb	r3, [r7, #21]

        /* DID enabled */
        if (pDataParams->bDid > 0U)
 80173dc:	68fb      	ldr	r3, [r7, #12]
 80173de:	7d1b      	ldrb	r3, [r3, #20]
 80173e0:	2b00      	cmp	r3, #0
 80173e2:	d01d      	beq.n	8017420 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x110>
        {
            /* DID presence should be indicated. */
            if ((0U == ((bPfb & PHPAL_I18092MPI_SW_PFB_DID_MASK))))
 80173e4:	7d7b      	ldrb	r3, [r7, #21]
 80173e6:	f003 0304 	and.w	r3, r3, #4
 80173ea:	2b00      	cmp	r3, #0
 80173ec:	d102      	bne.n	80173f4 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0xe4>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 80173ee:	f640 4306 	movw	r3, #3078	@ 0xc06
 80173f2:	e072      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
            }
            /* DID should be present in frame. */
            if (wFrameLength < (bOffset + /* */ 1U))
 80173f4:	88fa      	ldrh	r2, [r7, #6]
 80173f6:	8afb      	ldrh	r3, [r7, #22]
 80173f8:	3301      	adds	r3, #1
 80173fa:	429a      	cmp	r2, r3
 80173fc:	d202      	bcs.n	8017404 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0xf4>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 80173fe:	f640 4306 	movw	r3, #3078	@ 0xc06
 8017402:	e06a      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
            }
            /* DID should match. */
            if (pFrame[bOffset++] != pDataParams->bDid)
 8017404:	8afb      	ldrh	r3, [r7, #22]
 8017406:	1c5a      	adds	r2, r3, #1
 8017408:	82fa      	strh	r2, [r7, #22]
 801740a:	461a      	mov	r2, r3
 801740c:	68bb      	ldr	r3, [r7, #8]
 801740e:	4413      	add	r3, r2
 8017410:	781a      	ldrb	r2, [r3, #0]
 8017412:	68fb      	ldr	r3, [r7, #12]
 8017414:	7d1b      	ldrb	r3, [r3, #20]
 8017416:	429a      	cmp	r2, r3
 8017418:	d00a      	beq.n	8017430 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x120>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801741a:	f640 4306 	movw	r3, #3078	@ 0xc06
 801741e:	e05c      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
        }
        /* DID disabled */
        else
        {
            /* DID presence should not be indicated. */
            if (0U != (bPfb & PHPAL_I18092MPI_SW_PFB_DID_MASK))
 8017420:	7d7b      	ldrb	r3, [r7, #21]
 8017422:	f003 0304 	and.w	r3, r3, #4
 8017426:	2b00      	cmp	r3, #0
 8017428:	d002      	beq.n	8017430 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x120>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801742a:	f640 4306 	movw	r3, #3078	@ 0xc06
 801742e:	e054      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
            }
        }

        /* Check NAD only for first PDU frames. */
        if ((0U == ((pDataParams->bStateNow & PHPAL_I18092MPI_SW_STATE_CHAINING_BIT))) &&
 8017430:	68fb      	ldr	r3, [r7, #12]
 8017432:	7cdb      	ldrb	r3, [r3, #19]
 8017434:	f003 0320 	and.w	r3, r3, #32
 8017438:	2b00      	cmp	r3, #0
 801743a:	d12e      	bne.n	801749a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x18a>
            (0U == ((pDataParams->bStateNow & PHPAL_I18092MPI_SW_STATE_CHAINING_LAST_BIT))))
 801743c:	68fb      	ldr	r3, [r7, #12]
 801743e:	7cdb      	ldrb	r3, [r3, #19]
 8017440:	b25b      	sxtb	r3, r3
        if ((0U == ((pDataParams->bStateNow & PHPAL_I18092MPI_SW_STATE_CHAINING_BIT))) &&
 8017442:	2b00      	cmp	r3, #0
 8017444:	db29      	blt.n	801749a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x18a>
        {
            /* NAD enabled */
            if (0U != (pDataParams->bNadEnabled))
 8017446:	68fb      	ldr	r3, [r7, #12]
 8017448:	7d5b      	ldrb	r3, [r3, #21]
 801744a:	2b00      	cmp	r3, #0
 801744c:	d01d      	beq.n	801748a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x17a>
            {
                /* NAD presence should be indicated. */
                if ((0U == ((bPfb & PHPAL_I18092MPI_SW_PFB_NAD_MASK))))
 801744e:	7d7b      	ldrb	r3, [r7, #21]
 8017450:	f003 0308 	and.w	r3, r3, #8
 8017454:	2b00      	cmp	r3, #0
 8017456:	d102      	bne.n	801745e <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x14e>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8017458:	f640 4306 	movw	r3, #3078	@ 0xc06
 801745c:	e03d      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
                }
                /* NAD should be present in frame. */
                if (wFrameLength < (bOffset + /* */ 1U))
 801745e:	88fa      	ldrh	r2, [r7, #6]
 8017460:	8afb      	ldrh	r3, [r7, #22]
 8017462:	3301      	adds	r3, #1
 8017464:	429a      	cmp	r2, r3
 8017466:	d202      	bcs.n	801746e <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x15e>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8017468:	f640 4306 	movw	r3, #3078	@ 0xc06
 801746c:	e035      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
                }
                /* NAD should match. */
                if (pFrame[bOffset++] != pDataParams->bNad)
 801746e:	8afb      	ldrh	r3, [r7, #22]
 8017470:	1c5a      	adds	r2, r3, #1
 8017472:	82fa      	strh	r2, [r7, #22]
 8017474:	461a      	mov	r2, r3
 8017476:	68bb      	ldr	r3, [r7, #8]
 8017478:	4413      	add	r3, r2
 801747a:	781a      	ldrb	r2, [r3, #0]
 801747c:	68fb      	ldr	r3, [r7, #12]
 801747e:	7d9b      	ldrb	r3, [r3, #22]
 8017480:	429a      	cmp	r2, r3
 8017482:	d00a      	beq.n	801749a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x18a>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8017484:	f640 4306 	movw	r3, #3078	@ 0xc06
 8017488:	e027      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
            }
            /* NAD disabled */
            else
            {
                /* NAD presence should not be indicated. */
                if (0U != (bPfb & PHPAL_I18092MPI_SW_PFB_NAD_MASK))
 801748a:	7d7b      	ldrb	r3, [r7, #21]
 801748c:	f003 0308 	and.w	r3, r3, #8
 8017490:	2b00      	cmp	r3, #0
 8017492:	d002      	beq.n	801749a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x18a>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 8017494:	f640 4306 	movw	r3, #3078	@ 0xc06
 8017498:	e01f      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
                }
            }
        }

        /* For information or ACK PDU also check for PNI. */
        switch (bPfb & PHPAL_I18092MPI_SW_PFB_PDU_TYPE_MASK)
 801749a:	7d7b      	ldrb	r3, [r7, #21]
 801749c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80174a0:	2b00      	cmp	r3, #0
 80174a2:	d001      	beq.n	80174a8 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x198>
 80174a4:	2b40      	cmp	r3, #64	@ 0x40
 80174a6:	d109      	bne.n	80174bc <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ac>
        {
        case PHPAL_I18092MPI_SW_PFB_INFORMATION_PDU_MASK:
        case PHPAL_I18092MPI_SW_PFB_ACK_PDU_MASK:
            if ((bPfb & PHPAL_I18092MPI_SW_PFB_PNI_MASK) != pDataParams->bPni)
 80174a8:	7d7b      	ldrb	r3, [r7, #21]
 80174aa:	f003 0303 	and.w	r3, r3, #3
 80174ae:	68fa      	ldr	r2, [r7, #12]
 80174b0:	7e52      	ldrb	r2, [r2, #25]
 80174b2:	4293      	cmp	r3, r2
 80174b4:	d004      	beq.n	80174c0 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1b0>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 80174b6:	f640 4306 	movw	r3, #3078	@ 0xc06
 80174ba:	e00e      	b.n	80174da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
            }
            break;

        default:
            /* nothing. */
            break;
 80174bc:	bf00      	nop
 80174be:	e000      	b.n	80174c2 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1b2>
            break;
 80174c0:	bf00      	nop
        }
    }

    /* Return Payload. */
    *ppPayload = &pFrame[bOffset];
 80174c2:	8afb      	ldrh	r3, [r7, #22]
 80174c4:	68ba      	ldr	r2, [r7, #8]
 80174c6:	441a      	add	r2, r3
 80174c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80174ca:	601a      	str	r2, [r3, #0]
    *pPayloadLength = wFrameLength - bOffset;
 80174cc:	88fa      	ldrh	r2, [r7, #6]
 80174ce:	8afb      	ldrh	r3, [r7, #22]
 80174d0:	1ad3      	subs	r3, r2, r3
 80174d2:	b29a      	uxth	r2, r3
 80174d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80174d6:	801a      	strh	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 80174d8:	2300      	movs	r3, #0
}
 80174da:	4618      	mov	r0, r3
 80174dc:	371c      	adds	r7, #28
 80174de:	46bd      	mov	sp, r7
 80174e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174e4:	4770      	bx	lr
 80174e6:	bf00      	nop
 80174e8:	08021ff4 	.word	0x08021ff4

080174ec <phpalI18092mPI_Sw_ConvertDatarate>:

phStatus_t phpalI18092mPI_Sw_ConvertDatarate(
    uint16_t wHalDatarate,
    uint8_t * pI18092Datarate
    )
{
 80174ec:	b480      	push	{r7}
 80174ee:	b083      	sub	sp, #12
 80174f0:	af00      	add	r7, sp, #0
 80174f2:	4603      	mov	r3, r0
 80174f4:	6039      	str	r1, [r7, #0]
 80174f6:	80fb      	strh	r3, [r7, #6]
    wHalDatarate = wHalDatarate & PHHAL_HW_RF_DATARATE_OPTION_MASK;
 80174f8:	88fb      	ldrh	r3, [r7, #6]
 80174fa:	b2db      	uxtb	r3, r3
 80174fc:	80fb      	strh	r3, [r7, #6]
    switch (wHalDatarate)
 80174fe:	88fb      	ldrh	r3, [r7, #6]
 8017500:	2b02      	cmp	r3, #2
 8017502:	d00e      	beq.n	8017522 <phpalI18092mPI_Sw_ConvertDatarate+0x36>
 8017504:	2b02      	cmp	r3, #2
 8017506:	dc10      	bgt.n	801752a <phpalI18092mPI_Sw_ConvertDatarate+0x3e>
 8017508:	2b00      	cmp	r3, #0
 801750a:	d002      	beq.n	8017512 <phpalI18092mPI_Sw_ConvertDatarate+0x26>
 801750c:	2b01      	cmp	r3, #1
 801750e:	d004      	beq.n	801751a <phpalI18092mPI_Sw_ConvertDatarate+0x2e>
 8017510:	e00b      	b.n	801752a <phpalI18092mPI_Sw_ConvertDatarate+0x3e>
    {
    case PHHAL_HW_RF_DATARATE_106:
        *pI18092Datarate = PHPAL_I18092MPI_DATARATE_106;
 8017512:	683b      	ldr	r3, [r7, #0]
 8017514:	2200      	movs	r2, #0
 8017516:	701a      	strb	r2, [r3, #0]
        break;
 8017518:	e00a      	b.n	8017530 <phpalI18092mPI_Sw_ConvertDatarate+0x44>
    case PHHAL_HW_RF_DATARATE_212:
        *pI18092Datarate = PHPAL_I18092MPI_DATARATE_212;
 801751a:	683b      	ldr	r3, [r7, #0]
 801751c:	2201      	movs	r2, #1
 801751e:	701a      	strb	r2, [r3, #0]
        break;
 8017520:	e006      	b.n	8017530 <phpalI18092mPI_Sw_ConvertDatarate+0x44>
    case PHHAL_HW_RF_DATARATE_424:
        *pI18092Datarate = PHPAL_I18092MPI_DATARATE_424;
 8017522:	683b      	ldr	r3, [r7, #0]
 8017524:	2202      	movs	r2, #2
 8017526:	701a      	strb	r2, [r3, #0]
        break;
 8017528:	e002      	b.n	8017530 <phpalI18092mPI_Sw_ConvertDatarate+0x44>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_PAL_I18092MPI);
 801752a:	f640 4325 	movw	r3, #3109	@ 0xc25
 801752e:	e000      	b.n	8017532 <phpalI18092mPI_Sw_ConvertDatarate+0x46>
    }

    return PH_ERR_SUCCESS;
 8017530:	2300      	movs	r3, #0
}
 8017532:	4618      	mov	r0, r3
 8017534:	370c      	adds	r7, #12
 8017536:	46bd      	mov	sp, r7
 8017538:	f85d 7b04 	ldr.w	r7, [sp], #4
 801753c:	4770      	bx	lr
	...

08017540 <phpalI18092mT_Sw_Init>:
    phpalI18092mT_Sw_DataParams_t * pDataParams,
    uint16_t wSizeOfDataParams,
    void * pHalDataParams,
    pRtoxTimerCallback pRtoxCallback
    )
{
 8017540:	b580      	push	{r7, lr}
 8017542:	b086      	sub	sp, #24
 8017544:	af00      	add	r7, sp, #0
 8017546:	60f8      	str	r0, [r7, #12]
 8017548:	607a      	str	r2, [r7, #4]
 801754a:	603b      	str	r3, [r7, #0]
 801754c:	460b      	mov	r3, r1
 801754e:	817b      	strh	r3, [r7, #10]
    phStatus_t PH_MEMLOC_REM wStatus = PH_ERR_SUCCESS;
 8017550:	2300      	movs	r3, #0
 8017552:	82fb      	strh	r3, [r7, #22]

    if (sizeof(phpalI18092mT_Sw_DataParams_t) != wSizeOfDataParams)
 8017554:	897b      	ldrh	r3, [r7, #10]
 8017556:	2b4c      	cmp	r3, #76	@ 0x4c
 8017558:	d002      	beq.n	8017560 <phpalI18092mT_Sw_Init+0x20>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_I18092MT);
 801755a:	f44f 6352 	mov.w	r3, #3360	@ 0xd20
 801755e:	e02c      	b.n	80175ba <phpalI18092mT_Sw_Init+0x7a>
    }
    PH_ASSERT_NULL (pDataParams);
 8017560:	68fb      	ldr	r3, [r7, #12]
 8017562:	2b00      	cmp	r3, #0
 8017564:	d101      	bne.n	801756a <phpalI18092mT_Sw_Init+0x2a>
 8017566:	2321      	movs	r3, #33	@ 0x21
 8017568:	e027      	b.n	80175ba <phpalI18092mT_Sw_Init+0x7a>
    PH_ASSERT_NULL (pHalDataParams);
 801756a:	687b      	ldr	r3, [r7, #4]
 801756c:	2b00      	cmp	r3, #0
 801756e:	d101      	bne.n	8017574 <phpalI18092mT_Sw_Init+0x34>
 8017570:	2321      	movs	r3, #33	@ 0x21
 8017572:	e022      	b.n	80175ba <phpalI18092mT_Sw_Init+0x7a>

    /* Init private data */
    pDataParams->wId            = PH_COMP_PAL_I18092MT | PHPAL_I18092MT_SW_ID;
 8017574:	68fb      	ldr	r3, [r7, #12]
 8017576:	f640 5201 	movw	r2, #3329	@ 0xd01
 801757a:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams = pHalDataParams;
 801757c:	68fb      	ldr	r3, [r7, #12]
 801757e:	687a      	ldr	r2, [r7, #4]
 8017580:	605a      	str	r2, [r3, #4]
    pDataParams->pRtoxCallback  = pRtoxCallback;
 8017582:	68fb      	ldr	r3, [r7, #12]
 8017584:	683a      	ldr	r2, [r7, #0]
 8017586:	60da      	str	r2, [r3, #12]
    pDataParams->bCmdtype       = PHPAL_I18092MT_SW_CMD_RLS_REQ;
 8017588:	68fb      	ldr	r3, [r7, #12]
 801758a:	220a      	movs	r2, #10
 801758c:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37

    /* Reset protocol to defaults */
    (void)phpalI18092mT_Sw_ResetProtocol(pDataParams);
 8017590:	68f8      	ldr	r0, [r7, #12]
 8017592:	f000 f819 	bl	80175c8 <phpalI18092mT_Sw_ResetProtocol>

    /* Check whether event is already created. */
    pDataParams->Pal18092mTEventObj.pEvtName = (uint8_t *)bmtEventName;
 8017596:	68fb      	ldr	r3, [r7, #12]
 8017598:	4a0a      	ldr	r2, [pc, #40]	@ (80175c4 <phpalI18092mT_Sw_Init+0x84>)
 801759a:	641a      	str	r2, [r3, #64]	@ 0x40
    pDataParams->Pal18092mTEventObj.intialValue = 0;
 801759c:	68fb      	ldr	r3, [r7, #12]
 801759e:	2200      	movs	r2, #0
 80175a0:	645a      	str	r2, [r3, #68]	@ 0x44
    wStatus = phOsal_EventCreate(&pDataParams->Pal18092mTEventObj.EventHandle, &pDataParams->Pal18092mTEventObj);
 80175a2:	68fb      	ldr	r3, [r7, #12]
 80175a4:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 80175a8:	68fb      	ldr	r3, [r7, #12]
 80175aa:	333c      	adds	r3, #60	@ 0x3c
 80175ac:	4619      	mov	r1, r3
 80175ae:	4610      	mov	r0, r2
 80175b0:	f001 fc24 	bl	8018dfc <phOsal_EventCreate>
 80175b4:	4603      	mov	r3, r0
 80175b6:	82fb      	strh	r3, [r7, #22]

    return wStatus;
 80175b8:	8afb      	ldrh	r3, [r7, #22]
}
 80175ba:	4618      	mov	r0, r3
 80175bc:	3718      	adds	r7, #24
 80175be:	46bd      	mov	sp, r7
 80175c0:	bd80      	pop	{r7, pc}
 80175c2:	bf00      	nop
 80175c4:	08021ffc 	.word	0x08021ffc

080175c8 <phpalI18092mT_Sw_ResetProtocol>:
}

phStatus_t phpalI18092mT_Sw_ResetProtocol(
    phpalI18092mT_Sw_DataParams_t * pDataParams
    )
{
 80175c8:	b580      	push	{r7, lr}
 80175ca:	b082      	sub	sp, #8
 80175cc:	af00      	add	r7, sp, #0
 80175ce:	6078      	str	r0, [r7, #4]
    /* Apply default parameters */
    pDataParams->bStateNow          = PHPAL_I18092MT_SW_STATE_INFORMATION_PDU_TX;
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	2200      	movs	r2, #0
 80175d4:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    pDataParams->bDid               = 0;    /* set DID to 0, i.e. disable usage of DID */
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	2200      	movs	r2, #0
 80175dc:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    pDataParams->bNadEnabled        = PH_OFF;
 80175e0:	687b      	ldr	r3, [r7, #4]
 80175e2:	2200      	movs	r2, #0
 80175e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    pDataParams->bNadVal            = 0;
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	2200      	movs	r2, #0
 80175ec:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    pDataParams->bFsl               = PHPAL_I18092MT_FRAMESIZE_64;
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	2200      	movs	r2, #0
 80175f4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    pDataParams->bPni               = 0;    /* NFCForum-TS-DigitalProtocol-1.0 section 14.12.3.1 */
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	2200      	movs	r2, #0
 80175fc:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    pDataParams->bDst               = PHPAL_I18092MT_DATARATE_106;
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	2200      	movs	r2, #0
 8017604:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    pDataParams->bDrt               = PHPAL_I18092MT_DATARATE_106;
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	2200      	movs	r2, #0
 801760c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    pDataParams->bBsi               = 0;
 8017610:	687b      	ldr	r3, [r7, #4]
 8017612:	2200      	movs	r2, #0
 8017614:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    pDataParams->bBri               = 0;
 8017618:	687b      	ldr	r3, [r7, #4]
 801761a:	2200      	movs	r2, #0
 801761c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    pDataParams->bLri               = PHPAL_I18092MT_FRAMESIZE_64;
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	2200      	movs	r2, #0
 8017624:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    pDataParams->bBst               = 0;
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	2200      	movs	r2, #0
 801762c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    pDataParams->bBrt               = 0;
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	2200      	movs	r2, #0
 8017634:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    pDataParams->bLrt               = PHPAL_I18092MT_FRAMESIZE_64;
 8017638:	687b      	ldr	r3, [r7, #4]
 801763a:	2200      	movs	r2, #0
 801763c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
    pDataParams->bTo                = 0;
 8017640:	687b      	ldr	r3, [r7, #4]
 8017642:	2200      	movs	r2, #0
 8017644:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    pDataParams->bRtoxDisabled      = PH_OFF;
 8017648:	687b      	ldr	r3, [r7, #4]
 801764a:	2200      	movs	r2, #0
 801764c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    pDataParams->ovrTask            = NULL;
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	2200      	movs	r2, #0
 8017654:	609a      	str	r2, [r3, #8]
    pDataParams->bCmdtype           = PHPAL_I18092MT_SW_CMD_RLS_REQ;
 8017656:	687b      	ldr	r3, [r7, #4]
 8017658:	220a      	movs	r2, #10
 801765a:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
    pDataParams->bRtoxExtnVal       = PHPAL_I18092MT_SW_MIN_RTOX_VALUE;
 801765e:	687b      	ldr	r3, [r7, #4]
 8017660:	2201      	movs	r2, #1
 8017662:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
    pDataParams->wLastTxLen         = 0;
 8017666:	687b      	ldr	r3, [r7, #4]
 8017668:	2200      	movs	r2, #0
 801766a:	821a      	strh	r2, [r3, #16]
    pDataParams->bOpeMode           = RD_LIB_MODE_NFC;
 801766c:	687b      	ldr	r3, [r7, #4]
 801766e:	2202      	movs	r2, #2
 8017670:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    pDataParams->bPropPSLMode       = PH_OFF;
 8017674:	687b      	ldr	r3, [r7, #4]
 8017676:	2200      	movs	r2, #0
 8017678:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    (void)memset(pDataParams->aNfcid3i, 0, PHPAL_I18092MT_NFCID3_LENGTH);
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	3312      	adds	r3, #18
 8017680:	220a      	movs	r2, #10
 8017682:	2100      	movs	r1, #0
 8017684:	4618      	mov	r0, r3
 8017686:	f007 fbfd 	bl	801ee84 <memset>
    (void)memset(pDataParams->aNfcid3t, 0, PHPAL_I18092MT_NFCID3_LENGTH);
 801768a:	687b      	ldr	r3, [r7, #4]
 801768c:	331c      	adds	r3, #28
 801768e:	220a      	movs	r2, #10
 8017690:	2100      	movs	r1, #0
 8017692:	4618      	mov	r0, r3
 8017694:	f007 fbf6 	bl	801ee84 <memset>

    return PH_ERR_SUCCESS;
 8017698:	2300      	movs	r3, #0
}
 801769a:	4618      	mov	r0, r3
 801769c:	3708      	adds	r7, #8
 801769e:	46bd      	mov	sp, r7
 80176a0:	bd80      	pop	{r7, pc}

080176a2 <phpalMifare_Sw_Init>:
                               phpalMifare_Sw_DataParams_t * pDataParams,
                               uint16_t wSizeOfDataParams,
                               void * pHalDataParams,
                               void * pPalI14443p4DataParams
                               )
{
 80176a2:	b480      	push	{r7}
 80176a4:	b085      	sub	sp, #20
 80176a6:	af00      	add	r7, sp, #0
 80176a8:	60f8      	str	r0, [r7, #12]
 80176aa:	607a      	str	r2, [r7, #4]
 80176ac:	603b      	str	r3, [r7, #0]
 80176ae:	460b      	mov	r3, r1
 80176b0:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalMifare_Sw_DataParams_t) != wSizeOfDataParams)
 80176b2:	897b      	ldrh	r3, [r7, #10]
 80176b4:	2b0c      	cmp	r3, #12
 80176b6:	d002      	beq.n	80176be <phpalMifare_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_MIFARE);
 80176b8:	f44f 63e4 	mov.w	r3, #1824	@ 0x720
 80176bc:	e014      	b.n	80176e8 <phpalMifare_Sw_Init+0x46>
    }
    PH_ASSERT_NULL (pDataParams);
 80176be:	68fb      	ldr	r3, [r7, #12]
 80176c0:	2b00      	cmp	r3, #0
 80176c2:	d101      	bne.n	80176c8 <phpalMifare_Sw_Init+0x26>
 80176c4:	2321      	movs	r3, #33	@ 0x21
 80176c6:	e00f      	b.n	80176e8 <phpalMifare_Sw_Init+0x46>
    PH_ASSERT_NULL (pHalDataParams);
 80176c8:	687b      	ldr	r3, [r7, #4]
 80176ca:	2b00      	cmp	r3, #0
 80176cc:	d101      	bne.n	80176d2 <phpalMifare_Sw_Init+0x30>
 80176ce:	2321      	movs	r3, #33	@ 0x21
 80176d0:	e00a      	b.n	80176e8 <phpalMifare_Sw_Init+0x46>

    /* init private data */
    pDataParams->wId                    = PH_COMP_PAL_MIFARE | PHPAL_MIFARE_SW_ID;
 80176d2:	68fb      	ldr	r3, [r7, #12]
 80176d4:	f240 7202 	movw	r2, #1794	@ 0x702
 80176d8:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams         = pHalDataParams;
 80176da:	68fb      	ldr	r3, [r7, #12]
 80176dc:	687a      	ldr	r2, [r7, #4]
 80176de:	605a      	str	r2, [r3, #4]
    pDataParams->pPalI14443p4DataParams = pPalI14443p4DataParams;
 80176e0:	68fb      	ldr	r3, [r7, #12]
 80176e2:	683a      	ldr	r2, [r7, #0]
 80176e4:	609a      	str	r2, [r3, #8]
    return PH_ERR_SUCCESS;
 80176e6:	2300      	movs	r3, #0
}
 80176e8:	4618      	mov	r0, r3
 80176ea:	3714      	adds	r7, #20
 80176ec:	46bd      	mov	sp, r7
 80176ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176f2:	4770      	bx	lr

080176f4 <phpalSli15693_Sw_Init>:
phStatus_t phpalSli15693_Sw_Init(
                                 phpalSli15693_Sw_DataParams_t * pDataParams,
                                 uint16_t wSizeOfDataParams,
                                 void * pHalDataParams
                                 )
{
 80176f4:	b480      	push	{r7}
 80176f6:	b085      	sub	sp, #20
 80176f8:	af00      	add	r7, sp, #0
 80176fa:	60f8      	str	r0, [r7, #12]
 80176fc:	460b      	mov	r3, r1
 80176fe:	607a      	str	r2, [r7, #4]
 8017700:	817b      	strh	r3, [r7, #10]
    PH_ASSERT_NULL (pDataParams);
 8017702:	68fb      	ldr	r3, [r7, #12]
 8017704:	2b00      	cmp	r3, #0
 8017706:	d101      	bne.n	801770c <phpalSli15693_Sw_Init+0x18>
 8017708:	2321      	movs	r3, #33	@ 0x21
 801770a:	e02d      	b.n	8017768 <phpalSli15693_Sw_Init+0x74>
    PH_ASSERT_NULL (pHalDataParams);
 801770c:	687b      	ldr	r3, [r7, #4]
 801770e:	2b00      	cmp	r3, #0
 8017710:	d101      	bne.n	8017716 <phpalSli15693_Sw_Init+0x22>
 8017712:	2321      	movs	r3, #33	@ 0x21
 8017714:	e028      	b.n	8017768 <phpalSli15693_Sw_Init+0x74>

    /* parameter structure length check */
    if (sizeof(phpalSli15693_Sw_DataParams_t) != wSizeOfDataParams)
 8017716:	897b      	ldrh	r3, [r7, #10]
 8017718:	2b1c      	cmp	r3, #28
 801771a:	d002      	beq.n	8017722 <phpalSli15693_Sw_Init+0x2e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_SLI15693);
 801771c:	f44f 6322 	mov.w	r3, #2592	@ 0xa20
 8017720:	e022      	b.n	8017768 <phpalSli15693_Sw_Init+0x74>
    }

    /* init private data */
    pDataParams->wId                = PH_COMP_PAL_SLI15693 | PHPAL_SLI15693_SW_ID;
 8017722:	68fb      	ldr	r3, [r7, #12]
 8017724:	f640 2201 	movw	r2, #2561	@ 0xa01
 8017728:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams     = pHalDataParams;
 801772a:	68fb      	ldr	r3, [r7, #12]
 801772c:	687a      	ldr	r2, [r7, #4]
 801772e:	605a      	str	r2, [r3, #4]
    pDataParams->wAdditionalInfo    = 0;
 8017730:	68fb      	ldr	r3, [r7, #12]
 8017732:	2200      	movs	r2, #0
 8017734:	811a      	strh	r2, [r3, #8]
    pDataParams->bFlags             = PHPAL_SLI15693_SW_FLAGS_DEFAULT;
 8017736:	68fb      	ldr	r3, [r7, #12]
 8017738:	2206      	movs	r2, #6
 801773a:	729a      	strb	r2, [r3, #10]
    pDataParams->bUidBitLength      = 0;
 801773c:	68fb      	ldr	r3, [r7, #12]
 801773e:	2200      	movs	r2, #0
 8017740:	751a      	strb	r2, [r3, #20]
    pDataParams->bExplicitlyAddressed = 0;
 8017742:	68fb      	ldr	r3, [r7, #12]
 8017744:	2200      	movs	r2, #0
 8017746:	755a      	strb	r2, [r3, #21]
    pDataParams->bOpeMode           = RD_LIB_MODE_ISO; /* Default Mode is ISO */
 8017748:	68fb      	ldr	r3, [r7, #12]
 801774a:	2203      	movs	r2, #3
 801774c:	759a      	strb	r2, [r3, #22]
    pDataParams->bBuffering         = 0;
 801774e:	68fb      	ldr	r3, [r7, #12]
 8017750:	2200      	movs	r2, #0
 8017752:	75da      	strb	r2, [r3, #23]
    pDataParams->bMaxRetryCount     = PHPAL_SLI15693_SW_RETRYCOUNT_DEFAULT;
 8017754:	68fb      	ldr	r3, [r7, #12]
 8017756:	2202      	movs	r2, #2
 8017758:	761a      	strb	r2, [r3, #24]
    pDataParams->bIcMfgCode         = PHPAL_SLI15693_SW_NXP_MFG_CODE;
 801775a:	68fb      	ldr	r3, [r7, #12]
 801775c:	2204      	movs	r2, #4
 801775e:	765a      	strb	r2, [r3, #25]
    pDataParams->bResFlags          = 0;
 8017760:	68fb      	ldr	r3, [r7, #12]
 8017762:	2200      	movs	r2, #0
 8017764:	72da      	strb	r2, [r3, #11]

    return PH_ERR_SUCCESS;
 8017766:	2300      	movs	r3, #0
}
 8017768:	4618      	mov	r0, r3
 801776a:	3714      	adds	r7, #20
 801776c:	46bd      	mov	sp, r7
 801776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017772:	4770      	bx	lr

08017774 <phpalSli15693_Sw_Inventory>:
                                      uint8_t * pMask,
                                      uint8_t bMaskBitLength,
                                      uint8_t * pDsfid,
                                      uint8_t * pUid
                                      )
{
 8017774:	b580      	push	{r7, lr}
 8017776:	b08e      	sub	sp, #56	@ 0x38
 8017778:	af08      	add	r7, sp, #32
 801777a:	60f8      	str	r0, [r7, #12]
 801777c:	607b      	str	r3, [r7, #4]
 801777e:	460b      	mov	r3, r1
 8017780:	72fb      	strb	r3, [r7, #11]
 8017782:	4613      	mov	r3, r2
 8017784:	72bb      	strb	r3, [r7, #10]
    uint8_t     PH_MEMLOC_REM bUidLength;
    uint16_t    PH_MEMLOC_REM wDataLength = 0;
 8017786:	2300      	movs	r3, #0
 8017788:	82bb      	strh	r3, [r7, #20]

    return phpalSli15693_Sw_InventoryEx(
 801778a:	7ab9      	ldrb	r1, [r7, #10]
 801778c:	7afa      	ldrb	r2, [r7, #11]
 801778e:	f107 0314 	add.w	r3, r7, #20
 8017792:	9307      	str	r3, [sp, #28]
 8017794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017796:	9306      	str	r3, [sp, #24]
 8017798:	f107 0317 	add.w	r3, r7, #23
 801779c:	9305      	str	r3, [sp, #20]
 801779e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80177a0:	9304      	str	r3, [sp, #16]
 80177a2:	2300      	movs	r3, #0
 80177a4:	9303      	str	r3, [sp, #12]
 80177a6:	2300      	movs	r3, #0
 80177a8:	9302      	str	r3, [sp, #8]
 80177aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80177ae:	9301      	str	r3, [sp, #4]
 80177b0:	687b      	ldr	r3, [r7, #4]
 80177b2:	9300      	str	r3, [sp, #0]
 80177b4:	460b      	mov	r3, r1
 80177b6:	2101      	movs	r1, #1
 80177b8:	68f8      	ldr	r0, [r7, #12]
 80177ba:	f000 fe63 	bl	8018484 <phpalSli15693_Sw_InventoryEx>
 80177be:	4603      	mov	r3, r0
        0,
        pUid,
        &bUidLength,
        pDsfid,
        &wDataLength);
}
 80177c0:	4618      	mov	r0, r3
 80177c2:	3718      	adds	r7, #24
 80177c4:	46bd      	mov	sp, r7
 80177c6:	bd80      	pop	{r7, pc}

080177c8 <phpalSli15693_Sw_SendEof>:
                                    uint8_t * pUid,
                                    uint8_t * pUidLength,
                                    uint8_t * pData,
                                    uint16_t * pDataLength
                                    )
{
 80177c8:	b580      	push	{r7, lr}
 80177ca:	b08a      	sub	sp, #40	@ 0x28
 80177cc:	af02      	add	r7, sp, #8
 80177ce:	60f8      	str	r0, [r7, #12]
 80177d0:	607a      	str	r2, [r7, #4]
 80177d2:	603b      	str	r3, [r7, #0]
 80177d4:	460b      	mov	r3, r1
 80177d6:	72fb      	strb	r3, [r7, #11]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 80177d8:	2300      	movs	r3, #0
 80177da:	617b      	str	r3, [r7, #20]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 80177dc:	2300      	movs	r3, #0
 80177de:	827b      	strh	r3, [r7, #18]
    uint8_t     PH_MEMLOC_REM bStoredUidLength;
    uint16_t    PH_MEMLOC_REM wAsk;
    uint16_t    PH_MEMLOC_REM wTimeout;

    /* Check bOption */
    switch (bOption)
 80177e0:	7afb      	ldrb	r3, [r7, #11]
 80177e2:	2b03      	cmp	r3, #3
 80177e4:	d902      	bls.n	80177ec <phpalSli15693_Sw_SendEof+0x24>
    case PHPAL_SLI15693_EOF_NEXT_SLOT_INV_READ:
    case PHPAL_SLI15693_EOF_WRITE_ALIKE:
    case PHPAL_SLI15693_EOF_WRITE_ALIKE_WITH_WAIT:
        break;
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 80177e6:	f640 2321 	movw	r3, #2593	@ 0xa21
 80177ea:	e1c1      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
        break;
 80177ec:	bf00      	nop
    }

    /* Reset UID and data lengths */
    *pDsfid = 0;
 80177ee:	687b      	ldr	r3, [r7, #4]
 80177f0:	2200      	movs	r2, #0
 80177f2:	701a      	strb	r2, [r3, #0]
    *pUidLength = 0;
 80177f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80177f6:	2200      	movs	r2, #0
 80177f8:	701a      	strb	r2, [r3, #0]
    *pDataLength = 0;
 80177fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80177fc:	2200      	movs	r2, #0
 80177fe:	801a      	strh	r2, [r3, #0]

    /* if requested, wait ~20ms upon sending EOF */
    if (bOption == PHPAL_SLI15693_EOF_WRITE_ALIKE_WITH_WAIT)
 8017800:	7afb      	ldrb	r3, [r7, #11]
 8017802:	2b03      	cmp	r3, #3
 8017804:	d10e      	bne.n	8017824 <phpalSli15693_Sw_SendEof+0x5c>
    {
        /* in case of write alike commands wait 20 ms. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 8017806:	68fb      	ldr	r3, [r7, #12]
 8017808:	685b      	ldr	r3, [r3, #4]
 801780a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 801780e:	2100      	movs	r1, #0
 8017810:	4618      	mov	r0, r3
 8017812:	f7f6 fd4f 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8017816:	4603      	mov	r3, r0
 8017818:	83bb      	strh	r3, [r7, #28]
 801781a:	8bbb      	ldrh	r3, [r7, #28]
 801781c:	2b00      	cmp	r3, #0
 801781e:	d001      	beq.n	8017824 <phpalSli15693_Sw_SendEof+0x5c>
 8017820:	8bbb      	ldrh	r3, [r7, #28]
 8017822:	e1a5      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
            PHHAL_HW_TIME_MICROSECONDS,
            PHPAL_SLI15693_TIMEOUT_LONG_US));
    }

    /* Get the ASK 100 Condition */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 8017824:	68fb      	ldr	r3, [r7, #12]
 8017826:	685b      	ldr	r3, [r3, #4]
 8017828:	f107 0210 	add.w	r2, r7, #16
 801782c:	210c      	movs	r1, #12
 801782e:	4618      	mov	r0, r3
 8017830:	f7f8 fa48 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8017834:	4603      	mov	r3, r0
 8017836:	83bb      	strh	r3, [r7, #28]
 8017838:	8bbb      	ldrh	r3, [r7, #28]
 801783a:	2b00      	cmp	r3, #0
 801783c:	d001      	beq.n	8017842 <phpalSli15693_Sw_SendEof+0x7a>
 801783e:	8bbb      	ldrh	r3, [r7, #28]
 8017840:	e196      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_ASK100,
        &wAsk));

    if(bOption == PHPAL_SLI15693_EOF_NEXT_SLOT)
 8017842:	7afb      	ldrb	r3, [r7, #11]
 8017844:	2b00      	cmp	r3, #0
 8017846:	d12a      	bne.n	801789e <phpalSli15693_Sw_SendEof+0xd6>
    {
        if(0U != (wAsk))
 8017848:	8a3b      	ldrh	r3, [r7, #16]
 801784a:	2b00      	cmp	r3, #0
 801784c:	d00d      	beq.n	801786a <phpalSli15693_Sw_SendEof+0xa2>
        {
            if(0U != (pDataParams->bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801784e:	68fb      	ldr	r3, [r7, #12]
 8017850:	7a9b      	ldrb	r3, [r3, #10]
 8017852:	f003 0302 	and.w	r3, r3, #2
 8017856:	2b00      	cmp	r3, #0
 8017858:	d003      	beq.n	8017862 <phpalSli15693_Sw_SendEof+0x9a>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_HIGH_SOF_US;
 801785a:	f44f 73ee 	mov.w	r3, #476	@ 0x1dc
 801785e:	83fb      	strh	r3, [r7, #30]
 8017860:	e010      	b.n	8017884 <phpalSli15693_Sw_SendEof+0xbc>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_LOW_SOF_US;
 8017862:	f240 33a1 	movw	r3, #929	@ 0x3a1
 8017866:	83fb      	strh	r3, [r7, #30]
 8017868:	e00c      	b.n	8017884 <phpalSli15693_Sw_SendEof+0xbc>
            }
        }
        else
        {
            if(0U != (pDataParams->bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801786a:	68fb      	ldr	r3, [r7, #12]
 801786c:	7a9b      	ldrb	r3, [r3, #10]
 801786e:	f003 0302 	and.w	r3, r3, #2
 8017872:	2b00      	cmp	r3, #0
 8017874:	d003      	beq.n	801787e <phpalSli15693_Sw_SendEof+0xb6>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_HIGH_NRT_US;
 8017876:	f241 039c 	movw	r3, #4252	@ 0x109c
 801787a:	83fb      	strh	r3, [r7, #30]
 801787c:	e002      	b.n	8017884 <phpalSli15693_Sw_SendEof+0xbc>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_LOW_NRT_US;
 801787e:	f643 63a1 	movw	r3, #16033	@ 0x3ea1
 8017882:	83fb      	strh	r3, [r7, #30]
            }
        }
        /* Set  timeout. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 8017884:	8bfb      	ldrh	r3, [r7, #30]
 8017886:	461a      	mov	r2, r3
 8017888:	2102      	movs	r1, #2
 801788a:	68f8      	ldr	r0, [r7, #12]
 801788c:	f000 faf8 	bl	8017e80 <phpalSli15693_Sw_SetConfig>
 8017890:	4603      	mov	r3, r0
 8017892:	83bb      	strh	r3, [r7, #28]
 8017894:	8bbb      	ldrh	r3, [r7, #28]
 8017896:	2b00      	cmp	r3, #0
 8017898:	d04b      	beq.n	8017932 <phpalSli15693_Sw_SendEof+0x16a>
 801789a:	8bbb      	ldrh	r3, [r7, #28]
 801789c:	e168      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
            pDataParams,
            PHPAL_SLI15693_CONFIG_TIMEOUT_US,
            wTimeout));
    }
    else if(bOption == PHPAL_SLI15693_EOF_NEXT_SLOT_INV_READ)
 801789e:	7afb      	ldrb	r3, [r7, #11]
 80178a0:	2b01      	cmp	r3, #1
 80178a2:	d12a      	bne.n	80178fa <phpalSli15693_Sw_SendEof+0x132>
    {
        if(0U != (wAsk))
 80178a4:	8a3b      	ldrh	r3, [r7, #16]
 80178a6:	2b00      	cmp	r3, #0
 80178a8:	d00d      	beq.n	80178c6 <phpalSli15693_Sw_SendEof+0xfe>
        {
            if(0U != (pDataParams->bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 80178aa:	68fb      	ldr	r3, [r7, #12]
 80178ac:	7a9b      	ldrb	r3, [r3, #10]
 80178ae:	f003 0302 	and.w	r3, r3, #2
 80178b2:	2b00      	cmp	r3, #0
 80178b4:	d003      	beq.n	80178be <phpalSli15693_Sw_SendEof+0xf6>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTHIGH_SOF_US;
 80178b6:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80178ba:	83fb      	strh	r3, [r7, #30]
 80178bc:	e010      	b.n	80178e0 <phpalSli15693_Sw_SendEof+0x118>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTLOW_SOF_US;
 80178be:	f240 2373 	movw	r3, #627	@ 0x273
 80178c2:	83fb      	strh	r3, [r7, #30]
 80178c4:	e00c      	b.n	80178e0 <phpalSli15693_Sw_SendEof+0x118>
            }
        }
        else
        {
            if(0U != (pDataParams->bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 80178c6:	68fb      	ldr	r3, [r7, #12]
 80178c8:	7a9b      	ldrb	r3, [r3, #10]
 80178ca:	f003 0302 	and.w	r3, r3, #2
 80178ce:	2b00      	cmp	r3, #0
 80178d0:	d003      	beq.n	80178da <phpalSli15693_Sw_SendEof+0x112>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTHIGH_NRT_US;
 80178d2:	f44f 630f 	mov.w	r3, #2288	@ 0x8f0
 80178d6:	83fb      	strh	r3, [r7, #30]
 80178d8:	e002      	b.n	80178e0 <phpalSli15693_Sw_SendEof+0x118>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTLOW_NRT_US;
 80178da:	f641 73f3 	movw	r3, #8179	@ 0x1ff3
 80178de:	83fb      	strh	r3, [r7, #30]
            }
        }

        /* Set  timeout. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 80178e0:	8bfb      	ldrh	r3, [r7, #30]
 80178e2:	461a      	mov	r2, r3
 80178e4:	2102      	movs	r1, #2
 80178e6:	68f8      	ldr	r0, [r7, #12]
 80178e8:	f000 faca 	bl	8017e80 <phpalSli15693_Sw_SetConfig>
 80178ec:	4603      	mov	r3, r0
 80178ee:	83bb      	strh	r3, [r7, #28]
 80178f0:	8bbb      	ldrh	r3, [r7, #28]
 80178f2:	2b00      	cmp	r3, #0
 80178f4:	d01d      	beq.n	8017932 <phpalSli15693_Sw_SendEof+0x16a>
 80178f6:	8bbb      	ldrh	r3, [r7, #28]
 80178f8:	e13a      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
            PHPAL_SLI15693_CONFIG_TIMEOUT_US,
            wTimeout));
    }
    else
    {
        if(pDataParams->bOpeMode == RD_LIB_MODE_NFC)
 80178fa:	68fb      	ldr	r3, [r7, #12]
 80178fc:	7d9b      	ldrb	r3, [r3, #22]
 80178fe:	2b02      	cmp	r3, #2
 8017900:	d10b      	bne.n	801791a <phpalSli15693_Sw_SendEof+0x152>
        {
            /* Set FDT time max2(19.95ms) + Tolerance(Delta) Timeout(50ms). */
            PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 8017902:	2246      	movs	r2, #70	@ 0x46
 8017904:	2103      	movs	r1, #3
 8017906:	68f8      	ldr	r0, [r7, #12]
 8017908:	f000 faba 	bl	8017e80 <phpalSli15693_Sw_SetConfig>
 801790c:	4603      	mov	r3, r0
 801790e:	83bb      	strh	r3, [r7, #28]
 8017910:	8bbb      	ldrh	r3, [r7, #28]
 8017912:	2b00      	cmp	r3, #0
 8017914:	d00d      	beq.n	8017932 <phpalSli15693_Sw_SendEof+0x16a>
 8017916:	8bbb      	ldrh	r3, [r7, #28]
 8017918:	e12a      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
                (((PHPAL_SLI15693_TIMEOUT_MAX2_US + PHPAL_SLI15693_NFC_MODE_TIMEOUT_DELTA_US) / 1000) + ((((PHPAL_SLI15693_TIMEOUT_MAX2_US + PHPAL_SLI15693_NFC_MODE_TIMEOUT_DELTA_US) % 1000) > 500) ? 1 : 0))));
        }
        else
        {
            /* Set FDT time max2(19.95ms) + Tolerance(Delta) Timeout. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 801791a:	2214      	movs	r2, #20
 801791c:	2103      	movs	r1, #3
 801791e:	68f8      	ldr	r0, [r7, #12]
 8017920:	f000 faae 	bl	8017e80 <phpalSli15693_Sw_SetConfig>
 8017924:	4603      	mov	r3, r0
 8017926:	83bb      	strh	r3, [r7, #28]
 8017928:	8bbb      	ldrh	r3, [r7, #28]
 801792a:	2b00      	cmp	r3, #0
 801792c:	d001      	beq.n	8017932 <phpalSli15693_Sw_SendEof+0x16a>
 801792e:	8bbb      	ldrh	r3, [r7, #28]
 8017930:	e11e      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
                (((PHPAL_SLI15693_TIMEOUT_MAX2_US + PHPAL_SLI15693_ISO_MODE_TIMEOUT_DELTA_US) / 1000) + ((((PHPAL_SLI15693_TIMEOUT_MAX2_US + PHPAL_SLI15693_ISO_MODE_TIMEOUT_DELTA_US) % 1000) > 500) ? 1 : 0))));
        }
    }

    /* Disable SOF, so only EOF is sent */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8017932:	68fb      	ldr	r3, [r7, #12]
 8017934:	685b      	ldr	r3, [r3, #4]
 8017936:	2200      	movs	r2, #0
 8017938:	2115      	movs	r1, #21
 801793a:	4618      	mov	r0, r3
 801793c:	f7f6 fd74 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8017940:	4603      	mov	r3, r0
 8017942:	83bb      	strh	r3, [r7, #28]
 8017944:	8bbb      	ldrh	r3, [r7, #28]
 8017946:	2b00      	cmp	r3, #0
 8017948:	d001      	beq.n	801794e <phpalSli15693_Sw_SendEof+0x186>
 801794a:	8bbb      	ldrh	r3, [r7, #28]
 801794c:	e110      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_SYMBOL_START,
        PH_OFF));

    /* Exchange command */
    status = phhalHw_Exchange(
 801794e:	68fb      	ldr	r3, [r7, #12]
 8017950:	6858      	ldr	r0, [r3, #4]
 8017952:	f107 0312 	add.w	r3, r7, #18
 8017956:	9301      	str	r3, [sp, #4]
 8017958:	f107 0314 	add.w	r3, r7, #20
 801795c:	9300      	str	r3, [sp, #0]
 801795e:	2300      	movs	r3, #0
 8017960:	2200      	movs	r2, #0
 8017962:	2100      	movs	r1, #0
 8017964:	f7f6 f9aa 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8017968:	4603      	mov	r3, r0
 801796a:	837b      	strh	r3, [r7, #26]
        0,
        &pResp,
        &wRespLength);

    /* Reset HAL to send SOF and EOF */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801796c:	68fb      	ldr	r3, [r7, #12]
 801796e:	685b      	ldr	r3, [r3, #4]
 8017970:	2205      	movs	r2, #5
 8017972:	2115      	movs	r1, #21
 8017974:	4618      	mov	r0, r3
 8017976:	f7f6 fd57 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801797a:	4603      	mov	r3, r0
 801797c:	83bb      	strh	r3, [r7, #28]
 801797e:	8bbb      	ldrh	r3, [r7, #28]
 8017980:	2b00      	cmp	r3, #0
 8017982:	d001      	beq.n	8017988 <phpalSli15693_Sw_SendEof+0x1c0>
 8017984:	8bbb      	ldrh	r3, [r7, #28]
 8017986:	e0f3      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_SYMBOL_START,
        PHHAL_HW_SYMBOL_I15693_SOF));

    /* Check Success */
    PH_CHECK_SUCCESS(status);
 8017988:	8b7b      	ldrh	r3, [r7, #26]
 801798a:	2b00      	cmp	r3, #0
 801798c:	d001      	beq.n	8017992 <phpalSli15693_Sw_SendEof+0x1ca>
 801798e:	8b7b      	ldrh	r3, [r7, #26]
 8017990:	e0ee      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>

    /* Check RespLength */
    if (wRespLength == 0U)
 8017992:	8a7b      	ldrh	r3, [r7, #18]
 8017994:	2b00      	cmp	r3, #0
 8017996:	d102      	bne.n	801799e <phpalSli15693_Sw_SendEof+0x1d6>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 8017998:	f640 2306 	movw	r3, #2566	@ 0xa06
 801799c:	e0e8      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
    }

    /* check error flag */
    if (0U != (pResp[0] & PHPAL_SLI15693_FLAG_RESP_ERROR))
 801799e:	697b      	ldr	r3, [r7, #20]
 80179a0:	781b      	ldrb	r3, [r3, #0]
 80179a2:	f003 0301 	and.w	r3, r3, #1
 80179a6:	2b00      	cmp	r3, #0
 80179a8:	d00e      	beq.n	80179c8 <phpalSli15693_Sw_SendEof+0x200>
    {
        /* check the length in case of error */
        if (wRespLength != 2U)
 80179aa:	8a7b      	ldrh	r3, [r7, #18]
 80179ac:	2b02      	cmp	r3, #2
 80179ae:	d002      	beq.n	80179b6 <phpalSli15693_Sw_SendEof+0x1ee>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 80179b0:	f640 2306 	movw	r3, #2566	@ 0xa06
 80179b4:	e0dc      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
        }

        pDataParams->wAdditionalInfo = pResp[1];
 80179b6:	697b      	ldr	r3, [r7, #20]
 80179b8:	3301      	adds	r3, #1
 80179ba:	781b      	ldrb	r3, [r3, #0]
 80179bc:	461a      	mov	r2, r3
 80179be:	68fb      	ldr	r3, [r7, #12]
 80179c0:	811a      	strh	r2, [r3, #8]
        return PH_ADD_COMPCODE_FIXED(PHPAL_SLI15693_ERR_ISO15693, PH_COMP_PAL_SLI15693);
 80179c2:	f44f 6328 	mov.w	r3, #2688	@ 0xa80
 80179c6:	e0d3      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
    }

    if (bOption == PHPAL_SLI15693_EOF_NEXT_SLOT)
 80179c8:	7afb      	ldrb	r3, [r7, #11]
 80179ca:	2b00      	cmp	r3, #0
 80179cc:	d13d      	bne.n	8017a4a <phpalSli15693_Sw_SendEof+0x282>
    {
        /* ignore flag byte */
        ++pResp;
 80179ce:	697b      	ldr	r3, [r7, #20]
 80179d0:	3301      	adds	r3, #1
 80179d2:	617b      	str	r3, [r7, #20]
        --wRespLength;
 80179d4:	8a7b      	ldrh	r3, [r7, #18]
 80179d6:	3b01      	subs	r3, #1
 80179d8:	b29b      	uxth	r3, r3
 80179da:	827b      	strh	r3, [r7, #18]

        /* the UID is only returned on a next slot command. */
        if (wRespLength != (1u + PHPAL_SLI15693_UID_LENGTH))
 80179dc:	8a7b      	ldrh	r3, [r7, #18]
 80179de:	2b09      	cmp	r3, #9
 80179e0:	d002      	beq.n	80179e8 <phpalSli15693_Sw_SendEof+0x220>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 80179e2:	f640 2306 	movw	r3, #2566	@ 0xa06
 80179e6:	e0c3      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
        }

        /* wait T2 */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 80179e8:	68fb      	ldr	r3, [r7, #12]
 80179ea:	685b      	ldr	r3, [r3, #4]
 80179ec:	f44f 729b 	mov.w	r2, #310	@ 0x136
 80179f0:	2100      	movs	r1, #0
 80179f2:	4618      	mov	r0, r3
 80179f4:	f7f6 fc5e 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 80179f8:	4603      	mov	r3, r0
 80179fa:	83bb      	strh	r3, [r7, #28]
 80179fc:	8bbb      	ldrh	r3, [r7, #28]
 80179fe:	2b00      	cmp	r3, #0
 8017a00:	d001      	beq.n	8017a06 <phpalSli15693_Sw_SendEof+0x23e>
 8017a02:	8bbb      	ldrh	r3, [r7, #28]
 8017a04:	e0b4      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
            pDataParams->pHalDataParams,
            PHHAL_HW_TIME_MICROSECONDS,
            PHPAL_SLI15693_SW_T2_WAITING_TIME));

        /* Copy the DSFID to the data buffer */
        *pDsfid = pResp[0];
 8017a06:	697b      	ldr	r3, [r7, #20]
 8017a08:	781a      	ldrb	r2, [r3, #0]
 8017a0a:	687b      	ldr	r3, [r7, #4]
 8017a0c:	701a      	strb	r2, [r3, #0]

        /* retrieve the UID */
        (void)memcpy(pDataParams->pUid, &pResp[1], PHPAL_SLI15693_UID_LENGTH);
 8017a0e:	68fb      	ldr	r3, [r7, #12]
 8017a10:	f103 000c 	add.w	r0, r3, #12
 8017a14:	697b      	ldr	r3, [r7, #20]
 8017a16:	3301      	adds	r3, #1
 8017a18:	2208      	movs	r2, #8
 8017a1a:	4619      	mov	r1, r3
 8017a1c:	f007 fab1 	bl	801ef82 <memcpy>
        pDataParams->bUidBitLength = PHPAL_SLI15693_SW_UID_COMPLETE;
 8017a20:	68fb      	ldr	r3, [r7, #12]
 8017a22:	2240      	movs	r2, #64	@ 0x40
 8017a24:	751a      	strb	r2, [r3, #20]

        /* return the UID */
        (void)memcpy(pUid, &pResp[1], PHPAL_SLI15693_UID_LENGTH);
 8017a26:	697b      	ldr	r3, [r7, #20]
 8017a28:	3301      	adds	r3, #1
 8017a2a:	2208      	movs	r2, #8
 8017a2c:	4619      	mov	r1, r3
 8017a2e:	6838      	ldr	r0, [r7, #0]
 8017a30:	f007 faa7 	bl	801ef82 <memcpy>
        *pUidLength = PHPAL_SLI15693_UID_LENGTH;
 8017a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a36:	2208      	movs	r2, #8
 8017a38:	701a      	strb	r2, [r3, #0]

        /* set addressed flag */
        pDataParams->bFlags |= PHPAL_SLI15693_FLAG_ADDRESSED;
 8017a3a:	68fb      	ldr	r3, [r7, #12]
 8017a3c:	7a9b      	ldrb	r3, [r3, #10]
 8017a3e:	f043 0320 	orr.w	r3, r3, #32
 8017a42:	b2da      	uxtb	r2, r3
 8017a44:	68fb      	ldr	r3, [r7, #12]
 8017a46:	729a      	strb	r2, [r3, #10]
 8017a48:	e091      	b.n	8017b6e <phpalSli15693_Sw_SendEof+0x3a6>
    }
    else if (bOption == PHPAL_SLI15693_EOF_NEXT_SLOT_INV_READ)
 8017a4a:	7afb      	ldrb	r3, [r7, #11]
 8017a4c:	2b01      	cmp	r3, #1
 8017a4e:	f040 8088 	bne.w	8017b62 <phpalSli15693_Sw_SendEof+0x39a>
    {
        /* ignore flag byte */
        ++pResp;
 8017a52:	697b      	ldr	r3, [r7, #20]
 8017a54:	3301      	adds	r3, #1
 8017a56:	617b      	str	r3, [r7, #20]
        --wRespLength;
 8017a58:	8a7b      	ldrh	r3, [r7, #18]
 8017a5a:	3b01      	subs	r3, #1
 8017a5c:	b29b      	uxth	r3, r3
 8017a5e:	827b      	strh	r3, [r7, #18]

        /* Option flag is set -> we also received (partial) UID */
        if (0U != (pDataParams->bFlags & PHPAL_SLI15693_FLAG_OPTION))
 8017a60:	68fb      	ldr	r3, [r7, #12]
 8017a62:	7a9b      	ldrb	r3, [r3, #10]
 8017a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017a68:	2b00      	cmp	r3, #0
 8017a6a:	d05b      	beq.n	8017b24 <phpalSli15693_Sw_SendEof+0x35c>
        {
            /* The response length should not be less than the remaining UID */
            bStoredUidLength = pDataParams->bUidBitLength >> 3U;
 8017a6c:	68fb      	ldr	r3, [r7, #12]
 8017a6e:	7d1b      	ldrb	r3, [r3, #20]
 8017a70:	08db      	lsrs	r3, r3, #3
 8017a72:	767b      	strb	r3, [r7, #25]
            *pUidLength = PHPAL_SLI15693_UID_LENGTH - bStoredUidLength;
 8017a74:	7e7b      	ldrb	r3, [r7, #25]
 8017a76:	f1c3 0308 	rsb	r3, r3, #8
 8017a7a:	b2da      	uxtb	r2, r3
 8017a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a7e:	701a      	strb	r2, [r3, #0]
            if (wRespLength < *pUidLength)
 8017a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a82:	781b      	ldrb	r3, [r3, #0]
 8017a84:	461a      	mov	r2, r3
 8017a86:	8a7b      	ldrh	r3, [r7, #18]
 8017a88:	429a      	cmp	r2, r3
 8017a8a:	d902      	bls.n	8017a92 <phpalSli15693_Sw_SendEof+0x2ca>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 8017a8c:	f640 2306 	movw	r3, #2566	@ 0xa06
 8017a90:	e06e      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
            }

            if (bStoredUidLength < PHPAL_SLI15693_UID_LENGTH)
 8017a92:	7e7b      	ldrb	r3, [r7, #25]
 8017a94:	2b07      	cmp	r3, #7
 8017a96:	d837      	bhi.n	8017b08 <phpalSli15693_Sw_SendEof+0x340>
            {
                /* We need to merge the contents of the mask buffer and the received data */
                if (0U != (pDataParams->bUidBitLength % 8U))
 8017a98:	68fb      	ldr	r3, [r7, #12]
 8017a9a:	7d1b      	ldrb	r3, [r3, #20]
 8017a9c:	f003 0307 	and.w	r3, r3, #7
 8017aa0:	b2db      	uxtb	r3, r3
 8017aa2:	2b00      	cmp	r3, #0
 8017aa4:	d01e      	beq.n	8017ae4 <phpalSli15693_Sw_SendEof+0x31c>
                {
                    if (bStoredUidLength < 7U)
 8017aa6:	7e7b      	ldrb	r3, [r7, #25]
 8017aa8:	2b06      	cmp	r3, #6
 8017aaa:	d80d      	bhi.n	8017ac8 <phpalSli15693_Sw_SendEof+0x300>
                    {
                        /* copy the UID bytes we received from the card */
                        (void)memcpy(&(pDataParams->pUid[bStoredUidLength + 1U]), &pResp[1], ((uint32_t)(*pUidLength)-1U));
 8017aac:	7e7b      	ldrb	r3, [r7, #25]
 8017aae:	3301      	adds	r3, #1
 8017ab0:	3308      	adds	r3, #8
 8017ab2:	68fa      	ldr	r2, [r7, #12]
 8017ab4:	4413      	add	r3, r2
 8017ab6:	1d18      	adds	r0, r3, #4
 8017ab8:	697b      	ldr	r3, [r7, #20]
 8017aba:	1c59      	adds	r1, r3, #1
 8017abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017abe:	781b      	ldrb	r3, [r3, #0]
 8017ac0:	3b01      	subs	r3, #1
 8017ac2:	461a      	mov	r2, r3
 8017ac4:	f007 fa5d 	bl	801ef82 <memcpy>
                    }

                    /* merge mask-bits with received bits */
                    pDataParams->pUid[bStoredUidLength] |= pResp[0];
 8017ac8:	7e7b      	ldrb	r3, [r7, #25]
 8017aca:	68fa      	ldr	r2, [r7, #12]
 8017acc:	4413      	add	r3, r2
 8017ace:	7b19      	ldrb	r1, [r3, #12]
 8017ad0:	697b      	ldr	r3, [r7, #20]
 8017ad2:	781a      	ldrb	r2, [r3, #0]
 8017ad4:	7e7b      	ldrb	r3, [r7, #25]
 8017ad6:	430a      	orrs	r2, r1
 8017ad8:	b2d1      	uxtb	r1, r2
 8017ada:	68fa      	ldr	r2, [r7, #12]
 8017adc:	4413      	add	r3, r2
 8017ade:	460a      	mov	r2, r1
 8017ae0:	731a      	strb	r2, [r3, #12]
 8017ae2:	e00a      	b.n	8017afa <phpalSli15693_Sw_SendEof+0x332>
                }
                else
                {
                    /* copy the UID bytes we received from the card */
                    (void)memcpy(&(pDataParams->pUid[bStoredUidLength]), pResp, *pUidLength);
 8017ae4:	7e7b      	ldrb	r3, [r7, #25]
 8017ae6:	3308      	adds	r3, #8
 8017ae8:	68fa      	ldr	r2, [r7, #12]
 8017aea:	4413      	add	r3, r2
 8017aec:	1d18      	adds	r0, r3, #4
 8017aee:	6979      	ldr	r1, [r7, #20]
 8017af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017af2:	781b      	ldrb	r3, [r3, #0]
 8017af4:	461a      	mov	r2, r3
 8017af6:	f007 fa44 	bl	801ef82 <memcpy>
                }

                /* Return the received (partial) UID */
                (void)memcpy(pUid, pResp, *pUidLength);
 8017afa:	6979      	ldr	r1, [r7, #20]
 8017afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017afe:	781b      	ldrb	r3, [r3, #0]
 8017b00:	461a      	mov	r2, r3
 8017b02:	6838      	ldr	r0, [r7, #0]
 8017b04:	f007 fa3d 	bl	801ef82 <memcpy>
            }

            /* UID is now complete */
            pDataParams->bUidBitLength = PHPAL_SLI15693_SW_UID_COMPLETE;
 8017b08:	68fb      	ldr	r3, [r7, #12]
 8017b0a:	2240      	movs	r2, #64	@ 0x40
 8017b0c:	751a      	strb	r2, [r3, #20]

            /* shift pointer and length */
            pResp += *pUidLength;
 8017b0e:	697b      	ldr	r3, [r7, #20]
 8017b10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017b12:	7812      	ldrb	r2, [r2, #0]
 8017b14:	4413      	add	r3, r2
 8017b16:	617b      	str	r3, [r7, #20]
            wRespLength = wRespLength - *pUidLength;
 8017b18:	8a7b      	ldrh	r3, [r7, #18]
 8017b1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017b1c:	7812      	ldrb	r2, [r2, #0]
 8017b1e:	1a9b      	subs	r3, r3, r2
 8017b20:	b29b      	uxth	r3, r3
 8017b22:	827b      	strh	r3, [r7, #18]
        }

        /* copy the received data to the provided buffer */
        (void)memcpy(pData, pResp, wRespLength);
 8017b24:	697b      	ldr	r3, [r7, #20]
 8017b26:	8a7a      	ldrh	r2, [r7, #18]
 8017b28:	4619      	mov	r1, r3
 8017b2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017b2c:	f007 fa29 	bl	801ef82 <memcpy>

        /* the remaining bytes of the response are the data bytes */
        *pDataLength = wRespLength;
 8017b30:	8a7a      	ldrh	r2, [r7, #18]
 8017b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017b34:	801a      	strh	r2, [r3, #0]

        /* set addressed flag */
        pDataParams->bFlags |= PHPAL_SLI15693_FLAG_ADDRESSED;
 8017b36:	68fb      	ldr	r3, [r7, #12]
 8017b38:	7a9b      	ldrb	r3, [r3, #10]
 8017b3a:	f043 0320 	orr.w	r3, r3, #32
 8017b3e:	b2da      	uxtb	r2, r3
 8017b40:	68fb      	ldr	r3, [r7, #12]
 8017b42:	729a      	strb	r2, [r3, #10]

        /* wait T2 */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 8017b44:	68fb      	ldr	r3, [r7, #12]
 8017b46:	685b      	ldr	r3, [r3, #4]
 8017b48:	f44f 729b 	mov.w	r2, #310	@ 0x136
 8017b4c:	2100      	movs	r1, #0
 8017b4e:	4618      	mov	r0, r3
 8017b50:	f7f6 fbb0 	bl	800e2b4 <phhalHw_Pn5180_Wait>
 8017b54:	4603      	mov	r3, r0
 8017b56:	83bb      	strh	r3, [r7, #28]
 8017b58:	8bbb      	ldrh	r3, [r7, #28]
 8017b5a:	2b00      	cmp	r3, #0
 8017b5c:	d007      	beq.n	8017b6e <phpalSli15693_Sw_SendEof+0x3a6>
 8017b5e:	8bbb      	ldrh	r3, [r7, #28]
 8017b60:	e006      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
            PHPAL_SLI15693_SW_T2_WAITING_TIME));
    }
    else
    {
        /* 1 byte is only returned on a eof for a write alike command. */
        if (wRespLength != 1U)
 8017b62:	8a7b      	ldrh	r3, [r7, #18]
 8017b64:	2b01      	cmp	r3, #1
 8017b66:	d002      	beq.n	8017b6e <phpalSli15693_Sw_SendEof+0x3a6>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 8017b68:	f640 2306 	movw	r3, #2566	@ 0xa06
 8017b6c:	e000      	b.n	8017b70 <phpalSli15693_Sw_SendEof+0x3a8>
        }
    }

    return PH_ERR_SUCCESS;
 8017b6e:	2300      	movs	r3, #0
}
 8017b70:	4618      	mov	r0, r3
 8017b72:	3720      	adds	r7, #32
 8017b74:	46bd      	mov	sp, r7
 8017b76:	bd80      	pop	{r7, pc}

08017b78 <phpalSli15693_Sw_Select>:
}

phStatus_t phpalSli15693_Sw_Select(
                                   phpalSli15693_Sw_DataParams_t * pDataParams
                                   )
{
 8017b78:	b580      	push	{r7, lr}
 8017b7a:	b088      	sub	sp, #32
 8017b7c:	af02      	add	r7, sp, #8
 8017b7e:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aCmd[1];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8017b80:	2300      	movs	r3, #0
 8017b82:	613b      	str	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8017b84:	2300      	movs	r3, #0
 8017b86:	81fb      	strh	r3, [r7, #14]

    /* clear selected flag */
    pDataParams->bFlags &= (uint8_t)~(uint8_t)PHPAL_SLI15693_FLAG_SELECTED;
 8017b88:	687b      	ldr	r3, [r7, #4]
 8017b8a:	7a9b      	ldrb	r3, [r3, #10]
 8017b8c:	f023 0310 	bic.w	r3, r3, #16
 8017b90:	b2da      	uxtb	r2, r3
 8017b92:	687b      	ldr	r3, [r7, #4]
 8017b94:	729a      	strb	r2, [r3, #10]

    /* set addressed flag */
    pDataParams->bFlags |= PHPAL_SLI15693_FLAG_ADDRESSED;
 8017b96:	687b      	ldr	r3, [r7, #4]
 8017b98:	7a9b      	ldrb	r3, [r3, #10]
 8017b9a:	f043 0320 	orr.w	r3, r3, #32
 8017b9e:	b2da      	uxtb	r2, r3
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	729a      	strb	r2, [r3, #10]

    /* reset to ready command */
    aCmd[0] = PHPAL_SLI15693_SW_CMD_SELECT;
 8017ba4:	2325      	movs	r3, #37	@ 0x25
 8017ba6:	753b      	strb	r3, [r7, #20]

    /* Set short timeout. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 8017ba8:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8017bac:	2102      	movs	r1, #2
 8017bae:	6878      	ldr	r0, [r7, #4]
 8017bb0:	f000 f966 	bl	8017e80 <phpalSli15693_Sw_SetConfig>
 8017bb4:	4603      	mov	r3, r0
 8017bb6:	82fb      	strh	r3, [r7, #22]
 8017bb8:	8afb      	ldrh	r3, [r7, #22]
 8017bba:	2b00      	cmp	r3, #0
 8017bbc:	d001      	beq.n	8017bc2 <phpalSli15693_Sw_Select+0x4a>
 8017bbe:	8afb      	ldrh	r3, [r7, #22]
 8017bc0:	e028      	b.n	8017c14 <phpalSli15693_Sw_Select+0x9c>
        pDataParams,
        PHPAL_SLI15693_CONFIG_TIMEOUT_US,
        PHPAL_SLI15693_TIMEOUT_SHORT_US));

    /* Exchange command */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_Exchange(
 8017bc2:	f107 0214 	add.w	r2, r7, #20
 8017bc6:	f107 030e 	add.w	r3, r7, #14
 8017bca:	9301      	str	r3, [sp, #4]
 8017bcc:	f107 0310 	add.w	r3, r7, #16
 8017bd0:	9300      	str	r3, [sp, #0]
 8017bd2:	2301      	movs	r3, #1
 8017bd4:	2100      	movs	r1, #0
 8017bd6:	6878      	ldr	r0, [r7, #4]
 8017bd8:	f000 f820 	bl	8017c1c <phpalSli15693_Sw_Exchange>
 8017bdc:	4603      	mov	r3, r0
 8017bde:	82fb      	strh	r3, [r7, #22]
 8017be0:	8afb      	ldrh	r3, [r7, #22]
 8017be2:	2b00      	cmp	r3, #0
 8017be4:	d001      	beq.n	8017bea <phpalSli15693_Sw_Select+0x72>
 8017be6:	8afb      	ldrh	r3, [r7, #22]
 8017be8:	e014      	b.n	8017c14 <phpalSli15693_Sw_Select+0x9c>
        1,
        &pResp,
        &wRespLength));

    /* We shall not receive any data */
    if (wRespLength != 0U)
 8017bea:	89fb      	ldrh	r3, [r7, #14]
 8017bec:	2b00      	cmp	r3, #0
 8017bee:	d002      	beq.n	8017bf6 <phpalSli15693_Sw_Select+0x7e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 8017bf0:	f640 2306 	movw	r3, #2566	@ 0xa06
 8017bf4:	e00e      	b.n	8017c14 <phpalSli15693_Sw_Select+0x9c>
    }

    /* clear addressed flag */
    pDataParams->bFlags &= (uint8_t)~(uint8_t)PHPAL_SLI15693_FLAG_ADDRESSED;
 8017bf6:	687b      	ldr	r3, [r7, #4]
 8017bf8:	7a9b      	ldrb	r3, [r3, #10]
 8017bfa:	f023 0320 	bic.w	r3, r3, #32
 8017bfe:	b2da      	uxtb	r2, r3
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	729a      	strb	r2, [r3, #10]

    /* set selected flag */
    pDataParams->bFlags |= PHPAL_SLI15693_FLAG_SELECTED;
 8017c04:	687b      	ldr	r3, [r7, #4]
 8017c06:	7a9b      	ldrb	r3, [r3, #10]
 8017c08:	f043 0310 	orr.w	r3, r3, #16
 8017c0c:	b2da      	uxtb	r2, r3
 8017c0e:	687b      	ldr	r3, [r7, #4]
 8017c10:	729a      	strb	r2, [r3, #10]

    return PH_ERR_SUCCESS;
 8017c12:	2300      	movs	r3, #0
}
 8017c14:	4618      	mov	r0, r3
 8017c16:	3718      	adds	r7, #24
 8017c18:	46bd      	mov	sp, r7
 8017c1a:	bd80      	pop	{r7, pc}

08017c1c <phpalSli15693_Sw_Exchange>:
                                     uint8_t * pTxBuffer,
                                     uint16_t wTxLength,
                                     uint8_t ** ppRxBuffer,
                                     uint16_t * pRxLength
                                     )
{
 8017c1c:	b580      	push	{r7, lr}
 8017c1e:	b08a      	sub	sp, #40	@ 0x28
 8017c20:	af02      	add	r7, sp, #8
 8017c22:	60f8      	str	r0, [r7, #12]
 8017c24:	607a      	str	r2, [r7, #4]
 8017c26:	461a      	mov	r2, r3
 8017c28:	460b      	mov	r3, r1
 8017c2a:	817b      	strh	r3, [r7, #10]
 8017c2c:	4613      	mov	r3, r2
 8017c2e:	813b      	strh	r3, [r7, #8]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bFirstBlock[3];
    uint16_t    PH_MEMLOC_REM wTransmitLength = 0;
 8017c30:	2300      	movs	r3, #0
 8017c32:	83fb      	strh	r3, [r7, #30]
    uint16_t    PH_MEMLOC_REM RxLength;
    uint8_t *   PH_MEMLOC_REM pRxBuffer = NULL;
 8017c34:	2300      	movs	r3, #0
 8017c36:	613b      	str	r3, [r7, #16]
    /* the frame to exchange looks like the following:
    {optional} [one byte]
    [flags][CMD]{[MFC]}{[UID0] .. [UID3]}[CMDParam(0)] .. [CMDParam(N)] */

    /* Check for valid UID in addressed mode */
    if ((0U == ((pDataParams->bFlags & PHPAL_SLI15693_FLAG_INVENTORY))) && (0U != ((pDataParams->bFlags & PHPAL_SLI15693_FLAG_ADDRESSED))))
 8017c38:	68fb      	ldr	r3, [r7, #12]
 8017c3a:	7a9b      	ldrb	r3, [r3, #10]
 8017c3c:	f003 0304 	and.w	r3, r3, #4
 8017c40:	2b00      	cmp	r3, #0
 8017c42:	d10c      	bne.n	8017c5e <phpalSli15693_Sw_Exchange+0x42>
 8017c44:	68fb      	ldr	r3, [r7, #12]
 8017c46:	7a9b      	ldrb	r3, [r3, #10]
 8017c48:	f003 0320 	and.w	r3, r3, #32
 8017c4c:	2b00      	cmp	r3, #0
 8017c4e:	d006      	beq.n	8017c5e <phpalSli15693_Sw_Exchange+0x42>
    {
        /* Return an error if UID is not valid */
        if (pDataParams->bUidBitLength != PHPAL_SLI15693_SW_UID_COMPLETE)
 8017c50:	68fb      	ldr	r3, [r7, #12]
 8017c52:	7d1b      	ldrb	r3, [r3, #20]
 8017c54:	2b40      	cmp	r3, #64	@ 0x40
 8017c56:	d002      	beq.n	8017c5e <phpalSli15693_Sw_Exchange+0x42>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_PAL_SLI15693);
 8017c58:	f640 2325 	movw	r3, #2597	@ 0xa25
 8017c5c:	e0f0      	b.n	8017e40 <phpalSli15693_Sw_Exchange+0x224>
        }
    }

    /* Check if caller has provided valid RxBuffer */
    if (ppRxBuffer == NULL)
 8017c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017c60:	2b00      	cmp	r3, #0
 8017c62:	d102      	bne.n	8017c6a <phpalSli15693_Sw_Exchange+0x4e>
    {
        ppRxBuffer = &pRxBuffer;
 8017c64:	f107 0310 	add.w	r3, r7, #16
 8017c68:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
    if (pRxLength == NULL)
 8017c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c6c:	2b00      	cmp	r3, #0
 8017c6e:	d102      	bne.n	8017c76 <phpalSli15693_Sw_Exchange+0x5a>
    {
        pRxLength = &RxLength;
 8017c70:	f107 0316 	add.w	r3, r7, #22
 8017c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    if ((0U == ((wOption & PH_EXCHANGE_LEAVE_BUFFER_BIT))))
 8017c76:	897b      	ldrh	r3, [r7, #10]
 8017c78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8017c7c:	2b00      	cmp	r3, #0
 8017c7e:	f040 8086 	bne.w	8017d8e <phpalSli15693_Sw_Exchange+0x172>
    {
        /* This is the first chunk of a command frame. Add the Flags byte and ... */
        bFirstBlock[wTransmitLength++] = pDataParams->bFlags;
 8017c82:	8bfb      	ldrh	r3, [r7, #30]
 8017c84:	1c5a      	adds	r2, r3, #1
 8017c86:	83fa      	strh	r2, [r7, #30]
 8017c88:	4619      	mov	r1, r3
 8017c8a:	68fb      	ldr	r3, [r7, #12]
 8017c8c:	7a9a      	ldrb	r2, [r3, #10]
 8017c8e:	f101 0320 	add.w	r3, r1, #32
 8017c92:	443b      	add	r3, r7
 8017c94:	f803 2c08 	strb.w	r2, [r3, #-8]
        bFirstBlock[wTransmitLength++] = pTxBuffer[0];
 8017c98:	8bfb      	ldrh	r3, [r7, #30]
 8017c9a:	1c5a      	adds	r2, r3, #1
 8017c9c:	83fa      	strh	r2, [r7, #30]
 8017c9e:	4619      	mov	r1, r3
 8017ca0:	687b      	ldr	r3, [r7, #4]
 8017ca2:	781a      	ldrb	r2, [r3, #0]
 8017ca4:	f101 0320 	add.w	r3, r1, #32
 8017ca8:	443b      	add	r3, r7
 8017caa:	f803 2c08 	strb.w	r2, [r3, #-8]

        /* add MFC byte for custom commands */
        if ((pTxBuffer[0] > PHPAL_SLI15693_SW_CUSTOM_CMD_CODE_BEGIN) && (pTxBuffer[0] < PHPAL_SLI15693_SW_CUSTOM_CMD_CODE_END))
 8017cae:	687b      	ldr	r3, [r7, #4]
 8017cb0:	781b      	ldrb	r3, [r3, #0]
 8017cb2:	2b9f      	cmp	r3, #159	@ 0x9f
 8017cb4:	d90f      	bls.n	8017cd6 <phpalSli15693_Sw_Exchange+0xba>
 8017cb6:	687b      	ldr	r3, [r7, #4]
 8017cb8:	781b      	ldrb	r3, [r3, #0]
 8017cba:	2bdf      	cmp	r3, #223	@ 0xdf
 8017cbc:	d80b      	bhi.n	8017cd6 <phpalSli15693_Sw_Exchange+0xba>
        {
            /* if no serial number is valid we assume that we use only NXP tags. */
            bFirstBlock[wTransmitLength++] = pDataParams->bIcMfgCode;
 8017cbe:	8bfb      	ldrh	r3, [r7, #30]
 8017cc0:	1c5a      	adds	r2, r3, #1
 8017cc2:	83fa      	strh	r2, [r7, #30]
 8017cc4:	4619      	mov	r1, r3
 8017cc6:	68fb      	ldr	r3, [r7, #12]
 8017cc8:	7e5a      	ldrb	r2, [r3, #25]
 8017cca:	f101 0320 	add.w	r3, r1, #32
 8017cce:	443b      	add	r3, r7
 8017cd0:	f803 2c08 	strb.w	r2, [r3, #-8]
 8017cd4:	e017      	b.n	8017d06 <phpalSli15693_Sw_Exchange+0xea>
        }
        else
        {
            if((pTxBuffer[0] == PHPAL_SLI15693_SW_CMD_EXTENDED_GET_SYSTEM_INFORMATION)
 8017cd6:	687b      	ldr	r3, [r7, #4]
 8017cd8:	781b      	ldrb	r3, [r3, #0]
 8017cda:	2b3b      	cmp	r3, #59	@ 0x3b
 8017cdc:	d113      	bne.n	8017d06 <phpalSli15693_Sw_Exchange+0xea>
               && (wTxLength > 1U))
 8017cde:	893b      	ldrh	r3, [r7, #8]
 8017ce0:	2b01      	cmp	r3, #1
 8017ce2:	d910      	bls.n	8017d06 <phpalSli15693_Sw_Exchange+0xea>
                *  UID from 3rd Byte whereas rest other commands take UID from 2nd Byte
                *  SOF + FLAGS + COMMAND CODE +  INFO FLAGS  + UID  + CRC + EOF.
                */

               /* Copy Info Flags */
               bFirstBlock[wTransmitLength++] = pTxBuffer[1];
 8017ce4:	8bfb      	ldrh	r3, [r7, #30]
 8017ce6:	1c5a      	adds	r2, r3, #1
 8017ce8:	83fa      	strh	r2, [r7, #30]
 8017cea:	4619      	mov	r1, r3
 8017cec:	687b      	ldr	r3, [r7, #4]
 8017cee:	785a      	ldrb	r2, [r3, #1]
 8017cf0:	f101 0320 	add.w	r3, r1, #32
 8017cf4:	443b      	add	r3, r7
 8017cf6:	f803 2c08 	strb.w	r2, [r3, #-8]

               /* First byte was the command byte */
               ++pTxBuffer;
 8017cfa:	687b      	ldr	r3, [r7, #4]
 8017cfc:	3301      	adds	r3, #1
 8017cfe:	607b      	str	r3, [r7, #4]
               --wTxLength;
 8017d00:	893b      	ldrh	r3, [r7, #8]
 8017d02:	3b01      	subs	r3, #1
 8017d04:	813b      	strh	r3, [r7, #8]
           }
        }

        /* Exchange command */
        /* clear buffer but do not send */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 8017d06:	68fb      	ldr	r3, [r7, #12]
 8017d08:	6858      	ldr	r0, [r3, #4]
 8017d0a:	8bf9      	ldrh	r1, [r7, #30]
 8017d0c:	f107 0218 	add.w	r2, r7, #24
 8017d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d12:	9301      	str	r3, [sp, #4]
 8017d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017d16:	9300      	str	r3, [sp, #0]
 8017d18:	460b      	mov	r3, r1
 8017d1a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8017d1e:	f7f5 ffcd 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8017d22:	4603      	mov	r3, r0
 8017d24:	83bb      	strh	r3, [r7, #28]
 8017d26:	8bbb      	ldrh	r3, [r7, #28]
 8017d28:	2b00      	cmp	r3, #0
 8017d2a:	d001      	beq.n	8017d30 <phpalSli15693_Sw_Exchange+0x114>
 8017d2c:	8bbb      	ldrh	r3, [r7, #28]
 8017d2e:	e087      	b.n	8017e40 <phpalSli15693_Sw_Exchange+0x224>

        /* First set of TxBuffer contains
         *  1. command code + Info Bytes
         *  2. command Code
         */
        ++pTxBuffer;
 8017d30:	687b      	ldr	r3, [r7, #4]
 8017d32:	3301      	adds	r3, #1
 8017d34:	607b      	str	r3, [r7, #4]
        --wTxLength;
 8017d36:	893b      	ldrh	r3, [r7, #8]
 8017d38:	3b01      	subs	r3, #1
 8017d3a:	813b      	strh	r3, [r7, #8]

        /* If we are not waiting any more we can transmit the UID bytes, if necessary. */
        if ((0U == ((pDataParams->bFlags & PHPAL_SLI15693_FLAG_INVENTORY))) && (0U != ((pDataParams->bFlags & PHPAL_SLI15693_FLAG_ADDRESSED))))
 8017d3c:	68fb      	ldr	r3, [r7, #12]
 8017d3e:	7a9b      	ldrb	r3, [r3, #10]
 8017d40:	f003 0304 	and.w	r3, r3, #4
 8017d44:	2b00      	cmp	r3, #0
 8017d46:	d11e      	bne.n	8017d86 <phpalSli15693_Sw_Exchange+0x16a>
 8017d48:	68fb      	ldr	r3, [r7, #12]
 8017d4a:	7a9b      	ldrb	r3, [r3, #10]
 8017d4c:	f003 0320 	and.w	r3, r3, #32
 8017d50:	2b00      	cmp	r3, #0
 8017d52:	d018      	beq.n	8017d86 <phpalSli15693_Sw_Exchange+0x16a>
        {
            if(0U == (pDataParams->bExplicitlyAddressed))
 8017d54:	68fb      	ldr	r3, [r7, #12]
 8017d56:	7d5b      	ldrb	r3, [r3, #21]
 8017d58:	2b00      	cmp	r3, #0
 8017d5a:	d114      	bne.n	8017d86 <phpalSli15693_Sw_Exchange+0x16a>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 8017d5c:	68fb      	ldr	r3, [r7, #12]
 8017d5e:	6858      	ldr	r0, [r3, #4]
 8017d60:	68fb      	ldr	r3, [r7, #12]
 8017d62:	f103 020c 	add.w	r2, r3, #12
 8017d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d68:	9301      	str	r3, [sp, #4]
 8017d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017d6c:	9300      	str	r3, [sp, #0]
 8017d6e:	2308      	movs	r3, #8
 8017d70:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8017d74:	f7f5 ffa2 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8017d78:	4603      	mov	r3, r0
 8017d7a:	83bb      	strh	r3, [r7, #28]
 8017d7c:	8bbb      	ldrh	r3, [r7, #28]
 8017d7e:	2b00      	cmp	r3, #0
 8017d80:	d001      	beq.n	8017d86 <phpalSli15693_Sw_Exchange+0x16a>
 8017d82:	8bbb      	ldrh	r3, [r7, #28]
 8017d84:	e05c      	b.n	8017e40 <phpalSli15693_Sw_Exchange+0x224>
                    pRxLength));
            }
        }

        /* Now we need to keep our buffered contents */
        wOption |= PH_EXCHANGE_LEAVE_BUFFER_BIT;
 8017d86:	897b      	ldrh	r3, [r7, #10]
 8017d88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8017d8c:	817b      	strh	r3, [r7, #10]
    }

    /* Exchange command */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 8017d8e:	68fb      	ldr	r3, [r7, #12]
 8017d90:	6858      	ldr	r0, [r3, #4]
 8017d92:	893a      	ldrh	r2, [r7, #8]
 8017d94:	8979      	ldrh	r1, [r7, #10]
 8017d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d98:	9301      	str	r3, [sp, #4]
 8017d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017d9c:	9300      	str	r3, [sp, #0]
 8017d9e:	4613      	mov	r3, r2
 8017da0:	687a      	ldr	r2, [r7, #4]
 8017da2:	f7f5 ff8b 	bl	800dcbc <phhalHw_Pn5180_Exchange>
 8017da6:	4603      	mov	r3, r0
 8017da8:	83bb      	strh	r3, [r7, #28]
 8017daa:	8bbb      	ldrh	r3, [r7, #28]
 8017dac:	2b00      	cmp	r3, #0
 8017dae:	d001      	beq.n	8017db4 <phpalSli15693_Sw_Exchange+0x198>
 8017db0:	8bbb      	ldrh	r3, [r7, #28]
 8017db2:	e045      	b.n	8017e40 <phpalSli15693_Sw_Exchange+0x224>
        ppRxBuffer,
        pRxLength));

    /* If this was the last (or only) chunk, we shoult have received a response,
    so we extract the Flags byte and check the status */
    if ((0U == ((wOption & PH_EXCHANGE_BUFFERED_BIT))))
 8017db4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8017db8:	2b00      	cmp	r3, #0
 8017dba:	db40      	blt.n	8017e3e <phpalSli15693_Sw_Exchange+0x222>
    {
        /* First Check RespLength*/
        if (*pRxLength == 0U)
 8017dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017dbe:	881b      	ldrh	r3, [r3, #0]
 8017dc0:	2b00      	cmp	r3, #0
 8017dc2:	d102      	bne.n	8017dca <phpalSli15693_Sw_Exchange+0x1ae>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 8017dc4:	f640 2306 	movw	r3, #2566	@ 0xa06
 8017dc8:	e03a      	b.n	8017e40 <phpalSli15693_Sw_Exchange+0x224>
        }

        /*check error flag*/
        pDataParams->bResFlags = 0;
 8017dca:	68fb      	ldr	r3, [r7, #12]
 8017dcc:	2200      	movs	r2, #0
 8017dce:	72da      	strb	r2, [r3, #11]
        if (0U != ((*ppRxBuffer[0]) & PHPAL_SLI15693_FLAG_RESP_ERROR))
 8017dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017dd2:	681b      	ldr	r3, [r3, #0]
 8017dd4:	781b      	ldrb	r3, [r3, #0]
 8017dd6:	f003 0301 	and.w	r3, r3, #1
 8017dda:	2b00      	cmp	r3, #0
 8017ddc:	d019      	beq.n	8017e12 <phpalSli15693_Sw_Exchange+0x1f6>
        {
            pDataParams->bResFlags = PHPAL_SLI15693_FLAG_RESP_ERROR;
 8017dde:	68fb      	ldr	r3, [r7, #12]
 8017de0:	2201      	movs	r2, #1
 8017de2:	72da      	strb	r2, [r3, #11]

            /* check the length in case of error */
            if (*pRxLength != 2U)
 8017de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017de6:	881b      	ldrh	r3, [r3, #0]
 8017de8:	2b02      	cmp	r3, #2
 8017dea:	d002      	beq.n	8017df2 <phpalSli15693_Sw_Exchange+0x1d6>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 8017dec:	f640 2306 	movw	r3, #2566	@ 0xa06
 8017df0:	e026      	b.n	8017e40 <phpalSli15693_Sw_Exchange+0x224>
            }

            /* Copy error code to additional info */
            pDataParams->wAdditionalInfo = (*ppRxBuffer)[1];
 8017df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017df4:	681b      	ldr	r3, [r3, #0]
 8017df6:	3301      	adds	r3, #1
 8017df8:	781b      	ldrb	r3, [r3, #0]
 8017dfa:	461a      	mov	r2, r3
 8017dfc:	68fb      	ldr	r3, [r7, #12]
 8017dfe:	811a      	strh	r2, [r3, #8]

            /* Return empty receive buffer */
            *ppRxBuffer = NULL;
 8017e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017e02:	2200      	movs	r2, #0
 8017e04:	601a      	str	r2, [r3, #0]
            *pRxLength = 0;
 8017e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e08:	2200      	movs	r2, #0
 8017e0a:	801a      	strh	r2, [r3, #0]

            return PH_ADD_COMPCODE_FIXED(PHPAL_SLI15693_ERR_ISO15693, PH_COMP_PAL_SLI15693);
 8017e0c:	f44f 6328 	mov.w	r3, #2688	@ 0xa80
 8017e10:	e016      	b.n	8017e40 <phpalSli15693_Sw_Exchange+0x224>
        }

        /* Copy response flag to additional info */
        pDataParams->wAdditionalInfo = (*ppRxBuffer)[0];
 8017e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017e14:	681b      	ldr	r3, [r3, #0]
 8017e16:	781b      	ldrb	r3, [r3, #0]
 8017e18:	461a      	mov	r2, r3
 8017e1a:	68fb      	ldr	r3, [r7, #12]
 8017e1c:	811a      	strh	r2, [r3, #8]
        pDataParams->bResFlags = (*ppRxBuffer)[0];
 8017e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017e20:	681b      	ldr	r3, [r3, #0]
 8017e22:	781a      	ldrb	r2, [r3, #0]
 8017e24:	68fb      	ldr	r3, [r7, #12]
 8017e26:	72da      	strb	r2, [r3, #11]

        /* adjust pointer and length */
        ++(*ppRxBuffer);
 8017e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017e2a:	681b      	ldr	r3, [r3, #0]
 8017e2c:	1c5a      	adds	r2, r3, #1
 8017e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017e30:	601a      	str	r2, [r3, #0]
        --(*pRxLength);
 8017e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e34:	881b      	ldrh	r3, [r3, #0]
 8017e36:	3b01      	subs	r3, #1
 8017e38:	b29a      	uxth	r2, r3
 8017e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e3c:	801a      	strh	r2, [r3, #0]
    }

    return PH_ERR_SUCCESS;
 8017e3e:	2300      	movs	r3, #0
}
 8017e40:	4618      	mov	r0, r3
 8017e42:	3720      	adds	r7, #32
 8017e44:	46bd      	mov	sp, r7
 8017e46:	bd80      	pop	{r7, pc}

08017e48 <phpalSli15693_Sw_SetSerialNo>:
phStatus_t phpalSli15693_Sw_SetSerialNo(
                                        phpalSli15693_Sw_DataParams_t * pDataParams,
                                        uint8_t * pUid,
                                        uint8_t bUidLength
                                        )
{
 8017e48:	b580      	push	{r7, lr}
 8017e4a:	b084      	sub	sp, #16
 8017e4c:	af00      	add	r7, sp, #0
 8017e4e:	60f8      	str	r0, [r7, #12]
 8017e50:	60b9      	str	r1, [r7, #8]
 8017e52:	4613      	mov	r3, r2
 8017e54:	71fb      	strb	r3, [r7, #7]
    /* Check for valid UID length */
    if(bUidLength != PHPAL_SLI15693_UID_LENGTH)
 8017e56:	79fb      	ldrb	r3, [r7, #7]
 8017e58:	2b08      	cmp	r3, #8
 8017e5a:	d002      	beq.n	8017e62 <phpalSli15693_Sw_SetSerialNo+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 8017e5c:	f640 2321 	movw	r3, #2593	@ 0xa21
 8017e60:	e00a      	b.n	8017e78 <phpalSli15693_Sw_SetSerialNo+0x30>
    }

    /* Copy UID and UID length */
    (void)memcpy(pDataParams->pUid, pUid, PHPAL_SLI15693_UID_LENGTH);
 8017e62:	68fb      	ldr	r3, [r7, #12]
 8017e64:	330c      	adds	r3, #12
 8017e66:	2208      	movs	r2, #8
 8017e68:	68b9      	ldr	r1, [r7, #8]
 8017e6a:	4618      	mov	r0, r3
 8017e6c:	f007 f889 	bl	801ef82 <memcpy>
    pDataParams->bUidBitLength = PHPAL_SLI15693_SW_UID_COMPLETE;
 8017e70:	68fb      	ldr	r3, [r7, #12]
 8017e72:	2240      	movs	r2, #64	@ 0x40
 8017e74:	751a      	strb	r2, [r3, #20]

    return PH_ERR_SUCCESS;
 8017e76:	2300      	movs	r3, #0
}
 8017e78:	4618      	mov	r0, r3
 8017e7a:	3710      	adds	r7, #16
 8017e7c:	46bd      	mov	sp, r7
 8017e7e:	bd80      	pop	{r7, pc}

08017e80 <phpalSli15693_Sw_SetConfig>:
phStatus_t phpalSli15693_Sw_SetConfig(
                                      phpalSli15693_Sw_DataParams_t * pDataParams,
                                      uint16_t wConfig,
                                      uint16_t wValue
                                      )
{
 8017e80:	b580      	push	{r7, lr}
 8017e82:	b084      	sub	sp, #16
 8017e84:	af00      	add	r7, sp, #0
 8017e86:	6078      	str	r0, [r7, #4]
 8017e88:	460b      	mov	r3, r1
 8017e8a:	807b      	strh	r3, [r7, #2]
 8017e8c:	4613      	mov	r3, r2
 8017e8e:	803b      	strh	r3, [r7, #0]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t    PH_MEMLOC_REM wValueOld;

    switch (wConfig)
 8017e90:	887b      	ldrh	r3, [r7, #2]
 8017e92:	2b0a      	cmp	r3, #10
 8017e94:	f200 81b9 	bhi.w	801820a <phpalSli15693_Sw_SetConfig+0x38a>
 8017e98:	a201      	add	r2, pc, #4	@ (adr r2, 8017ea0 <phpalSli15693_Sw_SetConfig+0x20>)
 8017e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e9e:	bf00      	nop
 8017ea0:	08017ecd 	.word	0x08017ecd
 8017ea4:	0801820b 	.word	0x0801820b
 8017ea8:	08017fcb 	.word	0x08017fcb
 8017eac:	08018037 	.word	0x08018037
 8017eb0:	08018103 	.word	0x08018103
 8017eb4:	08018177 	.word	0x08018177
 8017eb8:	0801807d 	.word	0x0801807d
 8017ebc:	080180f9 	.word	0x080180f9
 8017ec0:	080181df 	.word	0x080181df
 8017ec4:	080181f7 	.word	0x080181f7
 8017ec8:	08018201 	.word	0x08018201
    {
    case PHPAL_SLI15693_CONFIG_FLAGS:

        /* Retrieve current subcarrier setting */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 8017ecc:	687b      	ldr	r3, [r7, #4]
 8017ece:	685b      	ldr	r3, [r3, #4]
 8017ed0:	f107 020c 	add.w	r2, r7, #12
 8017ed4:	210f      	movs	r1, #15
 8017ed6:	4618      	mov	r0, r3
 8017ed8:	f7f7 fef4 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8017edc:	4603      	mov	r3, r0
 8017ede:	81fb      	strh	r3, [r7, #14]
 8017ee0:	89fb      	ldrh	r3, [r7, #14]
 8017ee2:	2b00      	cmp	r3, #0
 8017ee4:	d001      	beq.n	8017eea <phpalSli15693_Sw_SetConfig+0x6a>
 8017ee6:	89fb      	ldrh	r3, [r7, #14]
 8017ee8:	e19c      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_SUBCARRIER,
            &wValueOld));

        /* Set dual subcarrier if HAL is not already configured for it */
        if (0U != (wValue & PHPAL_SLI15693_FLAG_TWO_SUB_CARRIERS))
 8017eea:	883b      	ldrh	r3, [r7, #0]
 8017eec:	f003 0301 	and.w	r3, r3, #1
 8017ef0:	2b00      	cmp	r3, #0
 8017ef2:	d017      	beq.n	8017f24 <phpalSli15693_Sw_SetConfig+0xa4>
        {
            /* NFC mode supports only single sub-carrier mode */
            if(pDataParams->bOpeMode == RD_LIB_MODE_NFC)
 8017ef4:	687b      	ldr	r3, [r7, #4]
 8017ef6:	7d9b      	ldrb	r3, [r3, #22]
 8017ef8:	2b02      	cmp	r3, #2
 8017efa:	d102      	bne.n	8017f02 <phpalSli15693_Sw_SetConfig+0x82>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 8017efc:	f640 2321 	movw	r3, #2593	@ 0xa21
 8017f00:	e190      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
            }

            if (wValueOld != PHHAL_HW_SUBCARRIER_DUAL)
 8017f02:	89bb      	ldrh	r3, [r7, #12]
 8017f04:	2b01      	cmp	r3, #1
 8017f06:	d01e      	beq.n	8017f46 <phpalSli15693_Sw_SetConfig+0xc6>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8017f08:	687b      	ldr	r3, [r7, #4]
 8017f0a:	685b      	ldr	r3, [r3, #4]
 8017f0c:	2201      	movs	r2, #1
 8017f0e:	210f      	movs	r1, #15
 8017f10:	4618      	mov	r0, r3
 8017f12:	f7f6 fa89 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8017f16:	4603      	mov	r3, r0
 8017f18:	81fb      	strh	r3, [r7, #14]
 8017f1a:	89fb      	ldrh	r3, [r7, #14]
 8017f1c:	2b00      	cmp	r3, #0
 8017f1e:	d012      	beq.n	8017f46 <phpalSli15693_Sw_SetConfig+0xc6>
 8017f20:	89fb      	ldrh	r3, [r7, #14]
 8017f22:	e17f      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
            }
        }
        /* Set single subcarrier if HAL is not already configured for it */
        else
        {
            if (wValueOld != PHHAL_HW_SUBCARRIER_SINGLE)
 8017f24:	89bb      	ldrh	r3, [r7, #12]
 8017f26:	2b00      	cmp	r3, #0
 8017f28:	d00d      	beq.n	8017f46 <phpalSli15693_Sw_SetConfig+0xc6>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8017f2a:	687b      	ldr	r3, [r7, #4]
 8017f2c:	685b      	ldr	r3, [r3, #4]
 8017f2e:	2200      	movs	r2, #0
 8017f30:	210f      	movs	r1, #15
 8017f32:	4618      	mov	r0, r3
 8017f34:	f7f6 fa78 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8017f38:	4603      	mov	r3, r0
 8017f3a:	81fb      	strh	r3, [r7, #14]
 8017f3c:	89fb      	ldrh	r3, [r7, #14]
 8017f3e:	2b00      	cmp	r3, #0
 8017f40:	d001      	beq.n	8017f46 <phpalSli15693_Sw_SetConfig+0xc6>
 8017f42:	89fb      	ldrh	r3, [r7, #14]
 8017f44:	e16e      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
                    PHHAL_HW_SUBCARRIER_SINGLE));
            }
        }

        /* Retrieve current datarate setting */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 8017f46:	687b      	ldr	r3, [r7, #4]
 8017f48:	685b      	ldr	r3, [r3, #4]
 8017f4a:	f107 020c 	add.w	r2, r7, #12
 8017f4e:	210a      	movs	r1, #10
 8017f50:	4618      	mov	r0, r3
 8017f52:	f7f7 feb7 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8017f56:	4603      	mov	r3, r0
 8017f58:	81fb      	strh	r3, [r7, #14]
 8017f5a:	89fb      	ldrh	r3, [r7, #14]
 8017f5c:	2b00      	cmp	r3, #0
 8017f5e:	d001      	beq.n	8017f64 <phpalSli15693_Sw_SetConfig+0xe4>
 8017f60:	89fb      	ldrh	r3, [r7, #14]
 8017f62:	e15f      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_RXDATARATE_FRAMING,
            &wValueOld));

        /* Set low data rate if HAL is not already configured for it */
        if (0U == (wValue & PHPAL_SLI15693_FLAG_DATA_RATE))
 8017f64:	883b      	ldrh	r3, [r7, #0]
 8017f66:	f003 0302 	and.w	r3, r3, #2
 8017f6a:	2b00      	cmp	r3, #0
 8017f6c:	d117      	bne.n	8017f9e <phpalSli15693_Sw_SetConfig+0x11e>
        {
            /* NFC mode supports only HIGH Data Rate */
            if(pDataParams->bOpeMode == RD_LIB_MODE_NFC)
 8017f6e:	687b      	ldr	r3, [r7, #4]
 8017f70:	7d9b      	ldrb	r3, [r3, #22]
 8017f72:	2b02      	cmp	r3, #2
 8017f74:	d102      	bne.n	8017f7c <phpalSli15693_Sw_SetConfig+0xfc>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 8017f76:	f640 2321 	movw	r3, #2593	@ 0xa21
 8017f7a:	e153      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
            }

            if (wValueOld != PHHAL_HW_RF_RX_DATARATE_LOW)
 8017f7c:	89bb      	ldrh	r3, [r7, #12]
 8017f7e:	2b0c      	cmp	r3, #12
 8017f80:	d01e      	beq.n	8017fc0 <phpalSli15693_Sw_SetConfig+0x140>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8017f82:	687b      	ldr	r3, [r7, #4]
 8017f84:	685b      	ldr	r3, [r3, #4]
 8017f86:	220c      	movs	r2, #12
 8017f88:	210a      	movs	r1, #10
 8017f8a:	4618      	mov	r0, r3
 8017f8c:	f7f6 fa4c 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8017f90:	4603      	mov	r3, r0
 8017f92:	81fb      	strh	r3, [r7, #14]
 8017f94:	89fb      	ldrh	r3, [r7, #14]
 8017f96:	2b00      	cmp	r3, #0
 8017f98:	d012      	beq.n	8017fc0 <phpalSli15693_Sw_SetConfig+0x140>
 8017f9a:	89fb      	ldrh	r3, [r7, #14]
 8017f9c:	e142      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>

        }
        /* Set high data rate if HAL is not already configured for it */
        else
        {
            if (wValueOld != PHHAL_HW_RF_RX_DATARATE_HIGH)
 8017f9e:	89bb      	ldrh	r3, [r7, #12]
 8017fa0:	2b0d      	cmp	r3, #13
 8017fa2:	d00d      	beq.n	8017fc0 <phpalSli15693_Sw_SetConfig+0x140>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8017fa4:	687b      	ldr	r3, [r7, #4]
 8017fa6:	685b      	ldr	r3, [r3, #4]
 8017fa8:	220d      	movs	r2, #13
 8017faa:	210a      	movs	r1, #10
 8017fac:	4618      	mov	r0, r3
 8017fae:	f7f6 fa3b 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8017fb2:	4603      	mov	r3, r0
 8017fb4:	81fb      	strh	r3, [r7, #14]
 8017fb6:	89fb      	ldrh	r3, [r7, #14]
 8017fb8:	2b00      	cmp	r3, #0
 8017fba:	d001      	beq.n	8017fc0 <phpalSli15693_Sw_SetConfig+0x140>
 8017fbc:	89fb      	ldrh	r3, [r7, #14]
 8017fbe:	e131      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
                    PHHAL_HW_RF_RX_DATARATE_HIGH));
            }
        }

        /* retrieve flags */
        pDataParams->bFlags = (uint8_t)wValue;
 8017fc0:	883b      	ldrh	r3, [r7, #0]
 8017fc2:	b2da      	uxtb	r2, r3
 8017fc4:	687b      	ldr	r3, [r7, #4]
 8017fc6:	729a      	strb	r2, [r3, #10]

        break;
 8017fc8:	e12b      	b.n	8018222 <phpalSli15693_Sw_SetConfig+0x3a2>

    case PHPAL_SLI15693_CONFIG_TIMEOUT_US:

        if (((uint32_t)wValue + PHPAL_SLI15693_SW_EXT_TIME_US) > 0xFFFFU)
 8017fca:	883b      	ldrh	r3, [r7, #0]
 8017fcc:	333c      	adds	r3, #60	@ 0x3c
 8017fce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017fd2:	d302      	bcc.n	8017fda <phpalSli15693_Sw_SetConfig+0x15a>
        {
            /* Return error */
            /* Maximum allowed value is 0xFFC3 (0xFFFF - PHPAL_SLI15693_SW_EXT_TIME_US) */
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_PAL_SLI15693);
 8017fd4:	f640 2322 	movw	r3, #2594	@ 0xa22
 8017fd8:	e124      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
        }

        /* Extend timeout a little */
        wValue += PHPAL_SLI15693_SW_EXT_TIME_US;
 8017fda:	883b      	ldrh	r3, [r7, #0]
 8017fdc:	333c      	adds	r3, #60	@ 0x3c
 8017fde:	803b      	strh	r3, [r7, #0]

        /* Retrieve current timeout */
        statusTmp = phhalHw_GetConfig(
 8017fe0:	687b      	ldr	r3, [r7, #4]
 8017fe2:	685b      	ldr	r3, [r3, #4]
 8017fe4:	f107 020c 	add.w	r2, r7, #12
 8017fe8:	210d      	movs	r1, #13
 8017fea:	4618      	mov	r0, r3
 8017fec:	f7f7 fe6a 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8017ff0:	4603      	mov	r3, r0
 8017ff2:	81fb      	strh	r3, [r7, #14]
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
            &wValueOld);

        /* Set the new timeout */
        if ((((statusTmp & PH_ERR_MASK) == PH_ERR_SUCCESS) && (wValue != wValueOld)) ||
 8017ff4:	89fb      	ldrh	r3, [r7, #14]
 8017ff6:	b2db      	uxtb	r3, r3
 8017ff8:	2b00      	cmp	r3, #0
 8017ffa:	d103      	bne.n	8018004 <phpalSli15693_Sw_SetConfig+0x184>
 8017ffc:	89bb      	ldrh	r3, [r7, #12]
 8017ffe:	883a      	ldrh	r2, [r7, #0]
 8018000:	429a      	cmp	r2, r3
 8018002:	d103      	bne.n	801800c <phpalSli15693_Sw_SetConfig+0x18c>
            ((statusTmp & PH_ERR_MASK) == PH_ERR_PARAMETER_OVERFLOW))
 8018004:	89fb      	ldrh	r3, [r7, #14]
 8018006:	b2db      	uxtb	r3, r3
        if ((((statusTmp & PH_ERR_MASK) == PH_ERR_SUCCESS) && (wValue != wValueOld)) ||
 8018008:	2b22      	cmp	r3, #34	@ 0x22
 801800a:	d10d      	bne.n	8018028 <phpalSli15693_Sw_SetConfig+0x1a8>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801800c:	687b      	ldr	r3, [r7, #4]
 801800e:	685b      	ldr	r3, [r3, #4]
 8018010:	883a      	ldrh	r2, [r7, #0]
 8018012:	210d      	movs	r1, #13
 8018014:	4618      	mov	r0, r3
 8018016:	f7f6 fa07 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801801a:	4603      	mov	r3, r0
 801801c:	81fb      	strh	r3, [r7, #14]
 801801e:	89fb      	ldrh	r3, [r7, #14]
 8018020:	2b00      	cmp	r3, #0
 8018022:	d007      	beq.n	8018034 <phpalSli15693_Sw_SetConfig+0x1b4>
 8018024:	89fb      	ldrh	r3, [r7, #14]
 8018026:	e0fd      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
                wValue));
        }
        else
        {
            /* Return error if the error is other than PH_ERR_PARAMETER_OVERFLOW */
            PH_CHECK_SUCCESS(statusTmp);
 8018028:	89fb      	ldrh	r3, [r7, #14]
 801802a:	2b00      	cmp	r3, #0
 801802c:	f000 80f0 	beq.w	8018210 <phpalSli15693_Sw_SetConfig+0x390>
 8018030:	89fb      	ldrh	r3, [r7, #14]
 8018032:	e0f7      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
        }
        break;
 8018034:	e0ec      	b.n	8018210 <phpalSli15693_Sw_SetConfig+0x390>

    case PHPAL_SLI15693_CONFIG_TIMEOUT_MS:

        /* Retrieve current timeout */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 8018036:	687b      	ldr	r3, [r7, #4]
 8018038:	685b      	ldr	r3, [r3, #4]
 801803a:	f107 020c 	add.w	r2, r7, #12
 801803e:	210e      	movs	r1, #14
 8018040:	4618      	mov	r0, r3
 8018042:	f7f7 fe3f 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8018046:	4603      	mov	r3, r0
 8018048:	81fb      	strh	r3, [r7, #14]
 801804a:	89fb      	ldrh	r3, [r7, #14]
 801804c:	2b00      	cmp	r3, #0
 801804e:	d001      	beq.n	8018054 <phpalSli15693_Sw_SetConfig+0x1d4>
 8018050:	89fb      	ldrh	r3, [r7, #14]
 8018052:	e0e7      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
            &wValueOld));

        /* Set the new timeout */
        if (wValue != wValueOld)
 8018054:	89bb      	ldrh	r3, [r7, #12]
 8018056:	883a      	ldrh	r2, [r7, #0]
 8018058:	429a      	cmp	r2, r3
 801805a:	f000 80db 	beq.w	8018214 <phpalSli15693_Sw_SetConfig+0x394>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801805e:	687b      	ldr	r3, [r7, #4]
 8018060:	685b      	ldr	r3, [r3, #4]
 8018062:	883a      	ldrh	r2, [r7, #0]
 8018064:	210e      	movs	r1, #14
 8018066:	4618      	mov	r0, r3
 8018068:	f7f6 f9de 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801806c:	4603      	mov	r3, r0
 801806e:	81fb      	strh	r3, [r7, #14]
 8018070:	89fb      	ldrh	r3, [r7, #14]
 8018072:	2b00      	cmp	r3, #0
 8018074:	f000 80ce 	beq.w	8018214 <phpalSli15693_Sw_SetConfig+0x394>
 8018078:	89fb      	ldrh	r3, [r7, #14]
 801807a:	e0d3      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
        }
        break;

    case PHPAL_SLI15693_CONFIG_T1_PARAMETER:

        if((wValue != PHPAL_SLI15693_TIMEOUT_SHORT_US) && (pDataParams->bOpeMode == RD_LIB_MODE_NFC))
 801807c:	883b      	ldrh	r3, [r7, #0]
 801807e:	f5b3 7fa2 	cmp.w	r3, #324	@ 0x144
 8018082:	d006      	beq.n	8018092 <phpalSli15693_Sw_SetConfig+0x212>
 8018084:	687b      	ldr	r3, [r7, #4]
 8018086:	7d9b      	ldrb	r3, [r3, #22]
 8018088:	2b02      	cmp	r3, #2
 801808a:	d102      	bne.n	8018092 <phpalSli15693_Sw_SetConfig+0x212>
        {
            return PH_ADD_COMPCODE(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801808c:	f640 2321 	movw	r3, #2593	@ 0xa21
 8018090:	e0c8      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
        }

        /* Retrieve current T1 Value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 8018092:	687b      	ldr	r3, [r7, #4]
 8018094:	685b      	ldr	r3, [r3, #4]
 8018096:	f107 020c 	add.w	r2, r7, #12
 801809a:	210d      	movs	r1, #13
 801809c:	4618      	mov	r0, r3
 801809e:	f7f7 fe11 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 80180a2:	4603      	mov	r3, r0
 80180a4:	81fb      	strh	r3, [r7, #14]
 80180a6:	89fb      	ldrh	r3, [r7, #14]
 80180a8:	2b00      	cmp	r3, #0
 80180aa:	d001      	beq.n	80180b0 <phpalSli15693_Sw_SetConfig+0x230>
 80180ac:	89fb      	ldrh	r3, [r7, #14]
 80180ae:	e0b9      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
            &wValueOld));

        /* Set the new T1 Value */
        if (wValue != wValueOld)
 80180b0:	89bb      	ldrh	r3, [r7, #12]
 80180b2:	883a      	ldrh	r2, [r7, #0]
 80180b4:	429a      	cmp	r2, r3
 80180b6:	f000 80af 	beq.w	8018218 <phpalSli15693_Sw_SetConfig+0x398>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80180ba:	687b      	ldr	r3, [r7, #4]
 80180bc:	6858      	ldr	r0, [r3, #4]
 80180be:	883b      	ldrh	r3, [r7, #0]
 80180c0:	3b0a      	subs	r3, #10
 80180c2:	b29b      	uxth	r3, r3
 80180c4:	461a      	mov	r2, r3
 80180c6:	2106      	movs	r1, #6
 80180c8:	f7f6 f9ae 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80180cc:	4603      	mov	r3, r0
 80180ce:	81fb      	strh	r3, [r7, #14]
 80180d0:	89fb      	ldrh	r3, [r7, #14]
 80180d2:	2b00      	cmp	r3, #0
 80180d4:	d001      	beq.n	80180da <phpalSli15693_Sw_SetConfig+0x25a>
 80180d6:	89fb      	ldrh	r3, [r7, #14]
 80180d8:	e0a4      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
                pDataParams->pHalDataParams,
                PHHAL_HW_CONFIG_RXWAIT_US,
                (wValue - 10U)));

            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80180da:	687b      	ldr	r3, [r7, #4]
 80180dc:	685b      	ldr	r3, [r3, #4]
 80180de:	883a      	ldrh	r2, [r7, #0]
 80180e0:	210d      	movs	r1, #13
 80180e2:	4618      	mov	r0, r3
 80180e4:	f7f6 f9a0 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80180e8:	4603      	mov	r3, r0
 80180ea:	81fb      	strh	r3, [r7, #14]
 80180ec:	89fb      	ldrh	r3, [r7, #14]
 80180ee:	2b00      	cmp	r3, #0
 80180f0:	f000 8092 	beq.w	8018218 <phpalSli15693_Sw_SetConfig+0x398>
 80180f4:	89fb      	ldrh	r3, [r7, #14]
 80180f6:	e095      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
                wValue));
        }
        break;

    case PHPAL_SLI15693_CONFIG_ENABLE_BUFFERING:
        pDataParams->bBuffering = (uint8_t)wValue;
 80180f8:	883b      	ldrh	r3, [r7, #0]
 80180fa:	b2da      	uxtb	r2, r3
 80180fc:	687b      	ldr	r3, [r7, #4]
 80180fe:	75da      	strb	r2, [r3, #23]
        break;
 8018100:	e08f      	b.n	8018222 <phpalSli15693_Sw_SetConfig+0x3a2>

    case PHPAL_SLI15693_CONFIG_TXDATARATE:

        if((pDataParams->bOpeMode == RD_LIB_MODE_NFC) && (wValue != PHPAL_SLI15693_26KBPS_DATARATE ))
 8018102:	687b      	ldr	r3, [r7, #4]
 8018104:	7d9b      	ldrb	r3, [r3, #22]
 8018106:	2b02      	cmp	r3, #2
 8018108:	d105      	bne.n	8018116 <phpalSli15693_Sw_SetConfig+0x296>
 801810a:	883b      	ldrh	r3, [r7, #0]
 801810c:	2b1a      	cmp	r3, #26
 801810e:	d002      	beq.n	8018116 <phpalSli15693_Sw_SetConfig+0x296>
        {
            return PH_ADD_COMPCODE(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 8018110:	f640 2321 	movw	r3, #2593	@ 0xa21
 8018114:	e086      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
        }

        if(wValue > PHPAL_SLI15693_212KBPS_DATARATE)
 8018116:	883b      	ldrh	r3, [r7, #0]
 8018118:	2b1d      	cmp	r3, #29
 801811a:	d902      	bls.n	8018122 <phpalSli15693_Sw_SetConfig+0x2a2>
        {
            return PH_ADD_COMPCODE(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_SLI15693);
 801811c:	f640 2323 	movw	r3, #2595	@ 0xa23
 8018120:	e080      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
        }

        switch(wValue)
 8018122:	883b      	ldrh	r3, [r7, #0]
 8018124:	3b1a      	subs	r3, #26
 8018126:	2b03      	cmp	r3, #3
 8018128:	d816      	bhi.n	8018158 <phpalSli15693_Sw_SetConfig+0x2d8>
 801812a:	a201      	add	r2, pc, #4	@ (adr r2, 8018130 <phpalSli15693_Sw_SetConfig+0x2b0>)
 801812c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018130:	08018141 	.word	0x08018141
 8018134:	08018147 	.word	0x08018147
 8018138:	0801814d 	.word	0x0801814d
 801813c:	08018153 	.word	0x08018153
        {
        case PHPAL_SLI15693_26KBPS_DATARATE:
            wValue = PHHAL_HW_RF_TX_DATARATE_1_OUT_OF_4;
 8018140:	230b      	movs	r3, #11
 8018142:	803b      	strh	r3, [r7, #0]
            break;
 8018144:	e009      	b.n	801815a <phpalSli15693_Sw_SetConfig+0x2da>
        case PHPAL_SLI15693_53KBPS_DATARATE:
            wValue =  PHHAL_HW_RF_I15693_53KBPS_DATARATE;
 8018146:	231b      	movs	r3, #27
 8018148:	803b      	strh	r3, [r7, #0]
            break;
 801814a:	e006      	b.n	801815a <phpalSli15693_Sw_SetConfig+0x2da>
        case PHPAL_SLI15693_106KBPS_DATARATE:
            wValue = PHHAL_HW_RF_DATARATE_106;
 801814c:	2300      	movs	r3, #0
 801814e:	803b      	strh	r3, [r7, #0]
            break;
 8018150:	e003      	b.n	801815a <phpalSli15693_Sw_SetConfig+0x2da>
        case PHPAL_SLI15693_212KBPS_DATARATE:
            wValue = PHHAL_HW_RF_DATARATE_212;
 8018152:	2301      	movs	r3, #1
 8018154:	803b      	strh	r3, [r7, #0]
            break;
 8018156:	e000      	b.n	801815a <phpalSli15693_Sw_SetConfig+0x2da>
        default:
            break;
 8018158:	bf00      	nop
        }

        /* Set the new TX data rate */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801815a:	687b      	ldr	r3, [r7, #4]
 801815c:	685b      	ldr	r3, [r3, #4]
 801815e:	883a      	ldrh	r2, [r7, #0]
 8018160:	2109      	movs	r1, #9
 8018162:	4618      	mov	r0, r3
 8018164:	f7f6 f960 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8018168:	4603      	mov	r3, r0
 801816a:	81fb      	strh	r3, [r7, #14]
 801816c:	89fb      	ldrh	r3, [r7, #14]
 801816e:	2b00      	cmp	r3, #0
 8018170:	d054      	beq.n	801821c <phpalSli15693_Sw_SetConfig+0x39c>
 8018172:	89fb      	ldrh	r3, [r7, #14]
 8018174:	e056      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>

        break;

    case PHPAL_SLI15693_CONFIG_RXDATARATE:

        if((pDataParams->bOpeMode == RD_LIB_MODE_NFC) && (wValue != PHPAL_SLI15693_26KBPS_DATARATE))
 8018176:	687b      	ldr	r3, [r7, #4]
 8018178:	7d9b      	ldrb	r3, [r3, #22]
 801817a:	2b02      	cmp	r3, #2
 801817c:	d105      	bne.n	801818a <phpalSli15693_Sw_SetConfig+0x30a>
 801817e:	883b      	ldrh	r3, [r7, #0]
 8018180:	2b1a      	cmp	r3, #26
 8018182:	d002      	beq.n	801818a <phpalSli15693_Sw_SetConfig+0x30a>
        {
            return PH_ADD_COMPCODE(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 8018184:	f640 2321 	movw	r3, #2593	@ 0xa21
 8018188:	e04c      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
        }

        switch(wValue)
 801818a:	883b      	ldrh	r3, [r7, #0]
 801818c:	3b1a      	subs	r3, #26
 801818e:	2b03      	cmp	r3, #3
 8018190:	d816      	bhi.n	80181c0 <phpalSli15693_Sw_SetConfig+0x340>
 8018192:	a201      	add	r2, pc, #4	@ (adr r2, 8018198 <phpalSli15693_Sw_SetConfig+0x318>)
 8018194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018198:	080181a9 	.word	0x080181a9
 801819c:	080181af 	.word	0x080181af
 80181a0:	080181b5 	.word	0x080181b5
 80181a4:	080181bb 	.word	0x080181bb
        {
        case PHPAL_SLI15693_26KBPS_DATARATE:
            wValue = PHHAL_HW_RF_RX_DATARATE_HIGH;
 80181a8:	230d      	movs	r3, #13
 80181aa:	803b      	strh	r3, [r7, #0]
            break;
 80181ac:	e009      	b.n	80181c2 <phpalSli15693_Sw_SetConfig+0x342>
        case PHPAL_SLI15693_53KBPS_DATARATE:
            wValue = PHHAL_HW_RF_RX_DATARATE_FAST_HIGH;
 80181ae:	230f      	movs	r3, #15
 80181b0:	803b      	strh	r3, [r7, #0]
            break;
 80181b2:	e006      	b.n	80181c2 <phpalSli15693_Sw_SetConfig+0x342>
        case PHPAL_SLI15693_106KBPS_DATARATE:
            wValue = PHHAL_HW_RF_DATARATE_106;
 80181b4:	2300      	movs	r3, #0
 80181b6:	803b      	strh	r3, [r7, #0]
            break;
 80181b8:	e003      	b.n	80181c2 <phpalSli15693_Sw_SetConfig+0x342>
        case PHPAL_SLI15693_212KBPS_DATARATE:
            wValue = PHHAL_HW_RF_DATARATE_212;
 80181ba:	2301      	movs	r3, #1
 80181bc:	803b      	strh	r3, [r7, #0]
            break;
 80181be:	e000      	b.n	80181c2 <phpalSli15693_Sw_SetConfig+0x342>
        default:
            break;
 80181c0:	bf00      	nop
        }

        /* Set the new RX data rate */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80181c2:	687b      	ldr	r3, [r7, #4]
 80181c4:	685b      	ldr	r3, [r3, #4]
 80181c6:	883a      	ldrh	r2, [r7, #0]
 80181c8:	210a      	movs	r1, #10
 80181ca:	4618      	mov	r0, r3
 80181cc:	f7f6 f92c 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 80181d0:	4603      	mov	r3, r0
 80181d2:	81fb      	strh	r3, [r7, #14]
 80181d4:	89fb      	ldrh	r3, [r7, #14]
 80181d6:	2b00      	cmp	r3, #0
 80181d8:	d022      	beq.n	8018220 <phpalSli15693_Sw_SetConfig+0x3a0>
 80181da:	89fb      	ldrh	r3, [r7, #14]
 80181dc:	e022      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
            wValue));

        break;

    case PHPAL_SLI15693_CONFIG_MAXRETRYCOUNT:
            if(pDataParams->bMaxRetryCount > PHPAL_SLI15693_SW_RETRYCOUNT_MAX)
 80181de:	687b      	ldr	r3, [r7, #4]
 80181e0:	7e1b      	ldrb	r3, [r3, #24]
 80181e2:	2b05      	cmp	r3, #5
 80181e4:	d902      	bls.n	80181ec <phpalSli15693_Sw_SetConfig+0x36c>
            {
                return PH_ADD_COMPCODE(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 80181e6:	f640 2321 	movw	r3, #2593	@ 0xa21
 80181ea:	e01b      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
            }
            pDataParams->bMaxRetryCount = (uint8_t)wValue;
 80181ec:	883b      	ldrh	r3, [r7, #0]
 80181ee:	b2da      	uxtb	r2, r3
 80181f0:	687b      	ldr	r3, [r7, #4]
 80181f2:	761a      	strb	r2, [r3, #24]
            break;
 80181f4:	e015      	b.n	8018222 <phpalSli15693_Sw_SetConfig+0x3a2>

    case PHPAL_SLI15693_CONFIG_ICMFGCODE:
            pDataParams->bIcMfgCode = (uint8_t)wValue;
 80181f6:	883b      	ldrh	r3, [r7, #0]
 80181f8:	b2da      	uxtb	r2, r3
 80181fa:	687b      	ldr	r3, [r7, #4]
 80181fc:	765a      	strb	r2, [r3, #25]
            break;
 80181fe:	e010      	b.n	8018222 <phpalSli15693_Sw_SetConfig+0x3a2>

    case PHPAL_SLI15693_CONFIG_OPE_MODE:
            pDataParams->bOpeMode = (uint8_t)wValue;
 8018200:	883b      	ldrh	r3, [r7, #0]
 8018202:	b2da      	uxtb	r2, r3
 8018204:	687b      	ldr	r3, [r7, #4]
 8018206:	759a      	strb	r2, [r3, #22]
            break;
 8018208:	e00b      	b.n	8018222 <phpalSli15693_Sw_SetConfig+0x3a2>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_SLI15693);
 801820a:	f640 2323 	movw	r3, #2595	@ 0xa23
 801820e:	e009      	b.n	8018224 <phpalSli15693_Sw_SetConfig+0x3a4>
        break;
 8018210:	bf00      	nop
 8018212:	e006      	b.n	8018222 <phpalSli15693_Sw_SetConfig+0x3a2>
        break;
 8018214:	bf00      	nop
 8018216:	e004      	b.n	8018222 <phpalSli15693_Sw_SetConfig+0x3a2>
        break;
 8018218:	bf00      	nop
 801821a:	e002      	b.n	8018222 <phpalSli15693_Sw_SetConfig+0x3a2>
        break;
 801821c:	bf00      	nop
 801821e:	e000      	b.n	8018222 <phpalSli15693_Sw_SetConfig+0x3a2>
        break;
 8018220:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 8018222:	2300      	movs	r3, #0
}
 8018224:	4618      	mov	r0, r3
 8018226:	3710      	adds	r7, #16
 8018228:	46bd      	mov	sp, r7
 801822a:	bd80      	pop	{r7, pc}

0801822c <phpalSli15693_Sw_GetConfig>:
phStatus_t phpalSli15693_Sw_GetConfig(
                                      phpalSli15693_Sw_DataParams_t * pDataParams,
                                      uint16_t wConfig,
                                      uint16_t * pValue
                                      )
{
 801822c:	b580      	push	{r7, lr}
 801822e:	b086      	sub	sp, #24
 8018230:	af00      	add	r7, sp, #0
 8018232:	60f8      	str	r0, [r7, #12]
 8018234:	460b      	mov	r3, r1
 8018236:	607a      	str	r2, [r7, #4]
 8018238:	817b      	strh	r3, [r7, #10]
    phStatus_t PH_MEMLOC_REM statusTmp;

    switch (wConfig)
 801823a:	897b      	ldrh	r3, [r7, #10]
 801823c:	2b0a      	cmp	r3, #10
 801823e:	f200 8115 	bhi.w	801846c <phpalSli15693_Sw_GetConfig+0x240>
 8018242:	a201      	add	r2, pc, #4	@ (adr r2, 8018248 <phpalSli15693_Sw_GetConfig+0x1c>)
 8018244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018248:	08018275 	.word	0x08018275
 801824c:	08018281 	.word	0x08018281
 8018250:	0801828b 	.word	0x0801828b
 8018254:	080182b5 	.word	0x080182b5
 8018258:	080182d3 	.word	0x080182d3
 801825c:	08018391 	.word	0x08018391
 8018260:	08018421 	.word	0x08018421
 8018264:	0801843d 	.word	0x0801843d
 8018268:	08018449 	.word	0x08018449
 801826c:	08018455 	.word	0x08018455
 8018270:	08018461 	.word	0x08018461
    {
    case PHPAL_SLI15693_CONFIG_FLAGS:
        *pValue = pDataParams->bFlags;
 8018274:	68fb      	ldr	r3, [r7, #12]
 8018276:	7a9b      	ldrb	r3, [r3, #10]
 8018278:	461a      	mov	r2, r3
 801827a:	687b      	ldr	r3, [r7, #4]
 801827c:	801a      	strh	r2, [r3, #0]
        break;
 801827e:	e0fb      	b.n	8018478 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_ADD_INFO:
        *pValue = pDataParams->wAdditionalInfo;
 8018280:	68fb      	ldr	r3, [r7, #12]
 8018282:	891a      	ldrh	r2, [r3, #8]
 8018284:	687b      	ldr	r3, [r7, #4]
 8018286:	801a      	strh	r2, [r3, #0]
        break;
 8018288:	e0f6      	b.n	8018478 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_TIMEOUT_US:
        /* Get HAL timeout value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801828a:	68fb      	ldr	r3, [r7, #12]
 801828c:	685b      	ldr	r3, [r3, #4]
 801828e:	687a      	ldr	r2, [r7, #4]
 8018290:	210d      	movs	r1, #13
 8018292:	4618      	mov	r0, r3
 8018294:	f7f7 fd16 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 8018298:	4603      	mov	r3, r0
 801829a:	82fb      	strh	r3, [r7, #22]
 801829c:	8afb      	ldrh	r3, [r7, #22]
 801829e:	2b00      	cmp	r3, #0
 80182a0:	d001      	beq.n	80182a6 <phpalSli15693_Sw_GetConfig+0x7a>
 80182a2:	8afb      	ldrh	r3, [r7, #22]
 80182a4:	e0e9      	b.n	801847a <phpalSli15693_Sw_GetConfig+0x24e>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
            pValue));

        /* Remove timeout extension */
        *pValue -= PHPAL_SLI15693_SW_EXT_TIME_US;
 80182a6:	687b      	ldr	r3, [r7, #4]
 80182a8:	881b      	ldrh	r3, [r3, #0]
 80182aa:	3b3c      	subs	r3, #60	@ 0x3c
 80182ac:	b29a      	uxth	r2, r3
 80182ae:	687b      	ldr	r3, [r7, #4]
 80182b0:	801a      	strh	r2, [r3, #0]
        break;
 80182b2:	e0e1      	b.n	8018478 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_TIMEOUT_MS:
        /* Get HAL timeout value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 80182b4:	68fb      	ldr	r3, [r7, #12]
 80182b6:	685b      	ldr	r3, [r3, #4]
 80182b8:	687a      	ldr	r2, [r7, #4]
 80182ba:	210e      	movs	r1, #14
 80182bc:	4618      	mov	r0, r3
 80182be:	f7f7 fd01 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 80182c2:	4603      	mov	r3, r0
 80182c4:	82fb      	strh	r3, [r7, #22]
 80182c6:	8afb      	ldrh	r3, [r7, #22]
 80182c8:	2b00      	cmp	r3, #0
 80182ca:	f000 80d2 	beq.w	8018472 <phpalSli15693_Sw_GetConfig+0x246>
 80182ce:	8afb      	ldrh	r3, [r7, #22]
 80182d0:	e0d3      	b.n	801847a <phpalSli15693_Sw_GetConfig+0x24e>

        break;

    case PHPAL_SLI15693_CONFIG_TXDATARATE:
        /* Get HAL Tx Data Rate value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 80182d2:	68fb      	ldr	r3, [r7, #12]
 80182d4:	685b      	ldr	r3, [r3, #4]
 80182d6:	687a      	ldr	r2, [r7, #4]
 80182d8:	2109      	movs	r1, #9
 80182da:	4618      	mov	r0, r3
 80182dc:	f7f7 fcf2 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 80182e0:	4603      	mov	r3, r0
 80182e2:	82fb      	strh	r3, [r7, #22]
 80182e4:	8afb      	ldrh	r3, [r7, #22]
 80182e6:	2b00      	cmp	r3, #0
 80182e8:	d001      	beq.n	80182ee <phpalSli15693_Sw_GetConfig+0xc2>
 80182ea:	8afb      	ldrh	r3, [r7, #22]
 80182ec:	e0c5      	b.n	801847a <phpalSli15693_Sw_GetConfig+0x24e>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_TXDATARATE_FRAMING,
            pValue));

        /* Map the HAL TX BaudRates to generic 15693 BaudRates */
        switch(*pValue)
 80182ee:	687b      	ldr	r3, [r7, #4]
 80182f0:	881b      	ldrh	r3, [r3, #0]
 80182f2:	2b1b      	cmp	r3, #27
 80182f4:	d84a      	bhi.n	801838c <phpalSli15693_Sw_GetConfig+0x160>
 80182f6:	a201      	add	r2, pc, #4	@ (adr r2, 80182fc <phpalSli15693_Sw_GetConfig+0xd0>)
 80182f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80182fc:	0801837d 	.word	0x0801837d
 8018300:	08018385 	.word	0x08018385
 8018304:	0801838d 	.word	0x0801838d
 8018308:	0801838d 	.word	0x0801838d
 801830c:	0801838d 	.word	0x0801838d
 8018310:	0801838d 	.word	0x0801838d
 8018314:	0801838d 	.word	0x0801838d
 8018318:	0801838d 	.word	0x0801838d
 801831c:	0801838d 	.word	0x0801838d
 8018320:	0801838d 	.word	0x0801838d
 8018324:	0801838d 	.word	0x0801838d
 8018328:	0801836d 	.word	0x0801836d
 801832c:	0801838d 	.word	0x0801838d
 8018330:	0801838d 	.word	0x0801838d
 8018334:	0801838d 	.word	0x0801838d
 8018338:	0801838d 	.word	0x0801838d
 801833c:	0801838d 	.word	0x0801838d
 8018340:	0801838d 	.word	0x0801838d
 8018344:	0801838d 	.word	0x0801838d
 8018348:	0801838d 	.word	0x0801838d
 801834c:	0801838d 	.word	0x0801838d
 8018350:	0801838d 	.word	0x0801838d
 8018354:	0801838d 	.word	0x0801838d
 8018358:	0801838d 	.word	0x0801838d
 801835c:	0801838d 	.word	0x0801838d
 8018360:	0801838d 	.word	0x0801838d
 8018364:	0801838d 	.word	0x0801838d
 8018368:	08018375 	.word	0x08018375
        {
        case PHHAL_HW_RF_TX_DATARATE_1_OUT_OF_4:
            *pValue = PHPAL_SLI15693_26KBPS_DATARATE;
 801836c:	687b      	ldr	r3, [r7, #4]
 801836e:	221a      	movs	r2, #26
 8018370:	801a      	strh	r2, [r3, #0]
            break;
 8018372:	e00c      	b.n	801838e <phpalSli15693_Sw_GetConfig+0x162>
        case PHHAL_HW_RF_I15693_53KBPS_DATARATE:
            *pValue = PHPAL_SLI15693_53KBPS_DATARATE;
 8018374:	687b      	ldr	r3, [r7, #4]
 8018376:	221b      	movs	r2, #27
 8018378:	801a      	strh	r2, [r3, #0]
            break;
 801837a:	e008      	b.n	801838e <phpalSli15693_Sw_GetConfig+0x162>
        case PHHAL_HW_RF_DATARATE_106:
            *pValue = PHPAL_SLI15693_106KBPS_DATARATE;
 801837c:	687b      	ldr	r3, [r7, #4]
 801837e:	221c      	movs	r2, #28
 8018380:	801a      	strh	r2, [r3, #0]
            break;
 8018382:	e004      	b.n	801838e <phpalSli15693_Sw_GetConfig+0x162>
        case PHHAL_HW_RF_DATARATE_212:
            *pValue = PHPAL_SLI15693_212KBPS_DATARATE;
 8018384:	687b      	ldr	r3, [r7, #4]
 8018386:	221d      	movs	r2, #29
 8018388:	801a      	strh	r2, [r3, #0]
            break;
 801838a:	e000      	b.n	801838e <phpalSli15693_Sw_GetConfig+0x162>
        default:
            break;
 801838c:	bf00      	nop
        }
        break;
 801838e:	e073      	b.n	8018478 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_RXDATARATE:
        /* Get HAL timeout value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 8018390:	68fb      	ldr	r3, [r7, #12]
 8018392:	685b      	ldr	r3, [r3, #4]
 8018394:	687a      	ldr	r2, [r7, #4]
 8018396:	210a      	movs	r1, #10
 8018398:	4618      	mov	r0, r3
 801839a:	f7f7 fc93 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 801839e:	4603      	mov	r3, r0
 80183a0:	82fb      	strh	r3, [r7, #22]
 80183a2:	8afb      	ldrh	r3, [r7, #22]
 80183a4:	2b00      	cmp	r3, #0
 80183a6:	d001      	beq.n	80183ac <phpalSli15693_Sw_GetConfig+0x180>
 80183a8:	8afb      	ldrh	r3, [r7, #22]
 80183aa:	e066      	b.n	801847a <phpalSli15693_Sw_GetConfig+0x24e>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_RXDATARATE_FRAMING,
            pValue));

        /* Map the HAL RX BaudRates to generic 15693 BaudRates */
        switch(*pValue)
 80183ac:	687b      	ldr	r3, [r7, #4]
 80183ae:	881b      	ldrh	r3, [r3, #0]
 80183b0:	2b0f      	cmp	r3, #15
 80183b2:	d833      	bhi.n	801841c <phpalSli15693_Sw_GetConfig+0x1f0>
 80183b4:	a201      	add	r2, pc, #4	@ (adr r2, 80183bc <phpalSli15693_Sw_GetConfig+0x190>)
 80183b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80183ba:	bf00      	nop
 80183bc:	0801840d 	.word	0x0801840d
 80183c0:	08018415 	.word	0x08018415
 80183c4:	0801841d 	.word	0x0801841d
 80183c8:	0801841d 	.word	0x0801841d
 80183cc:	0801841d 	.word	0x0801841d
 80183d0:	0801841d 	.word	0x0801841d
 80183d4:	0801841d 	.word	0x0801841d
 80183d8:	0801841d 	.word	0x0801841d
 80183dc:	0801841d 	.word	0x0801841d
 80183e0:	0801841d 	.word	0x0801841d
 80183e4:	0801841d 	.word	0x0801841d
 80183e8:	0801841d 	.word	0x0801841d
 80183ec:	0801841d 	.word	0x0801841d
 80183f0:	080183fd 	.word	0x080183fd
 80183f4:	0801841d 	.word	0x0801841d
 80183f8:	08018405 	.word	0x08018405
        {
        case PHHAL_HW_RF_RX_DATARATE_HIGH:
            *pValue = PHPAL_SLI15693_26KBPS_DATARATE;
 80183fc:	687b      	ldr	r3, [r7, #4]
 80183fe:	221a      	movs	r2, #26
 8018400:	801a      	strh	r2, [r3, #0]
            break;
 8018402:	e00c      	b.n	801841e <phpalSli15693_Sw_GetConfig+0x1f2>
        case PHHAL_HW_RF_RX_DATARATE_FAST_HIGH:
            *pValue = PHPAL_SLI15693_53KBPS_DATARATE;
 8018404:	687b      	ldr	r3, [r7, #4]
 8018406:	221b      	movs	r2, #27
 8018408:	801a      	strh	r2, [r3, #0]
            break;
 801840a:	e008      	b.n	801841e <phpalSli15693_Sw_GetConfig+0x1f2>
        case PHHAL_HW_RF_DATARATE_106:
            *pValue = PHPAL_SLI15693_106KBPS_DATARATE;
 801840c:	687b      	ldr	r3, [r7, #4]
 801840e:	221c      	movs	r2, #28
 8018410:	801a      	strh	r2, [r3, #0]
            break;
 8018412:	e004      	b.n	801841e <phpalSli15693_Sw_GetConfig+0x1f2>
        case PHHAL_HW_RF_DATARATE_212:
            *pValue = PHPAL_SLI15693_212KBPS_DATARATE;
 8018414:	687b      	ldr	r3, [r7, #4]
 8018416:	221d      	movs	r2, #29
 8018418:	801a      	strh	r2, [r3, #0]
            break;
 801841a:	e000      	b.n	801841e <phpalSli15693_Sw_GetConfig+0x1f2>
        default:
            break;
 801841c:	bf00      	nop
        }
        break;
 801841e:	e02b      	b.n	8018478 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_T1_PARAMETER:

        /* Retrieve current T1 Value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 8018420:	68fb      	ldr	r3, [r7, #12]
 8018422:	685b      	ldr	r3, [r3, #4]
 8018424:	687a      	ldr	r2, [r7, #4]
 8018426:	210d      	movs	r1, #13
 8018428:	4618      	mov	r0, r3
 801842a:	f7f7 fc4b 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 801842e:	4603      	mov	r3, r0
 8018430:	82fb      	strh	r3, [r7, #22]
 8018432:	8afb      	ldrh	r3, [r7, #22]
 8018434:	2b00      	cmp	r3, #0
 8018436:	d01e      	beq.n	8018476 <phpalSli15693_Sw_GetConfig+0x24a>
 8018438:	8afb      	ldrh	r3, [r7, #22]
 801843a:	e01e      	b.n	801847a <phpalSli15693_Sw_GetConfig+0x24e>
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
            pValue));
        break;

    case PHPAL_SLI15693_CONFIG_ENABLE_BUFFERING:
        *pValue = pDataParams->bBuffering;
 801843c:	68fb      	ldr	r3, [r7, #12]
 801843e:	7ddb      	ldrb	r3, [r3, #23]
 8018440:	461a      	mov	r2, r3
 8018442:	687b      	ldr	r3, [r7, #4]
 8018444:	801a      	strh	r2, [r3, #0]
        break;
 8018446:	e017      	b.n	8018478 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_MAXRETRYCOUNT:
        *pValue = pDataParams->bMaxRetryCount;
 8018448:	68fb      	ldr	r3, [r7, #12]
 801844a:	7e1b      	ldrb	r3, [r3, #24]
 801844c:	461a      	mov	r2, r3
 801844e:	687b      	ldr	r3, [r7, #4]
 8018450:	801a      	strh	r2, [r3, #0]
        break;
 8018452:	e011      	b.n	8018478 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_ICMFGCODE:
        *pValue = pDataParams->bIcMfgCode;
 8018454:	68fb      	ldr	r3, [r7, #12]
 8018456:	7e5b      	ldrb	r3, [r3, #25]
 8018458:	461a      	mov	r2, r3
 801845a:	687b      	ldr	r3, [r7, #4]
 801845c:	801a      	strh	r2, [r3, #0]
        break;
 801845e:	e00b      	b.n	8018478 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_OPE_MODE:
        *pValue = pDataParams->bOpeMode;
 8018460:	68fb      	ldr	r3, [r7, #12]
 8018462:	7d9b      	ldrb	r3, [r3, #22]
 8018464:	461a      	mov	r2, r3
 8018466:	687b      	ldr	r3, [r7, #4]
 8018468:	801a      	strh	r2, [r3, #0]
        break;
 801846a:	e005      	b.n	8018478 <phpalSli15693_Sw_GetConfig+0x24c>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_SLI15693);
 801846c:	f640 2323 	movw	r3, #2595	@ 0xa23
 8018470:	e003      	b.n	801847a <phpalSli15693_Sw_GetConfig+0x24e>
        break;
 8018472:	bf00      	nop
 8018474:	e000      	b.n	8018478 <phpalSli15693_Sw_GetConfig+0x24c>
        break;
 8018476:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 8018478:	2300      	movs	r3, #0
}
 801847a:	4618      	mov	r0, r3
 801847c:	3718      	adds	r7, #24
 801847e:	46bd      	mov	sp, r7
 8018480:	bd80      	pop	{r7, pc}
 8018482:	bf00      	nop

08018484 <phpalSli15693_Sw_InventoryEx>:
                                        uint8_t * pUid,
                                        uint8_t * pUidLength,
                                        uint8_t * pData,
                                        uint16_t * pDataLength
                                        )
{
 8018484:	b580      	push	{r7, lr}
 8018486:	b08e      	sub	sp, #56	@ 0x38
 8018488:	af0c      	add	r7, sp, #48	@ 0x30
 801848a:	6078      	str	r0, [r7, #4]
 801848c:	4608      	mov	r0, r1
 801848e:	4611      	mov	r1, r2
 8018490:	461a      	mov	r2, r3
 8018492:	4603      	mov	r3, r0
 8018494:	70fb      	strb	r3, [r7, #3]
 8018496:	460b      	mov	r3, r1
 8018498:	70bb      	strb	r3, [r7, #2]
 801849a:	4613      	mov	r3, r2
 801849c:	707b      	strb	r3, [r7, #1]
        return  phpalSli15693_Sw_InventoryExt(
 801849e:	7878      	ldrb	r0, [r7, #1]
 80184a0:	78ba      	ldrb	r2, [r7, #2]
 80184a2:	78f9      	ldrb	r1, [r7, #3]
 80184a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80184a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80184a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80184aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80184ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80184b0:	6a3b      	ldr	r3, [r7, #32]
 80184b2:	9308      	str	r3, [sp, #32]
 80184b4:	2300      	movs	r3, #0
 80184b6:	9307      	str	r3, [sp, #28]
 80184b8:	8bbb      	ldrh	r3, [r7, #28]
 80184ba:	9306      	str	r3, [sp, #24]
 80184bc:	7e3b      	ldrb	r3, [r7, #24]
 80184be:	9305      	str	r3, [sp, #20]
 80184c0:	7d3b      	ldrb	r3, [r7, #20]
 80184c2:	9304      	str	r3, [sp, #16]
 80184c4:	693b      	ldr	r3, [r7, #16]
 80184c6:	9303      	str	r3, [sp, #12]
 80184c8:	2300      	movs	r3, #0
 80184ca:	9302      	str	r3, [sp, #8]
 80184cc:	2300      	movs	r3, #0
 80184ce:	9301      	str	r3, [sp, #4]
 80184d0:	2300      	movs	r3, #0
 80184d2:	9300      	str	r3, [sp, #0]
 80184d4:	4603      	mov	r3, r0
 80184d6:	6878      	ldr	r0, [r7, #4]
 80184d8:	f000 f805 	bl	80184e6 <phpalSli15693_Sw_InventoryExt>
 80184dc:	4603      	mov	r3, r0
                pUid,
                pUidLength,
                pData,
                pDataLength
                );
}
 80184de:	4618      	mov	r0, r3
 80184e0:	3708      	adds	r7, #8
 80184e2:	46bd      	mov	sp, r7
 80184e4:	bd80      	pop	{r7, pc}

080184e6 <phpalSli15693_Sw_InventoryExt>:
                                        uint8_t * pUid,
                                        uint8_t * pUidLength,
                                        uint8_t * pData,
                                        uint16_t * pDataLength
                                        )
{
 80184e6:	b580      	push	{r7, lr}
 80184e8:	b090      	sub	sp, #64	@ 0x40
 80184ea:	af02      	add	r7, sp, #8
 80184ec:	6078      	str	r0, [r7, #4]
 80184ee:	4608      	mov	r0, r1
 80184f0:	4611      	mov	r1, r2
 80184f2:	461a      	mov	r2, r3
 80184f4:	4603      	mov	r3, r0
 80184f6:	70fb      	strb	r3, [r7, #3]
 80184f8:	460b      	mov	r3, r1
 80184fa:	70bb      	strb	r3, [r7, #2]
 80184fc:	4613      	mov	r3, r2
 80184fe:	707b      	strb	r3, [r7, #1]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bCmdBuffer[15];
    uint8_t     PH_MEMLOC_REM bCmdBufferLen = 0;
 8018500:	2300      	movs	r3, #0
 8018502:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t     PH_MEMLOC_REM bCmdOffset = 0;
 8018506:	2300      	movs	r3, #0
 8018508:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    uint8_t     PH_MEMLOC_REM bMaskByteLength;
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 801850c:	2300      	movs	r3, #0
 801850e:	613b      	str	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8018510:	2300      	movs	r3, #0
 8018512:	81fb      	strh	r3, [r7, #14]
    uint8_t     PH_MEMLOC_REM bStoredUidLength = 0;
 8018514:	2300      	movs	r3, #0
 8018516:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    uint16_t    PH_MEMLOC_REM wAsk = 0;
 801851a:	2300      	movs	r3, #0
 801851c:	81bb      	strh	r3, [r7, #12]
    uint16_t    PH_MEMLOC_REM wTimeout = 0;
 801851e:	2300      	movs	r3, #0
 8018520:	867b      	strh	r3, [r7, #50]	@ 0x32
    uint16_t    PH_MEMLOC_REM wCurrBlocksToRead = 0;
 8018522:	2300      	movs	r3, #0
 8018524:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint16_t    PH_MEMLOC_REM wCurrBlockNo = 0;
 8018526:	2300      	movs	r3, #0
 8018528:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    uint16_t    PH_MEMLOC_REM wMaxNoBlocks = 0;
 801852a:	2300      	movs	r3, #0
 801852c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    uint8_t     PH_MEMLOC_REM bAllBlocksRead = 0;
 801852e:	2300      	movs	r3, #0
 8018530:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    uint8_t     PH_MEMLOC_REM bFirst = 0;
 8018534:	2300      	movs	r3, #0
 8018536:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

    /* Reset UID and data length */
    pDataParams->bUidBitLength = 0;
 801853a:	687b      	ldr	r3, [r7, #4]
 801853c:	2200      	movs	r2, #0
 801853e:	751a      	strb	r2, [r3, #20]

    if(((pUidLength == NULL) || (pUid == NULL)) || ((0U != ((bExtendedOptions & PHPAL_SLI15693_FLAG_SKIP_DATA))) && ((pDataLength == NULL) || (pData == NULL))))
 8018540:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8018542:	2b00      	cmp	r3, #0
 8018544:	d00e      	beq.n	8018564 <phpalSli15693_Sw_InventoryExt+0x7e>
 8018546:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8018548:	2b00      	cmp	r3, #0
 801854a:	d00b      	beq.n	8018564 <phpalSli15693_Sw_InventoryExt+0x7e>
 801854c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8018550:	f003 0310 	and.w	r3, r3, #16
 8018554:	2b00      	cmp	r3, #0
 8018556:	d008      	beq.n	801856a <phpalSli15693_Sw_InventoryExt+0x84>
 8018558:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801855a:	2b00      	cmp	r3, #0
 801855c:	d002      	beq.n	8018564 <phpalSli15693_Sw_InventoryExt+0x7e>
 801855e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8018560:	2b00      	cmp	r3, #0
 8018562:	d102      	bne.n	801856a <phpalSli15693_Sw_InventoryExt+0x84>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 8018564:	f640 2321 	movw	r3, #2593	@ 0xa21
 8018568:	e334      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
    }

    /* If Extended Option is looking for CID response then CID should not be null */
    if ((0U != ((bExtendedOptions & PHPAL_SLI15693_FLAG_CID_COMPARE))) && (pCID == NULL))
 801856a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801856e:	f003 0304 	and.w	r3, r3, #4
 8018572:	2b00      	cmp	r3, #0
 8018574:	d005      	beq.n	8018582 <phpalSli15693_Sw_InventoryExt+0x9c>
 8018576:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018578:	2b00      	cmp	r3, #0
 801857a:	d102      	bne.n	8018582 <phpalSli15693_Sw_InventoryExt+0x9c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801857c:	f640 2321 	movw	r3, #2593	@ 0xa21
 8018580:	e328      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
    }
    /* If Extended Option is looking for CID response then CID should not be null */
    if((0U != ((bExtendedOptions & PHPAL_SLI15693_FLAG_CID_RESPONSE))) && (pCIDOut == NULL))
 8018582:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8018586:	f003 0308 	and.w	r3, r3, #8
 801858a:	2b00      	cmp	r3, #0
 801858c:	d005      	beq.n	801859a <phpalSli15693_Sw_InventoryExt+0xb4>
 801858e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8018590:	2b00      	cmp	r3, #0
 8018592:	d102      	bne.n	801859a <phpalSli15693_Sw_InventoryExt+0xb4>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 8018594:	f640 2321 	movw	r3, #2593	@ 0xa21
 8018598:	e31c      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
    }

    *pUidLength = 0;
 801859a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801859c:	2200      	movs	r2, #0
 801859e:	701a      	strb	r2, [r3, #0]
    *pDataLength = 0;
 80185a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80185a2:	2200      	movs	r2, #0
 80185a4:	801a      	strh	r2, [r3, #0]

    /* first of all we check the bMaskBitLength according to ISO/IEC15693, 8.1, assuming
    the inventory flag to be set, si b6 deines the number of slots
    b6 = 1: --> one slot --> mask length = [0 .. 64] bits
    b6 = 0: --> 16 slots --> mask length = [0 .. 60] bits */
    if (((0U != ((bFlags & PHPAL_SLI15693_FLAG_NBSLOTS))) && (bMaskBitLength > 64U)) ||
 80185a6:	78bb      	ldrb	r3, [r7, #2]
 80185a8:	f003 0320 	and.w	r3, r3, #32
 80185ac:	2b00      	cmp	r3, #0
 80185ae:	d003      	beq.n	80185b8 <phpalSli15693_Sw_InventoryExt+0xd2>
 80185b0:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80185b4:	2b40      	cmp	r3, #64	@ 0x40
 80185b6:	d808      	bhi.n	80185ca <phpalSli15693_Sw_InventoryExt+0xe4>
        ((0U == ((bFlags & PHPAL_SLI15693_FLAG_NBSLOTS))) && (bMaskBitLength > 60U)))
 80185b8:	78bb      	ldrb	r3, [r7, #2]
 80185ba:	f003 0320 	and.w	r3, r3, #32
    if (((0U != ((bFlags & PHPAL_SLI15693_FLAG_NBSLOTS))) && (bMaskBitLength > 64U)) ||
 80185be:	2b00      	cmp	r3, #0
 80185c0:	d106      	bne.n	80185d0 <phpalSli15693_Sw_InventoryExt+0xea>
        ((0U == ((bFlags & PHPAL_SLI15693_FLAG_NBSLOTS))) && (bMaskBitLength > 60U)))
 80185c2:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80185c6:	2b3c      	cmp	r3, #60	@ 0x3c
 80185c8:	d902      	bls.n	80185d0 <phpalSli15693_Sw_InventoryExt+0xea>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 80185ca:	f640 2321 	movw	r3, #2593	@ 0xa21
 80185ce:	e301      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
    }

    /* Number of Pages/Blocks check */
    if (bCmd != PHPAL_SLI15693_SW_CMD_INVENTORY)
 80185d0:	78fb      	ldrb	r3, [r7, #3]
 80185d2:	2b01      	cmp	r3, #1
 80185d4:	d010      	beq.n	80185f8 <phpalSli15693_Sw_InventoryExt+0x112>
    {
        /* Number of Pages/Blocks can't be zero */
        if (wNoOfPages_Blocks == 0U)
 80185d6:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80185da:	2b00      	cmp	r3, #0
 80185dc:	d102      	bne.n	80185e4 <phpalSli15693_Sw_InventoryExt+0xfe>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 80185de:	f640 2321 	movw	r3, #2593	@ 0xa21
 80185e2:	e2f7      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
        }

        /* check if the block number exceeds the limit */
        if (((uint16_t)bPage_Block_No + wNoOfPages_Blocks) >= PHPAL_SLI15693_SW_MAX_BLOCKS)
 80185e4:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80185e8:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80185ec:	4413      	add	r3, r2
 80185ee:	2bff      	cmp	r3, #255	@ 0xff
 80185f0:	d902      	bls.n	80185f8 <phpalSli15693_Sw_InventoryExt+0x112>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 80185f2:	f640 2321 	movw	r3, #2593	@ 0xa21
 80185f6:	e2ed      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
        }
    }

    /* Add command code */
    bCmdBuffer[bCmdBufferLen++] = bCmd;
 80185f8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80185fc:	1c5a      	adds	r2, r3, #1
 80185fe:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8018602:	3338      	adds	r3, #56	@ 0x38
 8018604:	443b      	add	r3, r7
 8018606:	78fa      	ldrb	r2, [r7, #3]
 8018608:	f803 2c24 	strb.w	r2, [r3, #-36]

    /* Apply flag settings */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 801860c:	78bb      	ldrb	r3, [r7, #2]
 801860e:	b29b      	uxth	r3, r3
 8018610:	461a      	mov	r2, r3
 8018612:	2100      	movs	r1, #0
 8018614:	6878      	ldr	r0, [r7, #4]
 8018616:	f7ff fc33 	bl	8017e80 <phpalSli15693_Sw_SetConfig>
 801861a:	4603      	mov	r3, r0
 801861c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801861e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018620:	2b00      	cmp	r3, #0
 8018622:	d001      	beq.n	8018628 <phpalSli15693_Sw_InventoryExt+0x142>
 8018624:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018626:	e2d5      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
        pDataParams,
        PHPAL_SLI15693_CONFIG_FLAGS,
        bFlags));

    /* Overwrite datarate for fast inventory (page-)read */
    if ((bCmd == PHPAL_SLI15693_SW_CMD_FAST_INVENTORY_READ) ||
 8018628:	78fb      	ldrb	r3, [r7, #3]
 801862a:	2ba1      	cmp	r3, #161	@ 0xa1
 801862c:	d002      	beq.n	8018634 <phpalSli15693_Sw_InventoryExt+0x14e>
 801862e:	78fb      	ldrb	r3, [r7, #3]
 8018630:	2bb1      	cmp	r3, #177	@ 0xb1
 8018632:	d120      	bne.n	8018676 <phpalSli15693_Sw_InventoryExt+0x190>
        (bCmd == PHPAL_SLI15693_SW_CMD_FAST_INVENTORY_PAGE_READ))
    {
        if (0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 8018634:	78bb      	ldrb	r3, [r7, #2]
 8018636:	f003 0302 	and.w	r3, r3, #2
 801863a:	2b00      	cmp	r3, #0
 801863c:	d00d      	beq.n	801865a <phpalSli15693_Sw_InventoryExt+0x174>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801863e:	687b      	ldr	r3, [r7, #4]
 8018640:	685b      	ldr	r3, [r3, #4]
 8018642:	220f      	movs	r2, #15
 8018644:	210a      	movs	r1, #10
 8018646:	4618      	mov	r0, r3
 8018648:	f7f5 feee 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 801864c:	4603      	mov	r3, r0
 801864e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8018650:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018652:	2b00      	cmp	r3, #0
 8018654:	d00f      	beq.n	8018676 <phpalSli15693_Sw_InventoryExt+0x190>
 8018656:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018658:	e2bc      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
                PHHAL_HW_CONFIG_RXDATARATE_FRAMING,
                PHHAL_HW_RF_RX_DATARATE_FAST_HIGH));
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801865a:	687b      	ldr	r3, [r7, #4]
 801865c:	685b      	ldr	r3, [r3, #4]
 801865e:	220e      	movs	r2, #14
 8018660:	210a      	movs	r1, #10
 8018662:	4618      	mov	r0, r3
 8018664:	f7f5 fee0 	bl	800e428 <phhalHw_Pn5180_SetConfig>
 8018668:	4603      	mov	r3, r0
 801866a:	853b      	strh	r3, [r7, #40]	@ 0x28
 801866c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801866e:	2b00      	cmp	r3, #0
 8018670:	d001      	beq.n	8018676 <phpalSli15693_Sw_InventoryExt+0x190>
 8018672:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018674:	e2ae      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
                PHHAL_HW_RF_RX_DATARATE_FAST_LOW));
        }
    }

    /* check if AFI shall be sent: */
    if ((0U != ((bFlags & PHPAL_SLI15693_FLAG_AFI))) && (0U != ((bFlags & PHPAL_SLI15693_FLAG_INVENTORY))))
 8018676:	78bb      	ldrb	r3, [r7, #2]
 8018678:	f003 0310 	and.w	r3, r3, #16
 801867c:	2b00      	cmp	r3, #0
 801867e:	d00e      	beq.n	801869e <phpalSli15693_Sw_InventoryExt+0x1b8>
 8018680:	78bb      	ldrb	r3, [r7, #2]
 8018682:	f003 0304 	and.w	r3, r3, #4
 8018686:	2b00      	cmp	r3, #0
 8018688:	d009      	beq.n	801869e <phpalSli15693_Sw_InventoryExt+0x1b8>
    {
        bCmdBuffer[bCmdBufferLen++] = bAfi;
 801868a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801868e:	1c5a      	adds	r2, r3, #1
 8018690:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8018694:	3338      	adds	r3, #56	@ 0x38
 8018696:	443b      	add	r3, r7
 8018698:	787a      	ldrb	r2, [r7, #1]
 801869a:	f803 2c24 	strb.w	r2, [r3, #-36]
    }

    /* Add mask length */
    /* Making the MSB of mask length byte as 1 to show extended mode */
    /* In case of extended mode add the extended option in command */
    if (0U != (bExtended))
 801869e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80186a2:	2b00      	cmp	r3, #0
 80186a4:	d03b      	beq.n	801871e <phpalSli15693_Sw_InventoryExt+0x238>
    {
        bCmdBuffer[bCmdBufferLen++] = bMaskBitLength | PHPAL_SLI15693_FLAG_INVENTORY_READ_EXTENSION;
 80186a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80186aa:	1c5a      	adds	r2, r3, #1
 80186ac:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 80186b0:	4619      	mov	r1, r3
 80186b2:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80186b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80186ba:	b2da      	uxtb	r2, r3
 80186bc:	f101 0338 	add.w	r3, r1, #56	@ 0x38
 80186c0:	443b      	add	r3, r7
 80186c2:	f803 2c24 	strb.w	r2, [r3, #-36]
        bCmdBuffer[bCmdBufferLen++] = bExtendedOptions;
 80186c6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80186ca:	1c5a      	adds	r2, r3, #1
 80186cc:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 80186d0:	3338      	adds	r3, #56	@ 0x38
 80186d2:	443b      	add	r3, r7
 80186d4:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 80186d8:	f803 2c24 	strb.w	r2, [r3, #-36]
        if (0U != (bExtendedOptions & PHPAL_SLI15693_FLAG_CID_COMPARE))
 80186dc:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80186e0:	f003 0304 	and.w	r3, r3, #4
 80186e4:	2b00      	cmp	r3, #0
 80186e6:	d025      	beq.n	8018734 <phpalSli15693_Sw_InventoryExt+0x24e>
        {
            bCmdBuffer[bCmdBufferLen++] = pCID[0];
 80186e8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80186ec:	1c5a      	adds	r2, r3, #1
 80186ee:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 80186f2:	4619      	mov	r1, r3
 80186f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80186f6:	781a      	ldrb	r2, [r3, #0]
 80186f8:	f101 0338 	add.w	r3, r1, #56	@ 0x38
 80186fc:	443b      	add	r3, r7
 80186fe:	f803 2c24 	strb.w	r2, [r3, #-36]
            bCmdBuffer[bCmdBufferLen++] = pCID[1];
 8018702:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018706:	1c5a      	adds	r2, r3, #1
 8018708:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 801870c:	4619      	mov	r1, r3
 801870e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018710:	785a      	ldrb	r2, [r3, #1]
 8018712:	f101 0338 	add.w	r3, r1, #56	@ 0x38
 8018716:	443b      	add	r3, r7
 8018718:	f803 2c24 	strb.w	r2, [r3, #-36]
 801871c:	e00a      	b.n	8018734 <phpalSli15693_Sw_InventoryExt+0x24e>
        }
    }
    else
    {
        bCmdBuffer[bCmdBufferLen++] = bMaskBitLength;
 801871e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018722:	1c5a      	adds	r2, r3, #1
 8018724:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8018728:	3338      	adds	r3, #56	@ 0x38
 801872a:	443b      	add	r3, r7
 801872c:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8018730:	f803 2c24 	strb.w	r2, [r3, #-36]
    }

    /* Retrieve mask byte length */
    bMaskByteLength = ((bMaskBitLength % 8U) != 0U) ? ((bMaskBitLength >> 3U) + 1U) : (bMaskBitLength >> 3U);
 8018734:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8018738:	f003 0307 	and.w	r3, r3, #7
 801873c:	b2db      	uxtb	r3, r3
 801873e:	2b00      	cmp	r3, #0
 8018740:	d006      	beq.n	8018750 <phpalSli15693_Sw_InventoryExt+0x26a>
 8018742:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8018746:	08db      	lsrs	r3, r3, #3
 8018748:	b2db      	uxtb	r3, r3
 801874a:	3301      	adds	r3, #1
 801874c:	b2db      	uxtb	r3, r3
 801874e:	e003      	b.n	8018758 <phpalSli15693_Sw_InventoryExt+0x272>
 8018750:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8018754:	08db      	lsrs	r3, r3, #3
 8018756:	b2db      	uxtb	r3, r3
 8018758:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* prepare mask in dataparams */
    (void)memcpy(pDataParams->pUid, pMask, bMaskByteLength );
 801875c:	687b      	ldr	r3, [r7, #4]
 801875e:	330c      	adds	r3, #12
 8018760:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8018764:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8018766:	4618      	mov	r0, r3
 8018768:	f006 fc0b 	bl	801ef82 <memcpy>
    pDataParams->bUidBitLength = bMaskBitLength;
 801876c:	687b      	ldr	r3, [r7, #4]
 801876e:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8018772:	751a      	strb	r2, [r3, #20]

    /* prepare mask to send */
    (void)memcpy(&bCmdBuffer[bCmdBufferLen], pMask, bMaskByteLength );
 8018774:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018778:	f107 0214 	add.w	r2, r7, #20
 801877c:	4413      	add	r3, r2
 801877e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8018782:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8018784:	4618      	mov	r0, r3
 8018786:	f006 fbfc 	bl	801ef82 <memcpy>
    bCmdBufferLen = bCmdBufferLen + bMaskByteLength;
 801878a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 801878e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018792:	4413      	add	r3, r2
 8018794:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    /* mask out invalid bits */
    if (0U != (bMaskBitLength & 0x07U))
 8018798:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 801879c:	f003 0307 	and.w	r3, r3, #7
 80187a0:	2b00      	cmp	r3, #0
 80187a2:	d019      	beq.n	80187d8 <phpalSli15693_Sw_InventoryExt+0x2f2>
    {
        bCmdBuffer[bCmdBufferLen - 1U] &= (uint8_t)(0xFFU >> (8U - (bMaskBitLength & 0x07U)));
 80187a4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80187a8:	3b01      	subs	r3, #1
 80187aa:	3338      	adds	r3, #56	@ 0x38
 80187ac:	443b      	add	r3, r7
 80187ae:	f813 1c24 	ldrb.w	r1, [r3, #-36]
 80187b2:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80187b6:	f003 0307 	and.w	r3, r3, #7
 80187ba:	f1c3 0308 	rsb	r3, r3, #8
 80187be:	22ff      	movs	r2, #255	@ 0xff
 80187c0:	fa22 f303 	lsr.w	r3, r2, r3
 80187c4:	b2da      	uxtb	r2, r3
 80187c6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80187ca:	3b01      	subs	r3, #1
 80187cc:	400a      	ands	r2, r1
 80187ce:	b2d2      	uxtb	r2, r2
 80187d0:	3338      	adds	r3, #56	@ 0x38
 80187d2:	443b      	add	r3, r7
 80187d4:	f803 2c24 	strb.w	r2, [r3, #-36]
    }

    /* Get the ASK 100 Condition */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 80187d8:	687b      	ldr	r3, [r7, #4]
 80187da:	685b      	ldr	r3, [r3, #4]
 80187dc:	f107 020c 	add.w	r2, r7, #12
 80187e0:	210c      	movs	r1, #12
 80187e2:	4618      	mov	r0, r3
 80187e4:	f7f7 fa6e 	bl	800fcc4 <phhalHw_Pn5180_GetConfig>
 80187e8:	4603      	mov	r3, r0
 80187ea:	853b      	strh	r3, [r7, #40]	@ 0x28
 80187ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80187ee:	2b00      	cmp	r3, #0
 80187f0:	d001      	beq.n	80187f6 <phpalSli15693_Sw_InventoryExt+0x310>
 80187f2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80187f4:	e1ee      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_ASK100,
        &wAsk));

    /* Calculate Timeout based on ask and baud rate */
    if(wAsk != 0U)
 80187f6:	89bb      	ldrh	r3, [r7, #12]
 80187f8:	2b00      	cmp	r3, #0
 80187fa:	d01f      	beq.n	801883c <phpalSli15693_Sw_InventoryExt+0x356>
    {
        if ((bCmd == PHPAL_SLI15693_SW_CMD_FAST_INVENTORY_READ) ||
 80187fc:	78fb      	ldrb	r3, [r7, #3]
 80187fe:	2ba1      	cmp	r3, #161	@ 0xa1
 8018800:	d002      	beq.n	8018808 <phpalSli15693_Sw_InventoryExt+0x322>
 8018802:	78fb      	ldrb	r3, [r7, #3]
 8018804:	2bb1      	cmp	r3, #177	@ 0xb1
 8018806:	d10c      	bne.n	8018822 <phpalSli15693_Sw_InventoryExt+0x33c>
            (bCmd == PHPAL_SLI15693_SW_CMD_FAST_INVENTORY_PAGE_READ))
        {
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 8018808:	78bb      	ldrb	r3, [r7, #2]
 801880a:	f003 0302 	and.w	r3, r3, #2
 801880e:	2b00      	cmp	r3, #0
 8018810:	d003      	beq.n	801881a <phpalSli15693_Sw_InventoryExt+0x334>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTHIGH_SOF_US;
 8018812:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8018816:	867b      	strh	r3, [r7, #50]	@ 0x32
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 8018818:	e02f      	b.n	801887a <phpalSli15693_Sw_InventoryExt+0x394>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTLOW_SOF_US;
 801881a:	f240 2373 	movw	r3, #627	@ 0x273
 801881e:	867b      	strh	r3, [r7, #50]	@ 0x32
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 8018820:	e02b      	b.n	801887a <phpalSli15693_Sw_InventoryExt+0x394>
            }
        }
        else
        {
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 8018822:	78bb      	ldrb	r3, [r7, #2]
 8018824:	f003 0302 	and.w	r3, r3, #2
 8018828:	2b00      	cmp	r3, #0
 801882a:	d003      	beq.n	8018834 <phpalSli15693_Sw_InventoryExt+0x34e>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_HIGH_SOF_US;
 801882c:	f44f 73ee 	mov.w	r3, #476	@ 0x1dc
 8018830:	867b      	strh	r3, [r7, #50]	@ 0x32
 8018832:	e022      	b.n	801887a <phpalSli15693_Sw_InventoryExt+0x394>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_LOW_SOF_US;
 8018834:	f240 33a1 	movw	r3, #929	@ 0x3a1
 8018838:	867b      	strh	r3, [r7, #50]	@ 0x32
 801883a:	e01e      	b.n	801887a <phpalSli15693_Sw_InventoryExt+0x394>
            }
        }
    }
    else
    {
        if ((bCmd == PHPAL_SLI15693_SW_CMD_FAST_INVENTORY_READ) ||
 801883c:	78fb      	ldrb	r3, [r7, #3]
 801883e:	2ba1      	cmp	r3, #161	@ 0xa1
 8018840:	d002      	beq.n	8018848 <phpalSli15693_Sw_InventoryExt+0x362>
 8018842:	78fb      	ldrb	r3, [r7, #3]
 8018844:	2bb1      	cmp	r3, #177	@ 0xb1
 8018846:	d10c      	bne.n	8018862 <phpalSli15693_Sw_InventoryExt+0x37c>
            (bCmd == PHPAL_SLI15693_SW_CMD_FAST_INVENTORY_PAGE_READ))
        {
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 8018848:	78bb      	ldrb	r3, [r7, #2]
 801884a:	f003 0302 	and.w	r3, r3, #2
 801884e:	2b00      	cmp	r3, #0
 8018850:	d003      	beq.n	801885a <phpalSli15693_Sw_InventoryExt+0x374>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTHIGH_NRT_US;
 8018852:	f44f 630f 	mov.w	r3, #2288	@ 0x8f0
 8018856:	867b      	strh	r3, [r7, #50]	@ 0x32
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 8018858:	e00f      	b.n	801887a <phpalSli15693_Sw_InventoryExt+0x394>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTLOW_NRT_US;
 801885a:	f641 73f3 	movw	r3, #8179	@ 0x1ff3
 801885e:	867b      	strh	r3, [r7, #50]	@ 0x32
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 8018860:	e00b      	b.n	801887a <phpalSli15693_Sw_InventoryExt+0x394>
            }
        }
        else
        {
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 8018862:	78bb      	ldrb	r3, [r7, #2]
 8018864:	f003 0302 	and.w	r3, r3, #2
 8018868:	2b00      	cmp	r3, #0
 801886a:	d003      	beq.n	8018874 <phpalSli15693_Sw_InventoryExt+0x38e>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_HIGH_NRT_US;
 801886c:	f241 039c 	movw	r3, #4252	@ 0x109c
 8018870:	867b      	strh	r3, [r7, #50]	@ 0x32
 8018872:	e002      	b.n	801887a <phpalSli15693_Sw_InventoryExt+0x394>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_LOW_NRT_US;
 8018874:	f643 63a1 	movw	r3, #16033	@ 0x3ea1
 8018878:	867b      	strh	r3, [r7, #50]	@ 0x32
            }
        }
    }

    /* Set  timeout. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 801887a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801887c:	461a      	mov	r2, r3
 801887e:	2102      	movs	r1, #2
 8018880:	6878      	ldr	r0, [r7, #4]
 8018882:	f7ff fafd 	bl	8017e80 <phpalSli15693_Sw_SetConfig>
 8018886:	4603      	mov	r3, r0
 8018888:	853b      	strh	r3, [r7, #40]	@ 0x28
 801888a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801888c:	2b00      	cmp	r3, #0
 801888e:	d001      	beq.n	8018894 <phpalSli15693_Sw_InventoryExt+0x3ae>
 8018890:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018892:	e19f      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
        pDataParams,
        PHPAL_SLI15693_CONFIG_TIMEOUT_US,
        wTimeout));

    /* Update the command offset variable. */
    bCmdOffset = bCmdBufferLen;
 8018894:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018898:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* If buffering is set. */
    if((pDataParams->bBuffering) != 0U)
 801889c:	687b      	ldr	r3, [r7, #4]
 801889e:	7ddb      	ldrb	r3, [r3, #23]
 80188a0:	2b00      	cmp	r3, #0
 80188a2:	d016      	beq.n	80188d2 <phpalSli15693_Sw_InventoryExt+0x3ec>
    {
        /* Update the maximum number of blocks with respect to Option flag setting. The value for the blocks is fixed to 60 and 40 to avoid multiple
         * handling of different data in response. RD70x can respond with more amount of data but CM1 cannot. So fixing the blocks count to a lower
         * value.
         */
        wMaxNoBlocks = (uint8_t) (((bFlags & PHPAL_SLI15693_FLAG_OPTION) != 0U) ? 40U : 60U);
 80188a4:	78bb      	ldrb	r3, [r7, #2]
 80188a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80188aa:	2b00      	cmp	r3, #0
 80188ac:	d001      	beq.n	80188b2 <phpalSli15693_Sw_InventoryExt+0x3cc>
 80188ae:	2328      	movs	r3, #40	@ 0x28
 80188b0:	e000      	b.n	80188b4 <phpalSli15693_Sw_InventoryExt+0x3ce>
 80188b2:	233c      	movs	r3, #60	@ 0x3c
 80188b4:	85bb      	strh	r3, [r7, #44]	@ 0x2c

        /* Blocks to read. */
        wCurrBlocksToRead = wMaxNoBlocks;
 80188b6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80188b8:	863b      	strh	r3, [r7, #48]	@ 0x30

        /* Update the number of blocks to read if its less than the internal required one. */
        if(wNoOfPages_Blocks < wMaxNoBlocks)
 80188ba:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 80188be:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80188c0:	429a      	cmp	r2, r3
 80188c2:	d20c      	bcs.n	80188de <phpalSli15693_Sw_InventoryExt+0x3f8>
        {
            wCurrBlocksToRead = wNoOfPages_Blocks;
 80188c4:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80188c8:	863b      	strh	r3, [r7, #48]	@ 0x30
            bAllBlocksRead = 1U;
 80188ca:	2301      	movs	r3, #1
 80188cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80188d0:	e005      	b.n	80188de <phpalSli15693_Sw_InventoryExt+0x3f8>
        }
    }
    else
    {
        wCurrBlocksToRead = wNoOfPages_Blocks;
 80188d2:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80188d6:	863b      	strh	r3, [r7, #48]	@ 0x30
        bAllBlocksRead = 1U;
 80188d8:	2301      	movs	r3, #1
 80188da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    }

    if((((pDataParams->bFlags & PHPAL_SLI15693_FLAG_INVENTORY) == 0U) && ((pDataParams->bFlags & PHPAL_SLI15693_FLAG_ADDRESSED) != 0U)) != 0U)
 80188de:	687b      	ldr	r3, [r7, #4]
 80188e0:	7a9b      	ldrb	r3, [r3, #10]
 80188e2:	f003 0304 	and.w	r3, r3, #4
 80188e6:	2b00      	cmp	r3, #0
 80188e8:	d107      	bne.n	80188fa <phpalSli15693_Sw_InventoryExt+0x414>
 80188ea:	687b      	ldr	r3, [r7, #4]
 80188ec:	7a9b      	ldrb	r3, [r3, #10]
 80188ee:	f003 0320 	and.w	r3, r3, #32
 80188f2:	2b00      	cmp	r3, #0
 80188f4:	d001      	beq.n	80188fa <phpalSli15693_Sw_InventoryExt+0x414>
 80188f6:	2301      	movs	r3, #1
 80188f8:	e000      	b.n	80188fc <phpalSli15693_Sw_InventoryExt+0x416>
 80188fa:	2300      	movs	r3, #0
 80188fc:	2b00      	cmp	r3, #0
 80188fe:	d002      	beq.n	8018906 <phpalSli15693_Sw_InventoryExt+0x420>
    {
        pDataParams->bExplicitlyAddressed = 1U;
 8018900:	687b      	ldr	r3, [r7, #4]
 8018902:	2201      	movs	r2, #1
 8018904:	755a      	strb	r2, [r3, #21]
    }

    /* Set First variable. This variable will be used to validate the response only once in case if chaining is enabled. */
    bFirst = PH_ON;
 8018906:	2301      	movs	r3, #1
 8018908:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

    /* Exchange the information. */
    do
    {
        /* Page (or block) number and count */
        if (bCmd != PHPAL_SLI15693_SW_CMD_INVENTORY)
 801890c:	78fb      	ldrb	r3, [r7, #3]
 801890e:	2b01      	cmp	r3, #1
 8018910:	d028      	beq.n	8018964 <phpalSli15693_Sw_InventoryExt+0x47e>
        {
         /* Adjust number of blocks. Adjustment is made because the User or the application will pass
         * the number of blocks starting from 1 to N. But as per Iso15693 specification the number
         * of blocks ranges from 0 - (N - 1).
         */
            --wCurrBlocksToRead;
 8018912:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018914:	3b01      	subs	r3, #1
 8018916:	863b      	strh	r3, [r7, #48]	@ 0x30

            if (!((bExtended != 0U) && ((bExtendedOptions & PHPAL_SLI15693_FLAG_SKIP_DATA) != 0U)))
 8018918:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801891c:	2b00      	cmp	r3, #0
 801891e:	d005      	beq.n	801892c <phpalSli15693_Sw_InventoryExt+0x446>
 8018920:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8018924:	f003 0310 	and.w	r3, r3, #16
 8018928:	2b00      	cmp	r3, #0
 801892a:	d11b      	bne.n	8018964 <phpalSli15693_Sw_InventoryExt+0x47e>
            {
                bCmdBuffer[bCmdOffset++] = (uint8_t) ((wCurrBlockNo + bPage_Block_No) & 0x00FFU);
 801892c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801892e:	b2da      	uxtb	r2, r3
 8018930:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8018934:	1c59      	adds	r1, r3, #1
 8018936:	f887 1036 	strb.w	r1, [r7, #54]	@ 0x36
 801893a:	4619      	mov	r1, r3
 801893c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8018940:	4413      	add	r3, r2
 8018942:	b2da      	uxtb	r2, r3
 8018944:	f101 0338 	add.w	r3, r1, #56	@ 0x38
 8018948:	443b      	add	r3, r7
 801894a:	f803 2c24 	strb.w	r2, [r3, #-36]
                bCmdBuffer[bCmdOffset++] = (uint8_t) wCurrBlocksToRead;
 801894e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8018952:	1c5a      	adds	r2, r3, #1
 8018954:	f887 2036 	strb.w	r2, [r7, #54]	@ 0x36
 8018958:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 801895a:	b2d2      	uxtb	r2, r2
 801895c:	3338      	adds	r3, #56	@ 0x38
 801895e:	443b      	add	r3, r7
 8018960:	f803 2c24 	strb.w	r2, [r3, #-36]
            }
        }

        /* Exchange the command information to Hal layer. */
        status = phpalSli15693_Exchange(
 8018964:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8018968:	b299      	uxth	r1, r3
 801896a:	f107 0214 	add.w	r2, r7, #20
 801896e:	f107 030e 	add.w	r3, r7, #14
 8018972:	9301      	str	r3, [sp, #4]
 8018974:	f107 0310 	add.w	r3, r7, #16
 8018978:	9300      	str	r3, [sp, #0]
 801897a:	460b      	mov	r3, r1
 801897c:	2100      	movs	r1, #0
 801897e:	6878      	ldr	r0, [r7, #4]
 8018980:	f7ff f94c 	bl	8017c1c <phpalSli15693_Sw_Exchange>
 8018984:	4603      	mov	r3, r0
 8018986:	84bb      	strh	r3, [r7, #36]	@ 0x24
            bCmdOffset,
            &pResp,
            &wRespLength);

        /* Clear INVENTORY, AFI and NBSLOTS flag */
        if((status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 8018988:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801898a:	b2db      	uxtb	r3, r3
 801898c:	2b00      	cmp	r3, #0
 801898e:	d006      	beq.n	801899e <phpalSli15693_Sw_InventoryExt+0x4b8>
        {
            pDataParams->bFlags &= (uint8_t)~(uint8_t)(PHPAL_SLI15693_FLAG_INVENTORY | PHPAL_SLI15693_FLAG_AFI | PHPAL_SLI15693_FLAG_NBSLOTS);
 8018990:	687b      	ldr	r3, [r7, #4]
 8018992:	7a9b      	ldrb	r3, [r3, #10]
 8018994:	f023 0334 	bic.w	r3, r3, #52	@ 0x34
 8018998:	b2da      	uxtb	r2, r3
 801899a:	687b      	ldr	r3, [r7, #4]
 801899c:	729a      	strb	r2, [r3, #10]
        }

        /* Verify the exchange status. */
        PH_CHECK_SUCCESS(status);
 801899e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80189a0:	2b00      	cmp	r3, #0
 80189a2:	d001      	beq.n	80189a8 <phpalSli15693_Sw_InventoryExt+0x4c2>
 80189a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80189a6:	e115      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>

        /* Extracting  the CID as sent by the VICC. */
        if ((bExtended != 0U) && ((bExtendedOptions & PHPAL_SLI15693_FLAG_CID_RESPONSE) != 0U))
 80189a8:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80189ac:	2b00      	cmp	r3, #0
 80189ae:	d011      	beq.n	80189d4 <phpalSli15693_Sw_InventoryExt+0x4ee>
 80189b0:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80189b4:	f003 0308 	and.w	r3, r3, #8
 80189b8:	2b00      	cmp	r3, #0
 80189ba:	d00b      	beq.n	80189d4 <phpalSli15693_Sw_InventoryExt+0x4ee>
        {
            (void)memcpy(pCIDOut, pResp, 2U);
 80189bc:	693b      	ldr	r3, [r7, #16]
 80189be:	881b      	ldrh	r3, [r3, #0]
 80189c0:	b29a      	uxth	r2, r3
 80189c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80189c4:	801a      	strh	r2, [r3, #0]

            /* Update the response pointer address and length to Skip CID. */
            pResp += 2U;
 80189c6:	693b      	ldr	r3, [r7, #16]
 80189c8:	3302      	adds	r3, #2
 80189ca:	613b      	str	r3, [r7, #16]
            wRespLength -= 2U;
 80189cc:	89fb      	ldrh	r3, [r7, #14]
 80189ce:	3b02      	subs	r3, #2
 80189d0:	b29b      	uxth	r3, r3
 80189d2:	81fb      	strh	r3, [r7, #14]
        }

        /* Set the length (amount) of expected UID bytes. */
        if (bCmd == PHPAL_SLI15693_SW_CMD_INVENTORY)
 80189d4:	78fb      	ldrb	r3, [r7, #3]
 80189d6:	2b01      	cmp	r3, #1
 80189d8:	d123      	bne.n	8018a22 <phpalSli15693_Sw_InventoryExt+0x53c>
        {
            /* The response length should be exactly the complete UID */
            if (wRespLength != (1U + PHPAL_SLI15693_UID_LENGTH))
 80189da:	89fb      	ldrh	r3, [r7, #14]
 80189dc:	2b09      	cmp	r3, #9
 80189de:	d002      	beq.n	80189e6 <phpalSli15693_Sw_InventoryExt+0x500>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 80189e0:	f640 2306 	movw	r3, #2566	@ 0xa06
 80189e4:	e0f6      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
            }

            /* Copy the DSFID to the data buffer. */
            pData[0] = pResp[0];
 80189e6:	693b      	ldr	r3, [r7, #16]
 80189e8:	781a      	ldrb	r2, [r3, #0]
 80189ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80189ec:	701a      	strb	r2, [r3, #0]
            *pDataLength = 1U;
 80189ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80189f0:	2201      	movs	r2, #1
 80189f2:	801a      	strh	r2, [r3, #0]

            /* Store the UID */
            (void)memcpy(pDataParams->pUid, &pResp[1], PHPAL_SLI15693_UID_LENGTH);
 80189f4:	687b      	ldr	r3, [r7, #4]
 80189f6:	f103 000c 	add.w	r0, r3, #12
 80189fa:	693b      	ldr	r3, [r7, #16]
 80189fc:	3301      	adds	r3, #1
 80189fe:	2208      	movs	r2, #8
 8018a00:	4619      	mov	r1, r3
 8018a02:	f006 fabe 	bl	801ef82 <memcpy>
            pDataParams->bUidBitLength = PHPAL_SLI15693_SW_UID_COMPLETE;
 8018a06:	687b      	ldr	r3, [r7, #4]
 8018a08:	2240      	movs	r2, #64	@ 0x40
 8018a0a:	751a      	strb	r2, [r3, #20]

            /* Return the UID */
            (void)memcpy(pUid, pDataParams->pUid, PHPAL_SLI15693_UID_LENGTH);
 8018a0c:	687b      	ldr	r3, [r7, #4]
 8018a0e:	330c      	adds	r3, #12
 8018a10:	2208      	movs	r2, #8
 8018a12:	4619      	mov	r1, r3
 8018a14:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8018a16:	f006 fab4 	bl	801ef82 <memcpy>
            *pUidLength = PHPAL_SLI15693_UID_LENGTH;
 8018a1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8018a1c:	2208      	movs	r2, #8
 8018a1e:	701a      	strb	r2, [r3, #0]
 8018a20:	e099      	b.n	8018b56 <phpalSli15693_Sw_InventoryExt+0x670>
        }
        else
        {
            if ((bFlags & PHPAL_SLI15693_FLAG_OPTION) != 0U)
 8018a22:	78bb      	ldrb	r3, [r7, #2]
 8018a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8018a28:	2b00      	cmp	r3, #0
 8018a2a:	f000 8083 	beq.w	8018b34 <phpalSli15693_Sw_InventoryExt+0x64e>
            {
                *pUidLength = PHPAL_SLI15693_UID_LENGTH - bStoredUidLength;
 8018a2e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8018a32:	f1c3 0308 	rsb	r3, r3, #8
 8018a36:	b2da      	uxtb	r2, r3
 8018a38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8018a3a:	701a      	strb	r2, [r3, #0]

                /* The response length should not be less than the remaining UID. */
                if(bFirst != 0U)
 8018a3c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8018a40:	2b00      	cmp	r3, #0
 8018a42:	d018      	beq.n	8018a76 <phpalSli15693_Sw_InventoryExt+0x590>
                {
                    bStoredUidLength = pDataParams->bUidBitLength >> 3U;
 8018a44:	687b      	ldr	r3, [r7, #4]
 8018a46:	7d1b      	ldrb	r3, [r3, #20]
 8018a48:	08db      	lsrs	r3, r3, #3
 8018a4a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                    *pUidLength = PHPAL_SLI15693_UID_LENGTH - bStoredUidLength;
 8018a4e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8018a52:	f1c3 0308 	rsb	r3, r3, #8
 8018a56:	b2da      	uxtb	r2, r3
 8018a58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8018a5a:	701a      	strb	r2, [r3, #0]

                    /* Update the UID length if extended. */
                    if((bExtended != 0U) && ((bExtendedOptions & PHPAL_SLI15693_FLAG_UID_MODE) != 0U))
 8018a5c:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8018a60:	2b00      	cmp	r3, #0
 8018a62:	d008      	beq.n	8018a76 <phpalSli15693_Sw_InventoryExt+0x590>
 8018a64:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8018a68:	f003 0302 	and.w	r3, r3, #2
 8018a6c:	2b00      	cmp	r3, #0
 8018a6e:	d002      	beq.n	8018a76 <phpalSli15693_Sw_InventoryExt+0x590>
                    {
                        *pUidLength = PHPAL_SLI15693_UID_LENGTH;
 8018a70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8018a72:	2208      	movs	r2, #8
 8018a74:	701a      	strb	r2, [r3, #0]
                    }
                }
                /* Validate the response length against UID length. */
                if (wRespLength < (*pUidLength))
 8018a76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8018a78:	781b      	ldrb	r3, [r3, #0]
 8018a7a:	461a      	mov	r2, r3
 8018a7c:	89fb      	ldrh	r3, [r7, #14]
 8018a7e:	429a      	cmp	r2, r3
 8018a80:	d902      	bls.n	8018a88 <phpalSli15693_Sw_InventoryExt+0x5a2>
                {
                    return PH_ADD_COMPCODE(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 8018a82:	f640 2306 	movw	r3, #2566	@ 0xa06
 8018a86:	e0a5      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
                }

                if (bStoredUidLength < PHPAL_SLI15693_UID_LENGTH)
 8018a88:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8018a8c:	2b07      	cmp	r3, #7
 8018a8e:	d843      	bhi.n	8018b18 <phpalSli15693_Sw_InventoryExt+0x632>
                {
                    if ((*pUidLength) == 0U)
 8018a90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8018a92:	781b      	ldrb	r3, [r3, #0]
 8018a94:	2b00      	cmp	r3, #0
 8018a96:	d102      	bne.n	8018a9e <phpalSli15693_Sw_InventoryExt+0x5b8>
                    {
                        return PH_ADD_COMPCODE(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 8018a98:	f640 2306 	movw	r3, #2566	@ 0xa06
 8018a9c:	e09a      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>
                    }
                    /* Return the received (partial) UID */
                    (void)memcpy(pUid, pResp, (size_t)(*pUidLength));
 8018a9e:	6939      	ldr	r1, [r7, #16]
 8018aa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8018aa2:	781b      	ldrb	r3, [r3, #0]
 8018aa4:	461a      	mov	r2, r3
 8018aa6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8018aa8:	f006 fa6b 	bl	801ef82 <memcpy>

                    /* We need to merge the contents of the mask buffer and the received data */
                    if ((bMaskBitLength % 8U) != 0u)
 8018aac:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8018ab0:	f003 0307 	and.w	r3, r3, #7
 8018ab4:	b2db      	uxtb	r3, r3
 8018ab6:	2b00      	cmp	r3, #0
 8018ab8:	d022      	beq.n	8018b00 <phpalSli15693_Sw_InventoryExt+0x61a>
                    {
                        if (bStoredUidLength < 7U)
 8018aba:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8018abe:	2b06      	cmp	r3, #6
 8018ac0:	d80e      	bhi.n	8018ae0 <phpalSli15693_Sw_InventoryExt+0x5fa>
                        {
                            /* copy the UID bytes we received from the card */
                            (void)memcpy(&(pDataParams->pUid[bStoredUidLength + 1U]), &pResp[1], (size_t)(*pUidLength)-1U);
 8018ac2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8018ac6:	3301      	adds	r3, #1
 8018ac8:	3308      	adds	r3, #8
 8018aca:	687a      	ldr	r2, [r7, #4]
 8018acc:	4413      	add	r3, r2
 8018ace:	1d18      	adds	r0, r3, #4
 8018ad0:	693b      	ldr	r3, [r7, #16]
 8018ad2:	1c59      	adds	r1, r3, #1
 8018ad4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8018ad6:	781b      	ldrb	r3, [r3, #0]
 8018ad8:	3b01      	subs	r3, #1
 8018ada:	461a      	mov	r2, r3
 8018adc:	f006 fa51 	bl	801ef82 <memcpy>
                        }

                        /* merge mask-bits with received bits */
                        pDataParams->pUid[bStoredUidLength] |= pResp[0];
 8018ae0:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8018ae4:	687a      	ldr	r2, [r7, #4]
 8018ae6:	4413      	add	r3, r2
 8018ae8:	7b19      	ldrb	r1, [r3, #12]
 8018aea:	693b      	ldr	r3, [r7, #16]
 8018aec:	781a      	ldrb	r2, [r3, #0]
 8018aee:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8018af2:	430a      	orrs	r2, r1
 8018af4:	b2d1      	uxtb	r1, r2
 8018af6:	687a      	ldr	r2, [r7, #4]
 8018af8:	4413      	add	r3, r2
 8018afa:	460a      	mov	r2, r1
 8018afc:	731a      	strb	r2, [r3, #12]
 8018afe:	e00b      	b.n	8018b18 <phpalSli15693_Sw_InventoryExt+0x632>
                    }
                    else
                    {
                        /* Copy the UID bytes we received from the card */
                        (void)memcpy(&(pDataParams->pUid[bStoredUidLength]), pResp, *pUidLength);
 8018b00:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8018b04:	3308      	adds	r3, #8
 8018b06:	687a      	ldr	r2, [r7, #4]
 8018b08:	4413      	add	r3, r2
 8018b0a:	1d18      	adds	r0, r3, #4
 8018b0c:	6939      	ldr	r1, [r7, #16]
 8018b0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8018b10:	781b      	ldrb	r3, [r3, #0]
 8018b12:	461a      	mov	r2, r3
 8018b14:	f006 fa35 	bl	801ef82 <memcpy>
                    }
                }

                /* Update UID length. */
                pDataParams->bUidBitLength = PHPAL_SLI15693_SW_UID_COMPLETE;
 8018b18:	687b      	ldr	r3, [r7, #4]
 8018b1a:	2240      	movs	r2, #64	@ 0x40
 8018b1c:	751a      	strb	r2, [r3, #20]

                /* Shift pointer and length */
                pResp += *pUidLength;
 8018b1e:	693b      	ldr	r3, [r7, #16]
 8018b20:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8018b22:	7812      	ldrb	r2, [r2, #0]
 8018b24:	4413      	add	r3, r2
 8018b26:	613b      	str	r3, [r7, #16]
                wRespLength = (uint16_t) (wRespLength - *pUidLength);
 8018b28:	89fb      	ldrh	r3, [r7, #14]
 8018b2a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8018b2c:	7812      	ldrb	r2, [r2, #0]
 8018b2e:	1a9b      	subs	r3, r3, r2
 8018b30:	b29b      	uxth	r3, r3
 8018b32:	81fb      	strh	r3, [r7, #14]
            }
            /* Copy the received data to internal buffer. */
            (void)memcpy(&pData[*pDataLength], pResp, wRespLength);
 8018b34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8018b36:	881b      	ldrh	r3, [r3, #0]
 8018b38:	461a      	mov	r2, r3
 8018b3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8018b3c:	4413      	add	r3, r2
 8018b3e:	6939      	ldr	r1, [r7, #16]
 8018b40:	89fa      	ldrh	r2, [r7, #14]
 8018b42:	4618      	mov	r0, r3
 8018b44:	f006 fa1d 	bl	801ef82 <memcpy>
            *pDataLength += wRespLength;
 8018b48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8018b4a:	881a      	ldrh	r2, [r3, #0]
 8018b4c:	89fb      	ldrh	r3, [r7, #14]
 8018b4e:	4413      	add	r3, r2
 8018b50:	b29a      	uxth	r2, r3
 8018b52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8018b54:	801a      	strh	r2, [r3, #0]
        }

        /* Update the variables to read the remaining data. */
        wCurrBlockNo += wMaxNoBlocks;
 8018b56:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8018b58:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8018b5a:	4413      	add	r3, r2
 8018b5c:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        /* Update the Current blocks to read. */
        wCurrBlocksToRead = wMaxNoBlocks;
 8018b5e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8018b60:	863b      	strh	r3, [r7, #48]	@ 0x30

        /* Reset the command buffer offset. */
        bCmdOffset = bCmdBufferLen;
 8018b62:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018b66:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

        /* Set the remaining blocks to read. */
        if((wNoOfPages_Blocks - wCurrBlockNo) < wMaxNoBlocks)
 8018b6a:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8018b6e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8018b70:	1ad2      	subs	r2, r2, r3
 8018b72:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8018b74:	429a      	cmp	r2, r3
 8018b76:	da04      	bge.n	8018b82 <phpalSli15693_Sw_InventoryExt+0x69c>
        {
            wCurrBlocksToRead = (uint16_t) (wNoOfPages_Blocks - wCurrBlockNo);
 8018b78:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8018b7c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8018b7e:	1ad3      	subs	r3, r2, r3
 8018b80:	863b      	strh	r3, [r7, #48]	@ 0x30
        }

        /* Set the flag to finish the loop. */
        if((wNoOfPages_Blocks * 4U) == *pDataLength)
 8018b82:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8018b86:	009b      	lsls	r3, r3, #2
 8018b88:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8018b8a:	8812      	ldrh	r2, [r2, #0]
 8018b8c:	4293      	cmp	r3, r2
 8018b8e:	d102      	bne.n	8018b96 <phpalSli15693_Sw_InventoryExt+0x6b0>
        {
            bAllBlocksRead = 1;
 8018b90:	2301      	movs	r3, #1
 8018b92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        }

        /* Set First variable. This variable will be used to validate the response only once in case if chaining is enabled. */
        bFirst = PH_OFF;
 8018b96:	2300      	movs	r3, #0
 8018b98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

    }while(bAllBlocksRead == 0U);
 8018b9c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8018ba0:	2b00      	cmp	r3, #0
 8018ba2:	f43f aeb3 	beq.w	801890c <phpalSli15693_Sw_InventoryExt+0x426>

    /* Clear INVENTORY, AFI and NBSLOTS flag */
    pDataParams->bFlags &= (uint8_t)~(uint8_t)(PHPAL_SLI15693_FLAG_INVENTORY | PHPAL_SLI15693_FLAG_AFI | PHPAL_SLI15693_FLAG_NBSLOTS);
 8018ba6:	687b      	ldr	r3, [r7, #4]
 8018ba8:	7a9b      	ldrb	r3, [r3, #10]
 8018baa:	f023 0334 	bic.w	r3, r3, #52	@ 0x34
 8018bae:	b2da      	uxtb	r2, r3
 8018bb0:	687b      	ldr	r3, [r7, #4]
 8018bb2:	729a      	strb	r2, [r3, #10]

    pDataParams->bExplicitlyAddressed = 0;
 8018bb4:	687b      	ldr	r3, [r7, #4]
 8018bb6:	2200      	movs	r2, #0
 8018bb8:	755a      	strb	r2, [r3, #21]

    /* Error check */
    PH_CHECK_SUCCESS(status);
 8018bba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8018bbc:	2b00      	cmp	r3, #0
 8018bbe:	d001      	beq.n	8018bc4 <phpalSli15693_Sw_InventoryExt+0x6de>
 8018bc0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8018bc2:	e007      	b.n	8018bd4 <phpalSli15693_Sw_InventoryExt+0x6ee>

    /* set addressed flag */
    pDataParams->bFlags |= PHPAL_SLI15693_FLAG_ADDRESSED;
 8018bc4:	687b      	ldr	r3, [r7, #4]
 8018bc6:	7a9b      	ldrb	r3, [r3, #10]
 8018bc8:	f043 0320 	orr.w	r3, r3, #32
 8018bcc:	b2da      	uxtb	r2, r3
 8018bce:	687b      	ldr	r3, [r7, #4]
 8018bd0:	729a      	strb	r2, [r3, #10]

    return PH_ERR_SUCCESS;
 8018bd2:	2300      	movs	r3, #0
}
 8018bd4:	4618      	mov	r0, r3
 8018bd6:	3738      	adds	r7, #56	@ 0x38
 8018bd8:	46bd      	mov	sp, r7
 8018bda:	bd80      	pop	{r7, pc}

08018bdc <phDriver_PinConfig>:
 * PORT/GPIO PIN API's
 *******************************************************************************/

/* GPIO FUNC_1:GPIO */
phStatus_t phDriver_PinConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, phDriver_Pin_Func_t ePinFunc, phDriver_Pin_Config_t *pPinConfig)
{
 8018bdc:	b480      	push	{r7}
 8018bde:	b085      	sub	sp, #20
 8018be0:	af00      	add	r7, sp, #0
 8018be2:	60f8      	str	r0, [r7, #12]
 8018be4:	607b      	str	r3, [r7, #4]
 8018be6:	460b      	mov	r3, r1
 8018be8:	817b      	strh	r3, [r7, #10]
 8018bea:	4613      	mov	r3, r2
 8018bec:	727b      	strb	r3, [r7, #9]
    /* GPIO_INIT */
    return PH_DRIVER_SUCCESS;
 8018bee:	2300      	movs	r3, #0
}
 8018bf0:	4618      	mov	r0, r3
 8018bf2:	3714      	adds	r7, #20
 8018bf4:	46bd      	mov	sp, r7
 8018bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bfa:	4770      	bx	lr

08018bfc <phDriver_PinRead>:

/* GPIO FUNC_2GPIOor */
uint8_t phDriver_PinRead(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, phDriver_Pin_Func_t ePinFunc)
{
 8018bfc:	b580      	push	{r7, lr}
 8018bfe:	b082      	sub	sp, #8
 8018c00:	af00      	add	r7, sp, #0
 8018c02:	6078      	str	r0, [r7, #4]
 8018c04:	460b      	mov	r3, r1
 8018c06:	807b      	strh	r3, [r7, #2]
 8018c08:	4613      	mov	r3, r2
 8018c0a:	707b      	strb	r3, [r7, #1]
    return HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 8018c0c:	887b      	ldrh	r3, [r7, #2]
 8018c0e:	4619      	mov	r1, r3
 8018c10:	6878      	ldr	r0, [r7, #4]
 8018c12:	f000 fdd7 	bl	80197c4 <HAL_GPIO_ReadPin>
 8018c16:	4603      	mov	r3, r0
}
 8018c18:	4618      	mov	r0, r3
 8018c1a:	3708      	adds	r7, #8
 8018c1c:	46bd      	mov	sp, r7
 8018c1e:	bd80      	pop	{r7, pc}

08018c20 <phDriver_PinWrite>:
    return PH_DRIVER_SUCCESS;
}

/* GPIO FUNC_4GPIO */
void phDriver_PinWrite(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint8_t bValue)
{
 8018c20:	b580      	push	{r7, lr}
 8018c22:	b082      	sub	sp, #8
 8018c24:	af00      	add	r7, sp, #0
 8018c26:	6078      	str	r0, [r7, #4]
 8018c28:	460b      	mov	r3, r1
 8018c2a:	807b      	strh	r3, [r7, #2]
 8018c2c:	4613      	mov	r3, r2
 8018c2e:	707b      	strb	r3, [r7, #1]
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin, bValue);
 8018c30:	787a      	ldrb	r2, [r7, #1]
 8018c32:	887b      	ldrh	r3, [r7, #2]
 8018c34:	4619      	mov	r1, r3
 8018c36:	6878      	ldr	r0, [r7, #4]
 8018c38:	f000 fddc 	bl	80197f4 <HAL_GPIO_WritePin>
}
 8018c3c:	bf00      	nop
 8018c3e:	3708      	adds	r7, #8
 8018c40:	46bd      	mov	sp, r7
 8018c42:	bd80      	pop	{r7, pc}

08018c44 <phDriver_TimerStart>:
 * PH_DRIVER_TIMER_SECS = 1 (1)
 * PH_DRIVER_TIMER_MILLI_SECS = 1000 (1000)
 * PH_DRIVER_TIMER_MICRO_SECS = 1000000 (1000000)
 */
phStatus_t phDriver_TimerStart(phDriver_Timer_Unit_t eTimerUnit, uint32_t dwTimePeriod, pphDriver_TimerCallBck_t pTimerCallBack)
{
 8018c44:	b580      	push	{r7, lr}
 8018c46:	b084      	sub	sp, #16
 8018c48:	af00      	add	r7, sp, #0
 8018c4a:	60f8      	str	r0, [r7, #12]
 8018c4c:	60b9      	str	r1, [r7, #8]
 8018c4e:	607a      	str	r2, [r7, #4]
	if(pTimerCallBack == NULL)
 8018c50:	687b      	ldr	r3, [r7, #4]
 8018c52:	2b00      	cmp	r3, #0
 8018c54:	d11d      	bne.n	8018c92 <phDriver_TimerStart+0x4e>
	{
		/*  */
	    if(eTimerUnit == PH_DRIVER_TIMER_SECS)
 8018c56:	68fb      	ldr	r3, [r7, #12]
 8018c58:	2b01      	cmp	r3, #1
 8018c5a:	d108      	bne.n	8018c6e <phDriver_TimerStart+0x2a>
	    {
	    	HAL_Delay(dwTimePeriod * 1000); // s -> ms
 8018c5c:	68bb      	ldr	r3, [r7, #8]
 8018c5e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8018c62:	fb02 f303 	mul.w	r3, r2, r3
 8018c66:	4618      	mov	r0, r3
 8018c68:	f000 fa7e 	bl	8019168 <HAL_Delay>
 8018c6c:	e029      	b.n	8018cc2 <phDriver_TimerStart+0x7e>
	    }
	    else if(eTimerUnit == PH_DRIVER_TIMER_MILLI_SECS)
 8018c6e:	68fb      	ldr	r3, [r7, #12]
 8018c70:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8018c74:	d103      	bne.n	8018c7e <phDriver_TimerStart+0x3a>
	    {
	    	HAL_Delay(dwTimePeriod);
 8018c76:	68b8      	ldr	r0, [r7, #8]
 8018c78:	f000 fa76 	bl	8019168 <HAL_Delay>
 8018c7c:	e021      	b.n	8018cc2 <phDriver_TimerStart+0x7e>
	    }
	    else if(eTimerUnit == PH_DRIVER_TIMER_MICRO_SECS)
 8018c7e:	68fb      	ldr	r3, [r7, #12]
 8018c80:	4a12      	ldr	r2, [pc, #72]	@ (8018ccc <phDriver_TimerStart+0x88>)
 8018c82:	4293      	cmp	r3, r2
 8018c84:	d11d      	bne.n	8018cc2 <phDriver_TimerStart+0x7e>
	    {
	    	delay_us(dwTimePeriod);
 8018c86:	68bb      	ldr	r3, [r7, #8]
 8018c88:	b29b      	uxth	r3, r3
 8018c8a:	4618      	mov	r0, r3
 8018c8c:	f7e8 fdd4 	bl	8001838 <delay_us>
 8018c90:	e017      	b.n	8018cc2 <phDriver_TimerStart+0x7e>
	    }
	}
    else	/* Call the Timer callback. */
    {
        pTimerIsrCallBack = pTimerCallBack;
 8018c92:	4a0f      	ldr	r2, [pc, #60]	@ (8018cd0 <phDriver_TimerStart+0x8c>)
 8018c94:	687b      	ldr	r3, [r7, #4]
 8018c96:	6013      	str	r3, [r2, #0]

        __HAL_TIM_SET_AUTORELOAD(&htim2, dwTimePeriod-1);   // TIMER_Open
 8018c98:	4b0e      	ldr	r3, [pc, #56]	@ (8018cd4 <phDriver_TimerStart+0x90>)
 8018c9a:	681b      	ldr	r3, [r3, #0]
 8018c9c:	68ba      	ldr	r2, [r7, #8]
 8018c9e:	3a01      	subs	r2, #1
 8018ca0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8018ca2:	68bb      	ldr	r3, [r7, #8]
 8018ca4:	3b01      	subs	r3, #1
 8018ca6:	4a0b      	ldr	r2, [pc, #44]	@ (8018cd4 <phDriver_TimerStart+0x90>)
 8018ca8:	60d3      	str	r3, [r2, #12]
        __HAL_TIM_SET_COUNTER(&htim2, 0);				    // 
 8018caa:	4b0a      	ldr	r3, [pc, #40]	@ (8018cd4 <phDriver_TimerStart+0x90>)
 8018cac:	681b      	ldr	r3, [r3, #0]
 8018cae:	2200      	movs	r2, #0
 8018cb0:	625a      	str	r2, [r3, #36]	@ 0x24
        __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);	 		// 
 8018cb2:	4b08      	ldr	r3, [pc, #32]	@ (8018cd4 <phDriver_TimerStart+0x90>)
 8018cb4:	681b      	ldr	r3, [r3, #0]
 8018cb6:	f06f 0201 	mvn.w	r2, #1
 8018cba:	611a      	str	r2, [r3, #16]

        // 
        HAL_TIM_Base_Start_IT(&htim2);
 8018cbc:	4805      	ldr	r0, [pc, #20]	@ (8018cd4 <phDriver_TimerStart+0x90>)
 8018cbe:	f002 fc49 	bl	801b554 <HAL_TIM_Base_Start_IT>
    }

    return PH_DRIVER_SUCCESS;
 8018cc2:	2300      	movs	r3, #0
}
 8018cc4:	4618      	mov	r0, r3
 8018cc6:	3710      	adds	r7, #16
 8018cc8:	46bd      	mov	sp, r7
 8018cca:	bd80      	pop	{r7, pc}
 8018ccc:	000f4240 	.word	0x000f4240
 8018cd0:	20001874 	.word	0x20001874
 8018cd4:	200002fc 	.word	0x200002fc

08018cd8 <phDriver_TimerStop>:


phStatus_t phDriver_TimerStop(void)
{
 8018cd8:	b480      	push	{r7}
 8018cda:	af00      	add	r7, sp, #0
//	 printf("NFC: Timer stop called (HAL_Delay mode - no action needed)\r\n");

    return PH_DRIVER_SUCCESS;
 8018cdc:	2300      	movs	r3, #0
}
 8018cde:	4618      	mov	r0, r3
 8018ce0:	46bd      	mov	sp, r7
 8018ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ce6:	4770      	bx	lr

08018ce8 <phbalReg_Init>:
*/
phStatus_t phbalReg_Init(
                                      void * pDataParams,
                                      uint16_t wSizeOfDataParams
                                      )
{
 8018ce8:	b480      	push	{r7}
 8018cea:	b085      	sub	sp, #20
 8018cec:	af00      	add	r7, sp, #0
 8018cee:	6078      	str	r0, [r7, #4]
 8018cf0:	460b      	mov	r3, r1
 8018cf2:	807b      	strh	r3, [r7, #2]
	volatile uint32_t delay;

    // 
    if((pDataParams == NULL) || (sizeof(phbalReg_Type_t) != wSizeOfDataParams))
 8018cf4:	687b      	ldr	r3, [r7, #4]
 8018cf6:	2b00      	cmp	r3, #0
 8018cf8:	d002      	beq.n	8018d00 <phbalReg_Init+0x18>
 8018cfa:	887b      	ldrh	r3, [r7, #2]
 8018cfc:	2b04      	cmp	r3, #4
 8018cfe:	d002      	beq.n	8018d06 <phbalReg_Init+0x1e>
    {
        return (PH_DRIVER_ERROR | PH_COMP_DRIVER);
 8018d00:	f24f 1380 	movw	r3, #61824	@ 0xf180
 8018d04:	e007      	b.n	8018d16 <phbalReg_Init+0x2e>
    }

    // BAL:IDSPI
    ((phbalReg_Type_t *)pDataParams)->wId      = PH_COMP_DRIVER | PHBAL_REG_LPCOPEN_SPI_ID;
 8018d06:	687b      	ldr	r3, [r7, #4]
 8018d08:	f24f 120d 	movw	r2, #61709	@ 0xf10d
 8018d0c:	801a      	strh	r2, [r3, #0]
    ((phbalReg_Type_t *)pDataParams)->bBalType = PHBAL_REG_TYPE_SPI;
 8018d0e:	687b      	ldr	r3, [r7, #4]
 8018d10:	2201      	movs	r2, #1
 8018d12:	709a      	strb	r2, [r3, #2]

    /* Wait Startup time */
    for(delay=0; delay<10000; delay++){}
#endif	// ---NXP

    return PH_DRIVER_SUCCESS;
 8018d14:	2300      	movs	r3, #0
}
 8018d16:	4618      	mov	r0, r3
 8018d18:	3714      	adds	r7, #20
 8018d1a:	46bd      	mov	sp, r7
 8018d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d20:	4770      	bx	lr
	...

08018d24 <phbalReg_Exchange>:
                                        uint16_t wTxLength,
                                        uint16_t wRxBufSize,
                                        uint8_t * pRxBuffer,
                                        uint16_t * pRxLength
                                        )
{
 8018d24:	b580      	push	{r7, lr}
 8018d26:	b08a      	sub	sp, #40	@ 0x28
 8018d28:	af02      	add	r7, sp, #8
 8018d2a:	60f8      	str	r0, [r7, #12]
 8018d2c:	607a      	str	r2, [r7, #4]
 8018d2e:	461a      	mov	r2, r3
 8018d30:	460b      	mov	r3, r1
 8018d32:	817b      	strh	r3, [r7, #10]
 8018d34:	4613      	mov	r3, r2
 8018d36:	813b      	strh	r3, [r7, #8]
	uint8_t * pRxBuf = NULL;                    // 
 8018d38:	2300      	movs	r3, #0
 8018d3a:	61fb      	str	r3, [r7, #28]
	uint8_t dummyTxByte = 0xFF;
 8018d3c:	23ff      	movs	r3, #255	@ 0xff
 8018d3e:	74fb      	strb	r3, [r7, #19]

	/*  */
	if (pRxBuffer == NULL)
 8018d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018d42:	2b00      	cmp	r3, #0
 8018d44:	d102      	bne.n	8018d4c <phbalReg_Exchange+0x28>
	{
		pRxBuf = NULL;
 8018d46:	2300      	movs	r3, #0
 8018d48:	61fb      	str	r3, [r7, #28]
 8018d4a:	e001      	b.n	8018d50 <phbalReg_Exchange+0x2c>
	}
	else /*  */
	{
		pRxBuf = pRxBuffer;
 8018d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018d4e:	61fb      	str	r3, [r7, #28]
	}

//1	printf("SPITX>> ");
	for (int i = 0; i < wTxLength; i++)
 8018d50:	2300      	movs	r3, #0
 8018d52:	61bb      	str	r3, [r7, #24]
 8018d54:	e02a      	b.n	8018dac <phbalReg_Exchange+0x88>
	{
		uint8_t txByte = (pTxBuffer != NULL) ? pTxBuffer[i] : dummyTxByte;	// 1
 8018d56:	687b      	ldr	r3, [r7, #4]
 8018d58:	2b00      	cmp	r3, #0
 8018d5a:	d004      	beq.n	8018d66 <phbalReg_Exchange+0x42>
 8018d5c:	69bb      	ldr	r3, [r7, #24]
 8018d5e:	687a      	ldr	r2, [r7, #4]
 8018d60:	4413      	add	r3, r2
 8018d62:	781b      	ldrb	r3, [r3, #0]
 8018d64:	e000      	b.n	8018d68 <phbalReg_Exchange+0x44>
 8018d66:	7cfb      	ldrb	r3, [r7, #19]
 8018d68:	74bb      	strb	r3, [r7, #18]
		uint8_t rxByte = 0x00;	// 1
 8018d6a:	2300      	movs	r3, #0
 8018d6c:	747b      	strb	r3, [r7, #17]

		// +
		if (HAL_SPI_TransmitReceive(&hspi3, &txByte, &rxByte, 1, 100) != HAL_OK)
 8018d6e:	f107 0211 	add.w	r2, r7, #17
 8018d72:	f107 0112 	add.w	r1, r7, #18
 8018d76:	2364      	movs	r3, #100	@ 0x64
 8018d78:	9300      	str	r3, [sp, #0]
 8018d7a:	2301      	movs	r3, #1
 8018d7c:	481e      	ldr	r0, [pc, #120]	@ (8018df8 <phbalReg_Exchange+0xd4>)
 8018d7e:	f001 ff9a 	bl	801acb6 <HAL_SPI_TransmitReceive>
 8018d82:	4603      	mov	r3, r0
 8018d84:	2b00      	cmp	r3, #0
 8018d86:	d002      	beq.n	8018d8e <phbalReg_Exchange+0x6a>
		{
			return (PH_DRIVER_FAILURE | PH_COMP_DRIVER);
 8018d88:	f24f 1381 	movw	r3, #61825	@ 0xf181
 8018d8c:	e02f      	b.n	8018dee <phbalReg_Exchange+0xca>
		}

//1		printf("%02X ", txByte);  // 

		if (pRxBuf != NULL && i < wRxBufSize)
 8018d8e:	69fb      	ldr	r3, [r7, #28]
 8018d90:	2b00      	cmp	r3, #0
 8018d92:	d008      	beq.n	8018da6 <phbalReg_Exchange+0x82>
 8018d94:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018d96:	69ba      	ldr	r2, [r7, #24]
 8018d98:	429a      	cmp	r2, r3
 8018d9a:	da04      	bge.n	8018da6 <phbalReg_Exchange+0x82>
		{
			pRxBuf[i] = rxByte;
 8018d9c:	69bb      	ldr	r3, [r7, #24]
 8018d9e:	69fa      	ldr	r2, [r7, #28]
 8018da0:	4413      	add	r3, r2
 8018da2:	7c7a      	ldrb	r2, [r7, #17]
 8018da4:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < wTxLength; i++)
 8018da6:	69bb      	ldr	r3, [r7, #24]
 8018da8:	3301      	adds	r3, #1
 8018daa:	61bb      	str	r3, [r7, #24]
 8018dac:	893b      	ldrh	r3, [r7, #8]
 8018dae:	69ba      	ldr	r2, [r7, #24]
 8018db0:	429a      	cmp	r2, r3
 8018db2:	dbd0      	blt.n	8018d56 <phbalReg_Exchange+0x32>
		}
	}
//1	printf("\n");

	if (pRxBuf != NULL)
 8018db4:	69fb      	ldr	r3, [r7, #28]
 8018db6:	2b00      	cmp	r3, #0
 8018db8:	d00d      	beq.n	8018dd6 <phbalReg_Exchange+0xb2>
	{
//1		printf("SPIRX<< ");
		for (int i = 0; i < wTxLength && i < wRxBufSize; i++)
 8018dba:	2300      	movs	r3, #0
 8018dbc:	617b      	str	r3, [r7, #20]
 8018dbe:	e002      	b.n	8018dc6 <phbalReg_Exchange+0xa2>
 8018dc0:	697b      	ldr	r3, [r7, #20]
 8018dc2:	3301      	adds	r3, #1
 8018dc4:	617b      	str	r3, [r7, #20]
 8018dc6:	893b      	ldrh	r3, [r7, #8]
 8018dc8:	697a      	ldr	r2, [r7, #20]
 8018dca:	429a      	cmp	r2, r3
 8018dcc:	da03      	bge.n	8018dd6 <phbalReg_Exchange+0xb2>
 8018dce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018dd0:	697a      	ldr	r2, [r7, #20]
 8018dd2:	429a      	cmp	r2, r3
 8018dd4:	dbf4      	blt.n	8018dc0 <phbalReg_Exchange+0x9c>
		}
//1		printf("\n");
	}

	// 
	if (pRxLength != NULL)
 8018dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018dd8:	2b00      	cmp	r3, #0
 8018dda:	d007      	beq.n	8018dec <phbalReg_Exchange+0xc8>
	{
		*pRxLength = (pRxBuf != NULL) ? wTxLength : 0;
 8018ddc:	69fb      	ldr	r3, [r7, #28]
 8018dde:	2b00      	cmp	r3, #0
 8018de0:	d001      	beq.n	8018de6 <phbalReg_Exchange+0xc2>
 8018de2:	893a      	ldrh	r2, [r7, #8]
 8018de4:	e000      	b.n	8018de8 <phbalReg_Exchange+0xc4>
 8018de6:	2200      	movs	r2, #0
 8018de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018dea:	801a      	strh	r2, [r3, #0]
	}

	return PH_DRIVER_SUCCESS;
 8018dec:	2300      	movs	r3, #0
}
 8018dee:	4618      	mov	r0, r3
 8018df0:	3720      	adds	r7, #32
 8018df2:	46bd      	mov	sp, r7
 8018df4:	bd80      	pop	{r7, pc}
 8018df6:	bf00      	nop
 8018df8:	20000248 	.word	0x20000248

08018dfc <phOsal_EventCreate>:
//1    return phOsal_InitTickTimer(&phOsal_NullOsSysTickHandler);
    return HAL_InitTick(1);
}

phStatus_t phOsal_EventCreate(phOsal_Event_t *eventHandle, pphOsal_EventObj_t eventObj)
{
 8018dfc:	b580      	push	{r7, lr}
 8018dfe:	b084      	sub	sp, #16
 8018e00:	af00      	add	r7, sp, #0
 8018e02:	6078      	str	r0, [r7, #4]
 8018e04:	6039      	str	r1, [r7, #0]
    uint32_t bEventIndex = 0;
 8018e06:	2300      	movs	r3, #0
 8018e08:	60fb      	str	r3, [r7, #12]

    if ((eventHandle == NULL) || (eventObj == NULL))
 8018e0a:	687b      	ldr	r3, [r7, #4]
 8018e0c:	2b00      	cmp	r3, #0
 8018e0e:	d002      	beq.n	8018e16 <phOsal_EventCreate+0x1a>
 8018e10:	683b      	ldr	r3, [r7, #0]
 8018e12:	2b00      	cmp	r3, #0
 8018e14:	d102      	bne.n	8018e1c <phOsal_EventCreate+0x20>
    {
        return PH_OSAL_ADD_COMPCODE(PH_OSAL_ERROR, PH_COMP_OSAL);
 8018e16:	f24f 0327 	movw	r3, #61479	@ 0xf027
 8018e1a:	e033      	b.n	8018e84 <phOsal_EventCreate+0x88>
    }

    PH_OSAL_CHECK_SUCCESS(phOsal_NullOs_GetFreeIndex(&bEventIndex, gdwEventBitMap, PH_OSAL_CONFIG_MAX_NUM_EVENTS));
 8018e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8018e8c <phOsal_EventCreate+0x90>)
 8018e1e:	6819      	ldr	r1, [r3, #0]
 8018e20:	f107 030c 	add.w	r3, r7, #12
 8018e24:	2205      	movs	r2, #5
 8018e26:	4618      	mov	r0, r3
 8018e28:	f000 f8e2 	bl	8018ff0 <phOsal_NullOs_GetFreeIndex>
 8018e2c:	4603      	mov	r3, r0
 8018e2e:	2b00      	cmp	r3, #0
 8018e30:	d009      	beq.n	8018e46 <phOsal_EventCreate+0x4a>
 8018e32:	4b16      	ldr	r3, [pc, #88]	@ (8018e8c <phOsal_EventCreate+0x90>)
 8018e34:	6819      	ldr	r1, [r3, #0]
 8018e36:	f107 030c 	add.w	r3, r7, #12
 8018e3a:	2205      	movs	r2, #5
 8018e3c:	4618      	mov	r0, r3
 8018e3e:	f000 f8d7 	bl	8018ff0 <phOsal_NullOs_GetFreeIndex>
 8018e42:	4603      	mov	r3, r0
 8018e44:	e01e      	b.n	8018e84 <phOsal_EventCreate+0x88>

    gdwEvents[bEventIndex] = 0;
 8018e46:	68fb      	ldr	r3, [r7, #12]
 8018e48:	4a11      	ldr	r2, [pc, #68]	@ (8018e90 <phOsal_EventCreate+0x94>)
 8018e4a:	2100      	movs	r1, #0
 8018e4c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    gdwEventBitMap |= (1 << bEventIndex);
 8018e50:	68fb      	ldr	r3, [r7, #12]
 8018e52:	2201      	movs	r2, #1
 8018e54:	fa02 f303 	lsl.w	r3, r2, r3
 8018e58:	461a      	mov	r2, r3
 8018e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8018e8c <phOsal_EventCreate+0x90>)
 8018e5c:	681b      	ldr	r3, [r3, #0]
 8018e5e:	4313      	orrs	r3, r2
 8018e60:	4a0a      	ldr	r2, [pc, #40]	@ (8018e8c <phOsal_EventCreate+0x90>)
 8018e62:	6013      	str	r3, [r2, #0]
    *eventHandle = (phOsal_Event_t)(&gdwEvents[bEventIndex]);
 8018e64:	68fb      	ldr	r3, [r7, #12]
 8018e66:	009b      	lsls	r3, r3, #2
 8018e68:	4a09      	ldr	r2, [pc, #36]	@ (8018e90 <phOsal_EventCreate+0x94>)
 8018e6a:	441a      	add	r2, r3
 8018e6c:	687b      	ldr	r3, [r7, #4]
 8018e6e:	601a      	str	r2, [r3, #0]
    eventObj->EventHandle = (phOsal_Event_t)(&gdwEvents[bEventIndex]);
 8018e70:	68fb      	ldr	r3, [r7, #12]
 8018e72:	009b      	lsls	r3, r3, #2
 8018e74:	4a06      	ldr	r2, [pc, #24]	@ (8018e90 <phOsal_EventCreate+0x94>)
 8018e76:	441a      	add	r2, r3
 8018e78:	683b      	ldr	r3, [r7, #0]
 8018e7a:	601a      	str	r2, [r3, #0]
    eventObj->dwEventIndex = bEventIndex;
 8018e7c:	68fa      	ldr	r2, [r7, #12]
 8018e7e:	683b      	ldr	r3, [r7, #0]
 8018e80:	60da      	str	r2, [r3, #12]

    return PH_OSAL_SUCCESS;
 8018e82:	2300      	movs	r3, #0
}
 8018e84:	4618      	mov	r0, r3
 8018e86:	3710      	adds	r7, #16
 8018e88:	46bd      	mov	sp, r7
 8018e8a:	bd80      	pop	{r7, pc}
 8018e8c:	20001890 	.word	0x20001890
 8018e90:	2000187c 	.word	0x2000187c

08018e94 <phOsal_EventPend>:

// RTOS
phStatus_t phOsal_EventPend(volatile phOsal_Event_t * eventHandle, phOsal_EventOpt_t options, phOsal_Ticks_t ticksToWait,
                           phOsal_EventBits_t FlagsToWait, phOsal_EventBits_t *pCurrFlags)
{
 8018e94:	b480      	push	{r7}
 8018e96:	b087      	sub	sp, #28
 8018e98:	af00      	add	r7, sp, #0
 8018e9a:	60f8      	str	r0, [r7, #12]
 8018e9c:	607a      	str	r2, [r7, #4]
 8018e9e:	603b      	str	r3, [r7, #0]
 8018ea0:	460b      	mov	r3, r1
 8018ea2:	72fb      	strb	r3, [r7, #11]
	phStatus_t status;

	/*  */
	if((eventHandle == NULL) || ((*eventHandle) == NULL))
 8018ea4:	68fb      	ldr	r3, [r7, #12]
 8018ea6:	2b00      	cmp	r3, #0
 8018ea8:	d003      	beq.n	8018eb2 <phOsal_EventPend+0x1e>
 8018eaa:	68fb      	ldr	r3, [r7, #12]
 8018eac:	681b      	ldr	r3, [r3, #0]
 8018eae:	2b00      	cmp	r3, #0
 8018eb0:	d102      	bne.n	8018eb8 <phOsal_EventPend+0x24>
	{
	    return PH_OSAL_ADD_COMPCODE(PH_OSAL_ERROR, PH_COMP_OSAL);
 8018eb2:	f24f 0327 	movw	r3, #61479	@ 0xf027
 8018eb6:	e02e      	b.n	8018f16 <phOsal_EventPend+0x82>
	}

	status = PH_OSAL_IO_TIMEOUT; // 
 8018eb8:	2301      	movs	r3, #1
 8018eba:	82fb      	strh	r3, [r7, #22]
	    phOsal_Sleep();
	}
	#endif          //1

	//dd1    phOsal_StopTickTimer();
	gbWaitTimedOut = 0;		// 
 8018ebc:	4b19      	ldr	r3, [pc, #100]	@ (8018f24 <phOsal_EventPend+0x90>)
 8018ebe:	2200      	movs	r2, #0
 8018ec0:	701a      	strb	r2, [r3, #0]

	//dd1    phOsal_EnterCriticalSection();

	/*  */
	if (pCurrFlags != NULL)
 8018ec2:	6a3b      	ldr	r3, [r7, #32]
 8018ec4:	2b00      	cmp	r3, #0
 8018ec6:	d004      	beq.n	8018ed2 <phOsal_EventPend+0x3e>
	{
	    *pCurrFlags = (*((uint32_t *)(*eventHandle)));
 8018ec8:	68fb      	ldr	r3, [r7, #12]
 8018eca:	681b      	ldr	r3, [r3, #0]
 8018ecc:	681a      	ldr	r2, [r3, #0]
 8018ece:	6a3b      	ldr	r3, [r7, #32]
 8018ed0:	601a      	str	r2, [r3, #0]
	}

	/*  */
	if (options & E_OS_EVENT_OPT_PEND_CLEAR_ON_EXIT)
 8018ed2:	7afb      	ldrb	r3, [r7, #11]
 8018ed4:	f003 0304 	and.w	r3, r3, #4
 8018ed8:	2b00      	cmp	r3, #0
 8018eda:	d00a      	beq.n	8018ef2 <phOsal_EventPend+0x5e>
	{
	    (*((uint32_t *)(*eventHandle))) &= (~(FlagsToWait & (*((uint32_t *)(*eventHandle)))));
 8018edc:	68fb      	ldr	r3, [r7, #12]
 8018ede:	681b      	ldr	r3, [r3, #0]
 8018ee0:	681a      	ldr	r2, [r3, #0]
 8018ee2:	683b      	ldr	r3, [r7, #0]
 8018ee4:	4013      	ands	r3, r2
 8018ee6:	43d9      	mvns	r1, r3
 8018ee8:	68fb      	ldr	r3, [r7, #12]
 8018eea:	681b      	ldr	r3, [r3, #0]
 8018eec:	681a      	ldr	r2, [r3, #0]
 8018eee:	400a      	ands	r2, r1
 8018ef0:	601a      	str	r2, [r3, #0]
	}
	//dd1    phOsal_ExitCriticalSection();

	return PH_OSAL_ADD_COMPCODE(status, PH_COMP_OSAL);
 8018ef2:	8afb      	ldrh	r3, [r7, #22]
 8018ef4:	2b00      	cmp	r3, #0
 8018ef6:	d00d      	beq.n	8018f14 <phOsal_EventPend+0x80>
 8018ef8:	8afb      	ldrh	r3, [r7, #22]
 8018efa:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8018efe:	2b00      	cmp	r3, #0
 8018f00:	d108      	bne.n	8018f14 <phOsal_EventPend+0x80>
 8018f02:	8afb      	ldrh	r3, [r7, #22]
 8018f04:	b2db      	uxtb	r3, r3
 8018f06:	b29b      	uxth	r3, r3
 8018f08:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8018f0c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8018f10:	b29b      	uxth	r3, r3
 8018f12:	e000      	b.n	8018f16 <phOsal_EventPend+0x82>
 8018f14:	8afb      	ldrh	r3, [r7, #22]
}
 8018f16:	4618      	mov	r0, r3
 8018f18:	371c      	adds	r7, #28
 8018f1a:	46bd      	mov	sp, r7
 8018f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f20:	4770      	bx	lr
 8018f22:	bf00      	nop
 8018f24:	20001878 	.word	0x20001878

08018f28 <phOsal_EventPost>:

phStatus_t phOsal_EventPost(phOsal_Event_t * eventHandle, phOsal_EventOpt_t options, phOsal_EventBits_t FlagsToPost,
    phOsal_EventBits_t *pCurrFlags)
{
 8018f28:	b580      	push	{r7, lr}
 8018f2a:	b084      	sub	sp, #16
 8018f2c:	af00      	add	r7, sp, #0
 8018f2e:	60f8      	str	r0, [r7, #12]
 8018f30:	607a      	str	r2, [r7, #4]
 8018f32:	603b      	str	r3, [r7, #0]
 8018f34:	460b      	mov	r3, r1
 8018f36:	72fb      	strb	r3, [r7, #11]
	printf("POST: 0x%08lX\r\n", FlagsToPost);  // 
 8018f38:	6879      	ldr	r1, [r7, #4]
 8018f3a:	4815      	ldr	r0, [pc, #84]	@ (8018f90 <phOsal_EventPost+0x68>)
 8018f3c:	f005 fe42 	bl	801ebc4 <iprintf>

    if((eventHandle == NULL) || ((*eventHandle) == NULL))
 8018f40:	68fb      	ldr	r3, [r7, #12]
 8018f42:	2b00      	cmp	r3, #0
 8018f44:	d003      	beq.n	8018f4e <phOsal_EventPost+0x26>
 8018f46:	68fb      	ldr	r3, [r7, #12]
 8018f48:	681b      	ldr	r3, [r3, #0]
 8018f4a:	2b00      	cmp	r3, #0
 8018f4c:	d105      	bne.n	8018f5a <phOsal_EventPost+0x32>
    {
    	printf("POST NULL\r\n");  // 
 8018f4e:	4811      	ldr	r0, [pc, #68]	@ (8018f94 <phOsal_EventPost+0x6c>)
 8018f50:	f005 fea8 	bl	801eca4 <puts>
        return PH_OSAL_ADD_COMPCODE(PH_OSAL_ERROR, PH_COMP_OSAL);
 8018f54:	f24f 0327 	movw	r3, #61479	@ 0xf027
 8018f58:	e016      	b.n	8018f88 <phOsal_EventPost+0x60>
    }

    /* Enter Critical Section */
    phOsal_EnterCriticalSection();
 8018f5a:	f000 f879 	bl	8019050 <phOsal_EnterCriticalSection>

    /* Set the events. */
    (*((uint32_t *)(*eventHandle))) |= FlagsToPost;
 8018f5e:	68fb      	ldr	r3, [r7, #12]
 8018f60:	681b      	ldr	r3, [r3, #0]
 8018f62:	6819      	ldr	r1, [r3, #0]
 8018f64:	68fb      	ldr	r3, [r7, #12]
 8018f66:	681b      	ldr	r3, [r3, #0]
 8018f68:	687a      	ldr	r2, [r7, #4]
 8018f6a:	430a      	orrs	r2, r1
 8018f6c:	601a      	str	r2, [r3, #0]

    if (pCurrFlags != NULL)
 8018f6e:	683b      	ldr	r3, [r7, #0]
 8018f70:	2b00      	cmp	r3, #0
 8018f72:	d004      	beq.n	8018f7e <phOsal_EventPost+0x56>
    {
        *pCurrFlags = (*((uint32_t *)(*eventHandle)));
 8018f74:	68fb      	ldr	r3, [r7, #12]
 8018f76:	681b      	ldr	r3, [r3, #0]
 8018f78:	681a      	ldr	r2, [r3, #0]
 8018f7a:	683b      	ldr	r3, [r7, #0]
 8018f7c:	601a      	str	r2, [r3, #0]
    }

    /* Exit Critical Section */
    phOsal_ExitCriticalSection();
 8018f7e:	f000 f86f 	bl	8019060 <phOsal_ExitCriticalSection>

    phOsal_WakeUp();
 8018f82:	f000 f875 	bl	8019070 <phOsal_WakeUp>

    return PH_OSAL_SUCCESS;
 8018f86:	2300      	movs	r3, #0

}
 8018f88:	4618      	mov	r0, r3
 8018f8a:	3710      	adds	r7, #16
 8018f8c:	46bd      	mov	sp, r7
 8018f8e:	bd80      	pop	{r7, pc}
 8018f90:	08021610 	.word	0x08021610
 8018f94:	08021620 	.word	0x08021620

08018f98 <phOsal_EventClear>:

phStatus_t phOsal_EventClear(phOsal_Event_t * eventHandle, phOsal_EventOpt_t options, phOsal_EventBits_t FlagsToClear,
    phOsal_EventBits_t *pCurrFlags)
{
 8018f98:	b580      	push	{r7, lr}
 8018f9a:	b084      	sub	sp, #16
 8018f9c:	af00      	add	r7, sp, #0
 8018f9e:	60f8      	str	r0, [r7, #12]
 8018fa0:	607a      	str	r2, [r7, #4]
 8018fa2:	603b      	str	r3, [r7, #0]
 8018fa4:	460b      	mov	r3, r1
 8018fa6:	72fb      	strb	r3, [r7, #11]
    if((eventHandle == NULL) || ((*eventHandle) == NULL))
 8018fa8:	68fb      	ldr	r3, [r7, #12]
 8018faa:	2b00      	cmp	r3, #0
 8018fac:	d003      	beq.n	8018fb6 <phOsal_EventClear+0x1e>
 8018fae:	68fb      	ldr	r3, [r7, #12]
 8018fb0:	681b      	ldr	r3, [r3, #0]
 8018fb2:	2b00      	cmp	r3, #0
 8018fb4:	d102      	bne.n	8018fbc <phOsal_EventClear+0x24>
    {
        return PH_OSAL_ADD_COMPCODE(PH_OSAL_ERROR, PH_COMP_OSAL);
 8018fb6:	f24f 0327 	movw	r3, #61479	@ 0xf027
 8018fba:	e015      	b.n	8018fe8 <phOsal_EventClear+0x50>
    }

    /* Enter Critical Section */
    phOsal_EnterCriticalSection();
 8018fbc:	f000 f848 	bl	8019050 <phOsal_EnterCriticalSection>

    if (pCurrFlags != NULL)
 8018fc0:	683b      	ldr	r3, [r7, #0]
 8018fc2:	2b00      	cmp	r3, #0
 8018fc4:	d004      	beq.n	8018fd0 <phOsal_EventClear+0x38>
    {
        *pCurrFlags = (*((uint32_t *)(*eventHandle)));
 8018fc6:	68fb      	ldr	r3, [r7, #12]
 8018fc8:	681b      	ldr	r3, [r3, #0]
 8018fca:	681a      	ldr	r2, [r3, #0]
 8018fcc:	683b      	ldr	r3, [r7, #0]
 8018fce:	601a      	str	r2, [r3, #0]
    }

    (*((uint32_t *)(*eventHandle))) &= (~FlagsToClear);
 8018fd0:	68fb      	ldr	r3, [r7, #12]
 8018fd2:	681b      	ldr	r3, [r3, #0]
 8018fd4:	6819      	ldr	r1, [r3, #0]
 8018fd6:	687b      	ldr	r3, [r7, #4]
 8018fd8:	43da      	mvns	r2, r3
 8018fda:	68fb      	ldr	r3, [r7, #12]
 8018fdc:	681b      	ldr	r3, [r3, #0]
 8018fde:	400a      	ands	r2, r1
 8018fe0:	601a      	str	r2, [r3, #0]

    /* Exit Critical Section. */
    phOsal_ExitCriticalSection();
 8018fe2:	f000 f83d 	bl	8019060 <phOsal_ExitCriticalSection>

    return PH_OSAL_SUCCESS;
 8018fe6:	2300      	movs	r3, #0
}
 8018fe8:	4618      	mov	r0, r3
 8018fea:	3710      	adds	r7, #16
 8018fec:	46bd      	mov	sp, r7
 8018fee:	bd80      	pop	{r7, pc}

08018ff0 <phOsal_NullOs_GetFreeIndex>:
{
    return (PH_OSAL_UNSUPPORTED_COMMAND | PH_COMP_OSAL);
}

static phStatus_t phOsal_NullOs_GetFreeIndex(uint32_t * dwFreeIndex, uint32_t dwBitMap, uint32_t dwMaxLimit)
{
 8018ff0:	b480      	push	{r7}
 8018ff2:	b087      	sub	sp, #28
 8018ff4:	af00      	add	r7, sp, #0
 8018ff6:	60f8      	str	r0, [r7, #12]
 8018ff8:	60b9      	str	r1, [r7, #8]
 8018ffa:	607a      	str	r2, [r7, #4]
    phStatus_t status;

    (*dwFreeIndex) = 0;
 8018ffc:	68fb      	ldr	r3, [r7, #12]
 8018ffe:	2200      	movs	r2, #0
 8019000:	601a      	str	r2, [r3, #0]

    while(((1 << (*dwFreeIndex)) & dwBitMap) && ((*dwFreeIndex) < dwMaxLimit))
 8019002:	e004      	b.n	801900e <phOsal_NullOs_GetFreeIndex+0x1e>
    {
        (*dwFreeIndex)++;
 8019004:	68fb      	ldr	r3, [r7, #12]
 8019006:	681b      	ldr	r3, [r3, #0]
 8019008:	1c5a      	adds	r2, r3, #1
 801900a:	68fb      	ldr	r3, [r7, #12]
 801900c:	601a      	str	r2, [r3, #0]
    while(((1 << (*dwFreeIndex)) & dwBitMap) && ((*dwFreeIndex) < dwMaxLimit))
 801900e:	68fb      	ldr	r3, [r7, #12]
 8019010:	681b      	ldr	r3, [r3, #0]
 8019012:	2201      	movs	r2, #1
 8019014:	fa02 f303 	lsl.w	r3, r2, r3
 8019018:	461a      	mov	r2, r3
 801901a:	68bb      	ldr	r3, [r7, #8]
 801901c:	4013      	ands	r3, r2
 801901e:	2b00      	cmp	r3, #0
 8019020:	d004      	beq.n	801902c <phOsal_NullOs_GetFreeIndex+0x3c>
 8019022:	68fb      	ldr	r3, [r7, #12]
 8019024:	681b      	ldr	r3, [r3, #0]
 8019026:	687a      	ldr	r2, [r7, #4]
 8019028:	429a      	cmp	r2, r3
 801902a:	d8eb      	bhi.n	8019004 <phOsal_NullOs_GetFreeIndex+0x14>
    }

    if (*dwFreeIndex == dwMaxLimit)
 801902c:	68fb      	ldr	r3, [r7, #12]
 801902e:	681b      	ldr	r3, [r3, #0]
 8019030:	687a      	ldr	r2, [r7, #4]
 8019032:	429a      	cmp	r2, r3
 8019034:	d103      	bne.n	801903e <phOsal_NullOs_GetFreeIndex+0x4e>
    {
        status = (PH_OSAL_ERROR | PH_COMP_OSAL);
 8019036:	f24f 0327 	movw	r3, #61479	@ 0xf027
 801903a:	82fb      	strh	r3, [r7, #22]
 801903c:	e001      	b.n	8019042 <phOsal_NullOs_GetFreeIndex+0x52>
    }
    else
    {
        status = PH_OSAL_SUCCESS;
 801903e:	2300      	movs	r3, #0
 8019040:	82fb      	strh	r3, [r7, #22]
    }

    return status;
 8019042:	8afb      	ldrh	r3, [r7, #22]
}
 8019044:	4618      	mov	r0, r3
 8019046:	371c      	adds	r7, #28
 8019048:	46bd      	mov	sp, r7
 801904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801904e:	4770      	bx	lr

08019050 <phOsal_EnterCriticalSection>:

    return PH_OSAL_SUCCESS;
}

void phOsal_EnterCriticalSection(void)
{
 8019050:	b480      	push	{r7}
 8019052:	af00      	add	r7, sp, #0
    __DISABLE_IRQ();
 8019054:	b672      	cpsid	i
}
 8019056:	bf00      	nop
 8019058:	46bd      	mov	sp, r7
 801905a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801905e:	4770      	bx	lr

08019060 <phOsal_ExitCriticalSection>:

void phOsal_ExitCriticalSection(void)
{
 8019060:	b480      	push	{r7}
 8019062:	af00      	add	r7, sp, #0
    __ENABLE_IRQ();
 8019064:	b662      	cpsie	i
}
 8019066:	bf00      	nop
 8019068:	46bd      	mov	sp, r7
 801906a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801906e:	4770      	bx	lr

08019070 <phOsal_WakeUp>:
    // __WFE();
    for(volatile int i = 0; i < 1000; i++);
}

void phOsal_WakeUp(void)
{
 8019070:	b480      	push	{r7}
 8019072:	af00      	add	r7, sp, #0
    __SEV();
 8019074:	bf40      	sev
}
 8019076:	bf00      	nop
 8019078:	46bd      	mov	sp, r7
 801907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801907e:	4770      	bx	lr

08019080 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8019080:	b580      	push	{r7, lr}
 8019082:	b082      	sub	sp, #8
 8019084:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8019086:	2300      	movs	r3, #0
 8019088:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801908a:	2003      	movs	r0, #3
 801908c:	f000 f960 	bl	8019350 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8019090:	2001      	movs	r0, #1
 8019092:	f000 f80d 	bl	80190b0 <HAL_InitTick>
 8019096:	4603      	mov	r3, r0
 8019098:	2b00      	cmp	r3, #0
 801909a:	d002      	beq.n	80190a2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 801909c:	2301      	movs	r3, #1
 801909e:	71fb      	strb	r3, [r7, #7]
 80190a0:	e001      	b.n	80190a6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80190a2:	f7e8 f8e7 	bl	8001274 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80190a6:	79fb      	ldrb	r3, [r7, #7]
}
 80190a8:	4618      	mov	r0, r3
 80190aa:	3708      	adds	r7, #8
 80190ac:	46bd      	mov	sp, r7
 80190ae:	bd80      	pop	{r7, pc}

080190b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80190b0:	b580      	push	{r7, lr}
 80190b2:	b084      	sub	sp, #16
 80190b4:	af00      	add	r7, sp, #0
 80190b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80190b8:	2300      	movs	r3, #0
 80190ba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80190bc:	4b17      	ldr	r3, [pc, #92]	@ (801911c <HAL_InitTick+0x6c>)
 80190be:	781b      	ldrb	r3, [r3, #0]
 80190c0:	2b00      	cmp	r3, #0
 80190c2:	d023      	beq.n	801910c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80190c4:	4b16      	ldr	r3, [pc, #88]	@ (8019120 <HAL_InitTick+0x70>)
 80190c6:	681a      	ldr	r2, [r3, #0]
 80190c8:	4b14      	ldr	r3, [pc, #80]	@ (801911c <HAL_InitTick+0x6c>)
 80190ca:	781b      	ldrb	r3, [r3, #0]
 80190cc:	4619      	mov	r1, r3
 80190ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80190d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80190d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80190da:	4618      	mov	r0, r3
 80190dc:	f000 f96d 	bl	80193ba <HAL_SYSTICK_Config>
 80190e0:	4603      	mov	r3, r0
 80190e2:	2b00      	cmp	r3, #0
 80190e4:	d10f      	bne.n	8019106 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80190e6:	687b      	ldr	r3, [r7, #4]
 80190e8:	2b0f      	cmp	r3, #15
 80190ea:	d809      	bhi.n	8019100 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80190ec:	2200      	movs	r2, #0
 80190ee:	6879      	ldr	r1, [r7, #4]
 80190f0:	f04f 30ff 	mov.w	r0, #4294967295
 80190f4:	f000 f937 	bl	8019366 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80190f8:	4a0a      	ldr	r2, [pc, #40]	@ (8019124 <HAL_InitTick+0x74>)
 80190fa:	687b      	ldr	r3, [r7, #4]
 80190fc:	6013      	str	r3, [r2, #0]
 80190fe:	e007      	b.n	8019110 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8019100:	2301      	movs	r3, #1
 8019102:	73fb      	strb	r3, [r7, #15]
 8019104:	e004      	b.n	8019110 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8019106:	2301      	movs	r3, #1
 8019108:	73fb      	strb	r3, [r7, #15]
 801910a:	e001      	b.n	8019110 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 801910c:	2301      	movs	r3, #1
 801910e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8019110:	7bfb      	ldrb	r3, [r7, #15]
}
 8019112:	4618      	mov	r0, r3
 8019114:	3710      	adds	r7, #16
 8019116:	46bd      	mov	sp, r7
 8019118:	bd80      	pop	{r7, pc}
 801911a:	bf00      	nop
 801911c:	20000060 	.word	0x20000060
 8019120:	20000000 	.word	0x20000000
 8019124:	2000005c 	.word	0x2000005c

08019128 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8019128:	b480      	push	{r7}
 801912a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 801912c:	4b06      	ldr	r3, [pc, #24]	@ (8019148 <HAL_IncTick+0x20>)
 801912e:	781b      	ldrb	r3, [r3, #0]
 8019130:	461a      	mov	r2, r3
 8019132:	4b06      	ldr	r3, [pc, #24]	@ (801914c <HAL_IncTick+0x24>)
 8019134:	681b      	ldr	r3, [r3, #0]
 8019136:	4413      	add	r3, r2
 8019138:	4a04      	ldr	r2, [pc, #16]	@ (801914c <HAL_IncTick+0x24>)
 801913a:	6013      	str	r3, [r2, #0]
}
 801913c:	bf00      	nop
 801913e:	46bd      	mov	sp, r7
 8019140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019144:	4770      	bx	lr
 8019146:	bf00      	nop
 8019148:	20000060 	.word	0x20000060
 801914c:	20001894 	.word	0x20001894

08019150 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8019150:	b480      	push	{r7}
 8019152:	af00      	add	r7, sp, #0
  return uwTick;
 8019154:	4b03      	ldr	r3, [pc, #12]	@ (8019164 <HAL_GetTick+0x14>)
 8019156:	681b      	ldr	r3, [r3, #0]
}
 8019158:	4618      	mov	r0, r3
 801915a:	46bd      	mov	sp, r7
 801915c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019160:	4770      	bx	lr
 8019162:	bf00      	nop
 8019164:	20001894 	.word	0x20001894

08019168 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8019168:	b580      	push	{r7, lr}
 801916a:	b084      	sub	sp, #16
 801916c:	af00      	add	r7, sp, #0
 801916e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8019170:	f7ff ffee 	bl	8019150 <HAL_GetTick>
 8019174:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8019176:	687b      	ldr	r3, [r7, #4]
 8019178:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 801917a:	68fb      	ldr	r3, [r7, #12]
 801917c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019180:	d005      	beq.n	801918e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8019182:	4b0a      	ldr	r3, [pc, #40]	@ (80191ac <HAL_Delay+0x44>)
 8019184:	781b      	ldrb	r3, [r3, #0]
 8019186:	461a      	mov	r2, r3
 8019188:	68fb      	ldr	r3, [r7, #12]
 801918a:	4413      	add	r3, r2
 801918c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 801918e:	bf00      	nop
 8019190:	f7ff ffde 	bl	8019150 <HAL_GetTick>
 8019194:	4602      	mov	r2, r0
 8019196:	68bb      	ldr	r3, [r7, #8]
 8019198:	1ad3      	subs	r3, r2, r3
 801919a:	68fa      	ldr	r2, [r7, #12]
 801919c:	429a      	cmp	r2, r3
 801919e:	d8f7      	bhi.n	8019190 <HAL_Delay+0x28>
  {
  }
}
 80191a0:	bf00      	nop
 80191a2:	bf00      	nop
 80191a4:	3710      	adds	r7, #16
 80191a6:	46bd      	mov	sp, r7
 80191a8:	bd80      	pop	{r7, pc}
 80191aa:	bf00      	nop
 80191ac:	20000060 	.word	0x20000060

080191b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80191b0:	b480      	push	{r7}
 80191b2:	b085      	sub	sp, #20
 80191b4:	af00      	add	r7, sp, #0
 80191b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80191b8:	687b      	ldr	r3, [r7, #4]
 80191ba:	f003 0307 	and.w	r3, r3, #7
 80191be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80191c0:	4b0c      	ldr	r3, [pc, #48]	@ (80191f4 <__NVIC_SetPriorityGrouping+0x44>)
 80191c2:	68db      	ldr	r3, [r3, #12]
 80191c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80191c6:	68ba      	ldr	r2, [r7, #8]
 80191c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80191cc:	4013      	ands	r3, r2
 80191ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80191d0:	68fb      	ldr	r3, [r7, #12]
 80191d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80191d4:	68bb      	ldr	r3, [r7, #8]
 80191d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80191d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80191dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80191e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80191e2:	4a04      	ldr	r2, [pc, #16]	@ (80191f4 <__NVIC_SetPriorityGrouping+0x44>)
 80191e4:	68bb      	ldr	r3, [r7, #8]
 80191e6:	60d3      	str	r3, [r2, #12]
}
 80191e8:	bf00      	nop
 80191ea:	3714      	adds	r7, #20
 80191ec:	46bd      	mov	sp, r7
 80191ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80191f2:	4770      	bx	lr
 80191f4:	e000ed00 	.word	0xe000ed00

080191f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80191f8:	b480      	push	{r7}
 80191fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80191fc:	4b04      	ldr	r3, [pc, #16]	@ (8019210 <__NVIC_GetPriorityGrouping+0x18>)
 80191fe:	68db      	ldr	r3, [r3, #12]
 8019200:	0a1b      	lsrs	r3, r3, #8
 8019202:	f003 0307 	and.w	r3, r3, #7
}
 8019206:	4618      	mov	r0, r3
 8019208:	46bd      	mov	sp, r7
 801920a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801920e:	4770      	bx	lr
 8019210:	e000ed00 	.word	0xe000ed00

08019214 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8019214:	b480      	push	{r7}
 8019216:	b083      	sub	sp, #12
 8019218:	af00      	add	r7, sp, #0
 801921a:	4603      	mov	r3, r0
 801921c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801921e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019222:	2b00      	cmp	r3, #0
 8019224:	db0b      	blt.n	801923e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8019226:	79fb      	ldrb	r3, [r7, #7]
 8019228:	f003 021f 	and.w	r2, r3, #31
 801922c:	4907      	ldr	r1, [pc, #28]	@ (801924c <__NVIC_EnableIRQ+0x38>)
 801922e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019232:	095b      	lsrs	r3, r3, #5
 8019234:	2001      	movs	r0, #1
 8019236:	fa00 f202 	lsl.w	r2, r0, r2
 801923a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 801923e:	bf00      	nop
 8019240:	370c      	adds	r7, #12
 8019242:	46bd      	mov	sp, r7
 8019244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019248:	4770      	bx	lr
 801924a:	bf00      	nop
 801924c:	e000e100 	.word	0xe000e100

08019250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8019250:	b480      	push	{r7}
 8019252:	b083      	sub	sp, #12
 8019254:	af00      	add	r7, sp, #0
 8019256:	4603      	mov	r3, r0
 8019258:	6039      	str	r1, [r7, #0]
 801925a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801925c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019260:	2b00      	cmp	r3, #0
 8019262:	db0a      	blt.n	801927a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8019264:	683b      	ldr	r3, [r7, #0]
 8019266:	b2da      	uxtb	r2, r3
 8019268:	490c      	ldr	r1, [pc, #48]	@ (801929c <__NVIC_SetPriority+0x4c>)
 801926a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801926e:	0112      	lsls	r2, r2, #4
 8019270:	b2d2      	uxtb	r2, r2
 8019272:	440b      	add	r3, r1
 8019274:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8019278:	e00a      	b.n	8019290 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801927a:	683b      	ldr	r3, [r7, #0]
 801927c:	b2da      	uxtb	r2, r3
 801927e:	4908      	ldr	r1, [pc, #32]	@ (80192a0 <__NVIC_SetPriority+0x50>)
 8019280:	79fb      	ldrb	r3, [r7, #7]
 8019282:	f003 030f 	and.w	r3, r3, #15
 8019286:	3b04      	subs	r3, #4
 8019288:	0112      	lsls	r2, r2, #4
 801928a:	b2d2      	uxtb	r2, r2
 801928c:	440b      	add	r3, r1
 801928e:	761a      	strb	r2, [r3, #24]
}
 8019290:	bf00      	nop
 8019292:	370c      	adds	r7, #12
 8019294:	46bd      	mov	sp, r7
 8019296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801929a:	4770      	bx	lr
 801929c:	e000e100 	.word	0xe000e100
 80192a0:	e000ed00 	.word	0xe000ed00

080192a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80192a4:	b480      	push	{r7}
 80192a6:	b089      	sub	sp, #36	@ 0x24
 80192a8:	af00      	add	r7, sp, #0
 80192aa:	60f8      	str	r0, [r7, #12]
 80192ac:	60b9      	str	r1, [r7, #8]
 80192ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80192b0:	68fb      	ldr	r3, [r7, #12]
 80192b2:	f003 0307 	and.w	r3, r3, #7
 80192b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80192b8:	69fb      	ldr	r3, [r7, #28]
 80192ba:	f1c3 0307 	rsb	r3, r3, #7
 80192be:	2b04      	cmp	r3, #4
 80192c0:	bf28      	it	cs
 80192c2:	2304      	movcs	r3, #4
 80192c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80192c6:	69fb      	ldr	r3, [r7, #28]
 80192c8:	3304      	adds	r3, #4
 80192ca:	2b06      	cmp	r3, #6
 80192cc:	d902      	bls.n	80192d4 <NVIC_EncodePriority+0x30>
 80192ce:	69fb      	ldr	r3, [r7, #28]
 80192d0:	3b03      	subs	r3, #3
 80192d2:	e000      	b.n	80192d6 <NVIC_EncodePriority+0x32>
 80192d4:	2300      	movs	r3, #0
 80192d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80192d8:	f04f 32ff 	mov.w	r2, #4294967295
 80192dc:	69bb      	ldr	r3, [r7, #24]
 80192de:	fa02 f303 	lsl.w	r3, r2, r3
 80192e2:	43da      	mvns	r2, r3
 80192e4:	68bb      	ldr	r3, [r7, #8]
 80192e6:	401a      	ands	r2, r3
 80192e8:	697b      	ldr	r3, [r7, #20]
 80192ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80192ec:	f04f 31ff 	mov.w	r1, #4294967295
 80192f0:	697b      	ldr	r3, [r7, #20]
 80192f2:	fa01 f303 	lsl.w	r3, r1, r3
 80192f6:	43d9      	mvns	r1, r3
 80192f8:	687b      	ldr	r3, [r7, #4]
 80192fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80192fc:	4313      	orrs	r3, r2
         );
}
 80192fe:	4618      	mov	r0, r3
 8019300:	3724      	adds	r7, #36	@ 0x24
 8019302:	46bd      	mov	sp, r7
 8019304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019308:	4770      	bx	lr
	...

0801930c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 801930c:	b580      	push	{r7, lr}
 801930e:	b082      	sub	sp, #8
 8019310:	af00      	add	r7, sp, #0
 8019312:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8019314:	687b      	ldr	r3, [r7, #4]
 8019316:	3b01      	subs	r3, #1
 8019318:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801931c:	d301      	bcc.n	8019322 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 801931e:	2301      	movs	r3, #1
 8019320:	e00f      	b.n	8019342 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8019322:	4a0a      	ldr	r2, [pc, #40]	@ (801934c <SysTick_Config+0x40>)
 8019324:	687b      	ldr	r3, [r7, #4]
 8019326:	3b01      	subs	r3, #1
 8019328:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 801932a:	210f      	movs	r1, #15
 801932c:	f04f 30ff 	mov.w	r0, #4294967295
 8019330:	f7ff ff8e 	bl	8019250 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8019334:	4b05      	ldr	r3, [pc, #20]	@ (801934c <SysTick_Config+0x40>)
 8019336:	2200      	movs	r2, #0
 8019338:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801933a:	4b04      	ldr	r3, [pc, #16]	@ (801934c <SysTick_Config+0x40>)
 801933c:	2207      	movs	r2, #7
 801933e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8019340:	2300      	movs	r3, #0
}
 8019342:	4618      	mov	r0, r3
 8019344:	3708      	adds	r7, #8
 8019346:	46bd      	mov	sp, r7
 8019348:	bd80      	pop	{r7, pc}
 801934a:	bf00      	nop
 801934c:	e000e010 	.word	0xe000e010

08019350 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8019350:	b580      	push	{r7, lr}
 8019352:	b082      	sub	sp, #8
 8019354:	af00      	add	r7, sp, #0
 8019356:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8019358:	6878      	ldr	r0, [r7, #4]
 801935a:	f7ff ff29 	bl	80191b0 <__NVIC_SetPriorityGrouping>
}
 801935e:	bf00      	nop
 8019360:	3708      	adds	r7, #8
 8019362:	46bd      	mov	sp, r7
 8019364:	bd80      	pop	{r7, pc}

08019366 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8019366:	b580      	push	{r7, lr}
 8019368:	b086      	sub	sp, #24
 801936a:	af00      	add	r7, sp, #0
 801936c:	4603      	mov	r3, r0
 801936e:	60b9      	str	r1, [r7, #8]
 8019370:	607a      	str	r2, [r7, #4]
 8019372:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8019374:	2300      	movs	r3, #0
 8019376:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8019378:	f7ff ff3e 	bl	80191f8 <__NVIC_GetPriorityGrouping>
 801937c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 801937e:	687a      	ldr	r2, [r7, #4]
 8019380:	68b9      	ldr	r1, [r7, #8]
 8019382:	6978      	ldr	r0, [r7, #20]
 8019384:	f7ff ff8e 	bl	80192a4 <NVIC_EncodePriority>
 8019388:	4602      	mov	r2, r0
 801938a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801938e:	4611      	mov	r1, r2
 8019390:	4618      	mov	r0, r3
 8019392:	f7ff ff5d 	bl	8019250 <__NVIC_SetPriority>
}
 8019396:	bf00      	nop
 8019398:	3718      	adds	r7, #24
 801939a:	46bd      	mov	sp, r7
 801939c:	bd80      	pop	{r7, pc}

0801939e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801939e:	b580      	push	{r7, lr}
 80193a0:	b082      	sub	sp, #8
 80193a2:	af00      	add	r7, sp, #0
 80193a4:	4603      	mov	r3, r0
 80193a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80193a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80193ac:	4618      	mov	r0, r3
 80193ae:	f7ff ff31 	bl	8019214 <__NVIC_EnableIRQ>
}
 80193b2:	bf00      	nop
 80193b4:	3708      	adds	r7, #8
 80193b6:	46bd      	mov	sp, r7
 80193b8:	bd80      	pop	{r7, pc}

080193ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80193ba:	b580      	push	{r7, lr}
 80193bc:	b082      	sub	sp, #8
 80193be:	af00      	add	r7, sp, #0
 80193c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80193c2:	6878      	ldr	r0, [r7, #4]
 80193c4:	f7ff ffa2 	bl	801930c <SysTick_Config>
 80193c8:	4603      	mov	r3, r0
}
 80193ca:	4618      	mov	r0, r3
 80193cc:	3708      	adds	r7, #8
 80193ce:	46bd      	mov	sp, r7
 80193d0:	bd80      	pop	{r7, pc}

080193d2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80193d2:	b480      	push	{r7}
 80193d4:	b085      	sub	sp, #20
 80193d6:	af00      	add	r7, sp, #0
 80193d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80193da:	2300      	movs	r3, #0
 80193dc:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80193de:	687b      	ldr	r3, [r7, #4]
 80193e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80193e4:	b2db      	uxtb	r3, r3
 80193e6:	2b02      	cmp	r3, #2
 80193e8:	d008      	beq.n	80193fc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80193ea:	687b      	ldr	r3, [r7, #4]
 80193ec:	2204      	movs	r2, #4
 80193ee:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80193f0:	687b      	ldr	r3, [r7, #4]
 80193f2:	2200      	movs	r2, #0
 80193f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80193f8:	2301      	movs	r3, #1
 80193fa:	e022      	b.n	8019442 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80193fc:	687b      	ldr	r3, [r7, #4]
 80193fe:	681b      	ldr	r3, [r3, #0]
 8019400:	681a      	ldr	r2, [r3, #0]
 8019402:	687b      	ldr	r3, [r7, #4]
 8019404:	681b      	ldr	r3, [r3, #0]
 8019406:	f022 020e 	bic.w	r2, r2, #14
 801940a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 801940c:	687b      	ldr	r3, [r7, #4]
 801940e:	681b      	ldr	r3, [r3, #0]
 8019410:	681a      	ldr	r2, [r3, #0]
 8019412:	687b      	ldr	r3, [r7, #4]
 8019414:	681b      	ldr	r3, [r3, #0]
 8019416:	f022 0201 	bic.w	r2, r2, #1
 801941a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 801941c:	687b      	ldr	r3, [r7, #4]
 801941e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019420:	f003 021c 	and.w	r2, r3, #28
 8019424:	687b      	ldr	r3, [r7, #4]
 8019426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019428:	2101      	movs	r1, #1
 801942a:	fa01 f202 	lsl.w	r2, r1, r2
 801942e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8019430:	687b      	ldr	r3, [r7, #4]
 8019432:	2201      	movs	r2, #1
 8019434:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8019438:	687b      	ldr	r3, [r7, #4]
 801943a:	2200      	movs	r2, #0
 801943c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8019440:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8019442:	4618      	mov	r0, r3
 8019444:	3714      	adds	r7, #20
 8019446:	46bd      	mov	sp, r7
 8019448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801944c:	4770      	bx	lr

0801944e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 801944e:	b580      	push	{r7, lr}
 8019450:	b084      	sub	sp, #16
 8019452:	af00      	add	r7, sp, #0
 8019454:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8019456:	2300      	movs	r3, #0
 8019458:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 801945a:	687b      	ldr	r3, [r7, #4]
 801945c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8019460:	b2db      	uxtb	r3, r3
 8019462:	2b02      	cmp	r3, #2
 8019464:	d005      	beq.n	8019472 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8019466:	687b      	ldr	r3, [r7, #4]
 8019468:	2204      	movs	r2, #4
 801946a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 801946c:	2301      	movs	r3, #1
 801946e:	73fb      	strb	r3, [r7, #15]
 8019470:	e029      	b.n	80194c6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8019472:	687b      	ldr	r3, [r7, #4]
 8019474:	681b      	ldr	r3, [r3, #0]
 8019476:	681a      	ldr	r2, [r3, #0]
 8019478:	687b      	ldr	r3, [r7, #4]
 801947a:	681b      	ldr	r3, [r3, #0]
 801947c:	f022 020e 	bic.w	r2, r2, #14
 8019480:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8019482:	687b      	ldr	r3, [r7, #4]
 8019484:	681b      	ldr	r3, [r3, #0]
 8019486:	681a      	ldr	r2, [r3, #0]
 8019488:	687b      	ldr	r3, [r7, #4]
 801948a:	681b      	ldr	r3, [r3, #0]
 801948c:	f022 0201 	bic.w	r2, r2, #1
 8019490:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8019492:	687b      	ldr	r3, [r7, #4]
 8019494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019496:	f003 021c 	and.w	r2, r3, #28
 801949a:	687b      	ldr	r3, [r7, #4]
 801949c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801949e:	2101      	movs	r1, #1
 80194a0:	fa01 f202 	lsl.w	r2, r1, r2
 80194a4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80194a6:	687b      	ldr	r3, [r7, #4]
 80194a8:	2201      	movs	r2, #1
 80194aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80194ae:	687b      	ldr	r3, [r7, #4]
 80194b0:	2200      	movs	r2, #0
 80194b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80194b6:	687b      	ldr	r3, [r7, #4]
 80194b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80194ba:	2b00      	cmp	r3, #0
 80194bc:	d003      	beq.n	80194c6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80194be:	687b      	ldr	r3, [r7, #4]
 80194c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80194c2:	6878      	ldr	r0, [r7, #4]
 80194c4:	4798      	blx	r3
    }
  }
  return status;
 80194c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80194c8:	4618      	mov	r0, r3
 80194ca:	3710      	adds	r7, #16
 80194cc:	46bd      	mov	sp, r7
 80194ce:	bd80      	pop	{r7, pc}

080194d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80194d0:	b480      	push	{r7}
 80194d2:	b087      	sub	sp, #28
 80194d4:	af00      	add	r7, sp, #0
 80194d6:	6078      	str	r0, [r7, #4]
 80194d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80194da:	2300      	movs	r3, #0
 80194dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80194de:	e154      	b.n	801978a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80194e0:	683b      	ldr	r3, [r7, #0]
 80194e2:	681a      	ldr	r2, [r3, #0]
 80194e4:	2101      	movs	r1, #1
 80194e6:	697b      	ldr	r3, [r7, #20]
 80194e8:	fa01 f303 	lsl.w	r3, r1, r3
 80194ec:	4013      	ands	r3, r2
 80194ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80194f0:	68fb      	ldr	r3, [r7, #12]
 80194f2:	2b00      	cmp	r3, #0
 80194f4:	f000 8146 	beq.w	8019784 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80194f8:	683b      	ldr	r3, [r7, #0]
 80194fa:	685b      	ldr	r3, [r3, #4]
 80194fc:	f003 0303 	and.w	r3, r3, #3
 8019500:	2b01      	cmp	r3, #1
 8019502:	d005      	beq.n	8019510 <HAL_GPIO_Init+0x40>
 8019504:	683b      	ldr	r3, [r7, #0]
 8019506:	685b      	ldr	r3, [r3, #4]
 8019508:	f003 0303 	and.w	r3, r3, #3
 801950c:	2b02      	cmp	r3, #2
 801950e:	d130      	bne.n	8019572 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8019510:	687b      	ldr	r3, [r7, #4]
 8019512:	689b      	ldr	r3, [r3, #8]
 8019514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8019516:	697b      	ldr	r3, [r7, #20]
 8019518:	005b      	lsls	r3, r3, #1
 801951a:	2203      	movs	r2, #3
 801951c:	fa02 f303 	lsl.w	r3, r2, r3
 8019520:	43db      	mvns	r3, r3
 8019522:	693a      	ldr	r2, [r7, #16]
 8019524:	4013      	ands	r3, r2
 8019526:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8019528:	683b      	ldr	r3, [r7, #0]
 801952a:	68da      	ldr	r2, [r3, #12]
 801952c:	697b      	ldr	r3, [r7, #20]
 801952e:	005b      	lsls	r3, r3, #1
 8019530:	fa02 f303 	lsl.w	r3, r2, r3
 8019534:	693a      	ldr	r2, [r7, #16]
 8019536:	4313      	orrs	r3, r2
 8019538:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 801953a:	687b      	ldr	r3, [r7, #4]
 801953c:	693a      	ldr	r2, [r7, #16]
 801953e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8019540:	687b      	ldr	r3, [r7, #4]
 8019542:	685b      	ldr	r3, [r3, #4]
 8019544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8019546:	2201      	movs	r2, #1
 8019548:	697b      	ldr	r3, [r7, #20]
 801954a:	fa02 f303 	lsl.w	r3, r2, r3
 801954e:	43db      	mvns	r3, r3
 8019550:	693a      	ldr	r2, [r7, #16]
 8019552:	4013      	ands	r3, r2
 8019554:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8019556:	683b      	ldr	r3, [r7, #0]
 8019558:	685b      	ldr	r3, [r3, #4]
 801955a:	091b      	lsrs	r3, r3, #4
 801955c:	f003 0201 	and.w	r2, r3, #1
 8019560:	697b      	ldr	r3, [r7, #20]
 8019562:	fa02 f303 	lsl.w	r3, r2, r3
 8019566:	693a      	ldr	r2, [r7, #16]
 8019568:	4313      	orrs	r3, r2
 801956a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 801956c:	687b      	ldr	r3, [r7, #4]
 801956e:	693a      	ldr	r2, [r7, #16]
 8019570:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8019572:	683b      	ldr	r3, [r7, #0]
 8019574:	685b      	ldr	r3, [r3, #4]
 8019576:	f003 0303 	and.w	r3, r3, #3
 801957a:	2b03      	cmp	r3, #3
 801957c:	d017      	beq.n	80195ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 801957e:	687b      	ldr	r3, [r7, #4]
 8019580:	68db      	ldr	r3, [r3, #12]
 8019582:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8019584:	697b      	ldr	r3, [r7, #20]
 8019586:	005b      	lsls	r3, r3, #1
 8019588:	2203      	movs	r2, #3
 801958a:	fa02 f303 	lsl.w	r3, r2, r3
 801958e:	43db      	mvns	r3, r3
 8019590:	693a      	ldr	r2, [r7, #16]
 8019592:	4013      	ands	r3, r2
 8019594:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8019596:	683b      	ldr	r3, [r7, #0]
 8019598:	689a      	ldr	r2, [r3, #8]
 801959a:	697b      	ldr	r3, [r7, #20]
 801959c:	005b      	lsls	r3, r3, #1
 801959e:	fa02 f303 	lsl.w	r3, r2, r3
 80195a2:	693a      	ldr	r2, [r7, #16]
 80195a4:	4313      	orrs	r3, r2
 80195a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80195a8:	687b      	ldr	r3, [r7, #4]
 80195aa:	693a      	ldr	r2, [r7, #16]
 80195ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80195ae:	683b      	ldr	r3, [r7, #0]
 80195b0:	685b      	ldr	r3, [r3, #4]
 80195b2:	f003 0303 	and.w	r3, r3, #3
 80195b6:	2b02      	cmp	r3, #2
 80195b8:	d123      	bne.n	8019602 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80195ba:	697b      	ldr	r3, [r7, #20]
 80195bc:	08da      	lsrs	r2, r3, #3
 80195be:	687b      	ldr	r3, [r7, #4]
 80195c0:	3208      	adds	r2, #8
 80195c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80195c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80195c8:	697b      	ldr	r3, [r7, #20]
 80195ca:	f003 0307 	and.w	r3, r3, #7
 80195ce:	009b      	lsls	r3, r3, #2
 80195d0:	220f      	movs	r2, #15
 80195d2:	fa02 f303 	lsl.w	r3, r2, r3
 80195d6:	43db      	mvns	r3, r3
 80195d8:	693a      	ldr	r2, [r7, #16]
 80195da:	4013      	ands	r3, r2
 80195dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80195de:	683b      	ldr	r3, [r7, #0]
 80195e0:	691a      	ldr	r2, [r3, #16]
 80195e2:	697b      	ldr	r3, [r7, #20]
 80195e4:	f003 0307 	and.w	r3, r3, #7
 80195e8:	009b      	lsls	r3, r3, #2
 80195ea:	fa02 f303 	lsl.w	r3, r2, r3
 80195ee:	693a      	ldr	r2, [r7, #16]
 80195f0:	4313      	orrs	r3, r2
 80195f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80195f4:	697b      	ldr	r3, [r7, #20]
 80195f6:	08da      	lsrs	r2, r3, #3
 80195f8:	687b      	ldr	r3, [r7, #4]
 80195fa:	3208      	adds	r2, #8
 80195fc:	6939      	ldr	r1, [r7, #16]
 80195fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8019602:	687b      	ldr	r3, [r7, #4]
 8019604:	681b      	ldr	r3, [r3, #0]
 8019606:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8019608:	697b      	ldr	r3, [r7, #20]
 801960a:	005b      	lsls	r3, r3, #1
 801960c:	2203      	movs	r2, #3
 801960e:	fa02 f303 	lsl.w	r3, r2, r3
 8019612:	43db      	mvns	r3, r3
 8019614:	693a      	ldr	r2, [r7, #16]
 8019616:	4013      	ands	r3, r2
 8019618:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 801961a:	683b      	ldr	r3, [r7, #0]
 801961c:	685b      	ldr	r3, [r3, #4]
 801961e:	f003 0203 	and.w	r2, r3, #3
 8019622:	697b      	ldr	r3, [r7, #20]
 8019624:	005b      	lsls	r3, r3, #1
 8019626:	fa02 f303 	lsl.w	r3, r2, r3
 801962a:	693a      	ldr	r2, [r7, #16]
 801962c:	4313      	orrs	r3, r2
 801962e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8019630:	687b      	ldr	r3, [r7, #4]
 8019632:	693a      	ldr	r2, [r7, #16]
 8019634:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8019636:	683b      	ldr	r3, [r7, #0]
 8019638:	685b      	ldr	r3, [r3, #4]
 801963a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 801963e:	2b00      	cmp	r3, #0
 8019640:	f000 80a0 	beq.w	8019784 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8019644:	4b58      	ldr	r3, [pc, #352]	@ (80197a8 <HAL_GPIO_Init+0x2d8>)
 8019646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019648:	4a57      	ldr	r2, [pc, #348]	@ (80197a8 <HAL_GPIO_Init+0x2d8>)
 801964a:	f043 0301 	orr.w	r3, r3, #1
 801964e:	6613      	str	r3, [r2, #96]	@ 0x60
 8019650:	4b55      	ldr	r3, [pc, #340]	@ (80197a8 <HAL_GPIO_Init+0x2d8>)
 8019652:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019654:	f003 0301 	and.w	r3, r3, #1
 8019658:	60bb      	str	r3, [r7, #8]
 801965a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 801965c:	4a53      	ldr	r2, [pc, #332]	@ (80197ac <HAL_GPIO_Init+0x2dc>)
 801965e:	697b      	ldr	r3, [r7, #20]
 8019660:	089b      	lsrs	r3, r3, #2
 8019662:	3302      	adds	r3, #2
 8019664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019668:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 801966a:	697b      	ldr	r3, [r7, #20]
 801966c:	f003 0303 	and.w	r3, r3, #3
 8019670:	009b      	lsls	r3, r3, #2
 8019672:	220f      	movs	r2, #15
 8019674:	fa02 f303 	lsl.w	r3, r2, r3
 8019678:	43db      	mvns	r3, r3
 801967a:	693a      	ldr	r2, [r7, #16]
 801967c:	4013      	ands	r3, r2
 801967e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8019680:	687b      	ldr	r3, [r7, #4]
 8019682:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8019686:	d019      	beq.n	80196bc <HAL_GPIO_Init+0x1ec>
 8019688:	687b      	ldr	r3, [r7, #4]
 801968a:	4a49      	ldr	r2, [pc, #292]	@ (80197b0 <HAL_GPIO_Init+0x2e0>)
 801968c:	4293      	cmp	r3, r2
 801968e:	d013      	beq.n	80196b8 <HAL_GPIO_Init+0x1e8>
 8019690:	687b      	ldr	r3, [r7, #4]
 8019692:	4a48      	ldr	r2, [pc, #288]	@ (80197b4 <HAL_GPIO_Init+0x2e4>)
 8019694:	4293      	cmp	r3, r2
 8019696:	d00d      	beq.n	80196b4 <HAL_GPIO_Init+0x1e4>
 8019698:	687b      	ldr	r3, [r7, #4]
 801969a:	4a47      	ldr	r2, [pc, #284]	@ (80197b8 <HAL_GPIO_Init+0x2e8>)
 801969c:	4293      	cmp	r3, r2
 801969e:	d007      	beq.n	80196b0 <HAL_GPIO_Init+0x1e0>
 80196a0:	687b      	ldr	r3, [r7, #4]
 80196a2:	4a46      	ldr	r2, [pc, #280]	@ (80197bc <HAL_GPIO_Init+0x2ec>)
 80196a4:	4293      	cmp	r3, r2
 80196a6:	d101      	bne.n	80196ac <HAL_GPIO_Init+0x1dc>
 80196a8:	2304      	movs	r3, #4
 80196aa:	e008      	b.n	80196be <HAL_GPIO_Init+0x1ee>
 80196ac:	2307      	movs	r3, #7
 80196ae:	e006      	b.n	80196be <HAL_GPIO_Init+0x1ee>
 80196b0:	2303      	movs	r3, #3
 80196b2:	e004      	b.n	80196be <HAL_GPIO_Init+0x1ee>
 80196b4:	2302      	movs	r3, #2
 80196b6:	e002      	b.n	80196be <HAL_GPIO_Init+0x1ee>
 80196b8:	2301      	movs	r3, #1
 80196ba:	e000      	b.n	80196be <HAL_GPIO_Init+0x1ee>
 80196bc:	2300      	movs	r3, #0
 80196be:	697a      	ldr	r2, [r7, #20]
 80196c0:	f002 0203 	and.w	r2, r2, #3
 80196c4:	0092      	lsls	r2, r2, #2
 80196c6:	4093      	lsls	r3, r2
 80196c8:	693a      	ldr	r2, [r7, #16]
 80196ca:	4313      	orrs	r3, r2
 80196cc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80196ce:	4937      	ldr	r1, [pc, #220]	@ (80197ac <HAL_GPIO_Init+0x2dc>)
 80196d0:	697b      	ldr	r3, [r7, #20]
 80196d2:	089b      	lsrs	r3, r3, #2
 80196d4:	3302      	adds	r3, #2
 80196d6:	693a      	ldr	r2, [r7, #16]
 80196d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80196dc:	4b38      	ldr	r3, [pc, #224]	@ (80197c0 <HAL_GPIO_Init+0x2f0>)
 80196de:	689b      	ldr	r3, [r3, #8]
 80196e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80196e2:	68fb      	ldr	r3, [r7, #12]
 80196e4:	43db      	mvns	r3, r3
 80196e6:	693a      	ldr	r2, [r7, #16]
 80196e8:	4013      	ands	r3, r2
 80196ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80196ec:	683b      	ldr	r3, [r7, #0]
 80196ee:	685b      	ldr	r3, [r3, #4]
 80196f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80196f4:	2b00      	cmp	r3, #0
 80196f6:	d003      	beq.n	8019700 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80196f8:	693a      	ldr	r2, [r7, #16]
 80196fa:	68fb      	ldr	r3, [r7, #12]
 80196fc:	4313      	orrs	r3, r2
 80196fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8019700:	4a2f      	ldr	r2, [pc, #188]	@ (80197c0 <HAL_GPIO_Init+0x2f0>)
 8019702:	693b      	ldr	r3, [r7, #16]
 8019704:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8019706:	4b2e      	ldr	r3, [pc, #184]	@ (80197c0 <HAL_GPIO_Init+0x2f0>)
 8019708:	68db      	ldr	r3, [r3, #12]
 801970a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801970c:	68fb      	ldr	r3, [r7, #12]
 801970e:	43db      	mvns	r3, r3
 8019710:	693a      	ldr	r2, [r7, #16]
 8019712:	4013      	ands	r3, r2
 8019714:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8019716:	683b      	ldr	r3, [r7, #0]
 8019718:	685b      	ldr	r3, [r3, #4]
 801971a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801971e:	2b00      	cmp	r3, #0
 8019720:	d003      	beq.n	801972a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8019722:	693a      	ldr	r2, [r7, #16]
 8019724:	68fb      	ldr	r3, [r7, #12]
 8019726:	4313      	orrs	r3, r2
 8019728:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 801972a:	4a25      	ldr	r2, [pc, #148]	@ (80197c0 <HAL_GPIO_Init+0x2f0>)
 801972c:	693b      	ldr	r3, [r7, #16]
 801972e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8019730:	4b23      	ldr	r3, [pc, #140]	@ (80197c0 <HAL_GPIO_Init+0x2f0>)
 8019732:	685b      	ldr	r3, [r3, #4]
 8019734:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8019736:	68fb      	ldr	r3, [r7, #12]
 8019738:	43db      	mvns	r3, r3
 801973a:	693a      	ldr	r2, [r7, #16]
 801973c:	4013      	ands	r3, r2
 801973e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8019740:	683b      	ldr	r3, [r7, #0]
 8019742:	685b      	ldr	r3, [r3, #4]
 8019744:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8019748:	2b00      	cmp	r3, #0
 801974a:	d003      	beq.n	8019754 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 801974c:	693a      	ldr	r2, [r7, #16]
 801974e:	68fb      	ldr	r3, [r7, #12]
 8019750:	4313      	orrs	r3, r2
 8019752:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8019754:	4a1a      	ldr	r2, [pc, #104]	@ (80197c0 <HAL_GPIO_Init+0x2f0>)
 8019756:	693b      	ldr	r3, [r7, #16]
 8019758:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 801975a:	4b19      	ldr	r3, [pc, #100]	@ (80197c0 <HAL_GPIO_Init+0x2f0>)
 801975c:	681b      	ldr	r3, [r3, #0]
 801975e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8019760:	68fb      	ldr	r3, [r7, #12]
 8019762:	43db      	mvns	r3, r3
 8019764:	693a      	ldr	r2, [r7, #16]
 8019766:	4013      	ands	r3, r2
 8019768:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 801976a:	683b      	ldr	r3, [r7, #0]
 801976c:	685b      	ldr	r3, [r3, #4]
 801976e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8019772:	2b00      	cmp	r3, #0
 8019774:	d003      	beq.n	801977e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8019776:	693a      	ldr	r2, [r7, #16]
 8019778:	68fb      	ldr	r3, [r7, #12]
 801977a:	4313      	orrs	r3, r2
 801977c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 801977e:	4a10      	ldr	r2, [pc, #64]	@ (80197c0 <HAL_GPIO_Init+0x2f0>)
 8019780:	693b      	ldr	r3, [r7, #16]
 8019782:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8019784:	697b      	ldr	r3, [r7, #20]
 8019786:	3301      	adds	r3, #1
 8019788:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 801978a:	683b      	ldr	r3, [r7, #0]
 801978c:	681a      	ldr	r2, [r3, #0]
 801978e:	697b      	ldr	r3, [r7, #20]
 8019790:	fa22 f303 	lsr.w	r3, r2, r3
 8019794:	2b00      	cmp	r3, #0
 8019796:	f47f aea3 	bne.w	80194e0 <HAL_GPIO_Init+0x10>
  }
}
 801979a:	bf00      	nop
 801979c:	bf00      	nop
 801979e:	371c      	adds	r7, #28
 80197a0:	46bd      	mov	sp, r7
 80197a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197a6:	4770      	bx	lr
 80197a8:	40021000 	.word	0x40021000
 80197ac:	40010000 	.word	0x40010000
 80197b0:	48000400 	.word	0x48000400
 80197b4:	48000800 	.word	0x48000800
 80197b8:	48000c00 	.word	0x48000c00
 80197bc:	48001000 	.word	0x48001000
 80197c0:	40010400 	.word	0x40010400

080197c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80197c4:	b480      	push	{r7}
 80197c6:	b085      	sub	sp, #20
 80197c8:	af00      	add	r7, sp, #0
 80197ca:	6078      	str	r0, [r7, #4]
 80197cc:	460b      	mov	r3, r1
 80197ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80197d0:	687b      	ldr	r3, [r7, #4]
 80197d2:	691a      	ldr	r2, [r3, #16]
 80197d4:	887b      	ldrh	r3, [r7, #2]
 80197d6:	4013      	ands	r3, r2
 80197d8:	2b00      	cmp	r3, #0
 80197da:	d002      	beq.n	80197e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80197dc:	2301      	movs	r3, #1
 80197de:	73fb      	strb	r3, [r7, #15]
 80197e0:	e001      	b.n	80197e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80197e2:	2300      	movs	r3, #0
 80197e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80197e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80197e8:	4618      	mov	r0, r3
 80197ea:	3714      	adds	r7, #20
 80197ec:	46bd      	mov	sp, r7
 80197ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197f2:	4770      	bx	lr

080197f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80197f4:	b480      	push	{r7}
 80197f6:	b083      	sub	sp, #12
 80197f8:	af00      	add	r7, sp, #0
 80197fa:	6078      	str	r0, [r7, #4]
 80197fc:	460b      	mov	r3, r1
 80197fe:	807b      	strh	r3, [r7, #2]
 8019800:	4613      	mov	r3, r2
 8019802:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8019804:	787b      	ldrb	r3, [r7, #1]
 8019806:	2b00      	cmp	r3, #0
 8019808:	d003      	beq.n	8019812 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 801980a:	887a      	ldrh	r2, [r7, #2]
 801980c:	687b      	ldr	r3, [r7, #4]
 801980e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8019810:	e002      	b.n	8019818 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8019812:	887a      	ldrh	r2, [r7, #2]
 8019814:	687b      	ldr	r3, [r7, #4]
 8019816:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8019818:	bf00      	nop
 801981a:	370c      	adds	r7, #12
 801981c:	46bd      	mov	sp, r7
 801981e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019822:	4770      	bx	lr

08019824 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8019824:	b480      	push	{r7}
 8019826:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8019828:	4b04      	ldr	r3, [pc, #16]	@ (801983c <HAL_PWREx_GetVoltageRange+0x18>)
 801982a:	681b      	ldr	r3, [r3, #0]
 801982c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8019830:	4618      	mov	r0, r3
 8019832:	46bd      	mov	sp, r7
 8019834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019838:	4770      	bx	lr
 801983a:	bf00      	nop
 801983c:	40007000 	.word	0x40007000

08019840 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8019840:	b480      	push	{r7}
 8019842:	b085      	sub	sp, #20
 8019844:	af00      	add	r7, sp, #0
 8019846:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8019848:	687b      	ldr	r3, [r7, #4]
 801984a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801984e:	d130      	bne.n	80198b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8019850:	4b23      	ldr	r3, [pc, #140]	@ (80198e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8019852:	681b      	ldr	r3, [r3, #0]
 8019854:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8019858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801985c:	d038      	beq.n	80198d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 801985e:	4b20      	ldr	r3, [pc, #128]	@ (80198e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8019860:	681b      	ldr	r3, [r3, #0]
 8019862:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8019866:	4a1e      	ldr	r2, [pc, #120]	@ (80198e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8019868:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801986c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 801986e:	4b1d      	ldr	r3, [pc, #116]	@ (80198e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8019870:	681b      	ldr	r3, [r3, #0]
 8019872:	2232      	movs	r2, #50	@ 0x32
 8019874:	fb02 f303 	mul.w	r3, r2, r3
 8019878:	4a1b      	ldr	r2, [pc, #108]	@ (80198e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 801987a:	fba2 2303 	umull	r2, r3, r2, r3
 801987e:	0c9b      	lsrs	r3, r3, #18
 8019880:	3301      	adds	r3, #1
 8019882:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8019884:	e002      	b.n	801988c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8019886:	68fb      	ldr	r3, [r7, #12]
 8019888:	3b01      	subs	r3, #1
 801988a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 801988c:	4b14      	ldr	r3, [pc, #80]	@ (80198e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801988e:	695b      	ldr	r3, [r3, #20]
 8019890:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8019894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8019898:	d102      	bne.n	80198a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 801989a:	68fb      	ldr	r3, [r7, #12]
 801989c:	2b00      	cmp	r3, #0
 801989e:	d1f2      	bne.n	8019886 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80198a0:	4b0f      	ldr	r3, [pc, #60]	@ (80198e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80198a2:	695b      	ldr	r3, [r3, #20]
 80198a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80198a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80198ac:	d110      	bne.n	80198d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80198ae:	2303      	movs	r3, #3
 80198b0:	e00f      	b.n	80198d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80198b2:	4b0b      	ldr	r3, [pc, #44]	@ (80198e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80198b4:	681b      	ldr	r3, [r3, #0]
 80198b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80198ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80198be:	d007      	beq.n	80198d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80198c0:	4b07      	ldr	r3, [pc, #28]	@ (80198e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80198c2:	681b      	ldr	r3, [r3, #0]
 80198c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80198c8:	4a05      	ldr	r2, [pc, #20]	@ (80198e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80198ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80198ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80198d0:	2300      	movs	r3, #0
}
 80198d2:	4618      	mov	r0, r3
 80198d4:	3714      	adds	r7, #20
 80198d6:	46bd      	mov	sp, r7
 80198d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198dc:	4770      	bx	lr
 80198de:	bf00      	nop
 80198e0:	40007000 	.word	0x40007000
 80198e4:	20000000 	.word	0x20000000
 80198e8:	431bde83 	.word	0x431bde83

080198ec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80198ec:	b580      	push	{r7, lr}
 80198ee:	b088      	sub	sp, #32
 80198f0:	af00      	add	r7, sp, #0
 80198f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80198f4:	687b      	ldr	r3, [r7, #4]
 80198f6:	2b00      	cmp	r3, #0
 80198f8:	d102      	bne.n	8019900 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80198fa:	2301      	movs	r3, #1
 80198fc:	f000 bc02 	b.w	801a104 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8019900:	4b96      	ldr	r3, [pc, #600]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019902:	689b      	ldr	r3, [r3, #8]
 8019904:	f003 030c 	and.w	r3, r3, #12
 8019908:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 801990a:	4b94      	ldr	r3, [pc, #592]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 801990c:	68db      	ldr	r3, [r3, #12]
 801990e:	f003 0303 	and.w	r3, r3, #3
 8019912:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8019914:	687b      	ldr	r3, [r7, #4]
 8019916:	681b      	ldr	r3, [r3, #0]
 8019918:	f003 0310 	and.w	r3, r3, #16
 801991c:	2b00      	cmp	r3, #0
 801991e:	f000 80e4 	beq.w	8019aea <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8019922:	69bb      	ldr	r3, [r7, #24]
 8019924:	2b00      	cmp	r3, #0
 8019926:	d007      	beq.n	8019938 <HAL_RCC_OscConfig+0x4c>
 8019928:	69bb      	ldr	r3, [r7, #24]
 801992a:	2b0c      	cmp	r3, #12
 801992c:	f040 808b 	bne.w	8019a46 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8019930:	697b      	ldr	r3, [r7, #20]
 8019932:	2b01      	cmp	r3, #1
 8019934:	f040 8087 	bne.w	8019a46 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8019938:	4b88      	ldr	r3, [pc, #544]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 801993a:	681b      	ldr	r3, [r3, #0]
 801993c:	f003 0302 	and.w	r3, r3, #2
 8019940:	2b00      	cmp	r3, #0
 8019942:	d005      	beq.n	8019950 <HAL_RCC_OscConfig+0x64>
 8019944:	687b      	ldr	r3, [r7, #4]
 8019946:	699b      	ldr	r3, [r3, #24]
 8019948:	2b00      	cmp	r3, #0
 801994a:	d101      	bne.n	8019950 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 801994c:	2301      	movs	r3, #1
 801994e:	e3d9      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8019950:	687b      	ldr	r3, [r7, #4]
 8019952:	6a1a      	ldr	r2, [r3, #32]
 8019954:	4b81      	ldr	r3, [pc, #516]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019956:	681b      	ldr	r3, [r3, #0]
 8019958:	f003 0308 	and.w	r3, r3, #8
 801995c:	2b00      	cmp	r3, #0
 801995e:	d004      	beq.n	801996a <HAL_RCC_OscConfig+0x7e>
 8019960:	4b7e      	ldr	r3, [pc, #504]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019962:	681b      	ldr	r3, [r3, #0]
 8019964:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8019968:	e005      	b.n	8019976 <HAL_RCC_OscConfig+0x8a>
 801996a:	4b7c      	ldr	r3, [pc, #496]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 801996c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8019970:	091b      	lsrs	r3, r3, #4
 8019972:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8019976:	4293      	cmp	r3, r2
 8019978:	d223      	bcs.n	80199c2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 801997a:	687b      	ldr	r3, [r7, #4]
 801997c:	6a1b      	ldr	r3, [r3, #32]
 801997e:	4618      	mov	r0, r3
 8019980:	f000 fd8c 	bl	801a49c <RCC_SetFlashLatencyFromMSIRange>
 8019984:	4603      	mov	r3, r0
 8019986:	2b00      	cmp	r3, #0
 8019988:	d001      	beq.n	801998e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 801998a:	2301      	movs	r3, #1
 801998c:	e3ba      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 801998e:	4b73      	ldr	r3, [pc, #460]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019990:	681b      	ldr	r3, [r3, #0]
 8019992:	4a72      	ldr	r2, [pc, #456]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019994:	f043 0308 	orr.w	r3, r3, #8
 8019998:	6013      	str	r3, [r2, #0]
 801999a:	4b70      	ldr	r3, [pc, #448]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 801999c:	681b      	ldr	r3, [r3, #0]
 801999e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80199a2:	687b      	ldr	r3, [r7, #4]
 80199a4:	6a1b      	ldr	r3, [r3, #32]
 80199a6:	496d      	ldr	r1, [pc, #436]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 80199a8:	4313      	orrs	r3, r2
 80199aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80199ac:	4b6b      	ldr	r3, [pc, #428]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 80199ae:	685b      	ldr	r3, [r3, #4]
 80199b0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80199b4:	687b      	ldr	r3, [r7, #4]
 80199b6:	69db      	ldr	r3, [r3, #28]
 80199b8:	021b      	lsls	r3, r3, #8
 80199ba:	4968      	ldr	r1, [pc, #416]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 80199bc:	4313      	orrs	r3, r2
 80199be:	604b      	str	r3, [r1, #4]
 80199c0:	e025      	b.n	8019a0e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80199c2:	4b66      	ldr	r3, [pc, #408]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 80199c4:	681b      	ldr	r3, [r3, #0]
 80199c6:	4a65      	ldr	r2, [pc, #404]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 80199c8:	f043 0308 	orr.w	r3, r3, #8
 80199cc:	6013      	str	r3, [r2, #0]
 80199ce:	4b63      	ldr	r3, [pc, #396]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 80199d0:	681b      	ldr	r3, [r3, #0]
 80199d2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80199d6:	687b      	ldr	r3, [r7, #4]
 80199d8:	6a1b      	ldr	r3, [r3, #32]
 80199da:	4960      	ldr	r1, [pc, #384]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 80199dc:	4313      	orrs	r3, r2
 80199de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80199e0:	4b5e      	ldr	r3, [pc, #376]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 80199e2:	685b      	ldr	r3, [r3, #4]
 80199e4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80199e8:	687b      	ldr	r3, [r7, #4]
 80199ea:	69db      	ldr	r3, [r3, #28]
 80199ec:	021b      	lsls	r3, r3, #8
 80199ee:	495b      	ldr	r1, [pc, #364]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 80199f0:	4313      	orrs	r3, r2
 80199f2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80199f4:	69bb      	ldr	r3, [r7, #24]
 80199f6:	2b00      	cmp	r3, #0
 80199f8:	d109      	bne.n	8019a0e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80199fa:	687b      	ldr	r3, [r7, #4]
 80199fc:	6a1b      	ldr	r3, [r3, #32]
 80199fe:	4618      	mov	r0, r3
 8019a00:	f000 fd4c 	bl	801a49c <RCC_SetFlashLatencyFromMSIRange>
 8019a04:	4603      	mov	r3, r0
 8019a06:	2b00      	cmp	r3, #0
 8019a08:	d001      	beq.n	8019a0e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8019a0a:	2301      	movs	r3, #1
 8019a0c:	e37a      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8019a0e:	f000 fc81 	bl	801a314 <HAL_RCC_GetSysClockFreq>
 8019a12:	4602      	mov	r2, r0
 8019a14:	4b51      	ldr	r3, [pc, #324]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019a16:	689b      	ldr	r3, [r3, #8]
 8019a18:	091b      	lsrs	r3, r3, #4
 8019a1a:	f003 030f 	and.w	r3, r3, #15
 8019a1e:	4950      	ldr	r1, [pc, #320]	@ (8019b60 <HAL_RCC_OscConfig+0x274>)
 8019a20:	5ccb      	ldrb	r3, [r1, r3]
 8019a22:	f003 031f 	and.w	r3, r3, #31
 8019a26:	fa22 f303 	lsr.w	r3, r2, r3
 8019a2a:	4a4e      	ldr	r2, [pc, #312]	@ (8019b64 <HAL_RCC_OscConfig+0x278>)
 8019a2c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8019a2e:	4b4e      	ldr	r3, [pc, #312]	@ (8019b68 <HAL_RCC_OscConfig+0x27c>)
 8019a30:	681b      	ldr	r3, [r3, #0]
 8019a32:	4618      	mov	r0, r3
 8019a34:	f7ff fb3c 	bl	80190b0 <HAL_InitTick>
 8019a38:	4603      	mov	r3, r0
 8019a3a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8019a3c:	7bfb      	ldrb	r3, [r7, #15]
 8019a3e:	2b00      	cmp	r3, #0
 8019a40:	d052      	beq.n	8019ae8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8019a42:	7bfb      	ldrb	r3, [r7, #15]
 8019a44:	e35e      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8019a46:	687b      	ldr	r3, [r7, #4]
 8019a48:	699b      	ldr	r3, [r3, #24]
 8019a4a:	2b00      	cmp	r3, #0
 8019a4c:	d032      	beq.n	8019ab4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8019a4e:	4b43      	ldr	r3, [pc, #268]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019a50:	681b      	ldr	r3, [r3, #0]
 8019a52:	4a42      	ldr	r2, [pc, #264]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019a54:	f043 0301 	orr.w	r3, r3, #1
 8019a58:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8019a5a:	f7ff fb79 	bl	8019150 <HAL_GetTick>
 8019a5e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8019a60:	e008      	b.n	8019a74 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8019a62:	f7ff fb75 	bl	8019150 <HAL_GetTick>
 8019a66:	4602      	mov	r2, r0
 8019a68:	693b      	ldr	r3, [r7, #16]
 8019a6a:	1ad3      	subs	r3, r2, r3
 8019a6c:	2b02      	cmp	r3, #2
 8019a6e:	d901      	bls.n	8019a74 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8019a70:	2303      	movs	r3, #3
 8019a72:	e347      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8019a74:	4b39      	ldr	r3, [pc, #228]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019a76:	681b      	ldr	r3, [r3, #0]
 8019a78:	f003 0302 	and.w	r3, r3, #2
 8019a7c:	2b00      	cmp	r3, #0
 8019a7e:	d0f0      	beq.n	8019a62 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8019a80:	4b36      	ldr	r3, [pc, #216]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019a82:	681b      	ldr	r3, [r3, #0]
 8019a84:	4a35      	ldr	r2, [pc, #212]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019a86:	f043 0308 	orr.w	r3, r3, #8
 8019a8a:	6013      	str	r3, [r2, #0]
 8019a8c:	4b33      	ldr	r3, [pc, #204]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019a8e:	681b      	ldr	r3, [r3, #0]
 8019a90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8019a94:	687b      	ldr	r3, [r7, #4]
 8019a96:	6a1b      	ldr	r3, [r3, #32]
 8019a98:	4930      	ldr	r1, [pc, #192]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019a9a:	4313      	orrs	r3, r2
 8019a9c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8019a9e:	4b2f      	ldr	r3, [pc, #188]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019aa0:	685b      	ldr	r3, [r3, #4]
 8019aa2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8019aa6:	687b      	ldr	r3, [r7, #4]
 8019aa8:	69db      	ldr	r3, [r3, #28]
 8019aaa:	021b      	lsls	r3, r3, #8
 8019aac:	492b      	ldr	r1, [pc, #172]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019aae:	4313      	orrs	r3, r2
 8019ab0:	604b      	str	r3, [r1, #4]
 8019ab2:	e01a      	b.n	8019aea <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8019ab4:	4b29      	ldr	r3, [pc, #164]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019ab6:	681b      	ldr	r3, [r3, #0]
 8019ab8:	4a28      	ldr	r2, [pc, #160]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019aba:	f023 0301 	bic.w	r3, r3, #1
 8019abe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8019ac0:	f7ff fb46 	bl	8019150 <HAL_GetTick>
 8019ac4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8019ac6:	e008      	b.n	8019ada <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8019ac8:	f7ff fb42 	bl	8019150 <HAL_GetTick>
 8019acc:	4602      	mov	r2, r0
 8019ace:	693b      	ldr	r3, [r7, #16]
 8019ad0:	1ad3      	subs	r3, r2, r3
 8019ad2:	2b02      	cmp	r3, #2
 8019ad4:	d901      	bls.n	8019ada <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8019ad6:	2303      	movs	r3, #3
 8019ad8:	e314      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8019ada:	4b20      	ldr	r3, [pc, #128]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019adc:	681b      	ldr	r3, [r3, #0]
 8019ade:	f003 0302 	and.w	r3, r3, #2
 8019ae2:	2b00      	cmp	r3, #0
 8019ae4:	d1f0      	bne.n	8019ac8 <HAL_RCC_OscConfig+0x1dc>
 8019ae6:	e000      	b.n	8019aea <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8019ae8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8019aea:	687b      	ldr	r3, [r7, #4]
 8019aec:	681b      	ldr	r3, [r3, #0]
 8019aee:	f003 0301 	and.w	r3, r3, #1
 8019af2:	2b00      	cmp	r3, #0
 8019af4:	d073      	beq.n	8019bde <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8019af6:	69bb      	ldr	r3, [r7, #24]
 8019af8:	2b08      	cmp	r3, #8
 8019afa:	d005      	beq.n	8019b08 <HAL_RCC_OscConfig+0x21c>
 8019afc:	69bb      	ldr	r3, [r7, #24]
 8019afe:	2b0c      	cmp	r3, #12
 8019b00:	d10e      	bne.n	8019b20 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8019b02:	697b      	ldr	r3, [r7, #20]
 8019b04:	2b03      	cmp	r3, #3
 8019b06:	d10b      	bne.n	8019b20 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8019b08:	4b14      	ldr	r3, [pc, #80]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019b0a:	681b      	ldr	r3, [r3, #0]
 8019b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8019b10:	2b00      	cmp	r3, #0
 8019b12:	d063      	beq.n	8019bdc <HAL_RCC_OscConfig+0x2f0>
 8019b14:	687b      	ldr	r3, [r7, #4]
 8019b16:	685b      	ldr	r3, [r3, #4]
 8019b18:	2b00      	cmp	r3, #0
 8019b1a:	d15f      	bne.n	8019bdc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8019b1c:	2301      	movs	r3, #1
 8019b1e:	e2f1      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8019b20:	687b      	ldr	r3, [r7, #4]
 8019b22:	685b      	ldr	r3, [r3, #4]
 8019b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8019b28:	d106      	bne.n	8019b38 <HAL_RCC_OscConfig+0x24c>
 8019b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019b2c:	681b      	ldr	r3, [r3, #0]
 8019b2e:	4a0b      	ldr	r2, [pc, #44]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019b30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8019b34:	6013      	str	r3, [r2, #0]
 8019b36:	e025      	b.n	8019b84 <HAL_RCC_OscConfig+0x298>
 8019b38:	687b      	ldr	r3, [r7, #4]
 8019b3a:	685b      	ldr	r3, [r3, #4]
 8019b3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8019b40:	d114      	bne.n	8019b6c <HAL_RCC_OscConfig+0x280>
 8019b42:	4b06      	ldr	r3, [pc, #24]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019b44:	681b      	ldr	r3, [r3, #0]
 8019b46:	4a05      	ldr	r2, [pc, #20]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019b48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8019b4c:	6013      	str	r3, [r2, #0]
 8019b4e:	4b03      	ldr	r3, [pc, #12]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019b50:	681b      	ldr	r3, [r3, #0]
 8019b52:	4a02      	ldr	r2, [pc, #8]	@ (8019b5c <HAL_RCC_OscConfig+0x270>)
 8019b54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8019b58:	6013      	str	r3, [r2, #0]
 8019b5a:	e013      	b.n	8019b84 <HAL_RCC_OscConfig+0x298>
 8019b5c:	40021000 	.word	0x40021000
 8019b60:	0802162c 	.word	0x0802162c
 8019b64:	20000000 	.word	0x20000000
 8019b68:	2000005c 	.word	0x2000005c
 8019b6c:	4ba0      	ldr	r3, [pc, #640]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019b6e:	681b      	ldr	r3, [r3, #0]
 8019b70:	4a9f      	ldr	r2, [pc, #636]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019b72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8019b76:	6013      	str	r3, [r2, #0]
 8019b78:	4b9d      	ldr	r3, [pc, #628]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019b7a:	681b      	ldr	r3, [r3, #0]
 8019b7c:	4a9c      	ldr	r2, [pc, #624]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019b7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8019b82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8019b84:	687b      	ldr	r3, [r7, #4]
 8019b86:	685b      	ldr	r3, [r3, #4]
 8019b88:	2b00      	cmp	r3, #0
 8019b8a:	d013      	beq.n	8019bb4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8019b8c:	f7ff fae0 	bl	8019150 <HAL_GetTick>
 8019b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8019b92:	e008      	b.n	8019ba6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8019b94:	f7ff fadc 	bl	8019150 <HAL_GetTick>
 8019b98:	4602      	mov	r2, r0
 8019b9a:	693b      	ldr	r3, [r7, #16]
 8019b9c:	1ad3      	subs	r3, r2, r3
 8019b9e:	2b64      	cmp	r3, #100	@ 0x64
 8019ba0:	d901      	bls.n	8019ba6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8019ba2:	2303      	movs	r3, #3
 8019ba4:	e2ae      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8019ba6:	4b92      	ldr	r3, [pc, #584]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019ba8:	681b      	ldr	r3, [r3, #0]
 8019baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8019bae:	2b00      	cmp	r3, #0
 8019bb0:	d0f0      	beq.n	8019b94 <HAL_RCC_OscConfig+0x2a8>
 8019bb2:	e014      	b.n	8019bde <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8019bb4:	f7ff facc 	bl	8019150 <HAL_GetTick>
 8019bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8019bba:	e008      	b.n	8019bce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8019bbc:	f7ff fac8 	bl	8019150 <HAL_GetTick>
 8019bc0:	4602      	mov	r2, r0
 8019bc2:	693b      	ldr	r3, [r7, #16]
 8019bc4:	1ad3      	subs	r3, r2, r3
 8019bc6:	2b64      	cmp	r3, #100	@ 0x64
 8019bc8:	d901      	bls.n	8019bce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8019bca:	2303      	movs	r3, #3
 8019bcc:	e29a      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8019bce:	4b88      	ldr	r3, [pc, #544]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019bd0:	681b      	ldr	r3, [r3, #0]
 8019bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8019bd6:	2b00      	cmp	r3, #0
 8019bd8:	d1f0      	bne.n	8019bbc <HAL_RCC_OscConfig+0x2d0>
 8019bda:	e000      	b.n	8019bde <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8019bdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8019bde:	687b      	ldr	r3, [r7, #4]
 8019be0:	681b      	ldr	r3, [r3, #0]
 8019be2:	f003 0302 	and.w	r3, r3, #2
 8019be6:	2b00      	cmp	r3, #0
 8019be8:	d060      	beq.n	8019cac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8019bea:	69bb      	ldr	r3, [r7, #24]
 8019bec:	2b04      	cmp	r3, #4
 8019bee:	d005      	beq.n	8019bfc <HAL_RCC_OscConfig+0x310>
 8019bf0:	69bb      	ldr	r3, [r7, #24]
 8019bf2:	2b0c      	cmp	r3, #12
 8019bf4:	d119      	bne.n	8019c2a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8019bf6:	697b      	ldr	r3, [r7, #20]
 8019bf8:	2b02      	cmp	r3, #2
 8019bfa:	d116      	bne.n	8019c2a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8019bfc:	4b7c      	ldr	r3, [pc, #496]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019bfe:	681b      	ldr	r3, [r3, #0]
 8019c00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8019c04:	2b00      	cmp	r3, #0
 8019c06:	d005      	beq.n	8019c14 <HAL_RCC_OscConfig+0x328>
 8019c08:	687b      	ldr	r3, [r7, #4]
 8019c0a:	68db      	ldr	r3, [r3, #12]
 8019c0c:	2b00      	cmp	r3, #0
 8019c0e:	d101      	bne.n	8019c14 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8019c10:	2301      	movs	r3, #1
 8019c12:	e277      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8019c14:	4b76      	ldr	r3, [pc, #472]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019c16:	685b      	ldr	r3, [r3, #4]
 8019c18:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8019c1c:	687b      	ldr	r3, [r7, #4]
 8019c1e:	691b      	ldr	r3, [r3, #16]
 8019c20:	061b      	lsls	r3, r3, #24
 8019c22:	4973      	ldr	r1, [pc, #460]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019c24:	4313      	orrs	r3, r2
 8019c26:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8019c28:	e040      	b.n	8019cac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8019c2a:	687b      	ldr	r3, [r7, #4]
 8019c2c:	68db      	ldr	r3, [r3, #12]
 8019c2e:	2b00      	cmp	r3, #0
 8019c30:	d023      	beq.n	8019c7a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8019c32:	4b6f      	ldr	r3, [pc, #444]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019c34:	681b      	ldr	r3, [r3, #0]
 8019c36:	4a6e      	ldr	r2, [pc, #440]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019c38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8019c3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8019c3e:	f7ff fa87 	bl	8019150 <HAL_GetTick>
 8019c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8019c44:	e008      	b.n	8019c58 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8019c46:	f7ff fa83 	bl	8019150 <HAL_GetTick>
 8019c4a:	4602      	mov	r2, r0
 8019c4c:	693b      	ldr	r3, [r7, #16]
 8019c4e:	1ad3      	subs	r3, r2, r3
 8019c50:	2b02      	cmp	r3, #2
 8019c52:	d901      	bls.n	8019c58 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8019c54:	2303      	movs	r3, #3
 8019c56:	e255      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8019c58:	4b65      	ldr	r3, [pc, #404]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019c5a:	681b      	ldr	r3, [r3, #0]
 8019c5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8019c60:	2b00      	cmp	r3, #0
 8019c62:	d0f0      	beq.n	8019c46 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8019c64:	4b62      	ldr	r3, [pc, #392]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019c66:	685b      	ldr	r3, [r3, #4]
 8019c68:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8019c6c:	687b      	ldr	r3, [r7, #4]
 8019c6e:	691b      	ldr	r3, [r3, #16]
 8019c70:	061b      	lsls	r3, r3, #24
 8019c72:	495f      	ldr	r1, [pc, #380]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019c74:	4313      	orrs	r3, r2
 8019c76:	604b      	str	r3, [r1, #4]
 8019c78:	e018      	b.n	8019cac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8019c7a:	4b5d      	ldr	r3, [pc, #372]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019c7c:	681b      	ldr	r3, [r3, #0]
 8019c7e:	4a5c      	ldr	r2, [pc, #368]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019c80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8019c84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8019c86:	f7ff fa63 	bl	8019150 <HAL_GetTick>
 8019c8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8019c8c:	e008      	b.n	8019ca0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8019c8e:	f7ff fa5f 	bl	8019150 <HAL_GetTick>
 8019c92:	4602      	mov	r2, r0
 8019c94:	693b      	ldr	r3, [r7, #16]
 8019c96:	1ad3      	subs	r3, r2, r3
 8019c98:	2b02      	cmp	r3, #2
 8019c9a:	d901      	bls.n	8019ca0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8019c9c:	2303      	movs	r3, #3
 8019c9e:	e231      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8019ca0:	4b53      	ldr	r3, [pc, #332]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019ca2:	681b      	ldr	r3, [r3, #0]
 8019ca4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8019ca8:	2b00      	cmp	r3, #0
 8019caa:	d1f0      	bne.n	8019c8e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8019cac:	687b      	ldr	r3, [r7, #4]
 8019cae:	681b      	ldr	r3, [r3, #0]
 8019cb0:	f003 0308 	and.w	r3, r3, #8
 8019cb4:	2b00      	cmp	r3, #0
 8019cb6:	d03c      	beq.n	8019d32 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8019cb8:	687b      	ldr	r3, [r7, #4]
 8019cba:	695b      	ldr	r3, [r3, #20]
 8019cbc:	2b00      	cmp	r3, #0
 8019cbe:	d01c      	beq.n	8019cfa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8019cc0:	4b4b      	ldr	r3, [pc, #300]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8019cc6:	4a4a      	ldr	r2, [pc, #296]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019cc8:	f043 0301 	orr.w	r3, r3, #1
 8019ccc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8019cd0:	f7ff fa3e 	bl	8019150 <HAL_GetTick>
 8019cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8019cd6:	e008      	b.n	8019cea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8019cd8:	f7ff fa3a 	bl	8019150 <HAL_GetTick>
 8019cdc:	4602      	mov	r2, r0
 8019cde:	693b      	ldr	r3, [r7, #16]
 8019ce0:	1ad3      	subs	r3, r2, r3
 8019ce2:	2b02      	cmp	r3, #2
 8019ce4:	d901      	bls.n	8019cea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8019ce6:	2303      	movs	r3, #3
 8019ce8:	e20c      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8019cea:	4b41      	ldr	r3, [pc, #260]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019cec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8019cf0:	f003 0302 	and.w	r3, r3, #2
 8019cf4:	2b00      	cmp	r3, #0
 8019cf6:	d0ef      	beq.n	8019cd8 <HAL_RCC_OscConfig+0x3ec>
 8019cf8:	e01b      	b.n	8019d32 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8019cfa:	4b3d      	ldr	r3, [pc, #244]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019cfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8019d00:	4a3b      	ldr	r2, [pc, #236]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019d02:	f023 0301 	bic.w	r3, r3, #1
 8019d06:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8019d0a:	f7ff fa21 	bl	8019150 <HAL_GetTick>
 8019d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8019d10:	e008      	b.n	8019d24 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8019d12:	f7ff fa1d 	bl	8019150 <HAL_GetTick>
 8019d16:	4602      	mov	r2, r0
 8019d18:	693b      	ldr	r3, [r7, #16]
 8019d1a:	1ad3      	subs	r3, r2, r3
 8019d1c:	2b02      	cmp	r3, #2
 8019d1e:	d901      	bls.n	8019d24 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8019d20:	2303      	movs	r3, #3
 8019d22:	e1ef      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8019d24:	4b32      	ldr	r3, [pc, #200]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019d26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8019d2a:	f003 0302 	and.w	r3, r3, #2
 8019d2e:	2b00      	cmp	r3, #0
 8019d30:	d1ef      	bne.n	8019d12 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8019d32:	687b      	ldr	r3, [r7, #4]
 8019d34:	681b      	ldr	r3, [r3, #0]
 8019d36:	f003 0304 	and.w	r3, r3, #4
 8019d3a:	2b00      	cmp	r3, #0
 8019d3c:	f000 80a6 	beq.w	8019e8c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8019d40:	2300      	movs	r3, #0
 8019d42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8019d44:	4b2a      	ldr	r3, [pc, #168]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019d48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8019d4c:	2b00      	cmp	r3, #0
 8019d4e:	d10d      	bne.n	8019d6c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8019d50:	4b27      	ldr	r3, [pc, #156]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019d54:	4a26      	ldr	r2, [pc, #152]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019d56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8019d5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8019d5c:	4b24      	ldr	r3, [pc, #144]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019d60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8019d64:	60bb      	str	r3, [r7, #8]
 8019d66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8019d68:	2301      	movs	r3, #1
 8019d6a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8019d6c:	4b21      	ldr	r3, [pc, #132]	@ (8019df4 <HAL_RCC_OscConfig+0x508>)
 8019d6e:	681b      	ldr	r3, [r3, #0]
 8019d70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8019d74:	2b00      	cmp	r3, #0
 8019d76:	d118      	bne.n	8019daa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8019d78:	4b1e      	ldr	r3, [pc, #120]	@ (8019df4 <HAL_RCC_OscConfig+0x508>)
 8019d7a:	681b      	ldr	r3, [r3, #0]
 8019d7c:	4a1d      	ldr	r2, [pc, #116]	@ (8019df4 <HAL_RCC_OscConfig+0x508>)
 8019d7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8019d82:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8019d84:	f7ff f9e4 	bl	8019150 <HAL_GetTick>
 8019d88:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8019d8a:	e008      	b.n	8019d9e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8019d8c:	f7ff f9e0 	bl	8019150 <HAL_GetTick>
 8019d90:	4602      	mov	r2, r0
 8019d92:	693b      	ldr	r3, [r7, #16]
 8019d94:	1ad3      	subs	r3, r2, r3
 8019d96:	2b02      	cmp	r3, #2
 8019d98:	d901      	bls.n	8019d9e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8019d9a:	2303      	movs	r3, #3
 8019d9c:	e1b2      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8019d9e:	4b15      	ldr	r3, [pc, #84]	@ (8019df4 <HAL_RCC_OscConfig+0x508>)
 8019da0:	681b      	ldr	r3, [r3, #0]
 8019da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8019da6:	2b00      	cmp	r3, #0
 8019da8:	d0f0      	beq.n	8019d8c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8019daa:	687b      	ldr	r3, [r7, #4]
 8019dac:	689b      	ldr	r3, [r3, #8]
 8019dae:	2b01      	cmp	r3, #1
 8019db0:	d108      	bne.n	8019dc4 <HAL_RCC_OscConfig+0x4d8>
 8019db2:	4b0f      	ldr	r3, [pc, #60]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019db8:	4a0d      	ldr	r2, [pc, #52]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019dba:	f043 0301 	orr.w	r3, r3, #1
 8019dbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8019dc2:	e029      	b.n	8019e18 <HAL_RCC_OscConfig+0x52c>
 8019dc4:	687b      	ldr	r3, [r7, #4]
 8019dc6:	689b      	ldr	r3, [r3, #8]
 8019dc8:	2b05      	cmp	r3, #5
 8019dca:	d115      	bne.n	8019df8 <HAL_RCC_OscConfig+0x50c>
 8019dcc:	4b08      	ldr	r3, [pc, #32]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019dd2:	4a07      	ldr	r2, [pc, #28]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019dd4:	f043 0304 	orr.w	r3, r3, #4
 8019dd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8019ddc:	4b04      	ldr	r3, [pc, #16]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019de2:	4a03      	ldr	r2, [pc, #12]	@ (8019df0 <HAL_RCC_OscConfig+0x504>)
 8019de4:	f043 0301 	orr.w	r3, r3, #1
 8019de8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8019dec:	e014      	b.n	8019e18 <HAL_RCC_OscConfig+0x52c>
 8019dee:	bf00      	nop
 8019df0:	40021000 	.word	0x40021000
 8019df4:	40007000 	.word	0x40007000
 8019df8:	4b9a      	ldr	r3, [pc, #616]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019dfe:	4a99      	ldr	r2, [pc, #612]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019e00:	f023 0301 	bic.w	r3, r3, #1
 8019e04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8019e08:	4b96      	ldr	r3, [pc, #600]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019e0e:	4a95      	ldr	r2, [pc, #596]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019e10:	f023 0304 	bic.w	r3, r3, #4
 8019e14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8019e18:	687b      	ldr	r3, [r7, #4]
 8019e1a:	689b      	ldr	r3, [r3, #8]
 8019e1c:	2b00      	cmp	r3, #0
 8019e1e:	d016      	beq.n	8019e4e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8019e20:	f7ff f996 	bl	8019150 <HAL_GetTick>
 8019e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8019e26:	e00a      	b.n	8019e3e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8019e28:	f7ff f992 	bl	8019150 <HAL_GetTick>
 8019e2c:	4602      	mov	r2, r0
 8019e2e:	693b      	ldr	r3, [r7, #16]
 8019e30:	1ad3      	subs	r3, r2, r3
 8019e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019e36:	4293      	cmp	r3, r2
 8019e38:	d901      	bls.n	8019e3e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8019e3a:	2303      	movs	r3, #3
 8019e3c:	e162      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8019e3e:	4b89      	ldr	r3, [pc, #548]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019e44:	f003 0302 	and.w	r3, r3, #2
 8019e48:	2b00      	cmp	r3, #0
 8019e4a:	d0ed      	beq.n	8019e28 <HAL_RCC_OscConfig+0x53c>
 8019e4c:	e015      	b.n	8019e7a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8019e4e:	f7ff f97f 	bl	8019150 <HAL_GetTick>
 8019e52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8019e54:	e00a      	b.n	8019e6c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8019e56:	f7ff f97b 	bl	8019150 <HAL_GetTick>
 8019e5a:	4602      	mov	r2, r0
 8019e5c:	693b      	ldr	r3, [r7, #16]
 8019e5e:	1ad3      	subs	r3, r2, r3
 8019e60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019e64:	4293      	cmp	r3, r2
 8019e66:	d901      	bls.n	8019e6c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8019e68:	2303      	movs	r3, #3
 8019e6a:	e14b      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8019e6c:	4b7d      	ldr	r3, [pc, #500]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019e72:	f003 0302 	and.w	r3, r3, #2
 8019e76:	2b00      	cmp	r3, #0
 8019e78:	d1ed      	bne.n	8019e56 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8019e7a:	7ffb      	ldrb	r3, [r7, #31]
 8019e7c:	2b01      	cmp	r3, #1
 8019e7e:	d105      	bne.n	8019e8c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8019e80:	4b78      	ldr	r3, [pc, #480]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019e82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019e84:	4a77      	ldr	r2, [pc, #476]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019e86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8019e8a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8019e8c:	687b      	ldr	r3, [r7, #4]
 8019e8e:	681b      	ldr	r3, [r3, #0]
 8019e90:	f003 0320 	and.w	r3, r3, #32
 8019e94:	2b00      	cmp	r3, #0
 8019e96:	d03c      	beq.n	8019f12 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8019e98:	687b      	ldr	r3, [r7, #4]
 8019e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019e9c:	2b00      	cmp	r3, #0
 8019e9e:	d01c      	beq.n	8019eda <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8019ea0:	4b70      	ldr	r3, [pc, #448]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019ea2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8019ea6:	4a6f      	ldr	r2, [pc, #444]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019ea8:	f043 0301 	orr.w	r3, r3, #1
 8019eac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8019eb0:	f7ff f94e 	bl	8019150 <HAL_GetTick>
 8019eb4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8019eb6:	e008      	b.n	8019eca <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8019eb8:	f7ff f94a 	bl	8019150 <HAL_GetTick>
 8019ebc:	4602      	mov	r2, r0
 8019ebe:	693b      	ldr	r3, [r7, #16]
 8019ec0:	1ad3      	subs	r3, r2, r3
 8019ec2:	2b02      	cmp	r3, #2
 8019ec4:	d901      	bls.n	8019eca <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8019ec6:	2303      	movs	r3, #3
 8019ec8:	e11c      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8019eca:	4b66      	ldr	r3, [pc, #408]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019ecc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8019ed0:	f003 0302 	and.w	r3, r3, #2
 8019ed4:	2b00      	cmp	r3, #0
 8019ed6:	d0ef      	beq.n	8019eb8 <HAL_RCC_OscConfig+0x5cc>
 8019ed8:	e01b      	b.n	8019f12 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8019eda:	4b62      	ldr	r3, [pc, #392]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019edc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8019ee0:	4a60      	ldr	r2, [pc, #384]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019ee2:	f023 0301 	bic.w	r3, r3, #1
 8019ee6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8019eea:	f7ff f931 	bl	8019150 <HAL_GetTick>
 8019eee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8019ef0:	e008      	b.n	8019f04 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8019ef2:	f7ff f92d 	bl	8019150 <HAL_GetTick>
 8019ef6:	4602      	mov	r2, r0
 8019ef8:	693b      	ldr	r3, [r7, #16]
 8019efa:	1ad3      	subs	r3, r2, r3
 8019efc:	2b02      	cmp	r3, #2
 8019efe:	d901      	bls.n	8019f04 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8019f00:	2303      	movs	r3, #3
 8019f02:	e0ff      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8019f04:	4b57      	ldr	r3, [pc, #348]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019f06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8019f0a:	f003 0302 	and.w	r3, r3, #2
 8019f0e:	2b00      	cmp	r3, #0
 8019f10:	d1ef      	bne.n	8019ef2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8019f12:	687b      	ldr	r3, [r7, #4]
 8019f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019f16:	2b00      	cmp	r3, #0
 8019f18:	f000 80f3 	beq.w	801a102 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8019f1c:	687b      	ldr	r3, [r7, #4]
 8019f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019f20:	2b02      	cmp	r3, #2
 8019f22:	f040 80c9 	bne.w	801a0b8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8019f26:	4b4f      	ldr	r3, [pc, #316]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019f28:	68db      	ldr	r3, [r3, #12]
 8019f2a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8019f2c:	697b      	ldr	r3, [r7, #20]
 8019f2e:	f003 0203 	and.w	r2, r3, #3
 8019f32:	687b      	ldr	r3, [r7, #4]
 8019f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f36:	429a      	cmp	r2, r3
 8019f38:	d12c      	bne.n	8019f94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8019f3a:	697b      	ldr	r3, [r7, #20]
 8019f3c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8019f40:	687b      	ldr	r3, [r7, #4]
 8019f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019f44:	3b01      	subs	r3, #1
 8019f46:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8019f48:	429a      	cmp	r2, r3
 8019f4a:	d123      	bne.n	8019f94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8019f4c:	697b      	ldr	r3, [r7, #20]
 8019f4e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8019f52:	687b      	ldr	r3, [r7, #4]
 8019f54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019f56:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8019f58:	429a      	cmp	r2, r3
 8019f5a:	d11b      	bne.n	8019f94 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8019f5c:	697b      	ldr	r3, [r7, #20]
 8019f5e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8019f62:	687b      	ldr	r3, [r7, #4]
 8019f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019f66:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8019f68:	429a      	cmp	r2, r3
 8019f6a:	d113      	bne.n	8019f94 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8019f6c:	697b      	ldr	r3, [r7, #20]
 8019f6e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8019f72:	687b      	ldr	r3, [r7, #4]
 8019f74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019f76:	085b      	lsrs	r3, r3, #1
 8019f78:	3b01      	subs	r3, #1
 8019f7a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8019f7c:	429a      	cmp	r2, r3
 8019f7e:	d109      	bne.n	8019f94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8019f80:	697b      	ldr	r3, [r7, #20]
 8019f82:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8019f86:	687b      	ldr	r3, [r7, #4]
 8019f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019f8a:	085b      	lsrs	r3, r3, #1
 8019f8c:	3b01      	subs	r3, #1
 8019f8e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8019f90:	429a      	cmp	r2, r3
 8019f92:	d06b      	beq.n	801a06c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8019f94:	69bb      	ldr	r3, [r7, #24]
 8019f96:	2b0c      	cmp	r3, #12
 8019f98:	d062      	beq.n	801a060 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8019f9a:	4b32      	ldr	r3, [pc, #200]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019f9c:	681b      	ldr	r3, [r3, #0]
 8019f9e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8019fa2:	2b00      	cmp	r3, #0
 8019fa4:	d001      	beq.n	8019faa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8019fa6:	2301      	movs	r3, #1
 8019fa8:	e0ac      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8019faa:	4b2e      	ldr	r3, [pc, #184]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019fac:	681b      	ldr	r3, [r3, #0]
 8019fae:	4a2d      	ldr	r2, [pc, #180]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019fb0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8019fb4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8019fb6:	f7ff f8cb 	bl	8019150 <HAL_GetTick>
 8019fba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8019fbc:	e008      	b.n	8019fd0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8019fbe:	f7ff f8c7 	bl	8019150 <HAL_GetTick>
 8019fc2:	4602      	mov	r2, r0
 8019fc4:	693b      	ldr	r3, [r7, #16]
 8019fc6:	1ad3      	subs	r3, r2, r3
 8019fc8:	2b02      	cmp	r3, #2
 8019fca:	d901      	bls.n	8019fd0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8019fcc:	2303      	movs	r3, #3
 8019fce:	e099      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8019fd0:	4b24      	ldr	r3, [pc, #144]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019fd2:	681b      	ldr	r3, [r3, #0]
 8019fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8019fd8:	2b00      	cmp	r3, #0
 8019fda:	d1f0      	bne.n	8019fbe <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8019fdc:	4b21      	ldr	r3, [pc, #132]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 8019fde:	68da      	ldr	r2, [r3, #12]
 8019fe0:	4b21      	ldr	r3, [pc, #132]	@ (801a068 <HAL_RCC_OscConfig+0x77c>)
 8019fe2:	4013      	ands	r3, r2
 8019fe4:	687a      	ldr	r2, [r7, #4]
 8019fe6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8019fe8:	687a      	ldr	r2, [r7, #4]
 8019fea:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8019fec:	3a01      	subs	r2, #1
 8019fee:	0112      	lsls	r2, r2, #4
 8019ff0:	4311      	orrs	r1, r2
 8019ff2:	687a      	ldr	r2, [r7, #4]
 8019ff4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8019ff6:	0212      	lsls	r2, r2, #8
 8019ff8:	4311      	orrs	r1, r2
 8019ffa:	687a      	ldr	r2, [r7, #4]
 8019ffc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8019ffe:	0852      	lsrs	r2, r2, #1
 801a000:	3a01      	subs	r2, #1
 801a002:	0552      	lsls	r2, r2, #21
 801a004:	4311      	orrs	r1, r2
 801a006:	687a      	ldr	r2, [r7, #4]
 801a008:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 801a00a:	0852      	lsrs	r2, r2, #1
 801a00c:	3a01      	subs	r2, #1
 801a00e:	0652      	lsls	r2, r2, #25
 801a010:	4311      	orrs	r1, r2
 801a012:	687a      	ldr	r2, [r7, #4]
 801a014:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 801a016:	06d2      	lsls	r2, r2, #27
 801a018:	430a      	orrs	r2, r1
 801a01a:	4912      	ldr	r1, [pc, #72]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 801a01c:	4313      	orrs	r3, r2
 801a01e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 801a020:	4b10      	ldr	r3, [pc, #64]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 801a022:	681b      	ldr	r3, [r3, #0]
 801a024:	4a0f      	ldr	r2, [pc, #60]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 801a026:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801a02a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 801a02c:	4b0d      	ldr	r3, [pc, #52]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 801a02e:	68db      	ldr	r3, [r3, #12]
 801a030:	4a0c      	ldr	r2, [pc, #48]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 801a032:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801a036:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 801a038:	f7ff f88a 	bl	8019150 <HAL_GetTick>
 801a03c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801a03e:	e008      	b.n	801a052 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801a040:	f7ff f886 	bl	8019150 <HAL_GetTick>
 801a044:	4602      	mov	r2, r0
 801a046:	693b      	ldr	r3, [r7, #16]
 801a048:	1ad3      	subs	r3, r2, r3
 801a04a:	2b02      	cmp	r3, #2
 801a04c:	d901      	bls.n	801a052 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 801a04e:	2303      	movs	r3, #3
 801a050:	e058      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801a052:	4b04      	ldr	r3, [pc, #16]	@ (801a064 <HAL_RCC_OscConfig+0x778>)
 801a054:	681b      	ldr	r3, [r3, #0]
 801a056:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801a05a:	2b00      	cmp	r3, #0
 801a05c:	d0f0      	beq.n	801a040 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 801a05e:	e050      	b.n	801a102 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 801a060:	2301      	movs	r3, #1
 801a062:	e04f      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
 801a064:	40021000 	.word	0x40021000
 801a068:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801a06c:	4b27      	ldr	r3, [pc, #156]	@ (801a10c <HAL_RCC_OscConfig+0x820>)
 801a06e:	681b      	ldr	r3, [r3, #0]
 801a070:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801a074:	2b00      	cmp	r3, #0
 801a076:	d144      	bne.n	801a102 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 801a078:	4b24      	ldr	r3, [pc, #144]	@ (801a10c <HAL_RCC_OscConfig+0x820>)
 801a07a:	681b      	ldr	r3, [r3, #0]
 801a07c:	4a23      	ldr	r2, [pc, #140]	@ (801a10c <HAL_RCC_OscConfig+0x820>)
 801a07e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801a082:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 801a084:	4b21      	ldr	r3, [pc, #132]	@ (801a10c <HAL_RCC_OscConfig+0x820>)
 801a086:	68db      	ldr	r3, [r3, #12]
 801a088:	4a20      	ldr	r2, [pc, #128]	@ (801a10c <HAL_RCC_OscConfig+0x820>)
 801a08a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801a08e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 801a090:	f7ff f85e 	bl	8019150 <HAL_GetTick>
 801a094:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801a096:	e008      	b.n	801a0aa <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801a098:	f7ff f85a 	bl	8019150 <HAL_GetTick>
 801a09c:	4602      	mov	r2, r0
 801a09e:	693b      	ldr	r3, [r7, #16]
 801a0a0:	1ad3      	subs	r3, r2, r3
 801a0a2:	2b02      	cmp	r3, #2
 801a0a4:	d901      	bls.n	801a0aa <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 801a0a6:	2303      	movs	r3, #3
 801a0a8:	e02c      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801a0aa:	4b18      	ldr	r3, [pc, #96]	@ (801a10c <HAL_RCC_OscConfig+0x820>)
 801a0ac:	681b      	ldr	r3, [r3, #0]
 801a0ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801a0b2:	2b00      	cmp	r3, #0
 801a0b4:	d0f0      	beq.n	801a098 <HAL_RCC_OscConfig+0x7ac>
 801a0b6:	e024      	b.n	801a102 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 801a0b8:	69bb      	ldr	r3, [r7, #24]
 801a0ba:	2b0c      	cmp	r3, #12
 801a0bc:	d01f      	beq.n	801a0fe <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801a0be:	4b13      	ldr	r3, [pc, #76]	@ (801a10c <HAL_RCC_OscConfig+0x820>)
 801a0c0:	681b      	ldr	r3, [r3, #0]
 801a0c2:	4a12      	ldr	r2, [pc, #72]	@ (801a10c <HAL_RCC_OscConfig+0x820>)
 801a0c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801a0c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801a0ca:	f7ff f841 	bl	8019150 <HAL_GetTick>
 801a0ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801a0d0:	e008      	b.n	801a0e4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801a0d2:	f7ff f83d 	bl	8019150 <HAL_GetTick>
 801a0d6:	4602      	mov	r2, r0
 801a0d8:	693b      	ldr	r3, [r7, #16]
 801a0da:	1ad3      	subs	r3, r2, r3
 801a0dc:	2b02      	cmp	r3, #2
 801a0de:	d901      	bls.n	801a0e4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 801a0e0:	2303      	movs	r3, #3
 801a0e2:	e00f      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801a0e4:	4b09      	ldr	r3, [pc, #36]	@ (801a10c <HAL_RCC_OscConfig+0x820>)
 801a0e6:	681b      	ldr	r3, [r3, #0]
 801a0e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801a0ec:	2b00      	cmp	r3, #0
 801a0ee:	d1f0      	bne.n	801a0d2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 801a0f0:	4b06      	ldr	r3, [pc, #24]	@ (801a10c <HAL_RCC_OscConfig+0x820>)
 801a0f2:	68da      	ldr	r2, [r3, #12]
 801a0f4:	4905      	ldr	r1, [pc, #20]	@ (801a10c <HAL_RCC_OscConfig+0x820>)
 801a0f6:	4b06      	ldr	r3, [pc, #24]	@ (801a110 <HAL_RCC_OscConfig+0x824>)
 801a0f8:	4013      	ands	r3, r2
 801a0fa:	60cb      	str	r3, [r1, #12]
 801a0fc:	e001      	b.n	801a102 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 801a0fe:	2301      	movs	r3, #1
 801a100:	e000      	b.n	801a104 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 801a102:	2300      	movs	r3, #0
}
 801a104:	4618      	mov	r0, r3
 801a106:	3720      	adds	r7, #32
 801a108:	46bd      	mov	sp, r7
 801a10a:	bd80      	pop	{r7, pc}
 801a10c:	40021000 	.word	0x40021000
 801a110:	feeefffc 	.word	0xfeeefffc

0801a114 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 801a114:	b580      	push	{r7, lr}
 801a116:	b084      	sub	sp, #16
 801a118:	af00      	add	r7, sp, #0
 801a11a:	6078      	str	r0, [r7, #4]
 801a11c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 801a11e:	687b      	ldr	r3, [r7, #4]
 801a120:	2b00      	cmp	r3, #0
 801a122:	d101      	bne.n	801a128 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 801a124:	2301      	movs	r3, #1
 801a126:	e0e7      	b.n	801a2f8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 801a128:	4b75      	ldr	r3, [pc, #468]	@ (801a300 <HAL_RCC_ClockConfig+0x1ec>)
 801a12a:	681b      	ldr	r3, [r3, #0]
 801a12c:	f003 0307 	and.w	r3, r3, #7
 801a130:	683a      	ldr	r2, [r7, #0]
 801a132:	429a      	cmp	r2, r3
 801a134:	d910      	bls.n	801a158 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801a136:	4b72      	ldr	r3, [pc, #456]	@ (801a300 <HAL_RCC_ClockConfig+0x1ec>)
 801a138:	681b      	ldr	r3, [r3, #0]
 801a13a:	f023 0207 	bic.w	r2, r3, #7
 801a13e:	4970      	ldr	r1, [pc, #448]	@ (801a300 <HAL_RCC_ClockConfig+0x1ec>)
 801a140:	683b      	ldr	r3, [r7, #0]
 801a142:	4313      	orrs	r3, r2
 801a144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801a146:	4b6e      	ldr	r3, [pc, #440]	@ (801a300 <HAL_RCC_ClockConfig+0x1ec>)
 801a148:	681b      	ldr	r3, [r3, #0]
 801a14a:	f003 0307 	and.w	r3, r3, #7
 801a14e:	683a      	ldr	r2, [r7, #0]
 801a150:	429a      	cmp	r2, r3
 801a152:	d001      	beq.n	801a158 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 801a154:	2301      	movs	r3, #1
 801a156:	e0cf      	b.n	801a2f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801a158:	687b      	ldr	r3, [r7, #4]
 801a15a:	681b      	ldr	r3, [r3, #0]
 801a15c:	f003 0302 	and.w	r3, r3, #2
 801a160:	2b00      	cmp	r3, #0
 801a162:	d010      	beq.n	801a186 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 801a164:	687b      	ldr	r3, [r7, #4]
 801a166:	689a      	ldr	r2, [r3, #8]
 801a168:	4b66      	ldr	r3, [pc, #408]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a16a:	689b      	ldr	r3, [r3, #8]
 801a16c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801a170:	429a      	cmp	r2, r3
 801a172:	d908      	bls.n	801a186 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801a174:	4b63      	ldr	r3, [pc, #396]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a176:	689b      	ldr	r3, [r3, #8]
 801a178:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 801a17c:	687b      	ldr	r3, [r7, #4]
 801a17e:	689b      	ldr	r3, [r3, #8]
 801a180:	4960      	ldr	r1, [pc, #384]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a182:	4313      	orrs	r3, r2
 801a184:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801a186:	687b      	ldr	r3, [r7, #4]
 801a188:	681b      	ldr	r3, [r3, #0]
 801a18a:	f003 0301 	and.w	r3, r3, #1
 801a18e:	2b00      	cmp	r3, #0
 801a190:	d04c      	beq.n	801a22c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 801a192:	687b      	ldr	r3, [r7, #4]
 801a194:	685b      	ldr	r3, [r3, #4]
 801a196:	2b03      	cmp	r3, #3
 801a198:	d107      	bne.n	801a1aa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801a19a:	4b5a      	ldr	r3, [pc, #360]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a19c:	681b      	ldr	r3, [r3, #0]
 801a19e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801a1a2:	2b00      	cmp	r3, #0
 801a1a4:	d121      	bne.n	801a1ea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 801a1a6:	2301      	movs	r3, #1
 801a1a8:	e0a6      	b.n	801a2f8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801a1aa:	687b      	ldr	r3, [r7, #4]
 801a1ac:	685b      	ldr	r3, [r3, #4]
 801a1ae:	2b02      	cmp	r3, #2
 801a1b0:	d107      	bne.n	801a1c2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801a1b2:	4b54      	ldr	r3, [pc, #336]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a1b4:	681b      	ldr	r3, [r3, #0]
 801a1b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801a1ba:	2b00      	cmp	r3, #0
 801a1bc:	d115      	bne.n	801a1ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 801a1be:	2301      	movs	r3, #1
 801a1c0:	e09a      	b.n	801a2f8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 801a1c2:	687b      	ldr	r3, [r7, #4]
 801a1c4:	685b      	ldr	r3, [r3, #4]
 801a1c6:	2b00      	cmp	r3, #0
 801a1c8:	d107      	bne.n	801a1da <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 801a1ca:	4b4e      	ldr	r3, [pc, #312]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a1cc:	681b      	ldr	r3, [r3, #0]
 801a1ce:	f003 0302 	and.w	r3, r3, #2
 801a1d2:	2b00      	cmp	r3, #0
 801a1d4:	d109      	bne.n	801a1ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 801a1d6:	2301      	movs	r3, #1
 801a1d8:	e08e      	b.n	801a2f8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801a1da:	4b4a      	ldr	r3, [pc, #296]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a1dc:	681b      	ldr	r3, [r3, #0]
 801a1de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801a1e2:	2b00      	cmp	r3, #0
 801a1e4:	d101      	bne.n	801a1ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 801a1e6:	2301      	movs	r3, #1
 801a1e8:	e086      	b.n	801a2f8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 801a1ea:	4b46      	ldr	r3, [pc, #280]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a1ec:	689b      	ldr	r3, [r3, #8]
 801a1ee:	f023 0203 	bic.w	r2, r3, #3
 801a1f2:	687b      	ldr	r3, [r7, #4]
 801a1f4:	685b      	ldr	r3, [r3, #4]
 801a1f6:	4943      	ldr	r1, [pc, #268]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a1f8:	4313      	orrs	r3, r2
 801a1fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801a1fc:	f7fe ffa8 	bl	8019150 <HAL_GetTick>
 801a200:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801a202:	e00a      	b.n	801a21a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801a204:	f7fe ffa4 	bl	8019150 <HAL_GetTick>
 801a208:	4602      	mov	r2, r0
 801a20a:	68fb      	ldr	r3, [r7, #12]
 801a20c:	1ad3      	subs	r3, r2, r3
 801a20e:	f241 3288 	movw	r2, #5000	@ 0x1388
 801a212:	4293      	cmp	r3, r2
 801a214:	d901      	bls.n	801a21a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 801a216:	2303      	movs	r3, #3
 801a218:	e06e      	b.n	801a2f8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801a21a:	4b3a      	ldr	r3, [pc, #232]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a21c:	689b      	ldr	r3, [r3, #8]
 801a21e:	f003 020c 	and.w	r2, r3, #12
 801a222:	687b      	ldr	r3, [r7, #4]
 801a224:	685b      	ldr	r3, [r3, #4]
 801a226:	009b      	lsls	r3, r3, #2
 801a228:	429a      	cmp	r2, r3
 801a22a:	d1eb      	bne.n	801a204 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801a22c:	687b      	ldr	r3, [r7, #4]
 801a22e:	681b      	ldr	r3, [r3, #0]
 801a230:	f003 0302 	and.w	r3, r3, #2
 801a234:	2b00      	cmp	r3, #0
 801a236:	d010      	beq.n	801a25a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 801a238:	687b      	ldr	r3, [r7, #4]
 801a23a:	689a      	ldr	r2, [r3, #8]
 801a23c:	4b31      	ldr	r3, [pc, #196]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a23e:	689b      	ldr	r3, [r3, #8]
 801a240:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801a244:	429a      	cmp	r2, r3
 801a246:	d208      	bcs.n	801a25a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801a248:	4b2e      	ldr	r3, [pc, #184]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a24a:	689b      	ldr	r3, [r3, #8]
 801a24c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 801a250:	687b      	ldr	r3, [r7, #4]
 801a252:	689b      	ldr	r3, [r3, #8]
 801a254:	492b      	ldr	r1, [pc, #172]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a256:	4313      	orrs	r3, r2
 801a258:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 801a25a:	4b29      	ldr	r3, [pc, #164]	@ (801a300 <HAL_RCC_ClockConfig+0x1ec>)
 801a25c:	681b      	ldr	r3, [r3, #0]
 801a25e:	f003 0307 	and.w	r3, r3, #7
 801a262:	683a      	ldr	r2, [r7, #0]
 801a264:	429a      	cmp	r2, r3
 801a266:	d210      	bcs.n	801a28a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801a268:	4b25      	ldr	r3, [pc, #148]	@ (801a300 <HAL_RCC_ClockConfig+0x1ec>)
 801a26a:	681b      	ldr	r3, [r3, #0]
 801a26c:	f023 0207 	bic.w	r2, r3, #7
 801a270:	4923      	ldr	r1, [pc, #140]	@ (801a300 <HAL_RCC_ClockConfig+0x1ec>)
 801a272:	683b      	ldr	r3, [r7, #0]
 801a274:	4313      	orrs	r3, r2
 801a276:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801a278:	4b21      	ldr	r3, [pc, #132]	@ (801a300 <HAL_RCC_ClockConfig+0x1ec>)
 801a27a:	681b      	ldr	r3, [r3, #0]
 801a27c:	f003 0307 	and.w	r3, r3, #7
 801a280:	683a      	ldr	r2, [r7, #0]
 801a282:	429a      	cmp	r2, r3
 801a284:	d001      	beq.n	801a28a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 801a286:	2301      	movs	r3, #1
 801a288:	e036      	b.n	801a2f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801a28a:	687b      	ldr	r3, [r7, #4]
 801a28c:	681b      	ldr	r3, [r3, #0]
 801a28e:	f003 0304 	and.w	r3, r3, #4
 801a292:	2b00      	cmp	r3, #0
 801a294:	d008      	beq.n	801a2a8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 801a296:	4b1b      	ldr	r3, [pc, #108]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a298:	689b      	ldr	r3, [r3, #8]
 801a29a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 801a29e:	687b      	ldr	r3, [r7, #4]
 801a2a0:	68db      	ldr	r3, [r3, #12]
 801a2a2:	4918      	ldr	r1, [pc, #96]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a2a4:	4313      	orrs	r3, r2
 801a2a6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801a2a8:	687b      	ldr	r3, [r7, #4]
 801a2aa:	681b      	ldr	r3, [r3, #0]
 801a2ac:	f003 0308 	and.w	r3, r3, #8
 801a2b0:	2b00      	cmp	r3, #0
 801a2b2:	d009      	beq.n	801a2c8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 801a2b4:	4b13      	ldr	r3, [pc, #76]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a2b6:	689b      	ldr	r3, [r3, #8]
 801a2b8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 801a2bc:	687b      	ldr	r3, [r7, #4]
 801a2be:	691b      	ldr	r3, [r3, #16]
 801a2c0:	00db      	lsls	r3, r3, #3
 801a2c2:	4910      	ldr	r1, [pc, #64]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a2c4:	4313      	orrs	r3, r2
 801a2c6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 801a2c8:	f000 f824 	bl	801a314 <HAL_RCC_GetSysClockFreq>
 801a2cc:	4602      	mov	r2, r0
 801a2ce:	4b0d      	ldr	r3, [pc, #52]	@ (801a304 <HAL_RCC_ClockConfig+0x1f0>)
 801a2d0:	689b      	ldr	r3, [r3, #8]
 801a2d2:	091b      	lsrs	r3, r3, #4
 801a2d4:	f003 030f 	and.w	r3, r3, #15
 801a2d8:	490b      	ldr	r1, [pc, #44]	@ (801a308 <HAL_RCC_ClockConfig+0x1f4>)
 801a2da:	5ccb      	ldrb	r3, [r1, r3]
 801a2dc:	f003 031f 	and.w	r3, r3, #31
 801a2e0:	fa22 f303 	lsr.w	r3, r2, r3
 801a2e4:	4a09      	ldr	r2, [pc, #36]	@ (801a30c <HAL_RCC_ClockConfig+0x1f8>)
 801a2e6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 801a2e8:	4b09      	ldr	r3, [pc, #36]	@ (801a310 <HAL_RCC_ClockConfig+0x1fc>)
 801a2ea:	681b      	ldr	r3, [r3, #0]
 801a2ec:	4618      	mov	r0, r3
 801a2ee:	f7fe fedf 	bl	80190b0 <HAL_InitTick>
 801a2f2:	4603      	mov	r3, r0
 801a2f4:	72fb      	strb	r3, [r7, #11]

  return status;
 801a2f6:	7afb      	ldrb	r3, [r7, #11]
}
 801a2f8:	4618      	mov	r0, r3
 801a2fa:	3710      	adds	r7, #16
 801a2fc:	46bd      	mov	sp, r7
 801a2fe:	bd80      	pop	{r7, pc}
 801a300:	40022000 	.word	0x40022000
 801a304:	40021000 	.word	0x40021000
 801a308:	0802162c 	.word	0x0802162c
 801a30c:	20000000 	.word	0x20000000
 801a310:	2000005c 	.word	0x2000005c

0801a314 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 801a314:	b480      	push	{r7}
 801a316:	b089      	sub	sp, #36	@ 0x24
 801a318:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 801a31a:	2300      	movs	r3, #0
 801a31c:	61fb      	str	r3, [r7, #28]
 801a31e:	2300      	movs	r3, #0
 801a320:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 801a322:	4b3e      	ldr	r3, [pc, #248]	@ (801a41c <HAL_RCC_GetSysClockFreq+0x108>)
 801a324:	689b      	ldr	r3, [r3, #8]
 801a326:	f003 030c 	and.w	r3, r3, #12
 801a32a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 801a32c:	4b3b      	ldr	r3, [pc, #236]	@ (801a41c <HAL_RCC_GetSysClockFreq+0x108>)
 801a32e:	68db      	ldr	r3, [r3, #12]
 801a330:	f003 0303 	and.w	r3, r3, #3
 801a334:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 801a336:	693b      	ldr	r3, [r7, #16]
 801a338:	2b00      	cmp	r3, #0
 801a33a:	d005      	beq.n	801a348 <HAL_RCC_GetSysClockFreq+0x34>
 801a33c:	693b      	ldr	r3, [r7, #16]
 801a33e:	2b0c      	cmp	r3, #12
 801a340:	d121      	bne.n	801a386 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 801a342:	68fb      	ldr	r3, [r7, #12]
 801a344:	2b01      	cmp	r3, #1
 801a346:	d11e      	bne.n	801a386 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 801a348:	4b34      	ldr	r3, [pc, #208]	@ (801a41c <HAL_RCC_GetSysClockFreq+0x108>)
 801a34a:	681b      	ldr	r3, [r3, #0]
 801a34c:	f003 0308 	and.w	r3, r3, #8
 801a350:	2b00      	cmp	r3, #0
 801a352:	d107      	bne.n	801a364 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 801a354:	4b31      	ldr	r3, [pc, #196]	@ (801a41c <HAL_RCC_GetSysClockFreq+0x108>)
 801a356:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801a35a:	0a1b      	lsrs	r3, r3, #8
 801a35c:	f003 030f 	and.w	r3, r3, #15
 801a360:	61fb      	str	r3, [r7, #28]
 801a362:	e005      	b.n	801a370 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 801a364:	4b2d      	ldr	r3, [pc, #180]	@ (801a41c <HAL_RCC_GetSysClockFreq+0x108>)
 801a366:	681b      	ldr	r3, [r3, #0]
 801a368:	091b      	lsrs	r3, r3, #4
 801a36a:	f003 030f 	and.w	r3, r3, #15
 801a36e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 801a370:	4a2b      	ldr	r2, [pc, #172]	@ (801a420 <HAL_RCC_GetSysClockFreq+0x10c>)
 801a372:	69fb      	ldr	r3, [r7, #28]
 801a374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801a378:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 801a37a:	693b      	ldr	r3, [r7, #16]
 801a37c:	2b00      	cmp	r3, #0
 801a37e:	d10d      	bne.n	801a39c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 801a380:	69fb      	ldr	r3, [r7, #28]
 801a382:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 801a384:	e00a      	b.n	801a39c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 801a386:	693b      	ldr	r3, [r7, #16]
 801a388:	2b04      	cmp	r3, #4
 801a38a:	d102      	bne.n	801a392 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 801a38c:	4b25      	ldr	r3, [pc, #148]	@ (801a424 <HAL_RCC_GetSysClockFreq+0x110>)
 801a38e:	61bb      	str	r3, [r7, #24]
 801a390:	e004      	b.n	801a39c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 801a392:	693b      	ldr	r3, [r7, #16]
 801a394:	2b08      	cmp	r3, #8
 801a396:	d101      	bne.n	801a39c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 801a398:	4b23      	ldr	r3, [pc, #140]	@ (801a428 <HAL_RCC_GetSysClockFreq+0x114>)
 801a39a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 801a39c:	693b      	ldr	r3, [r7, #16]
 801a39e:	2b0c      	cmp	r3, #12
 801a3a0:	d134      	bne.n	801a40c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 801a3a2:	4b1e      	ldr	r3, [pc, #120]	@ (801a41c <HAL_RCC_GetSysClockFreq+0x108>)
 801a3a4:	68db      	ldr	r3, [r3, #12]
 801a3a6:	f003 0303 	and.w	r3, r3, #3
 801a3aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 801a3ac:	68bb      	ldr	r3, [r7, #8]
 801a3ae:	2b02      	cmp	r3, #2
 801a3b0:	d003      	beq.n	801a3ba <HAL_RCC_GetSysClockFreq+0xa6>
 801a3b2:	68bb      	ldr	r3, [r7, #8]
 801a3b4:	2b03      	cmp	r3, #3
 801a3b6:	d003      	beq.n	801a3c0 <HAL_RCC_GetSysClockFreq+0xac>
 801a3b8:	e005      	b.n	801a3c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 801a3ba:	4b1a      	ldr	r3, [pc, #104]	@ (801a424 <HAL_RCC_GetSysClockFreq+0x110>)
 801a3bc:	617b      	str	r3, [r7, #20]
      break;
 801a3be:	e005      	b.n	801a3cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 801a3c0:	4b19      	ldr	r3, [pc, #100]	@ (801a428 <HAL_RCC_GetSysClockFreq+0x114>)
 801a3c2:	617b      	str	r3, [r7, #20]
      break;
 801a3c4:	e002      	b.n	801a3cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 801a3c6:	69fb      	ldr	r3, [r7, #28]
 801a3c8:	617b      	str	r3, [r7, #20]
      break;
 801a3ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 801a3cc:	4b13      	ldr	r3, [pc, #76]	@ (801a41c <HAL_RCC_GetSysClockFreq+0x108>)
 801a3ce:	68db      	ldr	r3, [r3, #12]
 801a3d0:	091b      	lsrs	r3, r3, #4
 801a3d2:	f003 0307 	and.w	r3, r3, #7
 801a3d6:	3301      	adds	r3, #1
 801a3d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 801a3da:	4b10      	ldr	r3, [pc, #64]	@ (801a41c <HAL_RCC_GetSysClockFreq+0x108>)
 801a3dc:	68db      	ldr	r3, [r3, #12]
 801a3de:	0a1b      	lsrs	r3, r3, #8
 801a3e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801a3e4:	697a      	ldr	r2, [r7, #20]
 801a3e6:	fb03 f202 	mul.w	r2, r3, r2
 801a3ea:	687b      	ldr	r3, [r7, #4]
 801a3ec:	fbb2 f3f3 	udiv	r3, r2, r3
 801a3f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 801a3f2:	4b0a      	ldr	r3, [pc, #40]	@ (801a41c <HAL_RCC_GetSysClockFreq+0x108>)
 801a3f4:	68db      	ldr	r3, [r3, #12]
 801a3f6:	0e5b      	lsrs	r3, r3, #25
 801a3f8:	f003 0303 	and.w	r3, r3, #3
 801a3fc:	3301      	adds	r3, #1
 801a3fe:	005b      	lsls	r3, r3, #1
 801a400:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 801a402:	697a      	ldr	r2, [r7, #20]
 801a404:	683b      	ldr	r3, [r7, #0]
 801a406:	fbb2 f3f3 	udiv	r3, r2, r3
 801a40a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 801a40c:	69bb      	ldr	r3, [r7, #24]
}
 801a40e:	4618      	mov	r0, r3
 801a410:	3724      	adds	r7, #36	@ 0x24
 801a412:	46bd      	mov	sp, r7
 801a414:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a418:	4770      	bx	lr
 801a41a:	bf00      	nop
 801a41c:	40021000 	.word	0x40021000
 801a420:	08021644 	.word	0x08021644
 801a424:	00f42400 	.word	0x00f42400
 801a428:	007a1200 	.word	0x007a1200

0801a42c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801a42c:	b480      	push	{r7}
 801a42e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 801a430:	4b03      	ldr	r3, [pc, #12]	@ (801a440 <HAL_RCC_GetHCLKFreq+0x14>)
 801a432:	681b      	ldr	r3, [r3, #0]
}
 801a434:	4618      	mov	r0, r3
 801a436:	46bd      	mov	sp, r7
 801a438:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a43c:	4770      	bx	lr
 801a43e:	bf00      	nop
 801a440:	20000000 	.word	0x20000000

0801a444 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 801a444:	b580      	push	{r7, lr}
 801a446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 801a448:	f7ff fff0 	bl	801a42c <HAL_RCC_GetHCLKFreq>
 801a44c:	4602      	mov	r2, r0
 801a44e:	4b06      	ldr	r3, [pc, #24]	@ (801a468 <HAL_RCC_GetPCLK1Freq+0x24>)
 801a450:	689b      	ldr	r3, [r3, #8]
 801a452:	0a1b      	lsrs	r3, r3, #8
 801a454:	f003 0307 	and.w	r3, r3, #7
 801a458:	4904      	ldr	r1, [pc, #16]	@ (801a46c <HAL_RCC_GetPCLK1Freq+0x28>)
 801a45a:	5ccb      	ldrb	r3, [r1, r3]
 801a45c:	f003 031f 	and.w	r3, r3, #31
 801a460:	fa22 f303 	lsr.w	r3, r2, r3
}
 801a464:	4618      	mov	r0, r3
 801a466:	bd80      	pop	{r7, pc}
 801a468:	40021000 	.word	0x40021000
 801a46c:	0802163c 	.word	0x0802163c

0801a470 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801a470:	b580      	push	{r7, lr}
 801a472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 801a474:	f7ff ffda 	bl	801a42c <HAL_RCC_GetHCLKFreq>
 801a478:	4602      	mov	r2, r0
 801a47a:	4b06      	ldr	r3, [pc, #24]	@ (801a494 <HAL_RCC_GetPCLK2Freq+0x24>)
 801a47c:	689b      	ldr	r3, [r3, #8]
 801a47e:	0adb      	lsrs	r3, r3, #11
 801a480:	f003 0307 	and.w	r3, r3, #7
 801a484:	4904      	ldr	r1, [pc, #16]	@ (801a498 <HAL_RCC_GetPCLK2Freq+0x28>)
 801a486:	5ccb      	ldrb	r3, [r1, r3]
 801a488:	f003 031f 	and.w	r3, r3, #31
 801a48c:	fa22 f303 	lsr.w	r3, r2, r3
}
 801a490:	4618      	mov	r0, r3
 801a492:	bd80      	pop	{r7, pc}
 801a494:	40021000 	.word	0x40021000
 801a498:	0802163c 	.word	0x0802163c

0801a49c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 801a49c:	b580      	push	{r7, lr}
 801a49e:	b086      	sub	sp, #24
 801a4a0:	af00      	add	r7, sp, #0
 801a4a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 801a4a4:	2300      	movs	r3, #0
 801a4a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 801a4a8:	4b2a      	ldr	r3, [pc, #168]	@ (801a554 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801a4aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a4ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801a4b0:	2b00      	cmp	r3, #0
 801a4b2:	d003      	beq.n	801a4bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 801a4b4:	f7ff f9b6 	bl	8019824 <HAL_PWREx_GetVoltageRange>
 801a4b8:	6178      	str	r0, [r7, #20]
 801a4ba:	e014      	b.n	801a4e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 801a4bc:	4b25      	ldr	r3, [pc, #148]	@ (801a554 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801a4be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a4c0:	4a24      	ldr	r2, [pc, #144]	@ (801a554 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801a4c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801a4c6:	6593      	str	r3, [r2, #88]	@ 0x58
 801a4c8:	4b22      	ldr	r3, [pc, #136]	@ (801a554 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801a4ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a4cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801a4d0:	60fb      	str	r3, [r7, #12]
 801a4d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 801a4d4:	f7ff f9a6 	bl	8019824 <HAL_PWREx_GetVoltageRange>
 801a4d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 801a4da:	4b1e      	ldr	r3, [pc, #120]	@ (801a554 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801a4dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a4de:	4a1d      	ldr	r2, [pc, #116]	@ (801a554 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801a4e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801a4e4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 801a4e6:	697b      	ldr	r3, [r7, #20]
 801a4e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a4ec:	d10b      	bne.n	801a506 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 801a4ee:	687b      	ldr	r3, [r7, #4]
 801a4f0:	2b80      	cmp	r3, #128	@ 0x80
 801a4f2:	d919      	bls.n	801a528 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 801a4f4:	687b      	ldr	r3, [r7, #4]
 801a4f6:	2ba0      	cmp	r3, #160	@ 0xa0
 801a4f8:	d902      	bls.n	801a500 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 801a4fa:	2302      	movs	r3, #2
 801a4fc:	613b      	str	r3, [r7, #16]
 801a4fe:	e013      	b.n	801a528 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 801a500:	2301      	movs	r3, #1
 801a502:	613b      	str	r3, [r7, #16]
 801a504:	e010      	b.n	801a528 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 801a506:	687b      	ldr	r3, [r7, #4]
 801a508:	2b80      	cmp	r3, #128	@ 0x80
 801a50a:	d902      	bls.n	801a512 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 801a50c:	2303      	movs	r3, #3
 801a50e:	613b      	str	r3, [r7, #16]
 801a510:	e00a      	b.n	801a528 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 801a512:	687b      	ldr	r3, [r7, #4]
 801a514:	2b80      	cmp	r3, #128	@ 0x80
 801a516:	d102      	bne.n	801a51e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 801a518:	2302      	movs	r3, #2
 801a51a:	613b      	str	r3, [r7, #16]
 801a51c:	e004      	b.n	801a528 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 801a51e:	687b      	ldr	r3, [r7, #4]
 801a520:	2b70      	cmp	r3, #112	@ 0x70
 801a522:	d101      	bne.n	801a528 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 801a524:	2301      	movs	r3, #1
 801a526:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 801a528:	4b0b      	ldr	r3, [pc, #44]	@ (801a558 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801a52a:	681b      	ldr	r3, [r3, #0]
 801a52c:	f023 0207 	bic.w	r2, r3, #7
 801a530:	4909      	ldr	r1, [pc, #36]	@ (801a558 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801a532:	693b      	ldr	r3, [r7, #16]
 801a534:	4313      	orrs	r3, r2
 801a536:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 801a538:	4b07      	ldr	r3, [pc, #28]	@ (801a558 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801a53a:	681b      	ldr	r3, [r3, #0]
 801a53c:	f003 0307 	and.w	r3, r3, #7
 801a540:	693a      	ldr	r2, [r7, #16]
 801a542:	429a      	cmp	r2, r3
 801a544:	d001      	beq.n	801a54a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 801a546:	2301      	movs	r3, #1
 801a548:	e000      	b.n	801a54c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 801a54a:	2300      	movs	r3, #0
}
 801a54c:	4618      	mov	r0, r3
 801a54e:	3718      	adds	r7, #24
 801a550:	46bd      	mov	sp, r7
 801a552:	bd80      	pop	{r7, pc}
 801a554:	40021000 	.word	0x40021000
 801a558:	40022000 	.word	0x40022000

0801a55c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 801a55c:	b580      	push	{r7, lr}
 801a55e:	b086      	sub	sp, #24
 801a560:	af00      	add	r7, sp, #0
 801a562:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 801a564:	2300      	movs	r3, #0
 801a566:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 801a568:	2300      	movs	r3, #0
 801a56a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 801a56c:	687b      	ldr	r3, [r7, #4]
 801a56e:	681b      	ldr	r3, [r3, #0]
 801a570:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801a574:	2b00      	cmp	r3, #0
 801a576:	d031      	beq.n	801a5dc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 801a578:	687b      	ldr	r3, [r7, #4]
 801a57a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a57c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 801a580:	d01a      	beq.n	801a5b8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 801a582:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 801a586:	d814      	bhi.n	801a5b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 801a588:	2b00      	cmp	r3, #0
 801a58a:	d009      	beq.n	801a5a0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 801a58c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801a590:	d10f      	bne.n	801a5b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 801a592:	4b5d      	ldr	r3, [pc, #372]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a594:	68db      	ldr	r3, [r3, #12]
 801a596:	4a5c      	ldr	r2, [pc, #368]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801a59c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 801a59e:	e00c      	b.n	801a5ba <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 801a5a0:	687b      	ldr	r3, [r7, #4]
 801a5a2:	3304      	adds	r3, #4
 801a5a4:	2100      	movs	r1, #0
 801a5a6:	4618      	mov	r0, r3
 801a5a8:	f000 f9f0 	bl	801a98c <RCCEx_PLLSAI1_Config>
 801a5ac:	4603      	mov	r3, r0
 801a5ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 801a5b0:	e003      	b.n	801a5ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 801a5b2:	2301      	movs	r3, #1
 801a5b4:	74fb      	strb	r3, [r7, #19]
      break;
 801a5b6:	e000      	b.n	801a5ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 801a5b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 801a5ba:	7cfb      	ldrb	r3, [r7, #19]
 801a5bc:	2b00      	cmp	r3, #0
 801a5be:	d10b      	bne.n	801a5d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 801a5c0:	4b51      	ldr	r3, [pc, #324]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a5c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a5c6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 801a5ca:	687b      	ldr	r3, [r7, #4]
 801a5cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a5ce:	494e      	ldr	r1, [pc, #312]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a5d0:	4313      	orrs	r3, r2
 801a5d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 801a5d6:	e001      	b.n	801a5dc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a5d8:	7cfb      	ldrb	r3, [r7, #19]
 801a5da:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801a5dc:	687b      	ldr	r3, [r7, #4]
 801a5de:	681b      	ldr	r3, [r3, #0]
 801a5e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801a5e4:	2b00      	cmp	r3, #0
 801a5e6:	f000 809e 	beq.w	801a726 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 801a5ea:	2300      	movs	r3, #0
 801a5ec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 801a5ee:	4b46      	ldr	r3, [pc, #280]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a5f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a5f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801a5f6:	2b00      	cmp	r3, #0
 801a5f8:	d101      	bne.n	801a5fe <HAL_RCCEx_PeriphCLKConfig+0xa2>
 801a5fa:	2301      	movs	r3, #1
 801a5fc:	e000      	b.n	801a600 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 801a5fe:	2300      	movs	r3, #0
 801a600:	2b00      	cmp	r3, #0
 801a602:	d00d      	beq.n	801a620 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801a604:	4b40      	ldr	r3, [pc, #256]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a608:	4a3f      	ldr	r2, [pc, #252]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a60a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801a60e:	6593      	str	r3, [r2, #88]	@ 0x58
 801a610:	4b3d      	ldr	r3, [pc, #244]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801a618:	60bb      	str	r3, [r7, #8]
 801a61a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 801a61c:	2301      	movs	r3, #1
 801a61e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 801a620:	4b3a      	ldr	r3, [pc, #232]	@ (801a70c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 801a622:	681b      	ldr	r3, [r3, #0]
 801a624:	4a39      	ldr	r2, [pc, #228]	@ (801a70c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 801a626:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801a62a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 801a62c:	f7fe fd90 	bl	8019150 <HAL_GetTick>
 801a630:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 801a632:	e009      	b.n	801a648 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801a634:	f7fe fd8c 	bl	8019150 <HAL_GetTick>
 801a638:	4602      	mov	r2, r0
 801a63a:	68fb      	ldr	r3, [r7, #12]
 801a63c:	1ad3      	subs	r3, r2, r3
 801a63e:	2b02      	cmp	r3, #2
 801a640:	d902      	bls.n	801a648 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 801a642:	2303      	movs	r3, #3
 801a644:	74fb      	strb	r3, [r7, #19]
        break;
 801a646:	e005      	b.n	801a654 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 801a648:	4b30      	ldr	r3, [pc, #192]	@ (801a70c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 801a64a:	681b      	ldr	r3, [r3, #0]
 801a64c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a650:	2b00      	cmp	r3, #0
 801a652:	d0ef      	beq.n	801a634 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 801a654:	7cfb      	ldrb	r3, [r7, #19]
 801a656:	2b00      	cmp	r3, #0
 801a658:	d15a      	bne.n	801a710 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 801a65a:	4b2b      	ldr	r3, [pc, #172]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a65c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a660:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801a664:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 801a666:	697b      	ldr	r3, [r7, #20]
 801a668:	2b00      	cmp	r3, #0
 801a66a:	d01e      	beq.n	801a6aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
 801a66c:	687b      	ldr	r3, [r7, #4]
 801a66e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a670:	697a      	ldr	r2, [r7, #20]
 801a672:	429a      	cmp	r2, r3
 801a674:	d019      	beq.n	801a6aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 801a676:	4b24      	ldr	r3, [pc, #144]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a678:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a67c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801a680:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 801a682:	4b21      	ldr	r3, [pc, #132]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a688:	4a1f      	ldr	r2, [pc, #124]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a68a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801a68e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 801a692:	4b1d      	ldr	r3, [pc, #116]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a698:	4a1b      	ldr	r2, [pc, #108]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a69a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801a69e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 801a6a2:	4a19      	ldr	r2, [pc, #100]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a6a4:	697b      	ldr	r3, [r7, #20]
 801a6a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 801a6aa:	697b      	ldr	r3, [r7, #20]
 801a6ac:	f003 0301 	and.w	r3, r3, #1
 801a6b0:	2b00      	cmp	r3, #0
 801a6b2:	d016      	beq.n	801a6e2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801a6b4:	f7fe fd4c 	bl	8019150 <HAL_GetTick>
 801a6b8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801a6ba:	e00b      	b.n	801a6d4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801a6bc:	f7fe fd48 	bl	8019150 <HAL_GetTick>
 801a6c0:	4602      	mov	r2, r0
 801a6c2:	68fb      	ldr	r3, [r7, #12]
 801a6c4:	1ad3      	subs	r3, r2, r3
 801a6c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 801a6ca:	4293      	cmp	r3, r2
 801a6cc:	d902      	bls.n	801a6d4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 801a6ce:	2303      	movs	r3, #3
 801a6d0:	74fb      	strb	r3, [r7, #19]
            break;
 801a6d2:	e006      	b.n	801a6e2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801a6d4:	4b0c      	ldr	r3, [pc, #48]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a6d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a6da:	f003 0302 	and.w	r3, r3, #2
 801a6de:	2b00      	cmp	r3, #0
 801a6e0:	d0ec      	beq.n	801a6bc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 801a6e2:	7cfb      	ldrb	r3, [r7, #19]
 801a6e4:	2b00      	cmp	r3, #0
 801a6e6:	d10b      	bne.n	801a700 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 801a6e8:	4b07      	ldr	r3, [pc, #28]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a6ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a6ee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801a6f2:	687b      	ldr	r3, [r7, #4]
 801a6f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a6f6:	4904      	ldr	r1, [pc, #16]	@ (801a708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801a6f8:	4313      	orrs	r3, r2
 801a6fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 801a6fe:	e009      	b.n	801a714 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 801a700:	7cfb      	ldrb	r3, [r7, #19]
 801a702:	74bb      	strb	r3, [r7, #18]
 801a704:	e006      	b.n	801a714 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 801a706:	bf00      	nop
 801a708:	40021000 	.word	0x40021000
 801a70c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a710:	7cfb      	ldrb	r3, [r7, #19]
 801a712:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801a714:	7c7b      	ldrb	r3, [r7, #17]
 801a716:	2b01      	cmp	r3, #1
 801a718:	d105      	bne.n	801a726 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801a71a:	4b9b      	ldr	r3, [pc, #620]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a71c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a71e:	4a9a      	ldr	r2, [pc, #616]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a720:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801a724:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 801a726:	687b      	ldr	r3, [r7, #4]
 801a728:	681b      	ldr	r3, [r3, #0]
 801a72a:	f003 0301 	and.w	r3, r3, #1
 801a72e:	2b00      	cmp	r3, #0
 801a730:	d00a      	beq.n	801a748 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 801a732:	4b95      	ldr	r3, [pc, #596]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a738:	f023 0203 	bic.w	r2, r3, #3
 801a73c:	687b      	ldr	r3, [r7, #4]
 801a73e:	6a1b      	ldr	r3, [r3, #32]
 801a740:	4991      	ldr	r1, [pc, #580]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a742:	4313      	orrs	r3, r2
 801a744:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 801a748:	687b      	ldr	r3, [r7, #4]
 801a74a:	681b      	ldr	r3, [r3, #0]
 801a74c:	f003 0302 	and.w	r3, r3, #2
 801a750:	2b00      	cmp	r3, #0
 801a752:	d00a      	beq.n	801a76a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 801a754:	4b8c      	ldr	r3, [pc, #560]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a756:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a75a:	f023 020c 	bic.w	r2, r3, #12
 801a75e:	687b      	ldr	r3, [r7, #4]
 801a760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a762:	4989      	ldr	r1, [pc, #548]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a764:	4313      	orrs	r3, r2
 801a766:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 801a76a:	687b      	ldr	r3, [r7, #4]
 801a76c:	681b      	ldr	r3, [r3, #0]
 801a76e:	f003 0304 	and.w	r3, r3, #4
 801a772:	2b00      	cmp	r3, #0
 801a774:	d00a      	beq.n	801a78c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 801a776:	4b84      	ldr	r3, [pc, #528]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a778:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a77c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 801a780:	687b      	ldr	r3, [r7, #4]
 801a782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a784:	4980      	ldr	r1, [pc, #512]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a786:	4313      	orrs	r3, r2
 801a788:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 801a78c:	687b      	ldr	r3, [r7, #4]
 801a78e:	681b      	ldr	r3, [r3, #0]
 801a790:	f003 0320 	and.w	r3, r3, #32
 801a794:	2b00      	cmp	r3, #0
 801a796:	d00a      	beq.n	801a7ae <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801a798:	4b7b      	ldr	r3, [pc, #492]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a79a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a79e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 801a7a2:	687b      	ldr	r3, [r7, #4]
 801a7a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a7a6:	4978      	ldr	r1, [pc, #480]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a7a8:	4313      	orrs	r3, r2
 801a7aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 801a7ae:	687b      	ldr	r3, [r7, #4]
 801a7b0:	681b      	ldr	r3, [r3, #0]
 801a7b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801a7b6:	2b00      	cmp	r3, #0
 801a7b8:	d00a      	beq.n	801a7d0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 801a7ba:	4b73      	ldr	r3, [pc, #460]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a7bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a7c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 801a7c4:	687b      	ldr	r3, [r7, #4]
 801a7c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a7c8:	496f      	ldr	r1, [pc, #444]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a7ca:	4313      	orrs	r3, r2
 801a7cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 801a7d0:	687b      	ldr	r3, [r7, #4]
 801a7d2:	681b      	ldr	r3, [r3, #0]
 801a7d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801a7d8:	2b00      	cmp	r3, #0
 801a7da:	d00a      	beq.n	801a7f2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801a7dc:	4b6a      	ldr	r3, [pc, #424]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a7de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a7e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801a7e6:	687b      	ldr	r3, [r7, #4]
 801a7e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a7ea:	4967      	ldr	r1, [pc, #412]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a7ec:	4313      	orrs	r3, r2
 801a7ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 801a7f2:	687b      	ldr	r3, [r7, #4]
 801a7f4:	681b      	ldr	r3, [r3, #0]
 801a7f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801a7fa:	2b00      	cmp	r3, #0
 801a7fc:	d00a      	beq.n	801a814 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 801a7fe:	4b62      	ldr	r3, [pc, #392]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a800:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a804:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 801a808:	687b      	ldr	r3, [r7, #4]
 801a80a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801a80c:	495e      	ldr	r1, [pc, #376]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a80e:	4313      	orrs	r3, r2
 801a810:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 801a814:	687b      	ldr	r3, [r7, #4]
 801a816:	681b      	ldr	r3, [r3, #0]
 801a818:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a81c:	2b00      	cmp	r3, #0
 801a81e:	d00a      	beq.n	801a836 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 801a820:	4b59      	ldr	r3, [pc, #356]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a822:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a826:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 801a82a:	687b      	ldr	r3, [r7, #4]
 801a82c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a82e:	4956      	ldr	r1, [pc, #344]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a830:	4313      	orrs	r3, r2
 801a832:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 801a836:	687b      	ldr	r3, [r7, #4]
 801a838:	681b      	ldr	r3, [r3, #0]
 801a83a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a83e:	2b00      	cmp	r3, #0
 801a840:	d00a      	beq.n	801a858 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 801a842:	4b51      	ldr	r3, [pc, #324]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a848:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 801a84c:	687b      	ldr	r3, [r7, #4]
 801a84e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a850:	494d      	ldr	r1, [pc, #308]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a852:	4313      	orrs	r3, r2
 801a854:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 801a858:	687b      	ldr	r3, [r7, #4]
 801a85a:	681b      	ldr	r3, [r3, #0]
 801a85c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801a860:	2b00      	cmp	r3, #0
 801a862:	d028      	beq.n	801a8b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 801a864:	4b48      	ldr	r3, [pc, #288]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a86a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 801a86e:	687b      	ldr	r3, [r7, #4]
 801a870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a872:	4945      	ldr	r1, [pc, #276]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a874:	4313      	orrs	r3, r2
 801a876:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 801a87a:	687b      	ldr	r3, [r7, #4]
 801a87c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a87e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801a882:	d106      	bne.n	801a892 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 801a884:	4b40      	ldr	r3, [pc, #256]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a886:	68db      	ldr	r3, [r3, #12]
 801a888:	4a3f      	ldr	r2, [pc, #252]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a88a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a88e:	60d3      	str	r3, [r2, #12]
 801a890:	e011      	b.n	801a8b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 801a892:	687b      	ldr	r3, [r7, #4]
 801a894:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a896:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801a89a:	d10c      	bne.n	801a8b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 801a89c:	687b      	ldr	r3, [r7, #4]
 801a89e:	3304      	adds	r3, #4
 801a8a0:	2101      	movs	r1, #1
 801a8a2:	4618      	mov	r0, r3
 801a8a4:	f000 f872 	bl	801a98c <RCCEx_PLLSAI1_Config>
 801a8a8:	4603      	mov	r3, r0
 801a8aa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 801a8ac:	7cfb      	ldrb	r3, [r7, #19]
 801a8ae:	2b00      	cmp	r3, #0
 801a8b0:	d001      	beq.n	801a8b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 801a8b2:	7cfb      	ldrb	r3, [r7, #19]
 801a8b4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 801a8b6:	687b      	ldr	r3, [r7, #4]
 801a8b8:	681b      	ldr	r3, [r3, #0]
 801a8ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801a8be:	2b00      	cmp	r3, #0
 801a8c0:	d028      	beq.n	801a914 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801a8c2:	4b31      	ldr	r3, [pc, #196]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a8c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a8c8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 801a8cc:	687b      	ldr	r3, [r7, #4]
 801a8ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801a8d0:	492d      	ldr	r1, [pc, #180]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a8d2:	4313      	orrs	r3, r2
 801a8d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 801a8d8:	687b      	ldr	r3, [r7, #4]
 801a8da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801a8dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801a8e0:	d106      	bne.n	801a8f0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 801a8e2:	4b29      	ldr	r3, [pc, #164]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a8e4:	68db      	ldr	r3, [r3, #12]
 801a8e6:	4a28      	ldr	r2, [pc, #160]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a8e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a8ec:	60d3      	str	r3, [r2, #12]
 801a8ee:	e011      	b.n	801a914 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 801a8f0:	687b      	ldr	r3, [r7, #4]
 801a8f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801a8f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801a8f8:	d10c      	bne.n	801a914 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 801a8fa:	687b      	ldr	r3, [r7, #4]
 801a8fc:	3304      	adds	r3, #4
 801a8fe:	2101      	movs	r1, #1
 801a900:	4618      	mov	r0, r3
 801a902:	f000 f843 	bl	801a98c <RCCEx_PLLSAI1_Config>
 801a906:	4603      	mov	r3, r0
 801a908:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 801a90a:	7cfb      	ldrb	r3, [r7, #19]
 801a90c:	2b00      	cmp	r3, #0
 801a90e:	d001      	beq.n	801a914 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 801a910:	7cfb      	ldrb	r3, [r7, #19]
 801a912:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 801a914:	687b      	ldr	r3, [r7, #4]
 801a916:	681b      	ldr	r3, [r3, #0]
 801a918:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801a91c:	2b00      	cmp	r3, #0
 801a91e:	d01c      	beq.n	801a95a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 801a920:	4b19      	ldr	r3, [pc, #100]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a926:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 801a92a:	687b      	ldr	r3, [r7, #4]
 801a92c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a92e:	4916      	ldr	r1, [pc, #88]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a930:	4313      	orrs	r3, r2
 801a932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 801a936:	687b      	ldr	r3, [r7, #4]
 801a938:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a93a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801a93e:	d10c      	bne.n	801a95a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 801a940:	687b      	ldr	r3, [r7, #4]
 801a942:	3304      	adds	r3, #4
 801a944:	2102      	movs	r1, #2
 801a946:	4618      	mov	r0, r3
 801a948:	f000 f820 	bl	801a98c <RCCEx_PLLSAI1_Config>
 801a94c:	4603      	mov	r3, r0
 801a94e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 801a950:	7cfb      	ldrb	r3, [r7, #19]
 801a952:	2b00      	cmp	r3, #0
 801a954:	d001      	beq.n	801a95a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 801a956:	7cfb      	ldrb	r3, [r7, #19]
 801a958:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 801a95a:	687b      	ldr	r3, [r7, #4]
 801a95c:	681b      	ldr	r3, [r3, #0]
 801a95e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801a962:	2b00      	cmp	r3, #0
 801a964:	d00a      	beq.n	801a97c <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 801a966:	4b08      	ldr	r3, [pc, #32]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a96c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 801a970:	687b      	ldr	r3, [r7, #4]
 801a972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a974:	4904      	ldr	r1, [pc, #16]	@ (801a988 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801a976:	4313      	orrs	r3, r2
 801a978:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 801a97c:	7cbb      	ldrb	r3, [r7, #18]
}
 801a97e:	4618      	mov	r0, r3
 801a980:	3718      	adds	r7, #24
 801a982:	46bd      	mov	sp, r7
 801a984:	bd80      	pop	{r7, pc}
 801a986:	bf00      	nop
 801a988:	40021000 	.word	0x40021000

0801a98c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 801a98c:	b580      	push	{r7, lr}
 801a98e:	b084      	sub	sp, #16
 801a990:	af00      	add	r7, sp, #0
 801a992:	6078      	str	r0, [r7, #4]
 801a994:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801a996:	2300      	movs	r3, #0
 801a998:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 801a99a:	4b74      	ldr	r3, [pc, #464]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801a99c:	68db      	ldr	r3, [r3, #12]
 801a99e:	f003 0303 	and.w	r3, r3, #3
 801a9a2:	2b00      	cmp	r3, #0
 801a9a4:	d018      	beq.n	801a9d8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 801a9a6:	4b71      	ldr	r3, [pc, #452]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801a9a8:	68db      	ldr	r3, [r3, #12]
 801a9aa:	f003 0203 	and.w	r2, r3, #3
 801a9ae:	687b      	ldr	r3, [r7, #4]
 801a9b0:	681b      	ldr	r3, [r3, #0]
 801a9b2:	429a      	cmp	r2, r3
 801a9b4:	d10d      	bne.n	801a9d2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 801a9b6:	687b      	ldr	r3, [r7, #4]
 801a9b8:	681b      	ldr	r3, [r3, #0]
       ||
 801a9ba:	2b00      	cmp	r3, #0
 801a9bc:	d009      	beq.n	801a9d2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 801a9be:	4b6b      	ldr	r3, [pc, #428]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801a9c0:	68db      	ldr	r3, [r3, #12]
 801a9c2:	091b      	lsrs	r3, r3, #4
 801a9c4:	f003 0307 	and.w	r3, r3, #7
 801a9c8:	1c5a      	adds	r2, r3, #1
 801a9ca:	687b      	ldr	r3, [r7, #4]
 801a9cc:	685b      	ldr	r3, [r3, #4]
       ||
 801a9ce:	429a      	cmp	r2, r3
 801a9d0:	d047      	beq.n	801aa62 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 801a9d2:	2301      	movs	r3, #1
 801a9d4:	73fb      	strb	r3, [r7, #15]
 801a9d6:	e044      	b.n	801aa62 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 801a9d8:	687b      	ldr	r3, [r7, #4]
 801a9da:	681b      	ldr	r3, [r3, #0]
 801a9dc:	2b03      	cmp	r3, #3
 801a9de:	d018      	beq.n	801aa12 <RCCEx_PLLSAI1_Config+0x86>
 801a9e0:	2b03      	cmp	r3, #3
 801a9e2:	d825      	bhi.n	801aa30 <RCCEx_PLLSAI1_Config+0xa4>
 801a9e4:	2b01      	cmp	r3, #1
 801a9e6:	d002      	beq.n	801a9ee <RCCEx_PLLSAI1_Config+0x62>
 801a9e8:	2b02      	cmp	r3, #2
 801a9ea:	d009      	beq.n	801aa00 <RCCEx_PLLSAI1_Config+0x74>
 801a9ec:	e020      	b.n	801aa30 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 801a9ee:	4b5f      	ldr	r3, [pc, #380]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801a9f0:	681b      	ldr	r3, [r3, #0]
 801a9f2:	f003 0302 	and.w	r3, r3, #2
 801a9f6:	2b00      	cmp	r3, #0
 801a9f8:	d11d      	bne.n	801aa36 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 801a9fa:	2301      	movs	r3, #1
 801a9fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801a9fe:	e01a      	b.n	801aa36 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 801aa00:	4b5a      	ldr	r3, [pc, #360]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aa02:	681b      	ldr	r3, [r3, #0]
 801aa04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801aa08:	2b00      	cmp	r3, #0
 801aa0a:	d116      	bne.n	801aa3a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 801aa0c:	2301      	movs	r3, #1
 801aa0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801aa10:	e013      	b.n	801aa3a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 801aa12:	4b56      	ldr	r3, [pc, #344]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aa14:	681b      	ldr	r3, [r3, #0]
 801aa16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801aa1a:	2b00      	cmp	r3, #0
 801aa1c:	d10f      	bne.n	801aa3e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 801aa1e:	4b53      	ldr	r3, [pc, #332]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aa20:	681b      	ldr	r3, [r3, #0]
 801aa22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801aa26:	2b00      	cmp	r3, #0
 801aa28:	d109      	bne.n	801aa3e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 801aa2a:	2301      	movs	r3, #1
 801aa2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801aa2e:	e006      	b.n	801aa3e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 801aa30:	2301      	movs	r3, #1
 801aa32:	73fb      	strb	r3, [r7, #15]
      break;
 801aa34:	e004      	b.n	801aa40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 801aa36:	bf00      	nop
 801aa38:	e002      	b.n	801aa40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 801aa3a:	bf00      	nop
 801aa3c:	e000      	b.n	801aa40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 801aa3e:	bf00      	nop
    }

    if(status == HAL_OK)
 801aa40:	7bfb      	ldrb	r3, [r7, #15]
 801aa42:	2b00      	cmp	r3, #0
 801aa44:	d10d      	bne.n	801aa62 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 801aa46:	4b49      	ldr	r3, [pc, #292]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aa48:	68db      	ldr	r3, [r3, #12]
 801aa4a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 801aa4e:	687b      	ldr	r3, [r7, #4]
 801aa50:	6819      	ldr	r1, [r3, #0]
 801aa52:	687b      	ldr	r3, [r7, #4]
 801aa54:	685b      	ldr	r3, [r3, #4]
 801aa56:	3b01      	subs	r3, #1
 801aa58:	011b      	lsls	r3, r3, #4
 801aa5a:	430b      	orrs	r3, r1
 801aa5c:	4943      	ldr	r1, [pc, #268]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aa5e:	4313      	orrs	r3, r2
 801aa60:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 801aa62:	7bfb      	ldrb	r3, [r7, #15]
 801aa64:	2b00      	cmp	r3, #0
 801aa66:	d17c      	bne.n	801ab62 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 801aa68:	4b40      	ldr	r3, [pc, #256]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aa6a:	681b      	ldr	r3, [r3, #0]
 801aa6c:	4a3f      	ldr	r2, [pc, #252]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aa6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801aa72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801aa74:	f7fe fb6c 	bl	8019150 <HAL_GetTick>
 801aa78:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 801aa7a:	e009      	b.n	801aa90 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 801aa7c:	f7fe fb68 	bl	8019150 <HAL_GetTick>
 801aa80:	4602      	mov	r2, r0
 801aa82:	68bb      	ldr	r3, [r7, #8]
 801aa84:	1ad3      	subs	r3, r2, r3
 801aa86:	2b02      	cmp	r3, #2
 801aa88:	d902      	bls.n	801aa90 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 801aa8a:	2303      	movs	r3, #3
 801aa8c:	73fb      	strb	r3, [r7, #15]
        break;
 801aa8e:	e005      	b.n	801aa9c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 801aa90:	4b36      	ldr	r3, [pc, #216]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aa92:	681b      	ldr	r3, [r3, #0]
 801aa94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801aa98:	2b00      	cmp	r3, #0
 801aa9a:	d1ef      	bne.n	801aa7c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 801aa9c:	7bfb      	ldrb	r3, [r7, #15]
 801aa9e:	2b00      	cmp	r3, #0
 801aaa0:	d15f      	bne.n	801ab62 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 801aaa2:	683b      	ldr	r3, [r7, #0]
 801aaa4:	2b00      	cmp	r3, #0
 801aaa6:	d110      	bne.n	801aaca <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 801aaa8:	4b30      	ldr	r3, [pc, #192]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aaaa:	691b      	ldr	r3, [r3, #16]
 801aaac:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 801aab0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 801aab4:	687a      	ldr	r2, [r7, #4]
 801aab6:	6892      	ldr	r2, [r2, #8]
 801aab8:	0211      	lsls	r1, r2, #8
 801aaba:	687a      	ldr	r2, [r7, #4]
 801aabc:	68d2      	ldr	r2, [r2, #12]
 801aabe:	06d2      	lsls	r2, r2, #27
 801aac0:	430a      	orrs	r2, r1
 801aac2:	492a      	ldr	r1, [pc, #168]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aac4:	4313      	orrs	r3, r2
 801aac6:	610b      	str	r3, [r1, #16]
 801aac8:	e027      	b.n	801ab1a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 801aaca:	683b      	ldr	r3, [r7, #0]
 801aacc:	2b01      	cmp	r3, #1
 801aace:	d112      	bne.n	801aaf6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 801aad0:	4b26      	ldr	r3, [pc, #152]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aad2:	691b      	ldr	r3, [r3, #16]
 801aad4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 801aad8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 801aadc:	687a      	ldr	r2, [r7, #4]
 801aade:	6892      	ldr	r2, [r2, #8]
 801aae0:	0211      	lsls	r1, r2, #8
 801aae2:	687a      	ldr	r2, [r7, #4]
 801aae4:	6912      	ldr	r2, [r2, #16]
 801aae6:	0852      	lsrs	r2, r2, #1
 801aae8:	3a01      	subs	r2, #1
 801aaea:	0552      	lsls	r2, r2, #21
 801aaec:	430a      	orrs	r2, r1
 801aaee:	491f      	ldr	r1, [pc, #124]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aaf0:	4313      	orrs	r3, r2
 801aaf2:	610b      	str	r3, [r1, #16]
 801aaf4:	e011      	b.n	801ab1a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 801aaf6:	4b1d      	ldr	r3, [pc, #116]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801aaf8:	691b      	ldr	r3, [r3, #16]
 801aafa:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 801aafe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 801ab02:	687a      	ldr	r2, [r7, #4]
 801ab04:	6892      	ldr	r2, [r2, #8]
 801ab06:	0211      	lsls	r1, r2, #8
 801ab08:	687a      	ldr	r2, [r7, #4]
 801ab0a:	6952      	ldr	r2, [r2, #20]
 801ab0c:	0852      	lsrs	r2, r2, #1
 801ab0e:	3a01      	subs	r2, #1
 801ab10:	0652      	lsls	r2, r2, #25
 801ab12:	430a      	orrs	r2, r1
 801ab14:	4915      	ldr	r1, [pc, #84]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801ab16:	4313      	orrs	r3, r2
 801ab18:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 801ab1a:	4b14      	ldr	r3, [pc, #80]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801ab1c:	681b      	ldr	r3, [r3, #0]
 801ab1e:	4a13      	ldr	r2, [pc, #76]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801ab20:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801ab24:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801ab26:	f7fe fb13 	bl	8019150 <HAL_GetTick>
 801ab2a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 801ab2c:	e009      	b.n	801ab42 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 801ab2e:	f7fe fb0f 	bl	8019150 <HAL_GetTick>
 801ab32:	4602      	mov	r2, r0
 801ab34:	68bb      	ldr	r3, [r7, #8]
 801ab36:	1ad3      	subs	r3, r2, r3
 801ab38:	2b02      	cmp	r3, #2
 801ab3a:	d902      	bls.n	801ab42 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 801ab3c:	2303      	movs	r3, #3
 801ab3e:	73fb      	strb	r3, [r7, #15]
          break;
 801ab40:	e005      	b.n	801ab4e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 801ab42:	4b0a      	ldr	r3, [pc, #40]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801ab44:	681b      	ldr	r3, [r3, #0]
 801ab46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801ab4a:	2b00      	cmp	r3, #0
 801ab4c:	d0ef      	beq.n	801ab2e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 801ab4e:	7bfb      	ldrb	r3, [r7, #15]
 801ab50:	2b00      	cmp	r3, #0
 801ab52:	d106      	bne.n	801ab62 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 801ab54:	4b05      	ldr	r3, [pc, #20]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801ab56:	691a      	ldr	r2, [r3, #16]
 801ab58:	687b      	ldr	r3, [r7, #4]
 801ab5a:	699b      	ldr	r3, [r3, #24]
 801ab5c:	4903      	ldr	r1, [pc, #12]	@ (801ab6c <RCCEx_PLLSAI1_Config+0x1e0>)
 801ab5e:	4313      	orrs	r3, r2
 801ab60:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 801ab62:	7bfb      	ldrb	r3, [r7, #15]
}
 801ab64:	4618      	mov	r0, r3
 801ab66:	3710      	adds	r7, #16
 801ab68:	46bd      	mov	sp, r7
 801ab6a:	bd80      	pop	{r7, pc}
 801ab6c:	40021000 	.word	0x40021000

0801ab70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801ab70:	b580      	push	{r7, lr}
 801ab72:	b084      	sub	sp, #16
 801ab74:	af00      	add	r7, sp, #0
 801ab76:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801ab78:	687b      	ldr	r3, [r7, #4]
 801ab7a:	2b00      	cmp	r3, #0
 801ab7c:	d101      	bne.n	801ab82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801ab7e:	2301      	movs	r3, #1
 801ab80:	e095      	b.n	801acae <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 801ab82:	687b      	ldr	r3, [r7, #4]
 801ab84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ab86:	2b00      	cmp	r3, #0
 801ab88:	d108      	bne.n	801ab9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 801ab8a:	687b      	ldr	r3, [r7, #4]
 801ab8c:	685b      	ldr	r3, [r3, #4]
 801ab8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801ab92:	d009      	beq.n	801aba8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 801ab94:	687b      	ldr	r3, [r7, #4]
 801ab96:	2200      	movs	r2, #0
 801ab98:	61da      	str	r2, [r3, #28]
 801ab9a:	e005      	b.n	801aba8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 801ab9c:	687b      	ldr	r3, [r7, #4]
 801ab9e:	2200      	movs	r2, #0
 801aba0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 801aba2:	687b      	ldr	r3, [r7, #4]
 801aba4:	2200      	movs	r2, #0
 801aba6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801aba8:	687b      	ldr	r3, [r7, #4]
 801abaa:	2200      	movs	r2, #0
 801abac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801abae:	687b      	ldr	r3, [r7, #4]
 801abb0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801abb4:	b2db      	uxtb	r3, r3
 801abb6:	2b00      	cmp	r3, #0
 801abb8:	d106      	bne.n	801abc8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801abba:	687b      	ldr	r3, [r7, #4]
 801abbc:	2200      	movs	r2, #0
 801abbe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801abc2:	6878      	ldr	r0, [r7, #4]
 801abc4:	f7e6 fb12 	bl	80011ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801abc8:	687b      	ldr	r3, [r7, #4]
 801abca:	2202      	movs	r2, #2
 801abcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801abd0:	687b      	ldr	r3, [r7, #4]
 801abd2:	681b      	ldr	r3, [r3, #0]
 801abd4:	681a      	ldr	r2, [r3, #0]
 801abd6:	687b      	ldr	r3, [r7, #4]
 801abd8:	681b      	ldr	r3, [r3, #0]
 801abda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801abde:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801abe0:	687b      	ldr	r3, [r7, #4]
 801abe2:	68db      	ldr	r3, [r3, #12]
 801abe4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801abe8:	d902      	bls.n	801abf0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 801abea:	2300      	movs	r3, #0
 801abec:	60fb      	str	r3, [r7, #12]
 801abee:	e002      	b.n	801abf6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 801abf0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801abf4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 801abf6:	687b      	ldr	r3, [r7, #4]
 801abf8:	68db      	ldr	r3, [r3, #12]
 801abfa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 801abfe:	d007      	beq.n	801ac10 <HAL_SPI_Init+0xa0>
 801ac00:	687b      	ldr	r3, [r7, #4]
 801ac02:	68db      	ldr	r3, [r3, #12]
 801ac04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801ac08:	d002      	beq.n	801ac10 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801ac0a:	687b      	ldr	r3, [r7, #4]
 801ac0c:	2200      	movs	r2, #0
 801ac0e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 801ac10:	687b      	ldr	r3, [r7, #4]
 801ac12:	685b      	ldr	r3, [r3, #4]
 801ac14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 801ac18:	687b      	ldr	r3, [r7, #4]
 801ac1a:	689b      	ldr	r3, [r3, #8]
 801ac1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 801ac20:	431a      	orrs	r2, r3
 801ac22:	687b      	ldr	r3, [r7, #4]
 801ac24:	691b      	ldr	r3, [r3, #16]
 801ac26:	f003 0302 	and.w	r3, r3, #2
 801ac2a:	431a      	orrs	r2, r3
 801ac2c:	687b      	ldr	r3, [r7, #4]
 801ac2e:	695b      	ldr	r3, [r3, #20]
 801ac30:	f003 0301 	and.w	r3, r3, #1
 801ac34:	431a      	orrs	r2, r3
 801ac36:	687b      	ldr	r3, [r7, #4]
 801ac38:	699b      	ldr	r3, [r3, #24]
 801ac3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801ac3e:	431a      	orrs	r2, r3
 801ac40:	687b      	ldr	r3, [r7, #4]
 801ac42:	69db      	ldr	r3, [r3, #28]
 801ac44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801ac48:	431a      	orrs	r2, r3
 801ac4a:	687b      	ldr	r3, [r7, #4]
 801ac4c:	6a1b      	ldr	r3, [r3, #32]
 801ac4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801ac52:	ea42 0103 	orr.w	r1, r2, r3
 801ac56:	687b      	ldr	r3, [r7, #4]
 801ac58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ac5a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 801ac5e:	687b      	ldr	r3, [r7, #4]
 801ac60:	681b      	ldr	r3, [r3, #0]
 801ac62:	430a      	orrs	r2, r1
 801ac64:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 801ac66:	687b      	ldr	r3, [r7, #4]
 801ac68:	699b      	ldr	r3, [r3, #24]
 801ac6a:	0c1b      	lsrs	r3, r3, #16
 801ac6c:	f003 0204 	and.w	r2, r3, #4
 801ac70:	687b      	ldr	r3, [r7, #4]
 801ac72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ac74:	f003 0310 	and.w	r3, r3, #16
 801ac78:	431a      	orrs	r2, r3
 801ac7a:	687b      	ldr	r3, [r7, #4]
 801ac7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801ac7e:	f003 0308 	and.w	r3, r3, #8
 801ac82:	431a      	orrs	r2, r3
 801ac84:	687b      	ldr	r3, [r7, #4]
 801ac86:	68db      	ldr	r3, [r3, #12]
 801ac88:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801ac8c:	ea42 0103 	orr.w	r1, r2, r3
 801ac90:	68fb      	ldr	r3, [r7, #12]
 801ac92:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 801ac96:	687b      	ldr	r3, [r7, #4]
 801ac98:	681b      	ldr	r3, [r3, #0]
 801ac9a:	430a      	orrs	r2, r1
 801ac9c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801ac9e:	687b      	ldr	r3, [r7, #4]
 801aca0:	2200      	movs	r2, #0
 801aca2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 801aca4:	687b      	ldr	r3, [r7, #4]
 801aca6:	2201      	movs	r2, #1
 801aca8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 801acac:	2300      	movs	r3, #0
}
 801acae:	4618      	mov	r0, r3
 801acb0:	3710      	adds	r7, #16
 801acb2:	46bd      	mov	sp, r7
 801acb4:	bd80      	pop	{r7, pc}

0801acb6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 801acb6:	b580      	push	{r7, lr}
 801acb8:	b08a      	sub	sp, #40	@ 0x28
 801acba:	af00      	add	r7, sp, #0
 801acbc:	60f8      	str	r0, [r7, #12]
 801acbe:	60b9      	str	r1, [r7, #8]
 801acc0:	607a      	str	r2, [r7, #4]
 801acc2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 801acc4:	2301      	movs	r3, #1
 801acc6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801acc8:	f7fe fa42 	bl	8019150 <HAL_GetTick>
 801accc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 801acce:	68fb      	ldr	r3, [r7, #12]
 801acd0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801acd4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 801acd6:	68fb      	ldr	r3, [r7, #12]
 801acd8:	685b      	ldr	r3, [r3, #4]
 801acda:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 801acdc:	887b      	ldrh	r3, [r7, #2]
 801acde:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 801ace0:	887b      	ldrh	r3, [r7, #2]
 801ace2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 801ace4:	7ffb      	ldrb	r3, [r7, #31]
 801ace6:	2b01      	cmp	r3, #1
 801ace8:	d00c      	beq.n	801ad04 <HAL_SPI_TransmitReceive+0x4e>
 801acea:	69bb      	ldr	r3, [r7, #24]
 801acec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801acf0:	d106      	bne.n	801ad00 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 801acf2:	68fb      	ldr	r3, [r7, #12]
 801acf4:	689b      	ldr	r3, [r3, #8]
 801acf6:	2b00      	cmp	r3, #0
 801acf8:	d102      	bne.n	801ad00 <HAL_SPI_TransmitReceive+0x4a>
 801acfa:	7ffb      	ldrb	r3, [r7, #31]
 801acfc:	2b04      	cmp	r3, #4
 801acfe:	d001      	beq.n	801ad04 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 801ad00:	2302      	movs	r3, #2
 801ad02:	e1f3      	b.n	801b0ec <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 801ad04:	68bb      	ldr	r3, [r7, #8]
 801ad06:	2b00      	cmp	r3, #0
 801ad08:	d005      	beq.n	801ad16 <HAL_SPI_TransmitReceive+0x60>
 801ad0a:	687b      	ldr	r3, [r7, #4]
 801ad0c:	2b00      	cmp	r3, #0
 801ad0e:	d002      	beq.n	801ad16 <HAL_SPI_TransmitReceive+0x60>
 801ad10:	887b      	ldrh	r3, [r7, #2]
 801ad12:	2b00      	cmp	r3, #0
 801ad14:	d101      	bne.n	801ad1a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 801ad16:	2301      	movs	r3, #1
 801ad18:	e1e8      	b.n	801b0ec <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 801ad1a:	68fb      	ldr	r3, [r7, #12]
 801ad1c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 801ad20:	2b01      	cmp	r3, #1
 801ad22:	d101      	bne.n	801ad28 <HAL_SPI_TransmitReceive+0x72>
 801ad24:	2302      	movs	r3, #2
 801ad26:	e1e1      	b.n	801b0ec <HAL_SPI_TransmitReceive+0x436>
 801ad28:	68fb      	ldr	r3, [r7, #12]
 801ad2a:	2201      	movs	r2, #1
 801ad2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 801ad30:	68fb      	ldr	r3, [r7, #12]
 801ad32:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801ad36:	b2db      	uxtb	r3, r3
 801ad38:	2b04      	cmp	r3, #4
 801ad3a:	d003      	beq.n	801ad44 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 801ad3c:	68fb      	ldr	r3, [r7, #12]
 801ad3e:	2205      	movs	r2, #5
 801ad40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801ad44:	68fb      	ldr	r3, [r7, #12]
 801ad46:	2200      	movs	r2, #0
 801ad48:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 801ad4a:	68fb      	ldr	r3, [r7, #12]
 801ad4c:	687a      	ldr	r2, [r7, #4]
 801ad4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 801ad50:	68fb      	ldr	r3, [r7, #12]
 801ad52:	887a      	ldrh	r2, [r7, #2]
 801ad54:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 801ad58:	68fb      	ldr	r3, [r7, #12]
 801ad5a:	887a      	ldrh	r2, [r7, #2]
 801ad5c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 801ad60:	68fb      	ldr	r3, [r7, #12]
 801ad62:	68ba      	ldr	r2, [r7, #8]
 801ad64:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 801ad66:	68fb      	ldr	r3, [r7, #12]
 801ad68:	887a      	ldrh	r2, [r7, #2]
 801ad6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 801ad6c:	68fb      	ldr	r3, [r7, #12]
 801ad6e:	887a      	ldrh	r2, [r7, #2]
 801ad70:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801ad72:	68fb      	ldr	r3, [r7, #12]
 801ad74:	2200      	movs	r2, #0
 801ad76:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 801ad78:	68fb      	ldr	r3, [r7, #12]
 801ad7a:	2200      	movs	r2, #0
 801ad7c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 801ad7e:	68fb      	ldr	r3, [r7, #12]
 801ad80:	68db      	ldr	r3, [r3, #12]
 801ad82:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801ad86:	d802      	bhi.n	801ad8e <HAL_SPI_TransmitReceive+0xd8>
 801ad88:	8abb      	ldrh	r3, [r7, #20]
 801ad8a:	2b01      	cmp	r3, #1
 801ad8c:	d908      	bls.n	801ada0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801ad8e:	68fb      	ldr	r3, [r7, #12]
 801ad90:	681b      	ldr	r3, [r3, #0]
 801ad92:	685a      	ldr	r2, [r3, #4]
 801ad94:	68fb      	ldr	r3, [r7, #12]
 801ad96:	681b      	ldr	r3, [r3, #0]
 801ad98:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 801ad9c:	605a      	str	r2, [r3, #4]
 801ad9e:	e007      	b.n	801adb0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801ada0:	68fb      	ldr	r3, [r7, #12]
 801ada2:	681b      	ldr	r3, [r3, #0]
 801ada4:	685a      	ldr	r2, [r3, #4]
 801ada6:	68fb      	ldr	r3, [r7, #12]
 801ada8:	681b      	ldr	r3, [r3, #0]
 801adaa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801adae:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801adb0:	68fb      	ldr	r3, [r7, #12]
 801adb2:	681b      	ldr	r3, [r3, #0]
 801adb4:	681b      	ldr	r3, [r3, #0]
 801adb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801adba:	2b40      	cmp	r3, #64	@ 0x40
 801adbc:	d007      	beq.n	801adce <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801adbe:	68fb      	ldr	r3, [r7, #12]
 801adc0:	681b      	ldr	r3, [r3, #0]
 801adc2:	681a      	ldr	r2, [r3, #0]
 801adc4:	68fb      	ldr	r3, [r7, #12]
 801adc6:	681b      	ldr	r3, [r3, #0]
 801adc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801adcc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801adce:	68fb      	ldr	r3, [r7, #12]
 801add0:	68db      	ldr	r3, [r3, #12]
 801add2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801add6:	f240 8083 	bls.w	801aee0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801adda:	68fb      	ldr	r3, [r7, #12]
 801addc:	685b      	ldr	r3, [r3, #4]
 801adde:	2b00      	cmp	r3, #0
 801ade0:	d002      	beq.n	801ade8 <HAL_SPI_TransmitReceive+0x132>
 801ade2:	8afb      	ldrh	r3, [r7, #22]
 801ade4:	2b01      	cmp	r3, #1
 801ade6:	d16f      	bne.n	801aec8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 801ade8:	68fb      	ldr	r3, [r7, #12]
 801adea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801adec:	881a      	ldrh	r2, [r3, #0]
 801adee:	68fb      	ldr	r3, [r7, #12]
 801adf0:	681b      	ldr	r3, [r3, #0]
 801adf2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 801adf4:	68fb      	ldr	r3, [r7, #12]
 801adf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801adf8:	1c9a      	adds	r2, r3, #2
 801adfa:	68fb      	ldr	r3, [r7, #12]
 801adfc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 801adfe:	68fb      	ldr	r3, [r7, #12]
 801ae00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801ae02:	b29b      	uxth	r3, r3
 801ae04:	3b01      	subs	r3, #1
 801ae06:	b29a      	uxth	r2, r3
 801ae08:	68fb      	ldr	r3, [r7, #12]
 801ae0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801ae0c:	e05c      	b.n	801aec8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801ae0e:	68fb      	ldr	r3, [r7, #12]
 801ae10:	681b      	ldr	r3, [r3, #0]
 801ae12:	689b      	ldr	r3, [r3, #8]
 801ae14:	f003 0302 	and.w	r3, r3, #2
 801ae18:	2b02      	cmp	r3, #2
 801ae1a:	d11b      	bne.n	801ae54 <HAL_SPI_TransmitReceive+0x19e>
 801ae1c:	68fb      	ldr	r3, [r7, #12]
 801ae1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801ae20:	b29b      	uxth	r3, r3
 801ae22:	2b00      	cmp	r3, #0
 801ae24:	d016      	beq.n	801ae54 <HAL_SPI_TransmitReceive+0x19e>
 801ae26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ae28:	2b01      	cmp	r3, #1
 801ae2a:	d113      	bne.n	801ae54 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 801ae2c:	68fb      	ldr	r3, [r7, #12]
 801ae2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ae30:	881a      	ldrh	r2, [r3, #0]
 801ae32:	68fb      	ldr	r3, [r7, #12]
 801ae34:	681b      	ldr	r3, [r3, #0]
 801ae36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801ae38:	68fb      	ldr	r3, [r7, #12]
 801ae3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ae3c:	1c9a      	adds	r2, r3, #2
 801ae3e:	68fb      	ldr	r3, [r7, #12]
 801ae40:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 801ae42:	68fb      	ldr	r3, [r7, #12]
 801ae44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801ae46:	b29b      	uxth	r3, r3
 801ae48:	3b01      	subs	r3, #1
 801ae4a:	b29a      	uxth	r2, r3
 801ae4c:	68fb      	ldr	r3, [r7, #12]
 801ae4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 801ae50:	2300      	movs	r3, #0
 801ae52:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 801ae54:	68fb      	ldr	r3, [r7, #12]
 801ae56:	681b      	ldr	r3, [r3, #0]
 801ae58:	689b      	ldr	r3, [r3, #8]
 801ae5a:	f003 0301 	and.w	r3, r3, #1
 801ae5e:	2b01      	cmp	r3, #1
 801ae60:	d11c      	bne.n	801ae9c <HAL_SPI_TransmitReceive+0x1e6>
 801ae62:	68fb      	ldr	r3, [r7, #12]
 801ae64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801ae68:	b29b      	uxth	r3, r3
 801ae6a:	2b00      	cmp	r3, #0
 801ae6c:	d016      	beq.n	801ae9c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 801ae6e:	68fb      	ldr	r3, [r7, #12]
 801ae70:	681b      	ldr	r3, [r3, #0]
 801ae72:	68da      	ldr	r2, [r3, #12]
 801ae74:	68fb      	ldr	r3, [r7, #12]
 801ae76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ae78:	b292      	uxth	r2, r2
 801ae7a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801ae7c:	68fb      	ldr	r3, [r7, #12]
 801ae7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ae80:	1c9a      	adds	r2, r3, #2
 801ae82:	68fb      	ldr	r3, [r7, #12]
 801ae84:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 801ae86:	68fb      	ldr	r3, [r7, #12]
 801ae88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801ae8c:	b29b      	uxth	r3, r3
 801ae8e:	3b01      	subs	r3, #1
 801ae90:	b29a      	uxth	r2, r3
 801ae92:	68fb      	ldr	r3, [r7, #12]
 801ae94:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801ae98:	2301      	movs	r3, #1
 801ae9a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 801ae9c:	f7fe f958 	bl	8019150 <HAL_GetTick>
 801aea0:	4602      	mov	r2, r0
 801aea2:	6a3b      	ldr	r3, [r7, #32]
 801aea4:	1ad3      	subs	r3, r2, r3
 801aea6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801aea8:	429a      	cmp	r2, r3
 801aeaa:	d80d      	bhi.n	801aec8 <HAL_SPI_TransmitReceive+0x212>
 801aeac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aeae:	f1b3 3fff 	cmp.w	r3, #4294967295
 801aeb2:	d009      	beq.n	801aec8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 801aeb4:	68fb      	ldr	r3, [r7, #12]
 801aeb6:	2201      	movs	r2, #1
 801aeb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 801aebc:	68fb      	ldr	r3, [r7, #12]
 801aebe:	2200      	movs	r2, #0
 801aec0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 801aec4:	2303      	movs	r3, #3
 801aec6:	e111      	b.n	801b0ec <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801aec8:	68fb      	ldr	r3, [r7, #12]
 801aeca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801aecc:	b29b      	uxth	r3, r3
 801aece:	2b00      	cmp	r3, #0
 801aed0:	d19d      	bne.n	801ae0e <HAL_SPI_TransmitReceive+0x158>
 801aed2:	68fb      	ldr	r3, [r7, #12]
 801aed4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801aed8:	b29b      	uxth	r3, r3
 801aeda:	2b00      	cmp	r3, #0
 801aedc:	d197      	bne.n	801ae0e <HAL_SPI_TransmitReceive+0x158>
 801aede:	e0e5      	b.n	801b0ac <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801aee0:	68fb      	ldr	r3, [r7, #12]
 801aee2:	685b      	ldr	r3, [r3, #4]
 801aee4:	2b00      	cmp	r3, #0
 801aee6:	d003      	beq.n	801aef0 <HAL_SPI_TransmitReceive+0x23a>
 801aee8:	8afb      	ldrh	r3, [r7, #22]
 801aeea:	2b01      	cmp	r3, #1
 801aeec:	f040 80d1 	bne.w	801b092 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 801aef0:	68fb      	ldr	r3, [r7, #12]
 801aef2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801aef4:	b29b      	uxth	r3, r3
 801aef6:	2b01      	cmp	r3, #1
 801aef8:	d912      	bls.n	801af20 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 801aefa:	68fb      	ldr	r3, [r7, #12]
 801aefc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801aefe:	881a      	ldrh	r2, [r3, #0]
 801af00:	68fb      	ldr	r3, [r7, #12]
 801af02:	681b      	ldr	r3, [r3, #0]
 801af04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801af06:	68fb      	ldr	r3, [r7, #12]
 801af08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801af0a:	1c9a      	adds	r2, r3, #2
 801af0c:	68fb      	ldr	r3, [r7, #12]
 801af0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 801af10:	68fb      	ldr	r3, [r7, #12]
 801af12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801af14:	b29b      	uxth	r3, r3
 801af16:	3b02      	subs	r3, #2
 801af18:	b29a      	uxth	r2, r3
 801af1a:	68fb      	ldr	r3, [r7, #12]
 801af1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 801af1e:	e0b8      	b.n	801b092 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 801af20:	68fb      	ldr	r3, [r7, #12]
 801af22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801af24:	68fb      	ldr	r3, [r7, #12]
 801af26:	681b      	ldr	r3, [r3, #0]
 801af28:	330c      	adds	r3, #12
 801af2a:	7812      	ldrb	r2, [r2, #0]
 801af2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 801af2e:	68fb      	ldr	r3, [r7, #12]
 801af30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801af32:	1c5a      	adds	r2, r3, #1
 801af34:	68fb      	ldr	r3, [r7, #12]
 801af36:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 801af38:	68fb      	ldr	r3, [r7, #12]
 801af3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801af3c:	b29b      	uxth	r3, r3
 801af3e:	3b01      	subs	r3, #1
 801af40:	b29a      	uxth	r2, r3
 801af42:	68fb      	ldr	r3, [r7, #12]
 801af44:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801af46:	e0a4      	b.n	801b092 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801af48:	68fb      	ldr	r3, [r7, #12]
 801af4a:	681b      	ldr	r3, [r3, #0]
 801af4c:	689b      	ldr	r3, [r3, #8]
 801af4e:	f003 0302 	and.w	r3, r3, #2
 801af52:	2b02      	cmp	r3, #2
 801af54:	d134      	bne.n	801afc0 <HAL_SPI_TransmitReceive+0x30a>
 801af56:	68fb      	ldr	r3, [r7, #12]
 801af58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801af5a:	b29b      	uxth	r3, r3
 801af5c:	2b00      	cmp	r3, #0
 801af5e:	d02f      	beq.n	801afc0 <HAL_SPI_TransmitReceive+0x30a>
 801af60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801af62:	2b01      	cmp	r3, #1
 801af64:	d12c      	bne.n	801afc0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 801af66:	68fb      	ldr	r3, [r7, #12]
 801af68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801af6a:	b29b      	uxth	r3, r3
 801af6c:	2b01      	cmp	r3, #1
 801af6e:	d912      	bls.n	801af96 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 801af70:	68fb      	ldr	r3, [r7, #12]
 801af72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801af74:	881a      	ldrh	r2, [r3, #0]
 801af76:	68fb      	ldr	r3, [r7, #12]
 801af78:	681b      	ldr	r3, [r3, #0]
 801af7a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801af7c:	68fb      	ldr	r3, [r7, #12]
 801af7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801af80:	1c9a      	adds	r2, r3, #2
 801af82:	68fb      	ldr	r3, [r7, #12]
 801af84:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 801af86:	68fb      	ldr	r3, [r7, #12]
 801af88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801af8a:	b29b      	uxth	r3, r3
 801af8c:	3b02      	subs	r3, #2
 801af8e:	b29a      	uxth	r2, r3
 801af90:	68fb      	ldr	r3, [r7, #12]
 801af92:	87da      	strh	r2, [r3, #62]	@ 0x3e
 801af94:	e012      	b.n	801afbc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 801af96:	68fb      	ldr	r3, [r7, #12]
 801af98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801af9a:	68fb      	ldr	r3, [r7, #12]
 801af9c:	681b      	ldr	r3, [r3, #0]
 801af9e:	330c      	adds	r3, #12
 801afa0:	7812      	ldrb	r2, [r2, #0]
 801afa2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 801afa4:	68fb      	ldr	r3, [r7, #12]
 801afa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801afa8:	1c5a      	adds	r2, r3, #1
 801afaa:	68fb      	ldr	r3, [r7, #12]
 801afac:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 801afae:	68fb      	ldr	r3, [r7, #12]
 801afb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801afb2:	b29b      	uxth	r3, r3
 801afb4:	3b01      	subs	r3, #1
 801afb6:	b29a      	uxth	r2, r3
 801afb8:	68fb      	ldr	r3, [r7, #12]
 801afba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 801afbc:	2300      	movs	r3, #0
 801afbe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 801afc0:	68fb      	ldr	r3, [r7, #12]
 801afc2:	681b      	ldr	r3, [r3, #0]
 801afc4:	689b      	ldr	r3, [r3, #8]
 801afc6:	f003 0301 	and.w	r3, r3, #1
 801afca:	2b01      	cmp	r3, #1
 801afcc:	d148      	bne.n	801b060 <HAL_SPI_TransmitReceive+0x3aa>
 801afce:	68fb      	ldr	r3, [r7, #12]
 801afd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801afd4:	b29b      	uxth	r3, r3
 801afd6:	2b00      	cmp	r3, #0
 801afd8:	d042      	beq.n	801b060 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 801afda:	68fb      	ldr	r3, [r7, #12]
 801afdc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801afe0:	b29b      	uxth	r3, r3
 801afe2:	2b01      	cmp	r3, #1
 801afe4:	d923      	bls.n	801b02e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 801afe6:	68fb      	ldr	r3, [r7, #12]
 801afe8:	681b      	ldr	r3, [r3, #0]
 801afea:	68da      	ldr	r2, [r3, #12]
 801afec:	68fb      	ldr	r3, [r7, #12]
 801afee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801aff0:	b292      	uxth	r2, r2
 801aff2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801aff4:	68fb      	ldr	r3, [r7, #12]
 801aff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801aff8:	1c9a      	adds	r2, r3, #2
 801affa:	68fb      	ldr	r3, [r7, #12]
 801affc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 801affe:	68fb      	ldr	r3, [r7, #12]
 801b000:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801b004:	b29b      	uxth	r3, r3
 801b006:	3b02      	subs	r3, #2
 801b008:	b29a      	uxth	r2, r3
 801b00a:	68fb      	ldr	r3, [r7, #12]
 801b00c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 801b010:	68fb      	ldr	r3, [r7, #12]
 801b012:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801b016:	b29b      	uxth	r3, r3
 801b018:	2b01      	cmp	r3, #1
 801b01a:	d81f      	bhi.n	801b05c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801b01c:	68fb      	ldr	r3, [r7, #12]
 801b01e:	681b      	ldr	r3, [r3, #0]
 801b020:	685a      	ldr	r2, [r3, #4]
 801b022:	68fb      	ldr	r3, [r7, #12]
 801b024:	681b      	ldr	r3, [r3, #0]
 801b026:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801b02a:	605a      	str	r2, [r3, #4]
 801b02c:	e016      	b.n	801b05c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 801b02e:	68fb      	ldr	r3, [r7, #12]
 801b030:	681b      	ldr	r3, [r3, #0]
 801b032:	f103 020c 	add.w	r2, r3, #12
 801b036:	68fb      	ldr	r3, [r7, #12]
 801b038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b03a:	7812      	ldrb	r2, [r2, #0]
 801b03c:	b2d2      	uxtb	r2, r2
 801b03e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 801b040:	68fb      	ldr	r3, [r7, #12]
 801b042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b044:	1c5a      	adds	r2, r3, #1
 801b046:	68fb      	ldr	r3, [r7, #12]
 801b048:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 801b04a:	68fb      	ldr	r3, [r7, #12]
 801b04c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801b050:	b29b      	uxth	r3, r3
 801b052:	3b01      	subs	r3, #1
 801b054:	b29a      	uxth	r2, r3
 801b056:	68fb      	ldr	r3, [r7, #12]
 801b058:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801b05c:	2301      	movs	r3, #1
 801b05e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 801b060:	f7fe f876 	bl	8019150 <HAL_GetTick>
 801b064:	4602      	mov	r2, r0
 801b066:	6a3b      	ldr	r3, [r7, #32]
 801b068:	1ad3      	subs	r3, r2, r3
 801b06a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b06c:	429a      	cmp	r2, r3
 801b06e:	d803      	bhi.n	801b078 <HAL_SPI_TransmitReceive+0x3c2>
 801b070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b072:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b076:	d102      	bne.n	801b07e <HAL_SPI_TransmitReceive+0x3c8>
 801b078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b07a:	2b00      	cmp	r3, #0
 801b07c:	d109      	bne.n	801b092 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 801b07e:	68fb      	ldr	r3, [r7, #12]
 801b080:	2201      	movs	r2, #1
 801b082:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 801b086:	68fb      	ldr	r3, [r7, #12]
 801b088:	2200      	movs	r2, #0
 801b08a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 801b08e:	2303      	movs	r3, #3
 801b090:	e02c      	b.n	801b0ec <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801b092:	68fb      	ldr	r3, [r7, #12]
 801b094:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801b096:	b29b      	uxth	r3, r3
 801b098:	2b00      	cmp	r3, #0
 801b09a:	f47f af55 	bne.w	801af48 <HAL_SPI_TransmitReceive+0x292>
 801b09e:	68fb      	ldr	r3, [r7, #12]
 801b0a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801b0a4:	b29b      	uxth	r3, r3
 801b0a6:	2b00      	cmp	r3, #0
 801b0a8:	f47f af4e 	bne.w	801af48 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 801b0ac:	6a3a      	ldr	r2, [r7, #32]
 801b0ae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801b0b0:	68f8      	ldr	r0, [r7, #12]
 801b0b2:	f000 f93d 	bl	801b330 <SPI_EndRxTxTransaction>
 801b0b6:	4603      	mov	r3, r0
 801b0b8:	2b00      	cmp	r3, #0
 801b0ba:	d008      	beq.n	801b0ce <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801b0bc:	68fb      	ldr	r3, [r7, #12]
 801b0be:	2220      	movs	r2, #32
 801b0c0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 801b0c2:	68fb      	ldr	r3, [r7, #12]
 801b0c4:	2200      	movs	r2, #0
 801b0c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 801b0ca:	2301      	movs	r3, #1
 801b0cc:	e00e      	b.n	801b0ec <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 801b0ce:	68fb      	ldr	r3, [r7, #12]
 801b0d0:	2201      	movs	r2, #1
 801b0d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801b0d6:	68fb      	ldr	r3, [r7, #12]
 801b0d8:	2200      	movs	r2, #0
 801b0da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801b0de:	68fb      	ldr	r3, [r7, #12]
 801b0e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b0e2:	2b00      	cmp	r3, #0
 801b0e4:	d001      	beq.n	801b0ea <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 801b0e6:	2301      	movs	r3, #1
 801b0e8:	e000      	b.n	801b0ec <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 801b0ea:	2300      	movs	r3, #0
  }
}
 801b0ec:	4618      	mov	r0, r3
 801b0ee:	3728      	adds	r7, #40	@ 0x28
 801b0f0:	46bd      	mov	sp, r7
 801b0f2:	bd80      	pop	{r7, pc}

0801b0f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801b0f4:	b580      	push	{r7, lr}
 801b0f6:	b088      	sub	sp, #32
 801b0f8:	af00      	add	r7, sp, #0
 801b0fa:	60f8      	str	r0, [r7, #12]
 801b0fc:	60b9      	str	r1, [r7, #8]
 801b0fe:	603b      	str	r3, [r7, #0]
 801b100:	4613      	mov	r3, r2
 801b102:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 801b104:	f7fe f824 	bl	8019150 <HAL_GetTick>
 801b108:	4602      	mov	r2, r0
 801b10a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b10c:	1a9b      	subs	r3, r3, r2
 801b10e:	683a      	ldr	r2, [r7, #0]
 801b110:	4413      	add	r3, r2
 801b112:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 801b114:	f7fe f81c 	bl	8019150 <HAL_GetTick>
 801b118:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 801b11a:	4b39      	ldr	r3, [pc, #228]	@ (801b200 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 801b11c:	681b      	ldr	r3, [r3, #0]
 801b11e:	015b      	lsls	r3, r3, #5
 801b120:	0d1b      	lsrs	r3, r3, #20
 801b122:	69fa      	ldr	r2, [r7, #28]
 801b124:	fb02 f303 	mul.w	r3, r2, r3
 801b128:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801b12a:	e054      	b.n	801b1d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 801b12c:	683b      	ldr	r3, [r7, #0]
 801b12e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b132:	d050      	beq.n	801b1d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801b134:	f7fe f80c 	bl	8019150 <HAL_GetTick>
 801b138:	4602      	mov	r2, r0
 801b13a:	69bb      	ldr	r3, [r7, #24]
 801b13c:	1ad3      	subs	r3, r2, r3
 801b13e:	69fa      	ldr	r2, [r7, #28]
 801b140:	429a      	cmp	r2, r3
 801b142:	d902      	bls.n	801b14a <SPI_WaitFlagStateUntilTimeout+0x56>
 801b144:	69fb      	ldr	r3, [r7, #28]
 801b146:	2b00      	cmp	r3, #0
 801b148:	d13d      	bne.n	801b1c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801b14a:	68fb      	ldr	r3, [r7, #12]
 801b14c:	681b      	ldr	r3, [r3, #0]
 801b14e:	685a      	ldr	r2, [r3, #4]
 801b150:	68fb      	ldr	r3, [r7, #12]
 801b152:	681b      	ldr	r3, [r3, #0]
 801b154:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 801b158:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801b15a:	68fb      	ldr	r3, [r7, #12]
 801b15c:	685b      	ldr	r3, [r3, #4]
 801b15e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801b162:	d111      	bne.n	801b188 <SPI_WaitFlagStateUntilTimeout+0x94>
 801b164:	68fb      	ldr	r3, [r7, #12]
 801b166:	689b      	ldr	r3, [r3, #8]
 801b168:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801b16c:	d004      	beq.n	801b178 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801b16e:	68fb      	ldr	r3, [r7, #12]
 801b170:	689b      	ldr	r3, [r3, #8]
 801b172:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801b176:	d107      	bne.n	801b188 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801b178:	68fb      	ldr	r3, [r7, #12]
 801b17a:	681b      	ldr	r3, [r3, #0]
 801b17c:	681a      	ldr	r2, [r3, #0]
 801b17e:	68fb      	ldr	r3, [r7, #12]
 801b180:	681b      	ldr	r3, [r3, #0]
 801b182:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801b186:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801b188:	68fb      	ldr	r3, [r7, #12]
 801b18a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b18c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801b190:	d10f      	bne.n	801b1b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 801b192:	68fb      	ldr	r3, [r7, #12]
 801b194:	681b      	ldr	r3, [r3, #0]
 801b196:	681a      	ldr	r2, [r3, #0]
 801b198:	68fb      	ldr	r3, [r7, #12]
 801b19a:	681b      	ldr	r3, [r3, #0]
 801b19c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801b1a0:	601a      	str	r2, [r3, #0]
 801b1a2:	68fb      	ldr	r3, [r7, #12]
 801b1a4:	681b      	ldr	r3, [r3, #0]
 801b1a6:	681a      	ldr	r2, [r3, #0]
 801b1a8:	68fb      	ldr	r3, [r7, #12]
 801b1aa:	681b      	ldr	r3, [r3, #0]
 801b1ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801b1b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801b1b2:	68fb      	ldr	r3, [r7, #12]
 801b1b4:	2201      	movs	r2, #1
 801b1b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801b1ba:	68fb      	ldr	r3, [r7, #12]
 801b1bc:	2200      	movs	r2, #0
 801b1be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 801b1c2:	2303      	movs	r3, #3
 801b1c4:	e017      	b.n	801b1f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 801b1c6:	697b      	ldr	r3, [r7, #20]
 801b1c8:	2b00      	cmp	r3, #0
 801b1ca:	d101      	bne.n	801b1d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 801b1cc:	2300      	movs	r3, #0
 801b1ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 801b1d0:	697b      	ldr	r3, [r7, #20]
 801b1d2:	3b01      	subs	r3, #1
 801b1d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801b1d6:	68fb      	ldr	r3, [r7, #12]
 801b1d8:	681b      	ldr	r3, [r3, #0]
 801b1da:	689a      	ldr	r2, [r3, #8]
 801b1dc:	68bb      	ldr	r3, [r7, #8]
 801b1de:	4013      	ands	r3, r2
 801b1e0:	68ba      	ldr	r2, [r7, #8]
 801b1e2:	429a      	cmp	r2, r3
 801b1e4:	bf0c      	ite	eq
 801b1e6:	2301      	moveq	r3, #1
 801b1e8:	2300      	movne	r3, #0
 801b1ea:	b2db      	uxtb	r3, r3
 801b1ec:	461a      	mov	r2, r3
 801b1ee:	79fb      	ldrb	r3, [r7, #7]
 801b1f0:	429a      	cmp	r2, r3
 801b1f2:	d19b      	bne.n	801b12c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 801b1f4:	2300      	movs	r3, #0
}
 801b1f6:	4618      	mov	r0, r3
 801b1f8:	3720      	adds	r7, #32
 801b1fa:	46bd      	mov	sp, r7
 801b1fc:	bd80      	pop	{r7, pc}
 801b1fe:	bf00      	nop
 801b200:	20000000 	.word	0x20000000

0801b204 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801b204:	b580      	push	{r7, lr}
 801b206:	b08a      	sub	sp, #40	@ 0x28
 801b208:	af00      	add	r7, sp, #0
 801b20a:	60f8      	str	r0, [r7, #12]
 801b20c:	60b9      	str	r1, [r7, #8]
 801b20e:	607a      	str	r2, [r7, #4]
 801b210:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 801b212:	2300      	movs	r3, #0
 801b214:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 801b216:	f7fd ff9b 	bl	8019150 <HAL_GetTick>
 801b21a:	4602      	mov	r2, r0
 801b21c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b21e:	1a9b      	subs	r3, r3, r2
 801b220:	683a      	ldr	r2, [r7, #0]
 801b222:	4413      	add	r3, r2
 801b224:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 801b226:	f7fd ff93 	bl	8019150 <HAL_GetTick>
 801b22a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 801b22c:	68fb      	ldr	r3, [r7, #12]
 801b22e:	681b      	ldr	r3, [r3, #0]
 801b230:	330c      	adds	r3, #12
 801b232:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 801b234:	4b3d      	ldr	r3, [pc, #244]	@ (801b32c <SPI_WaitFifoStateUntilTimeout+0x128>)
 801b236:	681a      	ldr	r2, [r3, #0]
 801b238:	4613      	mov	r3, r2
 801b23a:	009b      	lsls	r3, r3, #2
 801b23c:	4413      	add	r3, r2
 801b23e:	00da      	lsls	r2, r3, #3
 801b240:	1ad3      	subs	r3, r2, r3
 801b242:	0d1b      	lsrs	r3, r3, #20
 801b244:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b246:	fb02 f303 	mul.w	r3, r2, r3
 801b24a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 801b24c:	e060      	b.n	801b310 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 801b24e:	68bb      	ldr	r3, [r7, #8]
 801b250:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 801b254:	d107      	bne.n	801b266 <SPI_WaitFifoStateUntilTimeout+0x62>
 801b256:	687b      	ldr	r3, [r7, #4]
 801b258:	2b00      	cmp	r3, #0
 801b25a:	d104      	bne.n	801b266 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 801b25c:	69fb      	ldr	r3, [r7, #28]
 801b25e:	781b      	ldrb	r3, [r3, #0]
 801b260:	b2db      	uxtb	r3, r3
 801b262:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 801b264:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 801b266:	683b      	ldr	r3, [r7, #0]
 801b268:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b26c:	d050      	beq.n	801b310 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801b26e:	f7fd ff6f 	bl	8019150 <HAL_GetTick>
 801b272:	4602      	mov	r2, r0
 801b274:	6a3b      	ldr	r3, [r7, #32]
 801b276:	1ad3      	subs	r3, r2, r3
 801b278:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b27a:	429a      	cmp	r2, r3
 801b27c:	d902      	bls.n	801b284 <SPI_WaitFifoStateUntilTimeout+0x80>
 801b27e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b280:	2b00      	cmp	r3, #0
 801b282:	d13d      	bne.n	801b300 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801b284:	68fb      	ldr	r3, [r7, #12]
 801b286:	681b      	ldr	r3, [r3, #0]
 801b288:	685a      	ldr	r2, [r3, #4]
 801b28a:	68fb      	ldr	r3, [r7, #12]
 801b28c:	681b      	ldr	r3, [r3, #0]
 801b28e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 801b292:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801b294:	68fb      	ldr	r3, [r7, #12]
 801b296:	685b      	ldr	r3, [r3, #4]
 801b298:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801b29c:	d111      	bne.n	801b2c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 801b29e:	68fb      	ldr	r3, [r7, #12]
 801b2a0:	689b      	ldr	r3, [r3, #8]
 801b2a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801b2a6:	d004      	beq.n	801b2b2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801b2a8:	68fb      	ldr	r3, [r7, #12]
 801b2aa:	689b      	ldr	r3, [r3, #8]
 801b2ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801b2b0:	d107      	bne.n	801b2c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801b2b2:	68fb      	ldr	r3, [r7, #12]
 801b2b4:	681b      	ldr	r3, [r3, #0]
 801b2b6:	681a      	ldr	r2, [r3, #0]
 801b2b8:	68fb      	ldr	r3, [r7, #12]
 801b2ba:	681b      	ldr	r3, [r3, #0]
 801b2bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801b2c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801b2c2:	68fb      	ldr	r3, [r7, #12]
 801b2c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b2c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801b2ca:	d10f      	bne.n	801b2ec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 801b2cc:	68fb      	ldr	r3, [r7, #12]
 801b2ce:	681b      	ldr	r3, [r3, #0]
 801b2d0:	681a      	ldr	r2, [r3, #0]
 801b2d2:	68fb      	ldr	r3, [r7, #12]
 801b2d4:	681b      	ldr	r3, [r3, #0]
 801b2d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801b2da:	601a      	str	r2, [r3, #0]
 801b2dc:	68fb      	ldr	r3, [r7, #12]
 801b2de:	681b      	ldr	r3, [r3, #0]
 801b2e0:	681a      	ldr	r2, [r3, #0]
 801b2e2:	68fb      	ldr	r3, [r7, #12]
 801b2e4:	681b      	ldr	r3, [r3, #0]
 801b2e6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801b2ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801b2ec:	68fb      	ldr	r3, [r7, #12]
 801b2ee:	2201      	movs	r2, #1
 801b2f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801b2f4:	68fb      	ldr	r3, [r7, #12]
 801b2f6:	2200      	movs	r2, #0
 801b2f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 801b2fc:	2303      	movs	r3, #3
 801b2fe:	e010      	b.n	801b322 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 801b300:	69bb      	ldr	r3, [r7, #24]
 801b302:	2b00      	cmp	r3, #0
 801b304:	d101      	bne.n	801b30a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 801b306:	2300      	movs	r3, #0
 801b308:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 801b30a:	69bb      	ldr	r3, [r7, #24]
 801b30c:	3b01      	subs	r3, #1
 801b30e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 801b310:	68fb      	ldr	r3, [r7, #12]
 801b312:	681b      	ldr	r3, [r3, #0]
 801b314:	689a      	ldr	r2, [r3, #8]
 801b316:	68bb      	ldr	r3, [r7, #8]
 801b318:	4013      	ands	r3, r2
 801b31a:	687a      	ldr	r2, [r7, #4]
 801b31c:	429a      	cmp	r2, r3
 801b31e:	d196      	bne.n	801b24e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 801b320:	2300      	movs	r3, #0
}
 801b322:	4618      	mov	r0, r3
 801b324:	3728      	adds	r7, #40	@ 0x28
 801b326:	46bd      	mov	sp, r7
 801b328:	bd80      	pop	{r7, pc}
 801b32a:	bf00      	nop
 801b32c:	20000000 	.word	0x20000000

0801b330 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 801b330:	b580      	push	{r7, lr}
 801b332:	b086      	sub	sp, #24
 801b334:	af02      	add	r7, sp, #8
 801b336:	60f8      	str	r0, [r7, #12]
 801b338:	60b9      	str	r1, [r7, #8]
 801b33a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801b33c:	687b      	ldr	r3, [r7, #4]
 801b33e:	9300      	str	r3, [sp, #0]
 801b340:	68bb      	ldr	r3, [r7, #8]
 801b342:	2200      	movs	r2, #0
 801b344:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 801b348:	68f8      	ldr	r0, [r7, #12]
 801b34a:	f7ff ff5b 	bl	801b204 <SPI_WaitFifoStateUntilTimeout>
 801b34e:	4603      	mov	r3, r0
 801b350:	2b00      	cmp	r3, #0
 801b352:	d007      	beq.n	801b364 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801b354:	68fb      	ldr	r3, [r7, #12]
 801b356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b358:	f043 0220 	orr.w	r2, r3, #32
 801b35c:	68fb      	ldr	r3, [r7, #12]
 801b35e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 801b360:	2303      	movs	r3, #3
 801b362:	e027      	b.n	801b3b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801b364:	687b      	ldr	r3, [r7, #4]
 801b366:	9300      	str	r3, [sp, #0]
 801b368:	68bb      	ldr	r3, [r7, #8]
 801b36a:	2200      	movs	r2, #0
 801b36c:	2180      	movs	r1, #128	@ 0x80
 801b36e:	68f8      	ldr	r0, [r7, #12]
 801b370:	f7ff fec0 	bl	801b0f4 <SPI_WaitFlagStateUntilTimeout>
 801b374:	4603      	mov	r3, r0
 801b376:	2b00      	cmp	r3, #0
 801b378:	d007      	beq.n	801b38a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801b37a:	68fb      	ldr	r3, [r7, #12]
 801b37c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b37e:	f043 0220 	orr.w	r2, r3, #32
 801b382:	68fb      	ldr	r3, [r7, #12]
 801b384:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 801b386:	2303      	movs	r3, #3
 801b388:	e014      	b.n	801b3b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801b38a:	687b      	ldr	r3, [r7, #4]
 801b38c:	9300      	str	r3, [sp, #0]
 801b38e:	68bb      	ldr	r3, [r7, #8]
 801b390:	2200      	movs	r2, #0
 801b392:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 801b396:	68f8      	ldr	r0, [r7, #12]
 801b398:	f7ff ff34 	bl	801b204 <SPI_WaitFifoStateUntilTimeout>
 801b39c:	4603      	mov	r3, r0
 801b39e:	2b00      	cmp	r3, #0
 801b3a0:	d007      	beq.n	801b3b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801b3a2:	68fb      	ldr	r3, [r7, #12]
 801b3a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b3a6:	f043 0220 	orr.w	r2, r3, #32
 801b3aa:	68fb      	ldr	r3, [r7, #12]
 801b3ac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 801b3ae:	2303      	movs	r3, #3
 801b3b0:	e000      	b.n	801b3b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 801b3b2:	2300      	movs	r3, #0
}
 801b3b4:	4618      	mov	r0, r3
 801b3b6:	3710      	adds	r7, #16
 801b3b8:	46bd      	mov	sp, r7
 801b3ba:	bd80      	pop	{r7, pc}

0801b3bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801b3bc:	b580      	push	{r7, lr}
 801b3be:	b082      	sub	sp, #8
 801b3c0:	af00      	add	r7, sp, #0
 801b3c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801b3c4:	687b      	ldr	r3, [r7, #4]
 801b3c6:	2b00      	cmp	r3, #0
 801b3c8:	d101      	bne.n	801b3ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801b3ca:	2301      	movs	r3, #1
 801b3cc:	e049      	b.n	801b462 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801b3ce:	687b      	ldr	r3, [r7, #4]
 801b3d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801b3d4:	b2db      	uxtb	r3, r3
 801b3d6:	2b00      	cmp	r3, #0
 801b3d8:	d106      	bne.n	801b3e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801b3da:	687b      	ldr	r3, [r7, #4]
 801b3dc:	2200      	movs	r2, #0
 801b3de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801b3e2:	6878      	ldr	r0, [r7, #4]
 801b3e4:	f7e6 f9b8 	bl	8001758 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801b3e8:	687b      	ldr	r3, [r7, #4]
 801b3ea:	2202      	movs	r2, #2
 801b3ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801b3f0:	687b      	ldr	r3, [r7, #4]
 801b3f2:	681a      	ldr	r2, [r3, #0]
 801b3f4:	687b      	ldr	r3, [r7, #4]
 801b3f6:	3304      	adds	r3, #4
 801b3f8:	4619      	mov	r1, r3
 801b3fa:	4610      	mov	r0, r2
 801b3fc:	f000 fdd4 	bl	801bfa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801b400:	687b      	ldr	r3, [r7, #4]
 801b402:	2201      	movs	r2, #1
 801b404:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801b408:	687b      	ldr	r3, [r7, #4]
 801b40a:	2201      	movs	r2, #1
 801b40c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801b410:	687b      	ldr	r3, [r7, #4]
 801b412:	2201      	movs	r2, #1
 801b414:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801b418:	687b      	ldr	r3, [r7, #4]
 801b41a:	2201      	movs	r2, #1
 801b41c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801b420:	687b      	ldr	r3, [r7, #4]
 801b422:	2201      	movs	r2, #1
 801b424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801b428:	687b      	ldr	r3, [r7, #4]
 801b42a:	2201      	movs	r2, #1
 801b42c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801b430:	687b      	ldr	r3, [r7, #4]
 801b432:	2201      	movs	r2, #1
 801b434:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801b438:	687b      	ldr	r3, [r7, #4]
 801b43a:	2201      	movs	r2, #1
 801b43c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801b440:	687b      	ldr	r3, [r7, #4]
 801b442:	2201      	movs	r2, #1
 801b444:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801b448:	687b      	ldr	r3, [r7, #4]
 801b44a:	2201      	movs	r2, #1
 801b44c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801b450:	687b      	ldr	r3, [r7, #4]
 801b452:	2201      	movs	r2, #1
 801b454:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801b458:	687b      	ldr	r3, [r7, #4]
 801b45a:	2201      	movs	r2, #1
 801b45c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801b460:	2300      	movs	r3, #0
}
 801b462:	4618      	mov	r0, r3
 801b464:	3708      	adds	r7, #8
 801b466:	46bd      	mov	sp, r7
 801b468:	bd80      	pop	{r7, pc}
	...

0801b46c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 801b46c:	b480      	push	{r7}
 801b46e:	b085      	sub	sp, #20
 801b470:	af00      	add	r7, sp, #0
 801b472:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801b474:	687b      	ldr	r3, [r7, #4]
 801b476:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801b47a:	b2db      	uxtb	r3, r3
 801b47c:	2b01      	cmp	r3, #1
 801b47e:	d001      	beq.n	801b484 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 801b480:	2301      	movs	r3, #1
 801b482:	e033      	b.n	801b4ec <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801b484:	687b      	ldr	r3, [r7, #4]
 801b486:	2202      	movs	r2, #2
 801b488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801b48c:	687b      	ldr	r3, [r7, #4]
 801b48e:	681b      	ldr	r3, [r3, #0]
 801b490:	4a19      	ldr	r2, [pc, #100]	@ (801b4f8 <HAL_TIM_Base_Start+0x8c>)
 801b492:	4293      	cmp	r3, r2
 801b494:	d009      	beq.n	801b4aa <HAL_TIM_Base_Start+0x3e>
 801b496:	687b      	ldr	r3, [r7, #4]
 801b498:	681b      	ldr	r3, [r3, #0]
 801b49a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b49e:	d004      	beq.n	801b4aa <HAL_TIM_Base_Start+0x3e>
 801b4a0:	687b      	ldr	r3, [r7, #4]
 801b4a2:	681b      	ldr	r3, [r3, #0]
 801b4a4:	4a15      	ldr	r2, [pc, #84]	@ (801b4fc <HAL_TIM_Base_Start+0x90>)
 801b4a6:	4293      	cmp	r3, r2
 801b4a8:	d115      	bne.n	801b4d6 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801b4aa:	687b      	ldr	r3, [r7, #4]
 801b4ac:	681b      	ldr	r3, [r3, #0]
 801b4ae:	689a      	ldr	r2, [r3, #8]
 801b4b0:	4b13      	ldr	r3, [pc, #76]	@ (801b500 <HAL_TIM_Base_Start+0x94>)
 801b4b2:	4013      	ands	r3, r2
 801b4b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801b4b6:	68fb      	ldr	r3, [r7, #12]
 801b4b8:	2b06      	cmp	r3, #6
 801b4ba:	d015      	beq.n	801b4e8 <HAL_TIM_Base_Start+0x7c>
 801b4bc:	68fb      	ldr	r3, [r7, #12]
 801b4be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b4c2:	d011      	beq.n	801b4e8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 801b4c4:	687b      	ldr	r3, [r7, #4]
 801b4c6:	681b      	ldr	r3, [r3, #0]
 801b4c8:	681a      	ldr	r2, [r3, #0]
 801b4ca:	687b      	ldr	r3, [r7, #4]
 801b4cc:	681b      	ldr	r3, [r3, #0]
 801b4ce:	f042 0201 	orr.w	r2, r2, #1
 801b4d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801b4d4:	e008      	b.n	801b4e8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801b4d6:	687b      	ldr	r3, [r7, #4]
 801b4d8:	681b      	ldr	r3, [r3, #0]
 801b4da:	681a      	ldr	r2, [r3, #0]
 801b4dc:	687b      	ldr	r3, [r7, #4]
 801b4de:	681b      	ldr	r3, [r3, #0]
 801b4e0:	f042 0201 	orr.w	r2, r2, #1
 801b4e4:	601a      	str	r2, [r3, #0]
 801b4e6:	e000      	b.n	801b4ea <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801b4e8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801b4ea:	2300      	movs	r3, #0
}
 801b4ec:	4618      	mov	r0, r3
 801b4ee:	3714      	adds	r7, #20
 801b4f0:	46bd      	mov	sp, r7
 801b4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b4f6:	4770      	bx	lr
 801b4f8:	40012c00 	.word	0x40012c00
 801b4fc:	40014000 	.word	0x40014000
 801b500:	00010007 	.word	0x00010007

0801b504 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 801b504:	b480      	push	{r7}
 801b506:	b083      	sub	sp, #12
 801b508:	af00      	add	r7, sp, #0
 801b50a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 801b50c:	687b      	ldr	r3, [r7, #4]
 801b50e:	681b      	ldr	r3, [r3, #0]
 801b510:	6a1a      	ldr	r2, [r3, #32]
 801b512:	f241 1311 	movw	r3, #4369	@ 0x1111
 801b516:	4013      	ands	r3, r2
 801b518:	2b00      	cmp	r3, #0
 801b51a:	d10f      	bne.n	801b53c <HAL_TIM_Base_Stop+0x38>
 801b51c:	687b      	ldr	r3, [r7, #4]
 801b51e:	681b      	ldr	r3, [r3, #0]
 801b520:	6a1a      	ldr	r2, [r3, #32]
 801b522:	f240 4344 	movw	r3, #1092	@ 0x444
 801b526:	4013      	ands	r3, r2
 801b528:	2b00      	cmp	r3, #0
 801b52a:	d107      	bne.n	801b53c <HAL_TIM_Base_Stop+0x38>
 801b52c:	687b      	ldr	r3, [r7, #4]
 801b52e:	681b      	ldr	r3, [r3, #0]
 801b530:	681a      	ldr	r2, [r3, #0]
 801b532:	687b      	ldr	r3, [r7, #4]
 801b534:	681b      	ldr	r3, [r3, #0]
 801b536:	f022 0201 	bic.w	r2, r2, #1
 801b53a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 801b53c:	687b      	ldr	r3, [r7, #4]
 801b53e:	2201      	movs	r2, #1
 801b540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 801b544:	2300      	movs	r3, #0
}
 801b546:	4618      	mov	r0, r3
 801b548:	370c      	adds	r7, #12
 801b54a:	46bd      	mov	sp, r7
 801b54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b550:	4770      	bx	lr
	...

0801b554 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 801b554:	b480      	push	{r7}
 801b556:	b085      	sub	sp, #20
 801b558:	af00      	add	r7, sp, #0
 801b55a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801b55c:	687b      	ldr	r3, [r7, #4]
 801b55e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801b562:	b2db      	uxtb	r3, r3
 801b564:	2b01      	cmp	r3, #1
 801b566:	d001      	beq.n	801b56c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 801b568:	2301      	movs	r3, #1
 801b56a:	e03b      	b.n	801b5e4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801b56c:	687b      	ldr	r3, [r7, #4]
 801b56e:	2202      	movs	r2, #2
 801b570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 801b574:	687b      	ldr	r3, [r7, #4]
 801b576:	681b      	ldr	r3, [r3, #0]
 801b578:	68da      	ldr	r2, [r3, #12]
 801b57a:	687b      	ldr	r3, [r7, #4]
 801b57c:	681b      	ldr	r3, [r3, #0]
 801b57e:	f042 0201 	orr.w	r2, r2, #1
 801b582:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801b584:	687b      	ldr	r3, [r7, #4]
 801b586:	681b      	ldr	r3, [r3, #0]
 801b588:	4a19      	ldr	r2, [pc, #100]	@ (801b5f0 <HAL_TIM_Base_Start_IT+0x9c>)
 801b58a:	4293      	cmp	r3, r2
 801b58c:	d009      	beq.n	801b5a2 <HAL_TIM_Base_Start_IT+0x4e>
 801b58e:	687b      	ldr	r3, [r7, #4]
 801b590:	681b      	ldr	r3, [r3, #0]
 801b592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b596:	d004      	beq.n	801b5a2 <HAL_TIM_Base_Start_IT+0x4e>
 801b598:	687b      	ldr	r3, [r7, #4]
 801b59a:	681b      	ldr	r3, [r3, #0]
 801b59c:	4a15      	ldr	r2, [pc, #84]	@ (801b5f4 <HAL_TIM_Base_Start_IT+0xa0>)
 801b59e:	4293      	cmp	r3, r2
 801b5a0:	d115      	bne.n	801b5ce <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801b5a2:	687b      	ldr	r3, [r7, #4]
 801b5a4:	681b      	ldr	r3, [r3, #0]
 801b5a6:	689a      	ldr	r2, [r3, #8]
 801b5a8:	4b13      	ldr	r3, [pc, #76]	@ (801b5f8 <HAL_TIM_Base_Start_IT+0xa4>)
 801b5aa:	4013      	ands	r3, r2
 801b5ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801b5ae:	68fb      	ldr	r3, [r7, #12]
 801b5b0:	2b06      	cmp	r3, #6
 801b5b2:	d015      	beq.n	801b5e0 <HAL_TIM_Base_Start_IT+0x8c>
 801b5b4:	68fb      	ldr	r3, [r7, #12]
 801b5b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b5ba:	d011      	beq.n	801b5e0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 801b5bc:	687b      	ldr	r3, [r7, #4]
 801b5be:	681b      	ldr	r3, [r3, #0]
 801b5c0:	681a      	ldr	r2, [r3, #0]
 801b5c2:	687b      	ldr	r3, [r7, #4]
 801b5c4:	681b      	ldr	r3, [r3, #0]
 801b5c6:	f042 0201 	orr.w	r2, r2, #1
 801b5ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801b5cc:	e008      	b.n	801b5e0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801b5ce:	687b      	ldr	r3, [r7, #4]
 801b5d0:	681b      	ldr	r3, [r3, #0]
 801b5d2:	681a      	ldr	r2, [r3, #0]
 801b5d4:	687b      	ldr	r3, [r7, #4]
 801b5d6:	681b      	ldr	r3, [r3, #0]
 801b5d8:	f042 0201 	orr.w	r2, r2, #1
 801b5dc:	601a      	str	r2, [r3, #0]
 801b5de:	e000      	b.n	801b5e2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801b5e0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801b5e2:	2300      	movs	r3, #0
}
 801b5e4:	4618      	mov	r0, r3
 801b5e6:	3714      	adds	r7, #20
 801b5e8:	46bd      	mov	sp, r7
 801b5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b5ee:	4770      	bx	lr
 801b5f0:	40012c00 	.word	0x40012c00
 801b5f4:	40014000 	.word	0x40014000
 801b5f8:	00010007 	.word	0x00010007

0801b5fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 801b5fc:	b580      	push	{r7, lr}
 801b5fe:	b082      	sub	sp, #8
 801b600:	af00      	add	r7, sp, #0
 801b602:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801b604:	687b      	ldr	r3, [r7, #4]
 801b606:	2b00      	cmp	r3, #0
 801b608:	d101      	bne.n	801b60e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801b60a:	2301      	movs	r3, #1
 801b60c:	e049      	b.n	801b6a2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801b60e:	687b      	ldr	r3, [r7, #4]
 801b610:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801b614:	b2db      	uxtb	r3, r3
 801b616:	2b00      	cmp	r3, #0
 801b618:	d106      	bne.n	801b628 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801b61a:	687b      	ldr	r3, [r7, #4]
 801b61c:	2200      	movs	r2, #0
 801b61e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801b622:	6878      	ldr	r0, [r7, #4]
 801b624:	f7e6 f878 	bl	8001718 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801b628:	687b      	ldr	r3, [r7, #4]
 801b62a:	2202      	movs	r2, #2
 801b62c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801b630:	687b      	ldr	r3, [r7, #4]
 801b632:	681a      	ldr	r2, [r3, #0]
 801b634:	687b      	ldr	r3, [r7, #4]
 801b636:	3304      	adds	r3, #4
 801b638:	4619      	mov	r1, r3
 801b63a:	4610      	mov	r0, r2
 801b63c:	f000 fcb4 	bl	801bfa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801b640:	687b      	ldr	r3, [r7, #4]
 801b642:	2201      	movs	r2, #1
 801b644:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801b648:	687b      	ldr	r3, [r7, #4]
 801b64a:	2201      	movs	r2, #1
 801b64c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801b650:	687b      	ldr	r3, [r7, #4]
 801b652:	2201      	movs	r2, #1
 801b654:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801b658:	687b      	ldr	r3, [r7, #4]
 801b65a:	2201      	movs	r2, #1
 801b65c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801b660:	687b      	ldr	r3, [r7, #4]
 801b662:	2201      	movs	r2, #1
 801b664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801b668:	687b      	ldr	r3, [r7, #4]
 801b66a:	2201      	movs	r2, #1
 801b66c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801b670:	687b      	ldr	r3, [r7, #4]
 801b672:	2201      	movs	r2, #1
 801b674:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801b678:	687b      	ldr	r3, [r7, #4]
 801b67a:	2201      	movs	r2, #1
 801b67c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801b680:	687b      	ldr	r3, [r7, #4]
 801b682:	2201      	movs	r2, #1
 801b684:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801b688:	687b      	ldr	r3, [r7, #4]
 801b68a:	2201      	movs	r2, #1
 801b68c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801b690:	687b      	ldr	r3, [r7, #4]
 801b692:	2201      	movs	r2, #1
 801b694:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801b698:	687b      	ldr	r3, [r7, #4]
 801b69a:	2201      	movs	r2, #1
 801b69c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801b6a0:	2300      	movs	r3, #0
}
 801b6a2:	4618      	mov	r0, r3
 801b6a4:	3708      	adds	r7, #8
 801b6a6:	46bd      	mov	sp, r7
 801b6a8:	bd80      	pop	{r7, pc}
	...

0801b6ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801b6ac:	b580      	push	{r7, lr}
 801b6ae:	b084      	sub	sp, #16
 801b6b0:	af00      	add	r7, sp, #0
 801b6b2:	6078      	str	r0, [r7, #4]
 801b6b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801b6b6:	683b      	ldr	r3, [r7, #0]
 801b6b8:	2b00      	cmp	r3, #0
 801b6ba:	d109      	bne.n	801b6d0 <HAL_TIM_PWM_Start+0x24>
 801b6bc:	687b      	ldr	r3, [r7, #4]
 801b6be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 801b6c2:	b2db      	uxtb	r3, r3
 801b6c4:	2b01      	cmp	r3, #1
 801b6c6:	bf14      	ite	ne
 801b6c8:	2301      	movne	r3, #1
 801b6ca:	2300      	moveq	r3, #0
 801b6cc:	b2db      	uxtb	r3, r3
 801b6ce:	e03c      	b.n	801b74a <HAL_TIM_PWM_Start+0x9e>
 801b6d0:	683b      	ldr	r3, [r7, #0]
 801b6d2:	2b04      	cmp	r3, #4
 801b6d4:	d109      	bne.n	801b6ea <HAL_TIM_PWM_Start+0x3e>
 801b6d6:	687b      	ldr	r3, [r7, #4]
 801b6d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 801b6dc:	b2db      	uxtb	r3, r3
 801b6de:	2b01      	cmp	r3, #1
 801b6e0:	bf14      	ite	ne
 801b6e2:	2301      	movne	r3, #1
 801b6e4:	2300      	moveq	r3, #0
 801b6e6:	b2db      	uxtb	r3, r3
 801b6e8:	e02f      	b.n	801b74a <HAL_TIM_PWM_Start+0x9e>
 801b6ea:	683b      	ldr	r3, [r7, #0]
 801b6ec:	2b08      	cmp	r3, #8
 801b6ee:	d109      	bne.n	801b704 <HAL_TIM_PWM_Start+0x58>
 801b6f0:	687b      	ldr	r3, [r7, #4]
 801b6f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801b6f6:	b2db      	uxtb	r3, r3
 801b6f8:	2b01      	cmp	r3, #1
 801b6fa:	bf14      	ite	ne
 801b6fc:	2301      	movne	r3, #1
 801b6fe:	2300      	moveq	r3, #0
 801b700:	b2db      	uxtb	r3, r3
 801b702:	e022      	b.n	801b74a <HAL_TIM_PWM_Start+0x9e>
 801b704:	683b      	ldr	r3, [r7, #0]
 801b706:	2b0c      	cmp	r3, #12
 801b708:	d109      	bne.n	801b71e <HAL_TIM_PWM_Start+0x72>
 801b70a:	687b      	ldr	r3, [r7, #4]
 801b70c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801b710:	b2db      	uxtb	r3, r3
 801b712:	2b01      	cmp	r3, #1
 801b714:	bf14      	ite	ne
 801b716:	2301      	movne	r3, #1
 801b718:	2300      	moveq	r3, #0
 801b71a:	b2db      	uxtb	r3, r3
 801b71c:	e015      	b.n	801b74a <HAL_TIM_PWM_Start+0x9e>
 801b71e:	683b      	ldr	r3, [r7, #0]
 801b720:	2b10      	cmp	r3, #16
 801b722:	d109      	bne.n	801b738 <HAL_TIM_PWM_Start+0x8c>
 801b724:	687b      	ldr	r3, [r7, #4]
 801b726:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801b72a:	b2db      	uxtb	r3, r3
 801b72c:	2b01      	cmp	r3, #1
 801b72e:	bf14      	ite	ne
 801b730:	2301      	movne	r3, #1
 801b732:	2300      	moveq	r3, #0
 801b734:	b2db      	uxtb	r3, r3
 801b736:	e008      	b.n	801b74a <HAL_TIM_PWM_Start+0x9e>
 801b738:	687b      	ldr	r3, [r7, #4]
 801b73a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801b73e:	b2db      	uxtb	r3, r3
 801b740:	2b01      	cmp	r3, #1
 801b742:	bf14      	ite	ne
 801b744:	2301      	movne	r3, #1
 801b746:	2300      	moveq	r3, #0
 801b748:	b2db      	uxtb	r3, r3
 801b74a:	2b00      	cmp	r3, #0
 801b74c:	d001      	beq.n	801b752 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 801b74e:	2301      	movs	r3, #1
 801b750:	e07e      	b.n	801b850 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801b752:	683b      	ldr	r3, [r7, #0]
 801b754:	2b00      	cmp	r3, #0
 801b756:	d104      	bne.n	801b762 <HAL_TIM_PWM_Start+0xb6>
 801b758:	687b      	ldr	r3, [r7, #4]
 801b75a:	2202      	movs	r2, #2
 801b75c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801b760:	e023      	b.n	801b7aa <HAL_TIM_PWM_Start+0xfe>
 801b762:	683b      	ldr	r3, [r7, #0]
 801b764:	2b04      	cmp	r3, #4
 801b766:	d104      	bne.n	801b772 <HAL_TIM_PWM_Start+0xc6>
 801b768:	687b      	ldr	r3, [r7, #4]
 801b76a:	2202      	movs	r2, #2
 801b76c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801b770:	e01b      	b.n	801b7aa <HAL_TIM_PWM_Start+0xfe>
 801b772:	683b      	ldr	r3, [r7, #0]
 801b774:	2b08      	cmp	r3, #8
 801b776:	d104      	bne.n	801b782 <HAL_TIM_PWM_Start+0xd6>
 801b778:	687b      	ldr	r3, [r7, #4]
 801b77a:	2202      	movs	r2, #2
 801b77c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801b780:	e013      	b.n	801b7aa <HAL_TIM_PWM_Start+0xfe>
 801b782:	683b      	ldr	r3, [r7, #0]
 801b784:	2b0c      	cmp	r3, #12
 801b786:	d104      	bne.n	801b792 <HAL_TIM_PWM_Start+0xe6>
 801b788:	687b      	ldr	r3, [r7, #4]
 801b78a:	2202      	movs	r2, #2
 801b78c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801b790:	e00b      	b.n	801b7aa <HAL_TIM_PWM_Start+0xfe>
 801b792:	683b      	ldr	r3, [r7, #0]
 801b794:	2b10      	cmp	r3, #16
 801b796:	d104      	bne.n	801b7a2 <HAL_TIM_PWM_Start+0xf6>
 801b798:	687b      	ldr	r3, [r7, #4]
 801b79a:	2202      	movs	r2, #2
 801b79c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801b7a0:	e003      	b.n	801b7aa <HAL_TIM_PWM_Start+0xfe>
 801b7a2:	687b      	ldr	r3, [r7, #4]
 801b7a4:	2202      	movs	r2, #2
 801b7a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801b7aa:	687b      	ldr	r3, [r7, #4]
 801b7ac:	681b      	ldr	r3, [r3, #0]
 801b7ae:	2201      	movs	r2, #1
 801b7b0:	6839      	ldr	r1, [r7, #0]
 801b7b2:	4618      	mov	r0, r3
 801b7b4:	f000 ff80 	bl	801c6b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801b7b8:	687b      	ldr	r3, [r7, #4]
 801b7ba:	681b      	ldr	r3, [r3, #0]
 801b7bc:	4a26      	ldr	r2, [pc, #152]	@ (801b858 <HAL_TIM_PWM_Start+0x1ac>)
 801b7be:	4293      	cmp	r3, r2
 801b7c0:	d009      	beq.n	801b7d6 <HAL_TIM_PWM_Start+0x12a>
 801b7c2:	687b      	ldr	r3, [r7, #4]
 801b7c4:	681b      	ldr	r3, [r3, #0]
 801b7c6:	4a25      	ldr	r2, [pc, #148]	@ (801b85c <HAL_TIM_PWM_Start+0x1b0>)
 801b7c8:	4293      	cmp	r3, r2
 801b7ca:	d004      	beq.n	801b7d6 <HAL_TIM_PWM_Start+0x12a>
 801b7cc:	687b      	ldr	r3, [r7, #4]
 801b7ce:	681b      	ldr	r3, [r3, #0]
 801b7d0:	4a23      	ldr	r2, [pc, #140]	@ (801b860 <HAL_TIM_PWM_Start+0x1b4>)
 801b7d2:	4293      	cmp	r3, r2
 801b7d4:	d101      	bne.n	801b7da <HAL_TIM_PWM_Start+0x12e>
 801b7d6:	2301      	movs	r3, #1
 801b7d8:	e000      	b.n	801b7dc <HAL_TIM_PWM_Start+0x130>
 801b7da:	2300      	movs	r3, #0
 801b7dc:	2b00      	cmp	r3, #0
 801b7de:	d007      	beq.n	801b7f0 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801b7e0:	687b      	ldr	r3, [r7, #4]
 801b7e2:	681b      	ldr	r3, [r3, #0]
 801b7e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801b7e6:	687b      	ldr	r3, [r7, #4]
 801b7e8:	681b      	ldr	r3, [r3, #0]
 801b7ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801b7ee:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801b7f0:	687b      	ldr	r3, [r7, #4]
 801b7f2:	681b      	ldr	r3, [r3, #0]
 801b7f4:	4a18      	ldr	r2, [pc, #96]	@ (801b858 <HAL_TIM_PWM_Start+0x1ac>)
 801b7f6:	4293      	cmp	r3, r2
 801b7f8:	d009      	beq.n	801b80e <HAL_TIM_PWM_Start+0x162>
 801b7fa:	687b      	ldr	r3, [r7, #4]
 801b7fc:	681b      	ldr	r3, [r3, #0]
 801b7fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b802:	d004      	beq.n	801b80e <HAL_TIM_PWM_Start+0x162>
 801b804:	687b      	ldr	r3, [r7, #4]
 801b806:	681b      	ldr	r3, [r3, #0]
 801b808:	4a14      	ldr	r2, [pc, #80]	@ (801b85c <HAL_TIM_PWM_Start+0x1b0>)
 801b80a:	4293      	cmp	r3, r2
 801b80c:	d115      	bne.n	801b83a <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801b80e:	687b      	ldr	r3, [r7, #4]
 801b810:	681b      	ldr	r3, [r3, #0]
 801b812:	689a      	ldr	r2, [r3, #8]
 801b814:	4b13      	ldr	r3, [pc, #76]	@ (801b864 <HAL_TIM_PWM_Start+0x1b8>)
 801b816:	4013      	ands	r3, r2
 801b818:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801b81a:	68fb      	ldr	r3, [r7, #12]
 801b81c:	2b06      	cmp	r3, #6
 801b81e:	d015      	beq.n	801b84c <HAL_TIM_PWM_Start+0x1a0>
 801b820:	68fb      	ldr	r3, [r7, #12]
 801b822:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b826:	d011      	beq.n	801b84c <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 801b828:	687b      	ldr	r3, [r7, #4]
 801b82a:	681b      	ldr	r3, [r3, #0]
 801b82c:	681a      	ldr	r2, [r3, #0]
 801b82e:	687b      	ldr	r3, [r7, #4]
 801b830:	681b      	ldr	r3, [r3, #0]
 801b832:	f042 0201 	orr.w	r2, r2, #1
 801b836:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801b838:	e008      	b.n	801b84c <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801b83a:	687b      	ldr	r3, [r7, #4]
 801b83c:	681b      	ldr	r3, [r3, #0]
 801b83e:	681a      	ldr	r2, [r3, #0]
 801b840:	687b      	ldr	r3, [r7, #4]
 801b842:	681b      	ldr	r3, [r3, #0]
 801b844:	f042 0201 	orr.w	r2, r2, #1
 801b848:	601a      	str	r2, [r3, #0]
 801b84a:	e000      	b.n	801b84e <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801b84c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801b84e:	2300      	movs	r3, #0
}
 801b850:	4618      	mov	r0, r3
 801b852:	3710      	adds	r7, #16
 801b854:	46bd      	mov	sp, r7
 801b856:	bd80      	pop	{r7, pc}
 801b858:	40012c00 	.word	0x40012c00
 801b85c:	40014000 	.word	0x40014000
 801b860:	40014400 	.word	0x40014400
 801b864:	00010007 	.word	0x00010007

0801b868 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801b868:	b580      	push	{r7, lr}
 801b86a:	b082      	sub	sp, #8
 801b86c:	af00      	add	r7, sp, #0
 801b86e:	6078      	str	r0, [r7, #4]
 801b870:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801b872:	687b      	ldr	r3, [r7, #4]
 801b874:	681b      	ldr	r3, [r3, #0]
 801b876:	2200      	movs	r2, #0
 801b878:	6839      	ldr	r1, [r7, #0]
 801b87a:	4618      	mov	r0, r3
 801b87c:	f000 ff1c 	bl	801c6b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801b880:	687b      	ldr	r3, [r7, #4]
 801b882:	681b      	ldr	r3, [r3, #0]
 801b884:	4a39      	ldr	r2, [pc, #228]	@ (801b96c <HAL_TIM_PWM_Stop+0x104>)
 801b886:	4293      	cmp	r3, r2
 801b888:	d009      	beq.n	801b89e <HAL_TIM_PWM_Stop+0x36>
 801b88a:	687b      	ldr	r3, [r7, #4]
 801b88c:	681b      	ldr	r3, [r3, #0]
 801b88e:	4a38      	ldr	r2, [pc, #224]	@ (801b970 <HAL_TIM_PWM_Stop+0x108>)
 801b890:	4293      	cmp	r3, r2
 801b892:	d004      	beq.n	801b89e <HAL_TIM_PWM_Stop+0x36>
 801b894:	687b      	ldr	r3, [r7, #4]
 801b896:	681b      	ldr	r3, [r3, #0]
 801b898:	4a36      	ldr	r2, [pc, #216]	@ (801b974 <HAL_TIM_PWM_Stop+0x10c>)
 801b89a:	4293      	cmp	r3, r2
 801b89c:	d101      	bne.n	801b8a2 <HAL_TIM_PWM_Stop+0x3a>
 801b89e:	2301      	movs	r3, #1
 801b8a0:	e000      	b.n	801b8a4 <HAL_TIM_PWM_Stop+0x3c>
 801b8a2:	2300      	movs	r3, #0
 801b8a4:	2b00      	cmp	r3, #0
 801b8a6:	d017      	beq.n	801b8d8 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 801b8a8:	687b      	ldr	r3, [r7, #4]
 801b8aa:	681b      	ldr	r3, [r3, #0]
 801b8ac:	6a1a      	ldr	r2, [r3, #32]
 801b8ae:	f241 1311 	movw	r3, #4369	@ 0x1111
 801b8b2:	4013      	ands	r3, r2
 801b8b4:	2b00      	cmp	r3, #0
 801b8b6:	d10f      	bne.n	801b8d8 <HAL_TIM_PWM_Stop+0x70>
 801b8b8:	687b      	ldr	r3, [r7, #4]
 801b8ba:	681b      	ldr	r3, [r3, #0]
 801b8bc:	6a1a      	ldr	r2, [r3, #32]
 801b8be:	f240 4344 	movw	r3, #1092	@ 0x444
 801b8c2:	4013      	ands	r3, r2
 801b8c4:	2b00      	cmp	r3, #0
 801b8c6:	d107      	bne.n	801b8d8 <HAL_TIM_PWM_Stop+0x70>
 801b8c8:	687b      	ldr	r3, [r7, #4]
 801b8ca:	681b      	ldr	r3, [r3, #0]
 801b8cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801b8ce:	687b      	ldr	r3, [r7, #4]
 801b8d0:	681b      	ldr	r3, [r3, #0]
 801b8d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 801b8d6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 801b8d8:	687b      	ldr	r3, [r7, #4]
 801b8da:	681b      	ldr	r3, [r3, #0]
 801b8dc:	6a1a      	ldr	r2, [r3, #32]
 801b8de:	f241 1311 	movw	r3, #4369	@ 0x1111
 801b8e2:	4013      	ands	r3, r2
 801b8e4:	2b00      	cmp	r3, #0
 801b8e6:	d10f      	bne.n	801b908 <HAL_TIM_PWM_Stop+0xa0>
 801b8e8:	687b      	ldr	r3, [r7, #4]
 801b8ea:	681b      	ldr	r3, [r3, #0]
 801b8ec:	6a1a      	ldr	r2, [r3, #32]
 801b8ee:	f240 4344 	movw	r3, #1092	@ 0x444
 801b8f2:	4013      	ands	r3, r2
 801b8f4:	2b00      	cmp	r3, #0
 801b8f6:	d107      	bne.n	801b908 <HAL_TIM_PWM_Stop+0xa0>
 801b8f8:	687b      	ldr	r3, [r7, #4]
 801b8fa:	681b      	ldr	r3, [r3, #0]
 801b8fc:	681a      	ldr	r2, [r3, #0]
 801b8fe:	687b      	ldr	r3, [r7, #4]
 801b900:	681b      	ldr	r3, [r3, #0]
 801b902:	f022 0201 	bic.w	r2, r2, #1
 801b906:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 801b908:	683b      	ldr	r3, [r7, #0]
 801b90a:	2b00      	cmp	r3, #0
 801b90c:	d104      	bne.n	801b918 <HAL_TIM_PWM_Stop+0xb0>
 801b90e:	687b      	ldr	r3, [r7, #4]
 801b910:	2201      	movs	r2, #1
 801b912:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801b916:	e023      	b.n	801b960 <HAL_TIM_PWM_Stop+0xf8>
 801b918:	683b      	ldr	r3, [r7, #0]
 801b91a:	2b04      	cmp	r3, #4
 801b91c:	d104      	bne.n	801b928 <HAL_TIM_PWM_Stop+0xc0>
 801b91e:	687b      	ldr	r3, [r7, #4]
 801b920:	2201      	movs	r2, #1
 801b922:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801b926:	e01b      	b.n	801b960 <HAL_TIM_PWM_Stop+0xf8>
 801b928:	683b      	ldr	r3, [r7, #0]
 801b92a:	2b08      	cmp	r3, #8
 801b92c:	d104      	bne.n	801b938 <HAL_TIM_PWM_Stop+0xd0>
 801b92e:	687b      	ldr	r3, [r7, #4]
 801b930:	2201      	movs	r2, #1
 801b932:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801b936:	e013      	b.n	801b960 <HAL_TIM_PWM_Stop+0xf8>
 801b938:	683b      	ldr	r3, [r7, #0]
 801b93a:	2b0c      	cmp	r3, #12
 801b93c:	d104      	bne.n	801b948 <HAL_TIM_PWM_Stop+0xe0>
 801b93e:	687b      	ldr	r3, [r7, #4]
 801b940:	2201      	movs	r2, #1
 801b942:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801b946:	e00b      	b.n	801b960 <HAL_TIM_PWM_Stop+0xf8>
 801b948:	683b      	ldr	r3, [r7, #0]
 801b94a:	2b10      	cmp	r3, #16
 801b94c:	d104      	bne.n	801b958 <HAL_TIM_PWM_Stop+0xf0>
 801b94e:	687b      	ldr	r3, [r7, #4]
 801b950:	2201      	movs	r2, #1
 801b952:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801b956:	e003      	b.n	801b960 <HAL_TIM_PWM_Stop+0xf8>
 801b958:	687b      	ldr	r3, [r7, #4]
 801b95a:	2201      	movs	r2, #1
 801b95c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 801b960:	2300      	movs	r3, #0
}
 801b962:	4618      	mov	r0, r3
 801b964:	3708      	adds	r7, #8
 801b966:	46bd      	mov	sp, r7
 801b968:	bd80      	pop	{r7, pc}
 801b96a:	bf00      	nop
 801b96c:	40012c00 	.word	0x40012c00
 801b970:	40014000 	.word	0x40014000
 801b974:	40014400 	.word	0x40014400

0801b978 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801b978:	b580      	push	{r7, lr}
 801b97a:	b084      	sub	sp, #16
 801b97c:	af00      	add	r7, sp, #0
 801b97e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 801b980:	687b      	ldr	r3, [r7, #4]
 801b982:	681b      	ldr	r3, [r3, #0]
 801b984:	68db      	ldr	r3, [r3, #12]
 801b986:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 801b988:	687b      	ldr	r3, [r7, #4]
 801b98a:	681b      	ldr	r3, [r3, #0]
 801b98c:	691b      	ldr	r3, [r3, #16]
 801b98e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801b990:	68bb      	ldr	r3, [r7, #8]
 801b992:	f003 0302 	and.w	r3, r3, #2
 801b996:	2b00      	cmp	r3, #0
 801b998:	d020      	beq.n	801b9dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801b99a:	68fb      	ldr	r3, [r7, #12]
 801b99c:	f003 0302 	and.w	r3, r3, #2
 801b9a0:	2b00      	cmp	r3, #0
 801b9a2:	d01b      	beq.n	801b9dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 801b9a4:	687b      	ldr	r3, [r7, #4]
 801b9a6:	681b      	ldr	r3, [r3, #0]
 801b9a8:	f06f 0202 	mvn.w	r2, #2
 801b9ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801b9ae:	687b      	ldr	r3, [r7, #4]
 801b9b0:	2201      	movs	r2, #1
 801b9b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801b9b4:	687b      	ldr	r3, [r7, #4]
 801b9b6:	681b      	ldr	r3, [r3, #0]
 801b9b8:	699b      	ldr	r3, [r3, #24]
 801b9ba:	f003 0303 	and.w	r3, r3, #3
 801b9be:	2b00      	cmp	r3, #0
 801b9c0:	d003      	beq.n	801b9ca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801b9c2:	6878      	ldr	r0, [r7, #4]
 801b9c4:	f000 fad1 	bl	801bf6a <HAL_TIM_IC_CaptureCallback>
 801b9c8:	e005      	b.n	801b9d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801b9ca:	6878      	ldr	r0, [r7, #4]
 801b9cc:	f000 fac3 	bl	801bf56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801b9d0:	6878      	ldr	r0, [r7, #4]
 801b9d2:	f000 fad4 	bl	801bf7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801b9d6:	687b      	ldr	r3, [r7, #4]
 801b9d8:	2200      	movs	r2, #0
 801b9da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801b9dc:	68bb      	ldr	r3, [r7, #8]
 801b9de:	f003 0304 	and.w	r3, r3, #4
 801b9e2:	2b00      	cmp	r3, #0
 801b9e4:	d020      	beq.n	801ba28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801b9e6:	68fb      	ldr	r3, [r7, #12]
 801b9e8:	f003 0304 	and.w	r3, r3, #4
 801b9ec:	2b00      	cmp	r3, #0
 801b9ee:	d01b      	beq.n	801ba28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801b9f0:	687b      	ldr	r3, [r7, #4]
 801b9f2:	681b      	ldr	r3, [r3, #0]
 801b9f4:	f06f 0204 	mvn.w	r2, #4
 801b9f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801b9fa:	687b      	ldr	r3, [r7, #4]
 801b9fc:	2202      	movs	r2, #2
 801b9fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801ba00:	687b      	ldr	r3, [r7, #4]
 801ba02:	681b      	ldr	r3, [r3, #0]
 801ba04:	699b      	ldr	r3, [r3, #24]
 801ba06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801ba0a:	2b00      	cmp	r3, #0
 801ba0c:	d003      	beq.n	801ba16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801ba0e:	6878      	ldr	r0, [r7, #4]
 801ba10:	f000 faab 	bl	801bf6a <HAL_TIM_IC_CaptureCallback>
 801ba14:	e005      	b.n	801ba22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801ba16:	6878      	ldr	r0, [r7, #4]
 801ba18:	f000 fa9d 	bl	801bf56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801ba1c:	6878      	ldr	r0, [r7, #4]
 801ba1e:	f000 faae 	bl	801bf7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801ba22:	687b      	ldr	r3, [r7, #4]
 801ba24:	2200      	movs	r2, #0
 801ba26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801ba28:	68bb      	ldr	r3, [r7, #8]
 801ba2a:	f003 0308 	and.w	r3, r3, #8
 801ba2e:	2b00      	cmp	r3, #0
 801ba30:	d020      	beq.n	801ba74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801ba32:	68fb      	ldr	r3, [r7, #12]
 801ba34:	f003 0308 	and.w	r3, r3, #8
 801ba38:	2b00      	cmp	r3, #0
 801ba3a:	d01b      	beq.n	801ba74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 801ba3c:	687b      	ldr	r3, [r7, #4]
 801ba3e:	681b      	ldr	r3, [r3, #0]
 801ba40:	f06f 0208 	mvn.w	r2, #8
 801ba44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801ba46:	687b      	ldr	r3, [r7, #4]
 801ba48:	2204      	movs	r2, #4
 801ba4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801ba4c:	687b      	ldr	r3, [r7, #4]
 801ba4e:	681b      	ldr	r3, [r3, #0]
 801ba50:	69db      	ldr	r3, [r3, #28]
 801ba52:	f003 0303 	and.w	r3, r3, #3
 801ba56:	2b00      	cmp	r3, #0
 801ba58:	d003      	beq.n	801ba62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801ba5a:	6878      	ldr	r0, [r7, #4]
 801ba5c:	f000 fa85 	bl	801bf6a <HAL_TIM_IC_CaptureCallback>
 801ba60:	e005      	b.n	801ba6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801ba62:	6878      	ldr	r0, [r7, #4]
 801ba64:	f000 fa77 	bl	801bf56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801ba68:	6878      	ldr	r0, [r7, #4]
 801ba6a:	f000 fa88 	bl	801bf7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801ba6e:	687b      	ldr	r3, [r7, #4]
 801ba70:	2200      	movs	r2, #0
 801ba72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 801ba74:	68bb      	ldr	r3, [r7, #8]
 801ba76:	f003 0310 	and.w	r3, r3, #16
 801ba7a:	2b00      	cmp	r3, #0
 801ba7c:	d020      	beq.n	801bac0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801ba7e:	68fb      	ldr	r3, [r7, #12]
 801ba80:	f003 0310 	and.w	r3, r3, #16
 801ba84:	2b00      	cmp	r3, #0
 801ba86:	d01b      	beq.n	801bac0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 801ba88:	687b      	ldr	r3, [r7, #4]
 801ba8a:	681b      	ldr	r3, [r3, #0]
 801ba8c:	f06f 0210 	mvn.w	r2, #16
 801ba90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801ba92:	687b      	ldr	r3, [r7, #4]
 801ba94:	2208      	movs	r2, #8
 801ba96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801ba98:	687b      	ldr	r3, [r7, #4]
 801ba9a:	681b      	ldr	r3, [r3, #0]
 801ba9c:	69db      	ldr	r3, [r3, #28]
 801ba9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801baa2:	2b00      	cmp	r3, #0
 801baa4:	d003      	beq.n	801baae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801baa6:	6878      	ldr	r0, [r7, #4]
 801baa8:	f000 fa5f 	bl	801bf6a <HAL_TIM_IC_CaptureCallback>
 801baac:	e005      	b.n	801baba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801baae:	6878      	ldr	r0, [r7, #4]
 801bab0:	f000 fa51 	bl	801bf56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801bab4:	6878      	ldr	r0, [r7, #4]
 801bab6:	f000 fa62 	bl	801bf7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801baba:	687b      	ldr	r3, [r7, #4]
 801babc:	2200      	movs	r2, #0
 801babe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801bac0:	68bb      	ldr	r3, [r7, #8]
 801bac2:	f003 0301 	and.w	r3, r3, #1
 801bac6:	2b00      	cmp	r3, #0
 801bac8:	d00c      	beq.n	801bae4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801baca:	68fb      	ldr	r3, [r7, #12]
 801bacc:	f003 0301 	and.w	r3, r3, #1
 801bad0:	2b00      	cmp	r3, #0
 801bad2:	d007      	beq.n	801bae4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801bad4:	687b      	ldr	r3, [r7, #4]
 801bad6:	681b      	ldr	r3, [r3, #0]
 801bad8:	f06f 0201 	mvn.w	r2, #1
 801badc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801bade:	6878      	ldr	r0, [r7, #4]
 801bae0:	f000 fa2f 	bl	801bf42 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801bae4:	68bb      	ldr	r3, [r7, #8]
 801bae6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801baea:	2b00      	cmp	r3, #0
 801baec:	d104      	bne.n	801baf8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 801baee:	68bb      	ldr	r3, [r7, #8]
 801baf0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801baf4:	2b00      	cmp	r3, #0
 801baf6:	d00c      	beq.n	801bb12 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801baf8:	68fb      	ldr	r3, [r7, #12]
 801bafa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801bafe:	2b00      	cmp	r3, #0
 801bb00:	d007      	beq.n	801bb12 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801bb02:	687b      	ldr	r3, [r7, #4]
 801bb04:	681b      	ldr	r3, [r3, #0]
 801bb06:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 801bb0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801bb0c:	6878      	ldr	r0, [r7, #4]
 801bb0e:	f000 fee1 	bl	801c8d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801bb12:	68bb      	ldr	r3, [r7, #8]
 801bb14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801bb18:	2b00      	cmp	r3, #0
 801bb1a:	d00c      	beq.n	801bb36 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801bb1c:	68fb      	ldr	r3, [r7, #12]
 801bb1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801bb22:	2b00      	cmp	r3, #0
 801bb24:	d007      	beq.n	801bb36 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801bb26:	687b      	ldr	r3, [r7, #4]
 801bb28:	681b      	ldr	r3, [r3, #0]
 801bb2a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 801bb2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 801bb30:	6878      	ldr	r0, [r7, #4]
 801bb32:	f000 fed9 	bl	801c8e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801bb36:	68bb      	ldr	r3, [r7, #8]
 801bb38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801bb3c:	2b00      	cmp	r3, #0
 801bb3e:	d00c      	beq.n	801bb5a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801bb40:	68fb      	ldr	r3, [r7, #12]
 801bb42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801bb46:	2b00      	cmp	r3, #0
 801bb48:	d007      	beq.n	801bb5a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801bb4a:	687b      	ldr	r3, [r7, #4]
 801bb4c:	681b      	ldr	r3, [r3, #0]
 801bb4e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801bb52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801bb54:	6878      	ldr	r0, [r7, #4]
 801bb56:	f000 fa1c 	bl	801bf92 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801bb5a:	68bb      	ldr	r3, [r7, #8]
 801bb5c:	f003 0320 	and.w	r3, r3, #32
 801bb60:	2b00      	cmp	r3, #0
 801bb62:	d00c      	beq.n	801bb7e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801bb64:	68fb      	ldr	r3, [r7, #12]
 801bb66:	f003 0320 	and.w	r3, r3, #32
 801bb6a:	2b00      	cmp	r3, #0
 801bb6c:	d007      	beq.n	801bb7e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801bb6e:	687b      	ldr	r3, [r7, #4]
 801bb70:	681b      	ldr	r3, [r3, #0]
 801bb72:	f06f 0220 	mvn.w	r2, #32
 801bb76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801bb78:	6878      	ldr	r0, [r7, #4]
 801bb7a:	f000 fea1 	bl	801c8c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801bb7e:	bf00      	nop
 801bb80:	3710      	adds	r7, #16
 801bb82:	46bd      	mov	sp, r7
 801bb84:	bd80      	pop	{r7, pc}
	...

0801bb88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 801bb88:	b580      	push	{r7, lr}
 801bb8a:	b086      	sub	sp, #24
 801bb8c:	af00      	add	r7, sp, #0
 801bb8e:	60f8      	str	r0, [r7, #12]
 801bb90:	60b9      	str	r1, [r7, #8]
 801bb92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801bb94:	2300      	movs	r3, #0
 801bb96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 801bb98:	68fb      	ldr	r3, [r7, #12]
 801bb9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801bb9e:	2b01      	cmp	r3, #1
 801bba0:	d101      	bne.n	801bba6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 801bba2:	2302      	movs	r3, #2
 801bba4:	e0ff      	b.n	801bda6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 801bba6:	68fb      	ldr	r3, [r7, #12]
 801bba8:	2201      	movs	r2, #1
 801bbaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 801bbae:	687b      	ldr	r3, [r7, #4]
 801bbb0:	2b14      	cmp	r3, #20
 801bbb2:	f200 80f0 	bhi.w	801bd96 <HAL_TIM_PWM_ConfigChannel+0x20e>
 801bbb6:	a201      	add	r2, pc, #4	@ (adr r2, 801bbbc <HAL_TIM_PWM_ConfigChannel+0x34>)
 801bbb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bbbc:	0801bc11 	.word	0x0801bc11
 801bbc0:	0801bd97 	.word	0x0801bd97
 801bbc4:	0801bd97 	.word	0x0801bd97
 801bbc8:	0801bd97 	.word	0x0801bd97
 801bbcc:	0801bc51 	.word	0x0801bc51
 801bbd0:	0801bd97 	.word	0x0801bd97
 801bbd4:	0801bd97 	.word	0x0801bd97
 801bbd8:	0801bd97 	.word	0x0801bd97
 801bbdc:	0801bc93 	.word	0x0801bc93
 801bbe0:	0801bd97 	.word	0x0801bd97
 801bbe4:	0801bd97 	.word	0x0801bd97
 801bbe8:	0801bd97 	.word	0x0801bd97
 801bbec:	0801bcd3 	.word	0x0801bcd3
 801bbf0:	0801bd97 	.word	0x0801bd97
 801bbf4:	0801bd97 	.word	0x0801bd97
 801bbf8:	0801bd97 	.word	0x0801bd97
 801bbfc:	0801bd15 	.word	0x0801bd15
 801bc00:	0801bd97 	.word	0x0801bd97
 801bc04:	0801bd97 	.word	0x0801bd97
 801bc08:	0801bd97 	.word	0x0801bd97
 801bc0c:	0801bd55 	.word	0x0801bd55
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801bc10:	68fb      	ldr	r3, [r7, #12]
 801bc12:	681b      	ldr	r3, [r3, #0]
 801bc14:	68b9      	ldr	r1, [r7, #8]
 801bc16:	4618      	mov	r0, r3
 801bc18:	f000 fa36 	bl	801c088 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801bc1c:	68fb      	ldr	r3, [r7, #12]
 801bc1e:	681b      	ldr	r3, [r3, #0]
 801bc20:	699a      	ldr	r2, [r3, #24]
 801bc22:	68fb      	ldr	r3, [r7, #12]
 801bc24:	681b      	ldr	r3, [r3, #0]
 801bc26:	f042 0208 	orr.w	r2, r2, #8
 801bc2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 801bc2c:	68fb      	ldr	r3, [r7, #12]
 801bc2e:	681b      	ldr	r3, [r3, #0]
 801bc30:	699a      	ldr	r2, [r3, #24]
 801bc32:	68fb      	ldr	r3, [r7, #12]
 801bc34:	681b      	ldr	r3, [r3, #0]
 801bc36:	f022 0204 	bic.w	r2, r2, #4
 801bc3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801bc3c:	68fb      	ldr	r3, [r7, #12]
 801bc3e:	681b      	ldr	r3, [r3, #0]
 801bc40:	6999      	ldr	r1, [r3, #24]
 801bc42:	68bb      	ldr	r3, [r7, #8]
 801bc44:	691a      	ldr	r2, [r3, #16]
 801bc46:	68fb      	ldr	r3, [r7, #12]
 801bc48:	681b      	ldr	r3, [r3, #0]
 801bc4a:	430a      	orrs	r2, r1
 801bc4c:	619a      	str	r2, [r3, #24]
      break;
 801bc4e:	e0a5      	b.n	801bd9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801bc50:	68fb      	ldr	r3, [r7, #12]
 801bc52:	681b      	ldr	r3, [r3, #0]
 801bc54:	68b9      	ldr	r1, [r7, #8]
 801bc56:	4618      	mov	r0, r3
 801bc58:	f000 fa92 	bl	801c180 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801bc5c:	68fb      	ldr	r3, [r7, #12]
 801bc5e:	681b      	ldr	r3, [r3, #0]
 801bc60:	699a      	ldr	r2, [r3, #24]
 801bc62:	68fb      	ldr	r3, [r7, #12]
 801bc64:	681b      	ldr	r3, [r3, #0]
 801bc66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801bc6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 801bc6c:	68fb      	ldr	r3, [r7, #12]
 801bc6e:	681b      	ldr	r3, [r3, #0]
 801bc70:	699a      	ldr	r2, [r3, #24]
 801bc72:	68fb      	ldr	r3, [r7, #12]
 801bc74:	681b      	ldr	r3, [r3, #0]
 801bc76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801bc7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 801bc7c:	68fb      	ldr	r3, [r7, #12]
 801bc7e:	681b      	ldr	r3, [r3, #0]
 801bc80:	6999      	ldr	r1, [r3, #24]
 801bc82:	68bb      	ldr	r3, [r7, #8]
 801bc84:	691b      	ldr	r3, [r3, #16]
 801bc86:	021a      	lsls	r2, r3, #8
 801bc88:	68fb      	ldr	r3, [r7, #12]
 801bc8a:	681b      	ldr	r3, [r3, #0]
 801bc8c:	430a      	orrs	r2, r1
 801bc8e:	619a      	str	r2, [r3, #24]
      break;
 801bc90:	e084      	b.n	801bd9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801bc92:	68fb      	ldr	r3, [r7, #12]
 801bc94:	681b      	ldr	r3, [r3, #0]
 801bc96:	68b9      	ldr	r1, [r7, #8]
 801bc98:	4618      	mov	r0, r3
 801bc9a:	f000 faeb 	bl	801c274 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801bc9e:	68fb      	ldr	r3, [r7, #12]
 801bca0:	681b      	ldr	r3, [r3, #0]
 801bca2:	69da      	ldr	r2, [r3, #28]
 801bca4:	68fb      	ldr	r3, [r7, #12]
 801bca6:	681b      	ldr	r3, [r3, #0]
 801bca8:	f042 0208 	orr.w	r2, r2, #8
 801bcac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801bcae:	68fb      	ldr	r3, [r7, #12]
 801bcb0:	681b      	ldr	r3, [r3, #0]
 801bcb2:	69da      	ldr	r2, [r3, #28]
 801bcb4:	68fb      	ldr	r3, [r7, #12]
 801bcb6:	681b      	ldr	r3, [r3, #0]
 801bcb8:	f022 0204 	bic.w	r2, r2, #4
 801bcbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801bcbe:	68fb      	ldr	r3, [r7, #12]
 801bcc0:	681b      	ldr	r3, [r3, #0]
 801bcc2:	69d9      	ldr	r1, [r3, #28]
 801bcc4:	68bb      	ldr	r3, [r7, #8]
 801bcc6:	691a      	ldr	r2, [r3, #16]
 801bcc8:	68fb      	ldr	r3, [r7, #12]
 801bcca:	681b      	ldr	r3, [r3, #0]
 801bccc:	430a      	orrs	r2, r1
 801bcce:	61da      	str	r2, [r3, #28]
      break;
 801bcd0:	e064      	b.n	801bd9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801bcd2:	68fb      	ldr	r3, [r7, #12]
 801bcd4:	681b      	ldr	r3, [r3, #0]
 801bcd6:	68b9      	ldr	r1, [r7, #8]
 801bcd8:	4618      	mov	r0, r3
 801bcda:	f000 fb43 	bl	801c364 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801bcde:	68fb      	ldr	r3, [r7, #12]
 801bce0:	681b      	ldr	r3, [r3, #0]
 801bce2:	69da      	ldr	r2, [r3, #28]
 801bce4:	68fb      	ldr	r3, [r7, #12]
 801bce6:	681b      	ldr	r3, [r3, #0]
 801bce8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801bcec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801bcee:	68fb      	ldr	r3, [r7, #12]
 801bcf0:	681b      	ldr	r3, [r3, #0]
 801bcf2:	69da      	ldr	r2, [r3, #28]
 801bcf4:	68fb      	ldr	r3, [r7, #12]
 801bcf6:	681b      	ldr	r3, [r3, #0]
 801bcf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801bcfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801bcfe:	68fb      	ldr	r3, [r7, #12]
 801bd00:	681b      	ldr	r3, [r3, #0]
 801bd02:	69d9      	ldr	r1, [r3, #28]
 801bd04:	68bb      	ldr	r3, [r7, #8]
 801bd06:	691b      	ldr	r3, [r3, #16]
 801bd08:	021a      	lsls	r2, r3, #8
 801bd0a:	68fb      	ldr	r3, [r7, #12]
 801bd0c:	681b      	ldr	r3, [r3, #0]
 801bd0e:	430a      	orrs	r2, r1
 801bd10:	61da      	str	r2, [r3, #28]
      break;
 801bd12:	e043      	b.n	801bd9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 801bd14:	68fb      	ldr	r3, [r7, #12]
 801bd16:	681b      	ldr	r3, [r3, #0]
 801bd18:	68b9      	ldr	r1, [r7, #8]
 801bd1a:	4618      	mov	r0, r3
 801bd1c:	f000 fb80 	bl	801c420 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 801bd20:	68fb      	ldr	r3, [r7, #12]
 801bd22:	681b      	ldr	r3, [r3, #0]
 801bd24:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801bd26:	68fb      	ldr	r3, [r7, #12]
 801bd28:	681b      	ldr	r3, [r3, #0]
 801bd2a:	f042 0208 	orr.w	r2, r2, #8
 801bd2e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 801bd30:	68fb      	ldr	r3, [r7, #12]
 801bd32:	681b      	ldr	r3, [r3, #0]
 801bd34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801bd36:	68fb      	ldr	r3, [r7, #12]
 801bd38:	681b      	ldr	r3, [r3, #0]
 801bd3a:	f022 0204 	bic.w	r2, r2, #4
 801bd3e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 801bd40:	68fb      	ldr	r3, [r7, #12]
 801bd42:	681b      	ldr	r3, [r3, #0]
 801bd44:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801bd46:	68bb      	ldr	r3, [r7, #8]
 801bd48:	691a      	ldr	r2, [r3, #16]
 801bd4a:	68fb      	ldr	r3, [r7, #12]
 801bd4c:	681b      	ldr	r3, [r3, #0]
 801bd4e:	430a      	orrs	r2, r1
 801bd50:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801bd52:	e023      	b.n	801bd9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801bd54:	68fb      	ldr	r3, [r7, #12]
 801bd56:	681b      	ldr	r3, [r3, #0]
 801bd58:	68b9      	ldr	r1, [r7, #8]
 801bd5a:	4618      	mov	r0, r3
 801bd5c:	f000 fbb8 	bl	801c4d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 801bd60:	68fb      	ldr	r3, [r7, #12]
 801bd62:	681b      	ldr	r3, [r3, #0]
 801bd64:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801bd66:	68fb      	ldr	r3, [r7, #12]
 801bd68:	681b      	ldr	r3, [r3, #0]
 801bd6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801bd6e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 801bd70:	68fb      	ldr	r3, [r7, #12]
 801bd72:	681b      	ldr	r3, [r3, #0]
 801bd74:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801bd76:	68fb      	ldr	r3, [r7, #12]
 801bd78:	681b      	ldr	r3, [r3, #0]
 801bd7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801bd7e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 801bd80:	68fb      	ldr	r3, [r7, #12]
 801bd82:	681b      	ldr	r3, [r3, #0]
 801bd84:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801bd86:	68bb      	ldr	r3, [r7, #8]
 801bd88:	691b      	ldr	r3, [r3, #16]
 801bd8a:	021a      	lsls	r2, r3, #8
 801bd8c:	68fb      	ldr	r3, [r7, #12]
 801bd8e:	681b      	ldr	r3, [r3, #0]
 801bd90:	430a      	orrs	r2, r1
 801bd92:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801bd94:	e002      	b.n	801bd9c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 801bd96:	2301      	movs	r3, #1
 801bd98:	75fb      	strb	r3, [r7, #23]
      break;
 801bd9a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 801bd9c:	68fb      	ldr	r3, [r7, #12]
 801bd9e:	2200      	movs	r2, #0
 801bda0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801bda4:	7dfb      	ldrb	r3, [r7, #23]
}
 801bda6:	4618      	mov	r0, r3
 801bda8:	3718      	adds	r7, #24
 801bdaa:	46bd      	mov	sp, r7
 801bdac:	bd80      	pop	{r7, pc}
 801bdae:	bf00      	nop

0801bdb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801bdb0:	b580      	push	{r7, lr}
 801bdb2:	b084      	sub	sp, #16
 801bdb4:	af00      	add	r7, sp, #0
 801bdb6:	6078      	str	r0, [r7, #4]
 801bdb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801bdba:	2300      	movs	r3, #0
 801bdbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801bdbe:	687b      	ldr	r3, [r7, #4]
 801bdc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801bdc4:	2b01      	cmp	r3, #1
 801bdc6:	d101      	bne.n	801bdcc <HAL_TIM_ConfigClockSource+0x1c>
 801bdc8:	2302      	movs	r3, #2
 801bdca:	e0b6      	b.n	801bf3a <HAL_TIM_ConfigClockSource+0x18a>
 801bdcc:	687b      	ldr	r3, [r7, #4]
 801bdce:	2201      	movs	r2, #1
 801bdd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801bdd4:	687b      	ldr	r3, [r7, #4]
 801bdd6:	2202      	movs	r2, #2
 801bdd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 801bddc:	687b      	ldr	r3, [r7, #4]
 801bdde:	681b      	ldr	r3, [r3, #0]
 801bde0:	689b      	ldr	r3, [r3, #8]
 801bde2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801bde4:	68bb      	ldr	r3, [r7, #8]
 801bde6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801bdea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 801bdee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801bdf0:	68bb      	ldr	r3, [r7, #8]
 801bdf2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801bdf6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 801bdf8:	687b      	ldr	r3, [r7, #4]
 801bdfa:	681b      	ldr	r3, [r3, #0]
 801bdfc:	68ba      	ldr	r2, [r7, #8]
 801bdfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 801be00:	683b      	ldr	r3, [r7, #0]
 801be02:	681b      	ldr	r3, [r3, #0]
 801be04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801be08:	d03e      	beq.n	801be88 <HAL_TIM_ConfigClockSource+0xd8>
 801be0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801be0e:	f200 8087 	bhi.w	801bf20 <HAL_TIM_ConfigClockSource+0x170>
 801be12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801be16:	f000 8086 	beq.w	801bf26 <HAL_TIM_ConfigClockSource+0x176>
 801be1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801be1e:	d87f      	bhi.n	801bf20 <HAL_TIM_ConfigClockSource+0x170>
 801be20:	2b70      	cmp	r3, #112	@ 0x70
 801be22:	d01a      	beq.n	801be5a <HAL_TIM_ConfigClockSource+0xaa>
 801be24:	2b70      	cmp	r3, #112	@ 0x70
 801be26:	d87b      	bhi.n	801bf20 <HAL_TIM_ConfigClockSource+0x170>
 801be28:	2b60      	cmp	r3, #96	@ 0x60
 801be2a:	d050      	beq.n	801bece <HAL_TIM_ConfigClockSource+0x11e>
 801be2c:	2b60      	cmp	r3, #96	@ 0x60
 801be2e:	d877      	bhi.n	801bf20 <HAL_TIM_ConfigClockSource+0x170>
 801be30:	2b50      	cmp	r3, #80	@ 0x50
 801be32:	d03c      	beq.n	801beae <HAL_TIM_ConfigClockSource+0xfe>
 801be34:	2b50      	cmp	r3, #80	@ 0x50
 801be36:	d873      	bhi.n	801bf20 <HAL_TIM_ConfigClockSource+0x170>
 801be38:	2b40      	cmp	r3, #64	@ 0x40
 801be3a:	d058      	beq.n	801beee <HAL_TIM_ConfigClockSource+0x13e>
 801be3c:	2b40      	cmp	r3, #64	@ 0x40
 801be3e:	d86f      	bhi.n	801bf20 <HAL_TIM_ConfigClockSource+0x170>
 801be40:	2b30      	cmp	r3, #48	@ 0x30
 801be42:	d064      	beq.n	801bf0e <HAL_TIM_ConfigClockSource+0x15e>
 801be44:	2b30      	cmp	r3, #48	@ 0x30
 801be46:	d86b      	bhi.n	801bf20 <HAL_TIM_ConfigClockSource+0x170>
 801be48:	2b20      	cmp	r3, #32
 801be4a:	d060      	beq.n	801bf0e <HAL_TIM_ConfigClockSource+0x15e>
 801be4c:	2b20      	cmp	r3, #32
 801be4e:	d867      	bhi.n	801bf20 <HAL_TIM_ConfigClockSource+0x170>
 801be50:	2b00      	cmp	r3, #0
 801be52:	d05c      	beq.n	801bf0e <HAL_TIM_ConfigClockSource+0x15e>
 801be54:	2b10      	cmp	r3, #16
 801be56:	d05a      	beq.n	801bf0e <HAL_TIM_ConfigClockSource+0x15e>
 801be58:	e062      	b.n	801bf20 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801be5a:	687b      	ldr	r3, [r7, #4]
 801be5c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801be5e:	683b      	ldr	r3, [r7, #0]
 801be60:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801be62:	683b      	ldr	r3, [r7, #0]
 801be64:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801be66:	683b      	ldr	r3, [r7, #0]
 801be68:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801be6a:	f000 fc05 	bl	801c678 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801be6e:	687b      	ldr	r3, [r7, #4]
 801be70:	681b      	ldr	r3, [r3, #0]
 801be72:	689b      	ldr	r3, [r3, #8]
 801be74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801be76:	68bb      	ldr	r3, [r7, #8]
 801be78:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 801be7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801be7e:	687b      	ldr	r3, [r7, #4]
 801be80:	681b      	ldr	r3, [r3, #0]
 801be82:	68ba      	ldr	r2, [r7, #8]
 801be84:	609a      	str	r2, [r3, #8]
      break;
 801be86:	e04f      	b.n	801bf28 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801be88:	687b      	ldr	r3, [r7, #4]
 801be8a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801be8c:	683b      	ldr	r3, [r7, #0]
 801be8e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801be90:	683b      	ldr	r3, [r7, #0]
 801be92:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801be94:	683b      	ldr	r3, [r7, #0]
 801be96:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801be98:	f000 fbee 	bl	801c678 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801be9c:	687b      	ldr	r3, [r7, #4]
 801be9e:	681b      	ldr	r3, [r3, #0]
 801bea0:	689a      	ldr	r2, [r3, #8]
 801bea2:	687b      	ldr	r3, [r7, #4]
 801bea4:	681b      	ldr	r3, [r3, #0]
 801bea6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801beaa:	609a      	str	r2, [r3, #8]
      break;
 801beac:	e03c      	b.n	801bf28 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801beae:	687b      	ldr	r3, [r7, #4]
 801beb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801beb2:	683b      	ldr	r3, [r7, #0]
 801beb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801beb6:	683b      	ldr	r3, [r7, #0]
 801beb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801beba:	461a      	mov	r2, r3
 801bebc:	f000 fb62 	bl	801c584 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801bec0:	687b      	ldr	r3, [r7, #4]
 801bec2:	681b      	ldr	r3, [r3, #0]
 801bec4:	2150      	movs	r1, #80	@ 0x50
 801bec6:	4618      	mov	r0, r3
 801bec8:	f000 fbbb 	bl	801c642 <TIM_ITRx_SetConfig>
      break;
 801becc:	e02c      	b.n	801bf28 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801bece:	687b      	ldr	r3, [r7, #4]
 801bed0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801bed2:	683b      	ldr	r3, [r7, #0]
 801bed4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801bed6:	683b      	ldr	r3, [r7, #0]
 801bed8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801beda:	461a      	mov	r2, r3
 801bedc:	f000 fb81 	bl	801c5e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801bee0:	687b      	ldr	r3, [r7, #4]
 801bee2:	681b      	ldr	r3, [r3, #0]
 801bee4:	2160      	movs	r1, #96	@ 0x60
 801bee6:	4618      	mov	r0, r3
 801bee8:	f000 fbab 	bl	801c642 <TIM_ITRx_SetConfig>
      break;
 801beec:	e01c      	b.n	801bf28 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801beee:	687b      	ldr	r3, [r7, #4]
 801bef0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801bef2:	683b      	ldr	r3, [r7, #0]
 801bef4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801bef6:	683b      	ldr	r3, [r7, #0]
 801bef8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801befa:	461a      	mov	r2, r3
 801befc:	f000 fb42 	bl	801c584 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801bf00:	687b      	ldr	r3, [r7, #4]
 801bf02:	681b      	ldr	r3, [r3, #0]
 801bf04:	2140      	movs	r1, #64	@ 0x40
 801bf06:	4618      	mov	r0, r3
 801bf08:	f000 fb9b 	bl	801c642 <TIM_ITRx_SetConfig>
      break;
 801bf0c:	e00c      	b.n	801bf28 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801bf0e:	687b      	ldr	r3, [r7, #4]
 801bf10:	681a      	ldr	r2, [r3, #0]
 801bf12:	683b      	ldr	r3, [r7, #0]
 801bf14:	681b      	ldr	r3, [r3, #0]
 801bf16:	4619      	mov	r1, r3
 801bf18:	4610      	mov	r0, r2
 801bf1a:	f000 fb92 	bl	801c642 <TIM_ITRx_SetConfig>
      break;
 801bf1e:	e003      	b.n	801bf28 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 801bf20:	2301      	movs	r3, #1
 801bf22:	73fb      	strb	r3, [r7, #15]
      break;
 801bf24:	e000      	b.n	801bf28 <HAL_TIM_ConfigClockSource+0x178>
      break;
 801bf26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801bf28:	687b      	ldr	r3, [r7, #4]
 801bf2a:	2201      	movs	r2, #1
 801bf2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801bf30:	687b      	ldr	r3, [r7, #4]
 801bf32:	2200      	movs	r2, #0
 801bf34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801bf38:	7bfb      	ldrb	r3, [r7, #15]
}
 801bf3a:	4618      	mov	r0, r3
 801bf3c:	3710      	adds	r7, #16
 801bf3e:	46bd      	mov	sp, r7
 801bf40:	bd80      	pop	{r7, pc}

0801bf42 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 801bf42:	b480      	push	{r7}
 801bf44:	b083      	sub	sp, #12
 801bf46:	af00      	add	r7, sp, #0
 801bf48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 801bf4a:	bf00      	nop
 801bf4c:	370c      	adds	r7, #12
 801bf4e:	46bd      	mov	sp, r7
 801bf50:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf54:	4770      	bx	lr

0801bf56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801bf56:	b480      	push	{r7}
 801bf58:	b083      	sub	sp, #12
 801bf5a:	af00      	add	r7, sp, #0
 801bf5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801bf5e:	bf00      	nop
 801bf60:	370c      	adds	r7, #12
 801bf62:	46bd      	mov	sp, r7
 801bf64:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf68:	4770      	bx	lr

0801bf6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801bf6a:	b480      	push	{r7}
 801bf6c:	b083      	sub	sp, #12
 801bf6e:	af00      	add	r7, sp, #0
 801bf70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801bf72:	bf00      	nop
 801bf74:	370c      	adds	r7, #12
 801bf76:	46bd      	mov	sp, r7
 801bf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf7c:	4770      	bx	lr

0801bf7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801bf7e:	b480      	push	{r7}
 801bf80:	b083      	sub	sp, #12
 801bf82:	af00      	add	r7, sp, #0
 801bf84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801bf86:	bf00      	nop
 801bf88:	370c      	adds	r7, #12
 801bf8a:	46bd      	mov	sp, r7
 801bf8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf90:	4770      	bx	lr

0801bf92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801bf92:	b480      	push	{r7}
 801bf94:	b083      	sub	sp, #12
 801bf96:	af00      	add	r7, sp, #0
 801bf98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801bf9a:	bf00      	nop
 801bf9c:	370c      	adds	r7, #12
 801bf9e:	46bd      	mov	sp, r7
 801bfa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bfa4:	4770      	bx	lr
	...

0801bfa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801bfa8:	b480      	push	{r7}
 801bfaa:	b085      	sub	sp, #20
 801bfac:	af00      	add	r7, sp, #0
 801bfae:	6078      	str	r0, [r7, #4]
 801bfb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801bfb2:	687b      	ldr	r3, [r7, #4]
 801bfb4:	681b      	ldr	r3, [r3, #0]
 801bfb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801bfb8:	687b      	ldr	r3, [r7, #4]
 801bfba:	4a30      	ldr	r2, [pc, #192]	@ (801c07c <TIM_Base_SetConfig+0xd4>)
 801bfbc:	4293      	cmp	r3, r2
 801bfbe:	d003      	beq.n	801bfc8 <TIM_Base_SetConfig+0x20>
 801bfc0:	687b      	ldr	r3, [r7, #4]
 801bfc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801bfc6:	d108      	bne.n	801bfda <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801bfc8:	68fb      	ldr	r3, [r7, #12]
 801bfca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801bfce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801bfd0:	683b      	ldr	r3, [r7, #0]
 801bfd2:	685b      	ldr	r3, [r3, #4]
 801bfd4:	68fa      	ldr	r2, [r7, #12]
 801bfd6:	4313      	orrs	r3, r2
 801bfd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801bfda:	687b      	ldr	r3, [r7, #4]
 801bfdc:	4a27      	ldr	r2, [pc, #156]	@ (801c07c <TIM_Base_SetConfig+0xd4>)
 801bfde:	4293      	cmp	r3, r2
 801bfe0:	d00b      	beq.n	801bffa <TIM_Base_SetConfig+0x52>
 801bfe2:	687b      	ldr	r3, [r7, #4]
 801bfe4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801bfe8:	d007      	beq.n	801bffa <TIM_Base_SetConfig+0x52>
 801bfea:	687b      	ldr	r3, [r7, #4]
 801bfec:	4a24      	ldr	r2, [pc, #144]	@ (801c080 <TIM_Base_SetConfig+0xd8>)
 801bfee:	4293      	cmp	r3, r2
 801bff0:	d003      	beq.n	801bffa <TIM_Base_SetConfig+0x52>
 801bff2:	687b      	ldr	r3, [r7, #4]
 801bff4:	4a23      	ldr	r2, [pc, #140]	@ (801c084 <TIM_Base_SetConfig+0xdc>)
 801bff6:	4293      	cmp	r3, r2
 801bff8:	d108      	bne.n	801c00c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801bffa:	68fb      	ldr	r3, [r7, #12]
 801bffc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801c000:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801c002:	683b      	ldr	r3, [r7, #0]
 801c004:	68db      	ldr	r3, [r3, #12]
 801c006:	68fa      	ldr	r2, [r7, #12]
 801c008:	4313      	orrs	r3, r2
 801c00a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801c00c:	68fb      	ldr	r3, [r7, #12]
 801c00e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801c012:	683b      	ldr	r3, [r7, #0]
 801c014:	695b      	ldr	r3, [r3, #20]
 801c016:	4313      	orrs	r3, r2
 801c018:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801c01a:	687b      	ldr	r3, [r7, #4]
 801c01c:	68fa      	ldr	r2, [r7, #12]
 801c01e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801c020:	683b      	ldr	r3, [r7, #0]
 801c022:	689a      	ldr	r2, [r3, #8]
 801c024:	687b      	ldr	r3, [r7, #4]
 801c026:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801c028:	683b      	ldr	r3, [r7, #0]
 801c02a:	681a      	ldr	r2, [r3, #0]
 801c02c:	687b      	ldr	r3, [r7, #4]
 801c02e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801c030:	687b      	ldr	r3, [r7, #4]
 801c032:	4a12      	ldr	r2, [pc, #72]	@ (801c07c <TIM_Base_SetConfig+0xd4>)
 801c034:	4293      	cmp	r3, r2
 801c036:	d007      	beq.n	801c048 <TIM_Base_SetConfig+0xa0>
 801c038:	687b      	ldr	r3, [r7, #4]
 801c03a:	4a11      	ldr	r2, [pc, #68]	@ (801c080 <TIM_Base_SetConfig+0xd8>)
 801c03c:	4293      	cmp	r3, r2
 801c03e:	d003      	beq.n	801c048 <TIM_Base_SetConfig+0xa0>
 801c040:	687b      	ldr	r3, [r7, #4]
 801c042:	4a10      	ldr	r2, [pc, #64]	@ (801c084 <TIM_Base_SetConfig+0xdc>)
 801c044:	4293      	cmp	r3, r2
 801c046:	d103      	bne.n	801c050 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801c048:	683b      	ldr	r3, [r7, #0]
 801c04a:	691a      	ldr	r2, [r3, #16]
 801c04c:	687b      	ldr	r3, [r7, #4]
 801c04e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801c050:	687b      	ldr	r3, [r7, #4]
 801c052:	2201      	movs	r2, #1
 801c054:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 801c056:	687b      	ldr	r3, [r7, #4]
 801c058:	691b      	ldr	r3, [r3, #16]
 801c05a:	f003 0301 	and.w	r3, r3, #1
 801c05e:	2b01      	cmp	r3, #1
 801c060:	d105      	bne.n	801c06e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 801c062:	687b      	ldr	r3, [r7, #4]
 801c064:	691b      	ldr	r3, [r3, #16]
 801c066:	f023 0201 	bic.w	r2, r3, #1
 801c06a:	687b      	ldr	r3, [r7, #4]
 801c06c:	611a      	str	r2, [r3, #16]
  }
}
 801c06e:	bf00      	nop
 801c070:	3714      	adds	r7, #20
 801c072:	46bd      	mov	sp, r7
 801c074:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c078:	4770      	bx	lr
 801c07a:	bf00      	nop
 801c07c:	40012c00 	.word	0x40012c00
 801c080:	40014000 	.word	0x40014000
 801c084:	40014400 	.word	0x40014400

0801c088 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801c088:	b480      	push	{r7}
 801c08a:	b087      	sub	sp, #28
 801c08c:	af00      	add	r7, sp, #0
 801c08e:	6078      	str	r0, [r7, #4]
 801c090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801c092:	687b      	ldr	r3, [r7, #4]
 801c094:	6a1b      	ldr	r3, [r3, #32]
 801c096:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801c098:	687b      	ldr	r3, [r7, #4]
 801c09a:	6a1b      	ldr	r3, [r3, #32]
 801c09c:	f023 0201 	bic.w	r2, r3, #1
 801c0a0:	687b      	ldr	r3, [r7, #4]
 801c0a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801c0a4:	687b      	ldr	r3, [r7, #4]
 801c0a6:	685b      	ldr	r3, [r3, #4]
 801c0a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801c0aa:	687b      	ldr	r3, [r7, #4]
 801c0ac:	699b      	ldr	r3, [r3, #24]
 801c0ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 801c0b0:	68fb      	ldr	r3, [r7, #12]
 801c0b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801c0b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801c0ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801c0bc:	68fb      	ldr	r3, [r7, #12]
 801c0be:	f023 0303 	bic.w	r3, r3, #3
 801c0c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801c0c4:	683b      	ldr	r3, [r7, #0]
 801c0c6:	681b      	ldr	r3, [r3, #0]
 801c0c8:	68fa      	ldr	r2, [r7, #12]
 801c0ca:	4313      	orrs	r3, r2
 801c0cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801c0ce:	697b      	ldr	r3, [r7, #20]
 801c0d0:	f023 0302 	bic.w	r3, r3, #2
 801c0d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801c0d6:	683b      	ldr	r3, [r7, #0]
 801c0d8:	689b      	ldr	r3, [r3, #8]
 801c0da:	697a      	ldr	r2, [r7, #20]
 801c0dc:	4313      	orrs	r3, r2
 801c0de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 801c0e0:	687b      	ldr	r3, [r7, #4]
 801c0e2:	4a24      	ldr	r2, [pc, #144]	@ (801c174 <TIM_OC1_SetConfig+0xec>)
 801c0e4:	4293      	cmp	r3, r2
 801c0e6:	d007      	beq.n	801c0f8 <TIM_OC1_SetConfig+0x70>
 801c0e8:	687b      	ldr	r3, [r7, #4]
 801c0ea:	4a23      	ldr	r2, [pc, #140]	@ (801c178 <TIM_OC1_SetConfig+0xf0>)
 801c0ec:	4293      	cmp	r3, r2
 801c0ee:	d003      	beq.n	801c0f8 <TIM_OC1_SetConfig+0x70>
 801c0f0:	687b      	ldr	r3, [r7, #4]
 801c0f2:	4a22      	ldr	r2, [pc, #136]	@ (801c17c <TIM_OC1_SetConfig+0xf4>)
 801c0f4:	4293      	cmp	r3, r2
 801c0f6:	d10c      	bne.n	801c112 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801c0f8:	697b      	ldr	r3, [r7, #20]
 801c0fa:	f023 0308 	bic.w	r3, r3, #8
 801c0fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 801c100:	683b      	ldr	r3, [r7, #0]
 801c102:	68db      	ldr	r3, [r3, #12]
 801c104:	697a      	ldr	r2, [r7, #20]
 801c106:	4313      	orrs	r3, r2
 801c108:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801c10a:	697b      	ldr	r3, [r7, #20]
 801c10c:	f023 0304 	bic.w	r3, r3, #4
 801c110:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801c112:	687b      	ldr	r3, [r7, #4]
 801c114:	4a17      	ldr	r2, [pc, #92]	@ (801c174 <TIM_OC1_SetConfig+0xec>)
 801c116:	4293      	cmp	r3, r2
 801c118:	d007      	beq.n	801c12a <TIM_OC1_SetConfig+0xa2>
 801c11a:	687b      	ldr	r3, [r7, #4]
 801c11c:	4a16      	ldr	r2, [pc, #88]	@ (801c178 <TIM_OC1_SetConfig+0xf0>)
 801c11e:	4293      	cmp	r3, r2
 801c120:	d003      	beq.n	801c12a <TIM_OC1_SetConfig+0xa2>
 801c122:	687b      	ldr	r3, [r7, #4]
 801c124:	4a15      	ldr	r2, [pc, #84]	@ (801c17c <TIM_OC1_SetConfig+0xf4>)
 801c126:	4293      	cmp	r3, r2
 801c128:	d111      	bne.n	801c14e <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801c12a:	693b      	ldr	r3, [r7, #16]
 801c12c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801c130:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801c132:	693b      	ldr	r3, [r7, #16]
 801c134:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 801c138:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801c13a:	683b      	ldr	r3, [r7, #0]
 801c13c:	695b      	ldr	r3, [r3, #20]
 801c13e:	693a      	ldr	r2, [r7, #16]
 801c140:	4313      	orrs	r3, r2
 801c142:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 801c144:	683b      	ldr	r3, [r7, #0]
 801c146:	699b      	ldr	r3, [r3, #24]
 801c148:	693a      	ldr	r2, [r7, #16]
 801c14a:	4313      	orrs	r3, r2
 801c14c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801c14e:	687b      	ldr	r3, [r7, #4]
 801c150:	693a      	ldr	r2, [r7, #16]
 801c152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801c154:	687b      	ldr	r3, [r7, #4]
 801c156:	68fa      	ldr	r2, [r7, #12]
 801c158:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801c15a:	683b      	ldr	r3, [r7, #0]
 801c15c:	685a      	ldr	r2, [r3, #4]
 801c15e:	687b      	ldr	r3, [r7, #4]
 801c160:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801c162:	687b      	ldr	r3, [r7, #4]
 801c164:	697a      	ldr	r2, [r7, #20]
 801c166:	621a      	str	r2, [r3, #32]
}
 801c168:	bf00      	nop
 801c16a:	371c      	adds	r7, #28
 801c16c:	46bd      	mov	sp, r7
 801c16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c172:	4770      	bx	lr
 801c174:	40012c00 	.word	0x40012c00
 801c178:	40014000 	.word	0x40014000
 801c17c:	40014400 	.word	0x40014400

0801c180 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801c180:	b480      	push	{r7}
 801c182:	b087      	sub	sp, #28
 801c184:	af00      	add	r7, sp, #0
 801c186:	6078      	str	r0, [r7, #4]
 801c188:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801c18a:	687b      	ldr	r3, [r7, #4]
 801c18c:	6a1b      	ldr	r3, [r3, #32]
 801c18e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801c190:	687b      	ldr	r3, [r7, #4]
 801c192:	6a1b      	ldr	r3, [r3, #32]
 801c194:	f023 0210 	bic.w	r2, r3, #16
 801c198:	687b      	ldr	r3, [r7, #4]
 801c19a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801c19c:	687b      	ldr	r3, [r7, #4]
 801c19e:	685b      	ldr	r3, [r3, #4]
 801c1a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801c1a2:	687b      	ldr	r3, [r7, #4]
 801c1a4:	699b      	ldr	r3, [r3, #24]
 801c1a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 801c1a8:	68fb      	ldr	r3, [r7, #12]
 801c1aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801c1ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801c1b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801c1b4:	68fb      	ldr	r3, [r7, #12]
 801c1b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801c1ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801c1bc:	683b      	ldr	r3, [r7, #0]
 801c1be:	681b      	ldr	r3, [r3, #0]
 801c1c0:	021b      	lsls	r3, r3, #8
 801c1c2:	68fa      	ldr	r2, [r7, #12]
 801c1c4:	4313      	orrs	r3, r2
 801c1c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 801c1c8:	697b      	ldr	r3, [r7, #20]
 801c1ca:	f023 0320 	bic.w	r3, r3, #32
 801c1ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801c1d0:	683b      	ldr	r3, [r7, #0]
 801c1d2:	689b      	ldr	r3, [r3, #8]
 801c1d4:	011b      	lsls	r3, r3, #4
 801c1d6:	697a      	ldr	r2, [r7, #20]
 801c1d8:	4313      	orrs	r3, r2
 801c1da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 801c1dc:	687b      	ldr	r3, [r7, #4]
 801c1de:	4a22      	ldr	r2, [pc, #136]	@ (801c268 <TIM_OC2_SetConfig+0xe8>)
 801c1e0:	4293      	cmp	r3, r2
 801c1e2:	d10d      	bne.n	801c200 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 801c1e4:	697b      	ldr	r3, [r7, #20]
 801c1e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801c1ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 801c1ec:	683b      	ldr	r3, [r7, #0]
 801c1ee:	68db      	ldr	r3, [r3, #12]
 801c1f0:	011b      	lsls	r3, r3, #4
 801c1f2:	697a      	ldr	r2, [r7, #20]
 801c1f4:	4313      	orrs	r3, r2
 801c1f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 801c1f8:	697b      	ldr	r3, [r7, #20]
 801c1fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801c1fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801c200:	687b      	ldr	r3, [r7, #4]
 801c202:	4a19      	ldr	r2, [pc, #100]	@ (801c268 <TIM_OC2_SetConfig+0xe8>)
 801c204:	4293      	cmp	r3, r2
 801c206:	d007      	beq.n	801c218 <TIM_OC2_SetConfig+0x98>
 801c208:	687b      	ldr	r3, [r7, #4]
 801c20a:	4a18      	ldr	r2, [pc, #96]	@ (801c26c <TIM_OC2_SetConfig+0xec>)
 801c20c:	4293      	cmp	r3, r2
 801c20e:	d003      	beq.n	801c218 <TIM_OC2_SetConfig+0x98>
 801c210:	687b      	ldr	r3, [r7, #4]
 801c212:	4a17      	ldr	r2, [pc, #92]	@ (801c270 <TIM_OC2_SetConfig+0xf0>)
 801c214:	4293      	cmp	r3, r2
 801c216:	d113      	bne.n	801c240 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 801c218:	693b      	ldr	r3, [r7, #16]
 801c21a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801c21e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801c220:	693b      	ldr	r3, [r7, #16]
 801c222:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801c226:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 801c228:	683b      	ldr	r3, [r7, #0]
 801c22a:	695b      	ldr	r3, [r3, #20]
 801c22c:	009b      	lsls	r3, r3, #2
 801c22e:	693a      	ldr	r2, [r7, #16]
 801c230:	4313      	orrs	r3, r2
 801c232:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801c234:	683b      	ldr	r3, [r7, #0]
 801c236:	699b      	ldr	r3, [r3, #24]
 801c238:	009b      	lsls	r3, r3, #2
 801c23a:	693a      	ldr	r2, [r7, #16]
 801c23c:	4313      	orrs	r3, r2
 801c23e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801c240:	687b      	ldr	r3, [r7, #4]
 801c242:	693a      	ldr	r2, [r7, #16]
 801c244:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801c246:	687b      	ldr	r3, [r7, #4]
 801c248:	68fa      	ldr	r2, [r7, #12]
 801c24a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801c24c:	683b      	ldr	r3, [r7, #0]
 801c24e:	685a      	ldr	r2, [r3, #4]
 801c250:	687b      	ldr	r3, [r7, #4]
 801c252:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801c254:	687b      	ldr	r3, [r7, #4]
 801c256:	697a      	ldr	r2, [r7, #20]
 801c258:	621a      	str	r2, [r3, #32]
}
 801c25a:	bf00      	nop
 801c25c:	371c      	adds	r7, #28
 801c25e:	46bd      	mov	sp, r7
 801c260:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c264:	4770      	bx	lr
 801c266:	bf00      	nop
 801c268:	40012c00 	.word	0x40012c00
 801c26c:	40014000 	.word	0x40014000
 801c270:	40014400 	.word	0x40014400

0801c274 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801c274:	b480      	push	{r7}
 801c276:	b087      	sub	sp, #28
 801c278:	af00      	add	r7, sp, #0
 801c27a:	6078      	str	r0, [r7, #4]
 801c27c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801c27e:	687b      	ldr	r3, [r7, #4]
 801c280:	6a1b      	ldr	r3, [r3, #32]
 801c282:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801c284:	687b      	ldr	r3, [r7, #4]
 801c286:	6a1b      	ldr	r3, [r3, #32]
 801c288:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 801c28c:	687b      	ldr	r3, [r7, #4]
 801c28e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801c290:	687b      	ldr	r3, [r7, #4]
 801c292:	685b      	ldr	r3, [r3, #4]
 801c294:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801c296:	687b      	ldr	r3, [r7, #4]
 801c298:	69db      	ldr	r3, [r3, #28]
 801c29a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 801c29c:	68fb      	ldr	r3, [r7, #12]
 801c29e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801c2a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801c2a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 801c2a8:	68fb      	ldr	r3, [r7, #12]
 801c2aa:	f023 0303 	bic.w	r3, r3, #3
 801c2ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801c2b0:	683b      	ldr	r3, [r7, #0]
 801c2b2:	681b      	ldr	r3, [r3, #0]
 801c2b4:	68fa      	ldr	r2, [r7, #12]
 801c2b6:	4313      	orrs	r3, r2
 801c2b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801c2ba:	697b      	ldr	r3, [r7, #20]
 801c2bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 801c2c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801c2c2:	683b      	ldr	r3, [r7, #0]
 801c2c4:	689b      	ldr	r3, [r3, #8]
 801c2c6:	021b      	lsls	r3, r3, #8
 801c2c8:	697a      	ldr	r2, [r7, #20]
 801c2ca:	4313      	orrs	r3, r2
 801c2cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801c2ce:	687b      	ldr	r3, [r7, #4]
 801c2d0:	4a21      	ldr	r2, [pc, #132]	@ (801c358 <TIM_OC3_SetConfig+0xe4>)
 801c2d2:	4293      	cmp	r3, r2
 801c2d4:	d10d      	bne.n	801c2f2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 801c2d6:	697b      	ldr	r3, [r7, #20]
 801c2d8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801c2dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801c2de:	683b      	ldr	r3, [r7, #0]
 801c2e0:	68db      	ldr	r3, [r3, #12]
 801c2e2:	021b      	lsls	r3, r3, #8
 801c2e4:	697a      	ldr	r2, [r7, #20]
 801c2e6:	4313      	orrs	r3, r2
 801c2e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801c2ea:	697b      	ldr	r3, [r7, #20]
 801c2ec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801c2f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801c2f2:	687b      	ldr	r3, [r7, #4]
 801c2f4:	4a18      	ldr	r2, [pc, #96]	@ (801c358 <TIM_OC3_SetConfig+0xe4>)
 801c2f6:	4293      	cmp	r3, r2
 801c2f8:	d007      	beq.n	801c30a <TIM_OC3_SetConfig+0x96>
 801c2fa:	687b      	ldr	r3, [r7, #4]
 801c2fc:	4a17      	ldr	r2, [pc, #92]	@ (801c35c <TIM_OC3_SetConfig+0xe8>)
 801c2fe:	4293      	cmp	r3, r2
 801c300:	d003      	beq.n	801c30a <TIM_OC3_SetConfig+0x96>
 801c302:	687b      	ldr	r3, [r7, #4]
 801c304:	4a16      	ldr	r2, [pc, #88]	@ (801c360 <TIM_OC3_SetConfig+0xec>)
 801c306:	4293      	cmp	r3, r2
 801c308:	d113      	bne.n	801c332 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801c30a:	693b      	ldr	r3, [r7, #16]
 801c30c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801c310:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801c312:	693b      	ldr	r3, [r7, #16]
 801c314:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801c318:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801c31a:	683b      	ldr	r3, [r7, #0]
 801c31c:	695b      	ldr	r3, [r3, #20]
 801c31e:	011b      	lsls	r3, r3, #4
 801c320:	693a      	ldr	r2, [r7, #16]
 801c322:	4313      	orrs	r3, r2
 801c324:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801c326:	683b      	ldr	r3, [r7, #0]
 801c328:	699b      	ldr	r3, [r3, #24]
 801c32a:	011b      	lsls	r3, r3, #4
 801c32c:	693a      	ldr	r2, [r7, #16]
 801c32e:	4313      	orrs	r3, r2
 801c330:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801c332:	687b      	ldr	r3, [r7, #4]
 801c334:	693a      	ldr	r2, [r7, #16]
 801c336:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801c338:	687b      	ldr	r3, [r7, #4]
 801c33a:	68fa      	ldr	r2, [r7, #12]
 801c33c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801c33e:	683b      	ldr	r3, [r7, #0]
 801c340:	685a      	ldr	r2, [r3, #4]
 801c342:	687b      	ldr	r3, [r7, #4]
 801c344:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801c346:	687b      	ldr	r3, [r7, #4]
 801c348:	697a      	ldr	r2, [r7, #20]
 801c34a:	621a      	str	r2, [r3, #32]
}
 801c34c:	bf00      	nop
 801c34e:	371c      	adds	r7, #28
 801c350:	46bd      	mov	sp, r7
 801c352:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c356:	4770      	bx	lr
 801c358:	40012c00 	.word	0x40012c00
 801c35c:	40014000 	.word	0x40014000
 801c360:	40014400 	.word	0x40014400

0801c364 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801c364:	b480      	push	{r7}
 801c366:	b087      	sub	sp, #28
 801c368:	af00      	add	r7, sp, #0
 801c36a:	6078      	str	r0, [r7, #4]
 801c36c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801c36e:	687b      	ldr	r3, [r7, #4]
 801c370:	6a1b      	ldr	r3, [r3, #32]
 801c372:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801c374:	687b      	ldr	r3, [r7, #4]
 801c376:	6a1b      	ldr	r3, [r3, #32]
 801c378:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801c37c:	687b      	ldr	r3, [r7, #4]
 801c37e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801c380:	687b      	ldr	r3, [r7, #4]
 801c382:	685b      	ldr	r3, [r3, #4]
 801c384:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801c386:	687b      	ldr	r3, [r7, #4]
 801c388:	69db      	ldr	r3, [r3, #28]
 801c38a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 801c38c:	68fb      	ldr	r3, [r7, #12]
 801c38e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801c392:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801c396:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 801c398:	68fb      	ldr	r3, [r7, #12]
 801c39a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801c39e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801c3a0:	683b      	ldr	r3, [r7, #0]
 801c3a2:	681b      	ldr	r3, [r3, #0]
 801c3a4:	021b      	lsls	r3, r3, #8
 801c3a6:	68fa      	ldr	r2, [r7, #12]
 801c3a8:	4313      	orrs	r3, r2
 801c3aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 801c3ac:	693b      	ldr	r3, [r7, #16]
 801c3ae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801c3b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801c3b4:	683b      	ldr	r3, [r7, #0]
 801c3b6:	689b      	ldr	r3, [r3, #8]
 801c3b8:	031b      	lsls	r3, r3, #12
 801c3ba:	693a      	ldr	r2, [r7, #16]
 801c3bc:	4313      	orrs	r3, r2
 801c3be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801c3c0:	687b      	ldr	r3, [r7, #4]
 801c3c2:	4a14      	ldr	r2, [pc, #80]	@ (801c414 <TIM_OC4_SetConfig+0xb0>)
 801c3c4:	4293      	cmp	r3, r2
 801c3c6:	d007      	beq.n	801c3d8 <TIM_OC4_SetConfig+0x74>
 801c3c8:	687b      	ldr	r3, [r7, #4]
 801c3ca:	4a13      	ldr	r2, [pc, #76]	@ (801c418 <TIM_OC4_SetConfig+0xb4>)
 801c3cc:	4293      	cmp	r3, r2
 801c3ce:	d003      	beq.n	801c3d8 <TIM_OC4_SetConfig+0x74>
 801c3d0:	687b      	ldr	r3, [r7, #4]
 801c3d2:	4a12      	ldr	r2, [pc, #72]	@ (801c41c <TIM_OC4_SetConfig+0xb8>)
 801c3d4:	4293      	cmp	r3, r2
 801c3d6:	d109      	bne.n	801c3ec <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 801c3d8:	697b      	ldr	r3, [r7, #20]
 801c3da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801c3de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801c3e0:	683b      	ldr	r3, [r7, #0]
 801c3e2:	695b      	ldr	r3, [r3, #20]
 801c3e4:	019b      	lsls	r3, r3, #6
 801c3e6:	697a      	ldr	r2, [r7, #20]
 801c3e8:	4313      	orrs	r3, r2
 801c3ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801c3ec:	687b      	ldr	r3, [r7, #4]
 801c3ee:	697a      	ldr	r2, [r7, #20]
 801c3f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801c3f2:	687b      	ldr	r3, [r7, #4]
 801c3f4:	68fa      	ldr	r2, [r7, #12]
 801c3f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 801c3f8:	683b      	ldr	r3, [r7, #0]
 801c3fa:	685a      	ldr	r2, [r3, #4]
 801c3fc:	687b      	ldr	r3, [r7, #4]
 801c3fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801c400:	687b      	ldr	r3, [r7, #4]
 801c402:	693a      	ldr	r2, [r7, #16]
 801c404:	621a      	str	r2, [r3, #32]
}
 801c406:	bf00      	nop
 801c408:	371c      	adds	r7, #28
 801c40a:	46bd      	mov	sp, r7
 801c40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c410:	4770      	bx	lr
 801c412:	bf00      	nop
 801c414:	40012c00 	.word	0x40012c00
 801c418:	40014000 	.word	0x40014000
 801c41c:	40014400 	.word	0x40014400

0801c420 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801c420:	b480      	push	{r7}
 801c422:	b087      	sub	sp, #28
 801c424:	af00      	add	r7, sp, #0
 801c426:	6078      	str	r0, [r7, #4]
 801c428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801c42a:	687b      	ldr	r3, [r7, #4]
 801c42c:	6a1b      	ldr	r3, [r3, #32]
 801c42e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 801c430:	687b      	ldr	r3, [r7, #4]
 801c432:	6a1b      	ldr	r3, [r3, #32]
 801c434:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801c438:	687b      	ldr	r3, [r7, #4]
 801c43a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801c43c:	687b      	ldr	r3, [r7, #4]
 801c43e:	685b      	ldr	r3, [r3, #4]
 801c440:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801c442:	687b      	ldr	r3, [r7, #4]
 801c444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801c446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 801c448:	68fb      	ldr	r3, [r7, #12]
 801c44a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801c44e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801c452:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801c454:	683b      	ldr	r3, [r7, #0]
 801c456:	681b      	ldr	r3, [r3, #0]
 801c458:	68fa      	ldr	r2, [r7, #12]
 801c45a:	4313      	orrs	r3, r2
 801c45c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801c45e:	693b      	ldr	r3, [r7, #16]
 801c460:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 801c464:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801c466:	683b      	ldr	r3, [r7, #0]
 801c468:	689b      	ldr	r3, [r3, #8]
 801c46a:	041b      	lsls	r3, r3, #16
 801c46c:	693a      	ldr	r2, [r7, #16]
 801c46e:	4313      	orrs	r3, r2
 801c470:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801c472:	687b      	ldr	r3, [r7, #4]
 801c474:	4a13      	ldr	r2, [pc, #76]	@ (801c4c4 <TIM_OC5_SetConfig+0xa4>)
 801c476:	4293      	cmp	r3, r2
 801c478:	d007      	beq.n	801c48a <TIM_OC5_SetConfig+0x6a>
 801c47a:	687b      	ldr	r3, [r7, #4]
 801c47c:	4a12      	ldr	r2, [pc, #72]	@ (801c4c8 <TIM_OC5_SetConfig+0xa8>)
 801c47e:	4293      	cmp	r3, r2
 801c480:	d003      	beq.n	801c48a <TIM_OC5_SetConfig+0x6a>
 801c482:	687b      	ldr	r3, [r7, #4]
 801c484:	4a11      	ldr	r2, [pc, #68]	@ (801c4cc <TIM_OC5_SetConfig+0xac>)
 801c486:	4293      	cmp	r3, r2
 801c488:	d109      	bne.n	801c49e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 801c48a:	697b      	ldr	r3, [r7, #20]
 801c48c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801c490:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801c492:	683b      	ldr	r3, [r7, #0]
 801c494:	695b      	ldr	r3, [r3, #20]
 801c496:	021b      	lsls	r3, r3, #8
 801c498:	697a      	ldr	r2, [r7, #20]
 801c49a:	4313      	orrs	r3, r2
 801c49c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801c49e:	687b      	ldr	r3, [r7, #4]
 801c4a0:	697a      	ldr	r2, [r7, #20]
 801c4a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801c4a4:	687b      	ldr	r3, [r7, #4]
 801c4a6:	68fa      	ldr	r2, [r7, #12]
 801c4a8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801c4aa:	683b      	ldr	r3, [r7, #0]
 801c4ac:	685a      	ldr	r2, [r3, #4]
 801c4ae:	687b      	ldr	r3, [r7, #4]
 801c4b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801c4b2:	687b      	ldr	r3, [r7, #4]
 801c4b4:	693a      	ldr	r2, [r7, #16]
 801c4b6:	621a      	str	r2, [r3, #32]
}
 801c4b8:	bf00      	nop
 801c4ba:	371c      	adds	r7, #28
 801c4bc:	46bd      	mov	sp, r7
 801c4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c4c2:	4770      	bx	lr
 801c4c4:	40012c00 	.word	0x40012c00
 801c4c8:	40014000 	.word	0x40014000
 801c4cc:	40014400 	.word	0x40014400

0801c4d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801c4d0:	b480      	push	{r7}
 801c4d2:	b087      	sub	sp, #28
 801c4d4:	af00      	add	r7, sp, #0
 801c4d6:	6078      	str	r0, [r7, #4]
 801c4d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801c4da:	687b      	ldr	r3, [r7, #4]
 801c4dc:	6a1b      	ldr	r3, [r3, #32]
 801c4de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801c4e0:	687b      	ldr	r3, [r7, #4]
 801c4e2:	6a1b      	ldr	r3, [r3, #32]
 801c4e4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 801c4e8:	687b      	ldr	r3, [r7, #4]
 801c4ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801c4ec:	687b      	ldr	r3, [r7, #4]
 801c4ee:	685b      	ldr	r3, [r3, #4]
 801c4f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801c4f2:	687b      	ldr	r3, [r7, #4]
 801c4f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801c4f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 801c4f8:	68fb      	ldr	r3, [r7, #12]
 801c4fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801c4fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801c502:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801c504:	683b      	ldr	r3, [r7, #0]
 801c506:	681b      	ldr	r3, [r3, #0]
 801c508:	021b      	lsls	r3, r3, #8
 801c50a:	68fa      	ldr	r2, [r7, #12]
 801c50c:	4313      	orrs	r3, r2
 801c50e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 801c510:	693b      	ldr	r3, [r7, #16]
 801c512:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801c516:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801c518:	683b      	ldr	r3, [r7, #0]
 801c51a:	689b      	ldr	r3, [r3, #8]
 801c51c:	051b      	lsls	r3, r3, #20
 801c51e:	693a      	ldr	r2, [r7, #16]
 801c520:	4313      	orrs	r3, r2
 801c522:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801c524:	687b      	ldr	r3, [r7, #4]
 801c526:	4a14      	ldr	r2, [pc, #80]	@ (801c578 <TIM_OC6_SetConfig+0xa8>)
 801c528:	4293      	cmp	r3, r2
 801c52a:	d007      	beq.n	801c53c <TIM_OC6_SetConfig+0x6c>
 801c52c:	687b      	ldr	r3, [r7, #4]
 801c52e:	4a13      	ldr	r2, [pc, #76]	@ (801c57c <TIM_OC6_SetConfig+0xac>)
 801c530:	4293      	cmp	r3, r2
 801c532:	d003      	beq.n	801c53c <TIM_OC6_SetConfig+0x6c>
 801c534:	687b      	ldr	r3, [r7, #4]
 801c536:	4a12      	ldr	r2, [pc, #72]	@ (801c580 <TIM_OC6_SetConfig+0xb0>)
 801c538:	4293      	cmp	r3, r2
 801c53a:	d109      	bne.n	801c550 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 801c53c:	697b      	ldr	r3, [r7, #20]
 801c53e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801c542:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 801c544:	683b      	ldr	r3, [r7, #0]
 801c546:	695b      	ldr	r3, [r3, #20]
 801c548:	029b      	lsls	r3, r3, #10
 801c54a:	697a      	ldr	r2, [r7, #20]
 801c54c:	4313      	orrs	r3, r2
 801c54e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801c550:	687b      	ldr	r3, [r7, #4]
 801c552:	697a      	ldr	r2, [r7, #20]
 801c554:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801c556:	687b      	ldr	r3, [r7, #4]
 801c558:	68fa      	ldr	r2, [r7, #12]
 801c55a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 801c55c:	683b      	ldr	r3, [r7, #0]
 801c55e:	685a      	ldr	r2, [r3, #4]
 801c560:	687b      	ldr	r3, [r7, #4]
 801c562:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801c564:	687b      	ldr	r3, [r7, #4]
 801c566:	693a      	ldr	r2, [r7, #16]
 801c568:	621a      	str	r2, [r3, #32]
}
 801c56a:	bf00      	nop
 801c56c:	371c      	adds	r7, #28
 801c56e:	46bd      	mov	sp, r7
 801c570:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c574:	4770      	bx	lr
 801c576:	bf00      	nop
 801c578:	40012c00 	.word	0x40012c00
 801c57c:	40014000 	.word	0x40014000
 801c580:	40014400 	.word	0x40014400

0801c584 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801c584:	b480      	push	{r7}
 801c586:	b087      	sub	sp, #28
 801c588:	af00      	add	r7, sp, #0
 801c58a:	60f8      	str	r0, [r7, #12]
 801c58c:	60b9      	str	r1, [r7, #8]
 801c58e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 801c590:	68fb      	ldr	r3, [r7, #12]
 801c592:	6a1b      	ldr	r3, [r3, #32]
 801c594:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801c596:	68fb      	ldr	r3, [r7, #12]
 801c598:	6a1b      	ldr	r3, [r3, #32]
 801c59a:	f023 0201 	bic.w	r2, r3, #1
 801c59e:	68fb      	ldr	r3, [r7, #12]
 801c5a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801c5a2:	68fb      	ldr	r3, [r7, #12]
 801c5a4:	699b      	ldr	r3, [r3, #24]
 801c5a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801c5a8:	693b      	ldr	r3, [r7, #16]
 801c5aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801c5ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 801c5b0:	687b      	ldr	r3, [r7, #4]
 801c5b2:	011b      	lsls	r3, r3, #4
 801c5b4:	693a      	ldr	r2, [r7, #16]
 801c5b6:	4313      	orrs	r3, r2
 801c5b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801c5ba:	697b      	ldr	r3, [r7, #20]
 801c5bc:	f023 030a 	bic.w	r3, r3, #10
 801c5c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801c5c2:	697a      	ldr	r2, [r7, #20]
 801c5c4:	68bb      	ldr	r3, [r7, #8]
 801c5c6:	4313      	orrs	r3, r2
 801c5c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801c5ca:	68fb      	ldr	r3, [r7, #12]
 801c5cc:	693a      	ldr	r2, [r7, #16]
 801c5ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801c5d0:	68fb      	ldr	r3, [r7, #12]
 801c5d2:	697a      	ldr	r2, [r7, #20]
 801c5d4:	621a      	str	r2, [r3, #32]
}
 801c5d6:	bf00      	nop
 801c5d8:	371c      	adds	r7, #28
 801c5da:	46bd      	mov	sp, r7
 801c5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c5e0:	4770      	bx	lr

0801c5e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801c5e2:	b480      	push	{r7}
 801c5e4:	b087      	sub	sp, #28
 801c5e6:	af00      	add	r7, sp, #0
 801c5e8:	60f8      	str	r0, [r7, #12]
 801c5ea:	60b9      	str	r1, [r7, #8]
 801c5ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801c5ee:	68fb      	ldr	r3, [r7, #12]
 801c5f0:	6a1b      	ldr	r3, [r3, #32]
 801c5f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801c5f4:	68fb      	ldr	r3, [r7, #12]
 801c5f6:	6a1b      	ldr	r3, [r3, #32]
 801c5f8:	f023 0210 	bic.w	r2, r3, #16
 801c5fc:	68fb      	ldr	r3, [r7, #12]
 801c5fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801c600:	68fb      	ldr	r3, [r7, #12]
 801c602:	699b      	ldr	r3, [r3, #24]
 801c604:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801c606:	693b      	ldr	r3, [r7, #16]
 801c608:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801c60c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801c60e:	687b      	ldr	r3, [r7, #4]
 801c610:	031b      	lsls	r3, r3, #12
 801c612:	693a      	ldr	r2, [r7, #16]
 801c614:	4313      	orrs	r3, r2
 801c616:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801c618:	697b      	ldr	r3, [r7, #20]
 801c61a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801c61e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 801c620:	68bb      	ldr	r3, [r7, #8]
 801c622:	011b      	lsls	r3, r3, #4
 801c624:	697a      	ldr	r2, [r7, #20]
 801c626:	4313      	orrs	r3, r2
 801c628:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801c62a:	68fb      	ldr	r3, [r7, #12]
 801c62c:	693a      	ldr	r2, [r7, #16]
 801c62e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801c630:	68fb      	ldr	r3, [r7, #12]
 801c632:	697a      	ldr	r2, [r7, #20]
 801c634:	621a      	str	r2, [r3, #32]
}
 801c636:	bf00      	nop
 801c638:	371c      	adds	r7, #28
 801c63a:	46bd      	mov	sp, r7
 801c63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c640:	4770      	bx	lr

0801c642 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801c642:	b480      	push	{r7}
 801c644:	b085      	sub	sp, #20
 801c646:	af00      	add	r7, sp, #0
 801c648:	6078      	str	r0, [r7, #4]
 801c64a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801c64c:	687b      	ldr	r3, [r7, #4]
 801c64e:	689b      	ldr	r3, [r3, #8]
 801c650:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801c652:	68fb      	ldr	r3, [r7, #12]
 801c654:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801c658:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801c65a:	683a      	ldr	r2, [r7, #0]
 801c65c:	68fb      	ldr	r3, [r7, #12]
 801c65e:	4313      	orrs	r3, r2
 801c660:	f043 0307 	orr.w	r3, r3, #7
 801c664:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801c666:	687b      	ldr	r3, [r7, #4]
 801c668:	68fa      	ldr	r2, [r7, #12]
 801c66a:	609a      	str	r2, [r3, #8]
}
 801c66c:	bf00      	nop
 801c66e:	3714      	adds	r7, #20
 801c670:	46bd      	mov	sp, r7
 801c672:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c676:	4770      	bx	lr

0801c678 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801c678:	b480      	push	{r7}
 801c67a:	b087      	sub	sp, #28
 801c67c:	af00      	add	r7, sp, #0
 801c67e:	60f8      	str	r0, [r7, #12]
 801c680:	60b9      	str	r1, [r7, #8]
 801c682:	607a      	str	r2, [r7, #4]
 801c684:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801c686:	68fb      	ldr	r3, [r7, #12]
 801c688:	689b      	ldr	r3, [r3, #8]
 801c68a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801c68c:	697b      	ldr	r3, [r7, #20]
 801c68e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801c692:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801c694:	683b      	ldr	r3, [r7, #0]
 801c696:	021a      	lsls	r2, r3, #8
 801c698:	687b      	ldr	r3, [r7, #4]
 801c69a:	431a      	orrs	r2, r3
 801c69c:	68bb      	ldr	r3, [r7, #8]
 801c69e:	4313      	orrs	r3, r2
 801c6a0:	697a      	ldr	r2, [r7, #20]
 801c6a2:	4313      	orrs	r3, r2
 801c6a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801c6a6:	68fb      	ldr	r3, [r7, #12]
 801c6a8:	697a      	ldr	r2, [r7, #20]
 801c6aa:	609a      	str	r2, [r3, #8]
}
 801c6ac:	bf00      	nop
 801c6ae:	371c      	adds	r7, #28
 801c6b0:	46bd      	mov	sp, r7
 801c6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c6b6:	4770      	bx	lr

0801c6b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 801c6b8:	b480      	push	{r7}
 801c6ba:	b087      	sub	sp, #28
 801c6bc:	af00      	add	r7, sp, #0
 801c6be:	60f8      	str	r0, [r7, #12]
 801c6c0:	60b9      	str	r1, [r7, #8]
 801c6c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801c6c4:	68bb      	ldr	r3, [r7, #8]
 801c6c6:	f003 031f 	and.w	r3, r3, #31
 801c6ca:	2201      	movs	r2, #1
 801c6cc:	fa02 f303 	lsl.w	r3, r2, r3
 801c6d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801c6d2:	68fb      	ldr	r3, [r7, #12]
 801c6d4:	6a1a      	ldr	r2, [r3, #32]
 801c6d6:	697b      	ldr	r3, [r7, #20]
 801c6d8:	43db      	mvns	r3, r3
 801c6da:	401a      	ands	r2, r3
 801c6dc:	68fb      	ldr	r3, [r7, #12]
 801c6de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801c6e0:	68fb      	ldr	r3, [r7, #12]
 801c6e2:	6a1a      	ldr	r2, [r3, #32]
 801c6e4:	68bb      	ldr	r3, [r7, #8]
 801c6e6:	f003 031f 	and.w	r3, r3, #31
 801c6ea:	6879      	ldr	r1, [r7, #4]
 801c6ec:	fa01 f303 	lsl.w	r3, r1, r3
 801c6f0:	431a      	orrs	r2, r3
 801c6f2:	68fb      	ldr	r3, [r7, #12]
 801c6f4:	621a      	str	r2, [r3, #32]
}
 801c6f6:	bf00      	nop
 801c6f8:	371c      	adds	r7, #28
 801c6fa:	46bd      	mov	sp, r7
 801c6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c700:	4770      	bx	lr
	...

0801c704 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801c704:	b480      	push	{r7}
 801c706:	b085      	sub	sp, #20
 801c708:	af00      	add	r7, sp, #0
 801c70a:	6078      	str	r0, [r7, #4]
 801c70c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801c70e:	687b      	ldr	r3, [r7, #4]
 801c710:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801c714:	2b01      	cmp	r3, #1
 801c716:	d101      	bne.n	801c71c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801c718:	2302      	movs	r3, #2
 801c71a:	e04f      	b.n	801c7bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 801c71c:	687b      	ldr	r3, [r7, #4]
 801c71e:	2201      	movs	r2, #1
 801c720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801c724:	687b      	ldr	r3, [r7, #4]
 801c726:	2202      	movs	r2, #2
 801c728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801c72c:	687b      	ldr	r3, [r7, #4]
 801c72e:	681b      	ldr	r3, [r3, #0]
 801c730:	685b      	ldr	r3, [r3, #4]
 801c732:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801c734:	687b      	ldr	r3, [r7, #4]
 801c736:	681b      	ldr	r3, [r3, #0]
 801c738:	689b      	ldr	r3, [r3, #8]
 801c73a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801c73c:	687b      	ldr	r3, [r7, #4]
 801c73e:	681b      	ldr	r3, [r3, #0]
 801c740:	4a21      	ldr	r2, [pc, #132]	@ (801c7c8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 801c742:	4293      	cmp	r3, r2
 801c744:	d108      	bne.n	801c758 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801c746:	68fb      	ldr	r3, [r7, #12]
 801c748:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801c74c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801c74e:	683b      	ldr	r3, [r7, #0]
 801c750:	685b      	ldr	r3, [r3, #4]
 801c752:	68fa      	ldr	r2, [r7, #12]
 801c754:	4313      	orrs	r3, r2
 801c756:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801c758:	68fb      	ldr	r3, [r7, #12]
 801c75a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801c75e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801c760:	683b      	ldr	r3, [r7, #0]
 801c762:	681b      	ldr	r3, [r3, #0]
 801c764:	68fa      	ldr	r2, [r7, #12]
 801c766:	4313      	orrs	r3, r2
 801c768:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801c76a:	687b      	ldr	r3, [r7, #4]
 801c76c:	681b      	ldr	r3, [r3, #0]
 801c76e:	68fa      	ldr	r2, [r7, #12]
 801c770:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801c772:	687b      	ldr	r3, [r7, #4]
 801c774:	681b      	ldr	r3, [r3, #0]
 801c776:	4a14      	ldr	r2, [pc, #80]	@ (801c7c8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 801c778:	4293      	cmp	r3, r2
 801c77a:	d009      	beq.n	801c790 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 801c77c:	687b      	ldr	r3, [r7, #4]
 801c77e:	681b      	ldr	r3, [r3, #0]
 801c780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801c784:	d004      	beq.n	801c790 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 801c786:	687b      	ldr	r3, [r7, #4]
 801c788:	681b      	ldr	r3, [r3, #0]
 801c78a:	4a10      	ldr	r2, [pc, #64]	@ (801c7cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 801c78c:	4293      	cmp	r3, r2
 801c78e:	d10c      	bne.n	801c7aa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801c790:	68bb      	ldr	r3, [r7, #8]
 801c792:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801c796:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801c798:	683b      	ldr	r3, [r7, #0]
 801c79a:	689b      	ldr	r3, [r3, #8]
 801c79c:	68ba      	ldr	r2, [r7, #8]
 801c79e:	4313      	orrs	r3, r2
 801c7a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801c7a2:	687b      	ldr	r3, [r7, #4]
 801c7a4:	681b      	ldr	r3, [r3, #0]
 801c7a6:	68ba      	ldr	r2, [r7, #8]
 801c7a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801c7aa:	687b      	ldr	r3, [r7, #4]
 801c7ac:	2201      	movs	r2, #1
 801c7ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801c7b2:	687b      	ldr	r3, [r7, #4]
 801c7b4:	2200      	movs	r2, #0
 801c7b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801c7ba:	2300      	movs	r3, #0
}
 801c7bc:	4618      	mov	r0, r3
 801c7be:	3714      	adds	r7, #20
 801c7c0:	46bd      	mov	sp, r7
 801c7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c7c6:	4770      	bx	lr
 801c7c8:	40012c00 	.word	0x40012c00
 801c7cc:	40014000 	.word	0x40014000

0801c7d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 801c7d0:	b480      	push	{r7}
 801c7d2:	b085      	sub	sp, #20
 801c7d4:	af00      	add	r7, sp, #0
 801c7d6:	6078      	str	r0, [r7, #4]
 801c7d8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801c7da:	2300      	movs	r3, #0
 801c7dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 801c7de:	687b      	ldr	r3, [r7, #4]
 801c7e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801c7e4:	2b01      	cmp	r3, #1
 801c7e6:	d101      	bne.n	801c7ec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 801c7e8:	2302      	movs	r3, #2
 801c7ea:	e060      	b.n	801c8ae <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 801c7ec:	687b      	ldr	r3, [r7, #4]
 801c7ee:	2201      	movs	r2, #1
 801c7f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 801c7f4:	68fb      	ldr	r3, [r7, #12]
 801c7f6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801c7fa:	683b      	ldr	r3, [r7, #0]
 801c7fc:	68db      	ldr	r3, [r3, #12]
 801c7fe:	4313      	orrs	r3, r2
 801c800:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801c802:	68fb      	ldr	r3, [r7, #12]
 801c804:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801c808:	683b      	ldr	r3, [r7, #0]
 801c80a:	689b      	ldr	r3, [r3, #8]
 801c80c:	4313      	orrs	r3, r2
 801c80e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801c810:	68fb      	ldr	r3, [r7, #12]
 801c812:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 801c816:	683b      	ldr	r3, [r7, #0]
 801c818:	685b      	ldr	r3, [r3, #4]
 801c81a:	4313      	orrs	r3, r2
 801c81c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801c81e:	68fb      	ldr	r3, [r7, #12]
 801c820:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801c824:	683b      	ldr	r3, [r7, #0]
 801c826:	681b      	ldr	r3, [r3, #0]
 801c828:	4313      	orrs	r3, r2
 801c82a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 801c82c:	68fb      	ldr	r3, [r7, #12]
 801c82e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801c832:	683b      	ldr	r3, [r7, #0]
 801c834:	691b      	ldr	r3, [r3, #16]
 801c836:	4313      	orrs	r3, r2
 801c838:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801c83a:	68fb      	ldr	r3, [r7, #12]
 801c83c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 801c840:	683b      	ldr	r3, [r7, #0]
 801c842:	695b      	ldr	r3, [r3, #20]
 801c844:	4313      	orrs	r3, r2
 801c846:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801c848:	68fb      	ldr	r3, [r7, #12]
 801c84a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801c84e:	683b      	ldr	r3, [r7, #0]
 801c850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c852:	4313      	orrs	r3, r2
 801c854:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801c856:	68fb      	ldr	r3, [r7, #12]
 801c858:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 801c85c:	683b      	ldr	r3, [r7, #0]
 801c85e:	699b      	ldr	r3, [r3, #24]
 801c860:	041b      	lsls	r3, r3, #16
 801c862:	4313      	orrs	r3, r2
 801c864:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 801c866:	687b      	ldr	r3, [r7, #4]
 801c868:	681b      	ldr	r3, [r3, #0]
 801c86a:	4a14      	ldr	r2, [pc, #80]	@ (801c8bc <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 801c86c:	4293      	cmp	r3, r2
 801c86e:	d115      	bne.n	801c89c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 801c870:	68fb      	ldr	r3, [r7, #12]
 801c872:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 801c876:	683b      	ldr	r3, [r7, #0]
 801c878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c87a:	051b      	lsls	r3, r3, #20
 801c87c:	4313      	orrs	r3, r2
 801c87e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 801c880:	68fb      	ldr	r3, [r7, #12]
 801c882:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 801c886:	683b      	ldr	r3, [r7, #0]
 801c888:	69db      	ldr	r3, [r3, #28]
 801c88a:	4313      	orrs	r3, r2
 801c88c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 801c88e:	68fb      	ldr	r3, [r7, #12]
 801c890:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 801c894:	683b      	ldr	r3, [r7, #0]
 801c896:	6a1b      	ldr	r3, [r3, #32]
 801c898:	4313      	orrs	r3, r2
 801c89a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 801c89c:	687b      	ldr	r3, [r7, #4]
 801c89e:	681b      	ldr	r3, [r3, #0]
 801c8a0:	68fa      	ldr	r2, [r7, #12]
 801c8a2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 801c8a4:	687b      	ldr	r3, [r7, #4]
 801c8a6:	2200      	movs	r2, #0
 801c8a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801c8ac:	2300      	movs	r3, #0
}
 801c8ae:	4618      	mov	r0, r3
 801c8b0:	3714      	adds	r7, #20
 801c8b2:	46bd      	mov	sp, r7
 801c8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c8b8:	4770      	bx	lr
 801c8ba:	bf00      	nop
 801c8bc:	40012c00 	.word	0x40012c00

0801c8c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801c8c0:	b480      	push	{r7}
 801c8c2:	b083      	sub	sp, #12
 801c8c4:	af00      	add	r7, sp, #0
 801c8c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801c8c8:	bf00      	nop
 801c8ca:	370c      	adds	r7, #12
 801c8cc:	46bd      	mov	sp, r7
 801c8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c8d2:	4770      	bx	lr

0801c8d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801c8d4:	b480      	push	{r7}
 801c8d6:	b083      	sub	sp, #12
 801c8d8:	af00      	add	r7, sp, #0
 801c8da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801c8dc:	bf00      	nop
 801c8de:	370c      	adds	r7, #12
 801c8e0:	46bd      	mov	sp, r7
 801c8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c8e6:	4770      	bx	lr

0801c8e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801c8e8:	b480      	push	{r7}
 801c8ea:	b083      	sub	sp, #12
 801c8ec:	af00      	add	r7, sp, #0
 801c8ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 801c8f0:	bf00      	nop
 801c8f2:	370c      	adds	r7, #12
 801c8f4:	46bd      	mov	sp, r7
 801c8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c8fa:	4770      	bx	lr

0801c8fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801c8fc:	b580      	push	{r7, lr}
 801c8fe:	b082      	sub	sp, #8
 801c900:	af00      	add	r7, sp, #0
 801c902:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801c904:	687b      	ldr	r3, [r7, #4]
 801c906:	2b00      	cmp	r3, #0
 801c908:	d101      	bne.n	801c90e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801c90a:	2301      	movs	r3, #1
 801c90c:	e040      	b.n	801c990 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801c90e:	687b      	ldr	r3, [r7, #4]
 801c910:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801c912:	2b00      	cmp	r3, #0
 801c914:	d106      	bne.n	801c924 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801c916:	687b      	ldr	r3, [r7, #4]
 801c918:	2200      	movs	r2, #0
 801c91a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801c91e:	6878      	ldr	r0, [r7, #4]
 801c920:	f7e5 f818 	bl	8001954 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801c924:	687b      	ldr	r3, [r7, #4]
 801c926:	2224      	movs	r2, #36	@ 0x24
 801c928:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 801c92a:	687b      	ldr	r3, [r7, #4]
 801c92c:	681b      	ldr	r3, [r3, #0]
 801c92e:	681a      	ldr	r2, [r3, #0]
 801c930:	687b      	ldr	r3, [r7, #4]
 801c932:	681b      	ldr	r3, [r3, #0]
 801c934:	f022 0201 	bic.w	r2, r2, #1
 801c938:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801c93a:	687b      	ldr	r3, [r7, #4]
 801c93c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c93e:	2b00      	cmp	r3, #0
 801c940:	d002      	beq.n	801c948 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 801c942:	6878      	ldr	r0, [r7, #4]
 801c944:	f000 fe7e 	bl	801d644 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801c948:	6878      	ldr	r0, [r7, #4]
 801c94a:	f000 fc21 	bl	801d190 <UART_SetConfig>
 801c94e:	4603      	mov	r3, r0
 801c950:	2b01      	cmp	r3, #1
 801c952:	d101      	bne.n	801c958 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 801c954:	2301      	movs	r3, #1
 801c956:	e01b      	b.n	801c990 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801c958:	687b      	ldr	r3, [r7, #4]
 801c95a:	681b      	ldr	r3, [r3, #0]
 801c95c:	685a      	ldr	r2, [r3, #4]
 801c95e:	687b      	ldr	r3, [r7, #4]
 801c960:	681b      	ldr	r3, [r3, #0]
 801c962:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801c966:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801c968:	687b      	ldr	r3, [r7, #4]
 801c96a:	681b      	ldr	r3, [r3, #0]
 801c96c:	689a      	ldr	r2, [r3, #8]
 801c96e:	687b      	ldr	r3, [r7, #4]
 801c970:	681b      	ldr	r3, [r3, #0]
 801c972:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801c976:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801c978:	687b      	ldr	r3, [r7, #4]
 801c97a:	681b      	ldr	r3, [r3, #0]
 801c97c:	681a      	ldr	r2, [r3, #0]
 801c97e:	687b      	ldr	r3, [r7, #4]
 801c980:	681b      	ldr	r3, [r3, #0]
 801c982:	f042 0201 	orr.w	r2, r2, #1
 801c986:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801c988:	6878      	ldr	r0, [r7, #4]
 801c98a:	f000 fefd 	bl	801d788 <UART_CheckIdleState>
 801c98e:	4603      	mov	r3, r0
}
 801c990:	4618      	mov	r0, r3
 801c992:	3708      	adds	r7, #8
 801c994:	46bd      	mov	sp, r7
 801c996:	bd80      	pop	{r7, pc}

0801c998 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801c998:	b580      	push	{r7, lr}
 801c99a:	b08a      	sub	sp, #40	@ 0x28
 801c99c:	af02      	add	r7, sp, #8
 801c99e:	60f8      	str	r0, [r7, #12]
 801c9a0:	60b9      	str	r1, [r7, #8]
 801c9a2:	603b      	str	r3, [r7, #0]
 801c9a4:	4613      	mov	r3, r2
 801c9a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801c9a8:	68fb      	ldr	r3, [r7, #12]
 801c9aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801c9ac:	2b20      	cmp	r3, #32
 801c9ae:	d177      	bne.n	801caa0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 801c9b0:	68bb      	ldr	r3, [r7, #8]
 801c9b2:	2b00      	cmp	r3, #0
 801c9b4:	d002      	beq.n	801c9bc <HAL_UART_Transmit+0x24>
 801c9b6:	88fb      	ldrh	r3, [r7, #6]
 801c9b8:	2b00      	cmp	r3, #0
 801c9ba:	d101      	bne.n	801c9c0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 801c9bc:	2301      	movs	r3, #1
 801c9be:	e070      	b.n	801caa2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801c9c0:	68fb      	ldr	r3, [r7, #12]
 801c9c2:	2200      	movs	r2, #0
 801c9c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801c9c8:	68fb      	ldr	r3, [r7, #12]
 801c9ca:	2221      	movs	r2, #33	@ 0x21
 801c9cc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801c9ce:	f7fc fbbf 	bl	8019150 <HAL_GetTick>
 801c9d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 801c9d4:	68fb      	ldr	r3, [r7, #12]
 801c9d6:	88fa      	ldrh	r2, [r7, #6]
 801c9d8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 801c9dc:	68fb      	ldr	r3, [r7, #12]
 801c9de:	88fa      	ldrh	r2, [r7, #6]
 801c9e0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801c9e4:	68fb      	ldr	r3, [r7, #12]
 801c9e6:	689b      	ldr	r3, [r3, #8]
 801c9e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801c9ec:	d108      	bne.n	801ca00 <HAL_UART_Transmit+0x68>
 801c9ee:	68fb      	ldr	r3, [r7, #12]
 801c9f0:	691b      	ldr	r3, [r3, #16]
 801c9f2:	2b00      	cmp	r3, #0
 801c9f4:	d104      	bne.n	801ca00 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 801c9f6:	2300      	movs	r3, #0
 801c9f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801c9fa:	68bb      	ldr	r3, [r7, #8]
 801c9fc:	61bb      	str	r3, [r7, #24]
 801c9fe:	e003      	b.n	801ca08 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 801ca00:	68bb      	ldr	r3, [r7, #8]
 801ca02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801ca04:	2300      	movs	r3, #0
 801ca06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 801ca08:	e02f      	b.n	801ca6a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801ca0a:	683b      	ldr	r3, [r7, #0]
 801ca0c:	9300      	str	r3, [sp, #0]
 801ca0e:	697b      	ldr	r3, [r7, #20]
 801ca10:	2200      	movs	r2, #0
 801ca12:	2180      	movs	r1, #128	@ 0x80
 801ca14:	68f8      	ldr	r0, [r7, #12]
 801ca16:	f000 ff5f 	bl	801d8d8 <UART_WaitOnFlagUntilTimeout>
 801ca1a:	4603      	mov	r3, r0
 801ca1c:	2b00      	cmp	r3, #0
 801ca1e:	d004      	beq.n	801ca2a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 801ca20:	68fb      	ldr	r3, [r7, #12]
 801ca22:	2220      	movs	r2, #32
 801ca24:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 801ca26:	2303      	movs	r3, #3
 801ca28:	e03b      	b.n	801caa2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 801ca2a:	69fb      	ldr	r3, [r7, #28]
 801ca2c:	2b00      	cmp	r3, #0
 801ca2e:	d10b      	bne.n	801ca48 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801ca30:	69bb      	ldr	r3, [r7, #24]
 801ca32:	881a      	ldrh	r2, [r3, #0]
 801ca34:	68fb      	ldr	r3, [r7, #12]
 801ca36:	681b      	ldr	r3, [r3, #0]
 801ca38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801ca3c:	b292      	uxth	r2, r2
 801ca3e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 801ca40:	69bb      	ldr	r3, [r7, #24]
 801ca42:	3302      	adds	r3, #2
 801ca44:	61bb      	str	r3, [r7, #24]
 801ca46:	e007      	b.n	801ca58 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 801ca48:	69fb      	ldr	r3, [r7, #28]
 801ca4a:	781a      	ldrb	r2, [r3, #0]
 801ca4c:	68fb      	ldr	r3, [r7, #12]
 801ca4e:	681b      	ldr	r3, [r3, #0]
 801ca50:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 801ca52:	69fb      	ldr	r3, [r7, #28]
 801ca54:	3301      	adds	r3, #1
 801ca56:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801ca58:	68fb      	ldr	r3, [r7, #12]
 801ca5a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 801ca5e:	b29b      	uxth	r3, r3
 801ca60:	3b01      	subs	r3, #1
 801ca62:	b29a      	uxth	r2, r3
 801ca64:	68fb      	ldr	r3, [r7, #12]
 801ca66:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 801ca6a:	68fb      	ldr	r3, [r7, #12]
 801ca6c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 801ca70:	b29b      	uxth	r3, r3
 801ca72:	2b00      	cmp	r3, #0
 801ca74:	d1c9      	bne.n	801ca0a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801ca76:	683b      	ldr	r3, [r7, #0]
 801ca78:	9300      	str	r3, [sp, #0]
 801ca7a:	697b      	ldr	r3, [r7, #20]
 801ca7c:	2200      	movs	r2, #0
 801ca7e:	2140      	movs	r1, #64	@ 0x40
 801ca80:	68f8      	ldr	r0, [r7, #12]
 801ca82:	f000 ff29 	bl	801d8d8 <UART_WaitOnFlagUntilTimeout>
 801ca86:	4603      	mov	r3, r0
 801ca88:	2b00      	cmp	r3, #0
 801ca8a:	d004      	beq.n	801ca96 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 801ca8c:	68fb      	ldr	r3, [r7, #12]
 801ca8e:	2220      	movs	r2, #32
 801ca90:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 801ca92:	2303      	movs	r3, #3
 801ca94:	e005      	b.n	801caa2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801ca96:	68fb      	ldr	r3, [r7, #12]
 801ca98:	2220      	movs	r2, #32
 801ca9a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 801ca9c:	2300      	movs	r3, #0
 801ca9e:	e000      	b.n	801caa2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 801caa0:	2302      	movs	r3, #2
  }
}
 801caa2:	4618      	mov	r0, r3
 801caa4:	3720      	adds	r7, #32
 801caa6:	46bd      	mov	sp, r7
 801caa8:	bd80      	pop	{r7, pc}
	...

0801caac <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801caac:	b580      	push	{r7, lr}
 801caae:	b08a      	sub	sp, #40	@ 0x28
 801cab0:	af00      	add	r7, sp, #0
 801cab2:	60f8      	str	r0, [r7, #12]
 801cab4:	60b9      	str	r1, [r7, #8]
 801cab6:	4613      	mov	r3, r2
 801cab8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801caba:	68fb      	ldr	r3, [r7, #12]
 801cabc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801cac0:	2b20      	cmp	r3, #32
 801cac2:	d137      	bne.n	801cb34 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 801cac4:	68bb      	ldr	r3, [r7, #8]
 801cac6:	2b00      	cmp	r3, #0
 801cac8:	d002      	beq.n	801cad0 <HAL_UART_Receive_IT+0x24>
 801caca:	88fb      	ldrh	r3, [r7, #6]
 801cacc:	2b00      	cmp	r3, #0
 801cace:	d101      	bne.n	801cad4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 801cad0:	2301      	movs	r3, #1
 801cad2:	e030      	b.n	801cb36 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801cad4:	68fb      	ldr	r3, [r7, #12]
 801cad6:	2200      	movs	r2, #0
 801cad8:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801cada:	68fb      	ldr	r3, [r7, #12]
 801cadc:	681b      	ldr	r3, [r3, #0]
 801cade:	4a18      	ldr	r2, [pc, #96]	@ (801cb40 <HAL_UART_Receive_IT+0x94>)
 801cae0:	4293      	cmp	r3, r2
 801cae2:	d01f      	beq.n	801cb24 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801cae4:	68fb      	ldr	r3, [r7, #12]
 801cae6:	681b      	ldr	r3, [r3, #0]
 801cae8:	685b      	ldr	r3, [r3, #4]
 801caea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801caee:	2b00      	cmp	r3, #0
 801caf0:	d018      	beq.n	801cb24 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801caf2:	68fb      	ldr	r3, [r7, #12]
 801caf4:	681b      	ldr	r3, [r3, #0]
 801caf6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801caf8:	697b      	ldr	r3, [r7, #20]
 801cafa:	e853 3f00 	ldrex	r3, [r3]
 801cafe:	613b      	str	r3, [r7, #16]
   return(result);
 801cb00:	693b      	ldr	r3, [r7, #16]
 801cb02:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801cb06:	627b      	str	r3, [r7, #36]	@ 0x24
 801cb08:	68fb      	ldr	r3, [r7, #12]
 801cb0a:	681b      	ldr	r3, [r3, #0]
 801cb0c:	461a      	mov	r2, r3
 801cb0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb10:	623b      	str	r3, [r7, #32]
 801cb12:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801cb14:	69f9      	ldr	r1, [r7, #28]
 801cb16:	6a3a      	ldr	r2, [r7, #32]
 801cb18:	e841 2300 	strex	r3, r2, [r1]
 801cb1c:	61bb      	str	r3, [r7, #24]
   return(result);
 801cb1e:	69bb      	ldr	r3, [r7, #24]
 801cb20:	2b00      	cmp	r3, #0
 801cb22:	d1e6      	bne.n	801caf2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 801cb24:	88fb      	ldrh	r3, [r7, #6]
 801cb26:	461a      	mov	r2, r3
 801cb28:	68b9      	ldr	r1, [r7, #8]
 801cb2a:	68f8      	ldr	r0, [r7, #12]
 801cb2c:	f000 ff42 	bl	801d9b4 <UART_Start_Receive_IT>
 801cb30:	4603      	mov	r3, r0
 801cb32:	e000      	b.n	801cb36 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 801cb34:	2302      	movs	r3, #2
  }
}
 801cb36:	4618      	mov	r0, r3
 801cb38:	3728      	adds	r7, #40	@ 0x28
 801cb3a:	46bd      	mov	sp, r7
 801cb3c:	bd80      	pop	{r7, pc}
 801cb3e:	bf00      	nop
 801cb40:	40008000 	.word	0x40008000

0801cb44 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 801cb44:	b580      	push	{r7, lr}
 801cb46:	b0ba      	sub	sp, #232	@ 0xe8
 801cb48:	af00      	add	r7, sp, #0
 801cb4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 801cb4c:	687b      	ldr	r3, [r7, #4]
 801cb4e:	681b      	ldr	r3, [r3, #0]
 801cb50:	69db      	ldr	r3, [r3, #28]
 801cb52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801cb56:	687b      	ldr	r3, [r7, #4]
 801cb58:	681b      	ldr	r3, [r3, #0]
 801cb5a:	681b      	ldr	r3, [r3, #0]
 801cb5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801cb60:	687b      	ldr	r3, [r7, #4]
 801cb62:	681b      	ldr	r3, [r3, #0]
 801cb64:	689b      	ldr	r3, [r3, #8]
 801cb66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 801cb6a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801cb6e:	f640 030f 	movw	r3, #2063	@ 0x80f
 801cb72:	4013      	ands	r3, r2
 801cb74:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 801cb78:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801cb7c:	2b00      	cmp	r3, #0
 801cb7e:	d115      	bne.n	801cbac <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 801cb80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801cb84:	f003 0320 	and.w	r3, r3, #32
 801cb88:	2b00      	cmp	r3, #0
 801cb8a:	d00f      	beq.n	801cbac <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 801cb8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801cb90:	f003 0320 	and.w	r3, r3, #32
 801cb94:	2b00      	cmp	r3, #0
 801cb96:	d009      	beq.n	801cbac <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 801cb98:	687b      	ldr	r3, [r7, #4]
 801cb9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801cb9c:	2b00      	cmp	r3, #0
 801cb9e:	f000 82ca 	beq.w	801d136 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 801cba2:	687b      	ldr	r3, [r7, #4]
 801cba4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801cba6:	6878      	ldr	r0, [r7, #4]
 801cba8:	4798      	blx	r3
      }
      return;
 801cbaa:	e2c4      	b.n	801d136 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 801cbac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801cbb0:	2b00      	cmp	r3, #0
 801cbb2:	f000 8117 	beq.w	801cde4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 801cbb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801cbba:	f003 0301 	and.w	r3, r3, #1
 801cbbe:	2b00      	cmp	r3, #0
 801cbc0:	d106      	bne.n	801cbd0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 801cbc2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 801cbc6:	4b85      	ldr	r3, [pc, #532]	@ (801cddc <HAL_UART_IRQHandler+0x298>)
 801cbc8:	4013      	ands	r3, r2
 801cbca:	2b00      	cmp	r3, #0
 801cbcc:	f000 810a 	beq.w	801cde4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801cbd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801cbd4:	f003 0301 	and.w	r3, r3, #1
 801cbd8:	2b00      	cmp	r3, #0
 801cbda:	d011      	beq.n	801cc00 <HAL_UART_IRQHandler+0xbc>
 801cbdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801cbe0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801cbe4:	2b00      	cmp	r3, #0
 801cbe6:	d00b      	beq.n	801cc00 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801cbe8:	687b      	ldr	r3, [r7, #4]
 801cbea:	681b      	ldr	r3, [r3, #0]
 801cbec:	2201      	movs	r2, #1
 801cbee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801cbf0:	687b      	ldr	r3, [r7, #4]
 801cbf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801cbf6:	f043 0201 	orr.w	r2, r3, #1
 801cbfa:	687b      	ldr	r3, [r7, #4]
 801cbfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801cc00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801cc04:	f003 0302 	and.w	r3, r3, #2
 801cc08:	2b00      	cmp	r3, #0
 801cc0a:	d011      	beq.n	801cc30 <HAL_UART_IRQHandler+0xec>
 801cc0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801cc10:	f003 0301 	and.w	r3, r3, #1
 801cc14:	2b00      	cmp	r3, #0
 801cc16:	d00b      	beq.n	801cc30 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801cc18:	687b      	ldr	r3, [r7, #4]
 801cc1a:	681b      	ldr	r3, [r3, #0]
 801cc1c:	2202      	movs	r2, #2
 801cc1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801cc20:	687b      	ldr	r3, [r7, #4]
 801cc22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801cc26:	f043 0204 	orr.w	r2, r3, #4
 801cc2a:	687b      	ldr	r3, [r7, #4]
 801cc2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801cc30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801cc34:	f003 0304 	and.w	r3, r3, #4
 801cc38:	2b00      	cmp	r3, #0
 801cc3a:	d011      	beq.n	801cc60 <HAL_UART_IRQHandler+0x11c>
 801cc3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801cc40:	f003 0301 	and.w	r3, r3, #1
 801cc44:	2b00      	cmp	r3, #0
 801cc46:	d00b      	beq.n	801cc60 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801cc48:	687b      	ldr	r3, [r7, #4]
 801cc4a:	681b      	ldr	r3, [r3, #0]
 801cc4c:	2204      	movs	r2, #4
 801cc4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801cc50:	687b      	ldr	r3, [r7, #4]
 801cc52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801cc56:	f043 0202 	orr.w	r2, r3, #2
 801cc5a:	687b      	ldr	r3, [r7, #4]
 801cc5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 801cc60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801cc64:	f003 0308 	and.w	r3, r3, #8
 801cc68:	2b00      	cmp	r3, #0
 801cc6a:	d017      	beq.n	801cc9c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 801cc6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801cc70:	f003 0320 	and.w	r3, r3, #32
 801cc74:	2b00      	cmp	r3, #0
 801cc76:	d105      	bne.n	801cc84 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 801cc78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801cc7c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 801cc80:	2b00      	cmp	r3, #0
 801cc82:	d00b      	beq.n	801cc9c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801cc84:	687b      	ldr	r3, [r7, #4]
 801cc86:	681b      	ldr	r3, [r3, #0]
 801cc88:	2208      	movs	r2, #8
 801cc8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801cc8c:	687b      	ldr	r3, [r7, #4]
 801cc8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801cc92:	f043 0208 	orr.w	r2, r3, #8
 801cc96:	687b      	ldr	r3, [r7, #4]
 801cc98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 801cc9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801cca0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801cca4:	2b00      	cmp	r3, #0
 801cca6:	d012      	beq.n	801ccce <HAL_UART_IRQHandler+0x18a>
 801cca8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801ccac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801ccb0:	2b00      	cmp	r3, #0
 801ccb2:	d00c      	beq.n	801ccce <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801ccb4:	687b      	ldr	r3, [r7, #4]
 801ccb6:	681b      	ldr	r3, [r3, #0]
 801ccb8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801ccbc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801ccbe:	687b      	ldr	r3, [r7, #4]
 801ccc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801ccc4:	f043 0220 	orr.w	r2, r3, #32
 801ccc8:	687b      	ldr	r3, [r7, #4]
 801ccca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801ccce:	687b      	ldr	r3, [r7, #4]
 801ccd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801ccd4:	2b00      	cmp	r3, #0
 801ccd6:	f000 8230 	beq.w	801d13a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 801ccda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801ccde:	f003 0320 	and.w	r3, r3, #32
 801cce2:	2b00      	cmp	r3, #0
 801cce4:	d00d      	beq.n	801cd02 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 801cce6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801ccea:	f003 0320 	and.w	r3, r3, #32
 801ccee:	2b00      	cmp	r3, #0
 801ccf0:	d007      	beq.n	801cd02 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 801ccf2:	687b      	ldr	r3, [r7, #4]
 801ccf4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801ccf6:	2b00      	cmp	r3, #0
 801ccf8:	d003      	beq.n	801cd02 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 801ccfa:	687b      	ldr	r3, [r7, #4]
 801ccfc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801ccfe:	6878      	ldr	r0, [r7, #4]
 801cd00:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801cd02:	687b      	ldr	r3, [r7, #4]
 801cd04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801cd08:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801cd0c:	687b      	ldr	r3, [r7, #4]
 801cd0e:	681b      	ldr	r3, [r3, #0]
 801cd10:	689b      	ldr	r3, [r3, #8]
 801cd12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801cd16:	2b40      	cmp	r3, #64	@ 0x40
 801cd18:	d005      	beq.n	801cd26 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801cd1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cd1e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801cd22:	2b00      	cmp	r3, #0
 801cd24:	d04f      	beq.n	801cdc6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801cd26:	6878      	ldr	r0, [r7, #4]
 801cd28:	f000 ff0a 	bl	801db40 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801cd2c:	687b      	ldr	r3, [r7, #4]
 801cd2e:	681b      	ldr	r3, [r3, #0]
 801cd30:	689b      	ldr	r3, [r3, #8]
 801cd32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801cd36:	2b40      	cmp	r3, #64	@ 0x40
 801cd38:	d141      	bne.n	801cdbe <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801cd3a:	687b      	ldr	r3, [r7, #4]
 801cd3c:	681b      	ldr	r3, [r3, #0]
 801cd3e:	3308      	adds	r3, #8
 801cd40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801cd44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801cd48:	e853 3f00 	ldrex	r3, [r3]
 801cd4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 801cd50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801cd54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801cd58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 801cd5c:	687b      	ldr	r3, [r7, #4]
 801cd5e:	681b      	ldr	r3, [r3, #0]
 801cd60:	3308      	adds	r3, #8
 801cd62:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 801cd66:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801cd6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801cd6e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801cd72:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801cd76:	e841 2300 	strex	r3, r2, [r1]
 801cd7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 801cd7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801cd82:	2b00      	cmp	r3, #0
 801cd84:	d1d9      	bne.n	801cd3a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801cd86:	687b      	ldr	r3, [r7, #4]
 801cd88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801cd8a:	2b00      	cmp	r3, #0
 801cd8c:	d013      	beq.n	801cdb6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801cd8e:	687b      	ldr	r3, [r7, #4]
 801cd90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801cd92:	4a13      	ldr	r2, [pc, #76]	@ (801cde0 <HAL_UART_IRQHandler+0x29c>)
 801cd94:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801cd96:	687b      	ldr	r3, [r7, #4]
 801cd98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801cd9a:	4618      	mov	r0, r3
 801cd9c:	f7fc fb57 	bl	801944e <HAL_DMA_Abort_IT>
 801cda0:	4603      	mov	r3, r0
 801cda2:	2b00      	cmp	r3, #0
 801cda4:	d017      	beq.n	801cdd6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801cda6:	687b      	ldr	r3, [r7, #4]
 801cda8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801cdaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801cdac:	687a      	ldr	r2, [r7, #4]
 801cdae:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 801cdb0:	4610      	mov	r0, r2
 801cdb2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801cdb4:	e00f      	b.n	801cdd6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801cdb6:	6878      	ldr	r0, [r7, #4]
 801cdb8:	f000 f9d4 	bl	801d164 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801cdbc:	e00b      	b.n	801cdd6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801cdbe:	6878      	ldr	r0, [r7, #4]
 801cdc0:	f000 f9d0 	bl	801d164 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801cdc4:	e007      	b.n	801cdd6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801cdc6:	6878      	ldr	r0, [r7, #4]
 801cdc8:	f000 f9cc 	bl	801d164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801cdcc:	687b      	ldr	r3, [r7, #4]
 801cdce:	2200      	movs	r2, #0
 801cdd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 801cdd4:	e1b1      	b.n	801d13a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801cdd6:	bf00      	nop
    return;
 801cdd8:	e1af      	b.n	801d13a <HAL_UART_IRQHandler+0x5f6>
 801cdda:	bf00      	nop
 801cddc:	04000120 	.word	0x04000120
 801cde0:	0801dc09 	.word	0x0801dc09

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801cde4:	687b      	ldr	r3, [r7, #4]
 801cde6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801cde8:	2b01      	cmp	r3, #1
 801cdea:	f040 816a 	bne.w	801d0c2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801cdee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801cdf2:	f003 0310 	and.w	r3, r3, #16
 801cdf6:	2b00      	cmp	r3, #0
 801cdf8:	f000 8163 	beq.w	801d0c2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 801cdfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801ce00:	f003 0310 	and.w	r3, r3, #16
 801ce04:	2b00      	cmp	r3, #0
 801ce06:	f000 815c 	beq.w	801d0c2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801ce0a:	687b      	ldr	r3, [r7, #4]
 801ce0c:	681b      	ldr	r3, [r3, #0]
 801ce0e:	2210      	movs	r2, #16
 801ce10:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801ce12:	687b      	ldr	r3, [r7, #4]
 801ce14:	681b      	ldr	r3, [r3, #0]
 801ce16:	689b      	ldr	r3, [r3, #8]
 801ce18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801ce1c:	2b40      	cmp	r3, #64	@ 0x40
 801ce1e:	f040 80d4 	bne.w	801cfca <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 801ce22:	687b      	ldr	r3, [r7, #4]
 801ce24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801ce26:	681b      	ldr	r3, [r3, #0]
 801ce28:	685b      	ldr	r3, [r3, #4]
 801ce2a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 801ce2e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 801ce32:	2b00      	cmp	r3, #0
 801ce34:	f000 80ad 	beq.w	801cf92 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801ce38:	687b      	ldr	r3, [r7, #4]
 801ce3a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801ce3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801ce42:	429a      	cmp	r2, r3
 801ce44:	f080 80a5 	bcs.w	801cf92 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801ce48:	687b      	ldr	r3, [r7, #4]
 801ce4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801ce4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 801ce52:	687b      	ldr	r3, [r7, #4]
 801ce54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801ce56:	681b      	ldr	r3, [r3, #0]
 801ce58:	681b      	ldr	r3, [r3, #0]
 801ce5a:	f003 0320 	and.w	r3, r3, #32
 801ce5e:	2b00      	cmp	r3, #0
 801ce60:	f040 8086 	bne.w	801cf70 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801ce64:	687b      	ldr	r3, [r7, #4]
 801ce66:	681b      	ldr	r3, [r3, #0]
 801ce68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ce6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801ce70:	e853 3f00 	ldrex	r3, [r3]
 801ce74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 801ce78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801ce7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801ce80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801ce84:	687b      	ldr	r3, [r7, #4]
 801ce86:	681b      	ldr	r3, [r3, #0]
 801ce88:	461a      	mov	r2, r3
 801ce8a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801ce8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801ce92:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ce96:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 801ce9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801ce9e:	e841 2300 	strex	r3, r2, [r1]
 801cea2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 801cea6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801ceaa:	2b00      	cmp	r3, #0
 801ceac:	d1da      	bne.n	801ce64 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801ceae:	687b      	ldr	r3, [r7, #4]
 801ceb0:	681b      	ldr	r3, [r3, #0]
 801ceb2:	3308      	adds	r3, #8
 801ceb4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ceb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801ceb8:	e853 3f00 	ldrex	r3, [r3]
 801cebc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801cebe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801cec0:	f023 0301 	bic.w	r3, r3, #1
 801cec4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801cec8:	687b      	ldr	r3, [r7, #4]
 801ceca:	681b      	ldr	r3, [r3, #0]
 801cecc:	3308      	adds	r3, #8
 801cece:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801ced2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 801ced6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ced8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801ceda:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801cede:	e841 2300 	strex	r3, r2, [r1]
 801cee2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 801cee4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801cee6:	2b00      	cmp	r3, #0
 801cee8:	d1e1      	bne.n	801ceae <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801ceea:	687b      	ldr	r3, [r7, #4]
 801ceec:	681b      	ldr	r3, [r3, #0]
 801ceee:	3308      	adds	r3, #8
 801cef0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801cef2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801cef4:	e853 3f00 	ldrex	r3, [r3]
 801cef8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801cefa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801cefc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801cf00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801cf04:	687b      	ldr	r3, [r7, #4]
 801cf06:	681b      	ldr	r3, [r3, #0]
 801cf08:	3308      	adds	r3, #8
 801cf0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801cf0e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801cf10:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801cf12:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801cf14:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801cf16:	e841 2300 	strex	r3, r2, [r1]
 801cf1a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 801cf1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801cf1e:	2b00      	cmp	r3, #0
 801cf20:	d1e3      	bne.n	801ceea <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801cf22:	687b      	ldr	r3, [r7, #4]
 801cf24:	2220      	movs	r2, #32
 801cf26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801cf2a:	687b      	ldr	r3, [r7, #4]
 801cf2c:	2200      	movs	r2, #0
 801cf2e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801cf30:	687b      	ldr	r3, [r7, #4]
 801cf32:	681b      	ldr	r3, [r3, #0]
 801cf34:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801cf36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801cf38:	e853 3f00 	ldrex	r3, [r3]
 801cf3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801cf3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801cf40:	f023 0310 	bic.w	r3, r3, #16
 801cf44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801cf48:	687b      	ldr	r3, [r7, #4]
 801cf4a:	681b      	ldr	r3, [r3, #0]
 801cf4c:	461a      	mov	r2, r3
 801cf4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801cf52:	65bb      	str	r3, [r7, #88]	@ 0x58
 801cf54:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801cf56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801cf58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801cf5a:	e841 2300 	strex	r3, r2, [r1]
 801cf5e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801cf60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801cf62:	2b00      	cmp	r3, #0
 801cf64:	d1e4      	bne.n	801cf30 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801cf66:	687b      	ldr	r3, [r7, #4]
 801cf68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801cf6a:	4618      	mov	r0, r3
 801cf6c:	f7fc fa31 	bl	80193d2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801cf70:	687b      	ldr	r3, [r7, #4]
 801cf72:	2202      	movs	r2, #2
 801cf74:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801cf76:	687b      	ldr	r3, [r7, #4]
 801cf78:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 801cf7c:	687b      	ldr	r3, [r7, #4]
 801cf7e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 801cf82:	b29b      	uxth	r3, r3
 801cf84:	1ad3      	subs	r3, r2, r3
 801cf86:	b29b      	uxth	r3, r3
 801cf88:	4619      	mov	r1, r3
 801cf8a:	6878      	ldr	r0, [r7, #4]
 801cf8c:	f000 f8f4 	bl	801d178 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 801cf90:	e0d5      	b.n	801d13e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 801cf92:	687b      	ldr	r3, [r7, #4]
 801cf94:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801cf98:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801cf9c:	429a      	cmp	r2, r3
 801cf9e:	f040 80ce 	bne.w	801d13e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 801cfa2:	687b      	ldr	r3, [r7, #4]
 801cfa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801cfa6:	681b      	ldr	r3, [r3, #0]
 801cfa8:	681b      	ldr	r3, [r3, #0]
 801cfaa:	f003 0320 	and.w	r3, r3, #32
 801cfae:	2b20      	cmp	r3, #32
 801cfb0:	f040 80c5 	bne.w	801d13e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801cfb4:	687b      	ldr	r3, [r7, #4]
 801cfb6:	2202      	movs	r2, #2
 801cfb8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801cfba:	687b      	ldr	r3, [r7, #4]
 801cfbc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801cfc0:	4619      	mov	r1, r3
 801cfc2:	6878      	ldr	r0, [r7, #4]
 801cfc4:	f000 f8d8 	bl	801d178 <HAL_UARTEx_RxEventCallback>
      return;
 801cfc8:	e0b9      	b.n	801d13e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801cfca:	687b      	ldr	r3, [r7, #4]
 801cfcc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 801cfd0:	687b      	ldr	r3, [r7, #4]
 801cfd2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 801cfd6:	b29b      	uxth	r3, r3
 801cfd8:	1ad3      	subs	r3, r2, r3
 801cfda:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801cfde:	687b      	ldr	r3, [r7, #4]
 801cfe0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 801cfe4:	b29b      	uxth	r3, r3
 801cfe6:	2b00      	cmp	r3, #0
 801cfe8:	f000 80ab 	beq.w	801d142 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 801cfec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801cff0:	2b00      	cmp	r3, #0
 801cff2:	f000 80a6 	beq.w	801d142 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801cff6:	687b      	ldr	r3, [r7, #4]
 801cff8:	681b      	ldr	r3, [r3, #0]
 801cffa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801cffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cffe:	e853 3f00 	ldrex	r3, [r3]
 801d002:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801d004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d006:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801d00a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801d00e:	687b      	ldr	r3, [r7, #4]
 801d010:	681b      	ldr	r3, [r3, #0]
 801d012:	461a      	mov	r2, r3
 801d014:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801d018:	647b      	str	r3, [r7, #68]	@ 0x44
 801d01a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d01c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801d01e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801d020:	e841 2300 	strex	r3, r2, [r1]
 801d024:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801d026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d028:	2b00      	cmp	r3, #0
 801d02a:	d1e4      	bne.n	801cff6 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801d02c:	687b      	ldr	r3, [r7, #4]
 801d02e:	681b      	ldr	r3, [r3, #0]
 801d030:	3308      	adds	r3, #8
 801d032:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d036:	e853 3f00 	ldrex	r3, [r3]
 801d03a:	623b      	str	r3, [r7, #32]
   return(result);
 801d03c:	6a3b      	ldr	r3, [r7, #32]
 801d03e:	f023 0301 	bic.w	r3, r3, #1
 801d042:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801d046:	687b      	ldr	r3, [r7, #4]
 801d048:	681b      	ldr	r3, [r3, #0]
 801d04a:	3308      	adds	r3, #8
 801d04c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801d050:	633a      	str	r2, [r7, #48]	@ 0x30
 801d052:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d054:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d056:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d058:	e841 2300 	strex	r3, r2, [r1]
 801d05c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801d05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d060:	2b00      	cmp	r3, #0
 801d062:	d1e3      	bne.n	801d02c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801d064:	687b      	ldr	r3, [r7, #4]
 801d066:	2220      	movs	r2, #32
 801d068:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801d06c:	687b      	ldr	r3, [r7, #4]
 801d06e:	2200      	movs	r2, #0
 801d070:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801d072:	687b      	ldr	r3, [r7, #4]
 801d074:	2200      	movs	r2, #0
 801d076:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801d078:	687b      	ldr	r3, [r7, #4]
 801d07a:	681b      	ldr	r3, [r3, #0]
 801d07c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d07e:	693b      	ldr	r3, [r7, #16]
 801d080:	e853 3f00 	ldrex	r3, [r3]
 801d084:	60fb      	str	r3, [r7, #12]
   return(result);
 801d086:	68fb      	ldr	r3, [r7, #12]
 801d088:	f023 0310 	bic.w	r3, r3, #16
 801d08c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801d090:	687b      	ldr	r3, [r7, #4]
 801d092:	681b      	ldr	r3, [r3, #0]
 801d094:	461a      	mov	r2, r3
 801d096:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801d09a:	61fb      	str	r3, [r7, #28]
 801d09c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d09e:	69b9      	ldr	r1, [r7, #24]
 801d0a0:	69fa      	ldr	r2, [r7, #28]
 801d0a2:	e841 2300 	strex	r3, r2, [r1]
 801d0a6:	617b      	str	r3, [r7, #20]
   return(result);
 801d0a8:	697b      	ldr	r3, [r7, #20]
 801d0aa:	2b00      	cmp	r3, #0
 801d0ac:	d1e4      	bne.n	801d078 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801d0ae:	687b      	ldr	r3, [r7, #4]
 801d0b0:	2202      	movs	r2, #2
 801d0b2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 801d0b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801d0b8:	4619      	mov	r1, r3
 801d0ba:	6878      	ldr	r0, [r7, #4]
 801d0bc:	f000 f85c 	bl	801d178 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801d0c0:	e03f      	b.n	801d142 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 801d0c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801d0c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801d0ca:	2b00      	cmp	r3, #0
 801d0cc:	d00e      	beq.n	801d0ec <HAL_UART_IRQHandler+0x5a8>
 801d0ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801d0d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801d0d6:	2b00      	cmp	r3, #0
 801d0d8:	d008      	beq.n	801d0ec <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801d0da:	687b      	ldr	r3, [r7, #4]
 801d0dc:	681b      	ldr	r3, [r3, #0]
 801d0de:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801d0e2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801d0e4:	6878      	ldr	r0, [r7, #4]
 801d0e6:	f000 ff8b 	bl	801e000 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801d0ea:	e02d      	b.n	801d148 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 801d0ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801d0f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801d0f4:	2b00      	cmp	r3, #0
 801d0f6:	d00e      	beq.n	801d116 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 801d0f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801d0fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801d100:	2b00      	cmp	r3, #0
 801d102:	d008      	beq.n	801d116 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 801d104:	687b      	ldr	r3, [r7, #4]
 801d106:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801d108:	2b00      	cmp	r3, #0
 801d10a:	d01c      	beq.n	801d146 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 801d10c:	687b      	ldr	r3, [r7, #4]
 801d10e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801d110:	6878      	ldr	r0, [r7, #4]
 801d112:	4798      	blx	r3
    }
    return;
 801d114:	e017      	b.n	801d146 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801d116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801d11a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801d11e:	2b00      	cmp	r3, #0
 801d120:	d012      	beq.n	801d148 <HAL_UART_IRQHandler+0x604>
 801d122:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801d126:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801d12a:	2b00      	cmp	r3, #0
 801d12c:	d00c      	beq.n	801d148 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 801d12e:	6878      	ldr	r0, [r7, #4]
 801d130:	f000 fd80 	bl	801dc34 <UART_EndTransmit_IT>
    return;
 801d134:	e008      	b.n	801d148 <HAL_UART_IRQHandler+0x604>
      return;
 801d136:	bf00      	nop
 801d138:	e006      	b.n	801d148 <HAL_UART_IRQHandler+0x604>
    return;
 801d13a:	bf00      	nop
 801d13c:	e004      	b.n	801d148 <HAL_UART_IRQHandler+0x604>
      return;
 801d13e:	bf00      	nop
 801d140:	e002      	b.n	801d148 <HAL_UART_IRQHandler+0x604>
      return;
 801d142:	bf00      	nop
 801d144:	e000      	b.n	801d148 <HAL_UART_IRQHandler+0x604>
    return;
 801d146:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 801d148:	37e8      	adds	r7, #232	@ 0xe8
 801d14a:	46bd      	mov	sp, r7
 801d14c:	bd80      	pop	{r7, pc}
 801d14e:	bf00      	nop

0801d150 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 801d150:	b480      	push	{r7}
 801d152:	b083      	sub	sp, #12
 801d154:	af00      	add	r7, sp, #0
 801d156:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 801d158:	bf00      	nop
 801d15a:	370c      	adds	r7, #12
 801d15c:	46bd      	mov	sp, r7
 801d15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d162:	4770      	bx	lr

0801d164 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 801d164:	b480      	push	{r7}
 801d166:	b083      	sub	sp, #12
 801d168:	af00      	add	r7, sp, #0
 801d16a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 801d16c:	bf00      	nop
 801d16e:	370c      	adds	r7, #12
 801d170:	46bd      	mov	sp, r7
 801d172:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d176:	4770      	bx	lr

0801d178 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 801d178:	b480      	push	{r7}
 801d17a:	b083      	sub	sp, #12
 801d17c:	af00      	add	r7, sp, #0
 801d17e:	6078      	str	r0, [r7, #4]
 801d180:	460b      	mov	r3, r1
 801d182:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 801d184:	bf00      	nop
 801d186:	370c      	adds	r7, #12
 801d188:	46bd      	mov	sp, r7
 801d18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d18e:	4770      	bx	lr

0801d190 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801d190:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801d194:	b08a      	sub	sp, #40	@ 0x28
 801d196:	af00      	add	r7, sp, #0
 801d198:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801d19a:	2300      	movs	r3, #0
 801d19c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801d1a0:	68fb      	ldr	r3, [r7, #12]
 801d1a2:	689a      	ldr	r2, [r3, #8]
 801d1a4:	68fb      	ldr	r3, [r7, #12]
 801d1a6:	691b      	ldr	r3, [r3, #16]
 801d1a8:	431a      	orrs	r2, r3
 801d1aa:	68fb      	ldr	r3, [r7, #12]
 801d1ac:	695b      	ldr	r3, [r3, #20]
 801d1ae:	431a      	orrs	r2, r3
 801d1b0:	68fb      	ldr	r3, [r7, #12]
 801d1b2:	69db      	ldr	r3, [r3, #28]
 801d1b4:	4313      	orrs	r3, r2
 801d1b6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801d1b8:	68fb      	ldr	r3, [r7, #12]
 801d1ba:	681b      	ldr	r3, [r3, #0]
 801d1bc:	681a      	ldr	r2, [r3, #0]
 801d1be:	4b9e      	ldr	r3, [pc, #632]	@ (801d438 <UART_SetConfig+0x2a8>)
 801d1c0:	4013      	ands	r3, r2
 801d1c2:	68fa      	ldr	r2, [r7, #12]
 801d1c4:	6812      	ldr	r2, [r2, #0]
 801d1c6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801d1c8:	430b      	orrs	r3, r1
 801d1ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801d1cc:	68fb      	ldr	r3, [r7, #12]
 801d1ce:	681b      	ldr	r3, [r3, #0]
 801d1d0:	685b      	ldr	r3, [r3, #4]
 801d1d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801d1d6:	68fb      	ldr	r3, [r7, #12]
 801d1d8:	68da      	ldr	r2, [r3, #12]
 801d1da:	68fb      	ldr	r3, [r7, #12]
 801d1dc:	681b      	ldr	r3, [r3, #0]
 801d1de:	430a      	orrs	r2, r1
 801d1e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801d1e2:	68fb      	ldr	r3, [r7, #12]
 801d1e4:	699b      	ldr	r3, [r3, #24]
 801d1e6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801d1e8:	68fb      	ldr	r3, [r7, #12]
 801d1ea:	681b      	ldr	r3, [r3, #0]
 801d1ec:	4a93      	ldr	r2, [pc, #588]	@ (801d43c <UART_SetConfig+0x2ac>)
 801d1ee:	4293      	cmp	r3, r2
 801d1f0:	d004      	beq.n	801d1fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801d1f2:	68fb      	ldr	r3, [r7, #12]
 801d1f4:	6a1b      	ldr	r3, [r3, #32]
 801d1f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d1f8:	4313      	orrs	r3, r2
 801d1fa:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801d1fc:	68fb      	ldr	r3, [r7, #12]
 801d1fe:	681b      	ldr	r3, [r3, #0]
 801d200:	689b      	ldr	r3, [r3, #8]
 801d202:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 801d206:	68fb      	ldr	r3, [r7, #12]
 801d208:	681b      	ldr	r3, [r3, #0]
 801d20a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d20c:	430a      	orrs	r2, r1
 801d20e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801d210:	68fb      	ldr	r3, [r7, #12]
 801d212:	681b      	ldr	r3, [r3, #0]
 801d214:	4a8a      	ldr	r2, [pc, #552]	@ (801d440 <UART_SetConfig+0x2b0>)
 801d216:	4293      	cmp	r3, r2
 801d218:	d126      	bne.n	801d268 <UART_SetConfig+0xd8>
 801d21a:	4b8a      	ldr	r3, [pc, #552]	@ (801d444 <UART_SetConfig+0x2b4>)
 801d21c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801d220:	f003 0303 	and.w	r3, r3, #3
 801d224:	2b03      	cmp	r3, #3
 801d226:	d81b      	bhi.n	801d260 <UART_SetConfig+0xd0>
 801d228:	a201      	add	r2, pc, #4	@ (adr r2, 801d230 <UART_SetConfig+0xa0>)
 801d22a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d22e:	bf00      	nop
 801d230:	0801d241 	.word	0x0801d241
 801d234:	0801d251 	.word	0x0801d251
 801d238:	0801d249 	.word	0x0801d249
 801d23c:	0801d259 	.word	0x0801d259
 801d240:	2301      	movs	r3, #1
 801d242:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d246:	e0ab      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d248:	2302      	movs	r3, #2
 801d24a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d24e:	e0a7      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d250:	2304      	movs	r3, #4
 801d252:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d256:	e0a3      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d258:	2308      	movs	r3, #8
 801d25a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d25e:	e09f      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d260:	2310      	movs	r3, #16
 801d262:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d266:	e09b      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d268:	68fb      	ldr	r3, [r7, #12]
 801d26a:	681b      	ldr	r3, [r3, #0]
 801d26c:	4a76      	ldr	r2, [pc, #472]	@ (801d448 <UART_SetConfig+0x2b8>)
 801d26e:	4293      	cmp	r3, r2
 801d270:	d138      	bne.n	801d2e4 <UART_SetConfig+0x154>
 801d272:	4b74      	ldr	r3, [pc, #464]	@ (801d444 <UART_SetConfig+0x2b4>)
 801d274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801d278:	f003 030c 	and.w	r3, r3, #12
 801d27c:	2b0c      	cmp	r3, #12
 801d27e:	d82d      	bhi.n	801d2dc <UART_SetConfig+0x14c>
 801d280:	a201      	add	r2, pc, #4	@ (adr r2, 801d288 <UART_SetConfig+0xf8>)
 801d282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d286:	bf00      	nop
 801d288:	0801d2bd 	.word	0x0801d2bd
 801d28c:	0801d2dd 	.word	0x0801d2dd
 801d290:	0801d2dd 	.word	0x0801d2dd
 801d294:	0801d2dd 	.word	0x0801d2dd
 801d298:	0801d2cd 	.word	0x0801d2cd
 801d29c:	0801d2dd 	.word	0x0801d2dd
 801d2a0:	0801d2dd 	.word	0x0801d2dd
 801d2a4:	0801d2dd 	.word	0x0801d2dd
 801d2a8:	0801d2c5 	.word	0x0801d2c5
 801d2ac:	0801d2dd 	.word	0x0801d2dd
 801d2b0:	0801d2dd 	.word	0x0801d2dd
 801d2b4:	0801d2dd 	.word	0x0801d2dd
 801d2b8:	0801d2d5 	.word	0x0801d2d5
 801d2bc:	2300      	movs	r3, #0
 801d2be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d2c2:	e06d      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d2c4:	2302      	movs	r3, #2
 801d2c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d2ca:	e069      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d2cc:	2304      	movs	r3, #4
 801d2ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d2d2:	e065      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d2d4:	2308      	movs	r3, #8
 801d2d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d2da:	e061      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d2dc:	2310      	movs	r3, #16
 801d2de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d2e2:	e05d      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d2e4:	68fb      	ldr	r3, [r7, #12]
 801d2e6:	681b      	ldr	r3, [r3, #0]
 801d2e8:	4a58      	ldr	r2, [pc, #352]	@ (801d44c <UART_SetConfig+0x2bc>)
 801d2ea:	4293      	cmp	r3, r2
 801d2ec:	d125      	bne.n	801d33a <UART_SetConfig+0x1aa>
 801d2ee:	4b55      	ldr	r3, [pc, #340]	@ (801d444 <UART_SetConfig+0x2b4>)
 801d2f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801d2f4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801d2f8:	2b30      	cmp	r3, #48	@ 0x30
 801d2fa:	d016      	beq.n	801d32a <UART_SetConfig+0x19a>
 801d2fc:	2b30      	cmp	r3, #48	@ 0x30
 801d2fe:	d818      	bhi.n	801d332 <UART_SetConfig+0x1a2>
 801d300:	2b20      	cmp	r3, #32
 801d302:	d00a      	beq.n	801d31a <UART_SetConfig+0x18a>
 801d304:	2b20      	cmp	r3, #32
 801d306:	d814      	bhi.n	801d332 <UART_SetConfig+0x1a2>
 801d308:	2b00      	cmp	r3, #0
 801d30a:	d002      	beq.n	801d312 <UART_SetConfig+0x182>
 801d30c:	2b10      	cmp	r3, #16
 801d30e:	d008      	beq.n	801d322 <UART_SetConfig+0x192>
 801d310:	e00f      	b.n	801d332 <UART_SetConfig+0x1a2>
 801d312:	2300      	movs	r3, #0
 801d314:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d318:	e042      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d31a:	2302      	movs	r3, #2
 801d31c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d320:	e03e      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d322:	2304      	movs	r3, #4
 801d324:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d328:	e03a      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d32a:	2308      	movs	r3, #8
 801d32c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d330:	e036      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d332:	2310      	movs	r3, #16
 801d334:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d338:	e032      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d33a:	68fb      	ldr	r3, [r7, #12]
 801d33c:	681b      	ldr	r3, [r3, #0]
 801d33e:	4a3f      	ldr	r2, [pc, #252]	@ (801d43c <UART_SetConfig+0x2ac>)
 801d340:	4293      	cmp	r3, r2
 801d342:	d12a      	bne.n	801d39a <UART_SetConfig+0x20a>
 801d344:	4b3f      	ldr	r3, [pc, #252]	@ (801d444 <UART_SetConfig+0x2b4>)
 801d346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801d34a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 801d34e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801d352:	d01a      	beq.n	801d38a <UART_SetConfig+0x1fa>
 801d354:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801d358:	d81b      	bhi.n	801d392 <UART_SetConfig+0x202>
 801d35a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801d35e:	d00c      	beq.n	801d37a <UART_SetConfig+0x1ea>
 801d360:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801d364:	d815      	bhi.n	801d392 <UART_SetConfig+0x202>
 801d366:	2b00      	cmp	r3, #0
 801d368:	d003      	beq.n	801d372 <UART_SetConfig+0x1e2>
 801d36a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801d36e:	d008      	beq.n	801d382 <UART_SetConfig+0x1f2>
 801d370:	e00f      	b.n	801d392 <UART_SetConfig+0x202>
 801d372:	2300      	movs	r3, #0
 801d374:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d378:	e012      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d37a:	2302      	movs	r3, #2
 801d37c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d380:	e00e      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d382:	2304      	movs	r3, #4
 801d384:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d388:	e00a      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d38a:	2308      	movs	r3, #8
 801d38c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d390:	e006      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d392:	2310      	movs	r3, #16
 801d394:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801d398:	e002      	b.n	801d3a0 <UART_SetConfig+0x210>
 801d39a:	2310      	movs	r3, #16
 801d39c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801d3a0:	68fb      	ldr	r3, [r7, #12]
 801d3a2:	681b      	ldr	r3, [r3, #0]
 801d3a4:	4a25      	ldr	r2, [pc, #148]	@ (801d43c <UART_SetConfig+0x2ac>)
 801d3a6:	4293      	cmp	r3, r2
 801d3a8:	f040 808a 	bne.w	801d4c0 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801d3ac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d3b0:	2b08      	cmp	r3, #8
 801d3b2:	d824      	bhi.n	801d3fe <UART_SetConfig+0x26e>
 801d3b4:	a201      	add	r2, pc, #4	@ (adr r2, 801d3bc <UART_SetConfig+0x22c>)
 801d3b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d3ba:	bf00      	nop
 801d3bc:	0801d3e1 	.word	0x0801d3e1
 801d3c0:	0801d3ff 	.word	0x0801d3ff
 801d3c4:	0801d3e9 	.word	0x0801d3e9
 801d3c8:	0801d3ff 	.word	0x0801d3ff
 801d3cc:	0801d3ef 	.word	0x0801d3ef
 801d3d0:	0801d3ff 	.word	0x0801d3ff
 801d3d4:	0801d3ff 	.word	0x0801d3ff
 801d3d8:	0801d3ff 	.word	0x0801d3ff
 801d3dc:	0801d3f7 	.word	0x0801d3f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801d3e0:	f7fd f830 	bl	801a444 <HAL_RCC_GetPCLK1Freq>
 801d3e4:	61f8      	str	r0, [r7, #28]
        break;
 801d3e6:	e010      	b.n	801d40a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801d3e8:	4b19      	ldr	r3, [pc, #100]	@ (801d450 <UART_SetConfig+0x2c0>)
 801d3ea:	61fb      	str	r3, [r7, #28]
        break;
 801d3ec:	e00d      	b.n	801d40a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801d3ee:	f7fc ff91 	bl	801a314 <HAL_RCC_GetSysClockFreq>
 801d3f2:	61f8      	str	r0, [r7, #28]
        break;
 801d3f4:	e009      	b.n	801d40a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801d3f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801d3fa:	61fb      	str	r3, [r7, #28]
        break;
 801d3fc:	e005      	b.n	801d40a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 801d3fe:	2300      	movs	r3, #0
 801d400:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801d402:	2301      	movs	r3, #1
 801d404:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 801d408:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801d40a:	69fb      	ldr	r3, [r7, #28]
 801d40c:	2b00      	cmp	r3, #0
 801d40e:	f000 8109 	beq.w	801d624 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 801d412:	68fb      	ldr	r3, [r7, #12]
 801d414:	685a      	ldr	r2, [r3, #4]
 801d416:	4613      	mov	r3, r2
 801d418:	005b      	lsls	r3, r3, #1
 801d41a:	4413      	add	r3, r2
 801d41c:	69fa      	ldr	r2, [r7, #28]
 801d41e:	429a      	cmp	r2, r3
 801d420:	d305      	bcc.n	801d42e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 801d422:	68fb      	ldr	r3, [r7, #12]
 801d424:	685b      	ldr	r3, [r3, #4]
 801d426:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 801d428:	69fa      	ldr	r2, [r7, #28]
 801d42a:	429a      	cmp	r2, r3
 801d42c:	d912      	bls.n	801d454 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 801d42e:	2301      	movs	r3, #1
 801d430:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801d434:	e0f6      	b.n	801d624 <UART_SetConfig+0x494>
 801d436:	bf00      	nop
 801d438:	efff69f3 	.word	0xefff69f3
 801d43c:	40008000 	.word	0x40008000
 801d440:	40013800 	.word	0x40013800
 801d444:	40021000 	.word	0x40021000
 801d448:	40004400 	.word	0x40004400
 801d44c:	40004800 	.word	0x40004800
 801d450:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 801d454:	69fb      	ldr	r3, [r7, #28]
 801d456:	2200      	movs	r2, #0
 801d458:	461c      	mov	r4, r3
 801d45a:	4615      	mov	r5, r2
 801d45c:	f04f 0200 	mov.w	r2, #0
 801d460:	f04f 0300 	mov.w	r3, #0
 801d464:	022b      	lsls	r3, r5, #8
 801d466:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 801d46a:	0222      	lsls	r2, r4, #8
 801d46c:	68f9      	ldr	r1, [r7, #12]
 801d46e:	6849      	ldr	r1, [r1, #4]
 801d470:	0849      	lsrs	r1, r1, #1
 801d472:	2000      	movs	r0, #0
 801d474:	4688      	mov	r8, r1
 801d476:	4681      	mov	r9, r0
 801d478:	eb12 0a08 	adds.w	sl, r2, r8
 801d47c:	eb43 0b09 	adc.w	fp, r3, r9
 801d480:	68fb      	ldr	r3, [r7, #12]
 801d482:	685b      	ldr	r3, [r3, #4]
 801d484:	2200      	movs	r2, #0
 801d486:	603b      	str	r3, [r7, #0]
 801d488:	607a      	str	r2, [r7, #4]
 801d48a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801d48e:	4650      	mov	r0, sl
 801d490:	4659      	mov	r1, fp
 801d492:	f7e3 fbd9 	bl	8000c48 <__aeabi_uldivmod>
 801d496:	4602      	mov	r2, r0
 801d498:	460b      	mov	r3, r1
 801d49a:	4613      	mov	r3, r2
 801d49c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801d49e:	69bb      	ldr	r3, [r7, #24]
 801d4a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801d4a4:	d308      	bcc.n	801d4b8 <UART_SetConfig+0x328>
 801d4a6:	69bb      	ldr	r3, [r7, #24]
 801d4a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801d4ac:	d204      	bcs.n	801d4b8 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 801d4ae:	68fb      	ldr	r3, [r7, #12]
 801d4b0:	681b      	ldr	r3, [r3, #0]
 801d4b2:	69ba      	ldr	r2, [r7, #24]
 801d4b4:	60da      	str	r2, [r3, #12]
 801d4b6:	e0b5      	b.n	801d624 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 801d4b8:	2301      	movs	r3, #1
 801d4ba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801d4be:	e0b1      	b.n	801d624 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801d4c0:	68fb      	ldr	r3, [r7, #12]
 801d4c2:	69db      	ldr	r3, [r3, #28]
 801d4c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801d4c8:	d15d      	bne.n	801d586 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 801d4ca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d4ce:	2b08      	cmp	r3, #8
 801d4d0:	d827      	bhi.n	801d522 <UART_SetConfig+0x392>
 801d4d2:	a201      	add	r2, pc, #4	@ (adr r2, 801d4d8 <UART_SetConfig+0x348>)
 801d4d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d4d8:	0801d4fd 	.word	0x0801d4fd
 801d4dc:	0801d505 	.word	0x0801d505
 801d4e0:	0801d50d 	.word	0x0801d50d
 801d4e4:	0801d523 	.word	0x0801d523
 801d4e8:	0801d513 	.word	0x0801d513
 801d4ec:	0801d523 	.word	0x0801d523
 801d4f0:	0801d523 	.word	0x0801d523
 801d4f4:	0801d523 	.word	0x0801d523
 801d4f8:	0801d51b 	.word	0x0801d51b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801d4fc:	f7fc ffa2 	bl	801a444 <HAL_RCC_GetPCLK1Freq>
 801d500:	61f8      	str	r0, [r7, #28]
        break;
 801d502:	e014      	b.n	801d52e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801d504:	f7fc ffb4 	bl	801a470 <HAL_RCC_GetPCLK2Freq>
 801d508:	61f8      	str	r0, [r7, #28]
        break;
 801d50a:	e010      	b.n	801d52e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801d50c:	4b4c      	ldr	r3, [pc, #304]	@ (801d640 <UART_SetConfig+0x4b0>)
 801d50e:	61fb      	str	r3, [r7, #28]
        break;
 801d510:	e00d      	b.n	801d52e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801d512:	f7fc feff 	bl	801a314 <HAL_RCC_GetSysClockFreq>
 801d516:	61f8      	str	r0, [r7, #28]
        break;
 801d518:	e009      	b.n	801d52e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801d51a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801d51e:	61fb      	str	r3, [r7, #28]
        break;
 801d520:	e005      	b.n	801d52e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 801d522:	2300      	movs	r3, #0
 801d524:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801d526:	2301      	movs	r3, #1
 801d528:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 801d52c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801d52e:	69fb      	ldr	r3, [r7, #28]
 801d530:	2b00      	cmp	r3, #0
 801d532:	d077      	beq.n	801d624 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 801d534:	69fb      	ldr	r3, [r7, #28]
 801d536:	005a      	lsls	r2, r3, #1
 801d538:	68fb      	ldr	r3, [r7, #12]
 801d53a:	685b      	ldr	r3, [r3, #4]
 801d53c:	085b      	lsrs	r3, r3, #1
 801d53e:	441a      	add	r2, r3
 801d540:	68fb      	ldr	r3, [r7, #12]
 801d542:	685b      	ldr	r3, [r3, #4]
 801d544:	fbb2 f3f3 	udiv	r3, r2, r3
 801d548:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801d54a:	69bb      	ldr	r3, [r7, #24]
 801d54c:	2b0f      	cmp	r3, #15
 801d54e:	d916      	bls.n	801d57e <UART_SetConfig+0x3ee>
 801d550:	69bb      	ldr	r3, [r7, #24]
 801d552:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d556:	d212      	bcs.n	801d57e <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801d558:	69bb      	ldr	r3, [r7, #24]
 801d55a:	b29b      	uxth	r3, r3
 801d55c:	f023 030f 	bic.w	r3, r3, #15
 801d560:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801d562:	69bb      	ldr	r3, [r7, #24]
 801d564:	085b      	lsrs	r3, r3, #1
 801d566:	b29b      	uxth	r3, r3
 801d568:	f003 0307 	and.w	r3, r3, #7
 801d56c:	b29a      	uxth	r2, r3
 801d56e:	8afb      	ldrh	r3, [r7, #22]
 801d570:	4313      	orrs	r3, r2
 801d572:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 801d574:	68fb      	ldr	r3, [r7, #12]
 801d576:	681b      	ldr	r3, [r3, #0]
 801d578:	8afa      	ldrh	r2, [r7, #22]
 801d57a:	60da      	str	r2, [r3, #12]
 801d57c:	e052      	b.n	801d624 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 801d57e:	2301      	movs	r3, #1
 801d580:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801d584:	e04e      	b.n	801d624 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 801d586:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d58a:	2b08      	cmp	r3, #8
 801d58c:	d827      	bhi.n	801d5de <UART_SetConfig+0x44e>
 801d58e:	a201      	add	r2, pc, #4	@ (adr r2, 801d594 <UART_SetConfig+0x404>)
 801d590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d594:	0801d5b9 	.word	0x0801d5b9
 801d598:	0801d5c1 	.word	0x0801d5c1
 801d59c:	0801d5c9 	.word	0x0801d5c9
 801d5a0:	0801d5df 	.word	0x0801d5df
 801d5a4:	0801d5cf 	.word	0x0801d5cf
 801d5a8:	0801d5df 	.word	0x0801d5df
 801d5ac:	0801d5df 	.word	0x0801d5df
 801d5b0:	0801d5df 	.word	0x0801d5df
 801d5b4:	0801d5d7 	.word	0x0801d5d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801d5b8:	f7fc ff44 	bl	801a444 <HAL_RCC_GetPCLK1Freq>
 801d5bc:	61f8      	str	r0, [r7, #28]
        break;
 801d5be:	e014      	b.n	801d5ea <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801d5c0:	f7fc ff56 	bl	801a470 <HAL_RCC_GetPCLK2Freq>
 801d5c4:	61f8      	str	r0, [r7, #28]
        break;
 801d5c6:	e010      	b.n	801d5ea <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801d5c8:	4b1d      	ldr	r3, [pc, #116]	@ (801d640 <UART_SetConfig+0x4b0>)
 801d5ca:	61fb      	str	r3, [r7, #28]
        break;
 801d5cc:	e00d      	b.n	801d5ea <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801d5ce:	f7fc fea1 	bl	801a314 <HAL_RCC_GetSysClockFreq>
 801d5d2:	61f8      	str	r0, [r7, #28]
        break;
 801d5d4:	e009      	b.n	801d5ea <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801d5d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801d5da:	61fb      	str	r3, [r7, #28]
        break;
 801d5dc:	e005      	b.n	801d5ea <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 801d5de:	2300      	movs	r3, #0
 801d5e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801d5e2:	2301      	movs	r3, #1
 801d5e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 801d5e8:	bf00      	nop
    }

    if (pclk != 0U)
 801d5ea:	69fb      	ldr	r3, [r7, #28]
 801d5ec:	2b00      	cmp	r3, #0
 801d5ee:	d019      	beq.n	801d624 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 801d5f0:	68fb      	ldr	r3, [r7, #12]
 801d5f2:	685b      	ldr	r3, [r3, #4]
 801d5f4:	085a      	lsrs	r2, r3, #1
 801d5f6:	69fb      	ldr	r3, [r7, #28]
 801d5f8:	441a      	add	r2, r3
 801d5fa:	68fb      	ldr	r3, [r7, #12]
 801d5fc:	685b      	ldr	r3, [r3, #4]
 801d5fe:	fbb2 f3f3 	udiv	r3, r2, r3
 801d602:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801d604:	69bb      	ldr	r3, [r7, #24]
 801d606:	2b0f      	cmp	r3, #15
 801d608:	d909      	bls.n	801d61e <UART_SetConfig+0x48e>
 801d60a:	69bb      	ldr	r3, [r7, #24]
 801d60c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d610:	d205      	bcs.n	801d61e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801d612:	69bb      	ldr	r3, [r7, #24]
 801d614:	b29a      	uxth	r2, r3
 801d616:	68fb      	ldr	r3, [r7, #12]
 801d618:	681b      	ldr	r3, [r3, #0]
 801d61a:	60da      	str	r2, [r3, #12]
 801d61c:	e002      	b.n	801d624 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 801d61e:	2301      	movs	r3, #1
 801d620:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801d624:	68fb      	ldr	r3, [r7, #12]
 801d626:	2200      	movs	r2, #0
 801d628:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 801d62a:	68fb      	ldr	r3, [r7, #12]
 801d62c:	2200      	movs	r2, #0
 801d62e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 801d630:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 801d634:	4618      	mov	r0, r3
 801d636:	3728      	adds	r7, #40	@ 0x28
 801d638:	46bd      	mov	sp, r7
 801d63a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801d63e:	bf00      	nop
 801d640:	00f42400 	.word	0x00f42400

0801d644 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801d644:	b480      	push	{r7}
 801d646:	b083      	sub	sp, #12
 801d648:	af00      	add	r7, sp, #0
 801d64a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801d64c:	687b      	ldr	r3, [r7, #4]
 801d64e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d650:	f003 0308 	and.w	r3, r3, #8
 801d654:	2b00      	cmp	r3, #0
 801d656:	d00a      	beq.n	801d66e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801d658:	687b      	ldr	r3, [r7, #4]
 801d65a:	681b      	ldr	r3, [r3, #0]
 801d65c:	685b      	ldr	r3, [r3, #4]
 801d65e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801d662:	687b      	ldr	r3, [r7, #4]
 801d664:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801d666:	687b      	ldr	r3, [r7, #4]
 801d668:	681b      	ldr	r3, [r3, #0]
 801d66a:	430a      	orrs	r2, r1
 801d66c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801d66e:	687b      	ldr	r3, [r7, #4]
 801d670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d672:	f003 0301 	and.w	r3, r3, #1
 801d676:	2b00      	cmp	r3, #0
 801d678:	d00a      	beq.n	801d690 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801d67a:	687b      	ldr	r3, [r7, #4]
 801d67c:	681b      	ldr	r3, [r3, #0]
 801d67e:	685b      	ldr	r3, [r3, #4]
 801d680:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801d684:	687b      	ldr	r3, [r7, #4]
 801d686:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801d688:	687b      	ldr	r3, [r7, #4]
 801d68a:	681b      	ldr	r3, [r3, #0]
 801d68c:	430a      	orrs	r2, r1
 801d68e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801d690:	687b      	ldr	r3, [r7, #4]
 801d692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d694:	f003 0302 	and.w	r3, r3, #2
 801d698:	2b00      	cmp	r3, #0
 801d69a:	d00a      	beq.n	801d6b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801d69c:	687b      	ldr	r3, [r7, #4]
 801d69e:	681b      	ldr	r3, [r3, #0]
 801d6a0:	685b      	ldr	r3, [r3, #4]
 801d6a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801d6a6:	687b      	ldr	r3, [r7, #4]
 801d6a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801d6aa:	687b      	ldr	r3, [r7, #4]
 801d6ac:	681b      	ldr	r3, [r3, #0]
 801d6ae:	430a      	orrs	r2, r1
 801d6b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801d6b2:	687b      	ldr	r3, [r7, #4]
 801d6b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d6b6:	f003 0304 	and.w	r3, r3, #4
 801d6ba:	2b00      	cmp	r3, #0
 801d6bc:	d00a      	beq.n	801d6d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801d6be:	687b      	ldr	r3, [r7, #4]
 801d6c0:	681b      	ldr	r3, [r3, #0]
 801d6c2:	685b      	ldr	r3, [r3, #4]
 801d6c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801d6c8:	687b      	ldr	r3, [r7, #4]
 801d6ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801d6cc:	687b      	ldr	r3, [r7, #4]
 801d6ce:	681b      	ldr	r3, [r3, #0]
 801d6d0:	430a      	orrs	r2, r1
 801d6d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801d6d4:	687b      	ldr	r3, [r7, #4]
 801d6d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d6d8:	f003 0310 	and.w	r3, r3, #16
 801d6dc:	2b00      	cmp	r3, #0
 801d6de:	d00a      	beq.n	801d6f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801d6e0:	687b      	ldr	r3, [r7, #4]
 801d6e2:	681b      	ldr	r3, [r3, #0]
 801d6e4:	689b      	ldr	r3, [r3, #8]
 801d6e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801d6ea:	687b      	ldr	r3, [r7, #4]
 801d6ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801d6ee:	687b      	ldr	r3, [r7, #4]
 801d6f0:	681b      	ldr	r3, [r3, #0]
 801d6f2:	430a      	orrs	r2, r1
 801d6f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801d6f6:	687b      	ldr	r3, [r7, #4]
 801d6f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d6fa:	f003 0320 	and.w	r3, r3, #32
 801d6fe:	2b00      	cmp	r3, #0
 801d700:	d00a      	beq.n	801d718 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801d702:	687b      	ldr	r3, [r7, #4]
 801d704:	681b      	ldr	r3, [r3, #0]
 801d706:	689b      	ldr	r3, [r3, #8]
 801d708:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801d70c:	687b      	ldr	r3, [r7, #4]
 801d70e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801d710:	687b      	ldr	r3, [r7, #4]
 801d712:	681b      	ldr	r3, [r3, #0]
 801d714:	430a      	orrs	r2, r1
 801d716:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801d718:	687b      	ldr	r3, [r7, #4]
 801d71a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d71c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801d720:	2b00      	cmp	r3, #0
 801d722:	d01a      	beq.n	801d75a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801d724:	687b      	ldr	r3, [r7, #4]
 801d726:	681b      	ldr	r3, [r3, #0]
 801d728:	685b      	ldr	r3, [r3, #4]
 801d72a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801d72e:	687b      	ldr	r3, [r7, #4]
 801d730:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801d732:	687b      	ldr	r3, [r7, #4]
 801d734:	681b      	ldr	r3, [r3, #0]
 801d736:	430a      	orrs	r2, r1
 801d738:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801d73a:	687b      	ldr	r3, [r7, #4]
 801d73c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801d73e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801d742:	d10a      	bne.n	801d75a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801d744:	687b      	ldr	r3, [r7, #4]
 801d746:	681b      	ldr	r3, [r3, #0]
 801d748:	685b      	ldr	r3, [r3, #4]
 801d74a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801d74e:	687b      	ldr	r3, [r7, #4]
 801d750:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801d752:	687b      	ldr	r3, [r7, #4]
 801d754:	681b      	ldr	r3, [r3, #0]
 801d756:	430a      	orrs	r2, r1
 801d758:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801d75a:	687b      	ldr	r3, [r7, #4]
 801d75c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d75e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801d762:	2b00      	cmp	r3, #0
 801d764:	d00a      	beq.n	801d77c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801d766:	687b      	ldr	r3, [r7, #4]
 801d768:	681b      	ldr	r3, [r3, #0]
 801d76a:	685b      	ldr	r3, [r3, #4]
 801d76c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 801d770:	687b      	ldr	r3, [r7, #4]
 801d772:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801d774:	687b      	ldr	r3, [r7, #4]
 801d776:	681b      	ldr	r3, [r3, #0]
 801d778:	430a      	orrs	r2, r1
 801d77a:	605a      	str	r2, [r3, #4]
  }
}
 801d77c:	bf00      	nop
 801d77e:	370c      	adds	r7, #12
 801d780:	46bd      	mov	sp, r7
 801d782:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d786:	4770      	bx	lr

0801d788 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801d788:	b580      	push	{r7, lr}
 801d78a:	b098      	sub	sp, #96	@ 0x60
 801d78c:	af02      	add	r7, sp, #8
 801d78e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801d790:	687b      	ldr	r3, [r7, #4]
 801d792:	2200      	movs	r2, #0
 801d794:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801d798:	f7fb fcda 	bl	8019150 <HAL_GetTick>
 801d79c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801d79e:	687b      	ldr	r3, [r7, #4]
 801d7a0:	681b      	ldr	r3, [r3, #0]
 801d7a2:	681b      	ldr	r3, [r3, #0]
 801d7a4:	f003 0308 	and.w	r3, r3, #8
 801d7a8:	2b08      	cmp	r3, #8
 801d7aa:	d12e      	bne.n	801d80a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801d7ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801d7b0:	9300      	str	r3, [sp, #0]
 801d7b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d7b4:	2200      	movs	r2, #0
 801d7b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801d7ba:	6878      	ldr	r0, [r7, #4]
 801d7bc:	f000 f88c 	bl	801d8d8 <UART_WaitOnFlagUntilTimeout>
 801d7c0:	4603      	mov	r3, r0
 801d7c2:	2b00      	cmp	r3, #0
 801d7c4:	d021      	beq.n	801d80a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 801d7c6:	687b      	ldr	r3, [r7, #4]
 801d7c8:	681b      	ldr	r3, [r3, #0]
 801d7ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d7ce:	e853 3f00 	ldrex	r3, [r3]
 801d7d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801d7d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d7d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801d7da:	653b      	str	r3, [r7, #80]	@ 0x50
 801d7dc:	687b      	ldr	r3, [r7, #4]
 801d7de:	681b      	ldr	r3, [r3, #0]
 801d7e0:	461a      	mov	r2, r3
 801d7e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d7e4:	647b      	str	r3, [r7, #68]	@ 0x44
 801d7e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d7e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801d7ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801d7ec:	e841 2300 	strex	r3, r2, [r1]
 801d7f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801d7f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d7f4:	2b00      	cmp	r3, #0
 801d7f6:	d1e6      	bne.n	801d7c6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 801d7f8:	687b      	ldr	r3, [r7, #4]
 801d7fa:	2220      	movs	r2, #32
 801d7fc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 801d7fe:	687b      	ldr	r3, [r7, #4]
 801d800:	2200      	movs	r2, #0
 801d802:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801d806:	2303      	movs	r3, #3
 801d808:	e062      	b.n	801d8d0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801d80a:	687b      	ldr	r3, [r7, #4]
 801d80c:	681b      	ldr	r3, [r3, #0]
 801d80e:	681b      	ldr	r3, [r3, #0]
 801d810:	f003 0304 	and.w	r3, r3, #4
 801d814:	2b04      	cmp	r3, #4
 801d816:	d149      	bne.n	801d8ac <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801d818:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801d81c:	9300      	str	r3, [sp, #0]
 801d81e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d820:	2200      	movs	r2, #0
 801d822:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801d826:	6878      	ldr	r0, [r7, #4]
 801d828:	f000 f856 	bl	801d8d8 <UART_WaitOnFlagUntilTimeout>
 801d82c:	4603      	mov	r3, r0
 801d82e:	2b00      	cmp	r3, #0
 801d830:	d03c      	beq.n	801d8ac <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801d832:	687b      	ldr	r3, [r7, #4]
 801d834:	681b      	ldr	r3, [r3, #0]
 801d836:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d83a:	e853 3f00 	ldrex	r3, [r3]
 801d83e:	623b      	str	r3, [r7, #32]
   return(result);
 801d840:	6a3b      	ldr	r3, [r7, #32]
 801d842:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801d846:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801d848:	687b      	ldr	r3, [r7, #4]
 801d84a:	681b      	ldr	r3, [r3, #0]
 801d84c:	461a      	mov	r2, r3
 801d84e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d850:	633b      	str	r3, [r7, #48]	@ 0x30
 801d852:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d854:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d856:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d858:	e841 2300 	strex	r3, r2, [r1]
 801d85c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801d85e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d860:	2b00      	cmp	r3, #0
 801d862:	d1e6      	bne.n	801d832 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801d864:	687b      	ldr	r3, [r7, #4]
 801d866:	681b      	ldr	r3, [r3, #0]
 801d868:	3308      	adds	r3, #8
 801d86a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d86c:	693b      	ldr	r3, [r7, #16]
 801d86e:	e853 3f00 	ldrex	r3, [r3]
 801d872:	60fb      	str	r3, [r7, #12]
   return(result);
 801d874:	68fb      	ldr	r3, [r7, #12]
 801d876:	f023 0301 	bic.w	r3, r3, #1
 801d87a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801d87c:	687b      	ldr	r3, [r7, #4]
 801d87e:	681b      	ldr	r3, [r3, #0]
 801d880:	3308      	adds	r3, #8
 801d882:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801d884:	61fa      	str	r2, [r7, #28]
 801d886:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d888:	69b9      	ldr	r1, [r7, #24]
 801d88a:	69fa      	ldr	r2, [r7, #28]
 801d88c:	e841 2300 	strex	r3, r2, [r1]
 801d890:	617b      	str	r3, [r7, #20]
   return(result);
 801d892:	697b      	ldr	r3, [r7, #20]
 801d894:	2b00      	cmp	r3, #0
 801d896:	d1e5      	bne.n	801d864 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 801d898:	687b      	ldr	r3, [r7, #4]
 801d89a:	2220      	movs	r2, #32
 801d89c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 801d8a0:	687b      	ldr	r3, [r7, #4]
 801d8a2:	2200      	movs	r2, #0
 801d8a4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801d8a8:	2303      	movs	r3, #3
 801d8aa:	e011      	b.n	801d8d0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801d8ac:	687b      	ldr	r3, [r7, #4]
 801d8ae:	2220      	movs	r2, #32
 801d8b0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 801d8b2:	687b      	ldr	r3, [r7, #4]
 801d8b4:	2220      	movs	r2, #32
 801d8b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801d8ba:	687b      	ldr	r3, [r7, #4]
 801d8bc:	2200      	movs	r2, #0
 801d8be:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801d8c0:	687b      	ldr	r3, [r7, #4]
 801d8c2:	2200      	movs	r2, #0
 801d8c4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 801d8c6:	687b      	ldr	r3, [r7, #4]
 801d8c8:	2200      	movs	r2, #0
 801d8ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 801d8ce:	2300      	movs	r3, #0
}
 801d8d0:	4618      	mov	r0, r3
 801d8d2:	3758      	adds	r7, #88	@ 0x58
 801d8d4:	46bd      	mov	sp, r7
 801d8d6:	bd80      	pop	{r7, pc}

0801d8d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801d8d8:	b580      	push	{r7, lr}
 801d8da:	b084      	sub	sp, #16
 801d8dc:	af00      	add	r7, sp, #0
 801d8de:	60f8      	str	r0, [r7, #12]
 801d8e0:	60b9      	str	r1, [r7, #8]
 801d8e2:	603b      	str	r3, [r7, #0]
 801d8e4:	4613      	mov	r3, r2
 801d8e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801d8e8:	e04f      	b.n	801d98a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801d8ea:	69bb      	ldr	r3, [r7, #24]
 801d8ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d8f0:	d04b      	beq.n	801d98a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801d8f2:	f7fb fc2d 	bl	8019150 <HAL_GetTick>
 801d8f6:	4602      	mov	r2, r0
 801d8f8:	683b      	ldr	r3, [r7, #0]
 801d8fa:	1ad3      	subs	r3, r2, r3
 801d8fc:	69ba      	ldr	r2, [r7, #24]
 801d8fe:	429a      	cmp	r2, r3
 801d900:	d302      	bcc.n	801d908 <UART_WaitOnFlagUntilTimeout+0x30>
 801d902:	69bb      	ldr	r3, [r7, #24]
 801d904:	2b00      	cmp	r3, #0
 801d906:	d101      	bne.n	801d90c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801d908:	2303      	movs	r3, #3
 801d90a:	e04e      	b.n	801d9aa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801d90c:	68fb      	ldr	r3, [r7, #12]
 801d90e:	681b      	ldr	r3, [r3, #0]
 801d910:	681b      	ldr	r3, [r3, #0]
 801d912:	f003 0304 	and.w	r3, r3, #4
 801d916:	2b00      	cmp	r3, #0
 801d918:	d037      	beq.n	801d98a <UART_WaitOnFlagUntilTimeout+0xb2>
 801d91a:	68bb      	ldr	r3, [r7, #8]
 801d91c:	2b80      	cmp	r3, #128	@ 0x80
 801d91e:	d034      	beq.n	801d98a <UART_WaitOnFlagUntilTimeout+0xb2>
 801d920:	68bb      	ldr	r3, [r7, #8]
 801d922:	2b40      	cmp	r3, #64	@ 0x40
 801d924:	d031      	beq.n	801d98a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801d926:	68fb      	ldr	r3, [r7, #12]
 801d928:	681b      	ldr	r3, [r3, #0]
 801d92a:	69db      	ldr	r3, [r3, #28]
 801d92c:	f003 0308 	and.w	r3, r3, #8
 801d930:	2b08      	cmp	r3, #8
 801d932:	d110      	bne.n	801d956 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801d934:	68fb      	ldr	r3, [r7, #12]
 801d936:	681b      	ldr	r3, [r3, #0]
 801d938:	2208      	movs	r2, #8
 801d93a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801d93c:	68f8      	ldr	r0, [r7, #12]
 801d93e:	f000 f8ff 	bl	801db40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801d942:	68fb      	ldr	r3, [r7, #12]
 801d944:	2208      	movs	r2, #8
 801d946:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801d94a:	68fb      	ldr	r3, [r7, #12]
 801d94c:	2200      	movs	r2, #0
 801d94e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 801d952:	2301      	movs	r3, #1
 801d954:	e029      	b.n	801d9aa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801d956:	68fb      	ldr	r3, [r7, #12]
 801d958:	681b      	ldr	r3, [r3, #0]
 801d95a:	69db      	ldr	r3, [r3, #28]
 801d95c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801d960:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801d964:	d111      	bne.n	801d98a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801d966:	68fb      	ldr	r3, [r7, #12]
 801d968:	681b      	ldr	r3, [r3, #0]
 801d96a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801d96e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801d970:	68f8      	ldr	r0, [r7, #12]
 801d972:	f000 f8e5 	bl	801db40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801d976:	68fb      	ldr	r3, [r7, #12]
 801d978:	2220      	movs	r2, #32
 801d97a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801d97e:	68fb      	ldr	r3, [r7, #12]
 801d980:	2200      	movs	r2, #0
 801d982:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 801d986:	2303      	movs	r3, #3
 801d988:	e00f      	b.n	801d9aa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801d98a:	68fb      	ldr	r3, [r7, #12]
 801d98c:	681b      	ldr	r3, [r3, #0]
 801d98e:	69da      	ldr	r2, [r3, #28]
 801d990:	68bb      	ldr	r3, [r7, #8]
 801d992:	4013      	ands	r3, r2
 801d994:	68ba      	ldr	r2, [r7, #8]
 801d996:	429a      	cmp	r2, r3
 801d998:	bf0c      	ite	eq
 801d99a:	2301      	moveq	r3, #1
 801d99c:	2300      	movne	r3, #0
 801d99e:	b2db      	uxtb	r3, r3
 801d9a0:	461a      	mov	r2, r3
 801d9a2:	79fb      	ldrb	r3, [r7, #7]
 801d9a4:	429a      	cmp	r2, r3
 801d9a6:	d0a0      	beq.n	801d8ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801d9a8:	2300      	movs	r3, #0
}
 801d9aa:	4618      	mov	r0, r3
 801d9ac:	3710      	adds	r7, #16
 801d9ae:	46bd      	mov	sp, r7
 801d9b0:	bd80      	pop	{r7, pc}
	...

0801d9b4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801d9b4:	b480      	push	{r7}
 801d9b6:	b097      	sub	sp, #92	@ 0x5c
 801d9b8:	af00      	add	r7, sp, #0
 801d9ba:	60f8      	str	r0, [r7, #12]
 801d9bc:	60b9      	str	r1, [r7, #8]
 801d9be:	4613      	mov	r3, r2
 801d9c0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801d9c2:	68fb      	ldr	r3, [r7, #12]
 801d9c4:	68ba      	ldr	r2, [r7, #8]
 801d9c6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 801d9c8:	68fb      	ldr	r3, [r7, #12]
 801d9ca:	88fa      	ldrh	r2, [r7, #6]
 801d9cc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 801d9d0:	68fb      	ldr	r3, [r7, #12]
 801d9d2:	88fa      	ldrh	r2, [r7, #6]
 801d9d4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 801d9d8:	68fb      	ldr	r3, [r7, #12]
 801d9da:	2200      	movs	r2, #0
 801d9dc:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801d9de:	68fb      	ldr	r3, [r7, #12]
 801d9e0:	689b      	ldr	r3, [r3, #8]
 801d9e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801d9e6:	d10e      	bne.n	801da06 <UART_Start_Receive_IT+0x52>
 801d9e8:	68fb      	ldr	r3, [r7, #12]
 801d9ea:	691b      	ldr	r3, [r3, #16]
 801d9ec:	2b00      	cmp	r3, #0
 801d9ee:	d105      	bne.n	801d9fc <UART_Start_Receive_IT+0x48>
 801d9f0:	68fb      	ldr	r3, [r7, #12]
 801d9f2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801d9f6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 801d9fa:	e02d      	b.n	801da58 <UART_Start_Receive_IT+0xa4>
 801d9fc:	68fb      	ldr	r3, [r7, #12]
 801d9fe:	22ff      	movs	r2, #255	@ 0xff
 801da00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 801da04:	e028      	b.n	801da58 <UART_Start_Receive_IT+0xa4>
 801da06:	68fb      	ldr	r3, [r7, #12]
 801da08:	689b      	ldr	r3, [r3, #8]
 801da0a:	2b00      	cmp	r3, #0
 801da0c:	d10d      	bne.n	801da2a <UART_Start_Receive_IT+0x76>
 801da0e:	68fb      	ldr	r3, [r7, #12]
 801da10:	691b      	ldr	r3, [r3, #16]
 801da12:	2b00      	cmp	r3, #0
 801da14:	d104      	bne.n	801da20 <UART_Start_Receive_IT+0x6c>
 801da16:	68fb      	ldr	r3, [r7, #12]
 801da18:	22ff      	movs	r2, #255	@ 0xff
 801da1a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 801da1e:	e01b      	b.n	801da58 <UART_Start_Receive_IT+0xa4>
 801da20:	68fb      	ldr	r3, [r7, #12]
 801da22:	227f      	movs	r2, #127	@ 0x7f
 801da24:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 801da28:	e016      	b.n	801da58 <UART_Start_Receive_IT+0xa4>
 801da2a:	68fb      	ldr	r3, [r7, #12]
 801da2c:	689b      	ldr	r3, [r3, #8]
 801da2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801da32:	d10d      	bne.n	801da50 <UART_Start_Receive_IT+0x9c>
 801da34:	68fb      	ldr	r3, [r7, #12]
 801da36:	691b      	ldr	r3, [r3, #16]
 801da38:	2b00      	cmp	r3, #0
 801da3a:	d104      	bne.n	801da46 <UART_Start_Receive_IT+0x92>
 801da3c:	68fb      	ldr	r3, [r7, #12]
 801da3e:	227f      	movs	r2, #127	@ 0x7f
 801da40:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 801da44:	e008      	b.n	801da58 <UART_Start_Receive_IT+0xa4>
 801da46:	68fb      	ldr	r3, [r7, #12]
 801da48:	223f      	movs	r2, #63	@ 0x3f
 801da4a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 801da4e:	e003      	b.n	801da58 <UART_Start_Receive_IT+0xa4>
 801da50:	68fb      	ldr	r3, [r7, #12]
 801da52:	2200      	movs	r2, #0
 801da54:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801da58:	68fb      	ldr	r3, [r7, #12]
 801da5a:	2200      	movs	r2, #0
 801da5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801da60:	68fb      	ldr	r3, [r7, #12]
 801da62:	2222      	movs	r2, #34	@ 0x22
 801da64:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801da68:	68fb      	ldr	r3, [r7, #12]
 801da6a:	681b      	ldr	r3, [r3, #0]
 801da6c:	3308      	adds	r3, #8
 801da6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801da70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801da72:	e853 3f00 	ldrex	r3, [r3]
 801da76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801da78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801da7a:	f043 0301 	orr.w	r3, r3, #1
 801da7e:	657b      	str	r3, [r7, #84]	@ 0x54
 801da80:	68fb      	ldr	r3, [r7, #12]
 801da82:	681b      	ldr	r3, [r3, #0]
 801da84:	3308      	adds	r3, #8
 801da86:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801da88:	64ba      	str	r2, [r7, #72]	@ 0x48
 801da8a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801da8c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801da8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801da90:	e841 2300 	strex	r3, r2, [r1]
 801da94:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801da96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801da98:	2b00      	cmp	r3, #0
 801da9a:	d1e5      	bne.n	801da68 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801da9c:	68fb      	ldr	r3, [r7, #12]
 801da9e:	689b      	ldr	r3, [r3, #8]
 801daa0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801daa4:	d107      	bne.n	801dab6 <UART_Start_Receive_IT+0x102>
 801daa6:	68fb      	ldr	r3, [r7, #12]
 801daa8:	691b      	ldr	r3, [r3, #16]
 801daaa:	2b00      	cmp	r3, #0
 801daac:	d103      	bne.n	801dab6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 801daae:	68fb      	ldr	r3, [r7, #12]
 801dab0:	4a21      	ldr	r2, [pc, #132]	@ (801db38 <UART_Start_Receive_IT+0x184>)
 801dab2:	669a      	str	r2, [r3, #104]	@ 0x68
 801dab4:	e002      	b.n	801dabc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 801dab6:	68fb      	ldr	r3, [r7, #12]
 801dab8:	4a20      	ldr	r2, [pc, #128]	@ (801db3c <UART_Start_Receive_IT+0x188>)
 801daba:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 801dabc:	68fb      	ldr	r3, [r7, #12]
 801dabe:	691b      	ldr	r3, [r3, #16]
 801dac0:	2b00      	cmp	r3, #0
 801dac2:	d019      	beq.n	801daf8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 801dac4:	68fb      	ldr	r3, [r7, #12]
 801dac6:	681b      	ldr	r3, [r3, #0]
 801dac8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801daca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dacc:	e853 3f00 	ldrex	r3, [r3]
 801dad0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801dad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dad4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 801dad8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801dada:	68fb      	ldr	r3, [r7, #12]
 801dadc:	681b      	ldr	r3, [r3, #0]
 801dade:	461a      	mov	r2, r3
 801dae0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dae2:	637b      	str	r3, [r7, #52]	@ 0x34
 801dae4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dae6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801dae8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801daea:	e841 2300 	strex	r3, r2, [r1]
 801daee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801daf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801daf2:	2b00      	cmp	r3, #0
 801daf4:	d1e6      	bne.n	801dac4 <UART_Start_Receive_IT+0x110>
 801daf6:	e018      	b.n	801db2a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 801daf8:	68fb      	ldr	r3, [r7, #12]
 801dafa:	681b      	ldr	r3, [r3, #0]
 801dafc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dafe:	697b      	ldr	r3, [r7, #20]
 801db00:	e853 3f00 	ldrex	r3, [r3]
 801db04:	613b      	str	r3, [r7, #16]
   return(result);
 801db06:	693b      	ldr	r3, [r7, #16]
 801db08:	f043 0320 	orr.w	r3, r3, #32
 801db0c:	653b      	str	r3, [r7, #80]	@ 0x50
 801db0e:	68fb      	ldr	r3, [r7, #12]
 801db10:	681b      	ldr	r3, [r3, #0]
 801db12:	461a      	mov	r2, r3
 801db14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801db16:	623b      	str	r3, [r7, #32]
 801db18:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801db1a:	69f9      	ldr	r1, [r7, #28]
 801db1c:	6a3a      	ldr	r2, [r7, #32]
 801db1e:	e841 2300 	strex	r3, r2, [r1]
 801db22:	61bb      	str	r3, [r7, #24]
   return(result);
 801db24:	69bb      	ldr	r3, [r7, #24]
 801db26:	2b00      	cmp	r3, #0
 801db28:	d1e6      	bne.n	801daf8 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 801db2a:	2300      	movs	r3, #0
}
 801db2c:	4618      	mov	r0, r3
 801db2e:	375c      	adds	r7, #92	@ 0x5c
 801db30:	46bd      	mov	sp, r7
 801db32:	f85d 7b04 	ldr.w	r7, [sp], #4
 801db36:	4770      	bx	lr
 801db38:	0801de45 	.word	0x0801de45
 801db3c:	0801dc89 	.word	0x0801dc89

0801db40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801db40:	b480      	push	{r7}
 801db42:	b095      	sub	sp, #84	@ 0x54
 801db44:	af00      	add	r7, sp, #0
 801db46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801db48:	687b      	ldr	r3, [r7, #4]
 801db4a:	681b      	ldr	r3, [r3, #0]
 801db4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801db4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801db50:	e853 3f00 	ldrex	r3, [r3]
 801db54:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801db56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801db58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801db5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801db5e:	687b      	ldr	r3, [r7, #4]
 801db60:	681b      	ldr	r3, [r3, #0]
 801db62:	461a      	mov	r2, r3
 801db64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801db66:	643b      	str	r3, [r7, #64]	@ 0x40
 801db68:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801db6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801db6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801db6e:	e841 2300 	strex	r3, r2, [r1]
 801db72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801db74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801db76:	2b00      	cmp	r3, #0
 801db78:	d1e6      	bne.n	801db48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801db7a:	687b      	ldr	r3, [r7, #4]
 801db7c:	681b      	ldr	r3, [r3, #0]
 801db7e:	3308      	adds	r3, #8
 801db80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801db82:	6a3b      	ldr	r3, [r7, #32]
 801db84:	e853 3f00 	ldrex	r3, [r3]
 801db88:	61fb      	str	r3, [r7, #28]
   return(result);
 801db8a:	69fb      	ldr	r3, [r7, #28]
 801db8c:	f023 0301 	bic.w	r3, r3, #1
 801db90:	64bb      	str	r3, [r7, #72]	@ 0x48
 801db92:	687b      	ldr	r3, [r7, #4]
 801db94:	681b      	ldr	r3, [r3, #0]
 801db96:	3308      	adds	r3, #8
 801db98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801db9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801db9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801db9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801dba0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801dba2:	e841 2300 	strex	r3, r2, [r1]
 801dba6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801dba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dbaa:	2b00      	cmp	r3, #0
 801dbac:	d1e5      	bne.n	801db7a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801dbae:	687b      	ldr	r3, [r7, #4]
 801dbb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801dbb2:	2b01      	cmp	r3, #1
 801dbb4:	d118      	bne.n	801dbe8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801dbb6:	687b      	ldr	r3, [r7, #4]
 801dbb8:	681b      	ldr	r3, [r3, #0]
 801dbba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dbbc:	68fb      	ldr	r3, [r7, #12]
 801dbbe:	e853 3f00 	ldrex	r3, [r3]
 801dbc2:	60bb      	str	r3, [r7, #8]
   return(result);
 801dbc4:	68bb      	ldr	r3, [r7, #8]
 801dbc6:	f023 0310 	bic.w	r3, r3, #16
 801dbca:	647b      	str	r3, [r7, #68]	@ 0x44
 801dbcc:	687b      	ldr	r3, [r7, #4]
 801dbce:	681b      	ldr	r3, [r3, #0]
 801dbd0:	461a      	mov	r2, r3
 801dbd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801dbd4:	61bb      	str	r3, [r7, #24]
 801dbd6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dbd8:	6979      	ldr	r1, [r7, #20]
 801dbda:	69ba      	ldr	r2, [r7, #24]
 801dbdc:	e841 2300 	strex	r3, r2, [r1]
 801dbe0:	613b      	str	r3, [r7, #16]
   return(result);
 801dbe2:	693b      	ldr	r3, [r7, #16]
 801dbe4:	2b00      	cmp	r3, #0
 801dbe6:	d1e6      	bne.n	801dbb6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801dbe8:	687b      	ldr	r3, [r7, #4]
 801dbea:	2220      	movs	r2, #32
 801dbec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801dbf0:	687b      	ldr	r3, [r7, #4]
 801dbf2:	2200      	movs	r2, #0
 801dbf4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801dbf6:	687b      	ldr	r3, [r7, #4]
 801dbf8:	2200      	movs	r2, #0
 801dbfa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 801dbfc:	bf00      	nop
 801dbfe:	3754      	adds	r7, #84	@ 0x54
 801dc00:	46bd      	mov	sp, r7
 801dc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc06:	4770      	bx	lr

0801dc08 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801dc08:	b580      	push	{r7, lr}
 801dc0a:	b084      	sub	sp, #16
 801dc0c:	af00      	add	r7, sp, #0
 801dc0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801dc10:	687b      	ldr	r3, [r7, #4]
 801dc12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801dc14:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801dc16:	68fb      	ldr	r3, [r7, #12]
 801dc18:	2200      	movs	r2, #0
 801dc1a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 801dc1e:	68fb      	ldr	r3, [r7, #12]
 801dc20:	2200      	movs	r2, #0
 801dc22:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801dc26:	68f8      	ldr	r0, [r7, #12]
 801dc28:	f7ff fa9c 	bl	801d164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801dc2c:	bf00      	nop
 801dc2e:	3710      	adds	r7, #16
 801dc30:	46bd      	mov	sp, r7
 801dc32:	bd80      	pop	{r7, pc}

0801dc34 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801dc34:	b580      	push	{r7, lr}
 801dc36:	b088      	sub	sp, #32
 801dc38:	af00      	add	r7, sp, #0
 801dc3a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801dc3c:	687b      	ldr	r3, [r7, #4]
 801dc3e:	681b      	ldr	r3, [r3, #0]
 801dc40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dc42:	68fb      	ldr	r3, [r7, #12]
 801dc44:	e853 3f00 	ldrex	r3, [r3]
 801dc48:	60bb      	str	r3, [r7, #8]
   return(result);
 801dc4a:	68bb      	ldr	r3, [r7, #8]
 801dc4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801dc50:	61fb      	str	r3, [r7, #28]
 801dc52:	687b      	ldr	r3, [r7, #4]
 801dc54:	681b      	ldr	r3, [r3, #0]
 801dc56:	461a      	mov	r2, r3
 801dc58:	69fb      	ldr	r3, [r7, #28]
 801dc5a:	61bb      	str	r3, [r7, #24]
 801dc5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dc5e:	6979      	ldr	r1, [r7, #20]
 801dc60:	69ba      	ldr	r2, [r7, #24]
 801dc62:	e841 2300 	strex	r3, r2, [r1]
 801dc66:	613b      	str	r3, [r7, #16]
   return(result);
 801dc68:	693b      	ldr	r3, [r7, #16]
 801dc6a:	2b00      	cmp	r3, #0
 801dc6c:	d1e6      	bne.n	801dc3c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801dc6e:	687b      	ldr	r3, [r7, #4]
 801dc70:	2220      	movs	r2, #32
 801dc72:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801dc74:	687b      	ldr	r3, [r7, #4]
 801dc76:	2200      	movs	r2, #0
 801dc78:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801dc7a:	6878      	ldr	r0, [r7, #4]
 801dc7c:	f7ff fa68 	bl	801d150 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801dc80:	bf00      	nop
 801dc82:	3720      	adds	r7, #32
 801dc84:	46bd      	mov	sp, r7
 801dc86:	bd80      	pop	{r7, pc}

0801dc88 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 801dc88:	b580      	push	{r7, lr}
 801dc8a:	b09c      	sub	sp, #112	@ 0x70
 801dc8c:	af00      	add	r7, sp, #0
 801dc8e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 801dc90:	687b      	ldr	r3, [r7, #4]
 801dc92:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801dc96:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801dc9a:	687b      	ldr	r3, [r7, #4]
 801dc9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801dca0:	2b22      	cmp	r3, #34	@ 0x22
 801dca2:	f040 80be 	bne.w	801de22 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801dca6:	687b      	ldr	r3, [r7, #4]
 801dca8:	681b      	ldr	r3, [r3, #0]
 801dcaa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801dcac:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801dcb0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 801dcb4:	b2d9      	uxtb	r1, r3
 801dcb6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801dcba:	b2da      	uxtb	r2, r3
 801dcbc:	687b      	ldr	r3, [r7, #4]
 801dcbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801dcc0:	400a      	ands	r2, r1
 801dcc2:	b2d2      	uxtb	r2, r2
 801dcc4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801dcc6:	687b      	ldr	r3, [r7, #4]
 801dcc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801dcca:	1c5a      	adds	r2, r3, #1
 801dccc:	687b      	ldr	r3, [r7, #4]
 801dcce:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 801dcd0:	687b      	ldr	r3, [r7, #4]
 801dcd2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 801dcd6:	b29b      	uxth	r3, r3
 801dcd8:	3b01      	subs	r3, #1
 801dcda:	b29a      	uxth	r2, r3
 801dcdc:	687b      	ldr	r3, [r7, #4]
 801dcde:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 801dce2:	687b      	ldr	r3, [r7, #4]
 801dce4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 801dce8:	b29b      	uxth	r3, r3
 801dcea:	2b00      	cmp	r3, #0
 801dcec:	f040 80a3 	bne.w	801de36 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801dcf0:	687b      	ldr	r3, [r7, #4]
 801dcf2:	681b      	ldr	r3, [r3, #0]
 801dcf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dcf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801dcf8:	e853 3f00 	ldrex	r3, [r3]
 801dcfc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801dcfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801dd00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801dd04:	66bb      	str	r3, [r7, #104]	@ 0x68
 801dd06:	687b      	ldr	r3, [r7, #4]
 801dd08:	681b      	ldr	r3, [r3, #0]
 801dd0a:	461a      	mov	r2, r3
 801dd0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801dd0e:	65bb      	str	r3, [r7, #88]	@ 0x58
 801dd10:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dd12:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801dd14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801dd16:	e841 2300 	strex	r3, r2, [r1]
 801dd1a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801dd1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801dd1e:	2b00      	cmp	r3, #0
 801dd20:	d1e6      	bne.n	801dcf0 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801dd22:	687b      	ldr	r3, [r7, #4]
 801dd24:	681b      	ldr	r3, [r3, #0]
 801dd26:	3308      	adds	r3, #8
 801dd28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dd2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801dd2c:	e853 3f00 	ldrex	r3, [r3]
 801dd30:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801dd32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801dd34:	f023 0301 	bic.w	r3, r3, #1
 801dd38:	667b      	str	r3, [r7, #100]	@ 0x64
 801dd3a:	687b      	ldr	r3, [r7, #4]
 801dd3c:	681b      	ldr	r3, [r3, #0]
 801dd3e:	3308      	adds	r3, #8
 801dd40:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801dd42:	647a      	str	r2, [r7, #68]	@ 0x44
 801dd44:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dd46:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801dd48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801dd4a:	e841 2300 	strex	r3, r2, [r1]
 801dd4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801dd50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801dd52:	2b00      	cmp	r3, #0
 801dd54:	d1e5      	bne.n	801dd22 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801dd56:	687b      	ldr	r3, [r7, #4]
 801dd58:	2220      	movs	r2, #32
 801dd5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801dd5e:	687b      	ldr	r3, [r7, #4]
 801dd60:	2200      	movs	r2, #0
 801dd62:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801dd64:	687b      	ldr	r3, [r7, #4]
 801dd66:	2200      	movs	r2, #0
 801dd68:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801dd6a:	687b      	ldr	r3, [r7, #4]
 801dd6c:	681b      	ldr	r3, [r3, #0]
 801dd6e:	4a34      	ldr	r2, [pc, #208]	@ (801de40 <UART_RxISR_8BIT+0x1b8>)
 801dd70:	4293      	cmp	r3, r2
 801dd72:	d01f      	beq.n	801ddb4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801dd74:	687b      	ldr	r3, [r7, #4]
 801dd76:	681b      	ldr	r3, [r3, #0]
 801dd78:	685b      	ldr	r3, [r3, #4]
 801dd7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801dd7e:	2b00      	cmp	r3, #0
 801dd80:	d018      	beq.n	801ddb4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801dd82:	687b      	ldr	r3, [r7, #4]
 801dd84:	681b      	ldr	r3, [r3, #0]
 801dd86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dd88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd8a:	e853 3f00 	ldrex	r3, [r3]
 801dd8e:	623b      	str	r3, [r7, #32]
   return(result);
 801dd90:	6a3b      	ldr	r3, [r7, #32]
 801dd92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801dd96:	663b      	str	r3, [r7, #96]	@ 0x60
 801dd98:	687b      	ldr	r3, [r7, #4]
 801dd9a:	681b      	ldr	r3, [r3, #0]
 801dd9c:	461a      	mov	r2, r3
 801dd9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801dda0:	633b      	str	r3, [r7, #48]	@ 0x30
 801dda2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dda4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801dda6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801dda8:	e841 2300 	strex	r3, r2, [r1]
 801ddac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801ddae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ddb0:	2b00      	cmp	r3, #0
 801ddb2:	d1e6      	bne.n	801dd82 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801ddb4:	687b      	ldr	r3, [r7, #4]
 801ddb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801ddb8:	2b01      	cmp	r3, #1
 801ddba:	d12e      	bne.n	801de1a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801ddbc:	687b      	ldr	r3, [r7, #4]
 801ddbe:	2200      	movs	r2, #0
 801ddc0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801ddc2:	687b      	ldr	r3, [r7, #4]
 801ddc4:	681b      	ldr	r3, [r3, #0]
 801ddc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ddc8:	693b      	ldr	r3, [r7, #16]
 801ddca:	e853 3f00 	ldrex	r3, [r3]
 801ddce:	60fb      	str	r3, [r7, #12]
   return(result);
 801ddd0:	68fb      	ldr	r3, [r7, #12]
 801ddd2:	f023 0310 	bic.w	r3, r3, #16
 801ddd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801ddd8:	687b      	ldr	r3, [r7, #4]
 801ddda:	681b      	ldr	r3, [r3, #0]
 801dddc:	461a      	mov	r2, r3
 801ddde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801dde0:	61fb      	str	r3, [r7, #28]
 801dde2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dde4:	69b9      	ldr	r1, [r7, #24]
 801dde6:	69fa      	ldr	r2, [r7, #28]
 801dde8:	e841 2300 	strex	r3, r2, [r1]
 801ddec:	617b      	str	r3, [r7, #20]
   return(result);
 801ddee:	697b      	ldr	r3, [r7, #20]
 801ddf0:	2b00      	cmp	r3, #0
 801ddf2:	d1e6      	bne.n	801ddc2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801ddf4:	687b      	ldr	r3, [r7, #4]
 801ddf6:	681b      	ldr	r3, [r3, #0]
 801ddf8:	69db      	ldr	r3, [r3, #28]
 801ddfa:	f003 0310 	and.w	r3, r3, #16
 801ddfe:	2b10      	cmp	r3, #16
 801de00:	d103      	bne.n	801de0a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801de02:	687b      	ldr	r3, [r7, #4]
 801de04:	681b      	ldr	r3, [r3, #0]
 801de06:	2210      	movs	r2, #16
 801de08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801de0a:	687b      	ldr	r3, [r7, #4]
 801de0c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801de10:	4619      	mov	r1, r3
 801de12:	6878      	ldr	r0, [r7, #4]
 801de14:	f7ff f9b0 	bl	801d178 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801de18:	e00d      	b.n	801de36 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 801de1a:	6878      	ldr	r0, [r7, #4]
 801de1c:	f7e3 fe0c 	bl	8001a38 <HAL_UART_RxCpltCallback>
}
 801de20:	e009      	b.n	801de36 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801de22:	687b      	ldr	r3, [r7, #4]
 801de24:	681b      	ldr	r3, [r3, #0]
 801de26:	8b1b      	ldrh	r3, [r3, #24]
 801de28:	b29a      	uxth	r2, r3
 801de2a:	687b      	ldr	r3, [r7, #4]
 801de2c:	681b      	ldr	r3, [r3, #0]
 801de2e:	f042 0208 	orr.w	r2, r2, #8
 801de32:	b292      	uxth	r2, r2
 801de34:	831a      	strh	r2, [r3, #24]
}
 801de36:	bf00      	nop
 801de38:	3770      	adds	r7, #112	@ 0x70
 801de3a:	46bd      	mov	sp, r7
 801de3c:	bd80      	pop	{r7, pc}
 801de3e:	bf00      	nop
 801de40:	40008000 	.word	0x40008000

0801de44 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 801de44:	b580      	push	{r7, lr}
 801de46:	b09c      	sub	sp, #112	@ 0x70
 801de48:	af00      	add	r7, sp, #0
 801de4a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 801de4c:	687b      	ldr	r3, [r7, #4]
 801de4e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801de52:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801de56:	687b      	ldr	r3, [r7, #4]
 801de58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801de5c:	2b22      	cmp	r3, #34	@ 0x22
 801de5e:	f040 80be 	bne.w	801dfde <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801de62:	687b      	ldr	r3, [r7, #4]
 801de64:	681b      	ldr	r3, [r3, #0]
 801de66:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801de68:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 801de6c:	687b      	ldr	r3, [r7, #4]
 801de6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801de70:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 801de72:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 801de76:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801de7a:	4013      	ands	r3, r2
 801de7c:	b29a      	uxth	r2, r3
 801de7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801de80:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 801de82:	687b      	ldr	r3, [r7, #4]
 801de84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801de86:	1c9a      	adds	r2, r3, #2
 801de88:	687b      	ldr	r3, [r7, #4]
 801de8a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 801de8c:	687b      	ldr	r3, [r7, #4]
 801de8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 801de92:	b29b      	uxth	r3, r3
 801de94:	3b01      	subs	r3, #1
 801de96:	b29a      	uxth	r2, r3
 801de98:	687b      	ldr	r3, [r7, #4]
 801de9a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 801de9e:	687b      	ldr	r3, [r7, #4]
 801dea0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 801dea4:	b29b      	uxth	r3, r3
 801dea6:	2b00      	cmp	r3, #0
 801dea8:	f040 80a3 	bne.w	801dff2 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801deac:	687b      	ldr	r3, [r7, #4]
 801deae:	681b      	ldr	r3, [r3, #0]
 801deb0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801deb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801deb4:	e853 3f00 	ldrex	r3, [r3]
 801deb8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801deba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801debc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801dec0:	667b      	str	r3, [r7, #100]	@ 0x64
 801dec2:	687b      	ldr	r3, [r7, #4]
 801dec4:	681b      	ldr	r3, [r3, #0]
 801dec6:	461a      	mov	r2, r3
 801dec8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801deca:	657b      	str	r3, [r7, #84]	@ 0x54
 801decc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dece:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801ded0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801ded2:	e841 2300 	strex	r3, r2, [r1]
 801ded6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801ded8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801deda:	2b00      	cmp	r3, #0
 801dedc:	d1e6      	bne.n	801deac <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801dede:	687b      	ldr	r3, [r7, #4]
 801dee0:	681b      	ldr	r3, [r3, #0]
 801dee2:	3308      	adds	r3, #8
 801dee4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801dee8:	e853 3f00 	ldrex	r3, [r3]
 801deec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801deee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801def0:	f023 0301 	bic.w	r3, r3, #1
 801def4:	663b      	str	r3, [r7, #96]	@ 0x60
 801def6:	687b      	ldr	r3, [r7, #4]
 801def8:	681b      	ldr	r3, [r3, #0]
 801defa:	3308      	adds	r3, #8
 801defc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801defe:	643a      	str	r2, [r7, #64]	@ 0x40
 801df00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801df02:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801df04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801df06:	e841 2300 	strex	r3, r2, [r1]
 801df0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801df0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801df0e:	2b00      	cmp	r3, #0
 801df10:	d1e5      	bne.n	801dede <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801df12:	687b      	ldr	r3, [r7, #4]
 801df14:	2220      	movs	r2, #32
 801df16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801df1a:	687b      	ldr	r3, [r7, #4]
 801df1c:	2200      	movs	r2, #0
 801df1e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801df20:	687b      	ldr	r3, [r7, #4]
 801df22:	2200      	movs	r2, #0
 801df24:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801df26:	687b      	ldr	r3, [r7, #4]
 801df28:	681b      	ldr	r3, [r3, #0]
 801df2a:	4a34      	ldr	r2, [pc, #208]	@ (801dffc <UART_RxISR_16BIT+0x1b8>)
 801df2c:	4293      	cmp	r3, r2
 801df2e:	d01f      	beq.n	801df70 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801df30:	687b      	ldr	r3, [r7, #4]
 801df32:	681b      	ldr	r3, [r3, #0]
 801df34:	685b      	ldr	r3, [r3, #4]
 801df36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801df3a:	2b00      	cmp	r3, #0
 801df3c:	d018      	beq.n	801df70 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801df3e:	687b      	ldr	r3, [r7, #4]
 801df40:	681b      	ldr	r3, [r3, #0]
 801df42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801df44:	6a3b      	ldr	r3, [r7, #32]
 801df46:	e853 3f00 	ldrex	r3, [r3]
 801df4a:	61fb      	str	r3, [r7, #28]
   return(result);
 801df4c:	69fb      	ldr	r3, [r7, #28]
 801df4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801df52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801df54:	687b      	ldr	r3, [r7, #4]
 801df56:	681b      	ldr	r3, [r3, #0]
 801df58:	461a      	mov	r2, r3
 801df5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801df5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801df5e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801df60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801df62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801df64:	e841 2300 	strex	r3, r2, [r1]
 801df68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801df6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801df6c:	2b00      	cmp	r3, #0
 801df6e:	d1e6      	bne.n	801df3e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801df70:	687b      	ldr	r3, [r7, #4]
 801df72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801df74:	2b01      	cmp	r3, #1
 801df76:	d12e      	bne.n	801dfd6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801df78:	687b      	ldr	r3, [r7, #4]
 801df7a:	2200      	movs	r2, #0
 801df7c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801df7e:	687b      	ldr	r3, [r7, #4]
 801df80:	681b      	ldr	r3, [r3, #0]
 801df82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801df84:	68fb      	ldr	r3, [r7, #12]
 801df86:	e853 3f00 	ldrex	r3, [r3]
 801df8a:	60bb      	str	r3, [r7, #8]
   return(result);
 801df8c:	68bb      	ldr	r3, [r7, #8]
 801df8e:	f023 0310 	bic.w	r3, r3, #16
 801df92:	65bb      	str	r3, [r7, #88]	@ 0x58
 801df94:	687b      	ldr	r3, [r7, #4]
 801df96:	681b      	ldr	r3, [r3, #0]
 801df98:	461a      	mov	r2, r3
 801df9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801df9c:	61bb      	str	r3, [r7, #24]
 801df9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dfa0:	6979      	ldr	r1, [r7, #20]
 801dfa2:	69ba      	ldr	r2, [r7, #24]
 801dfa4:	e841 2300 	strex	r3, r2, [r1]
 801dfa8:	613b      	str	r3, [r7, #16]
   return(result);
 801dfaa:	693b      	ldr	r3, [r7, #16]
 801dfac:	2b00      	cmp	r3, #0
 801dfae:	d1e6      	bne.n	801df7e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801dfb0:	687b      	ldr	r3, [r7, #4]
 801dfb2:	681b      	ldr	r3, [r3, #0]
 801dfb4:	69db      	ldr	r3, [r3, #28]
 801dfb6:	f003 0310 	and.w	r3, r3, #16
 801dfba:	2b10      	cmp	r3, #16
 801dfbc:	d103      	bne.n	801dfc6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801dfbe:	687b      	ldr	r3, [r7, #4]
 801dfc0:	681b      	ldr	r3, [r3, #0]
 801dfc2:	2210      	movs	r2, #16
 801dfc4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801dfc6:	687b      	ldr	r3, [r7, #4]
 801dfc8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801dfcc:	4619      	mov	r1, r3
 801dfce:	6878      	ldr	r0, [r7, #4]
 801dfd0:	f7ff f8d2 	bl	801d178 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801dfd4:	e00d      	b.n	801dff2 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 801dfd6:	6878      	ldr	r0, [r7, #4]
 801dfd8:	f7e3 fd2e 	bl	8001a38 <HAL_UART_RxCpltCallback>
}
 801dfdc:	e009      	b.n	801dff2 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801dfde:	687b      	ldr	r3, [r7, #4]
 801dfe0:	681b      	ldr	r3, [r3, #0]
 801dfe2:	8b1b      	ldrh	r3, [r3, #24]
 801dfe4:	b29a      	uxth	r2, r3
 801dfe6:	687b      	ldr	r3, [r7, #4]
 801dfe8:	681b      	ldr	r3, [r3, #0]
 801dfea:	f042 0208 	orr.w	r2, r2, #8
 801dfee:	b292      	uxth	r2, r2
 801dff0:	831a      	strh	r2, [r3, #24]
}
 801dff2:	bf00      	nop
 801dff4:	3770      	adds	r7, #112	@ 0x70
 801dff6:	46bd      	mov	sp, r7
 801dff8:	bd80      	pop	{r7, pc}
 801dffa:	bf00      	nop
 801dffc:	40008000 	.word	0x40008000

0801e000 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801e000:	b480      	push	{r7}
 801e002:	b083      	sub	sp, #12
 801e004:	af00      	add	r7, sp, #0
 801e006:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801e008:	bf00      	nop
 801e00a:	370c      	adds	r7, #12
 801e00c:	46bd      	mov	sp, r7
 801e00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e012:	4770      	bx	lr

0801e014 <__cvt>:
 801e014:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801e018:	ec57 6b10 	vmov	r6, r7, d0
 801e01c:	2f00      	cmp	r7, #0
 801e01e:	460c      	mov	r4, r1
 801e020:	4619      	mov	r1, r3
 801e022:	463b      	mov	r3, r7
 801e024:	bfbb      	ittet	lt
 801e026:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801e02a:	461f      	movlt	r7, r3
 801e02c:	2300      	movge	r3, #0
 801e02e:	232d      	movlt	r3, #45	@ 0x2d
 801e030:	700b      	strb	r3, [r1, #0]
 801e032:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801e034:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801e038:	4691      	mov	r9, r2
 801e03a:	f023 0820 	bic.w	r8, r3, #32
 801e03e:	bfbc      	itt	lt
 801e040:	4632      	movlt	r2, r6
 801e042:	4616      	movlt	r6, r2
 801e044:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801e048:	d005      	beq.n	801e056 <__cvt+0x42>
 801e04a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801e04e:	d100      	bne.n	801e052 <__cvt+0x3e>
 801e050:	3401      	adds	r4, #1
 801e052:	2102      	movs	r1, #2
 801e054:	e000      	b.n	801e058 <__cvt+0x44>
 801e056:	2103      	movs	r1, #3
 801e058:	ab03      	add	r3, sp, #12
 801e05a:	9301      	str	r3, [sp, #4]
 801e05c:	ab02      	add	r3, sp, #8
 801e05e:	9300      	str	r3, [sp, #0]
 801e060:	ec47 6b10 	vmov	d0, r6, r7
 801e064:	4653      	mov	r3, sl
 801e066:	4622      	mov	r2, r4
 801e068:	f001 f822 	bl	801f0b0 <_dtoa_r>
 801e06c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801e070:	4605      	mov	r5, r0
 801e072:	d119      	bne.n	801e0a8 <__cvt+0x94>
 801e074:	f019 0f01 	tst.w	r9, #1
 801e078:	d00e      	beq.n	801e098 <__cvt+0x84>
 801e07a:	eb00 0904 	add.w	r9, r0, r4
 801e07e:	2200      	movs	r2, #0
 801e080:	2300      	movs	r3, #0
 801e082:	4630      	mov	r0, r6
 801e084:	4639      	mov	r1, r7
 801e086:	f7e2 fd1f 	bl	8000ac8 <__aeabi_dcmpeq>
 801e08a:	b108      	cbz	r0, 801e090 <__cvt+0x7c>
 801e08c:	f8cd 900c 	str.w	r9, [sp, #12]
 801e090:	2230      	movs	r2, #48	@ 0x30
 801e092:	9b03      	ldr	r3, [sp, #12]
 801e094:	454b      	cmp	r3, r9
 801e096:	d31e      	bcc.n	801e0d6 <__cvt+0xc2>
 801e098:	9b03      	ldr	r3, [sp, #12]
 801e09a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e09c:	1b5b      	subs	r3, r3, r5
 801e09e:	4628      	mov	r0, r5
 801e0a0:	6013      	str	r3, [r2, #0]
 801e0a2:	b004      	add	sp, #16
 801e0a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e0a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801e0ac:	eb00 0904 	add.w	r9, r0, r4
 801e0b0:	d1e5      	bne.n	801e07e <__cvt+0x6a>
 801e0b2:	7803      	ldrb	r3, [r0, #0]
 801e0b4:	2b30      	cmp	r3, #48	@ 0x30
 801e0b6:	d10a      	bne.n	801e0ce <__cvt+0xba>
 801e0b8:	2200      	movs	r2, #0
 801e0ba:	2300      	movs	r3, #0
 801e0bc:	4630      	mov	r0, r6
 801e0be:	4639      	mov	r1, r7
 801e0c0:	f7e2 fd02 	bl	8000ac8 <__aeabi_dcmpeq>
 801e0c4:	b918      	cbnz	r0, 801e0ce <__cvt+0xba>
 801e0c6:	f1c4 0401 	rsb	r4, r4, #1
 801e0ca:	f8ca 4000 	str.w	r4, [sl]
 801e0ce:	f8da 3000 	ldr.w	r3, [sl]
 801e0d2:	4499      	add	r9, r3
 801e0d4:	e7d3      	b.n	801e07e <__cvt+0x6a>
 801e0d6:	1c59      	adds	r1, r3, #1
 801e0d8:	9103      	str	r1, [sp, #12]
 801e0da:	701a      	strb	r2, [r3, #0]
 801e0dc:	e7d9      	b.n	801e092 <__cvt+0x7e>

0801e0de <__exponent>:
 801e0de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e0e0:	2900      	cmp	r1, #0
 801e0e2:	bfba      	itte	lt
 801e0e4:	4249      	neglt	r1, r1
 801e0e6:	232d      	movlt	r3, #45	@ 0x2d
 801e0e8:	232b      	movge	r3, #43	@ 0x2b
 801e0ea:	2909      	cmp	r1, #9
 801e0ec:	7002      	strb	r2, [r0, #0]
 801e0ee:	7043      	strb	r3, [r0, #1]
 801e0f0:	dd29      	ble.n	801e146 <__exponent+0x68>
 801e0f2:	f10d 0307 	add.w	r3, sp, #7
 801e0f6:	461d      	mov	r5, r3
 801e0f8:	270a      	movs	r7, #10
 801e0fa:	461a      	mov	r2, r3
 801e0fc:	fbb1 f6f7 	udiv	r6, r1, r7
 801e100:	fb07 1416 	mls	r4, r7, r6, r1
 801e104:	3430      	adds	r4, #48	@ 0x30
 801e106:	f802 4c01 	strb.w	r4, [r2, #-1]
 801e10a:	460c      	mov	r4, r1
 801e10c:	2c63      	cmp	r4, #99	@ 0x63
 801e10e:	f103 33ff 	add.w	r3, r3, #4294967295
 801e112:	4631      	mov	r1, r6
 801e114:	dcf1      	bgt.n	801e0fa <__exponent+0x1c>
 801e116:	3130      	adds	r1, #48	@ 0x30
 801e118:	1e94      	subs	r4, r2, #2
 801e11a:	f803 1c01 	strb.w	r1, [r3, #-1]
 801e11e:	1c41      	adds	r1, r0, #1
 801e120:	4623      	mov	r3, r4
 801e122:	42ab      	cmp	r3, r5
 801e124:	d30a      	bcc.n	801e13c <__exponent+0x5e>
 801e126:	f10d 0309 	add.w	r3, sp, #9
 801e12a:	1a9b      	subs	r3, r3, r2
 801e12c:	42ac      	cmp	r4, r5
 801e12e:	bf88      	it	hi
 801e130:	2300      	movhi	r3, #0
 801e132:	3302      	adds	r3, #2
 801e134:	4403      	add	r3, r0
 801e136:	1a18      	subs	r0, r3, r0
 801e138:	b003      	add	sp, #12
 801e13a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e13c:	f813 6b01 	ldrb.w	r6, [r3], #1
 801e140:	f801 6f01 	strb.w	r6, [r1, #1]!
 801e144:	e7ed      	b.n	801e122 <__exponent+0x44>
 801e146:	2330      	movs	r3, #48	@ 0x30
 801e148:	3130      	adds	r1, #48	@ 0x30
 801e14a:	7083      	strb	r3, [r0, #2]
 801e14c:	70c1      	strb	r1, [r0, #3]
 801e14e:	1d03      	adds	r3, r0, #4
 801e150:	e7f1      	b.n	801e136 <__exponent+0x58>
	...

0801e154 <_printf_float>:
 801e154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e158:	b08d      	sub	sp, #52	@ 0x34
 801e15a:	460c      	mov	r4, r1
 801e15c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801e160:	4616      	mov	r6, r2
 801e162:	461f      	mov	r7, r3
 801e164:	4605      	mov	r5, r0
 801e166:	f000 fe95 	bl	801ee94 <_localeconv_r>
 801e16a:	6803      	ldr	r3, [r0, #0]
 801e16c:	9304      	str	r3, [sp, #16]
 801e16e:	4618      	mov	r0, r3
 801e170:	f7e2 f87e 	bl	8000270 <strlen>
 801e174:	2300      	movs	r3, #0
 801e176:	930a      	str	r3, [sp, #40]	@ 0x28
 801e178:	f8d8 3000 	ldr.w	r3, [r8]
 801e17c:	9005      	str	r0, [sp, #20]
 801e17e:	3307      	adds	r3, #7
 801e180:	f023 0307 	bic.w	r3, r3, #7
 801e184:	f103 0208 	add.w	r2, r3, #8
 801e188:	f894 a018 	ldrb.w	sl, [r4, #24]
 801e18c:	f8d4 b000 	ldr.w	fp, [r4]
 801e190:	f8c8 2000 	str.w	r2, [r8]
 801e194:	e9d3 8900 	ldrd	r8, r9, [r3]
 801e198:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801e19c:	9307      	str	r3, [sp, #28]
 801e19e:	f8cd 8018 	str.w	r8, [sp, #24]
 801e1a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801e1a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801e1aa:	4b9c      	ldr	r3, [pc, #624]	@ (801e41c <_printf_float+0x2c8>)
 801e1ac:	f04f 32ff 	mov.w	r2, #4294967295
 801e1b0:	f7e2 fcbc 	bl	8000b2c <__aeabi_dcmpun>
 801e1b4:	bb70      	cbnz	r0, 801e214 <_printf_float+0xc0>
 801e1b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801e1ba:	4b98      	ldr	r3, [pc, #608]	@ (801e41c <_printf_float+0x2c8>)
 801e1bc:	f04f 32ff 	mov.w	r2, #4294967295
 801e1c0:	f7e2 fc96 	bl	8000af0 <__aeabi_dcmple>
 801e1c4:	bb30      	cbnz	r0, 801e214 <_printf_float+0xc0>
 801e1c6:	2200      	movs	r2, #0
 801e1c8:	2300      	movs	r3, #0
 801e1ca:	4640      	mov	r0, r8
 801e1cc:	4649      	mov	r1, r9
 801e1ce:	f7e2 fc85 	bl	8000adc <__aeabi_dcmplt>
 801e1d2:	b110      	cbz	r0, 801e1da <_printf_float+0x86>
 801e1d4:	232d      	movs	r3, #45	@ 0x2d
 801e1d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e1da:	4a91      	ldr	r2, [pc, #580]	@ (801e420 <_printf_float+0x2cc>)
 801e1dc:	4b91      	ldr	r3, [pc, #580]	@ (801e424 <_printf_float+0x2d0>)
 801e1de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801e1e2:	bf8c      	ite	hi
 801e1e4:	4690      	movhi	r8, r2
 801e1e6:	4698      	movls	r8, r3
 801e1e8:	2303      	movs	r3, #3
 801e1ea:	6123      	str	r3, [r4, #16]
 801e1ec:	f02b 0304 	bic.w	r3, fp, #4
 801e1f0:	6023      	str	r3, [r4, #0]
 801e1f2:	f04f 0900 	mov.w	r9, #0
 801e1f6:	9700      	str	r7, [sp, #0]
 801e1f8:	4633      	mov	r3, r6
 801e1fa:	aa0b      	add	r2, sp, #44	@ 0x2c
 801e1fc:	4621      	mov	r1, r4
 801e1fe:	4628      	mov	r0, r5
 801e200:	f000 f9d2 	bl	801e5a8 <_printf_common>
 801e204:	3001      	adds	r0, #1
 801e206:	f040 808d 	bne.w	801e324 <_printf_float+0x1d0>
 801e20a:	f04f 30ff 	mov.w	r0, #4294967295
 801e20e:	b00d      	add	sp, #52	@ 0x34
 801e210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e214:	4642      	mov	r2, r8
 801e216:	464b      	mov	r3, r9
 801e218:	4640      	mov	r0, r8
 801e21a:	4649      	mov	r1, r9
 801e21c:	f7e2 fc86 	bl	8000b2c <__aeabi_dcmpun>
 801e220:	b140      	cbz	r0, 801e234 <_printf_float+0xe0>
 801e222:	464b      	mov	r3, r9
 801e224:	2b00      	cmp	r3, #0
 801e226:	bfbc      	itt	lt
 801e228:	232d      	movlt	r3, #45	@ 0x2d
 801e22a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801e22e:	4a7e      	ldr	r2, [pc, #504]	@ (801e428 <_printf_float+0x2d4>)
 801e230:	4b7e      	ldr	r3, [pc, #504]	@ (801e42c <_printf_float+0x2d8>)
 801e232:	e7d4      	b.n	801e1de <_printf_float+0x8a>
 801e234:	6863      	ldr	r3, [r4, #4]
 801e236:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801e23a:	9206      	str	r2, [sp, #24]
 801e23c:	1c5a      	adds	r2, r3, #1
 801e23e:	d13b      	bne.n	801e2b8 <_printf_float+0x164>
 801e240:	2306      	movs	r3, #6
 801e242:	6063      	str	r3, [r4, #4]
 801e244:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801e248:	2300      	movs	r3, #0
 801e24a:	6022      	str	r2, [r4, #0]
 801e24c:	9303      	str	r3, [sp, #12]
 801e24e:	ab0a      	add	r3, sp, #40	@ 0x28
 801e250:	e9cd a301 	strd	sl, r3, [sp, #4]
 801e254:	ab09      	add	r3, sp, #36	@ 0x24
 801e256:	9300      	str	r3, [sp, #0]
 801e258:	6861      	ldr	r1, [r4, #4]
 801e25a:	ec49 8b10 	vmov	d0, r8, r9
 801e25e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801e262:	4628      	mov	r0, r5
 801e264:	f7ff fed6 	bl	801e014 <__cvt>
 801e268:	9b06      	ldr	r3, [sp, #24]
 801e26a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801e26c:	2b47      	cmp	r3, #71	@ 0x47
 801e26e:	4680      	mov	r8, r0
 801e270:	d129      	bne.n	801e2c6 <_printf_float+0x172>
 801e272:	1cc8      	adds	r0, r1, #3
 801e274:	db02      	blt.n	801e27c <_printf_float+0x128>
 801e276:	6863      	ldr	r3, [r4, #4]
 801e278:	4299      	cmp	r1, r3
 801e27a:	dd41      	ble.n	801e300 <_printf_float+0x1ac>
 801e27c:	f1aa 0a02 	sub.w	sl, sl, #2
 801e280:	fa5f fa8a 	uxtb.w	sl, sl
 801e284:	3901      	subs	r1, #1
 801e286:	4652      	mov	r2, sl
 801e288:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801e28c:	9109      	str	r1, [sp, #36]	@ 0x24
 801e28e:	f7ff ff26 	bl	801e0de <__exponent>
 801e292:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801e294:	1813      	adds	r3, r2, r0
 801e296:	2a01      	cmp	r2, #1
 801e298:	4681      	mov	r9, r0
 801e29a:	6123      	str	r3, [r4, #16]
 801e29c:	dc02      	bgt.n	801e2a4 <_printf_float+0x150>
 801e29e:	6822      	ldr	r2, [r4, #0]
 801e2a0:	07d2      	lsls	r2, r2, #31
 801e2a2:	d501      	bpl.n	801e2a8 <_printf_float+0x154>
 801e2a4:	3301      	adds	r3, #1
 801e2a6:	6123      	str	r3, [r4, #16]
 801e2a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801e2ac:	2b00      	cmp	r3, #0
 801e2ae:	d0a2      	beq.n	801e1f6 <_printf_float+0xa2>
 801e2b0:	232d      	movs	r3, #45	@ 0x2d
 801e2b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e2b6:	e79e      	b.n	801e1f6 <_printf_float+0xa2>
 801e2b8:	9a06      	ldr	r2, [sp, #24]
 801e2ba:	2a47      	cmp	r2, #71	@ 0x47
 801e2bc:	d1c2      	bne.n	801e244 <_printf_float+0xf0>
 801e2be:	2b00      	cmp	r3, #0
 801e2c0:	d1c0      	bne.n	801e244 <_printf_float+0xf0>
 801e2c2:	2301      	movs	r3, #1
 801e2c4:	e7bd      	b.n	801e242 <_printf_float+0xee>
 801e2c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801e2ca:	d9db      	bls.n	801e284 <_printf_float+0x130>
 801e2cc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801e2d0:	d118      	bne.n	801e304 <_printf_float+0x1b0>
 801e2d2:	2900      	cmp	r1, #0
 801e2d4:	6863      	ldr	r3, [r4, #4]
 801e2d6:	dd0b      	ble.n	801e2f0 <_printf_float+0x19c>
 801e2d8:	6121      	str	r1, [r4, #16]
 801e2da:	b913      	cbnz	r3, 801e2e2 <_printf_float+0x18e>
 801e2dc:	6822      	ldr	r2, [r4, #0]
 801e2de:	07d0      	lsls	r0, r2, #31
 801e2e0:	d502      	bpl.n	801e2e8 <_printf_float+0x194>
 801e2e2:	3301      	adds	r3, #1
 801e2e4:	440b      	add	r3, r1
 801e2e6:	6123      	str	r3, [r4, #16]
 801e2e8:	65a1      	str	r1, [r4, #88]	@ 0x58
 801e2ea:	f04f 0900 	mov.w	r9, #0
 801e2ee:	e7db      	b.n	801e2a8 <_printf_float+0x154>
 801e2f0:	b913      	cbnz	r3, 801e2f8 <_printf_float+0x1a4>
 801e2f2:	6822      	ldr	r2, [r4, #0]
 801e2f4:	07d2      	lsls	r2, r2, #31
 801e2f6:	d501      	bpl.n	801e2fc <_printf_float+0x1a8>
 801e2f8:	3302      	adds	r3, #2
 801e2fa:	e7f4      	b.n	801e2e6 <_printf_float+0x192>
 801e2fc:	2301      	movs	r3, #1
 801e2fe:	e7f2      	b.n	801e2e6 <_printf_float+0x192>
 801e300:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801e304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e306:	4299      	cmp	r1, r3
 801e308:	db05      	blt.n	801e316 <_printf_float+0x1c2>
 801e30a:	6823      	ldr	r3, [r4, #0]
 801e30c:	6121      	str	r1, [r4, #16]
 801e30e:	07d8      	lsls	r0, r3, #31
 801e310:	d5ea      	bpl.n	801e2e8 <_printf_float+0x194>
 801e312:	1c4b      	adds	r3, r1, #1
 801e314:	e7e7      	b.n	801e2e6 <_printf_float+0x192>
 801e316:	2900      	cmp	r1, #0
 801e318:	bfd4      	ite	le
 801e31a:	f1c1 0202 	rsble	r2, r1, #2
 801e31e:	2201      	movgt	r2, #1
 801e320:	4413      	add	r3, r2
 801e322:	e7e0      	b.n	801e2e6 <_printf_float+0x192>
 801e324:	6823      	ldr	r3, [r4, #0]
 801e326:	055a      	lsls	r2, r3, #21
 801e328:	d407      	bmi.n	801e33a <_printf_float+0x1e6>
 801e32a:	6923      	ldr	r3, [r4, #16]
 801e32c:	4642      	mov	r2, r8
 801e32e:	4631      	mov	r1, r6
 801e330:	4628      	mov	r0, r5
 801e332:	47b8      	blx	r7
 801e334:	3001      	adds	r0, #1
 801e336:	d12b      	bne.n	801e390 <_printf_float+0x23c>
 801e338:	e767      	b.n	801e20a <_printf_float+0xb6>
 801e33a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801e33e:	f240 80dd 	bls.w	801e4fc <_printf_float+0x3a8>
 801e342:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801e346:	2200      	movs	r2, #0
 801e348:	2300      	movs	r3, #0
 801e34a:	f7e2 fbbd 	bl	8000ac8 <__aeabi_dcmpeq>
 801e34e:	2800      	cmp	r0, #0
 801e350:	d033      	beq.n	801e3ba <_printf_float+0x266>
 801e352:	4a37      	ldr	r2, [pc, #220]	@ (801e430 <_printf_float+0x2dc>)
 801e354:	2301      	movs	r3, #1
 801e356:	4631      	mov	r1, r6
 801e358:	4628      	mov	r0, r5
 801e35a:	47b8      	blx	r7
 801e35c:	3001      	adds	r0, #1
 801e35e:	f43f af54 	beq.w	801e20a <_printf_float+0xb6>
 801e362:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801e366:	4543      	cmp	r3, r8
 801e368:	db02      	blt.n	801e370 <_printf_float+0x21c>
 801e36a:	6823      	ldr	r3, [r4, #0]
 801e36c:	07d8      	lsls	r0, r3, #31
 801e36e:	d50f      	bpl.n	801e390 <_printf_float+0x23c>
 801e370:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e374:	4631      	mov	r1, r6
 801e376:	4628      	mov	r0, r5
 801e378:	47b8      	blx	r7
 801e37a:	3001      	adds	r0, #1
 801e37c:	f43f af45 	beq.w	801e20a <_printf_float+0xb6>
 801e380:	f04f 0900 	mov.w	r9, #0
 801e384:	f108 38ff 	add.w	r8, r8, #4294967295
 801e388:	f104 0a1a 	add.w	sl, r4, #26
 801e38c:	45c8      	cmp	r8, r9
 801e38e:	dc09      	bgt.n	801e3a4 <_printf_float+0x250>
 801e390:	6823      	ldr	r3, [r4, #0]
 801e392:	079b      	lsls	r3, r3, #30
 801e394:	f100 8103 	bmi.w	801e59e <_printf_float+0x44a>
 801e398:	68e0      	ldr	r0, [r4, #12]
 801e39a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e39c:	4298      	cmp	r0, r3
 801e39e:	bfb8      	it	lt
 801e3a0:	4618      	movlt	r0, r3
 801e3a2:	e734      	b.n	801e20e <_printf_float+0xba>
 801e3a4:	2301      	movs	r3, #1
 801e3a6:	4652      	mov	r2, sl
 801e3a8:	4631      	mov	r1, r6
 801e3aa:	4628      	mov	r0, r5
 801e3ac:	47b8      	blx	r7
 801e3ae:	3001      	adds	r0, #1
 801e3b0:	f43f af2b 	beq.w	801e20a <_printf_float+0xb6>
 801e3b4:	f109 0901 	add.w	r9, r9, #1
 801e3b8:	e7e8      	b.n	801e38c <_printf_float+0x238>
 801e3ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e3bc:	2b00      	cmp	r3, #0
 801e3be:	dc39      	bgt.n	801e434 <_printf_float+0x2e0>
 801e3c0:	4a1b      	ldr	r2, [pc, #108]	@ (801e430 <_printf_float+0x2dc>)
 801e3c2:	2301      	movs	r3, #1
 801e3c4:	4631      	mov	r1, r6
 801e3c6:	4628      	mov	r0, r5
 801e3c8:	47b8      	blx	r7
 801e3ca:	3001      	adds	r0, #1
 801e3cc:	f43f af1d 	beq.w	801e20a <_printf_float+0xb6>
 801e3d0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801e3d4:	ea59 0303 	orrs.w	r3, r9, r3
 801e3d8:	d102      	bne.n	801e3e0 <_printf_float+0x28c>
 801e3da:	6823      	ldr	r3, [r4, #0]
 801e3dc:	07d9      	lsls	r1, r3, #31
 801e3de:	d5d7      	bpl.n	801e390 <_printf_float+0x23c>
 801e3e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e3e4:	4631      	mov	r1, r6
 801e3e6:	4628      	mov	r0, r5
 801e3e8:	47b8      	blx	r7
 801e3ea:	3001      	adds	r0, #1
 801e3ec:	f43f af0d 	beq.w	801e20a <_printf_float+0xb6>
 801e3f0:	f04f 0a00 	mov.w	sl, #0
 801e3f4:	f104 0b1a 	add.w	fp, r4, #26
 801e3f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e3fa:	425b      	negs	r3, r3
 801e3fc:	4553      	cmp	r3, sl
 801e3fe:	dc01      	bgt.n	801e404 <_printf_float+0x2b0>
 801e400:	464b      	mov	r3, r9
 801e402:	e793      	b.n	801e32c <_printf_float+0x1d8>
 801e404:	2301      	movs	r3, #1
 801e406:	465a      	mov	r2, fp
 801e408:	4631      	mov	r1, r6
 801e40a:	4628      	mov	r0, r5
 801e40c:	47b8      	blx	r7
 801e40e:	3001      	adds	r0, #1
 801e410:	f43f aefb 	beq.w	801e20a <_printf_float+0xb6>
 801e414:	f10a 0a01 	add.w	sl, sl, #1
 801e418:	e7ee      	b.n	801e3f8 <_printf_float+0x2a4>
 801e41a:	bf00      	nop
 801e41c:	7fefffff 	.word	0x7fefffff
 801e420:	08022008 	.word	0x08022008
 801e424:	08022004 	.word	0x08022004
 801e428:	08022010 	.word	0x08022010
 801e42c:	0802200c 	.word	0x0802200c
 801e430:	08022014 	.word	0x08022014
 801e434:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801e436:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801e43a:	4553      	cmp	r3, sl
 801e43c:	bfa8      	it	ge
 801e43e:	4653      	movge	r3, sl
 801e440:	2b00      	cmp	r3, #0
 801e442:	4699      	mov	r9, r3
 801e444:	dc36      	bgt.n	801e4b4 <_printf_float+0x360>
 801e446:	f04f 0b00 	mov.w	fp, #0
 801e44a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e44e:	f104 021a 	add.w	r2, r4, #26
 801e452:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801e454:	9306      	str	r3, [sp, #24]
 801e456:	eba3 0309 	sub.w	r3, r3, r9
 801e45a:	455b      	cmp	r3, fp
 801e45c:	dc31      	bgt.n	801e4c2 <_printf_float+0x36e>
 801e45e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e460:	459a      	cmp	sl, r3
 801e462:	dc3a      	bgt.n	801e4da <_printf_float+0x386>
 801e464:	6823      	ldr	r3, [r4, #0]
 801e466:	07da      	lsls	r2, r3, #31
 801e468:	d437      	bmi.n	801e4da <_printf_float+0x386>
 801e46a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e46c:	ebaa 0903 	sub.w	r9, sl, r3
 801e470:	9b06      	ldr	r3, [sp, #24]
 801e472:	ebaa 0303 	sub.w	r3, sl, r3
 801e476:	4599      	cmp	r9, r3
 801e478:	bfa8      	it	ge
 801e47a:	4699      	movge	r9, r3
 801e47c:	f1b9 0f00 	cmp.w	r9, #0
 801e480:	dc33      	bgt.n	801e4ea <_printf_float+0x396>
 801e482:	f04f 0800 	mov.w	r8, #0
 801e486:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e48a:	f104 0b1a 	add.w	fp, r4, #26
 801e48e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e490:	ebaa 0303 	sub.w	r3, sl, r3
 801e494:	eba3 0309 	sub.w	r3, r3, r9
 801e498:	4543      	cmp	r3, r8
 801e49a:	f77f af79 	ble.w	801e390 <_printf_float+0x23c>
 801e49e:	2301      	movs	r3, #1
 801e4a0:	465a      	mov	r2, fp
 801e4a2:	4631      	mov	r1, r6
 801e4a4:	4628      	mov	r0, r5
 801e4a6:	47b8      	blx	r7
 801e4a8:	3001      	adds	r0, #1
 801e4aa:	f43f aeae 	beq.w	801e20a <_printf_float+0xb6>
 801e4ae:	f108 0801 	add.w	r8, r8, #1
 801e4b2:	e7ec      	b.n	801e48e <_printf_float+0x33a>
 801e4b4:	4642      	mov	r2, r8
 801e4b6:	4631      	mov	r1, r6
 801e4b8:	4628      	mov	r0, r5
 801e4ba:	47b8      	blx	r7
 801e4bc:	3001      	adds	r0, #1
 801e4be:	d1c2      	bne.n	801e446 <_printf_float+0x2f2>
 801e4c0:	e6a3      	b.n	801e20a <_printf_float+0xb6>
 801e4c2:	2301      	movs	r3, #1
 801e4c4:	4631      	mov	r1, r6
 801e4c6:	4628      	mov	r0, r5
 801e4c8:	9206      	str	r2, [sp, #24]
 801e4ca:	47b8      	blx	r7
 801e4cc:	3001      	adds	r0, #1
 801e4ce:	f43f ae9c 	beq.w	801e20a <_printf_float+0xb6>
 801e4d2:	9a06      	ldr	r2, [sp, #24]
 801e4d4:	f10b 0b01 	add.w	fp, fp, #1
 801e4d8:	e7bb      	b.n	801e452 <_printf_float+0x2fe>
 801e4da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e4de:	4631      	mov	r1, r6
 801e4e0:	4628      	mov	r0, r5
 801e4e2:	47b8      	blx	r7
 801e4e4:	3001      	adds	r0, #1
 801e4e6:	d1c0      	bne.n	801e46a <_printf_float+0x316>
 801e4e8:	e68f      	b.n	801e20a <_printf_float+0xb6>
 801e4ea:	9a06      	ldr	r2, [sp, #24]
 801e4ec:	464b      	mov	r3, r9
 801e4ee:	4442      	add	r2, r8
 801e4f0:	4631      	mov	r1, r6
 801e4f2:	4628      	mov	r0, r5
 801e4f4:	47b8      	blx	r7
 801e4f6:	3001      	adds	r0, #1
 801e4f8:	d1c3      	bne.n	801e482 <_printf_float+0x32e>
 801e4fa:	e686      	b.n	801e20a <_printf_float+0xb6>
 801e4fc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801e500:	f1ba 0f01 	cmp.w	sl, #1
 801e504:	dc01      	bgt.n	801e50a <_printf_float+0x3b6>
 801e506:	07db      	lsls	r3, r3, #31
 801e508:	d536      	bpl.n	801e578 <_printf_float+0x424>
 801e50a:	2301      	movs	r3, #1
 801e50c:	4642      	mov	r2, r8
 801e50e:	4631      	mov	r1, r6
 801e510:	4628      	mov	r0, r5
 801e512:	47b8      	blx	r7
 801e514:	3001      	adds	r0, #1
 801e516:	f43f ae78 	beq.w	801e20a <_printf_float+0xb6>
 801e51a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e51e:	4631      	mov	r1, r6
 801e520:	4628      	mov	r0, r5
 801e522:	47b8      	blx	r7
 801e524:	3001      	adds	r0, #1
 801e526:	f43f ae70 	beq.w	801e20a <_printf_float+0xb6>
 801e52a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801e52e:	2200      	movs	r2, #0
 801e530:	2300      	movs	r3, #0
 801e532:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e536:	f7e2 fac7 	bl	8000ac8 <__aeabi_dcmpeq>
 801e53a:	b9c0      	cbnz	r0, 801e56e <_printf_float+0x41a>
 801e53c:	4653      	mov	r3, sl
 801e53e:	f108 0201 	add.w	r2, r8, #1
 801e542:	4631      	mov	r1, r6
 801e544:	4628      	mov	r0, r5
 801e546:	47b8      	blx	r7
 801e548:	3001      	adds	r0, #1
 801e54a:	d10c      	bne.n	801e566 <_printf_float+0x412>
 801e54c:	e65d      	b.n	801e20a <_printf_float+0xb6>
 801e54e:	2301      	movs	r3, #1
 801e550:	465a      	mov	r2, fp
 801e552:	4631      	mov	r1, r6
 801e554:	4628      	mov	r0, r5
 801e556:	47b8      	blx	r7
 801e558:	3001      	adds	r0, #1
 801e55a:	f43f ae56 	beq.w	801e20a <_printf_float+0xb6>
 801e55e:	f108 0801 	add.w	r8, r8, #1
 801e562:	45d0      	cmp	r8, sl
 801e564:	dbf3      	blt.n	801e54e <_printf_float+0x3fa>
 801e566:	464b      	mov	r3, r9
 801e568:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801e56c:	e6df      	b.n	801e32e <_printf_float+0x1da>
 801e56e:	f04f 0800 	mov.w	r8, #0
 801e572:	f104 0b1a 	add.w	fp, r4, #26
 801e576:	e7f4      	b.n	801e562 <_printf_float+0x40e>
 801e578:	2301      	movs	r3, #1
 801e57a:	4642      	mov	r2, r8
 801e57c:	e7e1      	b.n	801e542 <_printf_float+0x3ee>
 801e57e:	2301      	movs	r3, #1
 801e580:	464a      	mov	r2, r9
 801e582:	4631      	mov	r1, r6
 801e584:	4628      	mov	r0, r5
 801e586:	47b8      	blx	r7
 801e588:	3001      	adds	r0, #1
 801e58a:	f43f ae3e 	beq.w	801e20a <_printf_float+0xb6>
 801e58e:	f108 0801 	add.w	r8, r8, #1
 801e592:	68e3      	ldr	r3, [r4, #12]
 801e594:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801e596:	1a5b      	subs	r3, r3, r1
 801e598:	4543      	cmp	r3, r8
 801e59a:	dcf0      	bgt.n	801e57e <_printf_float+0x42a>
 801e59c:	e6fc      	b.n	801e398 <_printf_float+0x244>
 801e59e:	f04f 0800 	mov.w	r8, #0
 801e5a2:	f104 0919 	add.w	r9, r4, #25
 801e5a6:	e7f4      	b.n	801e592 <_printf_float+0x43e>

0801e5a8 <_printf_common>:
 801e5a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e5ac:	4616      	mov	r6, r2
 801e5ae:	4698      	mov	r8, r3
 801e5b0:	688a      	ldr	r2, [r1, #8]
 801e5b2:	690b      	ldr	r3, [r1, #16]
 801e5b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e5b8:	4293      	cmp	r3, r2
 801e5ba:	bfb8      	it	lt
 801e5bc:	4613      	movlt	r3, r2
 801e5be:	6033      	str	r3, [r6, #0]
 801e5c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801e5c4:	4607      	mov	r7, r0
 801e5c6:	460c      	mov	r4, r1
 801e5c8:	b10a      	cbz	r2, 801e5ce <_printf_common+0x26>
 801e5ca:	3301      	adds	r3, #1
 801e5cc:	6033      	str	r3, [r6, #0]
 801e5ce:	6823      	ldr	r3, [r4, #0]
 801e5d0:	0699      	lsls	r1, r3, #26
 801e5d2:	bf42      	ittt	mi
 801e5d4:	6833      	ldrmi	r3, [r6, #0]
 801e5d6:	3302      	addmi	r3, #2
 801e5d8:	6033      	strmi	r3, [r6, #0]
 801e5da:	6825      	ldr	r5, [r4, #0]
 801e5dc:	f015 0506 	ands.w	r5, r5, #6
 801e5e0:	d106      	bne.n	801e5f0 <_printf_common+0x48>
 801e5e2:	f104 0a19 	add.w	sl, r4, #25
 801e5e6:	68e3      	ldr	r3, [r4, #12]
 801e5e8:	6832      	ldr	r2, [r6, #0]
 801e5ea:	1a9b      	subs	r3, r3, r2
 801e5ec:	42ab      	cmp	r3, r5
 801e5ee:	dc26      	bgt.n	801e63e <_printf_common+0x96>
 801e5f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801e5f4:	6822      	ldr	r2, [r4, #0]
 801e5f6:	3b00      	subs	r3, #0
 801e5f8:	bf18      	it	ne
 801e5fa:	2301      	movne	r3, #1
 801e5fc:	0692      	lsls	r2, r2, #26
 801e5fe:	d42b      	bmi.n	801e658 <_printf_common+0xb0>
 801e600:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801e604:	4641      	mov	r1, r8
 801e606:	4638      	mov	r0, r7
 801e608:	47c8      	blx	r9
 801e60a:	3001      	adds	r0, #1
 801e60c:	d01e      	beq.n	801e64c <_printf_common+0xa4>
 801e60e:	6823      	ldr	r3, [r4, #0]
 801e610:	6922      	ldr	r2, [r4, #16]
 801e612:	f003 0306 	and.w	r3, r3, #6
 801e616:	2b04      	cmp	r3, #4
 801e618:	bf02      	ittt	eq
 801e61a:	68e5      	ldreq	r5, [r4, #12]
 801e61c:	6833      	ldreq	r3, [r6, #0]
 801e61e:	1aed      	subeq	r5, r5, r3
 801e620:	68a3      	ldr	r3, [r4, #8]
 801e622:	bf0c      	ite	eq
 801e624:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801e628:	2500      	movne	r5, #0
 801e62a:	4293      	cmp	r3, r2
 801e62c:	bfc4      	itt	gt
 801e62e:	1a9b      	subgt	r3, r3, r2
 801e630:	18ed      	addgt	r5, r5, r3
 801e632:	2600      	movs	r6, #0
 801e634:	341a      	adds	r4, #26
 801e636:	42b5      	cmp	r5, r6
 801e638:	d11a      	bne.n	801e670 <_printf_common+0xc8>
 801e63a:	2000      	movs	r0, #0
 801e63c:	e008      	b.n	801e650 <_printf_common+0xa8>
 801e63e:	2301      	movs	r3, #1
 801e640:	4652      	mov	r2, sl
 801e642:	4641      	mov	r1, r8
 801e644:	4638      	mov	r0, r7
 801e646:	47c8      	blx	r9
 801e648:	3001      	adds	r0, #1
 801e64a:	d103      	bne.n	801e654 <_printf_common+0xac>
 801e64c:	f04f 30ff 	mov.w	r0, #4294967295
 801e650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e654:	3501      	adds	r5, #1
 801e656:	e7c6      	b.n	801e5e6 <_printf_common+0x3e>
 801e658:	18e1      	adds	r1, r4, r3
 801e65a:	1c5a      	adds	r2, r3, #1
 801e65c:	2030      	movs	r0, #48	@ 0x30
 801e65e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801e662:	4422      	add	r2, r4
 801e664:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801e668:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801e66c:	3302      	adds	r3, #2
 801e66e:	e7c7      	b.n	801e600 <_printf_common+0x58>
 801e670:	2301      	movs	r3, #1
 801e672:	4622      	mov	r2, r4
 801e674:	4641      	mov	r1, r8
 801e676:	4638      	mov	r0, r7
 801e678:	47c8      	blx	r9
 801e67a:	3001      	adds	r0, #1
 801e67c:	d0e6      	beq.n	801e64c <_printf_common+0xa4>
 801e67e:	3601      	adds	r6, #1
 801e680:	e7d9      	b.n	801e636 <_printf_common+0x8e>
	...

0801e684 <_printf_i>:
 801e684:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801e688:	7e0f      	ldrb	r7, [r1, #24]
 801e68a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801e68c:	2f78      	cmp	r7, #120	@ 0x78
 801e68e:	4691      	mov	r9, r2
 801e690:	4680      	mov	r8, r0
 801e692:	460c      	mov	r4, r1
 801e694:	469a      	mov	sl, r3
 801e696:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801e69a:	d807      	bhi.n	801e6ac <_printf_i+0x28>
 801e69c:	2f62      	cmp	r7, #98	@ 0x62
 801e69e:	d80a      	bhi.n	801e6b6 <_printf_i+0x32>
 801e6a0:	2f00      	cmp	r7, #0
 801e6a2:	f000 80d1 	beq.w	801e848 <_printf_i+0x1c4>
 801e6a6:	2f58      	cmp	r7, #88	@ 0x58
 801e6a8:	f000 80b8 	beq.w	801e81c <_printf_i+0x198>
 801e6ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801e6b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801e6b4:	e03a      	b.n	801e72c <_printf_i+0xa8>
 801e6b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801e6ba:	2b15      	cmp	r3, #21
 801e6bc:	d8f6      	bhi.n	801e6ac <_printf_i+0x28>
 801e6be:	a101      	add	r1, pc, #4	@ (adr r1, 801e6c4 <_printf_i+0x40>)
 801e6c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801e6c4:	0801e71d 	.word	0x0801e71d
 801e6c8:	0801e731 	.word	0x0801e731
 801e6cc:	0801e6ad 	.word	0x0801e6ad
 801e6d0:	0801e6ad 	.word	0x0801e6ad
 801e6d4:	0801e6ad 	.word	0x0801e6ad
 801e6d8:	0801e6ad 	.word	0x0801e6ad
 801e6dc:	0801e731 	.word	0x0801e731
 801e6e0:	0801e6ad 	.word	0x0801e6ad
 801e6e4:	0801e6ad 	.word	0x0801e6ad
 801e6e8:	0801e6ad 	.word	0x0801e6ad
 801e6ec:	0801e6ad 	.word	0x0801e6ad
 801e6f0:	0801e82f 	.word	0x0801e82f
 801e6f4:	0801e75b 	.word	0x0801e75b
 801e6f8:	0801e7e9 	.word	0x0801e7e9
 801e6fc:	0801e6ad 	.word	0x0801e6ad
 801e700:	0801e6ad 	.word	0x0801e6ad
 801e704:	0801e851 	.word	0x0801e851
 801e708:	0801e6ad 	.word	0x0801e6ad
 801e70c:	0801e75b 	.word	0x0801e75b
 801e710:	0801e6ad 	.word	0x0801e6ad
 801e714:	0801e6ad 	.word	0x0801e6ad
 801e718:	0801e7f1 	.word	0x0801e7f1
 801e71c:	6833      	ldr	r3, [r6, #0]
 801e71e:	1d1a      	adds	r2, r3, #4
 801e720:	681b      	ldr	r3, [r3, #0]
 801e722:	6032      	str	r2, [r6, #0]
 801e724:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801e728:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801e72c:	2301      	movs	r3, #1
 801e72e:	e09c      	b.n	801e86a <_printf_i+0x1e6>
 801e730:	6833      	ldr	r3, [r6, #0]
 801e732:	6820      	ldr	r0, [r4, #0]
 801e734:	1d19      	adds	r1, r3, #4
 801e736:	6031      	str	r1, [r6, #0]
 801e738:	0606      	lsls	r6, r0, #24
 801e73a:	d501      	bpl.n	801e740 <_printf_i+0xbc>
 801e73c:	681d      	ldr	r5, [r3, #0]
 801e73e:	e003      	b.n	801e748 <_printf_i+0xc4>
 801e740:	0645      	lsls	r5, r0, #25
 801e742:	d5fb      	bpl.n	801e73c <_printf_i+0xb8>
 801e744:	f9b3 5000 	ldrsh.w	r5, [r3]
 801e748:	2d00      	cmp	r5, #0
 801e74a:	da03      	bge.n	801e754 <_printf_i+0xd0>
 801e74c:	232d      	movs	r3, #45	@ 0x2d
 801e74e:	426d      	negs	r5, r5
 801e750:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e754:	4858      	ldr	r0, [pc, #352]	@ (801e8b8 <_printf_i+0x234>)
 801e756:	230a      	movs	r3, #10
 801e758:	e011      	b.n	801e77e <_printf_i+0xfa>
 801e75a:	6821      	ldr	r1, [r4, #0]
 801e75c:	6833      	ldr	r3, [r6, #0]
 801e75e:	0608      	lsls	r0, r1, #24
 801e760:	f853 5b04 	ldr.w	r5, [r3], #4
 801e764:	d402      	bmi.n	801e76c <_printf_i+0xe8>
 801e766:	0649      	lsls	r1, r1, #25
 801e768:	bf48      	it	mi
 801e76a:	b2ad      	uxthmi	r5, r5
 801e76c:	2f6f      	cmp	r7, #111	@ 0x6f
 801e76e:	4852      	ldr	r0, [pc, #328]	@ (801e8b8 <_printf_i+0x234>)
 801e770:	6033      	str	r3, [r6, #0]
 801e772:	bf14      	ite	ne
 801e774:	230a      	movne	r3, #10
 801e776:	2308      	moveq	r3, #8
 801e778:	2100      	movs	r1, #0
 801e77a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801e77e:	6866      	ldr	r6, [r4, #4]
 801e780:	60a6      	str	r6, [r4, #8]
 801e782:	2e00      	cmp	r6, #0
 801e784:	db05      	blt.n	801e792 <_printf_i+0x10e>
 801e786:	6821      	ldr	r1, [r4, #0]
 801e788:	432e      	orrs	r6, r5
 801e78a:	f021 0104 	bic.w	r1, r1, #4
 801e78e:	6021      	str	r1, [r4, #0]
 801e790:	d04b      	beq.n	801e82a <_printf_i+0x1a6>
 801e792:	4616      	mov	r6, r2
 801e794:	fbb5 f1f3 	udiv	r1, r5, r3
 801e798:	fb03 5711 	mls	r7, r3, r1, r5
 801e79c:	5dc7      	ldrb	r7, [r0, r7]
 801e79e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801e7a2:	462f      	mov	r7, r5
 801e7a4:	42bb      	cmp	r3, r7
 801e7a6:	460d      	mov	r5, r1
 801e7a8:	d9f4      	bls.n	801e794 <_printf_i+0x110>
 801e7aa:	2b08      	cmp	r3, #8
 801e7ac:	d10b      	bne.n	801e7c6 <_printf_i+0x142>
 801e7ae:	6823      	ldr	r3, [r4, #0]
 801e7b0:	07df      	lsls	r7, r3, #31
 801e7b2:	d508      	bpl.n	801e7c6 <_printf_i+0x142>
 801e7b4:	6923      	ldr	r3, [r4, #16]
 801e7b6:	6861      	ldr	r1, [r4, #4]
 801e7b8:	4299      	cmp	r1, r3
 801e7ba:	bfde      	ittt	le
 801e7bc:	2330      	movle	r3, #48	@ 0x30
 801e7be:	f806 3c01 	strble.w	r3, [r6, #-1]
 801e7c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 801e7c6:	1b92      	subs	r2, r2, r6
 801e7c8:	6122      	str	r2, [r4, #16]
 801e7ca:	f8cd a000 	str.w	sl, [sp]
 801e7ce:	464b      	mov	r3, r9
 801e7d0:	aa03      	add	r2, sp, #12
 801e7d2:	4621      	mov	r1, r4
 801e7d4:	4640      	mov	r0, r8
 801e7d6:	f7ff fee7 	bl	801e5a8 <_printf_common>
 801e7da:	3001      	adds	r0, #1
 801e7dc:	d14a      	bne.n	801e874 <_printf_i+0x1f0>
 801e7de:	f04f 30ff 	mov.w	r0, #4294967295
 801e7e2:	b004      	add	sp, #16
 801e7e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e7e8:	6823      	ldr	r3, [r4, #0]
 801e7ea:	f043 0320 	orr.w	r3, r3, #32
 801e7ee:	6023      	str	r3, [r4, #0]
 801e7f0:	4832      	ldr	r0, [pc, #200]	@ (801e8bc <_printf_i+0x238>)
 801e7f2:	2778      	movs	r7, #120	@ 0x78
 801e7f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801e7f8:	6823      	ldr	r3, [r4, #0]
 801e7fa:	6831      	ldr	r1, [r6, #0]
 801e7fc:	061f      	lsls	r7, r3, #24
 801e7fe:	f851 5b04 	ldr.w	r5, [r1], #4
 801e802:	d402      	bmi.n	801e80a <_printf_i+0x186>
 801e804:	065f      	lsls	r7, r3, #25
 801e806:	bf48      	it	mi
 801e808:	b2ad      	uxthmi	r5, r5
 801e80a:	6031      	str	r1, [r6, #0]
 801e80c:	07d9      	lsls	r1, r3, #31
 801e80e:	bf44      	itt	mi
 801e810:	f043 0320 	orrmi.w	r3, r3, #32
 801e814:	6023      	strmi	r3, [r4, #0]
 801e816:	b11d      	cbz	r5, 801e820 <_printf_i+0x19c>
 801e818:	2310      	movs	r3, #16
 801e81a:	e7ad      	b.n	801e778 <_printf_i+0xf4>
 801e81c:	4826      	ldr	r0, [pc, #152]	@ (801e8b8 <_printf_i+0x234>)
 801e81e:	e7e9      	b.n	801e7f4 <_printf_i+0x170>
 801e820:	6823      	ldr	r3, [r4, #0]
 801e822:	f023 0320 	bic.w	r3, r3, #32
 801e826:	6023      	str	r3, [r4, #0]
 801e828:	e7f6      	b.n	801e818 <_printf_i+0x194>
 801e82a:	4616      	mov	r6, r2
 801e82c:	e7bd      	b.n	801e7aa <_printf_i+0x126>
 801e82e:	6833      	ldr	r3, [r6, #0]
 801e830:	6825      	ldr	r5, [r4, #0]
 801e832:	6961      	ldr	r1, [r4, #20]
 801e834:	1d18      	adds	r0, r3, #4
 801e836:	6030      	str	r0, [r6, #0]
 801e838:	062e      	lsls	r6, r5, #24
 801e83a:	681b      	ldr	r3, [r3, #0]
 801e83c:	d501      	bpl.n	801e842 <_printf_i+0x1be>
 801e83e:	6019      	str	r1, [r3, #0]
 801e840:	e002      	b.n	801e848 <_printf_i+0x1c4>
 801e842:	0668      	lsls	r0, r5, #25
 801e844:	d5fb      	bpl.n	801e83e <_printf_i+0x1ba>
 801e846:	8019      	strh	r1, [r3, #0]
 801e848:	2300      	movs	r3, #0
 801e84a:	6123      	str	r3, [r4, #16]
 801e84c:	4616      	mov	r6, r2
 801e84e:	e7bc      	b.n	801e7ca <_printf_i+0x146>
 801e850:	6833      	ldr	r3, [r6, #0]
 801e852:	1d1a      	adds	r2, r3, #4
 801e854:	6032      	str	r2, [r6, #0]
 801e856:	681e      	ldr	r6, [r3, #0]
 801e858:	6862      	ldr	r2, [r4, #4]
 801e85a:	2100      	movs	r1, #0
 801e85c:	4630      	mov	r0, r6
 801e85e:	f7e1 fcb7 	bl	80001d0 <memchr>
 801e862:	b108      	cbz	r0, 801e868 <_printf_i+0x1e4>
 801e864:	1b80      	subs	r0, r0, r6
 801e866:	6060      	str	r0, [r4, #4]
 801e868:	6863      	ldr	r3, [r4, #4]
 801e86a:	6123      	str	r3, [r4, #16]
 801e86c:	2300      	movs	r3, #0
 801e86e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e872:	e7aa      	b.n	801e7ca <_printf_i+0x146>
 801e874:	6923      	ldr	r3, [r4, #16]
 801e876:	4632      	mov	r2, r6
 801e878:	4649      	mov	r1, r9
 801e87a:	4640      	mov	r0, r8
 801e87c:	47d0      	blx	sl
 801e87e:	3001      	adds	r0, #1
 801e880:	d0ad      	beq.n	801e7de <_printf_i+0x15a>
 801e882:	6823      	ldr	r3, [r4, #0]
 801e884:	079b      	lsls	r3, r3, #30
 801e886:	d413      	bmi.n	801e8b0 <_printf_i+0x22c>
 801e888:	68e0      	ldr	r0, [r4, #12]
 801e88a:	9b03      	ldr	r3, [sp, #12]
 801e88c:	4298      	cmp	r0, r3
 801e88e:	bfb8      	it	lt
 801e890:	4618      	movlt	r0, r3
 801e892:	e7a6      	b.n	801e7e2 <_printf_i+0x15e>
 801e894:	2301      	movs	r3, #1
 801e896:	4632      	mov	r2, r6
 801e898:	4649      	mov	r1, r9
 801e89a:	4640      	mov	r0, r8
 801e89c:	47d0      	blx	sl
 801e89e:	3001      	adds	r0, #1
 801e8a0:	d09d      	beq.n	801e7de <_printf_i+0x15a>
 801e8a2:	3501      	adds	r5, #1
 801e8a4:	68e3      	ldr	r3, [r4, #12]
 801e8a6:	9903      	ldr	r1, [sp, #12]
 801e8a8:	1a5b      	subs	r3, r3, r1
 801e8aa:	42ab      	cmp	r3, r5
 801e8ac:	dcf2      	bgt.n	801e894 <_printf_i+0x210>
 801e8ae:	e7eb      	b.n	801e888 <_printf_i+0x204>
 801e8b0:	2500      	movs	r5, #0
 801e8b2:	f104 0619 	add.w	r6, r4, #25
 801e8b6:	e7f5      	b.n	801e8a4 <_printf_i+0x220>
 801e8b8:	08022016 	.word	0x08022016
 801e8bc:	08022027 	.word	0x08022027

0801e8c0 <__sflush_r>:
 801e8c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801e8c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e8c8:	0716      	lsls	r6, r2, #28
 801e8ca:	4605      	mov	r5, r0
 801e8cc:	460c      	mov	r4, r1
 801e8ce:	d454      	bmi.n	801e97a <__sflush_r+0xba>
 801e8d0:	684b      	ldr	r3, [r1, #4]
 801e8d2:	2b00      	cmp	r3, #0
 801e8d4:	dc02      	bgt.n	801e8dc <__sflush_r+0x1c>
 801e8d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801e8d8:	2b00      	cmp	r3, #0
 801e8da:	dd48      	ble.n	801e96e <__sflush_r+0xae>
 801e8dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801e8de:	2e00      	cmp	r6, #0
 801e8e0:	d045      	beq.n	801e96e <__sflush_r+0xae>
 801e8e2:	2300      	movs	r3, #0
 801e8e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801e8e8:	682f      	ldr	r7, [r5, #0]
 801e8ea:	6a21      	ldr	r1, [r4, #32]
 801e8ec:	602b      	str	r3, [r5, #0]
 801e8ee:	d030      	beq.n	801e952 <__sflush_r+0x92>
 801e8f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801e8f2:	89a3      	ldrh	r3, [r4, #12]
 801e8f4:	0759      	lsls	r1, r3, #29
 801e8f6:	d505      	bpl.n	801e904 <__sflush_r+0x44>
 801e8f8:	6863      	ldr	r3, [r4, #4]
 801e8fa:	1ad2      	subs	r2, r2, r3
 801e8fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801e8fe:	b10b      	cbz	r3, 801e904 <__sflush_r+0x44>
 801e900:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801e902:	1ad2      	subs	r2, r2, r3
 801e904:	2300      	movs	r3, #0
 801e906:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801e908:	6a21      	ldr	r1, [r4, #32]
 801e90a:	4628      	mov	r0, r5
 801e90c:	47b0      	blx	r6
 801e90e:	1c43      	adds	r3, r0, #1
 801e910:	89a3      	ldrh	r3, [r4, #12]
 801e912:	d106      	bne.n	801e922 <__sflush_r+0x62>
 801e914:	6829      	ldr	r1, [r5, #0]
 801e916:	291d      	cmp	r1, #29
 801e918:	d82b      	bhi.n	801e972 <__sflush_r+0xb2>
 801e91a:	4a2a      	ldr	r2, [pc, #168]	@ (801e9c4 <__sflush_r+0x104>)
 801e91c:	40ca      	lsrs	r2, r1
 801e91e:	07d6      	lsls	r6, r2, #31
 801e920:	d527      	bpl.n	801e972 <__sflush_r+0xb2>
 801e922:	2200      	movs	r2, #0
 801e924:	6062      	str	r2, [r4, #4]
 801e926:	04d9      	lsls	r1, r3, #19
 801e928:	6922      	ldr	r2, [r4, #16]
 801e92a:	6022      	str	r2, [r4, #0]
 801e92c:	d504      	bpl.n	801e938 <__sflush_r+0x78>
 801e92e:	1c42      	adds	r2, r0, #1
 801e930:	d101      	bne.n	801e936 <__sflush_r+0x76>
 801e932:	682b      	ldr	r3, [r5, #0]
 801e934:	b903      	cbnz	r3, 801e938 <__sflush_r+0x78>
 801e936:	6560      	str	r0, [r4, #84]	@ 0x54
 801e938:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e93a:	602f      	str	r7, [r5, #0]
 801e93c:	b1b9      	cbz	r1, 801e96e <__sflush_r+0xae>
 801e93e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e942:	4299      	cmp	r1, r3
 801e944:	d002      	beq.n	801e94c <__sflush_r+0x8c>
 801e946:	4628      	mov	r0, r5
 801e948:	f001 f982 	bl	801fc50 <_free_r>
 801e94c:	2300      	movs	r3, #0
 801e94e:	6363      	str	r3, [r4, #52]	@ 0x34
 801e950:	e00d      	b.n	801e96e <__sflush_r+0xae>
 801e952:	2301      	movs	r3, #1
 801e954:	4628      	mov	r0, r5
 801e956:	47b0      	blx	r6
 801e958:	4602      	mov	r2, r0
 801e95a:	1c50      	adds	r0, r2, #1
 801e95c:	d1c9      	bne.n	801e8f2 <__sflush_r+0x32>
 801e95e:	682b      	ldr	r3, [r5, #0]
 801e960:	2b00      	cmp	r3, #0
 801e962:	d0c6      	beq.n	801e8f2 <__sflush_r+0x32>
 801e964:	2b1d      	cmp	r3, #29
 801e966:	d001      	beq.n	801e96c <__sflush_r+0xac>
 801e968:	2b16      	cmp	r3, #22
 801e96a:	d11e      	bne.n	801e9aa <__sflush_r+0xea>
 801e96c:	602f      	str	r7, [r5, #0]
 801e96e:	2000      	movs	r0, #0
 801e970:	e022      	b.n	801e9b8 <__sflush_r+0xf8>
 801e972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e976:	b21b      	sxth	r3, r3
 801e978:	e01b      	b.n	801e9b2 <__sflush_r+0xf2>
 801e97a:	690f      	ldr	r7, [r1, #16]
 801e97c:	2f00      	cmp	r7, #0
 801e97e:	d0f6      	beq.n	801e96e <__sflush_r+0xae>
 801e980:	0793      	lsls	r3, r2, #30
 801e982:	680e      	ldr	r6, [r1, #0]
 801e984:	bf08      	it	eq
 801e986:	694b      	ldreq	r3, [r1, #20]
 801e988:	600f      	str	r7, [r1, #0]
 801e98a:	bf18      	it	ne
 801e98c:	2300      	movne	r3, #0
 801e98e:	eba6 0807 	sub.w	r8, r6, r7
 801e992:	608b      	str	r3, [r1, #8]
 801e994:	f1b8 0f00 	cmp.w	r8, #0
 801e998:	dde9      	ble.n	801e96e <__sflush_r+0xae>
 801e99a:	6a21      	ldr	r1, [r4, #32]
 801e99c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801e99e:	4643      	mov	r3, r8
 801e9a0:	463a      	mov	r2, r7
 801e9a2:	4628      	mov	r0, r5
 801e9a4:	47b0      	blx	r6
 801e9a6:	2800      	cmp	r0, #0
 801e9a8:	dc08      	bgt.n	801e9bc <__sflush_r+0xfc>
 801e9aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e9ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e9b2:	81a3      	strh	r3, [r4, #12]
 801e9b4:	f04f 30ff 	mov.w	r0, #4294967295
 801e9b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e9bc:	4407      	add	r7, r0
 801e9be:	eba8 0800 	sub.w	r8, r8, r0
 801e9c2:	e7e7      	b.n	801e994 <__sflush_r+0xd4>
 801e9c4:	20400001 	.word	0x20400001

0801e9c8 <_fflush_r>:
 801e9c8:	b538      	push	{r3, r4, r5, lr}
 801e9ca:	690b      	ldr	r3, [r1, #16]
 801e9cc:	4605      	mov	r5, r0
 801e9ce:	460c      	mov	r4, r1
 801e9d0:	b913      	cbnz	r3, 801e9d8 <_fflush_r+0x10>
 801e9d2:	2500      	movs	r5, #0
 801e9d4:	4628      	mov	r0, r5
 801e9d6:	bd38      	pop	{r3, r4, r5, pc}
 801e9d8:	b118      	cbz	r0, 801e9e2 <_fflush_r+0x1a>
 801e9da:	6a03      	ldr	r3, [r0, #32]
 801e9dc:	b90b      	cbnz	r3, 801e9e2 <_fflush_r+0x1a>
 801e9de:	f000 f8bb 	bl	801eb58 <__sinit>
 801e9e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e9e6:	2b00      	cmp	r3, #0
 801e9e8:	d0f3      	beq.n	801e9d2 <_fflush_r+0xa>
 801e9ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801e9ec:	07d0      	lsls	r0, r2, #31
 801e9ee:	d404      	bmi.n	801e9fa <_fflush_r+0x32>
 801e9f0:	0599      	lsls	r1, r3, #22
 801e9f2:	d402      	bmi.n	801e9fa <_fflush_r+0x32>
 801e9f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e9f6:	f000 fac2 	bl	801ef7e <__retarget_lock_acquire_recursive>
 801e9fa:	4628      	mov	r0, r5
 801e9fc:	4621      	mov	r1, r4
 801e9fe:	f7ff ff5f 	bl	801e8c0 <__sflush_r>
 801ea02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801ea04:	07da      	lsls	r2, r3, #31
 801ea06:	4605      	mov	r5, r0
 801ea08:	d4e4      	bmi.n	801e9d4 <_fflush_r+0xc>
 801ea0a:	89a3      	ldrh	r3, [r4, #12]
 801ea0c:	059b      	lsls	r3, r3, #22
 801ea0e:	d4e1      	bmi.n	801e9d4 <_fflush_r+0xc>
 801ea10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ea12:	f000 fab5 	bl	801ef80 <__retarget_lock_release_recursive>
 801ea16:	e7dd      	b.n	801e9d4 <_fflush_r+0xc>

0801ea18 <fflush>:
 801ea18:	4601      	mov	r1, r0
 801ea1a:	b920      	cbnz	r0, 801ea26 <fflush+0xe>
 801ea1c:	4a04      	ldr	r2, [pc, #16]	@ (801ea30 <fflush+0x18>)
 801ea1e:	4905      	ldr	r1, [pc, #20]	@ (801ea34 <fflush+0x1c>)
 801ea20:	4805      	ldr	r0, [pc, #20]	@ (801ea38 <fflush+0x20>)
 801ea22:	f000 b8b1 	b.w	801eb88 <_fwalk_sglue>
 801ea26:	4b05      	ldr	r3, [pc, #20]	@ (801ea3c <fflush+0x24>)
 801ea28:	6818      	ldr	r0, [r3, #0]
 801ea2a:	f7ff bfcd 	b.w	801e9c8 <_fflush_r>
 801ea2e:	bf00      	nop
 801ea30:	20000064 	.word	0x20000064
 801ea34:	0801e9c9 	.word	0x0801e9c9
 801ea38:	20000074 	.word	0x20000074
 801ea3c:	20000070 	.word	0x20000070

0801ea40 <std>:
 801ea40:	2300      	movs	r3, #0
 801ea42:	b510      	push	{r4, lr}
 801ea44:	4604      	mov	r4, r0
 801ea46:	e9c0 3300 	strd	r3, r3, [r0]
 801ea4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801ea4e:	6083      	str	r3, [r0, #8]
 801ea50:	8181      	strh	r1, [r0, #12]
 801ea52:	6643      	str	r3, [r0, #100]	@ 0x64
 801ea54:	81c2      	strh	r2, [r0, #14]
 801ea56:	6183      	str	r3, [r0, #24]
 801ea58:	4619      	mov	r1, r3
 801ea5a:	2208      	movs	r2, #8
 801ea5c:	305c      	adds	r0, #92	@ 0x5c
 801ea5e:	f000 fa11 	bl	801ee84 <memset>
 801ea62:	4b0d      	ldr	r3, [pc, #52]	@ (801ea98 <std+0x58>)
 801ea64:	6263      	str	r3, [r4, #36]	@ 0x24
 801ea66:	4b0d      	ldr	r3, [pc, #52]	@ (801ea9c <std+0x5c>)
 801ea68:	62a3      	str	r3, [r4, #40]	@ 0x28
 801ea6a:	4b0d      	ldr	r3, [pc, #52]	@ (801eaa0 <std+0x60>)
 801ea6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801ea6e:	4b0d      	ldr	r3, [pc, #52]	@ (801eaa4 <std+0x64>)
 801ea70:	6323      	str	r3, [r4, #48]	@ 0x30
 801ea72:	4b0d      	ldr	r3, [pc, #52]	@ (801eaa8 <std+0x68>)
 801ea74:	6224      	str	r4, [r4, #32]
 801ea76:	429c      	cmp	r4, r3
 801ea78:	d006      	beq.n	801ea88 <std+0x48>
 801ea7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801ea7e:	4294      	cmp	r4, r2
 801ea80:	d002      	beq.n	801ea88 <std+0x48>
 801ea82:	33d0      	adds	r3, #208	@ 0xd0
 801ea84:	429c      	cmp	r4, r3
 801ea86:	d105      	bne.n	801ea94 <std+0x54>
 801ea88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801ea8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ea90:	f000 ba74 	b.w	801ef7c <__retarget_lock_init_recursive>
 801ea94:	bd10      	pop	{r4, pc}
 801ea96:	bf00      	nop
 801ea98:	0801ecb5 	.word	0x0801ecb5
 801ea9c:	0801ecd7 	.word	0x0801ecd7
 801eaa0:	0801ed0f 	.word	0x0801ed0f
 801eaa4:	0801ed33 	.word	0x0801ed33
 801eaa8:	20001898 	.word	0x20001898

0801eaac <stdio_exit_handler>:
 801eaac:	4a02      	ldr	r2, [pc, #8]	@ (801eab8 <stdio_exit_handler+0xc>)
 801eaae:	4903      	ldr	r1, [pc, #12]	@ (801eabc <stdio_exit_handler+0x10>)
 801eab0:	4803      	ldr	r0, [pc, #12]	@ (801eac0 <stdio_exit_handler+0x14>)
 801eab2:	f000 b869 	b.w	801eb88 <_fwalk_sglue>
 801eab6:	bf00      	nop
 801eab8:	20000064 	.word	0x20000064
 801eabc:	0801e9c9 	.word	0x0801e9c9
 801eac0:	20000074 	.word	0x20000074

0801eac4 <cleanup_stdio>:
 801eac4:	6841      	ldr	r1, [r0, #4]
 801eac6:	4b0c      	ldr	r3, [pc, #48]	@ (801eaf8 <cleanup_stdio+0x34>)
 801eac8:	4299      	cmp	r1, r3
 801eaca:	b510      	push	{r4, lr}
 801eacc:	4604      	mov	r4, r0
 801eace:	d001      	beq.n	801ead4 <cleanup_stdio+0x10>
 801ead0:	f7ff ff7a 	bl	801e9c8 <_fflush_r>
 801ead4:	68a1      	ldr	r1, [r4, #8]
 801ead6:	4b09      	ldr	r3, [pc, #36]	@ (801eafc <cleanup_stdio+0x38>)
 801ead8:	4299      	cmp	r1, r3
 801eada:	d002      	beq.n	801eae2 <cleanup_stdio+0x1e>
 801eadc:	4620      	mov	r0, r4
 801eade:	f7ff ff73 	bl	801e9c8 <_fflush_r>
 801eae2:	68e1      	ldr	r1, [r4, #12]
 801eae4:	4b06      	ldr	r3, [pc, #24]	@ (801eb00 <cleanup_stdio+0x3c>)
 801eae6:	4299      	cmp	r1, r3
 801eae8:	d004      	beq.n	801eaf4 <cleanup_stdio+0x30>
 801eaea:	4620      	mov	r0, r4
 801eaec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801eaf0:	f7ff bf6a 	b.w	801e9c8 <_fflush_r>
 801eaf4:	bd10      	pop	{r4, pc}
 801eaf6:	bf00      	nop
 801eaf8:	20001898 	.word	0x20001898
 801eafc:	20001900 	.word	0x20001900
 801eb00:	20001968 	.word	0x20001968

0801eb04 <global_stdio_init.part.0>:
 801eb04:	b510      	push	{r4, lr}
 801eb06:	4b0b      	ldr	r3, [pc, #44]	@ (801eb34 <global_stdio_init.part.0+0x30>)
 801eb08:	4c0b      	ldr	r4, [pc, #44]	@ (801eb38 <global_stdio_init.part.0+0x34>)
 801eb0a:	4a0c      	ldr	r2, [pc, #48]	@ (801eb3c <global_stdio_init.part.0+0x38>)
 801eb0c:	601a      	str	r2, [r3, #0]
 801eb0e:	4620      	mov	r0, r4
 801eb10:	2200      	movs	r2, #0
 801eb12:	2104      	movs	r1, #4
 801eb14:	f7ff ff94 	bl	801ea40 <std>
 801eb18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801eb1c:	2201      	movs	r2, #1
 801eb1e:	2109      	movs	r1, #9
 801eb20:	f7ff ff8e 	bl	801ea40 <std>
 801eb24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801eb28:	2202      	movs	r2, #2
 801eb2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801eb2e:	2112      	movs	r1, #18
 801eb30:	f7ff bf86 	b.w	801ea40 <std>
 801eb34:	200019d0 	.word	0x200019d0
 801eb38:	20001898 	.word	0x20001898
 801eb3c:	0801eaad 	.word	0x0801eaad

0801eb40 <__sfp_lock_acquire>:
 801eb40:	4801      	ldr	r0, [pc, #4]	@ (801eb48 <__sfp_lock_acquire+0x8>)
 801eb42:	f000 ba1c 	b.w	801ef7e <__retarget_lock_acquire_recursive>
 801eb46:	bf00      	nop
 801eb48:	200019d9 	.word	0x200019d9

0801eb4c <__sfp_lock_release>:
 801eb4c:	4801      	ldr	r0, [pc, #4]	@ (801eb54 <__sfp_lock_release+0x8>)
 801eb4e:	f000 ba17 	b.w	801ef80 <__retarget_lock_release_recursive>
 801eb52:	bf00      	nop
 801eb54:	200019d9 	.word	0x200019d9

0801eb58 <__sinit>:
 801eb58:	b510      	push	{r4, lr}
 801eb5a:	4604      	mov	r4, r0
 801eb5c:	f7ff fff0 	bl	801eb40 <__sfp_lock_acquire>
 801eb60:	6a23      	ldr	r3, [r4, #32]
 801eb62:	b11b      	cbz	r3, 801eb6c <__sinit+0x14>
 801eb64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801eb68:	f7ff bff0 	b.w	801eb4c <__sfp_lock_release>
 801eb6c:	4b04      	ldr	r3, [pc, #16]	@ (801eb80 <__sinit+0x28>)
 801eb6e:	6223      	str	r3, [r4, #32]
 801eb70:	4b04      	ldr	r3, [pc, #16]	@ (801eb84 <__sinit+0x2c>)
 801eb72:	681b      	ldr	r3, [r3, #0]
 801eb74:	2b00      	cmp	r3, #0
 801eb76:	d1f5      	bne.n	801eb64 <__sinit+0xc>
 801eb78:	f7ff ffc4 	bl	801eb04 <global_stdio_init.part.0>
 801eb7c:	e7f2      	b.n	801eb64 <__sinit+0xc>
 801eb7e:	bf00      	nop
 801eb80:	0801eac5 	.word	0x0801eac5
 801eb84:	200019d0 	.word	0x200019d0

0801eb88 <_fwalk_sglue>:
 801eb88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801eb8c:	4607      	mov	r7, r0
 801eb8e:	4688      	mov	r8, r1
 801eb90:	4614      	mov	r4, r2
 801eb92:	2600      	movs	r6, #0
 801eb94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801eb98:	f1b9 0901 	subs.w	r9, r9, #1
 801eb9c:	d505      	bpl.n	801ebaa <_fwalk_sglue+0x22>
 801eb9e:	6824      	ldr	r4, [r4, #0]
 801eba0:	2c00      	cmp	r4, #0
 801eba2:	d1f7      	bne.n	801eb94 <_fwalk_sglue+0xc>
 801eba4:	4630      	mov	r0, r6
 801eba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ebaa:	89ab      	ldrh	r3, [r5, #12]
 801ebac:	2b01      	cmp	r3, #1
 801ebae:	d907      	bls.n	801ebc0 <_fwalk_sglue+0x38>
 801ebb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801ebb4:	3301      	adds	r3, #1
 801ebb6:	d003      	beq.n	801ebc0 <_fwalk_sglue+0x38>
 801ebb8:	4629      	mov	r1, r5
 801ebba:	4638      	mov	r0, r7
 801ebbc:	47c0      	blx	r8
 801ebbe:	4306      	orrs	r6, r0
 801ebc0:	3568      	adds	r5, #104	@ 0x68
 801ebc2:	e7e9      	b.n	801eb98 <_fwalk_sglue+0x10>

0801ebc4 <iprintf>:
 801ebc4:	b40f      	push	{r0, r1, r2, r3}
 801ebc6:	b507      	push	{r0, r1, r2, lr}
 801ebc8:	4906      	ldr	r1, [pc, #24]	@ (801ebe4 <iprintf+0x20>)
 801ebca:	ab04      	add	r3, sp, #16
 801ebcc:	6808      	ldr	r0, [r1, #0]
 801ebce:	f853 2b04 	ldr.w	r2, [r3], #4
 801ebd2:	6881      	ldr	r1, [r0, #8]
 801ebd4:	9301      	str	r3, [sp, #4]
 801ebd6:	f001 fcdf 	bl	8020598 <_vfiprintf_r>
 801ebda:	b003      	add	sp, #12
 801ebdc:	f85d eb04 	ldr.w	lr, [sp], #4
 801ebe0:	b004      	add	sp, #16
 801ebe2:	4770      	bx	lr
 801ebe4:	20000070 	.word	0x20000070

0801ebe8 <putchar>:
 801ebe8:	4b02      	ldr	r3, [pc, #8]	@ (801ebf4 <putchar+0xc>)
 801ebea:	4601      	mov	r1, r0
 801ebec:	6818      	ldr	r0, [r3, #0]
 801ebee:	6882      	ldr	r2, [r0, #8]
 801ebf0:	f001 be4c 	b.w	802088c <_putc_r>
 801ebf4:	20000070 	.word	0x20000070

0801ebf8 <_puts_r>:
 801ebf8:	6a03      	ldr	r3, [r0, #32]
 801ebfa:	b570      	push	{r4, r5, r6, lr}
 801ebfc:	6884      	ldr	r4, [r0, #8]
 801ebfe:	4605      	mov	r5, r0
 801ec00:	460e      	mov	r6, r1
 801ec02:	b90b      	cbnz	r3, 801ec08 <_puts_r+0x10>
 801ec04:	f7ff ffa8 	bl	801eb58 <__sinit>
 801ec08:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801ec0a:	07db      	lsls	r3, r3, #31
 801ec0c:	d405      	bmi.n	801ec1a <_puts_r+0x22>
 801ec0e:	89a3      	ldrh	r3, [r4, #12]
 801ec10:	0598      	lsls	r0, r3, #22
 801ec12:	d402      	bmi.n	801ec1a <_puts_r+0x22>
 801ec14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ec16:	f000 f9b2 	bl	801ef7e <__retarget_lock_acquire_recursive>
 801ec1a:	89a3      	ldrh	r3, [r4, #12]
 801ec1c:	0719      	lsls	r1, r3, #28
 801ec1e:	d502      	bpl.n	801ec26 <_puts_r+0x2e>
 801ec20:	6923      	ldr	r3, [r4, #16]
 801ec22:	2b00      	cmp	r3, #0
 801ec24:	d135      	bne.n	801ec92 <_puts_r+0x9a>
 801ec26:	4621      	mov	r1, r4
 801ec28:	4628      	mov	r0, r5
 801ec2a:	f000 f8c5 	bl	801edb8 <__swsetup_r>
 801ec2e:	b380      	cbz	r0, 801ec92 <_puts_r+0x9a>
 801ec30:	f04f 35ff 	mov.w	r5, #4294967295
 801ec34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801ec36:	07da      	lsls	r2, r3, #31
 801ec38:	d405      	bmi.n	801ec46 <_puts_r+0x4e>
 801ec3a:	89a3      	ldrh	r3, [r4, #12]
 801ec3c:	059b      	lsls	r3, r3, #22
 801ec3e:	d402      	bmi.n	801ec46 <_puts_r+0x4e>
 801ec40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ec42:	f000 f99d 	bl	801ef80 <__retarget_lock_release_recursive>
 801ec46:	4628      	mov	r0, r5
 801ec48:	bd70      	pop	{r4, r5, r6, pc}
 801ec4a:	2b00      	cmp	r3, #0
 801ec4c:	da04      	bge.n	801ec58 <_puts_r+0x60>
 801ec4e:	69a2      	ldr	r2, [r4, #24]
 801ec50:	429a      	cmp	r2, r3
 801ec52:	dc17      	bgt.n	801ec84 <_puts_r+0x8c>
 801ec54:	290a      	cmp	r1, #10
 801ec56:	d015      	beq.n	801ec84 <_puts_r+0x8c>
 801ec58:	6823      	ldr	r3, [r4, #0]
 801ec5a:	1c5a      	adds	r2, r3, #1
 801ec5c:	6022      	str	r2, [r4, #0]
 801ec5e:	7019      	strb	r1, [r3, #0]
 801ec60:	68a3      	ldr	r3, [r4, #8]
 801ec62:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801ec66:	3b01      	subs	r3, #1
 801ec68:	60a3      	str	r3, [r4, #8]
 801ec6a:	2900      	cmp	r1, #0
 801ec6c:	d1ed      	bne.n	801ec4a <_puts_r+0x52>
 801ec6e:	2b00      	cmp	r3, #0
 801ec70:	da11      	bge.n	801ec96 <_puts_r+0x9e>
 801ec72:	4622      	mov	r2, r4
 801ec74:	210a      	movs	r1, #10
 801ec76:	4628      	mov	r0, r5
 801ec78:	f000 f85f 	bl	801ed3a <__swbuf_r>
 801ec7c:	3001      	adds	r0, #1
 801ec7e:	d0d7      	beq.n	801ec30 <_puts_r+0x38>
 801ec80:	250a      	movs	r5, #10
 801ec82:	e7d7      	b.n	801ec34 <_puts_r+0x3c>
 801ec84:	4622      	mov	r2, r4
 801ec86:	4628      	mov	r0, r5
 801ec88:	f000 f857 	bl	801ed3a <__swbuf_r>
 801ec8c:	3001      	adds	r0, #1
 801ec8e:	d1e7      	bne.n	801ec60 <_puts_r+0x68>
 801ec90:	e7ce      	b.n	801ec30 <_puts_r+0x38>
 801ec92:	3e01      	subs	r6, #1
 801ec94:	e7e4      	b.n	801ec60 <_puts_r+0x68>
 801ec96:	6823      	ldr	r3, [r4, #0]
 801ec98:	1c5a      	adds	r2, r3, #1
 801ec9a:	6022      	str	r2, [r4, #0]
 801ec9c:	220a      	movs	r2, #10
 801ec9e:	701a      	strb	r2, [r3, #0]
 801eca0:	e7ee      	b.n	801ec80 <_puts_r+0x88>
	...

0801eca4 <puts>:
 801eca4:	4b02      	ldr	r3, [pc, #8]	@ (801ecb0 <puts+0xc>)
 801eca6:	4601      	mov	r1, r0
 801eca8:	6818      	ldr	r0, [r3, #0]
 801ecaa:	f7ff bfa5 	b.w	801ebf8 <_puts_r>
 801ecae:	bf00      	nop
 801ecb0:	20000070 	.word	0x20000070

0801ecb4 <__sread>:
 801ecb4:	b510      	push	{r4, lr}
 801ecb6:	460c      	mov	r4, r1
 801ecb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ecbc:	f000 f910 	bl	801eee0 <_read_r>
 801ecc0:	2800      	cmp	r0, #0
 801ecc2:	bfab      	itete	ge
 801ecc4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801ecc6:	89a3      	ldrhlt	r3, [r4, #12]
 801ecc8:	181b      	addge	r3, r3, r0
 801ecca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801ecce:	bfac      	ite	ge
 801ecd0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801ecd2:	81a3      	strhlt	r3, [r4, #12]
 801ecd4:	bd10      	pop	{r4, pc}

0801ecd6 <__swrite>:
 801ecd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ecda:	461f      	mov	r7, r3
 801ecdc:	898b      	ldrh	r3, [r1, #12]
 801ecde:	05db      	lsls	r3, r3, #23
 801ece0:	4605      	mov	r5, r0
 801ece2:	460c      	mov	r4, r1
 801ece4:	4616      	mov	r6, r2
 801ece6:	d505      	bpl.n	801ecf4 <__swrite+0x1e>
 801ece8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ecec:	2302      	movs	r3, #2
 801ecee:	2200      	movs	r2, #0
 801ecf0:	f000 f8e4 	bl	801eebc <_lseek_r>
 801ecf4:	89a3      	ldrh	r3, [r4, #12]
 801ecf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ecfa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801ecfe:	81a3      	strh	r3, [r4, #12]
 801ed00:	4632      	mov	r2, r6
 801ed02:	463b      	mov	r3, r7
 801ed04:	4628      	mov	r0, r5
 801ed06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ed0a:	f000 b8fb 	b.w	801ef04 <_write_r>

0801ed0e <__sseek>:
 801ed0e:	b510      	push	{r4, lr}
 801ed10:	460c      	mov	r4, r1
 801ed12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ed16:	f000 f8d1 	bl	801eebc <_lseek_r>
 801ed1a:	1c43      	adds	r3, r0, #1
 801ed1c:	89a3      	ldrh	r3, [r4, #12]
 801ed1e:	bf15      	itete	ne
 801ed20:	6560      	strne	r0, [r4, #84]	@ 0x54
 801ed22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801ed26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801ed2a:	81a3      	strheq	r3, [r4, #12]
 801ed2c:	bf18      	it	ne
 801ed2e:	81a3      	strhne	r3, [r4, #12]
 801ed30:	bd10      	pop	{r4, pc}

0801ed32 <__sclose>:
 801ed32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ed36:	f000 b8b1 	b.w	801ee9c <_close_r>

0801ed3a <__swbuf_r>:
 801ed3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ed3c:	460e      	mov	r6, r1
 801ed3e:	4614      	mov	r4, r2
 801ed40:	4605      	mov	r5, r0
 801ed42:	b118      	cbz	r0, 801ed4c <__swbuf_r+0x12>
 801ed44:	6a03      	ldr	r3, [r0, #32]
 801ed46:	b90b      	cbnz	r3, 801ed4c <__swbuf_r+0x12>
 801ed48:	f7ff ff06 	bl	801eb58 <__sinit>
 801ed4c:	69a3      	ldr	r3, [r4, #24]
 801ed4e:	60a3      	str	r3, [r4, #8]
 801ed50:	89a3      	ldrh	r3, [r4, #12]
 801ed52:	071a      	lsls	r2, r3, #28
 801ed54:	d501      	bpl.n	801ed5a <__swbuf_r+0x20>
 801ed56:	6923      	ldr	r3, [r4, #16]
 801ed58:	b943      	cbnz	r3, 801ed6c <__swbuf_r+0x32>
 801ed5a:	4621      	mov	r1, r4
 801ed5c:	4628      	mov	r0, r5
 801ed5e:	f000 f82b 	bl	801edb8 <__swsetup_r>
 801ed62:	b118      	cbz	r0, 801ed6c <__swbuf_r+0x32>
 801ed64:	f04f 37ff 	mov.w	r7, #4294967295
 801ed68:	4638      	mov	r0, r7
 801ed6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ed6c:	6823      	ldr	r3, [r4, #0]
 801ed6e:	6922      	ldr	r2, [r4, #16]
 801ed70:	1a98      	subs	r0, r3, r2
 801ed72:	6963      	ldr	r3, [r4, #20]
 801ed74:	b2f6      	uxtb	r6, r6
 801ed76:	4283      	cmp	r3, r0
 801ed78:	4637      	mov	r7, r6
 801ed7a:	dc05      	bgt.n	801ed88 <__swbuf_r+0x4e>
 801ed7c:	4621      	mov	r1, r4
 801ed7e:	4628      	mov	r0, r5
 801ed80:	f7ff fe22 	bl	801e9c8 <_fflush_r>
 801ed84:	2800      	cmp	r0, #0
 801ed86:	d1ed      	bne.n	801ed64 <__swbuf_r+0x2a>
 801ed88:	68a3      	ldr	r3, [r4, #8]
 801ed8a:	3b01      	subs	r3, #1
 801ed8c:	60a3      	str	r3, [r4, #8]
 801ed8e:	6823      	ldr	r3, [r4, #0]
 801ed90:	1c5a      	adds	r2, r3, #1
 801ed92:	6022      	str	r2, [r4, #0]
 801ed94:	701e      	strb	r6, [r3, #0]
 801ed96:	6962      	ldr	r2, [r4, #20]
 801ed98:	1c43      	adds	r3, r0, #1
 801ed9a:	429a      	cmp	r2, r3
 801ed9c:	d004      	beq.n	801eda8 <__swbuf_r+0x6e>
 801ed9e:	89a3      	ldrh	r3, [r4, #12]
 801eda0:	07db      	lsls	r3, r3, #31
 801eda2:	d5e1      	bpl.n	801ed68 <__swbuf_r+0x2e>
 801eda4:	2e0a      	cmp	r6, #10
 801eda6:	d1df      	bne.n	801ed68 <__swbuf_r+0x2e>
 801eda8:	4621      	mov	r1, r4
 801edaa:	4628      	mov	r0, r5
 801edac:	f7ff fe0c 	bl	801e9c8 <_fflush_r>
 801edb0:	2800      	cmp	r0, #0
 801edb2:	d0d9      	beq.n	801ed68 <__swbuf_r+0x2e>
 801edb4:	e7d6      	b.n	801ed64 <__swbuf_r+0x2a>
	...

0801edb8 <__swsetup_r>:
 801edb8:	b538      	push	{r3, r4, r5, lr}
 801edba:	4b29      	ldr	r3, [pc, #164]	@ (801ee60 <__swsetup_r+0xa8>)
 801edbc:	4605      	mov	r5, r0
 801edbe:	6818      	ldr	r0, [r3, #0]
 801edc0:	460c      	mov	r4, r1
 801edc2:	b118      	cbz	r0, 801edcc <__swsetup_r+0x14>
 801edc4:	6a03      	ldr	r3, [r0, #32]
 801edc6:	b90b      	cbnz	r3, 801edcc <__swsetup_r+0x14>
 801edc8:	f7ff fec6 	bl	801eb58 <__sinit>
 801edcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801edd0:	0719      	lsls	r1, r3, #28
 801edd2:	d422      	bmi.n	801ee1a <__swsetup_r+0x62>
 801edd4:	06da      	lsls	r2, r3, #27
 801edd6:	d407      	bmi.n	801ede8 <__swsetup_r+0x30>
 801edd8:	2209      	movs	r2, #9
 801edda:	602a      	str	r2, [r5, #0]
 801eddc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ede0:	81a3      	strh	r3, [r4, #12]
 801ede2:	f04f 30ff 	mov.w	r0, #4294967295
 801ede6:	e033      	b.n	801ee50 <__swsetup_r+0x98>
 801ede8:	0758      	lsls	r0, r3, #29
 801edea:	d512      	bpl.n	801ee12 <__swsetup_r+0x5a>
 801edec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801edee:	b141      	cbz	r1, 801ee02 <__swsetup_r+0x4a>
 801edf0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801edf4:	4299      	cmp	r1, r3
 801edf6:	d002      	beq.n	801edfe <__swsetup_r+0x46>
 801edf8:	4628      	mov	r0, r5
 801edfa:	f000 ff29 	bl	801fc50 <_free_r>
 801edfe:	2300      	movs	r3, #0
 801ee00:	6363      	str	r3, [r4, #52]	@ 0x34
 801ee02:	89a3      	ldrh	r3, [r4, #12]
 801ee04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ee08:	81a3      	strh	r3, [r4, #12]
 801ee0a:	2300      	movs	r3, #0
 801ee0c:	6063      	str	r3, [r4, #4]
 801ee0e:	6923      	ldr	r3, [r4, #16]
 801ee10:	6023      	str	r3, [r4, #0]
 801ee12:	89a3      	ldrh	r3, [r4, #12]
 801ee14:	f043 0308 	orr.w	r3, r3, #8
 801ee18:	81a3      	strh	r3, [r4, #12]
 801ee1a:	6923      	ldr	r3, [r4, #16]
 801ee1c:	b94b      	cbnz	r3, 801ee32 <__swsetup_r+0x7a>
 801ee1e:	89a3      	ldrh	r3, [r4, #12]
 801ee20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801ee24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ee28:	d003      	beq.n	801ee32 <__swsetup_r+0x7a>
 801ee2a:	4621      	mov	r1, r4
 801ee2c:	4628      	mov	r0, r5
 801ee2e:	f001 fcf1 	bl	8020814 <__smakebuf_r>
 801ee32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ee36:	f013 0201 	ands.w	r2, r3, #1
 801ee3a:	d00a      	beq.n	801ee52 <__swsetup_r+0x9a>
 801ee3c:	2200      	movs	r2, #0
 801ee3e:	60a2      	str	r2, [r4, #8]
 801ee40:	6962      	ldr	r2, [r4, #20]
 801ee42:	4252      	negs	r2, r2
 801ee44:	61a2      	str	r2, [r4, #24]
 801ee46:	6922      	ldr	r2, [r4, #16]
 801ee48:	b942      	cbnz	r2, 801ee5c <__swsetup_r+0xa4>
 801ee4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801ee4e:	d1c5      	bne.n	801eddc <__swsetup_r+0x24>
 801ee50:	bd38      	pop	{r3, r4, r5, pc}
 801ee52:	0799      	lsls	r1, r3, #30
 801ee54:	bf58      	it	pl
 801ee56:	6962      	ldrpl	r2, [r4, #20]
 801ee58:	60a2      	str	r2, [r4, #8]
 801ee5a:	e7f4      	b.n	801ee46 <__swsetup_r+0x8e>
 801ee5c:	2000      	movs	r0, #0
 801ee5e:	e7f7      	b.n	801ee50 <__swsetup_r+0x98>
 801ee60:	20000070 	.word	0x20000070

0801ee64 <memcmp>:
 801ee64:	b510      	push	{r4, lr}
 801ee66:	3901      	subs	r1, #1
 801ee68:	4402      	add	r2, r0
 801ee6a:	4290      	cmp	r0, r2
 801ee6c:	d101      	bne.n	801ee72 <memcmp+0xe>
 801ee6e:	2000      	movs	r0, #0
 801ee70:	e005      	b.n	801ee7e <memcmp+0x1a>
 801ee72:	7803      	ldrb	r3, [r0, #0]
 801ee74:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801ee78:	42a3      	cmp	r3, r4
 801ee7a:	d001      	beq.n	801ee80 <memcmp+0x1c>
 801ee7c:	1b18      	subs	r0, r3, r4
 801ee7e:	bd10      	pop	{r4, pc}
 801ee80:	3001      	adds	r0, #1
 801ee82:	e7f2      	b.n	801ee6a <memcmp+0x6>

0801ee84 <memset>:
 801ee84:	4402      	add	r2, r0
 801ee86:	4603      	mov	r3, r0
 801ee88:	4293      	cmp	r3, r2
 801ee8a:	d100      	bne.n	801ee8e <memset+0xa>
 801ee8c:	4770      	bx	lr
 801ee8e:	f803 1b01 	strb.w	r1, [r3], #1
 801ee92:	e7f9      	b.n	801ee88 <memset+0x4>

0801ee94 <_localeconv_r>:
 801ee94:	4800      	ldr	r0, [pc, #0]	@ (801ee98 <_localeconv_r+0x4>)
 801ee96:	4770      	bx	lr
 801ee98:	200001b0 	.word	0x200001b0

0801ee9c <_close_r>:
 801ee9c:	b538      	push	{r3, r4, r5, lr}
 801ee9e:	4d06      	ldr	r5, [pc, #24]	@ (801eeb8 <_close_r+0x1c>)
 801eea0:	2300      	movs	r3, #0
 801eea2:	4604      	mov	r4, r0
 801eea4:	4608      	mov	r0, r1
 801eea6:	602b      	str	r3, [r5, #0]
 801eea8:	f7e2 faa8 	bl	80013fc <_close>
 801eeac:	1c43      	adds	r3, r0, #1
 801eeae:	d102      	bne.n	801eeb6 <_close_r+0x1a>
 801eeb0:	682b      	ldr	r3, [r5, #0]
 801eeb2:	b103      	cbz	r3, 801eeb6 <_close_r+0x1a>
 801eeb4:	6023      	str	r3, [r4, #0]
 801eeb6:	bd38      	pop	{r3, r4, r5, pc}
 801eeb8:	200019d4 	.word	0x200019d4

0801eebc <_lseek_r>:
 801eebc:	b538      	push	{r3, r4, r5, lr}
 801eebe:	4d07      	ldr	r5, [pc, #28]	@ (801eedc <_lseek_r+0x20>)
 801eec0:	4604      	mov	r4, r0
 801eec2:	4608      	mov	r0, r1
 801eec4:	4611      	mov	r1, r2
 801eec6:	2200      	movs	r2, #0
 801eec8:	602a      	str	r2, [r5, #0]
 801eeca:	461a      	mov	r2, r3
 801eecc:	f7e2 fabd 	bl	800144a <_lseek>
 801eed0:	1c43      	adds	r3, r0, #1
 801eed2:	d102      	bne.n	801eeda <_lseek_r+0x1e>
 801eed4:	682b      	ldr	r3, [r5, #0]
 801eed6:	b103      	cbz	r3, 801eeda <_lseek_r+0x1e>
 801eed8:	6023      	str	r3, [r4, #0]
 801eeda:	bd38      	pop	{r3, r4, r5, pc}
 801eedc:	200019d4 	.word	0x200019d4

0801eee0 <_read_r>:
 801eee0:	b538      	push	{r3, r4, r5, lr}
 801eee2:	4d07      	ldr	r5, [pc, #28]	@ (801ef00 <_read_r+0x20>)
 801eee4:	4604      	mov	r4, r0
 801eee6:	4608      	mov	r0, r1
 801eee8:	4611      	mov	r1, r2
 801eeea:	2200      	movs	r2, #0
 801eeec:	602a      	str	r2, [r5, #0]
 801eeee:	461a      	mov	r2, r3
 801eef0:	f7e2 fa4b 	bl	800138a <_read>
 801eef4:	1c43      	adds	r3, r0, #1
 801eef6:	d102      	bne.n	801eefe <_read_r+0x1e>
 801eef8:	682b      	ldr	r3, [r5, #0]
 801eefa:	b103      	cbz	r3, 801eefe <_read_r+0x1e>
 801eefc:	6023      	str	r3, [r4, #0]
 801eefe:	bd38      	pop	{r3, r4, r5, pc}
 801ef00:	200019d4 	.word	0x200019d4

0801ef04 <_write_r>:
 801ef04:	b538      	push	{r3, r4, r5, lr}
 801ef06:	4d07      	ldr	r5, [pc, #28]	@ (801ef24 <_write_r+0x20>)
 801ef08:	4604      	mov	r4, r0
 801ef0a:	4608      	mov	r0, r1
 801ef0c:	4611      	mov	r1, r2
 801ef0e:	2200      	movs	r2, #0
 801ef10:	602a      	str	r2, [r5, #0]
 801ef12:	461a      	mov	r2, r3
 801ef14:	f7e2 fa56 	bl	80013c4 <_write>
 801ef18:	1c43      	adds	r3, r0, #1
 801ef1a:	d102      	bne.n	801ef22 <_write_r+0x1e>
 801ef1c:	682b      	ldr	r3, [r5, #0]
 801ef1e:	b103      	cbz	r3, 801ef22 <_write_r+0x1e>
 801ef20:	6023      	str	r3, [r4, #0]
 801ef22:	bd38      	pop	{r3, r4, r5, pc}
 801ef24:	200019d4 	.word	0x200019d4

0801ef28 <__errno>:
 801ef28:	4b01      	ldr	r3, [pc, #4]	@ (801ef30 <__errno+0x8>)
 801ef2a:	6818      	ldr	r0, [r3, #0]
 801ef2c:	4770      	bx	lr
 801ef2e:	bf00      	nop
 801ef30:	20000070 	.word	0x20000070

0801ef34 <__libc_init_array>:
 801ef34:	b570      	push	{r4, r5, r6, lr}
 801ef36:	4d0d      	ldr	r5, [pc, #52]	@ (801ef6c <__libc_init_array+0x38>)
 801ef38:	4c0d      	ldr	r4, [pc, #52]	@ (801ef70 <__libc_init_array+0x3c>)
 801ef3a:	1b64      	subs	r4, r4, r5
 801ef3c:	10a4      	asrs	r4, r4, #2
 801ef3e:	2600      	movs	r6, #0
 801ef40:	42a6      	cmp	r6, r4
 801ef42:	d109      	bne.n	801ef58 <__libc_init_array+0x24>
 801ef44:	4d0b      	ldr	r5, [pc, #44]	@ (801ef74 <__libc_init_array+0x40>)
 801ef46:	4c0c      	ldr	r4, [pc, #48]	@ (801ef78 <__libc_init_array+0x44>)
 801ef48:	f001 fdb6 	bl	8020ab8 <_init>
 801ef4c:	1b64      	subs	r4, r4, r5
 801ef4e:	10a4      	asrs	r4, r4, #2
 801ef50:	2600      	movs	r6, #0
 801ef52:	42a6      	cmp	r6, r4
 801ef54:	d105      	bne.n	801ef62 <__libc_init_array+0x2e>
 801ef56:	bd70      	pop	{r4, r5, r6, pc}
 801ef58:	f855 3b04 	ldr.w	r3, [r5], #4
 801ef5c:	4798      	blx	r3
 801ef5e:	3601      	adds	r6, #1
 801ef60:	e7ee      	b.n	801ef40 <__libc_init_array+0xc>
 801ef62:	f855 3b04 	ldr.w	r3, [r5], #4
 801ef66:	4798      	blx	r3
 801ef68:	3601      	adds	r6, #1
 801ef6a:	e7f2      	b.n	801ef52 <__libc_init_array+0x1e>
 801ef6c:	08022384 	.word	0x08022384
 801ef70:	08022384 	.word	0x08022384
 801ef74:	08022384 	.word	0x08022384
 801ef78:	08022388 	.word	0x08022388

0801ef7c <__retarget_lock_init_recursive>:
 801ef7c:	4770      	bx	lr

0801ef7e <__retarget_lock_acquire_recursive>:
 801ef7e:	4770      	bx	lr

0801ef80 <__retarget_lock_release_recursive>:
 801ef80:	4770      	bx	lr

0801ef82 <memcpy>:
 801ef82:	440a      	add	r2, r1
 801ef84:	4291      	cmp	r1, r2
 801ef86:	f100 33ff 	add.w	r3, r0, #4294967295
 801ef8a:	d100      	bne.n	801ef8e <memcpy+0xc>
 801ef8c:	4770      	bx	lr
 801ef8e:	b510      	push	{r4, lr}
 801ef90:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ef94:	f803 4f01 	strb.w	r4, [r3, #1]!
 801ef98:	4291      	cmp	r1, r2
 801ef9a:	d1f9      	bne.n	801ef90 <memcpy+0xe>
 801ef9c:	bd10      	pop	{r4, pc}

0801ef9e <quorem>:
 801ef9e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801efa2:	6903      	ldr	r3, [r0, #16]
 801efa4:	690c      	ldr	r4, [r1, #16]
 801efa6:	42a3      	cmp	r3, r4
 801efa8:	4607      	mov	r7, r0
 801efaa:	db7e      	blt.n	801f0aa <quorem+0x10c>
 801efac:	3c01      	subs	r4, #1
 801efae:	f101 0814 	add.w	r8, r1, #20
 801efb2:	00a3      	lsls	r3, r4, #2
 801efb4:	f100 0514 	add.w	r5, r0, #20
 801efb8:	9300      	str	r3, [sp, #0]
 801efba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801efbe:	9301      	str	r3, [sp, #4]
 801efc0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801efc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801efc8:	3301      	adds	r3, #1
 801efca:	429a      	cmp	r2, r3
 801efcc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801efd0:	fbb2 f6f3 	udiv	r6, r2, r3
 801efd4:	d32e      	bcc.n	801f034 <quorem+0x96>
 801efd6:	f04f 0a00 	mov.w	sl, #0
 801efda:	46c4      	mov	ip, r8
 801efdc:	46ae      	mov	lr, r5
 801efde:	46d3      	mov	fp, sl
 801efe0:	f85c 3b04 	ldr.w	r3, [ip], #4
 801efe4:	b298      	uxth	r0, r3
 801efe6:	fb06 a000 	mla	r0, r6, r0, sl
 801efea:	0c02      	lsrs	r2, r0, #16
 801efec:	0c1b      	lsrs	r3, r3, #16
 801efee:	fb06 2303 	mla	r3, r6, r3, r2
 801eff2:	f8de 2000 	ldr.w	r2, [lr]
 801eff6:	b280      	uxth	r0, r0
 801eff8:	b292      	uxth	r2, r2
 801effa:	1a12      	subs	r2, r2, r0
 801effc:	445a      	add	r2, fp
 801effe:	f8de 0000 	ldr.w	r0, [lr]
 801f002:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f006:	b29b      	uxth	r3, r3
 801f008:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801f00c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801f010:	b292      	uxth	r2, r2
 801f012:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801f016:	45e1      	cmp	r9, ip
 801f018:	f84e 2b04 	str.w	r2, [lr], #4
 801f01c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801f020:	d2de      	bcs.n	801efe0 <quorem+0x42>
 801f022:	9b00      	ldr	r3, [sp, #0]
 801f024:	58eb      	ldr	r3, [r5, r3]
 801f026:	b92b      	cbnz	r3, 801f034 <quorem+0x96>
 801f028:	9b01      	ldr	r3, [sp, #4]
 801f02a:	3b04      	subs	r3, #4
 801f02c:	429d      	cmp	r5, r3
 801f02e:	461a      	mov	r2, r3
 801f030:	d32f      	bcc.n	801f092 <quorem+0xf4>
 801f032:	613c      	str	r4, [r7, #16]
 801f034:	4638      	mov	r0, r7
 801f036:	f001 f97d 	bl	8020334 <__mcmp>
 801f03a:	2800      	cmp	r0, #0
 801f03c:	db25      	blt.n	801f08a <quorem+0xec>
 801f03e:	4629      	mov	r1, r5
 801f040:	2000      	movs	r0, #0
 801f042:	f858 2b04 	ldr.w	r2, [r8], #4
 801f046:	f8d1 c000 	ldr.w	ip, [r1]
 801f04a:	fa1f fe82 	uxth.w	lr, r2
 801f04e:	fa1f f38c 	uxth.w	r3, ip
 801f052:	eba3 030e 	sub.w	r3, r3, lr
 801f056:	4403      	add	r3, r0
 801f058:	0c12      	lsrs	r2, r2, #16
 801f05a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801f05e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801f062:	b29b      	uxth	r3, r3
 801f064:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f068:	45c1      	cmp	r9, r8
 801f06a:	f841 3b04 	str.w	r3, [r1], #4
 801f06e:	ea4f 4022 	mov.w	r0, r2, asr #16
 801f072:	d2e6      	bcs.n	801f042 <quorem+0xa4>
 801f074:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801f078:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801f07c:	b922      	cbnz	r2, 801f088 <quorem+0xea>
 801f07e:	3b04      	subs	r3, #4
 801f080:	429d      	cmp	r5, r3
 801f082:	461a      	mov	r2, r3
 801f084:	d30b      	bcc.n	801f09e <quorem+0x100>
 801f086:	613c      	str	r4, [r7, #16]
 801f088:	3601      	adds	r6, #1
 801f08a:	4630      	mov	r0, r6
 801f08c:	b003      	add	sp, #12
 801f08e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f092:	6812      	ldr	r2, [r2, #0]
 801f094:	3b04      	subs	r3, #4
 801f096:	2a00      	cmp	r2, #0
 801f098:	d1cb      	bne.n	801f032 <quorem+0x94>
 801f09a:	3c01      	subs	r4, #1
 801f09c:	e7c6      	b.n	801f02c <quorem+0x8e>
 801f09e:	6812      	ldr	r2, [r2, #0]
 801f0a0:	3b04      	subs	r3, #4
 801f0a2:	2a00      	cmp	r2, #0
 801f0a4:	d1ef      	bne.n	801f086 <quorem+0xe8>
 801f0a6:	3c01      	subs	r4, #1
 801f0a8:	e7ea      	b.n	801f080 <quorem+0xe2>
 801f0aa:	2000      	movs	r0, #0
 801f0ac:	e7ee      	b.n	801f08c <quorem+0xee>
	...

0801f0b0 <_dtoa_r>:
 801f0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f0b4:	69c7      	ldr	r7, [r0, #28]
 801f0b6:	b097      	sub	sp, #92	@ 0x5c
 801f0b8:	ed8d 0b04 	vstr	d0, [sp, #16]
 801f0bc:	ec55 4b10 	vmov	r4, r5, d0
 801f0c0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801f0c2:	9107      	str	r1, [sp, #28]
 801f0c4:	4681      	mov	r9, r0
 801f0c6:	920c      	str	r2, [sp, #48]	@ 0x30
 801f0c8:	9311      	str	r3, [sp, #68]	@ 0x44
 801f0ca:	b97f      	cbnz	r7, 801f0ec <_dtoa_r+0x3c>
 801f0cc:	2010      	movs	r0, #16
 801f0ce:	f000 fe09 	bl	801fce4 <malloc>
 801f0d2:	4602      	mov	r2, r0
 801f0d4:	f8c9 001c 	str.w	r0, [r9, #28]
 801f0d8:	b920      	cbnz	r0, 801f0e4 <_dtoa_r+0x34>
 801f0da:	4ba9      	ldr	r3, [pc, #676]	@ (801f380 <_dtoa_r+0x2d0>)
 801f0dc:	21ef      	movs	r1, #239	@ 0xef
 801f0de:	48a9      	ldr	r0, [pc, #676]	@ (801f384 <_dtoa_r+0x2d4>)
 801f0e0:	f001 fc3a 	bl	8020958 <__assert_func>
 801f0e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801f0e8:	6007      	str	r7, [r0, #0]
 801f0ea:	60c7      	str	r7, [r0, #12]
 801f0ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801f0f0:	6819      	ldr	r1, [r3, #0]
 801f0f2:	b159      	cbz	r1, 801f10c <_dtoa_r+0x5c>
 801f0f4:	685a      	ldr	r2, [r3, #4]
 801f0f6:	604a      	str	r2, [r1, #4]
 801f0f8:	2301      	movs	r3, #1
 801f0fa:	4093      	lsls	r3, r2
 801f0fc:	608b      	str	r3, [r1, #8]
 801f0fe:	4648      	mov	r0, r9
 801f100:	f000 fee6 	bl	801fed0 <_Bfree>
 801f104:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801f108:	2200      	movs	r2, #0
 801f10a:	601a      	str	r2, [r3, #0]
 801f10c:	1e2b      	subs	r3, r5, #0
 801f10e:	bfb9      	ittee	lt
 801f110:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801f114:	9305      	strlt	r3, [sp, #20]
 801f116:	2300      	movge	r3, #0
 801f118:	6033      	strge	r3, [r6, #0]
 801f11a:	9f05      	ldr	r7, [sp, #20]
 801f11c:	4b9a      	ldr	r3, [pc, #616]	@ (801f388 <_dtoa_r+0x2d8>)
 801f11e:	bfbc      	itt	lt
 801f120:	2201      	movlt	r2, #1
 801f122:	6032      	strlt	r2, [r6, #0]
 801f124:	43bb      	bics	r3, r7
 801f126:	d112      	bne.n	801f14e <_dtoa_r+0x9e>
 801f128:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801f12a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801f12e:	6013      	str	r3, [r2, #0]
 801f130:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801f134:	4323      	orrs	r3, r4
 801f136:	f000 855a 	beq.w	801fbee <_dtoa_r+0xb3e>
 801f13a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801f13c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801f39c <_dtoa_r+0x2ec>
 801f140:	2b00      	cmp	r3, #0
 801f142:	f000 855c 	beq.w	801fbfe <_dtoa_r+0xb4e>
 801f146:	f10a 0303 	add.w	r3, sl, #3
 801f14a:	f000 bd56 	b.w	801fbfa <_dtoa_r+0xb4a>
 801f14e:	ed9d 7b04 	vldr	d7, [sp, #16]
 801f152:	2200      	movs	r2, #0
 801f154:	ec51 0b17 	vmov	r0, r1, d7
 801f158:	2300      	movs	r3, #0
 801f15a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801f15e:	f7e1 fcb3 	bl	8000ac8 <__aeabi_dcmpeq>
 801f162:	4680      	mov	r8, r0
 801f164:	b158      	cbz	r0, 801f17e <_dtoa_r+0xce>
 801f166:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801f168:	2301      	movs	r3, #1
 801f16a:	6013      	str	r3, [r2, #0]
 801f16c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801f16e:	b113      	cbz	r3, 801f176 <_dtoa_r+0xc6>
 801f170:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801f172:	4b86      	ldr	r3, [pc, #536]	@ (801f38c <_dtoa_r+0x2dc>)
 801f174:	6013      	str	r3, [r2, #0]
 801f176:	f8df a228 	ldr.w	sl, [pc, #552]	@ 801f3a0 <_dtoa_r+0x2f0>
 801f17a:	f000 bd40 	b.w	801fbfe <_dtoa_r+0xb4e>
 801f17e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801f182:	aa14      	add	r2, sp, #80	@ 0x50
 801f184:	a915      	add	r1, sp, #84	@ 0x54
 801f186:	4648      	mov	r0, r9
 801f188:	f001 f984 	bl	8020494 <__d2b>
 801f18c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801f190:	9002      	str	r0, [sp, #8]
 801f192:	2e00      	cmp	r6, #0
 801f194:	d078      	beq.n	801f288 <_dtoa_r+0x1d8>
 801f196:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801f198:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801f19c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801f1a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801f1a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801f1a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801f1ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801f1b0:	4619      	mov	r1, r3
 801f1b2:	2200      	movs	r2, #0
 801f1b4:	4b76      	ldr	r3, [pc, #472]	@ (801f390 <_dtoa_r+0x2e0>)
 801f1b6:	f7e1 f867 	bl	8000288 <__aeabi_dsub>
 801f1ba:	a36b      	add	r3, pc, #428	@ (adr r3, 801f368 <_dtoa_r+0x2b8>)
 801f1bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f1c0:	f7e1 fa1a 	bl	80005f8 <__aeabi_dmul>
 801f1c4:	a36a      	add	r3, pc, #424	@ (adr r3, 801f370 <_dtoa_r+0x2c0>)
 801f1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f1ca:	f7e1 f85f 	bl	800028c <__adddf3>
 801f1ce:	4604      	mov	r4, r0
 801f1d0:	4630      	mov	r0, r6
 801f1d2:	460d      	mov	r5, r1
 801f1d4:	f7e1 f9a6 	bl	8000524 <__aeabi_i2d>
 801f1d8:	a367      	add	r3, pc, #412	@ (adr r3, 801f378 <_dtoa_r+0x2c8>)
 801f1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f1de:	f7e1 fa0b 	bl	80005f8 <__aeabi_dmul>
 801f1e2:	4602      	mov	r2, r0
 801f1e4:	460b      	mov	r3, r1
 801f1e6:	4620      	mov	r0, r4
 801f1e8:	4629      	mov	r1, r5
 801f1ea:	f7e1 f84f 	bl	800028c <__adddf3>
 801f1ee:	4604      	mov	r4, r0
 801f1f0:	460d      	mov	r5, r1
 801f1f2:	f7e1 fcb1 	bl	8000b58 <__aeabi_d2iz>
 801f1f6:	2200      	movs	r2, #0
 801f1f8:	4607      	mov	r7, r0
 801f1fa:	2300      	movs	r3, #0
 801f1fc:	4620      	mov	r0, r4
 801f1fe:	4629      	mov	r1, r5
 801f200:	f7e1 fc6c 	bl	8000adc <__aeabi_dcmplt>
 801f204:	b140      	cbz	r0, 801f218 <_dtoa_r+0x168>
 801f206:	4638      	mov	r0, r7
 801f208:	f7e1 f98c 	bl	8000524 <__aeabi_i2d>
 801f20c:	4622      	mov	r2, r4
 801f20e:	462b      	mov	r3, r5
 801f210:	f7e1 fc5a 	bl	8000ac8 <__aeabi_dcmpeq>
 801f214:	b900      	cbnz	r0, 801f218 <_dtoa_r+0x168>
 801f216:	3f01      	subs	r7, #1
 801f218:	2f16      	cmp	r7, #22
 801f21a:	d852      	bhi.n	801f2c2 <_dtoa_r+0x212>
 801f21c:	4b5d      	ldr	r3, [pc, #372]	@ (801f394 <_dtoa_r+0x2e4>)
 801f21e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801f222:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f226:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801f22a:	f7e1 fc57 	bl	8000adc <__aeabi_dcmplt>
 801f22e:	2800      	cmp	r0, #0
 801f230:	d049      	beq.n	801f2c6 <_dtoa_r+0x216>
 801f232:	3f01      	subs	r7, #1
 801f234:	2300      	movs	r3, #0
 801f236:	9310      	str	r3, [sp, #64]	@ 0x40
 801f238:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801f23a:	1b9b      	subs	r3, r3, r6
 801f23c:	1e5a      	subs	r2, r3, #1
 801f23e:	bf45      	ittet	mi
 801f240:	f1c3 0301 	rsbmi	r3, r3, #1
 801f244:	9300      	strmi	r3, [sp, #0]
 801f246:	2300      	movpl	r3, #0
 801f248:	2300      	movmi	r3, #0
 801f24a:	9206      	str	r2, [sp, #24]
 801f24c:	bf54      	ite	pl
 801f24e:	9300      	strpl	r3, [sp, #0]
 801f250:	9306      	strmi	r3, [sp, #24]
 801f252:	2f00      	cmp	r7, #0
 801f254:	db39      	blt.n	801f2ca <_dtoa_r+0x21a>
 801f256:	9b06      	ldr	r3, [sp, #24]
 801f258:	970d      	str	r7, [sp, #52]	@ 0x34
 801f25a:	443b      	add	r3, r7
 801f25c:	9306      	str	r3, [sp, #24]
 801f25e:	2300      	movs	r3, #0
 801f260:	9308      	str	r3, [sp, #32]
 801f262:	9b07      	ldr	r3, [sp, #28]
 801f264:	2b09      	cmp	r3, #9
 801f266:	d863      	bhi.n	801f330 <_dtoa_r+0x280>
 801f268:	2b05      	cmp	r3, #5
 801f26a:	bfc4      	itt	gt
 801f26c:	3b04      	subgt	r3, #4
 801f26e:	9307      	strgt	r3, [sp, #28]
 801f270:	9b07      	ldr	r3, [sp, #28]
 801f272:	f1a3 0302 	sub.w	r3, r3, #2
 801f276:	bfcc      	ite	gt
 801f278:	2400      	movgt	r4, #0
 801f27a:	2401      	movle	r4, #1
 801f27c:	2b03      	cmp	r3, #3
 801f27e:	d863      	bhi.n	801f348 <_dtoa_r+0x298>
 801f280:	e8df f003 	tbb	[pc, r3]
 801f284:	2b375452 	.word	0x2b375452
 801f288:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801f28c:	441e      	add	r6, r3
 801f28e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801f292:	2b20      	cmp	r3, #32
 801f294:	bfc1      	itttt	gt
 801f296:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801f29a:	409f      	lslgt	r7, r3
 801f29c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801f2a0:	fa24 f303 	lsrgt.w	r3, r4, r3
 801f2a4:	bfd6      	itet	le
 801f2a6:	f1c3 0320 	rsble	r3, r3, #32
 801f2aa:	ea47 0003 	orrgt.w	r0, r7, r3
 801f2ae:	fa04 f003 	lslle.w	r0, r4, r3
 801f2b2:	f7e1 f927 	bl	8000504 <__aeabi_ui2d>
 801f2b6:	2201      	movs	r2, #1
 801f2b8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801f2bc:	3e01      	subs	r6, #1
 801f2be:	9212      	str	r2, [sp, #72]	@ 0x48
 801f2c0:	e776      	b.n	801f1b0 <_dtoa_r+0x100>
 801f2c2:	2301      	movs	r3, #1
 801f2c4:	e7b7      	b.n	801f236 <_dtoa_r+0x186>
 801f2c6:	9010      	str	r0, [sp, #64]	@ 0x40
 801f2c8:	e7b6      	b.n	801f238 <_dtoa_r+0x188>
 801f2ca:	9b00      	ldr	r3, [sp, #0]
 801f2cc:	1bdb      	subs	r3, r3, r7
 801f2ce:	9300      	str	r3, [sp, #0]
 801f2d0:	427b      	negs	r3, r7
 801f2d2:	9308      	str	r3, [sp, #32]
 801f2d4:	2300      	movs	r3, #0
 801f2d6:	930d      	str	r3, [sp, #52]	@ 0x34
 801f2d8:	e7c3      	b.n	801f262 <_dtoa_r+0x1b2>
 801f2da:	2301      	movs	r3, #1
 801f2dc:	9309      	str	r3, [sp, #36]	@ 0x24
 801f2de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801f2e0:	eb07 0b03 	add.w	fp, r7, r3
 801f2e4:	f10b 0301 	add.w	r3, fp, #1
 801f2e8:	2b01      	cmp	r3, #1
 801f2ea:	9303      	str	r3, [sp, #12]
 801f2ec:	bfb8      	it	lt
 801f2ee:	2301      	movlt	r3, #1
 801f2f0:	e006      	b.n	801f300 <_dtoa_r+0x250>
 801f2f2:	2301      	movs	r3, #1
 801f2f4:	9309      	str	r3, [sp, #36]	@ 0x24
 801f2f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801f2f8:	2b00      	cmp	r3, #0
 801f2fa:	dd28      	ble.n	801f34e <_dtoa_r+0x29e>
 801f2fc:	469b      	mov	fp, r3
 801f2fe:	9303      	str	r3, [sp, #12]
 801f300:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801f304:	2100      	movs	r1, #0
 801f306:	2204      	movs	r2, #4
 801f308:	f102 0514 	add.w	r5, r2, #20
 801f30c:	429d      	cmp	r5, r3
 801f30e:	d926      	bls.n	801f35e <_dtoa_r+0x2ae>
 801f310:	6041      	str	r1, [r0, #4]
 801f312:	4648      	mov	r0, r9
 801f314:	f000 fd9c 	bl	801fe50 <_Balloc>
 801f318:	4682      	mov	sl, r0
 801f31a:	2800      	cmp	r0, #0
 801f31c:	d142      	bne.n	801f3a4 <_dtoa_r+0x2f4>
 801f31e:	4b1e      	ldr	r3, [pc, #120]	@ (801f398 <_dtoa_r+0x2e8>)
 801f320:	4602      	mov	r2, r0
 801f322:	f240 11af 	movw	r1, #431	@ 0x1af
 801f326:	e6da      	b.n	801f0de <_dtoa_r+0x2e>
 801f328:	2300      	movs	r3, #0
 801f32a:	e7e3      	b.n	801f2f4 <_dtoa_r+0x244>
 801f32c:	2300      	movs	r3, #0
 801f32e:	e7d5      	b.n	801f2dc <_dtoa_r+0x22c>
 801f330:	2401      	movs	r4, #1
 801f332:	2300      	movs	r3, #0
 801f334:	9307      	str	r3, [sp, #28]
 801f336:	9409      	str	r4, [sp, #36]	@ 0x24
 801f338:	f04f 3bff 	mov.w	fp, #4294967295
 801f33c:	2200      	movs	r2, #0
 801f33e:	f8cd b00c 	str.w	fp, [sp, #12]
 801f342:	2312      	movs	r3, #18
 801f344:	920c      	str	r2, [sp, #48]	@ 0x30
 801f346:	e7db      	b.n	801f300 <_dtoa_r+0x250>
 801f348:	2301      	movs	r3, #1
 801f34a:	9309      	str	r3, [sp, #36]	@ 0x24
 801f34c:	e7f4      	b.n	801f338 <_dtoa_r+0x288>
 801f34e:	f04f 0b01 	mov.w	fp, #1
 801f352:	f8cd b00c 	str.w	fp, [sp, #12]
 801f356:	465b      	mov	r3, fp
 801f358:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801f35c:	e7d0      	b.n	801f300 <_dtoa_r+0x250>
 801f35e:	3101      	adds	r1, #1
 801f360:	0052      	lsls	r2, r2, #1
 801f362:	e7d1      	b.n	801f308 <_dtoa_r+0x258>
 801f364:	f3af 8000 	nop.w
 801f368:	636f4361 	.word	0x636f4361
 801f36c:	3fd287a7 	.word	0x3fd287a7
 801f370:	8b60c8b3 	.word	0x8b60c8b3
 801f374:	3fc68a28 	.word	0x3fc68a28
 801f378:	509f79fb 	.word	0x509f79fb
 801f37c:	3fd34413 	.word	0x3fd34413
 801f380:	08022045 	.word	0x08022045
 801f384:	0802205c 	.word	0x0802205c
 801f388:	7ff00000 	.word	0x7ff00000
 801f38c:	08022015 	.word	0x08022015
 801f390:	3ff80000 	.word	0x3ff80000
 801f394:	080221b0 	.word	0x080221b0
 801f398:	080220b4 	.word	0x080220b4
 801f39c:	08022041 	.word	0x08022041
 801f3a0:	08022014 	.word	0x08022014
 801f3a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801f3a8:	6018      	str	r0, [r3, #0]
 801f3aa:	9b03      	ldr	r3, [sp, #12]
 801f3ac:	2b0e      	cmp	r3, #14
 801f3ae:	f200 80a1 	bhi.w	801f4f4 <_dtoa_r+0x444>
 801f3b2:	2c00      	cmp	r4, #0
 801f3b4:	f000 809e 	beq.w	801f4f4 <_dtoa_r+0x444>
 801f3b8:	2f00      	cmp	r7, #0
 801f3ba:	dd33      	ble.n	801f424 <_dtoa_r+0x374>
 801f3bc:	4b9c      	ldr	r3, [pc, #624]	@ (801f630 <_dtoa_r+0x580>)
 801f3be:	f007 020f 	and.w	r2, r7, #15
 801f3c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801f3c6:	ed93 7b00 	vldr	d7, [r3]
 801f3ca:	05f8      	lsls	r0, r7, #23
 801f3cc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 801f3d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 801f3d4:	d516      	bpl.n	801f404 <_dtoa_r+0x354>
 801f3d6:	4b97      	ldr	r3, [pc, #604]	@ (801f634 <_dtoa_r+0x584>)
 801f3d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801f3dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801f3e0:	f7e1 fa34 	bl	800084c <__aeabi_ddiv>
 801f3e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801f3e8:	f004 040f 	and.w	r4, r4, #15
 801f3ec:	2603      	movs	r6, #3
 801f3ee:	4d91      	ldr	r5, [pc, #580]	@ (801f634 <_dtoa_r+0x584>)
 801f3f0:	b954      	cbnz	r4, 801f408 <_dtoa_r+0x358>
 801f3f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801f3f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f3fa:	f7e1 fa27 	bl	800084c <__aeabi_ddiv>
 801f3fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801f402:	e028      	b.n	801f456 <_dtoa_r+0x3a6>
 801f404:	2602      	movs	r6, #2
 801f406:	e7f2      	b.n	801f3ee <_dtoa_r+0x33e>
 801f408:	07e1      	lsls	r1, r4, #31
 801f40a:	d508      	bpl.n	801f41e <_dtoa_r+0x36e>
 801f40c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801f410:	e9d5 2300 	ldrd	r2, r3, [r5]
 801f414:	f7e1 f8f0 	bl	80005f8 <__aeabi_dmul>
 801f418:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801f41c:	3601      	adds	r6, #1
 801f41e:	1064      	asrs	r4, r4, #1
 801f420:	3508      	adds	r5, #8
 801f422:	e7e5      	b.n	801f3f0 <_dtoa_r+0x340>
 801f424:	f000 80af 	beq.w	801f586 <_dtoa_r+0x4d6>
 801f428:	427c      	negs	r4, r7
 801f42a:	4b81      	ldr	r3, [pc, #516]	@ (801f630 <_dtoa_r+0x580>)
 801f42c:	4d81      	ldr	r5, [pc, #516]	@ (801f634 <_dtoa_r+0x584>)
 801f42e:	f004 020f 	and.w	r2, r4, #15
 801f432:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801f436:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f43a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801f43e:	f7e1 f8db 	bl	80005f8 <__aeabi_dmul>
 801f442:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801f446:	1124      	asrs	r4, r4, #4
 801f448:	2300      	movs	r3, #0
 801f44a:	2602      	movs	r6, #2
 801f44c:	2c00      	cmp	r4, #0
 801f44e:	f040 808f 	bne.w	801f570 <_dtoa_r+0x4c0>
 801f452:	2b00      	cmp	r3, #0
 801f454:	d1d3      	bne.n	801f3fe <_dtoa_r+0x34e>
 801f456:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801f458:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801f45c:	2b00      	cmp	r3, #0
 801f45e:	f000 8094 	beq.w	801f58a <_dtoa_r+0x4da>
 801f462:	4b75      	ldr	r3, [pc, #468]	@ (801f638 <_dtoa_r+0x588>)
 801f464:	2200      	movs	r2, #0
 801f466:	4620      	mov	r0, r4
 801f468:	4629      	mov	r1, r5
 801f46a:	f7e1 fb37 	bl	8000adc <__aeabi_dcmplt>
 801f46e:	2800      	cmp	r0, #0
 801f470:	f000 808b 	beq.w	801f58a <_dtoa_r+0x4da>
 801f474:	9b03      	ldr	r3, [sp, #12]
 801f476:	2b00      	cmp	r3, #0
 801f478:	f000 8087 	beq.w	801f58a <_dtoa_r+0x4da>
 801f47c:	f1bb 0f00 	cmp.w	fp, #0
 801f480:	dd34      	ble.n	801f4ec <_dtoa_r+0x43c>
 801f482:	4620      	mov	r0, r4
 801f484:	4b6d      	ldr	r3, [pc, #436]	@ (801f63c <_dtoa_r+0x58c>)
 801f486:	2200      	movs	r2, #0
 801f488:	4629      	mov	r1, r5
 801f48a:	f7e1 f8b5 	bl	80005f8 <__aeabi_dmul>
 801f48e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801f492:	f107 38ff 	add.w	r8, r7, #4294967295
 801f496:	3601      	adds	r6, #1
 801f498:	465c      	mov	r4, fp
 801f49a:	4630      	mov	r0, r6
 801f49c:	f7e1 f842 	bl	8000524 <__aeabi_i2d>
 801f4a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801f4a4:	f7e1 f8a8 	bl	80005f8 <__aeabi_dmul>
 801f4a8:	4b65      	ldr	r3, [pc, #404]	@ (801f640 <_dtoa_r+0x590>)
 801f4aa:	2200      	movs	r2, #0
 801f4ac:	f7e0 feee 	bl	800028c <__adddf3>
 801f4b0:	4605      	mov	r5, r0
 801f4b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801f4b6:	2c00      	cmp	r4, #0
 801f4b8:	d16a      	bne.n	801f590 <_dtoa_r+0x4e0>
 801f4ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f4be:	4b61      	ldr	r3, [pc, #388]	@ (801f644 <_dtoa_r+0x594>)
 801f4c0:	2200      	movs	r2, #0
 801f4c2:	f7e0 fee1 	bl	8000288 <__aeabi_dsub>
 801f4c6:	4602      	mov	r2, r0
 801f4c8:	460b      	mov	r3, r1
 801f4ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801f4ce:	462a      	mov	r2, r5
 801f4d0:	4633      	mov	r3, r6
 801f4d2:	f7e1 fb21 	bl	8000b18 <__aeabi_dcmpgt>
 801f4d6:	2800      	cmp	r0, #0
 801f4d8:	f040 8298 	bne.w	801fa0c <_dtoa_r+0x95c>
 801f4dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f4e0:	462a      	mov	r2, r5
 801f4e2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801f4e6:	f7e1 faf9 	bl	8000adc <__aeabi_dcmplt>
 801f4ea:	bb38      	cbnz	r0, 801f53c <_dtoa_r+0x48c>
 801f4ec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 801f4f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801f4f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801f4f6:	2b00      	cmp	r3, #0
 801f4f8:	f2c0 8157 	blt.w	801f7aa <_dtoa_r+0x6fa>
 801f4fc:	2f0e      	cmp	r7, #14
 801f4fe:	f300 8154 	bgt.w	801f7aa <_dtoa_r+0x6fa>
 801f502:	4b4b      	ldr	r3, [pc, #300]	@ (801f630 <_dtoa_r+0x580>)
 801f504:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801f508:	ed93 7b00 	vldr	d7, [r3]
 801f50c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801f50e:	2b00      	cmp	r3, #0
 801f510:	ed8d 7b00 	vstr	d7, [sp]
 801f514:	f280 80e5 	bge.w	801f6e2 <_dtoa_r+0x632>
 801f518:	9b03      	ldr	r3, [sp, #12]
 801f51a:	2b00      	cmp	r3, #0
 801f51c:	f300 80e1 	bgt.w	801f6e2 <_dtoa_r+0x632>
 801f520:	d10c      	bne.n	801f53c <_dtoa_r+0x48c>
 801f522:	4b48      	ldr	r3, [pc, #288]	@ (801f644 <_dtoa_r+0x594>)
 801f524:	2200      	movs	r2, #0
 801f526:	ec51 0b17 	vmov	r0, r1, d7
 801f52a:	f7e1 f865 	bl	80005f8 <__aeabi_dmul>
 801f52e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801f532:	f7e1 fae7 	bl	8000b04 <__aeabi_dcmpge>
 801f536:	2800      	cmp	r0, #0
 801f538:	f000 8266 	beq.w	801fa08 <_dtoa_r+0x958>
 801f53c:	2400      	movs	r4, #0
 801f53e:	4625      	mov	r5, r4
 801f540:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801f542:	4656      	mov	r6, sl
 801f544:	ea6f 0803 	mvn.w	r8, r3
 801f548:	2700      	movs	r7, #0
 801f54a:	4621      	mov	r1, r4
 801f54c:	4648      	mov	r0, r9
 801f54e:	f000 fcbf 	bl	801fed0 <_Bfree>
 801f552:	2d00      	cmp	r5, #0
 801f554:	f000 80bd 	beq.w	801f6d2 <_dtoa_r+0x622>
 801f558:	b12f      	cbz	r7, 801f566 <_dtoa_r+0x4b6>
 801f55a:	42af      	cmp	r7, r5
 801f55c:	d003      	beq.n	801f566 <_dtoa_r+0x4b6>
 801f55e:	4639      	mov	r1, r7
 801f560:	4648      	mov	r0, r9
 801f562:	f000 fcb5 	bl	801fed0 <_Bfree>
 801f566:	4629      	mov	r1, r5
 801f568:	4648      	mov	r0, r9
 801f56a:	f000 fcb1 	bl	801fed0 <_Bfree>
 801f56e:	e0b0      	b.n	801f6d2 <_dtoa_r+0x622>
 801f570:	07e2      	lsls	r2, r4, #31
 801f572:	d505      	bpl.n	801f580 <_dtoa_r+0x4d0>
 801f574:	e9d5 2300 	ldrd	r2, r3, [r5]
 801f578:	f7e1 f83e 	bl	80005f8 <__aeabi_dmul>
 801f57c:	3601      	adds	r6, #1
 801f57e:	2301      	movs	r3, #1
 801f580:	1064      	asrs	r4, r4, #1
 801f582:	3508      	adds	r5, #8
 801f584:	e762      	b.n	801f44c <_dtoa_r+0x39c>
 801f586:	2602      	movs	r6, #2
 801f588:	e765      	b.n	801f456 <_dtoa_r+0x3a6>
 801f58a:	9c03      	ldr	r4, [sp, #12]
 801f58c:	46b8      	mov	r8, r7
 801f58e:	e784      	b.n	801f49a <_dtoa_r+0x3ea>
 801f590:	4b27      	ldr	r3, [pc, #156]	@ (801f630 <_dtoa_r+0x580>)
 801f592:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801f594:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801f598:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801f59c:	4454      	add	r4, sl
 801f59e:	2900      	cmp	r1, #0
 801f5a0:	d054      	beq.n	801f64c <_dtoa_r+0x59c>
 801f5a2:	4929      	ldr	r1, [pc, #164]	@ (801f648 <_dtoa_r+0x598>)
 801f5a4:	2000      	movs	r0, #0
 801f5a6:	f7e1 f951 	bl	800084c <__aeabi_ddiv>
 801f5aa:	4633      	mov	r3, r6
 801f5ac:	462a      	mov	r2, r5
 801f5ae:	f7e0 fe6b 	bl	8000288 <__aeabi_dsub>
 801f5b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801f5b6:	4656      	mov	r6, sl
 801f5b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f5bc:	f7e1 facc 	bl	8000b58 <__aeabi_d2iz>
 801f5c0:	4605      	mov	r5, r0
 801f5c2:	f7e0 ffaf 	bl	8000524 <__aeabi_i2d>
 801f5c6:	4602      	mov	r2, r0
 801f5c8:	460b      	mov	r3, r1
 801f5ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f5ce:	f7e0 fe5b 	bl	8000288 <__aeabi_dsub>
 801f5d2:	3530      	adds	r5, #48	@ 0x30
 801f5d4:	4602      	mov	r2, r0
 801f5d6:	460b      	mov	r3, r1
 801f5d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801f5dc:	f806 5b01 	strb.w	r5, [r6], #1
 801f5e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801f5e4:	f7e1 fa7a 	bl	8000adc <__aeabi_dcmplt>
 801f5e8:	2800      	cmp	r0, #0
 801f5ea:	d172      	bne.n	801f6d2 <_dtoa_r+0x622>
 801f5ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801f5f0:	4911      	ldr	r1, [pc, #68]	@ (801f638 <_dtoa_r+0x588>)
 801f5f2:	2000      	movs	r0, #0
 801f5f4:	f7e0 fe48 	bl	8000288 <__aeabi_dsub>
 801f5f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801f5fc:	f7e1 fa6e 	bl	8000adc <__aeabi_dcmplt>
 801f600:	2800      	cmp	r0, #0
 801f602:	f040 80b4 	bne.w	801f76e <_dtoa_r+0x6be>
 801f606:	42a6      	cmp	r6, r4
 801f608:	f43f af70 	beq.w	801f4ec <_dtoa_r+0x43c>
 801f60c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801f610:	4b0a      	ldr	r3, [pc, #40]	@ (801f63c <_dtoa_r+0x58c>)
 801f612:	2200      	movs	r2, #0
 801f614:	f7e0 fff0 	bl	80005f8 <__aeabi_dmul>
 801f618:	4b08      	ldr	r3, [pc, #32]	@ (801f63c <_dtoa_r+0x58c>)
 801f61a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801f61e:	2200      	movs	r2, #0
 801f620:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f624:	f7e0 ffe8 	bl	80005f8 <__aeabi_dmul>
 801f628:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801f62c:	e7c4      	b.n	801f5b8 <_dtoa_r+0x508>
 801f62e:	bf00      	nop
 801f630:	080221b0 	.word	0x080221b0
 801f634:	08022188 	.word	0x08022188
 801f638:	3ff00000 	.word	0x3ff00000
 801f63c:	40240000 	.word	0x40240000
 801f640:	401c0000 	.word	0x401c0000
 801f644:	40140000 	.word	0x40140000
 801f648:	3fe00000 	.word	0x3fe00000
 801f64c:	4631      	mov	r1, r6
 801f64e:	4628      	mov	r0, r5
 801f650:	f7e0 ffd2 	bl	80005f8 <__aeabi_dmul>
 801f654:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801f658:	9413      	str	r4, [sp, #76]	@ 0x4c
 801f65a:	4656      	mov	r6, sl
 801f65c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f660:	f7e1 fa7a 	bl	8000b58 <__aeabi_d2iz>
 801f664:	4605      	mov	r5, r0
 801f666:	f7e0 ff5d 	bl	8000524 <__aeabi_i2d>
 801f66a:	4602      	mov	r2, r0
 801f66c:	460b      	mov	r3, r1
 801f66e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f672:	f7e0 fe09 	bl	8000288 <__aeabi_dsub>
 801f676:	3530      	adds	r5, #48	@ 0x30
 801f678:	f806 5b01 	strb.w	r5, [r6], #1
 801f67c:	4602      	mov	r2, r0
 801f67e:	460b      	mov	r3, r1
 801f680:	42a6      	cmp	r6, r4
 801f682:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801f686:	f04f 0200 	mov.w	r2, #0
 801f68a:	d124      	bne.n	801f6d6 <_dtoa_r+0x626>
 801f68c:	4baf      	ldr	r3, [pc, #700]	@ (801f94c <_dtoa_r+0x89c>)
 801f68e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801f692:	f7e0 fdfb 	bl	800028c <__adddf3>
 801f696:	4602      	mov	r2, r0
 801f698:	460b      	mov	r3, r1
 801f69a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f69e:	f7e1 fa3b 	bl	8000b18 <__aeabi_dcmpgt>
 801f6a2:	2800      	cmp	r0, #0
 801f6a4:	d163      	bne.n	801f76e <_dtoa_r+0x6be>
 801f6a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801f6aa:	49a8      	ldr	r1, [pc, #672]	@ (801f94c <_dtoa_r+0x89c>)
 801f6ac:	2000      	movs	r0, #0
 801f6ae:	f7e0 fdeb 	bl	8000288 <__aeabi_dsub>
 801f6b2:	4602      	mov	r2, r0
 801f6b4:	460b      	mov	r3, r1
 801f6b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f6ba:	f7e1 fa0f 	bl	8000adc <__aeabi_dcmplt>
 801f6be:	2800      	cmp	r0, #0
 801f6c0:	f43f af14 	beq.w	801f4ec <_dtoa_r+0x43c>
 801f6c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801f6c6:	1e73      	subs	r3, r6, #1
 801f6c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 801f6ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801f6ce:	2b30      	cmp	r3, #48	@ 0x30
 801f6d0:	d0f8      	beq.n	801f6c4 <_dtoa_r+0x614>
 801f6d2:	4647      	mov	r7, r8
 801f6d4:	e03b      	b.n	801f74e <_dtoa_r+0x69e>
 801f6d6:	4b9e      	ldr	r3, [pc, #632]	@ (801f950 <_dtoa_r+0x8a0>)
 801f6d8:	f7e0 ff8e 	bl	80005f8 <__aeabi_dmul>
 801f6dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801f6e0:	e7bc      	b.n	801f65c <_dtoa_r+0x5ac>
 801f6e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801f6e6:	4656      	mov	r6, sl
 801f6e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f6ec:	4620      	mov	r0, r4
 801f6ee:	4629      	mov	r1, r5
 801f6f0:	f7e1 f8ac 	bl	800084c <__aeabi_ddiv>
 801f6f4:	f7e1 fa30 	bl	8000b58 <__aeabi_d2iz>
 801f6f8:	4680      	mov	r8, r0
 801f6fa:	f7e0 ff13 	bl	8000524 <__aeabi_i2d>
 801f6fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f702:	f7e0 ff79 	bl	80005f8 <__aeabi_dmul>
 801f706:	4602      	mov	r2, r0
 801f708:	460b      	mov	r3, r1
 801f70a:	4620      	mov	r0, r4
 801f70c:	4629      	mov	r1, r5
 801f70e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801f712:	f7e0 fdb9 	bl	8000288 <__aeabi_dsub>
 801f716:	f806 4b01 	strb.w	r4, [r6], #1
 801f71a:	9d03      	ldr	r5, [sp, #12]
 801f71c:	eba6 040a 	sub.w	r4, r6, sl
 801f720:	42a5      	cmp	r5, r4
 801f722:	4602      	mov	r2, r0
 801f724:	460b      	mov	r3, r1
 801f726:	d133      	bne.n	801f790 <_dtoa_r+0x6e0>
 801f728:	f7e0 fdb0 	bl	800028c <__adddf3>
 801f72c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f730:	4604      	mov	r4, r0
 801f732:	460d      	mov	r5, r1
 801f734:	f7e1 f9f0 	bl	8000b18 <__aeabi_dcmpgt>
 801f738:	b9c0      	cbnz	r0, 801f76c <_dtoa_r+0x6bc>
 801f73a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f73e:	4620      	mov	r0, r4
 801f740:	4629      	mov	r1, r5
 801f742:	f7e1 f9c1 	bl	8000ac8 <__aeabi_dcmpeq>
 801f746:	b110      	cbz	r0, 801f74e <_dtoa_r+0x69e>
 801f748:	f018 0f01 	tst.w	r8, #1
 801f74c:	d10e      	bne.n	801f76c <_dtoa_r+0x6bc>
 801f74e:	9902      	ldr	r1, [sp, #8]
 801f750:	4648      	mov	r0, r9
 801f752:	f000 fbbd 	bl	801fed0 <_Bfree>
 801f756:	2300      	movs	r3, #0
 801f758:	7033      	strb	r3, [r6, #0]
 801f75a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801f75c:	3701      	adds	r7, #1
 801f75e:	601f      	str	r7, [r3, #0]
 801f760:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801f762:	2b00      	cmp	r3, #0
 801f764:	f000 824b 	beq.w	801fbfe <_dtoa_r+0xb4e>
 801f768:	601e      	str	r6, [r3, #0]
 801f76a:	e248      	b.n	801fbfe <_dtoa_r+0xb4e>
 801f76c:	46b8      	mov	r8, r7
 801f76e:	4633      	mov	r3, r6
 801f770:	461e      	mov	r6, r3
 801f772:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801f776:	2a39      	cmp	r2, #57	@ 0x39
 801f778:	d106      	bne.n	801f788 <_dtoa_r+0x6d8>
 801f77a:	459a      	cmp	sl, r3
 801f77c:	d1f8      	bne.n	801f770 <_dtoa_r+0x6c0>
 801f77e:	2230      	movs	r2, #48	@ 0x30
 801f780:	f108 0801 	add.w	r8, r8, #1
 801f784:	f88a 2000 	strb.w	r2, [sl]
 801f788:	781a      	ldrb	r2, [r3, #0]
 801f78a:	3201      	adds	r2, #1
 801f78c:	701a      	strb	r2, [r3, #0]
 801f78e:	e7a0      	b.n	801f6d2 <_dtoa_r+0x622>
 801f790:	4b6f      	ldr	r3, [pc, #444]	@ (801f950 <_dtoa_r+0x8a0>)
 801f792:	2200      	movs	r2, #0
 801f794:	f7e0 ff30 	bl	80005f8 <__aeabi_dmul>
 801f798:	2200      	movs	r2, #0
 801f79a:	2300      	movs	r3, #0
 801f79c:	4604      	mov	r4, r0
 801f79e:	460d      	mov	r5, r1
 801f7a0:	f7e1 f992 	bl	8000ac8 <__aeabi_dcmpeq>
 801f7a4:	2800      	cmp	r0, #0
 801f7a6:	d09f      	beq.n	801f6e8 <_dtoa_r+0x638>
 801f7a8:	e7d1      	b.n	801f74e <_dtoa_r+0x69e>
 801f7aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f7ac:	2a00      	cmp	r2, #0
 801f7ae:	f000 80ea 	beq.w	801f986 <_dtoa_r+0x8d6>
 801f7b2:	9a07      	ldr	r2, [sp, #28]
 801f7b4:	2a01      	cmp	r2, #1
 801f7b6:	f300 80cd 	bgt.w	801f954 <_dtoa_r+0x8a4>
 801f7ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801f7bc:	2a00      	cmp	r2, #0
 801f7be:	f000 80c1 	beq.w	801f944 <_dtoa_r+0x894>
 801f7c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801f7c6:	9c08      	ldr	r4, [sp, #32]
 801f7c8:	9e00      	ldr	r6, [sp, #0]
 801f7ca:	9a00      	ldr	r2, [sp, #0]
 801f7cc:	441a      	add	r2, r3
 801f7ce:	9200      	str	r2, [sp, #0]
 801f7d0:	9a06      	ldr	r2, [sp, #24]
 801f7d2:	2101      	movs	r1, #1
 801f7d4:	441a      	add	r2, r3
 801f7d6:	4648      	mov	r0, r9
 801f7d8:	9206      	str	r2, [sp, #24]
 801f7da:	f000 fc2d 	bl	8020038 <__i2b>
 801f7de:	4605      	mov	r5, r0
 801f7e0:	b166      	cbz	r6, 801f7fc <_dtoa_r+0x74c>
 801f7e2:	9b06      	ldr	r3, [sp, #24]
 801f7e4:	2b00      	cmp	r3, #0
 801f7e6:	dd09      	ble.n	801f7fc <_dtoa_r+0x74c>
 801f7e8:	42b3      	cmp	r3, r6
 801f7ea:	9a00      	ldr	r2, [sp, #0]
 801f7ec:	bfa8      	it	ge
 801f7ee:	4633      	movge	r3, r6
 801f7f0:	1ad2      	subs	r2, r2, r3
 801f7f2:	9200      	str	r2, [sp, #0]
 801f7f4:	9a06      	ldr	r2, [sp, #24]
 801f7f6:	1af6      	subs	r6, r6, r3
 801f7f8:	1ad3      	subs	r3, r2, r3
 801f7fa:	9306      	str	r3, [sp, #24]
 801f7fc:	9b08      	ldr	r3, [sp, #32]
 801f7fe:	b30b      	cbz	r3, 801f844 <_dtoa_r+0x794>
 801f800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f802:	2b00      	cmp	r3, #0
 801f804:	f000 80c6 	beq.w	801f994 <_dtoa_r+0x8e4>
 801f808:	2c00      	cmp	r4, #0
 801f80a:	f000 80c0 	beq.w	801f98e <_dtoa_r+0x8de>
 801f80e:	4629      	mov	r1, r5
 801f810:	4622      	mov	r2, r4
 801f812:	4648      	mov	r0, r9
 801f814:	f000 fcc8 	bl	80201a8 <__pow5mult>
 801f818:	9a02      	ldr	r2, [sp, #8]
 801f81a:	4601      	mov	r1, r0
 801f81c:	4605      	mov	r5, r0
 801f81e:	4648      	mov	r0, r9
 801f820:	f000 fc20 	bl	8020064 <__multiply>
 801f824:	9902      	ldr	r1, [sp, #8]
 801f826:	4680      	mov	r8, r0
 801f828:	4648      	mov	r0, r9
 801f82a:	f000 fb51 	bl	801fed0 <_Bfree>
 801f82e:	9b08      	ldr	r3, [sp, #32]
 801f830:	1b1b      	subs	r3, r3, r4
 801f832:	9308      	str	r3, [sp, #32]
 801f834:	f000 80b1 	beq.w	801f99a <_dtoa_r+0x8ea>
 801f838:	9a08      	ldr	r2, [sp, #32]
 801f83a:	4641      	mov	r1, r8
 801f83c:	4648      	mov	r0, r9
 801f83e:	f000 fcb3 	bl	80201a8 <__pow5mult>
 801f842:	9002      	str	r0, [sp, #8]
 801f844:	2101      	movs	r1, #1
 801f846:	4648      	mov	r0, r9
 801f848:	f000 fbf6 	bl	8020038 <__i2b>
 801f84c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801f84e:	4604      	mov	r4, r0
 801f850:	2b00      	cmp	r3, #0
 801f852:	f000 81d8 	beq.w	801fc06 <_dtoa_r+0xb56>
 801f856:	461a      	mov	r2, r3
 801f858:	4601      	mov	r1, r0
 801f85a:	4648      	mov	r0, r9
 801f85c:	f000 fca4 	bl	80201a8 <__pow5mult>
 801f860:	9b07      	ldr	r3, [sp, #28]
 801f862:	2b01      	cmp	r3, #1
 801f864:	4604      	mov	r4, r0
 801f866:	f300 809f 	bgt.w	801f9a8 <_dtoa_r+0x8f8>
 801f86a:	9b04      	ldr	r3, [sp, #16]
 801f86c:	2b00      	cmp	r3, #0
 801f86e:	f040 8097 	bne.w	801f9a0 <_dtoa_r+0x8f0>
 801f872:	9b05      	ldr	r3, [sp, #20]
 801f874:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801f878:	2b00      	cmp	r3, #0
 801f87a:	f040 8093 	bne.w	801f9a4 <_dtoa_r+0x8f4>
 801f87e:	9b05      	ldr	r3, [sp, #20]
 801f880:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801f884:	0d1b      	lsrs	r3, r3, #20
 801f886:	051b      	lsls	r3, r3, #20
 801f888:	b133      	cbz	r3, 801f898 <_dtoa_r+0x7e8>
 801f88a:	9b00      	ldr	r3, [sp, #0]
 801f88c:	3301      	adds	r3, #1
 801f88e:	9300      	str	r3, [sp, #0]
 801f890:	9b06      	ldr	r3, [sp, #24]
 801f892:	3301      	adds	r3, #1
 801f894:	9306      	str	r3, [sp, #24]
 801f896:	2301      	movs	r3, #1
 801f898:	9308      	str	r3, [sp, #32]
 801f89a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801f89c:	2b00      	cmp	r3, #0
 801f89e:	f000 81b8 	beq.w	801fc12 <_dtoa_r+0xb62>
 801f8a2:	6923      	ldr	r3, [r4, #16]
 801f8a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801f8a8:	6918      	ldr	r0, [r3, #16]
 801f8aa:	f000 fb79 	bl	801ffa0 <__hi0bits>
 801f8ae:	f1c0 0020 	rsb	r0, r0, #32
 801f8b2:	9b06      	ldr	r3, [sp, #24]
 801f8b4:	4418      	add	r0, r3
 801f8b6:	f010 001f 	ands.w	r0, r0, #31
 801f8ba:	f000 8082 	beq.w	801f9c2 <_dtoa_r+0x912>
 801f8be:	f1c0 0320 	rsb	r3, r0, #32
 801f8c2:	2b04      	cmp	r3, #4
 801f8c4:	dd73      	ble.n	801f9ae <_dtoa_r+0x8fe>
 801f8c6:	9b00      	ldr	r3, [sp, #0]
 801f8c8:	f1c0 001c 	rsb	r0, r0, #28
 801f8cc:	4403      	add	r3, r0
 801f8ce:	9300      	str	r3, [sp, #0]
 801f8d0:	9b06      	ldr	r3, [sp, #24]
 801f8d2:	4403      	add	r3, r0
 801f8d4:	4406      	add	r6, r0
 801f8d6:	9306      	str	r3, [sp, #24]
 801f8d8:	9b00      	ldr	r3, [sp, #0]
 801f8da:	2b00      	cmp	r3, #0
 801f8dc:	dd05      	ble.n	801f8ea <_dtoa_r+0x83a>
 801f8de:	9902      	ldr	r1, [sp, #8]
 801f8e0:	461a      	mov	r2, r3
 801f8e2:	4648      	mov	r0, r9
 801f8e4:	f000 fcba 	bl	802025c <__lshift>
 801f8e8:	9002      	str	r0, [sp, #8]
 801f8ea:	9b06      	ldr	r3, [sp, #24]
 801f8ec:	2b00      	cmp	r3, #0
 801f8ee:	dd05      	ble.n	801f8fc <_dtoa_r+0x84c>
 801f8f0:	4621      	mov	r1, r4
 801f8f2:	461a      	mov	r2, r3
 801f8f4:	4648      	mov	r0, r9
 801f8f6:	f000 fcb1 	bl	802025c <__lshift>
 801f8fa:	4604      	mov	r4, r0
 801f8fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801f8fe:	2b00      	cmp	r3, #0
 801f900:	d061      	beq.n	801f9c6 <_dtoa_r+0x916>
 801f902:	9802      	ldr	r0, [sp, #8]
 801f904:	4621      	mov	r1, r4
 801f906:	f000 fd15 	bl	8020334 <__mcmp>
 801f90a:	2800      	cmp	r0, #0
 801f90c:	da5b      	bge.n	801f9c6 <_dtoa_r+0x916>
 801f90e:	2300      	movs	r3, #0
 801f910:	9902      	ldr	r1, [sp, #8]
 801f912:	220a      	movs	r2, #10
 801f914:	4648      	mov	r0, r9
 801f916:	f000 fafd 	bl	801ff14 <__multadd>
 801f91a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f91c:	9002      	str	r0, [sp, #8]
 801f91e:	f107 38ff 	add.w	r8, r7, #4294967295
 801f922:	2b00      	cmp	r3, #0
 801f924:	f000 8177 	beq.w	801fc16 <_dtoa_r+0xb66>
 801f928:	4629      	mov	r1, r5
 801f92a:	2300      	movs	r3, #0
 801f92c:	220a      	movs	r2, #10
 801f92e:	4648      	mov	r0, r9
 801f930:	f000 faf0 	bl	801ff14 <__multadd>
 801f934:	f1bb 0f00 	cmp.w	fp, #0
 801f938:	4605      	mov	r5, r0
 801f93a:	dc6f      	bgt.n	801fa1c <_dtoa_r+0x96c>
 801f93c:	9b07      	ldr	r3, [sp, #28]
 801f93e:	2b02      	cmp	r3, #2
 801f940:	dc49      	bgt.n	801f9d6 <_dtoa_r+0x926>
 801f942:	e06b      	b.n	801fa1c <_dtoa_r+0x96c>
 801f944:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801f946:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801f94a:	e73c      	b.n	801f7c6 <_dtoa_r+0x716>
 801f94c:	3fe00000 	.word	0x3fe00000
 801f950:	40240000 	.word	0x40240000
 801f954:	9b03      	ldr	r3, [sp, #12]
 801f956:	1e5c      	subs	r4, r3, #1
 801f958:	9b08      	ldr	r3, [sp, #32]
 801f95a:	42a3      	cmp	r3, r4
 801f95c:	db09      	blt.n	801f972 <_dtoa_r+0x8c2>
 801f95e:	1b1c      	subs	r4, r3, r4
 801f960:	9b03      	ldr	r3, [sp, #12]
 801f962:	2b00      	cmp	r3, #0
 801f964:	f6bf af30 	bge.w	801f7c8 <_dtoa_r+0x718>
 801f968:	9b00      	ldr	r3, [sp, #0]
 801f96a:	9a03      	ldr	r2, [sp, #12]
 801f96c:	1a9e      	subs	r6, r3, r2
 801f96e:	2300      	movs	r3, #0
 801f970:	e72b      	b.n	801f7ca <_dtoa_r+0x71a>
 801f972:	9b08      	ldr	r3, [sp, #32]
 801f974:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f976:	9408      	str	r4, [sp, #32]
 801f978:	1ae3      	subs	r3, r4, r3
 801f97a:	441a      	add	r2, r3
 801f97c:	9e00      	ldr	r6, [sp, #0]
 801f97e:	9b03      	ldr	r3, [sp, #12]
 801f980:	920d      	str	r2, [sp, #52]	@ 0x34
 801f982:	2400      	movs	r4, #0
 801f984:	e721      	b.n	801f7ca <_dtoa_r+0x71a>
 801f986:	9c08      	ldr	r4, [sp, #32]
 801f988:	9e00      	ldr	r6, [sp, #0]
 801f98a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801f98c:	e728      	b.n	801f7e0 <_dtoa_r+0x730>
 801f98e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801f992:	e751      	b.n	801f838 <_dtoa_r+0x788>
 801f994:	9a08      	ldr	r2, [sp, #32]
 801f996:	9902      	ldr	r1, [sp, #8]
 801f998:	e750      	b.n	801f83c <_dtoa_r+0x78c>
 801f99a:	f8cd 8008 	str.w	r8, [sp, #8]
 801f99e:	e751      	b.n	801f844 <_dtoa_r+0x794>
 801f9a0:	2300      	movs	r3, #0
 801f9a2:	e779      	b.n	801f898 <_dtoa_r+0x7e8>
 801f9a4:	9b04      	ldr	r3, [sp, #16]
 801f9a6:	e777      	b.n	801f898 <_dtoa_r+0x7e8>
 801f9a8:	2300      	movs	r3, #0
 801f9aa:	9308      	str	r3, [sp, #32]
 801f9ac:	e779      	b.n	801f8a2 <_dtoa_r+0x7f2>
 801f9ae:	d093      	beq.n	801f8d8 <_dtoa_r+0x828>
 801f9b0:	9a00      	ldr	r2, [sp, #0]
 801f9b2:	331c      	adds	r3, #28
 801f9b4:	441a      	add	r2, r3
 801f9b6:	9200      	str	r2, [sp, #0]
 801f9b8:	9a06      	ldr	r2, [sp, #24]
 801f9ba:	441a      	add	r2, r3
 801f9bc:	441e      	add	r6, r3
 801f9be:	9206      	str	r2, [sp, #24]
 801f9c0:	e78a      	b.n	801f8d8 <_dtoa_r+0x828>
 801f9c2:	4603      	mov	r3, r0
 801f9c4:	e7f4      	b.n	801f9b0 <_dtoa_r+0x900>
 801f9c6:	9b03      	ldr	r3, [sp, #12]
 801f9c8:	2b00      	cmp	r3, #0
 801f9ca:	46b8      	mov	r8, r7
 801f9cc:	dc20      	bgt.n	801fa10 <_dtoa_r+0x960>
 801f9ce:	469b      	mov	fp, r3
 801f9d0:	9b07      	ldr	r3, [sp, #28]
 801f9d2:	2b02      	cmp	r3, #2
 801f9d4:	dd1e      	ble.n	801fa14 <_dtoa_r+0x964>
 801f9d6:	f1bb 0f00 	cmp.w	fp, #0
 801f9da:	f47f adb1 	bne.w	801f540 <_dtoa_r+0x490>
 801f9de:	4621      	mov	r1, r4
 801f9e0:	465b      	mov	r3, fp
 801f9e2:	2205      	movs	r2, #5
 801f9e4:	4648      	mov	r0, r9
 801f9e6:	f000 fa95 	bl	801ff14 <__multadd>
 801f9ea:	4601      	mov	r1, r0
 801f9ec:	4604      	mov	r4, r0
 801f9ee:	9802      	ldr	r0, [sp, #8]
 801f9f0:	f000 fca0 	bl	8020334 <__mcmp>
 801f9f4:	2800      	cmp	r0, #0
 801f9f6:	f77f ada3 	ble.w	801f540 <_dtoa_r+0x490>
 801f9fa:	4656      	mov	r6, sl
 801f9fc:	2331      	movs	r3, #49	@ 0x31
 801f9fe:	f806 3b01 	strb.w	r3, [r6], #1
 801fa02:	f108 0801 	add.w	r8, r8, #1
 801fa06:	e59f      	b.n	801f548 <_dtoa_r+0x498>
 801fa08:	9c03      	ldr	r4, [sp, #12]
 801fa0a:	46b8      	mov	r8, r7
 801fa0c:	4625      	mov	r5, r4
 801fa0e:	e7f4      	b.n	801f9fa <_dtoa_r+0x94a>
 801fa10:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801fa14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fa16:	2b00      	cmp	r3, #0
 801fa18:	f000 8101 	beq.w	801fc1e <_dtoa_r+0xb6e>
 801fa1c:	2e00      	cmp	r6, #0
 801fa1e:	dd05      	ble.n	801fa2c <_dtoa_r+0x97c>
 801fa20:	4629      	mov	r1, r5
 801fa22:	4632      	mov	r2, r6
 801fa24:	4648      	mov	r0, r9
 801fa26:	f000 fc19 	bl	802025c <__lshift>
 801fa2a:	4605      	mov	r5, r0
 801fa2c:	9b08      	ldr	r3, [sp, #32]
 801fa2e:	2b00      	cmp	r3, #0
 801fa30:	d05c      	beq.n	801faec <_dtoa_r+0xa3c>
 801fa32:	6869      	ldr	r1, [r5, #4]
 801fa34:	4648      	mov	r0, r9
 801fa36:	f000 fa0b 	bl	801fe50 <_Balloc>
 801fa3a:	4606      	mov	r6, r0
 801fa3c:	b928      	cbnz	r0, 801fa4a <_dtoa_r+0x99a>
 801fa3e:	4b82      	ldr	r3, [pc, #520]	@ (801fc48 <_dtoa_r+0xb98>)
 801fa40:	4602      	mov	r2, r0
 801fa42:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801fa46:	f7ff bb4a 	b.w	801f0de <_dtoa_r+0x2e>
 801fa4a:	692a      	ldr	r2, [r5, #16]
 801fa4c:	3202      	adds	r2, #2
 801fa4e:	0092      	lsls	r2, r2, #2
 801fa50:	f105 010c 	add.w	r1, r5, #12
 801fa54:	300c      	adds	r0, #12
 801fa56:	f7ff fa94 	bl	801ef82 <memcpy>
 801fa5a:	2201      	movs	r2, #1
 801fa5c:	4631      	mov	r1, r6
 801fa5e:	4648      	mov	r0, r9
 801fa60:	f000 fbfc 	bl	802025c <__lshift>
 801fa64:	f10a 0301 	add.w	r3, sl, #1
 801fa68:	9300      	str	r3, [sp, #0]
 801fa6a:	eb0a 030b 	add.w	r3, sl, fp
 801fa6e:	9308      	str	r3, [sp, #32]
 801fa70:	9b04      	ldr	r3, [sp, #16]
 801fa72:	f003 0301 	and.w	r3, r3, #1
 801fa76:	462f      	mov	r7, r5
 801fa78:	9306      	str	r3, [sp, #24]
 801fa7a:	4605      	mov	r5, r0
 801fa7c:	9b00      	ldr	r3, [sp, #0]
 801fa7e:	9802      	ldr	r0, [sp, #8]
 801fa80:	4621      	mov	r1, r4
 801fa82:	f103 3bff 	add.w	fp, r3, #4294967295
 801fa86:	f7ff fa8a 	bl	801ef9e <quorem>
 801fa8a:	4603      	mov	r3, r0
 801fa8c:	3330      	adds	r3, #48	@ 0x30
 801fa8e:	9003      	str	r0, [sp, #12]
 801fa90:	4639      	mov	r1, r7
 801fa92:	9802      	ldr	r0, [sp, #8]
 801fa94:	9309      	str	r3, [sp, #36]	@ 0x24
 801fa96:	f000 fc4d 	bl	8020334 <__mcmp>
 801fa9a:	462a      	mov	r2, r5
 801fa9c:	9004      	str	r0, [sp, #16]
 801fa9e:	4621      	mov	r1, r4
 801faa0:	4648      	mov	r0, r9
 801faa2:	f000 fc63 	bl	802036c <__mdiff>
 801faa6:	68c2      	ldr	r2, [r0, #12]
 801faa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801faaa:	4606      	mov	r6, r0
 801faac:	bb02      	cbnz	r2, 801faf0 <_dtoa_r+0xa40>
 801faae:	4601      	mov	r1, r0
 801fab0:	9802      	ldr	r0, [sp, #8]
 801fab2:	f000 fc3f 	bl	8020334 <__mcmp>
 801fab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fab8:	4602      	mov	r2, r0
 801faba:	4631      	mov	r1, r6
 801fabc:	4648      	mov	r0, r9
 801fabe:	920c      	str	r2, [sp, #48]	@ 0x30
 801fac0:	9309      	str	r3, [sp, #36]	@ 0x24
 801fac2:	f000 fa05 	bl	801fed0 <_Bfree>
 801fac6:	9b07      	ldr	r3, [sp, #28]
 801fac8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801faca:	9e00      	ldr	r6, [sp, #0]
 801facc:	ea42 0103 	orr.w	r1, r2, r3
 801fad0:	9b06      	ldr	r3, [sp, #24]
 801fad2:	4319      	orrs	r1, r3
 801fad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fad6:	d10d      	bne.n	801faf4 <_dtoa_r+0xa44>
 801fad8:	2b39      	cmp	r3, #57	@ 0x39
 801fada:	d027      	beq.n	801fb2c <_dtoa_r+0xa7c>
 801fadc:	9a04      	ldr	r2, [sp, #16]
 801fade:	2a00      	cmp	r2, #0
 801fae0:	dd01      	ble.n	801fae6 <_dtoa_r+0xa36>
 801fae2:	9b03      	ldr	r3, [sp, #12]
 801fae4:	3331      	adds	r3, #49	@ 0x31
 801fae6:	f88b 3000 	strb.w	r3, [fp]
 801faea:	e52e      	b.n	801f54a <_dtoa_r+0x49a>
 801faec:	4628      	mov	r0, r5
 801faee:	e7b9      	b.n	801fa64 <_dtoa_r+0x9b4>
 801faf0:	2201      	movs	r2, #1
 801faf2:	e7e2      	b.n	801faba <_dtoa_r+0xa0a>
 801faf4:	9904      	ldr	r1, [sp, #16]
 801faf6:	2900      	cmp	r1, #0
 801faf8:	db04      	blt.n	801fb04 <_dtoa_r+0xa54>
 801fafa:	9807      	ldr	r0, [sp, #28]
 801fafc:	4301      	orrs	r1, r0
 801fafe:	9806      	ldr	r0, [sp, #24]
 801fb00:	4301      	orrs	r1, r0
 801fb02:	d120      	bne.n	801fb46 <_dtoa_r+0xa96>
 801fb04:	2a00      	cmp	r2, #0
 801fb06:	ddee      	ble.n	801fae6 <_dtoa_r+0xa36>
 801fb08:	9902      	ldr	r1, [sp, #8]
 801fb0a:	9300      	str	r3, [sp, #0]
 801fb0c:	2201      	movs	r2, #1
 801fb0e:	4648      	mov	r0, r9
 801fb10:	f000 fba4 	bl	802025c <__lshift>
 801fb14:	4621      	mov	r1, r4
 801fb16:	9002      	str	r0, [sp, #8]
 801fb18:	f000 fc0c 	bl	8020334 <__mcmp>
 801fb1c:	2800      	cmp	r0, #0
 801fb1e:	9b00      	ldr	r3, [sp, #0]
 801fb20:	dc02      	bgt.n	801fb28 <_dtoa_r+0xa78>
 801fb22:	d1e0      	bne.n	801fae6 <_dtoa_r+0xa36>
 801fb24:	07da      	lsls	r2, r3, #31
 801fb26:	d5de      	bpl.n	801fae6 <_dtoa_r+0xa36>
 801fb28:	2b39      	cmp	r3, #57	@ 0x39
 801fb2a:	d1da      	bne.n	801fae2 <_dtoa_r+0xa32>
 801fb2c:	2339      	movs	r3, #57	@ 0x39
 801fb2e:	f88b 3000 	strb.w	r3, [fp]
 801fb32:	4633      	mov	r3, r6
 801fb34:	461e      	mov	r6, r3
 801fb36:	3b01      	subs	r3, #1
 801fb38:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801fb3c:	2a39      	cmp	r2, #57	@ 0x39
 801fb3e:	d04e      	beq.n	801fbde <_dtoa_r+0xb2e>
 801fb40:	3201      	adds	r2, #1
 801fb42:	701a      	strb	r2, [r3, #0]
 801fb44:	e501      	b.n	801f54a <_dtoa_r+0x49a>
 801fb46:	2a00      	cmp	r2, #0
 801fb48:	dd03      	ble.n	801fb52 <_dtoa_r+0xaa2>
 801fb4a:	2b39      	cmp	r3, #57	@ 0x39
 801fb4c:	d0ee      	beq.n	801fb2c <_dtoa_r+0xa7c>
 801fb4e:	3301      	adds	r3, #1
 801fb50:	e7c9      	b.n	801fae6 <_dtoa_r+0xa36>
 801fb52:	9a00      	ldr	r2, [sp, #0]
 801fb54:	9908      	ldr	r1, [sp, #32]
 801fb56:	f802 3c01 	strb.w	r3, [r2, #-1]
 801fb5a:	428a      	cmp	r2, r1
 801fb5c:	d028      	beq.n	801fbb0 <_dtoa_r+0xb00>
 801fb5e:	9902      	ldr	r1, [sp, #8]
 801fb60:	2300      	movs	r3, #0
 801fb62:	220a      	movs	r2, #10
 801fb64:	4648      	mov	r0, r9
 801fb66:	f000 f9d5 	bl	801ff14 <__multadd>
 801fb6a:	42af      	cmp	r7, r5
 801fb6c:	9002      	str	r0, [sp, #8]
 801fb6e:	f04f 0300 	mov.w	r3, #0
 801fb72:	f04f 020a 	mov.w	r2, #10
 801fb76:	4639      	mov	r1, r7
 801fb78:	4648      	mov	r0, r9
 801fb7a:	d107      	bne.n	801fb8c <_dtoa_r+0xadc>
 801fb7c:	f000 f9ca 	bl	801ff14 <__multadd>
 801fb80:	4607      	mov	r7, r0
 801fb82:	4605      	mov	r5, r0
 801fb84:	9b00      	ldr	r3, [sp, #0]
 801fb86:	3301      	adds	r3, #1
 801fb88:	9300      	str	r3, [sp, #0]
 801fb8a:	e777      	b.n	801fa7c <_dtoa_r+0x9cc>
 801fb8c:	f000 f9c2 	bl	801ff14 <__multadd>
 801fb90:	4629      	mov	r1, r5
 801fb92:	4607      	mov	r7, r0
 801fb94:	2300      	movs	r3, #0
 801fb96:	220a      	movs	r2, #10
 801fb98:	4648      	mov	r0, r9
 801fb9a:	f000 f9bb 	bl	801ff14 <__multadd>
 801fb9e:	4605      	mov	r5, r0
 801fba0:	e7f0      	b.n	801fb84 <_dtoa_r+0xad4>
 801fba2:	f1bb 0f00 	cmp.w	fp, #0
 801fba6:	bfcc      	ite	gt
 801fba8:	465e      	movgt	r6, fp
 801fbaa:	2601      	movle	r6, #1
 801fbac:	4456      	add	r6, sl
 801fbae:	2700      	movs	r7, #0
 801fbb0:	9902      	ldr	r1, [sp, #8]
 801fbb2:	9300      	str	r3, [sp, #0]
 801fbb4:	2201      	movs	r2, #1
 801fbb6:	4648      	mov	r0, r9
 801fbb8:	f000 fb50 	bl	802025c <__lshift>
 801fbbc:	4621      	mov	r1, r4
 801fbbe:	9002      	str	r0, [sp, #8]
 801fbc0:	f000 fbb8 	bl	8020334 <__mcmp>
 801fbc4:	2800      	cmp	r0, #0
 801fbc6:	dcb4      	bgt.n	801fb32 <_dtoa_r+0xa82>
 801fbc8:	d102      	bne.n	801fbd0 <_dtoa_r+0xb20>
 801fbca:	9b00      	ldr	r3, [sp, #0]
 801fbcc:	07db      	lsls	r3, r3, #31
 801fbce:	d4b0      	bmi.n	801fb32 <_dtoa_r+0xa82>
 801fbd0:	4633      	mov	r3, r6
 801fbd2:	461e      	mov	r6, r3
 801fbd4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801fbd8:	2a30      	cmp	r2, #48	@ 0x30
 801fbda:	d0fa      	beq.n	801fbd2 <_dtoa_r+0xb22>
 801fbdc:	e4b5      	b.n	801f54a <_dtoa_r+0x49a>
 801fbde:	459a      	cmp	sl, r3
 801fbe0:	d1a8      	bne.n	801fb34 <_dtoa_r+0xa84>
 801fbe2:	2331      	movs	r3, #49	@ 0x31
 801fbe4:	f108 0801 	add.w	r8, r8, #1
 801fbe8:	f88a 3000 	strb.w	r3, [sl]
 801fbec:	e4ad      	b.n	801f54a <_dtoa_r+0x49a>
 801fbee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801fbf0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801fc4c <_dtoa_r+0xb9c>
 801fbf4:	b11b      	cbz	r3, 801fbfe <_dtoa_r+0xb4e>
 801fbf6:	f10a 0308 	add.w	r3, sl, #8
 801fbfa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801fbfc:	6013      	str	r3, [r2, #0]
 801fbfe:	4650      	mov	r0, sl
 801fc00:	b017      	add	sp, #92	@ 0x5c
 801fc02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fc06:	9b07      	ldr	r3, [sp, #28]
 801fc08:	2b01      	cmp	r3, #1
 801fc0a:	f77f ae2e 	ble.w	801f86a <_dtoa_r+0x7ba>
 801fc0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801fc10:	9308      	str	r3, [sp, #32]
 801fc12:	2001      	movs	r0, #1
 801fc14:	e64d      	b.n	801f8b2 <_dtoa_r+0x802>
 801fc16:	f1bb 0f00 	cmp.w	fp, #0
 801fc1a:	f77f aed9 	ble.w	801f9d0 <_dtoa_r+0x920>
 801fc1e:	4656      	mov	r6, sl
 801fc20:	9802      	ldr	r0, [sp, #8]
 801fc22:	4621      	mov	r1, r4
 801fc24:	f7ff f9bb 	bl	801ef9e <quorem>
 801fc28:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801fc2c:	f806 3b01 	strb.w	r3, [r6], #1
 801fc30:	eba6 020a 	sub.w	r2, r6, sl
 801fc34:	4593      	cmp	fp, r2
 801fc36:	ddb4      	ble.n	801fba2 <_dtoa_r+0xaf2>
 801fc38:	9902      	ldr	r1, [sp, #8]
 801fc3a:	2300      	movs	r3, #0
 801fc3c:	220a      	movs	r2, #10
 801fc3e:	4648      	mov	r0, r9
 801fc40:	f000 f968 	bl	801ff14 <__multadd>
 801fc44:	9002      	str	r0, [sp, #8]
 801fc46:	e7eb      	b.n	801fc20 <_dtoa_r+0xb70>
 801fc48:	080220b4 	.word	0x080220b4
 801fc4c:	08022038 	.word	0x08022038

0801fc50 <_free_r>:
 801fc50:	b538      	push	{r3, r4, r5, lr}
 801fc52:	4605      	mov	r5, r0
 801fc54:	2900      	cmp	r1, #0
 801fc56:	d041      	beq.n	801fcdc <_free_r+0x8c>
 801fc58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801fc5c:	1f0c      	subs	r4, r1, #4
 801fc5e:	2b00      	cmp	r3, #0
 801fc60:	bfb8      	it	lt
 801fc62:	18e4      	addlt	r4, r4, r3
 801fc64:	f000 f8e8 	bl	801fe38 <__malloc_lock>
 801fc68:	4a1d      	ldr	r2, [pc, #116]	@ (801fce0 <_free_r+0x90>)
 801fc6a:	6813      	ldr	r3, [r2, #0]
 801fc6c:	b933      	cbnz	r3, 801fc7c <_free_r+0x2c>
 801fc6e:	6063      	str	r3, [r4, #4]
 801fc70:	6014      	str	r4, [r2, #0]
 801fc72:	4628      	mov	r0, r5
 801fc74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fc78:	f000 b8e4 	b.w	801fe44 <__malloc_unlock>
 801fc7c:	42a3      	cmp	r3, r4
 801fc7e:	d908      	bls.n	801fc92 <_free_r+0x42>
 801fc80:	6820      	ldr	r0, [r4, #0]
 801fc82:	1821      	adds	r1, r4, r0
 801fc84:	428b      	cmp	r3, r1
 801fc86:	bf01      	itttt	eq
 801fc88:	6819      	ldreq	r1, [r3, #0]
 801fc8a:	685b      	ldreq	r3, [r3, #4]
 801fc8c:	1809      	addeq	r1, r1, r0
 801fc8e:	6021      	streq	r1, [r4, #0]
 801fc90:	e7ed      	b.n	801fc6e <_free_r+0x1e>
 801fc92:	461a      	mov	r2, r3
 801fc94:	685b      	ldr	r3, [r3, #4]
 801fc96:	b10b      	cbz	r3, 801fc9c <_free_r+0x4c>
 801fc98:	42a3      	cmp	r3, r4
 801fc9a:	d9fa      	bls.n	801fc92 <_free_r+0x42>
 801fc9c:	6811      	ldr	r1, [r2, #0]
 801fc9e:	1850      	adds	r0, r2, r1
 801fca0:	42a0      	cmp	r0, r4
 801fca2:	d10b      	bne.n	801fcbc <_free_r+0x6c>
 801fca4:	6820      	ldr	r0, [r4, #0]
 801fca6:	4401      	add	r1, r0
 801fca8:	1850      	adds	r0, r2, r1
 801fcaa:	4283      	cmp	r3, r0
 801fcac:	6011      	str	r1, [r2, #0]
 801fcae:	d1e0      	bne.n	801fc72 <_free_r+0x22>
 801fcb0:	6818      	ldr	r0, [r3, #0]
 801fcb2:	685b      	ldr	r3, [r3, #4]
 801fcb4:	6053      	str	r3, [r2, #4]
 801fcb6:	4408      	add	r0, r1
 801fcb8:	6010      	str	r0, [r2, #0]
 801fcba:	e7da      	b.n	801fc72 <_free_r+0x22>
 801fcbc:	d902      	bls.n	801fcc4 <_free_r+0x74>
 801fcbe:	230c      	movs	r3, #12
 801fcc0:	602b      	str	r3, [r5, #0]
 801fcc2:	e7d6      	b.n	801fc72 <_free_r+0x22>
 801fcc4:	6820      	ldr	r0, [r4, #0]
 801fcc6:	1821      	adds	r1, r4, r0
 801fcc8:	428b      	cmp	r3, r1
 801fcca:	bf04      	itt	eq
 801fccc:	6819      	ldreq	r1, [r3, #0]
 801fcce:	685b      	ldreq	r3, [r3, #4]
 801fcd0:	6063      	str	r3, [r4, #4]
 801fcd2:	bf04      	itt	eq
 801fcd4:	1809      	addeq	r1, r1, r0
 801fcd6:	6021      	streq	r1, [r4, #0]
 801fcd8:	6054      	str	r4, [r2, #4]
 801fcda:	e7ca      	b.n	801fc72 <_free_r+0x22>
 801fcdc:	bd38      	pop	{r3, r4, r5, pc}
 801fcde:	bf00      	nop
 801fce0:	200019e0 	.word	0x200019e0

0801fce4 <malloc>:
 801fce4:	4b02      	ldr	r3, [pc, #8]	@ (801fcf0 <malloc+0xc>)
 801fce6:	4601      	mov	r1, r0
 801fce8:	6818      	ldr	r0, [r3, #0]
 801fcea:	f000 b825 	b.w	801fd38 <_malloc_r>
 801fcee:	bf00      	nop
 801fcf0:	20000070 	.word	0x20000070

0801fcf4 <sbrk_aligned>:
 801fcf4:	b570      	push	{r4, r5, r6, lr}
 801fcf6:	4e0f      	ldr	r6, [pc, #60]	@ (801fd34 <sbrk_aligned+0x40>)
 801fcf8:	460c      	mov	r4, r1
 801fcfa:	6831      	ldr	r1, [r6, #0]
 801fcfc:	4605      	mov	r5, r0
 801fcfe:	b911      	cbnz	r1, 801fd06 <sbrk_aligned+0x12>
 801fd00:	f000 fe1a 	bl	8020938 <_sbrk_r>
 801fd04:	6030      	str	r0, [r6, #0]
 801fd06:	4621      	mov	r1, r4
 801fd08:	4628      	mov	r0, r5
 801fd0a:	f000 fe15 	bl	8020938 <_sbrk_r>
 801fd0e:	1c43      	adds	r3, r0, #1
 801fd10:	d103      	bne.n	801fd1a <sbrk_aligned+0x26>
 801fd12:	f04f 34ff 	mov.w	r4, #4294967295
 801fd16:	4620      	mov	r0, r4
 801fd18:	bd70      	pop	{r4, r5, r6, pc}
 801fd1a:	1cc4      	adds	r4, r0, #3
 801fd1c:	f024 0403 	bic.w	r4, r4, #3
 801fd20:	42a0      	cmp	r0, r4
 801fd22:	d0f8      	beq.n	801fd16 <sbrk_aligned+0x22>
 801fd24:	1a21      	subs	r1, r4, r0
 801fd26:	4628      	mov	r0, r5
 801fd28:	f000 fe06 	bl	8020938 <_sbrk_r>
 801fd2c:	3001      	adds	r0, #1
 801fd2e:	d1f2      	bne.n	801fd16 <sbrk_aligned+0x22>
 801fd30:	e7ef      	b.n	801fd12 <sbrk_aligned+0x1e>
 801fd32:	bf00      	nop
 801fd34:	200019dc 	.word	0x200019dc

0801fd38 <_malloc_r>:
 801fd38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fd3c:	1ccd      	adds	r5, r1, #3
 801fd3e:	f025 0503 	bic.w	r5, r5, #3
 801fd42:	3508      	adds	r5, #8
 801fd44:	2d0c      	cmp	r5, #12
 801fd46:	bf38      	it	cc
 801fd48:	250c      	movcc	r5, #12
 801fd4a:	2d00      	cmp	r5, #0
 801fd4c:	4606      	mov	r6, r0
 801fd4e:	db01      	blt.n	801fd54 <_malloc_r+0x1c>
 801fd50:	42a9      	cmp	r1, r5
 801fd52:	d904      	bls.n	801fd5e <_malloc_r+0x26>
 801fd54:	230c      	movs	r3, #12
 801fd56:	6033      	str	r3, [r6, #0]
 801fd58:	2000      	movs	r0, #0
 801fd5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fd5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801fe34 <_malloc_r+0xfc>
 801fd62:	f000 f869 	bl	801fe38 <__malloc_lock>
 801fd66:	f8d8 3000 	ldr.w	r3, [r8]
 801fd6a:	461c      	mov	r4, r3
 801fd6c:	bb44      	cbnz	r4, 801fdc0 <_malloc_r+0x88>
 801fd6e:	4629      	mov	r1, r5
 801fd70:	4630      	mov	r0, r6
 801fd72:	f7ff ffbf 	bl	801fcf4 <sbrk_aligned>
 801fd76:	1c43      	adds	r3, r0, #1
 801fd78:	4604      	mov	r4, r0
 801fd7a:	d158      	bne.n	801fe2e <_malloc_r+0xf6>
 801fd7c:	f8d8 4000 	ldr.w	r4, [r8]
 801fd80:	4627      	mov	r7, r4
 801fd82:	2f00      	cmp	r7, #0
 801fd84:	d143      	bne.n	801fe0e <_malloc_r+0xd6>
 801fd86:	2c00      	cmp	r4, #0
 801fd88:	d04b      	beq.n	801fe22 <_malloc_r+0xea>
 801fd8a:	6823      	ldr	r3, [r4, #0]
 801fd8c:	4639      	mov	r1, r7
 801fd8e:	4630      	mov	r0, r6
 801fd90:	eb04 0903 	add.w	r9, r4, r3
 801fd94:	f000 fdd0 	bl	8020938 <_sbrk_r>
 801fd98:	4581      	cmp	r9, r0
 801fd9a:	d142      	bne.n	801fe22 <_malloc_r+0xea>
 801fd9c:	6821      	ldr	r1, [r4, #0]
 801fd9e:	1a6d      	subs	r5, r5, r1
 801fda0:	4629      	mov	r1, r5
 801fda2:	4630      	mov	r0, r6
 801fda4:	f7ff ffa6 	bl	801fcf4 <sbrk_aligned>
 801fda8:	3001      	adds	r0, #1
 801fdaa:	d03a      	beq.n	801fe22 <_malloc_r+0xea>
 801fdac:	6823      	ldr	r3, [r4, #0]
 801fdae:	442b      	add	r3, r5
 801fdb0:	6023      	str	r3, [r4, #0]
 801fdb2:	f8d8 3000 	ldr.w	r3, [r8]
 801fdb6:	685a      	ldr	r2, [r3, #4]
 801fdb8:	bb62      	cbnz	r2, 801fe14 <_malloc_r+0xdc>
 801fdba:	f8c8 7000 	str.w	r7, [r8]
 801fdbe:	e00f      	b.n	801fde0 <_malloc_r+0xa8>
 801fdc0:	6822      	ldr	r2, [r4, #0]
 801fdc2:	1b52      	subs	r2, r2, r5
 801fdc4:	d420      	bmi.n	801fe08 <_malloc_r+0xd0>
 801fdc6:	2a0b      	cmp	r2, #11
 801fdc8:	d917      	bls.n	801fdfa <_malloc_r+0xc2>
 801fdca:	1961      	adds	r1, r4, r5
 801fdcc:	42a3      	cmp	r3, r4
 801fdce:	6025      	str	r5, [r4, #0]
 801fdd0:	bf18      	it	ne
 801fdd2:	6059      	strne	r1, [r3, #4]
 801fdd4:	6863      	ldr	r3, [r4, #4]
 801fdd6:	bf08      	it	eq
 801fdd8:	f8c8 1000 	streq.w	r1, [r8]
 801fddc:	5162      	str	r2, [r4, r5]
 801fdde:	604b      	str	r3, [r1, #4]
 801fde0:	4630      	mov	r0, r6
 801fde2:	f000 f82f 	bl	801fe44 <__malloc_unlock>
 801fde6:	f104 000b 	add.w	r0, r4, #11
 801fdea:	1d23      	adds	r3, r4, #4
 801fdec:	f020 0007 	bic.w	r0, r0, #7
 801fdf0:	1ac2      	subs	r2, r0, r3
 801fdf2:	bf1c      	itt	ne
 801fdf4:	1a1b      	subne	r3, r3, r0
 801fdf6:	50a3      	strne	r3, [r4, r2]
 801fdf8:	e7af      	b.n	801fd5a <_malloc_r+0x22>
 801fdfa:	6862      	ldr	r2, [r4, #4]
 801fdfc:	42a3      	cmp	r3, r4
 801fdfe:	bf0c      	ite	eq
 801fe00:	f8c8 2000 	streq.w	r2, [r8]
 801fe04:	605a      	strne	r2, [r3, #4]
 801fe06:	e7eb      	b.n	801fde0 <_malloc_r+0xa8>
 801fe08:	4623      	mov	r3, r4
 801fe0a:	6864      	ldr	r4, [r4, #4]
 801fe0c:	e7ae      	b.n	801fd6c <_malloc_r+0x34>
 801fe0e:	463c      	mov	r4, r7
 801fe10:	687f      	ldr	r7, [r7, #4]
 801fe12:	e7b6      	b.n	801fd82 <_malloc_r+0x4a>
 801fe14:	461a      	mov	r2, r3
 801fe16:	685b      	ldr	r3, [r3, #4]
 801fe18:	42a3      	cmp	r3, r4
 801fe1a:	d1fb      	bne.n	801fe14 <_malloc_r+0xdc>
 801fe1c:	2300      	movs	r3, #0
 801fe1e:	6053      	str	r3, [r2, #4]
 801fe20:	e7de      	b.n	801fde0 <_malloc_r+0xa8>
 801fe22:	230c      	movs	r3, #12
 801fe24:	6033      	str	r3, [r6, #0]
 801fe26:	4630      	mov	r0, r6
 801fe28:	f000 f80c 	bl	801fe44 <__malloc_unlock>
 801fe2c:	e794      	b.n	801fd58 <_malloc_r+0x20>
 801fe2e:	6005      	str	r5, [r0, #0]
 801fe30:	e7d6      	b.n	801fde0 <_malloc_r+0xa8>
 801fe32:	bf00      	nop
 801fe34:	200019e0 	.word	0x200019e0

0801fe38 <__malloc_lock>:
 801fe38:	4801      	ldr	r0, [pc, #4]	@ (801fe40 <__malloc_lock+0x8>)
 801fe3a:	f7ff b8a0 	b.w	801ef7e <__retarget_lock_acquire_recursive>
 801fe3e:	bf00      	nop
 801fe40:	200019d8 	.word	0x200019d8

0801fe44 <__malloc_unlock>:
 801fe44:	4801      	ldr	r0, [pc, #4]	@ (801fe4c <__malloc_unlock+0x8>)
 801fe46:	f7ff b89b 	b.w	801ef80 <__retarget_lock_release_recursive>
 801fe4a:	bf00      	nop
 801fe4c:	200019d8 	.word	0x200019d8

0801fe50 <_Balloc>:
 801fe50:	b570      	push	{r4, r5, r6, lr}
 801fe52:	69c6      	ldr	r6, [r0, #28]
 801fe54:	4604      	mov	r4, r0
 801fe56:	460d      	mov	r5, r1
 801fe58:	b976      	cbnz	r6, 801fe78 <_Balloc+0x28>
 801fe5a:	2010      	movs	r0, #16
 801fe5c:	f7ff ff42 	bl	801fce4 <malloc>
 801fe60:	4602      	mov	r2, r0
 801fe62:	61e0      	str	r0, [r4, #28]
 801fe64:	b920      	cbnz	r0, 801fe70 <_Balloc+0x20>
 801fe66:	4b18      	ldr	r3, [pc, #96]	@ (801fec8 <_Balloc+0x78>)
 801fe68:	4818      	ldr	r0, [pc, #96]	@ (801fecc <_Balloc+0x7c>)
 801fe6a:	216b      	movs	r1, #107	@ 0x6b
 801fe6c:	f000 fd74 	bl	8020958 <__assert_func>
 801fe70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801fe74:	6006      	str	r6, [r0, #0]
 801fe76:	60c6      	str	r6, [r0, #12]
 801fe78:	69e6      	ldr	r6, [r4, #28]
 801fe7a:	68f3      	ldr	r3, [r6, #12]
 801fe7c:	b183      	cbz	r3, 801fea0 <_Balloc+0x50>
 801fe7e:	69e3      	ldr	r3, [r4, #28]
 801fe80:	68db      	ldr	r3, [r3, #12]
 801fe82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801fe86:	b9b8      	cbnz	r0, 801feb8 <_Balloc+0x68>
 801fe88:	2101      	movs	r1, #1
 801fe8a:	fa01 f605 	lsl.w	r6, r1, r5
 801fe8e:	1d72      	adds	r2, r6, #5
 801fe90:	0092      	lsls	r2, r2, #2
 801fe92:	4620      	mov	r0, r4
 801fe94:	f000 fd7e 	bl	8020994 <_calloc_r>
 801fe98:	b160      	cbz	r0, 801feb4 <_Balloc+0x64>
 801fe9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801fe9e:	e00e      	b.n	801febe <_Balloc+0x6e>
 801fea0:	2221      	movs	r2, #33	@ 0x21
 801fea2:	2104      	movs	r1, #4
 801fea4:	4620      	mov	r0, r4
 801fea6:	f000 fd75 	bl	8020994 <_calloc_r>
 801feaa:	69e3      	ldr	r3, [r4, #28]
 801feac:	60f0      	str	r0, [r6, #12]
 801feae:	68db      	ldr	r3, [r3, #12]
 801feb0:	2b00      	cmp	r3, #0
 801feb2:	d1e4      	bne.n	801fe7e <_Balloc+0x2e>
 801feb4:	2000      	movs	r0, #0
 801feb6:	bd70      	pop	{r4, r5, r6, pc}
 801feb8:	6802      	ldr	r2, [r0, #0]
 801feba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801febe:	2300      	movs	r3, #0
 801fec0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801fec4:	e7f7      	b.n	801feb6 <_Balloc+0x66>
 801fec6:	bf00      	nop
 801fec8:	08022045 	.word	0x08022045
 801fecc:	080220c5 	.word	0x080220c5

0801fed0 <_Bfree>:
 801fed0:	b570      	push	{r4, r5, r6, lr}
 801fed2:	69c6      	ldr	r6, [r0, #28]
 801fed4:	4605      	mov	r5, r0
 801fed6:	460c      	mov	r4, r1
 801fed8:	b976      	cbnz	r6, 801fef8 <_Bfree+0x28>
 801feda:	2010      	movs	r0, #16
 801fedc:	f7ff ff02 	bl	801fce4 <malloc>
 801fee0:	4602      	mov	r2, r0
 801fee2:	61e8      	str	r0, [r5, #28]
 801fee4:	b920      	cbnz	r0, 801fef0 <_Bfree+0x20>
 801fee6:	4b09      	ldr	r3, [pc, #36]	@ (801ff0c <_Bfree+0x3c>)
 801fee8:	4809      	ldr	r0, [pc, #36]	@ (801ff10 <_Bfree+0x40>)
 801feea:	218f      	movs	r1, #143	@ 0x8f
 801feec:	f000 fd34 	bl	8020958 <__assert_func>
 801fef0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801fef4:	6006      	str	r6, [r0, #0]
 801fef6:	60c6      	str	r6, [r0, #12]
 801fef8:	b13c      	cbz	r4, 801ff0a <_Bfree+0x3a>
 801fefa:	69eb      	ldr	r3, [r5, #28]
 801fefc:	6862      	ldr	r2, [r4, #4]
 801fefe:	68db      	ldr	r3, [r3, #12]
 801ff00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ff04:	6021      	str	r1, [r4, #0]
 801ff06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ff0a:	bd70      	pop	{r4, r5, r6, pc}
 801ff0c:	08022045 	.word	0x08022045
 801ff10:	080220c5 	.word	0x080220c5

0801ff14 <__multadd>:
 801ff14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ff18:	690d      	ldr	r5, [r1, #16]
 801ff1a:	4607      	mov	r7, r0
 801ff1c:	460c      	mov	r4, r1
 801ff1e:	461e      	mov	r6, r3
 801ff20:	f101 0c14 	add.w	ip, r1, #20
 801ff24:	2000      	movs	r0, #0
 801ff26:	f8dc 3000 	ldr.w	r3, [ip]
 801ff2a:	b299      	uxth	r1, r3
 801ff2c:	fb02 6101 	mla	r1, r2, r1, r6
 801ff30:	0c1e      	lsrs	r6, r3, #16
 801ff32:	0c0b      	lsrs	r3, r1, #16
 801ff34:	fb02 3306 	mla	r3, r2, r6, r3
 801ff38:	b289      	uxth	r1, r1
 801ff3a:	3001      	adds	r0, #1
 801ff3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801ff40:	4285      	cmp	r5, r0
 801ff42:	f84c 1b04 	str.w	r1, [ip], #4
 801ff46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801ff4a:	dcec      	bgt.n	801ff26 <__multadd+0x12>
 801ff4c:	b30e      	cbz	r6, 801ff92 <__multadd+0x7e>
 801ff4e:	68a3      	ldr	r3, [r4, #8]
 801ff50:	42ab      	cmp	r3, r5
 801ff52:	dc19      	bgt.n	801ff88 <__multadd+0x74>
 801ff54:	6861      	ldr	r1, [r4, #4]
 801ff56:	4638      	mov	r0, r7
 801ff58:	3101      	adds	r1, #1
 801ff5a:	f7ff ff79 	bl	801fe50 <_Balloc>
 801ff5e:	4680      	mov	r8, r0
 801ff60:	b928      	cbnz	r0, 801ff6e <__multadd+0x5a>
 801ff62:	4602      	mov	r2, r0
 801ff64:	4b0c      	ldr	r3, [pc, #48]	@ (801ff98 <__multadd+0x84>)
 801ff66:	480d      	ldr	r0, [pc, #52]	@ (801ff9c <__multadd+0x88>)
 801ff68:	21ba      	movs	r1, #186	@ 0xba
 801ff6a:	f000 fcf5 	bl	8020958 <__assert_func>
 801ff6e:	6922      	ldr	r2, [r4, #16]
 801ff70:	3202      	adds	r2, #2
 801ff72:	f104 010c 	add.w	r1, r4, #12
 801ff76:	0092      	lsls	r2, r2, #2
 801ff78:	300c      	adds	r0, #12
 801ff7a:	f7ff f802 	bl	801ef82 <memcpy>
 801ff7e:	4621      	mov	r1, r4
 801ff80:	4638      	mov	r0, r7
 801ff82:	f7ff ffa5 	bl	801fed0 <_Bfree>
 801ff86:	4644      	mov	r4, r8
 801ff88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801ff8c:	3501      	adds	r5, #1
 801ff8e:	615e      	str	r6, [r3, #20]
 801ff90:	6125      	str	r5, [r4, #16]
 801ff92:	4620      	mov	r0, r4
 801ff94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ff98:	080220b4 	.word	0x080220b4
 801ff9c:	080220c5 	.word	0x080220c5

0801ffa0 <__hi0bits>:
 801ffa0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801ffa4:	4603      	mov	r3, r0
 801ffa6:	bf36      	itet	cc
 801ffa8:	0403      	lslcc	r3, r0, #16
 801ffaa:	2000      	movcs	r0, #0
 801ffac:	2010      	movcc	r0, #16
 801ffae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801ffb2:	bf3c      	itt	cc
 801ffb4:	021b      	lslcc	r3, r3, #8
 801ffb6:	3008      	addcc	r0, #8
 801ffb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ffbc:	bf3c      	itt	cc
 801ffbe:	011b      	lslcc	r3, r3, #4
 801ffc0:	3004      	addcc	r0, #4
 801ffc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801ffc6:	bf3c      	itt	cc
 801ffc8:	009b      	lslcc	r3, r3, #2
 801ffca:	3002      	addcc	r0, #2
 801ffcc:	2b00      	cmp	r3, #0
 801ffce:	db05      	blt.n	801ffdc <__hi0bits+0x3c>
 801ffd0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801ffd4:	f100 0001 	add.w	r0, r0, #1
 801ffd8:	bf08      	it	eq
 801ffda:	2020      	moveq	r0, #32
 801ffdc:	4770      	bx	lr

0801ffde <__lo0bits>:
 801ffde:	6803      	ldr	r3, [r0, #0]
 801ffe0:	4602      	mov	r2, r0
 801ffe2:	f013 0007 	ands.w	r0, r3, #7
 801ffe6:	d00b      	beq.n	8020000 <__lo0bits+0x22>
 801ffe8:	07d9      	lsls	r1, r3, #31
 801ffea:	d421      	bmi.n	8020030 <__lo0bits+0x52>
 801ffec:	0798      	lsls	r0, r3, #30
 801ffee:	bf49      	itett	mi
 801fff0:	085b      	lsrmi	r3, r3, #1
 801fff2:	089b      	lsrpl	r3, r3, #2
 801fff4:	2001      	movmi	r0, #1
 801fff6:	6013      	strmi	r3, [r2, #0]
 801fff8:	bf5c      	itt	pl
 801fffa:	6013      	strpl	r3, [r2, #0]
 801fffc:	2002      	movpl	r0, #2
 801fffe:	4770      	bx	lr
 8020000:	b299      	uxth	r1, r3
 8020002:	b909      	cbnz	r1, 8020008 <__lo0bits+0x2a>
 8020004:	0c1b      	lsrs	r3, r3, #16
 8020006:	2010      	movs	r0, #16
 8020008:	b2d9      	uxtb	r1, r3
 802000a:	b909      	cbnz	r1, 8020010 <__lo0bits+0x32>
 802000c:	3008      	adds	r0, #8
 802000e:	0a1b      	lsrs	r3, r3, #8
 8020010:	0719      	lsls	r1, r3, #28
 8020012:	bf04      	itt	eq
 8020014:	091b      	lsreq	r3, r3, #4
 8020016:	3004      	addeq	r0, #4
 8020018:	0799      	lsls	r1, r3, #30
 802001a:	bf04      	itt	eq
 802001c:	089b      	lsreq	r3, r3, #2
 802001e:	3002      	addeq	r0, #2
 8020020:	07d9      	lsls	r1, r3, #31
 8020022:	d403      	bmi.n	802002c <__lo0bits+0x4e>
 8020024:	085b      	lsrs	r3, r3, #1
 8020026:	f100 0001 	add.w	r0, r0, #1
 802002a:	d003      	beq.n	8020034 <__lo0bits+0x56>
 802002c:	6013      	str	r3, [r2, #0]
 802002e:	4770      	bx	lr
 8020030:	2000      	movs	r0, #0
 8020032:	4770      	bx	lr
 8020034:	2020      	movs	r0, #32
 8020036:	4770      	bx	lr

08020038 <__i2b>:
 8020038:	b510      	push	{r4, lr}
 802003a:	460c      	mov	r4, r1
 802003c:	2101      	movs	r1, #1
 802003e:	f7ff ff07 	bl	801fe50 <_Balloc>
 8020042:	4602      	mov	r2, r0
 8020044:	b928      	cbnz	r0, 8020052 <__i2b+0x1a>
 8020046:	4b05      	ldr	r3, [pc, #20]	@ (802005c <__i2b+0x24>)
 8020048:	4805      	ldr	r0, [pc, #20]	@ (8020060 <__i2b+0x28>)
 802004a:	f240 1145 	movw	r1, #325	@ 0x145
 802004e:	f000 fc83 	bl	8020958 <__assert_func>
 8020052:	2301      	movs	r3, #1
 8020054:	6144      	str	r4, [r0, #20]
 8020056:	6103      	str	r3, [r0, #16]
 8020058:	bd10      	pop	{r4, pc}
 802005a:	bf00      	nop
 802005c:	080220b4 	.word	0x080220b4
 8020060:	080220c5 	.word	0x080220c5

08020064 <__multiply>:
 8020064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020068:	4617      	mov	r7, r2
 802006a:	690a      	ldr	r2, [r1, #16]
 802006c:	693b      	ldr	r3, [r7, #16]
 802006e:	429a      	cmp	r2, r3
 8020070:	bfa8      	it	ge
 8020072:	463b      	movge	r3, r7
 8020074:	4689      	mov	r9, r1
 8020076:	bfa4      	itt	ge
 8020078:	460f      	movge	r7, r1
 802007a:	4699      	movge	r9, r3
 802007c:	693d      	ldr	r5, [r7, #16]
 802007e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8020082:	68bb      	ldr	r3, [r7, #8]
 8020084:	6879      	ldr	r1, [r7, #4]
 8020086:	eb05 060a 	add.w	r6, r5, sl
 802008a:	42b3      	cmp	r3, r6
 802008c:	b085      	sub	sp, #20
 802008e:	bfb8      	it	lt
 8020090:	3101      	addlt	r1, #1
 8020092:	f7ff fedd 	bl	801fe50 <_Balloc>
 8020096:	b930      	cbnz	r0, 80200a6 <__multiply+0x42>
 8020098:	4602      	mov	r2, r0
 802009a:	4b41      	ldr	r3, [pc, #260]	@ (80201a0 <__multiply+0x13c>)
 802009c:	4841      	ldr	r0, [pc, #260]	@ (80201a4 <__multiply+0x140>)
 802009e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80200a2:	f000 fc59 	bl	8020958 <__assert_func>
 80200a6:	f100 0414 	add.w	r4, r0, #20
 80200aa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80200ae:	4623      	mov	r3, r4
 80200b0:	2200      	movs	r2, #0
 80200b2:	4573      	cmp	r3, lr
 80200b4:	d320      	bcc.n	80200f8 <__multiply+0x94>
 80200b6:	f107 0814 	add.w	r8, r7, #20
 80200ba:	f109 0114 	add.w	r1, r9, #20
 80200be:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80200c2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80200c6:	9302      	str	r3, [sp, #8]
 80200c8:	1beb      	subs	r3, r5, r7
 80200ca:	3b15      	subs	r3, #21
 80200cc:	f023 0303 	bic.w	r3, r3, #3
 80200d0:	3304      	adds	r3, #4
 80200d2:	3715      	adds	r7, #21
 80200d4:	42bd      	cmp	r5, r7
 80200d6:	bf38      	it	cc
 80200d8:	2304      	movcc	r3, #4
 80200da:	9301      	str	r3, [sp, #4]
 80200dc:	9b02      	ldr	r3, [sp, #8]
 80200de:	9103      	str	r1, [sp, #12]
 80200e0:	428b      	cmp	r3, r1
 80200e2:	d80c      	bhi.n	80200fe <__multiply+0x9a>
 80200e4:	2e00      	cmp	r6, #0
 80200e6:	dd03      	ble.n	80200f0 <__multiply+0x8c>
 80200e8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80200ec:	2b00      	cmp	r3, #0
 80200ee:	d055      	beq.n	802019c <__multiply+0x138>
 80200f0:	6106      	str	r6, [r0, #16]
 80200f2:	b005      	add	sp, #20
 80200f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80200f8:	f843 2b04 	str.w	r2, [r3], #4
 80200fc:	e7d9      	b.n	80200b2 <__multiply+0x4e>
 80200fe:	f8b1 a000 	ldrh.w	sl, [r1]
 8020102:	f1ba 0f00 	cmp.w	sl, #0
 8020106:	d01f      	beq.n	8020148 <__multiply+0xe4>
 8020108:	46c4      	mov	ip, r8
 802010a:	46a1      	mov	r9, r4
 802010c:	2700      	movs	r7, #0
 802010e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8020112:	f8d9 3000 	ldr.w	r3, [r9]
 8020116:	fa1f fb82 	uxth.w	fp, r2
 802011a:	b29b      	uxth	r3, r3
 802011c:	fb0a 330b 	mla	r3, sl, fp, r3
 8020120:	443b      	add	r3, r7
 8020122:	f8d9 7000 	ldr.w	r7, [r9]
 8020126:	0c12      	lsrs	r2, r2, #16
 8020128:	0c3f      	lsrs	r7, r7, #16
 802012a:	fb0a 7202 	mla	r2, sl, r2, r7
 802012e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8020132:	b29b      	uxth	r3, r3
 8020134:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020138:	4565      	cmp	r5, ip
 802013a:	f849 3b04 	str.w	r3, [r9], #4
 802013e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8020142:	d8e4      	bhi.n	802010e <__multiply+0xaa>
 8020144:	9b01      	ldr	r3, [sp, #4]
 8020146:	50e7      	str	r7, [r4, r3]
 8020148:	9b03      	ldr	r3, [sp, #12]
 802014a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 802014e:	3104      	adds	r1, #4
 8020150:	f1b9 0f00 	cmp.w	r9, #0
 8020154:	d020      	beq.n	8020198 <__multiply+0x134>
 8020156:	6823      	ldr	r3, [r4, #0]
 8020158:	4647      	mov	r7, r8
 802015a:	46a4      	mov	ip, r4
 802015c:	f04f 0a00 	mov.w	sl, #0
 8020160:	f8b7 b000 	ldrh.w	fp, [r7]
 8020164:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8020168:	fb09 220b 	mla	r2, r9, fp, r2
 802016c:	4452      	add	r2, sl
 802016e:	b29b      	uxth	r3, r3
 8020170:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020174:	f84c 3b04 	str.w	r3, [ip], #4
 8020178:	f857 3b04 	ldr.w	r3, [r7], #4
 802017c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020180:	f8bc 3000 	ldrh.w	r3, [ip]
 8020184:	fb09 330a 	mla	r3, r9, sl, r3
 8020188:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 802018c:	42bd      	cmp	r5, r7
 802018e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020192:	d8e5      	bhi.n	8020160 <__multiply+0xfc>
 8020194:	9a01      	ldr	r2, [sp, #4]
 8020196:	50a3      	str	r3, [r4, r2]
 8020198:	3404      	adds	r4, #4
 802019a:	e79f      	b.n	80200dc <__multiply+0x78>
 802019c:	3e01      	subs	r6, #1
 802019e:	e7a1      	b.n	80200e4 <__multiply+0x80>
 80201a0:	080220b4 	.word	0x080220b4
 80201a4:	080220c5 	.word	0x080220c5

080201a8 <__pow5mult>:
 80201a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80201ac:	4615      	mov	r5, r2
 80201ae:	f012 0203 	ands.w	r2, r2, #3
 80201b2:	4607      	mov	r7, r0
 80201b4:	460e      	mov	r6, r1
 80201b6:	d007      	beq.n	80201c8 <__pow5mult+0x20>
 80201b8:	4c25      	ldr	r4, [pc, #148]	@ (8020250 <__pow5mult+0xa8>)
 80201ba:	3a01      	subs	r2, #1
 80201bc:	2300      	movs	r3, #0
 80201be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80201c2:	f7ff fea7 	bl	801ff14 <__multadd>
 80201c6:	4606      	mov	r6, r0
 80201c8:	10ad      	asrs	r5, r5, #2
 80201ca:	d03d      	beq.n	8020248 <__pow5mult+0xa0>
 80201cc:	69fc      	ldr	r4, [r7, #28]
 80201ce:	b97c      	cbnz	r4, 80201f0 <__pow5mult+0x48>
 80201d0:	2010      	movs	r0, #16
 80201d2:	f7ff fd87 	bl	801fce4 <malloc>
 80201d6:	4602      	mov	r2, r0
 80201d8:	61f8      	str	r0, [r7, #28]
 80201da:	b928      	cbnz	r0, 80201e8 <__pow5mult+0x40>
 80201dc:	4b1d      	ldr	r3, [pc, #116]	@ (8020254 <__pow5mult+0xac>)
 80201de:	481e      	ldr	r0, [pc, #120]	@ (8020258 <__pow5mult+0xb0>)
 80201e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80201e4:	f000 fbb8 	bl	8020958 <__assert_func>
 80201e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80201ec:	6004      	str	r4, [r0, #0]
 80201ee:	60c4      	str	r4, [r0, #12]
 80201f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80201f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80201f8:	b94c      	cbnz	r4, 802020e <__pow5mult+0x66>
 80201fa:	f240 2171 	movw	r1, #625	@ 0x271
 80201fe:	4638      	mov	r0, r7
 8020200:	f7ff ff1a 	bl	8020038 <__i2b>
 8020204:	2300      	movs	r3, #0
 8020206:	f8c8 0008 	str.w	r0, [r8, #8]
 802020a:	4604      	mov	r4, r0
 802020c:	6003      	str	r3, [r0, #0]
 802020e:	f04f 0900 	mov.w	r9, #0
 8020212:	07eb      	lsls	r3, r5, #31
 8020214:	d50a      	bpl.n	802022c <__pow5mult+0x84>
 8020216:	4631      	mov	r1, r6
 8020218:	4622      	mov	r2, r4
 802021a:	4638      	mov	r0, r7
 802021c:	f7ff ff22 	bl	8020064 <__multiply>
 8020220:	4631      	mov	r1, r6
 8020222:	4680      	mov	r8, r0
 8020224:	4638      	mov	r0, r7
 8020226:	f7ff fe53 	bl	801fed0 <_Bfree>
 802022a:	4646      	mov	r6, r8
 802022c:	106d      	asrs	r5, r5, #1
 802022e:	d00b      	beq.n	8020248 <__pow5mult+0xa0>
 8020230:	6820      	ldr	r0, [r4, #0]
 8020232:	b938      	cbnz	r0, 8020244 <__pow5mult+0x9c>
 8020234:	4622      	mov	r2, r4
 8020236:	4621      	mov	r1, r4
 8020238:	4638      	mov	r0, r7
 802023a:	f7ff ff13 	bl	8020064 <__multiply>
 802023e:	6020      	str	r0, [r4, #0]
 8020240:	f8c0 9000 	str.w	r9, [r0]
 8020244:	4604      	mov	r4, r0
 8020246:	e7e4      	b.n	8020212 <__pow5mult+0x6a>
 8020248:	4630      	mov	r0, r6
 802024a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802024e:	bf00      	nop
 8020250:	08022178 	.word	0x08022178
 8020254:	08022045 	.word	0x08022045
 8020258:	080220c5 	.word	0x080220c5

0802025c <__lshift>:
 802025c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020260:	460c      	mov	r4, r1
 8020262:	6849      	ldr	r1, [r1, #4]
 8020264:	6923      	ldr	r3, [r4, #16]
 8020266:	eb03 1862 	add.w	r8, r3, r2, asr #5
 802026a:	68a3      	ldr	r3, [r4, #8]
 802026c:	4607      	mov	r7, r0
 802026e:	4691      	mov	r9, r2
 8020270:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8020274:	f108 0601 	add.w	r6, r8, #1
 8020278:	42b3      	cmp	r3, r6
 802027a:	db0b      	blt.n	8020294 <__lshift+0x38>
 802027c:	4638      	mov	r0, r7
 802027e:	f7ff fde7 	bl	801fe50 <_Balloc>
 8020282:	4605      	mov	r5, r0
 8020284:	b948      	cbnz	r0, 802029a <__lshift+0x3e>
 8020286:	4602      	mov	r2, r0
 8020288:	4b28      	ldr	r3, [pc, #160]	@ (802032c <__lshift+0xd0>)
 802028a:	4829      	ldr	r0, [pc, #164]	@ (8020330 <__lshift+0xd4>)
 802028c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8020290:	f000 fb62 	bl	8020958 <__assert_func>
 8020294:	3101      	adds	r1, #1
 8020296:	005b      	lsls	r3, r3, #1
 8020298:	e7ee      	b.n	8020278 <__lshift+0x1c>
 802029a:	2300      	movs	r3, #0
 802029c:	f100 0114 	add.w	r1, r0, #20
 80202a0:	f100 0210 	add.w	r2, r0, #16
 80202a4:	4618      	mov	r0, r3
 80202a6:	4553      	cmp	r3, sl
 80202a8:	db33      	blt.n	8020312 <__lshift+0xb6>
 80202aa:	6920      	ldr	r0, [r4, #16]
 80202ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80202b0:	f104 0314 	add.w	r3, r4, #20
 80202b4:	f019 091f 	ands.w	r9, r9, #31
 80202b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80202bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80202c0:	d02b      	beq.n	802031a <__lshift+0xbe>
 80202c2:	f1c9 0e20 	rsb	lr, r9, #32
 80202c6:	468a      	mov	sl, r1
 80202c8:	2200      	movs	r2, #0
 80202ca:	6818      	ldr	r0, [r3, #0]
 80202cc:	fa00 f009 	lsl.w	r0, r0, r9
 80202d0:	4310      	orrs	r0, r2
 80202d2:	f84a 0b04 	str.w	r0, [sl], #4
 80202d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80202da:	459c      	cmp	ip, r3
 80202dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80202e0:	d8f3      	bhi.n	80202ca <__lshift+0x6e>
 80202e2:	ebac 0304 	sub.w	r3, ip, r4
 80202e6:	3b15      	subs	r3, #21
 80202e8:	f023 0303 	bic.w	r3, r3, #3
 80202ec:	3304      	adds	r3, #4
 80202ee:	f104 0015 	add.w	r0, r4, #21
 80202f2:	4560      	cmp	r0, ip
 80202f4:	bf88      	it	hi
 80202f6:	2304      	movhi	r3, #4
 80202f8:	50ca      	str	r2, [r1, r3]
 80202fa:	b10a      	cbz	r2, 8020300 <__lshift+0xa4>
 80202fc:	f108 0602 	add.w	r6, r8, #2
 8020300:	3e01      	subs	r6, #1
 8020302:	4638      	mov	r0, r7
 8020304:	612e      	str	r6, [r5, #16]
 8020306:	4621      	mov	r1, r4
 8020308:	f7ff fde2 	bl	801fed0 <_Bfree>
 802030c:	4628      	mov	r0, r5
 802030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020312:	f842 0f04 	str.w	r0, [r2, #4]!
 8020316:	3301      	adds	r3, #1
 8020318:	e7c5      	b.n	80202a6 <__lshift+0x4a>
 802031a:	3904      	subs	r1, #4
 802031c:	f853 2b04 	ldr.w	r2, [r3], #4
 8020320:	f841 2f04 	str.w	r2, [r1, #4]!
 8020324:	459c      	cmp	ip, r3
 8020326:	d8f9      	bhi.n	802031c <__lshift+0xc0>
 8020328:	e7ea      	b.n	8020300 <__lshift+0xa4>
 802032a:	bf00      	nop
 802032c:	080220b4 	.word	0x080220b4
 8020330:	080220c5 	.word	0x080220c5

08020334 <__mcmp>:
 8020334:	690a      	ldr	r2, [r1, #16]
 8020336:	4603      	mov	r3, r0
 8020338:	6900      	ldr	r0, [r0, #16]
 802033a:	1a80      	subs	r0, r0, r2
 802033c:	b530      	push	{r4, r5, lr}
 802033e:	d10e      	bne.n	802035e <__mcmp+0x2a>
 8020340:	3314      	adds	r3, #20
 8020342:	3114      	adds	r1, #20
 8020344:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8020348:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 802034c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8020350:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8020354:	4295      	cmp	r5, r2
 8020356:	d003      	beq.n	8020360 <__mcmp+0x2c>
 8020358:	d205      	bcs.n	8020366 <__mcmp+0x32>
 802035a:	f04f 30ff 	mov.w	r0, #4294967295
 802035e:	bd30      	pop	{r4, r5, pc}
 8020360:	42a3      	cmp	r3, r4
 8020362:	d3f3      	bcc.n	802034c <__mcmp+0x18>
 8020364:	e7fb      	b.n	802035e <__mcmp+0x2a>
 8020366:	2001      	movs	r0, #1
 8020368:	e7f9      	b.n	802035e <__mcmp+0x2a>
	...

0802036c <__mdiff>:
 802036c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020370:	4689      	mov	r9, r1
 8020372:	4606      	mov	r6, r0
 8020374:	4611      	mov	r1, r2
 8020376:	4648      	mov	r0, r9
 8020378:	4614      	mov	r4, r2
 802037a:	f7ff ffdb 	bl	8020334 <__mcmp>
 802037e:	1e05      	subs	r5, r0, #0
 8020380:	d112      	bne.n	80203a8 <__mdiff+0x3c>
 8020382:	4629      	mov	r1, r5
 8020384:	4630      	mov	r0, r6
 8020386:	f7ff fd63 	bl	801fe50 <_Balloc>
 802038a:	4602      	mov	r2, r0
 802038c:	b928      	cbnz	r0, 802039a <__mdiff+0x2e>
 802038e:	4b3f      	ldr	r3, [pc, #252]	@ (802048c <__mdiff+0x120>)
 8020390:	f240 2137 	movw	r1, #567	@ 0x237
 8020394:	483e      	ldr	r0, [pc, #248]	@ (8020490 <__mdiff+0x124>)
 8020396:	f000 fadf 	bl	8020958 <__assert_func>
 802039a:	2301      	movs	r3, #1
 802039c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80203a0:	4610      	mov	r0, r2
 80203a2:	b003      	add	sp, #12
 80203a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80203a8:	bfbc      	itt	lt
 80203aa:	464b      	movlt	r3, r9
 80203ac:	46a1      	movlt	r9, r4
 80203ae:	4630      	mov	r0, r6
 80203b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80203b4:	bfba      	itte	lt
 80203b6:	461c      	movlt	r4, r3
 80203b8:	2501      	movlt	r5, #1
 80203ba:	2500      	movge	r5, #0
 80203bc:	f7ff fd48 	bl	801fe50 <_Balloc>
 80203c0:	4602      	mov	r2, r0
 80203c2:	b918      	cbnz	r0, 80203cc <__mdiff+0x60>
 80203c4:	4b31      	ldr	r3, [pc, #196]	@ (802048c <__mdiff+0x120>)
 80203c6:	f240 2145 	movw	r1, #581	@ 0x245
 80203ca:	e7e3      	b.n	8020394 <__mdiff+0x28>
 80203cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80203d0:	6926      	ldr	r6, [r4, #16]
 80203d2:	60c5      	str	r5, [r0, #12]
 80203d4:	f109 0310 	add.w	r3, r9, #16
 80203d8:	f109 0514 	add.w	r5, r9, #20
 80203dc:	f104 0e14 	add.w	lr, r4, #20
 80203e0:	f100 0b14 	add.w	fp, r0, #20
 80203e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80203e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80203ec:	9301      	str	r3, [sp, #4]
 80203ee:	46d9      	mov	r9, fp
 80203f0:	f04f 0c00 	mov.w	ip, #0
 80203f4:	9b01      	ldr	r3, [sp, #4]
 80203f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80203fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80203fe:	9301      	str	r3, [sp, #4]
 8020400:	fa1f f38a 	uxth.w	r3, sl
 8020404:	4619      	mov	r1, r3
 8020406:	b283      	uxth	r3, r0
 8020408:	1acb      	subs	r3, r1, r3
 802040a:	0c00      	lsrs	r0, r0, #16
 802040c:	4463      	add	r3, ip
 802040e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8020412:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8020416:	b29b      	uxth	r3, r3
 8020418:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 802041c:	4576      	cmp	r6, lr
 802041e:	f849 3b04 	str.w	r3, [r9], #4
 8020422:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8020426:	d8e5      	bhi.n	80203f4 <__mdiff+0x88>
 8020428:	1b33      	subs	r3, r6, r4
 802042a:	3b15      	subs	r3, #21
 802042c:	f023 0303 	bic.w	r3, r3, #3
 8020430:	3415      	adds	r4, #21
 8020432:	3304      	adds	r3, #4
 8020434:	42a6      	cmp	r6, r4
 8020436:	bf38      	it	cc
 8020438:	2304      	movcc	r3, #4
 802043a:	441d      	add	r5, r3
 802043c:	445b      	add	r3, fp
 802043e:	461e      	mov	r6, r3
 8020440:	462c      	mov	r4, r5
 8020442:	4544      	cmp	r4, r8
 8020444:	d30e      	bcc.n	8020464 <__mdiff+0xf8>
 8020446:	f108 0103 	add.w	r1, r8, #3
 802044a:	1b49      	subs	r1, r1, r5
 802044c:	f021 0103 	bic.w	r1, r1, #3
 8020450:	3d03      	subs	r5, #3
 8020452:	45a8      	cmp	r8, r5
 8020454:	bf38      	it	cc
 8020456:	2100      	movcc	r1, #0
 8020458:	440b      	add	r3, r1
 802045a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 802045e:	b191      	cbz	r1, 8020486 <__mdiff+0x11a>
 8020460:	6117      	str	r7, [r2, #16]
 8020462:	e79d      	b.n	80203a0 <__mdiff+0x34>
 8020464:	f854 1b04 	ldr.w	r1, [r4], #4
 8020468:	46e6      	mov	lr, ip
 802046a:	0c08      	lsrs	r0, r1, #16
 802046c:	fa1c fc81 	uxtah	ip, ip, r1
 8020470:	4471      	add	r1, lr
 8020472:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8020476:	b289      	uxth	r1, r1
 8020478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 802047c:	f846 1b04 	str.w	r1, [r6], #4
 8020480:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8020484:	e7dd      	b.n	8020442 <__mdiff+0xd6>
 8020486:	3f01      	subs	r7, #1
 8020488:	e7e7      	b.n	802045a <__mdiff+0xee>
 802048a:	bf00      	nop
 802048c:	080220b4 	.word	0x080220b4
 8020490:	080220c5 	.word	0x080220c5

08020494 <__d2b>:
 8020494:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8020498:	460f      	mov	r7, r1
 802049a:	2101      	movs	r1, #1
 802049c:	ec59 8b10 	vmov	r8, r9, d0
 80204a0:	4616      	mov	r6, r2
 80204a2:	f7ff fcd5 	bl	801fe50 <_Balloc>
 80204a6:	4604      	mov	r4, r0
 80204a8:	b930      	cbnz	r0, 80204b8 <__d2b+0x24>
 80204aa:	4602      	mov	r2, r0
 80204ac:	4b23      	ldr	r3, [pc, #140]	@ (802053c <__d2b+0xa8>)
 80204ae:	4824      	ldr	r0, [pc, #144]	@ (8020540 <__d2b+0xac>)
 80204b0:	f240 310f 	movw	r1, #783	@ 0x30f
 80204b4:	f000 fa50 	bl	8020958 <__assert_func>
 80204b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80204bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80204c0:	b10d      	cbz	r5, 80204c6 <__d2b+0x32>
 80204c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80204c6:	9301      	str	r3, [sp, #4]
 80204c8:	f1b8 0300 	subs.w	r3, r8, #0
 80204cc:	d023      	beq.n	8020516 <__d2b+0x82>
 80204ce:	4668      	mov	r0, sp
 80204d0:	9300      	str	r3, [sp, #0]
 80204d2:	f7ff fd84 	bl	801ffde <__lo0bits>
 80204d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80204da:	b1d0      	cbz	r0, 8020512 <__d2b+0x7e>
 80204dc:	f1c0 0320 	rsb	r3, r0, #32
 80204e0:	fa02 f303 	lsl.w	r3, r2, r3
 80204e4:	430b      	orrs	r3, r1
 80204e6:	40c2      	lsrs	r2, r0
 80204e8:	6163      	str	r3, [r4, #20]
 80204ea:	9201      	str	r2, [sp, #4]
 80204ec:	9b01      	ldr	r3, [sp, #4]
 80204ee:	61a3      	str	r3, [r4, #24]
 80204f0:	2b00      	cmp	r3, #0
 80204f2:	bf0c      	ite	eq
 80204f4:	2201      	moveq	r2, #1
 80204f6:	2202      	movne	r2, #2
 80204f8:	6122      	str	r2, [r4, #16]
 80204fa:	b1a5      	cbz	r5, 8020526 <__d2b+0x92>
 80204fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8020500:	4405      	add	r5, r0
 8020502:	603d      	str	r5, [r7, #0]
 8020504:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8020508:	6030      	str	r0, [r6, #0]
 802050a:	4620      	mov	r0, r4
 802050c:	b003      	add	sp, #12
 802050e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020512:	6161      	str	r1, [r4, #20]
 8020514:	e7ea      	b.n	80204ec <__d2b+0x58>
 8020516:	a801      	add	r0, sp, #4
 8020518:	f7ff fd61 	bl	801ffde <__lo0bits>
 802051c:	9b01      	ldr	r3, [sp, #4]
 802051e:	6163      	str	r3, [r4, #20]
 8020520:	3020      	adds	r0, #32
 8020522:	2201      	movs	r2, #1
 8020524:	e7e8      	b.n	80204f8 <__d2b+0x64>
 8020526:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 802052a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 802052e:	6038      	str	r0, [r7, #0]
 8020530:	6918      	ldr	r0, [r3, #16]
 8020532:	f7ff fd35 	bl	801ffa0 <__hi0bits>
 8020536:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 802053a:	e7e5      	b.n	8020508 <__d2b+0x74>
 802053c:	080220b4 	.word	0x080220b4
 8020540:	080220c5 	.word	0x080220c5

08020544 <__sfputc_r>:
 8020544:	6893      	ldr	r3, [r2, #8]
 8020546:	3b01      	subs	r3, #1
 8020548:	2b00      	cmp	r3, #0
 802054a:	b410      	push	{r4}
 802054c:	6093      	str	r3, [r2, #8]
 802054e:	da08      	bge.n	8020562 <__sfputc_r+0x1e>
 8020550:	6994      	ldr	r4, [r2, #24]
 8020552:	42a3      	cmp	r3, r4
 8020554:	db01      	blt.n	802055a <__sfputc_r+0x16>
 8020556:	290a      	cmp	r1, #10
 8020558:	d103      	bne.n	8020562 <__sfputc_r+0x1e>
 802055a:	f85d 4b04 	ldr.w	r4, [sp], #4
 802055e:	f7fe bbec 	b.w	801ed3a <__swbuf_r>
 8020562:	6813      	ldr	r3, [r2, #0]
 8020564:	1c58      	adds	r0, r3, #1
 8020566:	6010      	str	r0, [r2, #0]
 8020568:	7019      	strb	r1, [r3, #0]
 802056a:	4608      	mov	r0, r1
 802056c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8020570:	4770      	bx	lr

08020572 <__sfputs_r>:
 8020572:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020574:	4606      	mov	r6, r0
 8020576:	460f      	mov	r7, r1
 8020578:	4614      	mov	r4, r2
 802057a:	18d5      	adds	r5, r2, r3
 802057c:	42ac      	cmp	r4, r5
 802057e:	d101      	bne.n	8020584 <__sfputs_r+0x12>
 8020580:	2000      	movs	r0, #0
 8020582:	e007      	b.n	8020594 <__sfputs_r+0x22>
 8020584:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020588:	463a      	mov	r2, r7
 802058a:	4630      	mov	r0, r6
 802058c:	f7ff ffda 	bl	8020544 <__sfputc_r>
 8020590:	1c43      	adds	r3, r0, #1
 8020592:	d1f3      	bne.n	802057c <__sfputs_r+0xa>
 8020594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08020598 <_vfiprintf_r>:
 8020598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802059c:	460d      	mov	r5, r1
 802059e:	b09d      	sub	sp, #116	@ 0x74
 80205a0:	4614      	mov	r4, r2
 80205a2:	4698      	mov	r8, r3
 80205a4:	4606      	mov	r6, r0
 80205a6:	b118      	cbz	r0, 80205b0 <_vfiprintf_r+0x18>
 80205a8:	6a03      	ldr	r3, [r0, #32]
 80205aa:	b90b      	cbnz	r3, 80205b0 <_vfiprintf_r+0x18>
 80205ac:	f7fe fad4 	bl	801eb58 <__sinit>
 80205b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80205b2:	07d9      	lsls	r1, r3, #31
 80205b4:	d405      	bmi.n	80205c2 <_vfiprintf_r+0x2a>
 80205b6:	89ab      	ldrh	r3, [r5, #12]
 80205b8:	059a      	lsls	r2, r3, #22
 80205ba:	d402      	bmi.n	80205c2 <_vfiprintf_r+0x2a>
 80205bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80205be:	f7fe fcde 	bl	801ef7e <__retarget_lock_acquire_recursive>
 80205c2:	89ab      	ldrh	r3, [r5, #12]
 80205c4:	071b      	lsls	r3, r3, #28
 80205c6:	d501      	bpl.n	80205cc <_vfiprintf_r+0x34>
 80205c8:	692b      	ldr	r3, [r5, #16]
 80205ca:	b99b      	cbnz	r3, 80205f4 <_vfiprintf_r+0x5c>
 80205cc:	4629      	mov	r1, r5
 80205ce:	4630      	mov	r0, r6
 80205d0:	f7fe fbf2 	bl	801edb8 <__swsetup_r>
 80205d4:	b170      	cbz	r0, 80205f4 <_vfiprintf_r+0x5c>
 80205d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80205d8:	07dc      	lsls	r4, r3, #31
 80205da:	d504      	bpl.n	80205e6 <_vfiprintf_r+0x4e>
 80205dc:	f04f 30ff 	mov.w	r0, #4294967295
 80205e0:	b01d      	add	sp, #116	@ 0x74
 80205e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80205e6:	89ab      	ldrh	r3, [r5, #12]
 80205e8:	0598      	lsls	r0, r3, #22
 80205ea:	d4f7      	bmi.n	80205dc <_vfiprintf_r+0x44>
 80205ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80205ee:	f7fe fcc7 	bl	801ef80 <__retarget_lock_release_recursive>
 80205f2:	e7f3      	b.n	80205dc <_vfiprintf_r+0x44>
 80205f4:	2300      	movs	r3, #0
 80205f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80205f8:	2320      	movs	r3, #32
 80205fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80205fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8020602:	2330      	movs	r3, #48	@ 0x30
 8020604:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80207b4 <_vfiprintf_r+0x21c>
 8020608:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 802060c:	f04f 0901 	mov.w	r9, #1
 8020610:	4623      	mov	r3, r4
 8020612:	469a      	mov	sl, r3
 8020614:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020618:	b10a      	cbz	r2, 802061e <_vfiprintf_r+0x86>
 802061a:	2a25      	cmp	r2, #37	@ 0x25
 802061c:	d1f9      	bne.n	8020612 <_vfiprintf_r+0x7a>
 802061e:	ebba 0b04 	subs.w	fp, sl, r4
 8020622:	d00b      	beq.n	802063c <_vfiprintf_r+0xa4>
 8020624:	465b      	mov	r3, fp
 8020626:	4622      	mov	r2, r4
 8020628:	4629      	mov	r1, r5
 802062a:	4630      	mov	r0, r6
 802062c:	f7ff ffa1 	bl	8020572 <__sfputs_r>
 8020630:	3001      	adds	r0, #1
 8020632:	f000 80a7 	beq.w	8020784 <_vfiprintf_r+0x1ec>
 8020636:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020638:	445a      	add	r2, fp
 802063a:	9209      	str	r2, [sp, #36]	@ 0x24
 802063c:	f89a 3000 	ldrb.w	r3, [sl]
 8020640:	2b00      	cmp	r3, #0
 8020642:	f000 809f 	beq.w	8020784 <_vfiprintf_r+0x1ec>
 8020646:	2300      	movs	r3, #0
 8020648:	f04f 32ff 	mov.w	r2, #4294967295
 802064c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020650:	f10a 0a01 	add.w	sl, sl, #1
 8020654:	9304      	str	r3, [sp, #16]
 8020656:	9307      	str	r3, [sp, #28]
 8020658:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 802065c:	931a      	str	r3, [sp, #104]	@ 0x68
 802065e:	4654      	mov	r4, sl
 8020660:	2205      	movs	r2, #5
 8020662:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020666:	4853      	ldr	r0, [pc, #332]	@ (80207b4 <_vfiprintf_r+0x21c>)
 8020668:	f7df fdb2 	bl	80001d0 <memchr>
 802066c:	9a04      	ldr	r2, [sp, #16]
 802066e:	b9d8      	cbnz	r0, 80206a8 <_vfiprintf_r+0x110>
 8020670:	06d1      	lsls	r1, r2, #27
 8020672:	bf44      	itt	mi
 8020674:	2320      	movmi	r3, #32
 8020676:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802067a:	0713      	lsls	r3, r2, #28
 802067c:	bf44      	itt	mi
 802067e:	232b      	movmi	r3, #43	@ 0x2b
 8020680:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020684:	f89a 3000 	ldrb.w	r3, [sl]
 8020688:	2b2a      	cmp	r3, #42	@ 0x2a
 802068a:	d015      	beq.n	80206b8 <_vfiprintf_r+0x120>
 802068c:	9a07      	ldr	r2, [sp, #28]
 802068e:	4654      	mov	r4, sl
 8020690:	2000      	movs	r0, #0
 8020692:	f04f 0c0a 	mov.w	ip, #10
 8020696:	4621      	mov	r1, r4
 8020698:	f811 3b01 	ldrb.w	r3, [r1], #1
 802069c:	3b30      	subs	r3, #48	@ 0x30
 802069e:	2b09      	cmp	r3, #9
 80206a0:	d94b      	bls.n	802073a <_vfiprintf_r+0x1a2>
 80206a2:	b1b0      	cbz	r0, 80206d2 <_vfiprintf_r+0x13a>
 80206a4:	9207      	str	r2, [sp, #28]
 80206a6:	e014      	b.n	80206d2 <_vfiprintf_r+0x13a>
 80206a8:	eba0 0308 	sub.w	r3, r0, r8
 80206ac:	fa09 f303 	lsl.w	r3, r9, r3
 80206b0:	4313      	orrs	r3, r2
 80206b2:	9304      	str	r3, [sp, #16]
 80206b4:	46a2      	mov	sl, r4
 80206b6:	e7d2      	b.n	802065e <_vfiprintf_r+0xc6>
 80206b8:	9b03      	ldr	r3, [sp, #12]
 80206ba:	1d19      	adds	r1, r3, #4
 80206bc:	681b      	ldr	r3, [r3, #0]
 80206be:	9103      	str	r1, [sp, #12]
 80206c0:	2b00      	cmp	r3, #0
 80206c2:	bfbb      	ittet	lt
 80206c4:	425b      	neglt	r3, r3
 80206c6:	f042 0202 	orrlt.w	r2, r2, #2
 80206ca:	9307      	strge	r3, [sp, #28]
 80206cc:	9307      	strlt	r3, [sp, #28]
 80206ce:	bfb8      	it	lt
 80206d0:	9204      	strlt	r2, [sp, #16]
 80206d2:	7823      	ldrb	r3, [r4, #0]
 80206d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80206d6:	d10a      	bne.n	80206ee <_vfiprintf_r+0x156>
 80206d8:	7863      	ldrb	r3, [r4, #1]
 80206da:	2b2a      	cmp	r3, #42	@ 0x2a
 80206dc:	d132      	bne.n	8020744 <_vfiprintf_r+0x1ac>
 80206de:	9b03      	ldr	r3, [sp, #12]
 80206e0:	1d1a      	adds	r2, r3, #4
 80206e2:	681b      	ldr	r3, [r3, #0]
 80206e4:	9203      	str	r2, [sp, #12]
 80206e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80206ea:	3402      	adds	r4, #2
 80206ec:	9305      	str	r3, [sp, #20]
 80206ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80207c4 <_vfiprintf_r+0x22c>
 80206f2:	7821      	ldrb	r1, [r4, #0]
 80206f4:	2203      	movs	r2, #3
 80206f6:	4650      	mov	r0, sl
 80206f8:	f7df fd6a 	bl	80001d0 <memchr>
 80206fc:	b138      	cbz	r0, 802070e <_vfiprintf_r+0x176>
 80206fe:	9b04      	ldr	r3, [sp, #16]
 8020700:	eba0 000a 	sub.w	r0, r0, sl
 8020704:	2240      	movs	r2, #64	@ 0x40
 8020706:	4082      	lsls	r2, r0
 8020708:	4313      	orrs	r3, r2
 802070a:	3401      	adds	r4, #1
 802070c:	9304      	str	r3, [sp, #16]
 802070e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020712:	4829      	ldr	r0, [pc, #164]	@ (80207b8 <_vfiprintf_r+0x220>)
 8020714:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8020718:	2206      	movs	r2, #6
 802071a:	f7df fd59 	bl	80001d0 <memchr>
 802071e:	2800      	cmp	r0, #0
 8020720:	d03f      	beq.n	80207a2 <_vfiprintf_r+0x20a>
 8020722:	4b26      	ldr	r3, [pc, #152]	@ (80207bc <_vfiprintf_r+0x224>)
 8020724:	bb1b      	cbnz	r3, 802076e <_vfiprintf_r+0x1d6>
 8020726:	9b03      	ldr	r3, [sp, #12]
 8020728:	3307      	adds	r3, #7
 802072a:	f023 0307 	bic.w	r3, r3, #7
 802072e:	3308      	adds	r3, #8
 8020730:	9303      	str	r3, [sp, #12]
 8020732:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020734:	443b      	add	r3, r7
 8020736:	9309      	str	r3, [sp, #36]	@ 0x24
 8020738:	e76a      	b.n	8020610 <_vfiprintf_r+0x78>
 802073a:	fb0c 3202 	mla	r2, ip, r2, r3
 802073e:	460c      	mov	r4, r1
 8020740:	2001      	movs	r0, #1
 8020742:	e7a8      	b.n	8020696 <_vfiprintf_r+0xfe>
 8020744:	2300      	movs	r3, #0
 8020746:	3401      	adds	r4, #1
 8020748:	9305      	str	r3, [sp, #20]
 802074a:	4619      	mov	r1, r3
 802074c:	f04f 0c0a 	mov.w	ip, #10
 8020750:	4620      	mov	r0, r4
 8020752:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020756:	3a30      	subs	r2, #48	@ 0x30
 8020758:	2a09      	cmp	r2, #9
 802075a:	d903      	bls.n	8020764 <_vfiprintf_r+0x1cc>
 802075c:	2b00      	cmp	r3, #0
 802075e:	d0c6      	beq.n	80206ee <_vfiprintf_r+0x156>
 8020760:	9105      	str	r1, [sp, #20]
 8020762:	e7c4      	b.n	80206ee <_vfiprintf_r+0x156>
 8020764:	fb0c 2101 	mla	r1, ip, r1, r2
 8020768:	4604      	mov	r4, r0
 802076a:	2301      	movs	r3, #1
 802076c:	e7f0      	b.n	8020750 <_vfiprintf_r+0x1b8>
 802076e:	ab03      	add	r3, sp, #12
 8020770:	9300      	str	r3, [sp, #0]
 8020772:	462a      	mov	r2, r5
 8020774:	4b12      	ldr	r3, [pc, #72]	@ (80207c0 <_vfiprintf_r+0x228>)
 8020776:	a904      	add	r1, sp, #16
 8020778:	4630      	mov	r0, r6
 802077a:	f7fd fceb 	bl	801e154 <_printf_float>
 802077e:	4607      	mov	r7, r0
 8020780:	1c78      	adds	r0, r7, #1
 8020782:	d1d6      	bne.n	8020732 <_vfiprintf_r+0x19a>
 8020784:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020786:	07d9      	lsls	r1, r3, #31
 8020788:	d405      	bmi.n	8020796 <_vfiprintf_r+0x1fe>
 802078a:	89ab      	ldrh	r3, [r5, #12]
 802078c:	059a      	lsls	r2, r3, #22
 802078e:	d402      	bmi.n	8020796 <_vfiprintf_r+0x1fe>
 8020790:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8020792:	f7fe fbf5 	bl	801ef80 <__retarget_lock_release_recursive>
 8020796:	89ab      	ldrh	r3, [r5, #12]
 8020798:	065b      	lsls	r3, r3, #25
 802079a:	f53f af1f 	bmi.w	80205dc <_vfiprintf_r+0x44>
 802079e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80207a0:	e71e      	b.n	80205e0 <_vfiprintf_r+0x48>
 80207a2:	ab03      	add	r3, sp, #12
 80207a4:	9300      	str	r3, [sp, #0]
 80207a6:	462a      	mov	r2, r5
 80207a8:	4b05      	ldr	r3, [pc, #20]	@ (80207c0 <_vfiprintf_r+0x228>)
 80207aa:	a904      	add	r1, sp, #16
 80207ac:	4630      	mov	r0, r6
 80207ae:	f7fd ff69 	bl	801e684 <_printf_i>
 80207b2:	e7e4      	b.n	802077e <_vfiprintf_r+0x1e6>
 80207b4:	0802211e 	.word	0x0802211e
 80207b8:	08022128 	.word	0x08022128
 80207bc:	0801e155 	.word	0x0801e155
 80207c0:	08020573 	.word	0x08020573
 80207c4:	08022124 	.word	0x08022124

080207c8 <__swhatbuf_r>:
 80207c8:	b570      	push	{r4, r5, r6, lr}
 80207ca:	460c      	mov	r4, r1
 80207cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80207d0:	2900      	cmp	r1, #0
 80207d2:	b096      	sub	sp, #88	@ 0x58
 80207d4:	4615      	mov	r5, r2
 80207d6:	461e      	mov	r6, r3
 80207d8:	da0d      	bge.n	80207f6 <__swhatbuf_r+0x2e>
 80207da:	89a3      	ldrh	r3, [r4, #12]
 80207dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80207e0:	f04f 0100 	mov.w	r1, #0
 80207e4:	bf14      	ite	ne
 80207e6:	2340      	movne	r3, #64	@ 0x40
 80207e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80207ec:	2000      	movs	r0, #0
 80207ee:	6031      	str	r1, [r6, #0]
 80207f0:	602b      	str	r3, [r5, #0]
 80207f2:	b016      	add	sp, #88	@ 0x58
 80207f4:	bd70      	pop	{r4, r5, r6, pc}
 80207f6:	466a      	mov	r2, sp
 80207f8:	f000 f87c 	bl	80208f4 <_fstat_r>
 80207fc:	2800      	cmp	r0, #0
 80207fe:	dbec      	blt.n	80207da <__swhatbuf_r+0x12>
 8020800:	9901      	ldr	r1, [sp, #4]
 8020802:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8020806:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 802080a:	4259      	negs	r1, r3
 802080c:	4159      	adcs	r1, r3
 802080e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8020812:	e7eb      	b.n	80207ec <__swhatbuf_r+0x24>

08020814 <__smakebuf_r>:
 8020814:	898b      	ldrh	r3, [r1, #12]
 8020816:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020818:	079d      	lsls	r5, r3, #30
 802081a:	4606      	mov	r6, r0
 802081c:	460c      	mov	r4, r1
 802081e:	d507      	bpl.n	8020830 <__smakebuf_r+0x1c>
 8020820:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8020824:	6023      	str	r3, [r4, #0]
 8020826:	6123      	str	r3, [r4, #16]
 8020828:	2301      	movs	r3, #1
 802082a:	6163      	str	r3, [r4, #20]
 802082c:	b003      	add	sp, #12
 802082e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020830:	ab01      	add	r3, sp, #4
 8020832:	466a      	mov	r2, sp
 8020834:	f7ff ffc8 	bl	80207c8 <__swhatbuf_r>
 8020838:	9f00      	ldr	r7, [sp, #0]
 802083a:	4605      	mov	r5, r0
 802083c:	4639      	mov	r1, r7
 802083e:	4630      	mov	r0, r6
 8020840:	f7ff fa7a 	bl	801fd38 <_malloc_r>
 8020844:	b948      	cbnz	r0, 802085a <__smakebuf_r+0x46>
 8020846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802084a:	059a      	lsls	r2, r3, #22
 802084c:	d4ee      	bmi.n	802082c <__smakebuf_r+0x18>
 802084e:	f023 0303 	bic.w	r3, r3, #3
 8020852:	f043 0302 	orr.w	r3, r3, #2
 8020856:	81a3      	strh	r3, [r4, #12]
 8020858:	e7e2      	b.n	8020820 <__smakebuf_r+0xc>
 802085a:	89a3      	ldrh	r3, [r4, #12]
 802085c:	6020      	str	r0, [r4, #0]
 802085e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020862:	81a3      	strh	r3, [r4, #12]
 8020864:	9b01      	ldr	r3, [sp, #4]
 8020866:	e9c4 0704 	strd	r0, r7, [r4, #16]
 802086a:	b15b      	cbz	r3, 8020884 <__smakebuf_r+0x70>
 802086c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020870:	4630      	mov	r0, r6
 8020872:	f000 f851 	bl	8020918 <_isatty_r>
 8020876:	b128      	cbz	r0, 8020884 <__smakebuf_r+0x70>
 8020878:	89a3      	ldrh	r3, [r4, #12]
 802087a:	f023 0303 	bic.w	r3, r3, #3
 802087e:	f043 0301 	orr.w	r3, r3, #1
 8020882:	81a3      	strh	r3, [r4, #12]
 8020884:	89a3      	ldrh	r3, [r4, #12]
 8020886:	431d      	orrs	r5, r3
 8020888:	81a5      	strh	r5, [r4, #12]
 802088a:	e7cf      	b.n	802082c <__smakebuf_r+0x18>

0802088c <_putc_r>:
 802088c:	b570      	push	{r4, r5, r6, lr}
 802088e:	460d      	mov	r5, r1
 8020890:	4614      	mov	r4, r2
 8020892:	4606      	mov	r6, r0
 8020894:	b118      	cbz	r0, 802089e <_putc_r+0x12>
 8020896:	6a03      	ldr	r3, [r0, #32]
 8020898:	b90b      	cbnz	r3, 802089e <_putc_r+0x12>
 802089a:	f7fe f95d 	bl	801eb58 <__sinit>
 802089e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80208a0:	07d8      	lsls	r0, r3, #31
 80208a2:	d405      	bmi.n	80208b0 <_putc_r+0x24>
 80208a4:	89a3      	ldrh	r3, [r4, #12]
 80208a6:	0599      	lsls	r1, r3, #22
 80208a8:	d402      	bmi.n	80208b0 <_putc_r+0x24>
 80208aa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80208ac:	f7fe fb67 	bl	801ef7e <__retarget_lock_acquire_recursive>
 80208b0:	68a3      	ldr	r3, [r4, #8]
 80208b2:	3b01      	subs	r3, #1
 80208b4:	2b00      	cmp	r3, #0
 80208b6:	60a3      	str	r3, [r4, #8]
 80208b8:	da05      	bge.n	80208c6 <_putc_r+0x3a>
 80208ba:	69a2      	ldr	r2, [r4, #24]
 80208bc:	4293      	cmp	r3, r2
 80208be:	db12      	blt.n	80208e6 <_putc_r+0x5a>
 80208c0:	b2eb      	uxtb	r3, r5
 80208c2:	2b0a      	cmp	r3, #10
 80208c4:	d00f      	beq.n	80208e6 <_putc_r+0x5a>
 80208c6:	6823      	ldr	r3, [r4, #0]
 80208c8:	1c5a      	adds	r2, r3, #1
 80208ca:	6022      	str	r2, [r4, #0]
 80208cc:	701d      	strb	r5, [r3, #0]
 80208ce:	b2ed      	uxtb	r5, r5
 80208d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80208d2:	07da      	lsls	r2, r3, #31
 80208d4:	d405      	bmi.n	80208e2 <_putc_r+0x56>
 80208d6:	89a3      	ldrh	r3, [r4, #12]
 80208d8:	059b      	lsls	r3, r3, #22
 80208da:	d402      	bmi.n	80208e2 <_putc_r+0x56>
 80208dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80208de:	f7fe fb4f 	bl	801ef80 <__retarget_lock_release_recursive>
 80208e2:	4628      	mov	r0, r5
 80208e4:	bd70      	pop	{r4, r5, r6, pc}
 80208e6:	4629      	mov	r1, r5
 80208e8:	4622      	mov	r2, r4
 80208ea:	4630      	mov	r0, r6
 80208ec:	f7fe fa25 	bl	801ed3a <__swbuf_r>
 80208f0:	4605      	mov	r5, r0
 80208f2:	e7ed      	b.n	80208d0 <_putc_r+0x44>

080208f4 <_fstat_r>:
 80208f4:	b538      	push	{r3, r4, r5, lr}
 80208f6:	4d07      	ldr	r5, [pc, #28]	@ (8020914 <_fstat_r+0x20>)
 80208f8:	2300      	movs	r3, #0
 80208fa:	4604      	mov	r4, r0
 80208fc:	4608      	mov	r0, r1
 80208fe:	4611      	mov	r1, r2
 8020900:	602b      	str	r3, [r5, #0]
 8020902:	f7e0 fd87 	bl	8001414 <_fstat>
 8020906:	1c43      	adds	r3, r0, #1
 8020908:	d102      	bne.n	8020910 <_fstat_r+0x1c>
 802090a:	682b      	ldr	r3, [r5, #0]
 802090c:	b103      	cbz	r3, 8020910 <_fstat_r+0x1c>
 802090e:	6023      	str	r3, [r4, #0]
 8020910:	bd38      	pop	{r3, r4, r5, pc}
 8020912:	bf00      	nop
 8020914:	200019d4 	.word	0x200019d4

08020918 <_isatty_r>:
 8020918:	b538      	push	{r3, r4, r5, lr}
 802091a:	4d06      	ldr	r5, [pc, #24]	@ (8020934 <_isatty_r+0x1c>)
 802091c:	2300      	movs	r3, #0
 802091e:	4604      	mov	r4, r0
 8020920:	4608      	mov	r0, r1
 8020922:	602b      	str	r3, [r5, #0]
 8020924:	f7e0 fd86 	bl	8001434 <_isatty>
 8020928:	1c43      	adds	r3, r0, #1
 802092a:	d102      	bne.n	8020932 <_isatty_r+0x1a>
 802092c:	682b      	ldr	r3, [r5, #0]
 802092e:	b103      	cbz	r3, 8020932 <_isatty_r+0x1a>
 8020930:	6023      	str	r3, [r4, #0]
 8020932:	bd38      	pop	{r3, r4, r5, pc}
 8020934:	200019d4 	.word	0x200019d4

08020938 <_sbrk_r>:
 8020938:	b538      	push	{r3, r4, r5, lr}
 802093a:	4d06      	ldr	r5, [pc, #24]	@ (8020954 <_sbrk_r+0x1c>)
 802093c:	2300      	movs	r3, #0
 802093e:	4604      	mov	r4, r0
 8020940:	4608      	mov	r0, r1
 8020942:	602b      	str	r3, [r5, #0]
 8020944:	f7e0 fd8e 	bl	8001464 <_sbrk>
 8020948:	1c43      	adds	r3, r0, #1
 802094a:	d102      	bne.n	8020952 <_sbrk_r+0x1a>
 802094c:	682b      	ldr	r3, [r5, #0]
 802094e:	b103      	cbz	r3, 8020952 <_sbrk_r+0x1a>
 8020950:	6023      	str	r3, [r4, #0]
 8020952:	bd38      	pop	{r3, r4, r5, pc}
 8020954:	200019d4 	.word	0x200019d4

08020958 <__assert_func>:
 8020958:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 802095a:	4614      	mov	r4, r2
 802095c:	461a      	mov	r2, r3
 802095e:	4b09      	ldr	r3, [pc, #36]	@ (8020984 <__assert_func+0x2c>)
 8020960:	681b      	ldr	r3, [r3, #0]
 8020962:	4605      	mov	r5, r0
 8020964:	68d8      	ldr	r0, [r3, #12]
 8020966:	b14c      	cbz	r4, 802097c <__assert_func+0x24>
 8020968:	4b07      	ldr	r3, [pc, #28]	@ (8020988 <__assert_func+0x30>)
 802096a:	9100      	str	r1, [sp, #0]
 802096c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8020970:	4906      	ldr	r1, [pc, #24]	@ (802098c <__assert_func+0x34>)
 8020972:	462b      	mov	r3, r5
 8020974:	f000 f842 	bl	80209fc <fiprintf>
 8020978:	f000 f852 	bl	8020a20 <abort>
 802097c:	4b04      	ldr	r3, [pc, #16]	@ (8020990 <__assert_func+0x38>)
 802097e:	461c      	mov	r4, r3
 8020980:	e7f3      	b.n	802096a <__assert_func+0x12>
 8020982:	bf00      	nop
 8020984:	20000070 	.word	0x20000070
 8020988:	08022139 	.word	0x08022139
 802098c:	08022146 	.word	0x08022146
 8020990:	08022174 	.word	0x08022174

08020994 <_calloc_r>:
 8020994:	b570      	push	{r4, r5, r6, lr}
 8020996:	fba1 5402 	umull	r5, r4, r1, r2
 802099a:	b934      	cbnz	r4, 80209aa <_calloc_r+0x16>
 802099c:	4629      	mov	r1, r5
 802099e:	f7ff f9cb 	bl	801fd38 <_malloc_r>
 80209a2:	4606      	mov	r6, r0
 80209a4:	b928      	cbnz	r0, 80209b2 <_calloc_r+0x1e>
 80209a6:	4630      	mov	r0, r6
 80209a8:	bd70      	pop	{r4, r5, r6, pc}
 80209aa:	220c      	movs	r2, #12
 80209ac:	6002      	str	r2, [r0, #0]
 80209ae:	2600      	movs	r6, #0
 80209b0:	e7f9      	b.n	80209a6 <_calloc_r+0x12>
 80209b2:	462a      	mov	r2, r5
 80209b4:	4621      	mov	r1, r4
 80209b6:	f7fe fa65 	bl	801ee84 <memset>
 80209ba:	e7f4      	b.n	80209a6 <_calloc_r+0x12>

080209bc <__ascii_mbtowc>:
 80209bc:	b082      	sub	sp, #8
 80209be:	b901      	cbnz	r1, 80209c2 <__ascii_mbtowc+0x6>
 80209c0:	a901      	add	r1, sp, #4
 80209c2:	b142      	cbz	r2, 80209d6 <__ascii_mbtowc+0x1a>
 80209c4:	b14b      	cbz	r3, 80209da <__ascii_mbtowc+0x1e>
 80209c6:	7813      	ldrb	r3, [r2, #0]
 80209c8:	600b      	str	r3, [r1, #0]
 80209ca:	7812      	ldrb	r2, [r2, #0]
 80209cc:	1e10      	subs	r0, r2, #0
 80209ce:	bf18      	it	ne
 80209d0:	2001      	movne	r0, #1
 80209d2:	b002      	add	sp, #8
 80209d4:	4770      	bx	lr
 80209d6:	4610      	mov	r0, r2
 80209d8:	e7fb      	b.n	80209d2 <__ascii_mbtowc+0x16>
 80209da:	f06f 0001 	mvn.w	r0, #1
 80209de:	e7f8      	b.n	80209d2 <__ascii_mbtowc+0x16>

080209e0 <__ascii_wctomb>:
 80209e0:	4603      	mov	r3, r0
 80209e2:	4608      	mov	r0, r1
 80209e4:	b141      	cbz	r1, 80209f8 <__ascii_wctomb+0x18>
 80209e6:	2aff      	cmp	r2, #255	@ 0xff
 80209e8:	d904      	bls.n	80209f4 <__ascii_wctomb+0x14>
 80209ea:	228a      	movs	r2, #138	@ 0x8a
 80209ec:	601a      	str	r2, [r3, #0]
 80209ee:	f04f 30ff 	mov.w	r0, #4294967295
 80209f2:	4770      	bx	lr
 80209f4:	700a      	strb	r2, [r1, #0]
 80209f6:	2001      	movs	r0, #1
 80209f8:	4770      	bx	lr
	...

080209fc <fiprintf>:
 80209fc:	b40e      	push	{r1, r2, r3}
 80209fe:	b503      	push	{r0, r1, lr}
 8020a00:	4601      	mov	r1, r0
 8020a02:	ab03      	add	r3, sp, #12
 8020a04:	4805      	ldr	r0, [pc, #20]	@ (8020a1c <fiprintf+0x20>)
 8020a06:	f853 2b04 	ldr.w	r2, [r3], #4
 8020a0a:	6800      	ldr	r0, [r0, #0]
 8020a0c:	9301      	str	r3, [sp, #4]
 8020a0e:	f7ff fdc3 	bl	8020598 <_vfiprintf_r>
 8020a12:	b002      	add	sp, #8
 8020a14:	f85d eb04 	ldr.w	lr, [sp], #4
 8020a18:	b003      	add	sp, #12
 8020a1a:	4770      	bx	lr
 8020a1c:	20000070 	.word	0x20000070

08020a20 <abort>:
 8020a20:	b508      	push	{r3, lr}
 8020a22:	2006      	movs	r0, #6
 8020a24:	f000 f82c 	bl	8020a80 <raise>
 8020a28:	2001      	movs	r0, #1
 8020a2a:	f7e0 fca3 	bl	8001374 <_exit>

08020a2e <_raise_r>:
 8020a2e:	291f      	cmp	r1, #31
 8020a30:	b538      	push	{r3, r4, r5, lr}
 8020a32:	4605      	mov	r5, r0
 8020a34:	460c      	mov	r4, r1
 8020a36:	d904      	bls.n	8020a42 <_raise_r+0x14>
 8020a38:	2316      	movs	r3, #22
 8020a3a:	6003      	str	r3, [r0, #0]
 8020a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8020a40:	bd38      	pop	{r3, r4, r5, pc}
 8020a42:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8020a44:	b112      	cbz	r2, 8020a4c <_raise_r+0x1e>
 8020a46:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8020a4a:	b94b      	cbnz	r3, 8020a60 <_raise_r+0x32>
 8020a4c:	4628      	mov	r0, r5
 8020a4e:	f000 f831 	bl	8020ab4 <_getpid_r>
 8020a52:	4622      	mov	r2, r4
 8020a54:	4601      	mov	r1, r0
 8020a56:	4628      	mov	r0, r5
 8020a58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020a5c:	f000 b818 	b.w	8020a90 <_kill_r>
 8020a60:	2b01      	cmp	r3, #1
 8020a62:	d00a      	beq.n	8020a7a <_raise_r+0x4c>
 8020a64:	1c59      	adds	r1, r3, #1
 8020a66:	d103      	bne.n	8020a70 <_raise_r+0x42>
 8020a68:	2316      	movs	r3, #22
 8020a6a:	6003      	str	r3, [r0, #0]
 8020a6c:	2001      	movs	r0, #1
 8020a6e:	e7e7      	b.n	8020a40 <_raise_r+0x12>
 8020a70:	2100      	movs	r1, #0
 8020a72:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8020a76:	4620      	mov	r0, r4
 8020a78:	4798      	blx	r3
 8020a7a:	2000      	movs	r0, #0
 8020a7c:	e7e0      	b.n	8020a40 <_raise_r+0x12>
	...

08020a80 <raise>:
 8020a80:	4b02      	ldr	r3, [pc, #8]	@ (8020a8c <raise+0xc>)
 8020a82:	4601      	mov	r1, r0
 8020a84:	6818      	ldr	r0, [r3, #0]
 8020a86:	f7ff bfd2 	b.w	8020a2e <_raise_r>
 8020a8a:	bf00      	nop
 8020a8c:	20000070 	.word	0x20000070

08020a90 <_kill_r>:
 8020a90:	b538      	push	{r3, r4, r5, lr}
 8020a92:	4d07      	ldr	r5, [pc, #28]	@ (8020ab0 <_kill_r+0x20>)
 8020a94:	2300      	movs	r3, #0
 8020a96:	4604      	mov	r4, r0
 8020a98:	4608      	mov	r0, r1
 8020a9a:	4611      	mov	r1, r2
 8020a9c:	602b      	str	r3, [r5, #0]
 8020a9e:	f7e0 fc59 	bl	8001354 <_kill>
 8020aa2:	1c43      	adds	r3, r0, #1
 8020aa4:	d102      	bne.n	8020aac <_kill_r+0x1c>
 8020aa6:	682b      	ldr	r3, [r5, #0]
 8020aa8:	b103      	cbz	r3, 8020aac <_kill_r+0x1c>
 8020aaa:	6023      	str	r3, [r4, #0]
 8020aac:	bd38      	pop	{r3, r4, r5, pc}
 8020aae:	bf00      	nop
 8020ab0:	200019d4 	.word	0x200019d4

08020ab4 <_getpid_r>:
 8020ab4:	f7e0 bc46 	b.w	8001344 <_getpid>

08020ab8 <_init>:
 8020ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020aba:	bf00      	nop
 8020abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020abe:	bc08      	pop	{r3}
 8020ac0:	469e      	mov	lr, r3
 8020ac2:	4770      	bx	lr

08020ac4 <_fini>:
 8020ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020ac6:	bf00      	nop
 8020ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020aca:	bc08      	pop	{r3}
 8020acc:	469e      	mov	lr, r3
 8020ace:	4770      	bx	lr
