Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Aug 29 11:40:57 2024
| Host         : Elias running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file companding_A_timing_summary_routed.rpt -pb companding_A_timing_summary_routed.pb -rpx companding_A_timing_summary_routed.rpx -warn_on_violation
| Design       : companding_A
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.050        0.000                      0                   15        0.302        0.000                      0                   15        4.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.050        0.000                      0                   15        0.302        0.000                      0                   15        4.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.366ns  (logic 0.772ns (32.625%)  route 1.594ns (67.375%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754    10.422    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.524    10.946 r  edgeDetector/d_S_reg/Q
                         net (fo=3, routed)           0.533    11.480    edgeDetector/d_S
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.485    12.088    edgeDetector/E[0]
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.212 r  edgeDetector/salida[6]_i_1/O
                         net (fo=1, routed)           0.576    12.789    edgeDetector_n_0
    SLICE_X42Y39         FDRE                                         r  salida_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577    14.969    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  salida_reg[6]/C
                         clock pessimism              0.429    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.524    14.839    salida_reg[6]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.209ns  (logic 0.772ns (34.947%)  route 1.437ns (65.053%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754    10.422    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.524    10.946 r  edgeDetector/d_S_reg/Q
                         net (fo=3, routed)           0.533    11.480    edgeDetector/d_S
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.564    12.168    edgeDetector/E[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.292 r  edgeDetector/salida[3]_i_1/O
                         net (fo=4, routed)           0.340    12.631    edgeDetector_n_2
    SLICE_X43Y39         FDRE                                         r  salida_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577    14.969    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  salida_reg[0]/C
                         clock pessimism              0.429    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    14.934    salida_reg[0]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.209ns  (logic 0.772ns (34.947%)  route 1.437ns (65.053%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754    10.422    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.524    10.946 r  edgeDetector/d_S_reg/Q
                         net (fo=3, routed)           0.533    11.480    edgeDetector/d_S
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.564    12.168    edgeDetector/E[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.292 r  edgeDetector/salida[3]_i_1/O
                         net (fo=4, routed)           0.340    12.631    edgeDetector_n_2
    SLICE_X43Y39         FDRE                                         r  salida_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577    14.969    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  salida_reg[1]/C
                         clock pessimism              0.429    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    14.934    salida_reg[1]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.209ns  (logic 0.772ns (34.947%)  route 1.437ns (65.053%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754    10.422    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.524    10.946 r  edgeDetector/d_S_reg/Q
                         net (fo=3, routed)           0.533    11.480    edgeDetector/d_S
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.564    12.168    edgeDetector/E[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.292 r  edgeDetector/salida[3]_i_1/O
                         net (fo=4, routed)           0.340    12.631    edgeDetector_n_2
    SLICE_X43Y39         FDRE                                         r  salida_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577    14.969    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  salida_reg[2]/C
                         clock pessimism              0.429    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    14.934    salida_reg[2]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.209ns  (logic 0.772ns (34.947%)  route 1.437ns (65.053%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754    10.422    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.524    10.946 r  edgeDetector/d_S_reg/Q
                         net (fo=3, routed)           0.533    11.480    edgeDetector/d_S
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.564    12.168    edgeDetector/E[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.292 r  edgeDetector/salida[3]_i_1/O
                         net (fo=4, routed)           0.340    12.631    edgeDetector_n_2
    SLICE_X43Y39         FDRE                                         r  salida_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577    14.969    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  salida_reg[3]/C
                         clock pessimism              0.429    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    14.934    salida_reg[3]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.830ns  (logic 0.672ns (36.716%)  route 1.158ns (63.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754    10.422    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.524    10.946 r  edgeDetector/d_S_reg/Q
                         net (fo=3, routed)           0.533    11.480    edgeDetector/d_S
    SLICE_X42Y38         LUT4 (Prop_lut4_I1_O)        0.148    11.628 r  edgeDetector/salida[5]_i_1/O
                         net (fo=1, routed)           0.625    12.253    edgeDetector_n_1
    SLICE_X43Y38         FDRE                                         r  salida_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    14.968    clk_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  salida_reg[5]/C
                         clock pessimism              0.432    15.400    
                         clock uncertainty           -0.035    15.365    
    SLICE_X43Y38         FDRE (Setup_fdre_C_R)       -0.633    14.732    salida_reg[5]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.786ns  (logic 0.648ns (36.276%)  route 1.138ns (63.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754    10.422    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.524    10.946 r  edgeDetector/d_S_reg/Q
                         net (fo=3, routed)           0.533    11.480    edgeDetector/d_S
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.605    12.209    ascendente
    SLICE_X43Y38         FDRE                                         r  salida_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    14.968    clk_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  salida_reg[5]/C
                         clock pessimism              0.432    15.400    
                         clock uncertainty           -0.035    15.365    
    SLICE_X43Y38         FDRE (Setup_fdre_C_CE)      -0.205    15.160    salida_reg[5]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.695ns  (logic 0.648ns (38.231%)  route 1.047ns (61.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754    10.422    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.524    10.946 r  edgeDetector/d_S_reg/Q
                         net (fo=3, routed)           0.533    11.480    edgeDetector/d_S
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.514    12.117    ascendente
    SLICE_X43Y39         FDRE                                         r  salida_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577    14.969    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  salida_reg[0]/C
                         clock pessimism              0.429    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X43Y39         FDRE (Setup_fdre_C_CE)      -0.205    15.158    salida_reg[0]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -12.117    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.695ns  (logic 0.648ns (38.231%)  route 1.047ns (61.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754    10.422    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.524    10.946 r  edgeDetector/d_S_reg/Q
                         net (fo=3, routed)           0.533    11.480    edgeDetector/d_S
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.514    12.117    ascendente
    SLICE_X43Y39         FDRE                                         r  salida_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577    14.969    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  salida_reg[1]/C
                         clock pessimism              0.429    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X43Y39         FDRE (Setup_fdre_C_CE)      -0.205    15.158    salida_reg[1]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -12.117    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.695ns  (logic 0.648ns (38.231%)  route 1.047ns (61.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754    10.422    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.524    10.946 r  edgeDetector/d_S_reg/Q
                         net (fo=3, routed)           0.533    11.480    edgeDetector/d_S
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124    11.604 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.514    12.117    ascendente
    SLICE_X43Y39         FDRE                                         r  salida_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577    14.969    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  salida_reg[2]/C
                         clock pessimism              0.429    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X43Y39         FDRE (Setup_fdre_C_CE)      -0.205    15.158    salida_reg[2]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -12.117    
  -------------------------------------------------------------------
                         slack                                  3.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edgeDetector/d_S_2_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.440ns  (logic 0.212ns (48.152%)  route 0.228ns (51.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 7.018 - 5.000 ) 
    Source Clock Delay      (SCD):    1.504ns = ( 6.504 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     5.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.592     6.504    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.167     6.671 r  edgeDetector/d_S_reg/Q
                         net (fo=3, routed)           0.228     6.899    edgeDetector/d_S
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.045     6.944 r  edgeDetector/d_S_2_i_1/O
                         net (fo=1, routed)           0.000     6.944    edgeDetector/d_S_2_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  edgeDetector/d_S_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     5.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     6.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     7.018    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  edgeDetector/d_S_2_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.518    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.124     6.642    edgeDetector/d_S_2_reg
  -------------------------------------------------------------------
                         required time                         -6.642    
                         arrival time                           6.944    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             5.482ns  (arrival time - required time)
  Source:                 edgeDetector/d_S_2_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.491ns  (logic 0.212ns (43.169%)  route 0.279ns (56.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns = ( 6.503 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     5.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     6.503    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  edgeDetector/d_S_2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.167     6.670 f  edgeDetector/d_S_2_reg/Q
                         net (fo=2, routed)           0.143     6.813    edgeDetector/d_S_2
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     6.858 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.136     6.994    ascendente
    SLICE_X43Y37         FDRE                                         r  salida_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  salida_reg[4]/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.551    
    SLICE_X43Y37         FDRE (Hold_fdre_C_CE)       -0.039     1.512    salida_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           6.994    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.482ns  (arrival time - required time)
  Source:                 edgeDetector/d_S_2_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.491ns  (logic 0.212ns (43.169%)  route 0.279ns (56.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns = ( 6.503 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     5.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     6.503    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  edgeDetector/d_S_2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.167     6.670 f  edgeDetector/d_S_2_reg/Q
                         net (fo=2, routed)           0.143     6.813    edgeDetector/d_S_2
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     6.858 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.136     6.994    ascendente
    SLICE_X43Y37         FDRE                                         r  salida_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  salida_reg[7]/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.551    
    SLICE_X43Y37         FDRE (Hold_fdre_C_CE)       -0.039     1.512    salida_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           6.994    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.525ns  (arrival time - required time)
  Source:                 edgeDetector/d_S_2_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.798%)  route 0.349ns (62.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns = ( 6.503 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     5.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     6.503    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  edgeDetector/d_S_2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.167     6.670 f  edgeDetector/d_S_2_reg/Q
                         net (fo=2, routed)           0.143     6.813    edgeDetector/d_S_2
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     6.858 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.206     7.064    ascendente
    SLICE_X42Y39         FDRE                                         r  salida_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  salida_reg[6]/C
                         clock pessimism             -0.500     1.520    
                         clock uncertainty            0.035     1.555    
    SLICE_X42Y39         FDRE (Hold_fdre_C_CE)       -0.016     1.539    salida_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           7.064    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.548ns  (arrival time - required time)
  Source:                 edgeDetector/d_S_2_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.798%)  route 0.349ns (62.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns = ( 6.503 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     5.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     6.503    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  edgeDetector/d_S_2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.167     6.670 f  edgeDetector/d_S_2_reg/Q
                         net (fo=2, routed)           0.143     6.813    edgeDetector/d_S_2
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     6.858 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.206     7.064    ascendente
    SLICE_X43Y39         FDRE                                         r  salida_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  salida_reg[0]/C
                         clock pessimism             -0.500     1.520    
                         clock uncertainty            0.035     1.555    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.039     1.516    salida_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           7.064    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (arrival time - required time)
  Source:                 edgeDetector/d_S_2_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.798%)  route 0.349ns (62.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns = ( 6.503 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     5.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     6.503    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  edgeDetector/d_S_2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.167     6.670 f  edgeDetector/d_S_2_reg/Q
                         net (fo=2, routed)           0.143     6.813    edgeDetector/d_S_2
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     6.858 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.206     7.064    ascendente
    SLICE_X43Y39         FDRE                                         r  salida_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  salida_reg[1]/C
                         clock pessimism             -0.500     1.520    
                         clock uncertainty            0.035     1.555    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.039     1.516    salida_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           7.064    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (arrival time - required time)
  Source:                 edgeDetector/d_S_2_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.798%)  route 0.349ns (62.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns = ( 6.503 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     5.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     6.503    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  edgeDetector/d_S_2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.167     6.670 f  edgeDetector/d_S_2_reg/Q
                         net (fo=2, routed)           0.143     6.813    edgeDetector/d_S_2
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     6.858 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.206     7.064    ascendente
    SLICE_X43Y39         FDRE                                         r  salida_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  salida_reg[2]/C
                         clock pessimism             -0.500     1.520    
                         clock uncertainty            0.035     1.555    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.039     1.516    salida_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           7.064    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (arrival time - required time)
  Source:                 edgeDetector/d_S_2_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.798%)  route 0.349ns (62.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns = ( 6.503 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     5.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     6.503    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  edgeDetector/d_S_2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.167     6.670 f  edgeDetector/d_S_2_reg/Q
                         net (fo=2, routed)           0.143     6.813    edgeDetector/d_S_2
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     6.858 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.206     7.064    ascendente
    SLICE_X43Y39         FDRE                                         r  salida_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  salida_reg[3]/C
                         clock pessimism             -0.500     1.520    
                         clock uncertainty            0.035     1.555    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.039     1.516    salida_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           7.064    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.555ns  (arrival time - required time)
  Source:                 edgeDetector/d_S_2_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.568ns  (logic 0.212ns (37.308%)  route 0.356ns (62.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns = ( 6.503 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     5.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     6.503    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  edgeDetector/d_S_2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.167     6.670 f  edgeDetector/d_S_2_reg/Q
                         net (fo=2, routed)           0.143     6.813    edgeDetector/d_S_2
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     6.858 r  edgeDetector/salida[7]_i_1/O
                         net (fo=10, routed)          0.213     7.071    ascendente
    SLICE_X43Y38         FDRE                                         r  salida_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  salida_reg[5]/C
                         clock pessimism             -0.500     1.520    
                         clock uncertainty            0.035     1.555    
    SLICE_X43Y38         FDRE (Hold_fdre_C_CE)       -0.039     1.516    salida_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           7.071    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.624ns  (arrival time - required time)
  Source:                 edgeDetector/d_S_2_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.592ns  (logic 0.215ns (36.306%)  route 0.377ns (63.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns = ( 6.503 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     5.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     6.503    edgeDetector/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  edgeDetector/d_S_2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.167     6.670 f  edgeDetector/d_S_2_reg/Q
                         net (fo=2, routed)           0.143     6.813    edgeDetector/d_S_2
    SLICE_X42Y38         LUT4 (Prop_lut4_I2_O)        0.048     6.861 r  edgeDetector/salida[5]_i_1/O
                         net (fo=1, routed)           0.234     7.095    edgeDetector_n_1
    SLICE_X43Y38         FDRE                                         r  salida_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  salida_reg[5]/C
                         clock pessimism             -0.500     1.520    
                         clock uncertainty            0.035     1.555    
    SLICE_X43Y38         FDRE (Hold_fdre_C_R)        -0.084     1.471    salida_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           7.095    
  -------------------------------------------------------------------
                         slack                                  5.624    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y37    edgeDetector/d_S_2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y38    edgeDetector/d_S_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y39    salida_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y39    salida_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y39    salida_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y39    salida_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y37    salida_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y38    salida_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y39    salida_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y37    edgeDetector/d_S_2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y38    edgeDetector/d_S_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38    salida_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y38    edgeDetector/d_S_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39    salida_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39    salida_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39    salida_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39    salida_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37    salida_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37    salida_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y38    edgeDetector/d_S_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39    salida_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39    salida_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39    salida_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39    salida_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37    salida_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38    salida_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y39    salida_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37    salida_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y37    edgeDetector/d_S_2_reg/C



