============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 20 2025  08:01:58 pm
  Module:                 riscv_core
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

              Instance                      Module         Cell Count  Cell Area  Net Area   Combinational    Buffer   Inverter     Flop     Latch   Clock-Gate   Memory   Macro   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                                                      25377  78399.054 32666.901       54440.244  1584.828   3708.648  18665.334   0.000        0.000    0.000   0.000   111065.955 
  u_exec0_u_alu                      biriscv_alu                 1248   3077.316  1391.743        2860.146    11.286    205.884      0.000   0.000        0.000    0.000   0.000     4469.059 
  u_exec1_u_alu                      biriscv_alu_1167            1206   2849.202  1345.825        2668.626     0.000    180.576      0.000   0.000        0.000    0.000   0.000     4195.027 
  u_frontend_u_decode_genblk1.u_dec0 biriscv_decoder              169    569.088   156.190         525.654     1.710     41.724      0.000   0.000        0.000    0.000   0.000      725.278 
  u_frontend_u_decode_genblk1.u_dec1 biriscv_decoder_2471         147    525.996   134.086         480.852     6.156     38.988      0.000   0.000        0.000    0.000   0.000      660.082 
