
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Mon Feb 20 13:55:38 2023
Host:		ieng6-ece-07.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/add.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell add
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Feb 20 13:56:06 2023
viaInitial ends at Mon Feb 20 13:56:06 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.05min, real=0.03min, mem=29.0M, fe_cpu=0.35min, fe_real=0.50min, fe_mem=741.5M) ***
#% Begin Load netlist data ... (date=02/20 13:56:08, mem=511.7M)
*** Begin netlist parsing (mem=741.5M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/add.out.v'

*** Memory Usage v#1 (Current mem = 741.535M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=741.5M) ***
#% End Load netlist data ... (date=02/20 13:56:08, total cpu=0:00:00.1, real=0:00:01.0, peak res=526.3M, current mem=526.3M)
Set top cell to add.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell add ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 28 stdCell insts.

*** Memory Usage v#1 (Current mem = 803.961M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/add.sdc' ...
Current (total cpu=0:00:22.3, real=0:00:32.0, peak res=747.0M, current mem=747.0M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/add.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/add.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=764.8M, current mem=764.8M)
Current (total cpu=0:00:22.4, real=0:00:32.0, peak res=764.8M, current mem=764.8M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1077.91 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1078.91)
Total number of fetched objects 47
End delay calculation. (MEM=1193.8 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1166.72 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:00:24.3 mem=1166.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.481  |  0.481  |  0.880  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

Density: 49.808%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.72 sec
Total Real time: 2.0 sec
Total Memory Usage: 1104.199219 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
28 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
28 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=02/20 13:56:12, mem=829.1M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=02/20 13:56:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=831.0M, current mem=831.0M)
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 2 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
#% Begin addStripe (date=02/20 13:56:12, mem=831.0M)

Initialize fgc environment(mem: 1104.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 24 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |        8       |        0       |
|  VIA2  |        8       |        0       |
|  VIA3  |        8       |        0       |
|   M4   |        4       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=02/20 13:56:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=832.1M, current mem=832.1M)
<CMD> sroute
#% Begin sroute (date=02/20 13:56:12, mem=832.1M)
*** Begin SPECIAL ROUTE on Mon Feb 20 13:56:12 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/s1ding/HW5/Q1/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-07.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2143.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 6 used
Read in 6 components
  6 core components: 6 unplaced, 0 placed, 0 fixed
Read in 19 logical pins
Read in 19 nets
Read in 2 special nets, 2 routed
Read in 12 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 22
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 11
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2160.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 33 wires.
ViaGen created 88 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       33       |       NA       |
|  VIA1  |       44       |        0       |
|  VIA2  |       22       |        0       |
|  VIA3  |       22       |        0       |
+--------+----------------+----------------+
#% End sroute (date=02/20 13:56:12, total cpu=0:00:00.3, real=0:00:00.0, peak res=842.2M, current mem=842.2M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.5 -pin {clk {x[0]} {x[1]} {x[2]} {x[3]} {y[0]} {y[1]} {y[2]} {y[3]} {z[0]} {z[1]} {z[2]} {z[3]}}
Successfully spread [13] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1135.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 1.6 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]}}
Successfully spread [6] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1136.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=02/20 13:56:13, mem=869.2M)
% Begin Save ccopt configuration ... (date=02/20 13:56:13, mem=872.2M)
% End Save ccopt configuration ... (date=02/20 13:56:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=873.1M, current mem=873.1M)
% Begin Save netlist data ... (date=02/20 13:56:13, mem=873.1M)
Writing Binary DB to floorplan.enc.dat.tmp/add.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/20 13:56:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=873.2M, current mem=873.2M)
Saving congestion map file floorplan.enc.dat.tmp/add.route.congmap.gz ...
% Begin Save AAE data ... (date=02/20 13:56:14, mem=873.3M)
Saving AAE Data ...
% End Save AAE data ... (date=02/20 13:56:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=873.3M, current mem=873.3M)
% Begin Save clock tree data ... (date=02/20 13:56:14, mem=873.8M)
% End Save clock tree data ... (date=02/20 13:56:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=873.8M, current mem=873.8M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/20 13:56:14, mem=874.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/20 13:56:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=874.4M, current mem=874.3M)
Saving PG file floorplan.enc.dat.tmp/add.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1135.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/20 13:56:15, mem=874.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=02/20 13:56:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=874.5M, current mem=874.5M)
% Begin Save routing data ... (date=02/20 13:56:15, mem=874.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1136.6M) ***
% End Save routing data ... (date=02/20 13:56:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=875.6M, current mem=874.6M)
Saving property file floorplan.enc.dat.tmp/add.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1139.6M) ***
% Begin Save power constraints data ... (date=02/20 13:56:15, mem=875.1M)
% End Save power constraints data ... (date=02/20 13:56:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=875.2M, current mem=875.2M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=02/20 13:56:18, total cpu=0:00:02.2, real=0:00:05.0, peak res=878.5M, current mem=877.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(833.333MHz) 
Starting Levelizing
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT)
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT): 10%
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT): 20%
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT): 30%
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT): 40%
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT): 50%
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT): 60%
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT): 70%
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT): 80%
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT): 90%

Finished Levelizing
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT)

Starting Activity Propagation
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT): 10%
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:56:18 (2023-Feb-20 21:56:18 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 40 (85.1%) nets
3		: 6 (12.8%) nets
4     -	14	: 0 (0.0%) nets
15    -	39	: 1 (2.1%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=28 (0 fixed + 28 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=47 #term=117 #term/net=2.49, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=19
stdCell: 28 single + 0 double + 0 multi
Total standard cell length = 0.1036 (mm), area = 0.0002 (mm^2)
Average module density = 0.502.
Density for the design = 0.502.
       = stdcell_area 518 sites (186 um^2) / alloc_area 1033 sites (372 um^2).
Pin Density = 0.1125.
            = total # of pins 117 / total area 1040.
=== lastAutoLevel = 5 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.038e+02 (4.16e+02 8.75e+01)
              Est.  stn bbox = 5.283e+02 (4.33e+02 9.53e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1183.2M
Iteration  2: Total net bbox = 5.038e+02 (4.16e+02 8.75e+01)
              Est.  stn bbox = 5.283e+02 (4.33e+02 9.53e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1183.2M
*** Finished SKP initialization (cpu=0:00:03.6, real=0:00:04.0)***
Iteration  3: Total net bbox = 4.562e+02 (3.69e+02 8.76e+01)
              Est.  stn bbox = 4.836e+02 (3.87e+02 9.68e+01)
              cpu = 0:00:03.6 real = 0:00:04.0 mem = 1260.3M
Iteration  4: Total net bbox = 4.980e+02 (3.84e+02 1.14e+02)
              Est.  stn bbox = 5.291e+02 (4.04e+02 1.25e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.3M
Iteration  5: Total net bbox = 4.980e+02 (3.84e+02 1.14e+02)
              Est.  stn bbox = 5.291e+02 (4.04e+02 1.25e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.3M
Iteration  6: Total net bbox = 4.323e+02 (3.18e+02 1.14e+02)
              Est.  stn bbox = 4.621e+02 (3.36e+02 1.26e+02)
              cpu = 0:00:03.6 real = 0:00:05.0 mem = 1260.3M
Finished Global Placement (cpu=0:00:03.6, real=0:00:05.0, mem=1260.3M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
net ignore based on current view = 0
*** Starting refinePlace (0:00:32.6 mem=1260.3M) ***
Total net bbox length = 4.323e+02 (3.180e+02 1.143e+02) (ext = 2.552e+02)
Move report: Detail placement moves 28 insts, mean move: 1.02 um, max move: 2.90 um
	Max move on inst (out_reg_2_): (26.07, 19.03) --> (23.20, 19.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1260.3MB
Summary Report:
Instances move: 28 (out of 28 movable)
Instances flipped: 0
Mean displacement: 1.02 um
Max displacement: 2.90 um (Instance: out_reg_2_) (26.07, 19.029) -> (23.2, 19)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 4.439e+02 (3.213e+02 1.226e+02) (ext = 2.509e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1260.3MB
*** Finished refinePlace (0:00:32.7 mem=1260.3M) ***
*** Finished Initial Placement (cpu=0:00:03.9, real=0:00:05.0, mem=1260.3M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1262.29 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.446000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1262.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.391000e+02um, number of vias: 164
[NR-eGR]     M3  (3H) length: 3.412000e+02um, number of vias: 2
[NR-eGR]     M4  (4V) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.811000e+02um, number of vias: 283
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.990000e+01um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1258.3M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.0, real=0:00:00.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 1258.3M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 923.0M, totSessionCpu=0:00:33 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1017.5M, totSessionCpu=0:00:39 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1335.94 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1335.94 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.446000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.391000e+02um, number of vias: 162
[NR-eGR]     M3  (3H) length: 3.408000e+02um, number of vias: 2
[NR-eGR]     M4  (4V) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.807000e+02um, number of vias: 281
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.830000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1333.94 MB )
Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1333.938M)
** Profile ** Start :  cpu=0:00:00.0, mem=1333.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1333.9M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1350.54)
Total number of fetched objects 47
End delay calculation. (MEM=1417.74 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1417.74 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:40.2 mem=1417.7M)
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1417.7M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1417.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.443  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1417.7M
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1064.7M, totSessionCpu=0:00:40 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1377.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1377.7M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1065.72MB/2520.19MB/1065.73MB)

Begin Processing Timing Window Data for Power Calculation

clk(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1065.73MB/2520.19MB/1065.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1065.74MB/2520.19MB/1065.74MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT)
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 10%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 20%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 30%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 40%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 50%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 60%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 70%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 80%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 90%

Finished Levelizing
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT)

Starting Activity Propagation
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT)
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 10%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1065.76MB/2520.19MB/1065.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT)
 ... Calculating switching power
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 10%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 20%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 30%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 40%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 50%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 70%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 80%
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT): 90%

Finished Calculating power
2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1066.10MB/2520.19MB/1066.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1066.10MB/2520.19MB/1066.16MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1066.16MB/2520.19MB/1066.16MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1066.17MB/2520.19MB/1066.17MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:56:31 (2023-Feb-20 21:56:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12467992 	   93.8040%
Total Switching Power:       0.00656454 	    4.9389%
Total Leakage Power:         0.00167096 	    1.2572%
Total Power:                 0.13291542
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002664   0.0009378      0.1149       86.42
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01341      0.0039   0.0007331     0.01804       13.58
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1247    0.006565    0.001671      0.1329         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1247    0.006565    0.001671      0.1329         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                out_reg_4_ (DFQD1):         0.006738
*              Highest Leakage Power:               intadd_0_U3 (FA1D0):        0.0001114
*                Total Cap:      7.94015e-14 F
*                Total instances in design:    28
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1066.43MB/2520.19MB/1066.46MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...

 0 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0          0          0

 0 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:00.3 real=0:00:00.0 mem=1378.7M) ***

The useful skew maximum allowed delay is: 0.24
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:40.8/0:00:51.7 (0.8), mem = 1379.7M
(I,S,L,T): WC_VIEW: 0.125043, 0.00656454, 0.00166944, 0.133277

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1520.9M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1520.9M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1520.9M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1520.9M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1520.9M)
CPU of: netlist preparation :0:00:00.0 (mem :1520.9M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1520.9M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 0.125043, 0.00656454, 0.00166944, 0.133277
*** AreaOpt [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:00:43.5/0:00:54.3 (0.8), mem = 1501.8M
skipped the cell partition in DRV

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:43.5/0:00:54.4 (0.8), mem = 1437.8M
(I,S,L,T): WC_VIEW: 0.125043, 0.00656454, 0.00166944, 0.133277
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+--------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
+--------+--------+----------+------------+--------+----------+---------+--------------+
|   0.000|   0.000|    49.81%|   0:00:00.0| 1483.9M|   WC_VIEW|       NA| NA           |
+--------+--------+----------+------------+--------+----------+---------+--------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1483.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1483.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): WC_VIEW: 0.125043, 0.00656454, 0.00166944, 0.133277
*** SetupOpt [finish] : cpu/real = 0:00:08.7/0:00:08.6 (1.0), totSession cpu/real = 0:00:52.2/0:01:03.0 (0.8), mem = 1448.8M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1442.80 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.446000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1442.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Iteration  4: Total net bbox = 4.970e+02 (3.86e+02 1.11e+02)
              Est.  stn bbox = 5.279e+02 (4.05e+02 1.23e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1418.7M
Iteration  5: Total net bbox = 5.031e+02 (3.86e+02 1.17e+02)
              Est.  stn bbox = 5.348e+02 (4.06e+02 1.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1418.7M
Iteration  6: Total net bbox = 5.362e+02 (3.92e+02 1.44e+02)
              Est.  stn bbox = 5.687e+02 (4.12e+02 1.56e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1418.7M
Iteration  7: Total net bbox = 5.478e+02 (4.01e+02 1.47e+02)
              Est.  stn bbox = 5.803e+02 (4.21e+02 1.59e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1418.7M
Move report: Timing Driven Placement moves 28 insts, mean move: 2.44 um, max move: 5.66 um
	Max move on inst (x_q_reg_1_): (10.80, 11.80) --> (15.59, 10.93)

Finished Incremental Placement (cpu=0:00:00.3, real=0:00:00.0, mem=1418.7M)
*** Starting refinePlace (0:00:53.0 mem=1418.7M) ***
Total net bbox length = 4.888e+02 (3.427e+02 1.461e+02) (ext = 2.615e+02)
Move report: Detail placement moves 28 insts, mean move: 1.64 um, max move: 6.26 um
	Max move on inst (z_q_reg_2_): (10.45, 25.70) --> (16.20, 26.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1418.7MB
Summary Report:
Instances move: 28 (out of 28 movable)
Instances flipped: 0
Mean displacement: 1.64 um
Max displacement: 6.26 um (Instance: z_q_reg_2_) (10.4495, 25.695) -> (16.2, 26.2)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 4.841e+02 (3.347e+02 1.494e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1418.7MB
*** Finished refinePlace (0:00:53.0 mem=1418.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1418.70 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.734000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1418.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.687000e+02um, number of vias: 148
[NR-eGR]     M3  (3H) length: 3.484000e+02um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.171000e+02um, number of vias: 265
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.330000e+01um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1416.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1416.7M)
Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1416.691M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1086.2M, totSessionCpu=0:00:53 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1424.25)
Total number of fetched objects 47
End delay calculation. (MEM=1483.46 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1483.46 CPU=0:00:00.3 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1483.47 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.734000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1483.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Iteration  4: Total net bbox = 5.011e+02 (3.92e+02 1.09e+02)
              Est.  stn bbox = 5.319e+02 (4.11e+02 1.21e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1417.0M
Iteration  5: Total net bbox = 5.026e+02 (3.86e+02 1.16e+02)
              Est.  stn bbox = 5.345e+02 (4.06e+02 1.28e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1417.0M
Iteration  6: Total net bbox = 5.266e+02 (3.93e+02 1.34e+02)
              Est.  stn bbox = 5.592e+02 (4.13e+02 1.46e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1417.0M
Iteration  7: Total net bbox = 5.418e+02 (4.01e+02 1.41e+02)
              Est.  stn bbox = 5.743e+02 (4.21e+02 1.54e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1417.0M
Move report: Timing Driven Placement moves 28 insts, mean move: 2.13 um, max move: 6.85 um
	Max move on inst (x_q_reg_3_): (15.40, 13.60) --> (20.76, 12.10)

Finished Incremental Placement (cpu=0:00:00.3, real=0:00:00.0, mem=1416.9M)
*** Starting refinePlace (0:00:54.5 mem=1417.0M) ***
Total net bbox length = 4.936e+02 (3.519e+02 1.417e+02) (ext = 2.637e+02)
Move report: Detail placement moves 28 insts, mean move: 0.86 um, max move: 5.29 um
	Max move on inst (z_q_reg_3_): (10.44, 25.13) --> (15.00, 24.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1417.0MB
Summary Report:
Instances move: 28 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.86 um
Max displacement: 5.29 um (Instance: z_q_reg_3_) (10.4445, 25.1325) -> (15, 24.4)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1417.0MB
*** Finished refinePlace (0:00:54.5 mem=1417.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1416.95 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.860000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1417.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.739000e+02um, number of vias: 141
[NR-eGR]     M3  (3H) length: 3.518000e+02um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.257000e+02um, number of vias: 258
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.770000e+01um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1415.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1414.9M)
Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1414.941M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 1087.9M, totSessionCpu=0:00:55 **
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1424.5)
Total number of fetched objects 47
End delay calculation. (MEM=1483.71 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1483.71 CPU=0:00:00.3 REAL=0:00:01.0)
skipped the cell partition in DRV
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.5/0:01:07.4 (0.8), mem = 1518.8M
(I,S,L,T): WC_VIEW: 0.125041, 0.00688902, 0.00166944, 0.133599
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    49.81%|        -|   0.000|   0.000|   0:00:00.0| 1518.8M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1518.8M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1518.8M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1518.8M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1518.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.81
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** Starting refinePlace (0:00:57.6 mem=1518.8M) ***
Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1518.8MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1518.8MB
*** Finished refinePlace (0:00:57.6 mem=1518.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1518.8M)


Density : 0.4981
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1518.8M) ***
(I,S,L,T): WC_VIEW: 0.125041, 0.00688902, 0.00166944, 0.133599
*** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:57.6/0:01:08.5 (0.8), mem = 1518.8M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1445.72M, totSessionCpu=0:00:58).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:57.7/0:01:08.6 (0.8), mem = 1445.7M
(I,S,L,T): WC_VIEW: 0.125041, 0.00688902, 0.00166944, 0.133599
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.42|     0.00|       0|       0|       0|  49.81|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.42|     0.00|       0|       0|       0|  49.81| 0:00:00.0|  1464.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1464.8M) ***

(I,S,L,T): WC_VIEW: 0.125041, 0.00688902, 0.00166944, 0.133599
*** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:00.0/0:01:10.9 (0.8), mem = 1445.7M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1140.6M, totSessionCpu=0:01:00 **
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1140.6M, totSessionCpu=0:01:00 **
** Profile ** Start :  cpu=0:00:00.0, mem=1445.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1445.7M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1455.7M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1455.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.424  |  0.424  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1455.7M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT)
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 10%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 20%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 30%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 40%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 50%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 60%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 70%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 80%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 90%

Finished Levelizing
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT)

Starting Activity Propagation
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT)
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 10%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT)
 ... Calculating switching power
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 10%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 20%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 30%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 40%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 50%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 70%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 80%
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT): 90%

Finished Calculating power
2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:56:51 (2023-Feb-20 21:56:51 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12469685 	   93.5763%
Total Switching Power:       0.00688902 	    5.1697%
Total Leakage Power:         0.00167096 	    1.2539%
Total Power:                 0.13325683
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113      0.0028   0.0009378       0.115       86.31
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01342    0.004089   0.0007331     0.01824       13.69
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1247    0.006889    0.001671      0.1333         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1247    0.006889    0.001671      0.1333         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                out_reg_4_ (DFQD1):         0.006733
*              Highest Leakage Power:               intadd_0_U3 (FA1D0):        0.0001114
*                Total Cap:      8.30594e-14 F
*                Total instances in design:    28
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)


Phase 1 finished in (cpu = 0:00:00.0) (real = 0:00:00.0) **
Finished Timing Update in (cpu = 0:00:00.9) (real = 0:00:01.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (0:01:01 mem=1529.0M) ***
Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1529.0MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1529.0MB
*** Finished refinePlace (0:01:01 mem=1529.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1529.0M)


Density : 0.4981
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:01.5/0:01:12.4 (0.8), mem = 1529.0M
(I,S,L,T): WC_VIEW: 0.124878, 0.00680253, 0.00165543, 0.133335
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    49.81%|        -|   0.000|   0.000|   0:00:00.0| 1529.0M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1529.0M|
|    49.81%|        1|   0.000|   0.000|   0:00:00.0| 1567.1M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1567.1M|
|    49.81%|        1|   0.000|   0.000|   0:00:00.0| 1567.1M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1567.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.81
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
(I,S,L,T): WC_VIEW: 0.124758, 0.00670291, 0.0016476, 0.133108
*** PowerOpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:02.4/0:01:13.3 (0.9), mem = 1567.1M
*** Starting refinePlace (0:01:03 mem=1567.1M) ***
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.1MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.1MB
*** Finished refinePlace (0:01:03 mem=1567.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1567.1M)


Density : 0.4981
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1567.1M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:02.6/0:01:13.5 (0.9), mem = 1567.1M
(I,S,L,T): WC_VIEW: 0.124758, 0.00670291, 0.0016476, 0.133108
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+
|   0.072|    0.379|   0.000|    0.000|    49.81%|   0:00:00.0| 1576.7M|   WC_VIEW|       NA| NA           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1576.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1576.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 0.124758, 0.00670291, 0.0016476, 0.133108
*** SetupOpt [finish] : cpu/real = 0:00:07.1/0:00:07.1 (1.0), totSession cpu/real = 0:01:09.7/0:01:20.6 (0.9), mem = 1567.1M
Executing incremental physical updates
*** Starting refinePlace (0:01:10 mem=1567.1M) ***
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.1MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.1MB
*** Finished refinePlace (0:01:10 mem=1567.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1567.1M)


Density : 0.4981
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1567.1M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 10%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 20%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 30%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 40%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 50%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 60%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 70%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 80%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 90%

Finished Levelizing
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)

Starting Activity Propagation
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 10%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)
 ... Calculating switching power
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 10%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 20%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 30%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 40%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 50%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 70%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 80%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 90%

Finished Calculating power
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12440637 	   93.7090%
Total Switching Power:       0.00670291 	    5.0490%
Total Leakage Power:         0.00164889 	    1.2420%
Total Power:                 0.13275817
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113     0.00279   0.0009378       0.115       86.63
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01313    0.003913    0.000711     0.01775       13.37
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1244    0.006703    0.001649      0.1328         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1244    0.006703    0.001649      0.1328         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                out_reg_4_ (DFQD1):         0.006733
*              Highest Leakage Power:               intadd_0_U3 (FA1D0):        0.0001114
*                Total Cap:      8.11355e-14 F
*                Total instances in design:    28
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)

** Power Reclaim End WNS Slack 0.000  TNS Slack 0.000 
End: Power Optimization (cpu=0:00:10, real=0:00:10, mem=1451.04M, totSessionCpu=0:01:10).
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1144.6M, totSessionCpu=0:01:10 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1430.523M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1441.58 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.806000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1441.58 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1439.58)
Total number of fetched objects 47
End delay calculation. (MEM=1498.79 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1498.79 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:11 mem=1498.8M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 10%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 20%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 30%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 40%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 50%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 60%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 70%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 80%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 90%

Finished Levelizing
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)

Starting Activity Propagation
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 10%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)
 ... Calculating switching power
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 10%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 20%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 30%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 40%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 50%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 70%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 80%
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT): 90%

Finished Calculating power
2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:57:01 (2023-Feb-20 21:57:01 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: add

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/add_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12440637 	   93.7090%
Total Switching Power:       0.00670291 	    5.0490%
Total Leakage Power:         0.00164889 	    1.2420%
Total Power:                 0.13275817
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113     0.00279   0.0009378       0.115       86.63
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01313    0.003913    0.000711     0.01775       13.37
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1244    0.006703    0.001649      0.1328         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1244    0.006703    0.001649      0.1328         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1137.38MB/2641.73MB/1158.20MB)


Output file is ./timingReports/add_preCTS.power.
**optDesign ... cpu = 0:00:38, real = 0:00:37, mem = 1136.9M, totSessionCpu=0:01:11 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:38, real = 0:00:37, mem = 1129.5M, totSessionCpu=0:01:11 **
** Profile ** Start :  cpu=0:00:00.0, mem=1451.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1451.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1461.8M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1453.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1451.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.379  |  0.379  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1451.8M
**optDesign ... cpu = 0:00:38, real = 0:00:39, mem = 1131.7M, totSessionCpu=0:01:11 **
*** Finished optDesign ***
cleaningup cpe interface
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 0:00:43, real = 0:00:45, mem = 1386.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 7 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 6 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 7 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 13 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 22 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 55 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 55 new insts, 55 new pwr-pin connections were made to global net 'VDD'.
55 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=02/20 13:57:03, mem=1058.5M)
% Begin Save ccopt configuration ... (date=02/20 13:57:03, mem=1058.5M)
% End Save ccopt configuration ... (date=02/20 13:57:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1058.8M, current mem=1058.8M)
% Begin Save netlist data ... (date=02/20 13:57:03, mem=1058.8M)
Writing Binary DB to placement.enc.dat.tmp/add.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/20 13:57:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1058.8M, current mem=1058.8M)
Saving congestion map file placement.enc.dat.tmp/add.route.congmap.gz ...
% Begin Save AAE data ... (date=02/20 13:57:04, mem=1059.1M)
Saving AAE Data ...
% End Save AAE data ... (date=02/20 13:57:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.1M, current mem=1059.1M)
% Begin Save clock tree data ... (date=02/20 13:57:04, mem=1059.4M)
% End Save clock tree data ... (date=02/20 13:57:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.4M, current mem=1059.4M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/20 13:57:04, mem=1059.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/20 13:57:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.6M, current mem=1059.6M)
Saving PG file placement.enc.dat.tmp/add.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1386.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/20 13:57:05, mem=1059.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=02/20 13:57:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.6M, current mem=1059.6M)
% Begin Save routing data ... (date=02/20 13:57:05, mem=1059.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1386.8M) ***
% End Save routing data ... (date=02/20 13:57:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.6M, current mem=1059.6M)
Saving property file placement.enc.dat.tmp/add.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1389.8M) ***
Saving rc congestion map placement.enc.dat.tmp/add.congmap.gz ...
% Begin Save power constraints data ... (date=02/20 13:57:05, mem=1059.6M)
% End Save power constraints data ... (date=02/20 13:57:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.6M, current mem=1059.6M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=02/20 13:57:07, total cpu=0:00:01.9, real=0:00:04.0, peak res=1060.3M, current mem=1060.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi23/s1ding/HW5/Q1/pnr/constraints/add.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: /home/linux/ieng6/ee260bwi23/s1ding/HW5/Q1/pnr/constraints/add.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=02/20 13:57:07, mem=1030.6M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 18 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 18 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1407.4M, init mem=1407.4M)
*info: Placed = 83            
*info: Unplaced = 0           
Placement Density:97.31%(364/374)
Placement Density (including fixed std cells):97.31%(364/374)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1407.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 374.400um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       18
  Delay constrained sinks:     18
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 18 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.5 real=0:00:01.4)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.5 real=0:00:01.4)
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Feb-20 13:57:09 (2023-Feb-20 21:57:09 GMT)
2023-Feb-20 13:57:09 (2023-Feb-20 21:57:09 GMT): 10%
2023-Feb-20 13:57:09 (2023-Feb-20 21:57:09 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:57:09 (2023-Feb-20 21:57:09 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 18 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 18 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1466.41 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.806000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.721000e+02um, number of vias: 143
[NR-eGR]     M3  (3H) length: 3.500000e+02um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.221000e+02um, number of vias: 260
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.790000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1423.41 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 374.400um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       18
  Delay constrained sinks:     18
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 18 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.3 real=0:00:01.3)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:17 mem=1469.4M) ***
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1469.4MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1469.4MB
*** Finished refinePlace (0:01:17 mem=1469.4M) ***
    Moved 0, flipped 0 and cell swapped 0 of 18 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1469.34 MB )
[NR-eGR] Read 388 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 388
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=46
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.740000e+01um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.368000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.541000e+02um, number of vias: 141
[NR-eGR]     M3  (3H) length: 3.446000e+02um, number of vias: 5
[NR-eGR]     M4  (4V) length: 1.800000e+00um, number of vias: 5
[NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.207000e+02um, number of vias: 272
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.650000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 19
[NR-eGR]     M2  (2V) length: 1.770000e+01um, number of vias: 15
[NR-eGR]     M3  (3H) length: 2.680000e+01um, number of vias: 5
[NR-eGR]     M4  (4V) length: 1.800000e+00um, number of vias: 5
[NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.650000e+01um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.650000e+01um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1425.34 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.rgfGGcZD7
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1425.34 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 42
[NR-eGR] Read numTotalNets=47  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 46 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1425.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.501000e+02um, number of vias: 131
[NR-eGR]     M3  (3H) length: 3.438000e+02um, number of vias: 9
[NR-eGR]     M4  (4V) length: 5.800000e+00um, number of vias: 5
[NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.199000e+02um, number of vias: 266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1423.3M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1423.355M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Clustering done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.014pF fall=0.014pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.026pF fall=0.026pF), of which (rise=0.012pF fall=0.012pF) is wire, and (rise=0.014pF fall=0.014pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:18 mem=1464.6M) ***
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1464.6MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1464.6MB
*** Finished refinePlace (0:01:18 mem=1464.6M) ***
  Moved 0, flipped 0 and cell swapped 0 of 18 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1464.57 MB )
[NR-eGR] Read 388 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 388
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=46
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.740000e+01um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.368000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.501000e+02um, number of vias: 131
[NR-eGR]     M3  (3H) length: 3.438000e+02um, number of vias: 9
[NR-eGR]     M4  (4V) length: 5.800000e+00um, number of vias: 5
[NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.199000e+02um, number of vias: 266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.650000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 19
[NR-eGR]     M2  (2V) length: 1.770000e+01um, number of vias: 15
[NR-eGR]     M3  (3H) length: 2.680000e+01um, number of vias: 5
[NR-eGR]     M4  (4V) length: 1.800000e+00um, number of vias: 5
[NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.650000e+01um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.650000e+01um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1423.57 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.rgferg1wP
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 1 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1423.566M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=66.500um, total=66.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=66.500um, total=66.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=66.500um, total=66.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=66.500um, total=66.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 insts, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=66.500um, total=66.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:18 mem=1461.7M) ***
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1461.7MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1461.7MB
*** Finished refinePlace (0:01:18 mem=1461.7M) ***
  Moved 0, flipped 0 and cell swapped 0 of 18 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1461.72 MB )
[NR-eGR] Read 388 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 388
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=46
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.740000e+01um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.368000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.501000e+02um, number of vias: 131
[NR-eGR]     M3  (3H) length: 3.438000e+02um, number of vias: 9
[NR-eGR]     M4  (4V) length: 5.800000e+00um, number of vias: 5
[NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.199000e+02um, number of vias: 266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.650000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 19
[NR-eGR]     M2  (2V) length: 1.770000e+01um, number of vias: 15
[NR-eGR]     M3  (3H) length: 2.680000e+01um, number of vias: 5
[NR-eGR]     M4  (4V) length: 1.800000e+00um, number of vias: 5
[NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.650000e+01um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.650000e+01um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1421.72 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.rgf1VN6Ly
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=02/20 13:57:12, mem=1081.3M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Feb 20 13:57:12 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=49)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Feb 20 13:57:12 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 47 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1089.22 (MB), peak = 1158.34 (MB)
#Merging special wires: starts on Mon Feb 20 13:57:13 2023 with memory = 1089.45 (MB), peak = 1158.34 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
#reading routing guides ......
#
#Finished routing data preparation on Mon Feb 20 13:57:13 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.11 (MB)
#Total memory = 1089.55 (MB)
#Peak memory = 1158.34 (MB)
#
#
#Start global routing on Mon Feb 20 13:57:13 2023
#
#
#Start global routing initialization on Mon Feb 20 13:57:13 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Feb 20 13:57:13 2023
#
#Start routing resource analysis on Mon Feb 20 13:57:13 2023
#
#Routing resource analysis is done on Mon Feb 20 13:57:13 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         120          69         182    27.47%
#  M2             V         129          75         182     7.69%
#  M3             H         189           0         182     1.65%
#  M4             V         148          56         182     5.49%
#  M5             H         189           0         182     0.00%
#  M6             V         204           0         182     0.00%
#  M7             H          47           0         182     0.00%
#  M8             V          51           0         182     0.00%
#  --------------------------------------------------------------
#  Total                   1078      12.53%        1456     5.29%
#
#  1 nets (2.04%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Feb 20 13:57:13 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.87 (MB), peak = 1158.34 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Mon Feb 20 13:57:13 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.93 (MB), peak = 1158.34 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.55 (MB), peak = 1158.34 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.63 (MB), peak = 1158.34 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 46 (skipped).
#Total number of nets in the design = 49.
#
#46 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              46  
#------------------------------------------------
#        Total                  1              46  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            2(1.17%)   (1.17%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.14%)   (0.14%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.14% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 57 um.
#Total half perimeter of net bounding box = 45 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 12 um.
#Total wire length on LAYER M3 = 24 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 9 um.
#Total wire length on LAYER M6 = 12 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 43
#Up-Via Summary (total 43):
#           
#-----------------------
# M1                 19
# M2                 10
# M3                  5
# M4                  5
# M5                  4
#-----------------------
#                    43 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 40.8
#Average of max src_to_sink distance for priority net 40.8
#Average of ave src_to_sink distance for priority net 28.2
#Max overcon = 1 tracks.
#Total overcon = 0.14%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.57 (MB)
#Total memory = 1092.12 (MB)
#Peak memory = 1158.34 (MB)
#
#Finished global routing on Mon Feb 20 13:57:13 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.71 (MB), peak = 1158.34 (MB)
#Start Track Assignment.
#Done with 5 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 66 um.
#Total half perimeter of net bounding box = 45 um.
#Total wire length on LAYER M1 = 5 um.
#Total wire length on LAYER M2 = 15 um.
#Total wire length on LAYER M3 = 26 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 9 um.
#Total wire length on LAYER M6 = 11 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 43
#Up-Via Summary (total 43):
#           
#-----------------------
# M1                 19
# M2                 10
# M3                  5
# M4                  5
# M5                  4
#-----------------------
#                    43 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.10 (MB), peak = 1158.34 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.05 (MB)
#Total memory = 1092.34 (MB)
#Peak memory = 1158.34 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1137.50 (MB), peak = 1158.34 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 78 um.
#Total half perimeter of net bounding box = 45 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1 um.
#Total wire length on LAYER M3 = 34 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 59
#Up-Via Summary (total 59):
#           
#-----------------------
# M1                 19
# M2                 19
# M3                 16
# M4                  3
# M5                  2
#-----------------------
#                    59 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.39 (MB)
#Total memory = 1095.74 (MB)
#Peak memory = 1158.34 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.39 (MB)
#Total memory = 1095.74 (MB)
#Peak memory = 1158.34 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 23.84 (MB)
#Total memory = 1105.21 (MB)
#Peak memory = 1158.34 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 20 13:57:14 2023
#
% End globalDetailRoute (date=02/20 13:57:14, total cpu=0:00:01.8, real=0:00:02.0, peak res=1104.7M, current mem=1104.7M)
        NanoRoute done. (took cpu=0:00:01.8 real=0:00:01.8)
      Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       40.000      45.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            1
       0.000      1.000            0
      -------------------------------------
      

    Top 1 notable deviations of routed length from guided length
    =============================================================

    Net clk (19 terminals)
    Guided length:  max path =    40.900um, total =    75.700um
    Routed length:  max path =    40.600um, total =    90.050um
    Deviation:      max path =    -0.733%,  total =    18.956%

Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1437.37 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1437.37 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 62
[NR-eGR] Read numTotalNets=47  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 46 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 2.000000e-01um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.334000e+02um, number of vias: 133
[NR-eGR]     M3  (3H) length: 3.512500e+02um, number of vias: 20
[NR-eGR]     M4  (4V) length: 2.720000e+01um, number of vias: 3
[NR-eGR]     M5  (5H) length: 1.140000e+01um, number of vias: 2
[NR-eGR]     M6  (6V) length: 8.600000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.320500e+02um, number of vias: 275
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1437.37 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.1 real=0:00:02.1)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1437.367M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:02.3 real=0:00:02.3)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf       78.200
  Total      78.200
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.014    0.012    0.027
  Total    0.014    0.012    0.027
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   18      0.014     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.105       1       0.004       0.000      0.004    0.004    {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.001     0.001     0.000       0.057         0.000           0.000           0.001        0.000     100% {0.001, 0.001}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.001     0.001     0.000       0.057         0.000           0.000           0.001        0.000     100% {0.001, 0.001}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.0 real=0:00:00.0)
Runtime done. (took cpu=0:00:07.3 real=0:00:07.2)
Runtime Summary
===============
Clock Runtime:  (50%) Core CTS           3.45 (Init 2.83, Construction 0.17, Implementation 0.11, eGRPC 0.15, PostConditioning 0.15, Other 0.04)
Clock Runtime:  (44%) CTS services       3.04 (RefinePlace 0.40, EarlyGlobalClock 0.32, NanoRoute 1.79, ExtractRC 0.53, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          0.41 (Init 0.07, CongRepair/EGR-DP 0.32, TimingUpdate 0.03, Other 0.00)
Clock Runtime: (100%) Total              6.89

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1138.4M, totSessionCpu=0:01:21 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1153.1M, totSessionCpu=0:01:27 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1459.3M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1592.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1592.2M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1592.15)
Total number of fetched objects 47
End delay calculation. (MEM=1603.67 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1603.67 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:27 mem=1603.7M)
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1603.7M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1603.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.380  |  0.380  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1603.7M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1236.6M, totSessionCpu=0:01:27 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 28

Instance distribution across the VT partitions:

 LVT : inst = 0 (0.0%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 0 (0.0%)

 HVT : inst = 28 (100.0%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28 (100.0%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1539.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1539.7M) ***
*** Starting optimizing excluded clock nets MEM= 1539.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1539.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:27.2/0:01:41.5 (0.9), mem = 1539.7M
(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
*** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.3 (1.0), totSession cpu/real = 0:01:29.5/0:01:43.7 (0.9), mem = 1547.7M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:29.6/0:01:43.9 (0.9), mem = 1547.7M
(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.022 TNS Slack 0.000 Density 97.31
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.871|0.000|
|reg2reg   |0.380|0.000|
|HEPG      |0.380|0.000|
|All Paths |0.380|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1567.7M) ***

(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
*** SetupOpt [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:01:38.0/0:01:52.3 (0.9), mem = 1548.7M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
GigaOpt: target slack met, skip TNS optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:39.2/0:01:53.5 (0.9), mem = 1583.8M
(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack 0.029  TNS Slack 0.000 Density 97.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.31%|        -|   0.029|   0.000|   0:00:00.0| 1583.8M|
|    97.31%|        0|   0.029|   0.000|   0:00:00.0| 1602.9M|
|    97.31%|        0|   0.029|   0.000|   0:00:00.0| 1602.9M|
|    97.31%|        0|   0.029|   0.000|   0:00:00.0| 1602.9M|
|    97.31%|        0|   0.029|   0.000|   0:00:00.0| 1602.9M|
|    97.31%|        0|   0.029|   0.000|   0:00:00.0| 1602.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.029  TNS Slack 0.000 Density 97.31
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** Starting refinePlace (0:01:40 mem=1602.9M) ***
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1602.9MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1602.9MB
*** Finished refinePlace (0:01:40 mem=1602.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1602.9M)


Density : 0.9731
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1602.9M) ***
(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
*** AreaOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:40.3/0:01:54.5 (0.9), mem = 1602.9M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1548.77M, totSessionCpu=0:01:40).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1548.76 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 62
[NR-eGR] Read numTotalNets=47  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 46 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 2.000000e-01um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.334000e+02um, number of vias: 133
[NR-eGR]     M3  (3H) length: 3.512500e+02um, number of vias: 20
[NR-eGR]     M4  (4V) length: 2.720000e+01um, number of vias: 3
[NR-eGR]     M5  (5H) length: 1.140000e+01um, number of vias: 2
[NR-eGR]     M6  (6V) length: 8.600000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.320500e+02um, number of vias: 275
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1528.24 MB )
Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1528.242M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1532.27)
Total number of fetched objects 47
End delay calculation. (MEM=1591.48 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1591.48 CPU=0:00:00.3 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:41.0/0:01:55.2 (0.9), mem = 1591.5M
(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.38|     0.00|       0|       0|       0|  97.31|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.38|     0.00|       0|       0|       0|  97.31| 0:00:00.0|  1610.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1610.6M) ***

(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
*** DrvOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:01:43.2/0:01:57.5 (0.9), mem = 1591.5M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:43.3/0:01:57.5 (0.9), mem = 1591.5M
(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 97.31
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.871|0.000|
|reg2reg   |0.380|0.000|
|HEPG      |0.380|0.000|
|All Paths |0.380|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1610.6M) ***

(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
*** SetupOpt [finish] : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 0:01:50.7/0:02:04.9 (0.9), mem = 1591.5M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1247.5M, totSessionCpu=0:01:51 **
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1245.5M, totSessionCpu=0:01:51 **
** Profile ** Start :  cpu=0:00:00.0, mem=1547.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1547.5M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1557.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1557.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.380  |  0.380  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1557.5M
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT)
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 10%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 20%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 30%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 40%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 50%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 60%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 70%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 80%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 90%

Finished Levelizing
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT)

Starting Activity Propagation
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT)
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 10%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT)
 ... Calculating switching power
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 10%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 20%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 30%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 40%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 50%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 70%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 80%
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT): 90%

Finished Calculating power
2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:57:45 (2023-Feb-20 21:57:45 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12440149 	   93.0355%
Total Switching Power:       0.00672153 	    5.0268%
Total Leakage Power:         0.00259093 	    1.9377%
Total Power:                 0.13371396
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002815   0.0009378       0.115       86.02
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0    0.000942    0.000942      0.7045
Combinational                    0.01313    0.003906    0.000711     0.01775       13.27
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1244    0.006722    0.002591      0.1337         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1244    0.006722    0.002591      0.1337         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                out_reg_4_ (DFQD1):         0.006732
*              Highest Leakage Power:               intadd_0_U3 (FA1D0):        0.0001114
*                Total Cap:      8.1468e-14 F
*                Total instances in design:    83
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:    55
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1245.90MB/2707.05MB/1245.94MB)


Phase 1 finished in (cpu = 0:00:00.0) (real = 0:00:00.0) **
Finished Timing Update in (cpu = 0:00:00.9) (real = 0:00:01.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (0:01:52 mem=1667.9M) ***
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.9MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.9MB
*** Finished refinePlace (0:01:52 mem=1667.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1667.9M)


Density : 0.9731
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:52.3/0:02:06.6 (0.9), mem = 1667.9M
(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 97.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.31%|        -|   0.000|   0.000|   0:00:00.0| 1667.9M|
|    97.31%|        0|   0.000|   0.000|   0:00:00.0| 1667.9M|
|    97.31%|        0|   0.000|   0.000|   0:00:00.0| 1667.9M|
|    97.31%|        0|   0.000|   0.000|   0:00:00.0| 1667.9M|
|    97.31%|        0|   0.000|   0.000|   0:00:00.0| 1667.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 97.31
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
*** PowerOpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:53.2/0:02:07.5 (0.9), mem = 1667.9M
*** Starting refinePlace (0:01:53 mem=1667.9M) ***
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.9MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.9MB
*** Finished refinePlace (0:01:53 mem=1667.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1667.9M)


Density : 0.9731
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1667.9M) ***
Checking setup slack degradation ...
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:53.4/0:02:07.7 (0.9), mem = 1667.9M
(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+
|   0.072|    0.380|   0.000|    0.000|    97.31%|   0:00:00.0| 1677.4M|   WC_VIEW|       NA| NA           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1677.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1677.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
*** SetupOpt [finish] : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:02:00.5/0:02:14.7 (0.9), mem = 1667.9M
Executing incremental physical updates
*** Starting refinePlace (0:02:01 mem=1667.9M) ***
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.9MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.9MB
*** Finished refinePlace (0:02:01 mem=1667.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1667.9M)


Density : 0.9731
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1667.9M) ***
Using Power View: WC_VIEW.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1261.76MB/2817.46MB/1261.76MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12440149 	   93.0355%
Total Switching Power:       0.00672153 	    5.0268%
Total Leakage Power:         0.00259093 	    1.9377%
Total Power:                 0.13371396
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002815   0.0009378       0.115       86.02
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0    0.000942    0.000942      0.7045
Combinational                    0.01313    0.003906    0.000711     0.01775       13.27
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1244    0.006722    0.002591      0.1337         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1244    0.006722    0.002591      0.1337         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                out_reg_4_ (DFQD1):         0.006732
*              Highest Leakage Power:               intadd_0_U3 (FA1D0):        0.0001114
*                Total Cap:      8.1468e-14 F
*                Total instances in design:    83
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:    55
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1261.76MB/2817.46MB/1261.76MB)

** Power Reclaim End WNS Slack 0.000  TNS Slack 0.000 
End: Power Optimization (cpu=0:00:10, real=0:00:10, mem=1548.82M, totSessionCpu=0:02:01).
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1246.8M, totSessionCpu=0:02:01 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1530.309M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1530.31 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 62
[NR-eGR] Read numTotalNets=47  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 46 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1530.31 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1534.33)
Total number of fetched objects 47
End delay calculation. (MEM=1593.54 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1593.54 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:01 mem=1593.5M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT)
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 10%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 20%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 30%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 40%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 50%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 60%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 70%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 80%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 90%

Finished Levelizing
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT)

Starting Activity Propagation
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT)
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 10%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT)
 ... Calculating switching power
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 10%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 20%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 30%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 40%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 50%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 70%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 80%
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT): 90%

Finished Calculating power
2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:57:55 (2023-Feb-20 21:57:55 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: add

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/add_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12440149 	   93.0355%
Total Switching Power:       0.00672153 	    5.0268%
Total Leakage Power:         0.00259093 	    1.9377%
Total Power:                 0.13371396
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002815   0.0009378       0.115       86.02
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0    0.000942    0.000942      0.7045
Combinational                    0.01313    0.003906    0.000711     0.01775       13.27
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1244    0.006722    0.002591      0.1337         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1244    0.006722    0.002591      0.1337         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)


Output file is ./timingReports/add_postCTS.power.
**optDesign ... cpu = 0:00:41, real = 0:00:40, mem = 1231.0M, totSessionCpu=0:02:01 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:41, real = 0:00:40, mem = 1229.0M, totSessionCpu=0:02:01 **
** Profile ** Start :  cpu=0:00:00.0, mem=1548.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1548.6M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1558.6M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1550.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1548.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.380  |  0.380  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1548.6M
**optDesign ... cpu = 0:00:41, real = 0:00:42, mem = 1226.7M, totSessionCpu=0:02:02 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 15 warning(s), 0 error(s)

#% End ccopt_design (date=02/20 13:57:57, total cpu=0:00:48.3, real=0:00:50.0, peak res=1261.9M, current mem=1155.8M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1123.7M, totSessionCpu=0:02:02 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Feb-20 13:57:59 (2023-Feb-20 21:57:59 GMT)
2023-Feb-20 13:57:59 (2023-Feb-20 21:57:59 GMT): 10%
2023-Feb-20 13:57:59 (2023-Feb-20 21:57:59 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:57:59 (2023-Feb-20 21:57:59 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1186.2M, totSessionCpu=0:02:08 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1510.5M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:09 mem=1637.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0.277344)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 47
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1637.28)
Total number of fetched objects 47
End delay calculation. (MEM=1648.79 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1648.79 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:09 mem=1648.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:09 mem=1648.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1648.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1648.8M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1648.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1648.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1648.8M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.380  |  0.380  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1277.2M, totSessionCpu=0:02:09 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:09.4/0:02:25.5 (0.9), mem = 1582.8M
(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
*info: Run optDesign holdfix with 1 thread.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

(I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
*** HoldOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:02:11.6/0:02:27.7 (0.9), mem = 1590.8M

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1590.82 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1590.82 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 62
[NR-eGR] Read numTotalNets=47  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 46 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1590.82 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1271.1M, totSessionCpu=0:02:12 **
** Profile ** Start :  cpu=0:00:00.0, mem=1582.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1582.8M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 47
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (0.9), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1592.8M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1584.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1582.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.380  |  0.380  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1582.8M
**optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 1267.6M, totSessionCpu=0:02:12 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=02/20 13:58:10, mem=1199.8M)
% Begin Save ccopt configuration ... (date=02/20 13:58:10, mem=1199.8M)
% End Save ccopt configuration ... (date=02/20 13:58:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.0M, current mem=1201.0M)
% Begin Save netlist data ... (date=02/20 13:58:10, mem=1201.0M)
Writing Binary DB to cts.enc.dat/add.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/20 13:58:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.0M, current mem=1201.0M)
Saving congestion map file cts.enc.dat/add.route.congmap.gz ...
% Begin Save AAE data ... (date=02/20 13:58:10, mem=1201.3M)
Saving AAE Data ...
% End Save AAE data ... (date=02/20 13:58:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.3M, current mem=1201.3M)
% Begin Save clock tree data ... (date=02/20 13:58:10, mem=1201.4M)
% End Save clock tree data ... (date=02/20 13:58:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=1201.4M, current mem=1201.4M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/20 13:58:11, mem=1201.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/20 13:58:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.5M, current mem=1201.5M)
Saving PG file cts.enc.dat/add.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1531.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/20 13:58:11, mem=1201.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=02/20 13:58:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.5M, current mem=1201.5M)
% Begin Save routing data ... (date=02/20 13:58:11, mem=1201.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1531.8M) ***
% End Save routing data ... (date=02/20 13:58:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.5M, current mem=1201.5M)
Saving property file cts.enc.dat/add.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1534.8M) ***
#Saving pin access data to file cts.enc.dat/add.apa ...
#
Saving rc congestion map cts.enc.dat/add.congmap.gz ...
% Begin Save power constraints data ... (date=02/20 13:58:12, mem=1201.6M)
% End Save power constraints data ... (date=02/20 13:58:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.6M, current mem=1201.6M)
Cmin Cmax
Generated self-contained design cts.enc.dat
#% End save design ... (date=02/20 13:58:13, total cpu=0:00:01.9, real=0:00:03.0, peak res=1202.7M, current mem=1202.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=02/20 13:58:14, mem=1202.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.67 (MB), peak = 1286.40 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1536.9M, init mem=1536.9M)
*info: Placed = 83            
*info: Unplaced = 0           
Placement Density:97.31%(364/374)
Placement Density (including fixed std cells):97.31%(364/374)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1536.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1536.9M) ***
#Start route 1 clock and analog nets...
% Begin globalDetailRoute (date=02/20 13:58:14, mem=1202.7M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Feb 20 13:58:14 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=48
#need_extraction net=48 (total=49)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Feb 20 13:58:14 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 47 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1200.37 (MB), peak = 1286.40 (MB)
#Merging special wires: starts on Mon Feb 20 13:58:14 2023 with memory = 1200.39 (MB), peak = 1286.40 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
#
#Finished routing data preparation on Mon Feb 20 13:58:14 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.05 (MB)
#Total memory = 1200.39 (MB)
#Peak memory = 1286.40 (MB)
#
#
#Start global routing on Mon Feb 20 13:58:14 2023
#
#
#Start global routing initialization on Mon Feb 20 13:58:14 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.05 (MB)
#Total memory = 1200.39 (MB)
#Peak memory = 1286.40 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.64 (MB), peak = 1286.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 78 um.
#Total half perimeter of net bounding box = 45 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1 um.
#Total wire length on LAYER M3 = 34 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 59
#Up-Via Summary (total 59):
#           
#-----------------------
# M1                 19
# M2                 19
# M3                 16
# M4                  3
# M5                  2
#-----------------------
#                    59 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.54 (MB)
#Total memory = 1200.93 (MB)
#Peak memory = 1286.40 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.09 (MB), peak = 1286.40 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 78 um.
#Total half perimeter of net bounding box = 45 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1 um.
#Total wire length on LAYER M3 = 34 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 59
#Up-Via Summary (total 59):
#           
#-----------------------
# M1                 19
# M2                 19
# M3                 16
# M4                  3
# M5                  2
#-----------------------
#                    59 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 78 um.
#Total half perimeter of net bounding box = 45 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1 um.
#Total wire length on LAYER M3 = 34 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 59
#Up-Via Summary (total 59):
#           
#-----------------------
# M1                 19
# M2                 19
# M3                 16
# M4                  3
# M5                  2
#-----------------------
#                    59 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.01 (MB)
#Total memory = 1205.40 (MB)
#Peak memory = 1286.40 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -1.55 (MB)
#Total memory = 1201.20 (MB)
#Peak memory = 1286.40 (MB)
#Number of warnings = 2
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 20 13:58:16 2023
#
% End globalDetailRoute (date=02/20 13:58:16, total cpu=0:00:02.3, real=0:00:02.0, peak res=1202.7M, current mem=1201.2M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=02/20 13:58:16, mem=1201.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Feb 20 13:58:16 2023
#
#Generating timing data, please wait...
#47 total nets, 1 already routed, 1 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 47
End delay calculation. (MEM=1590.62 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.44 (MB), peak = 1286.40 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=49)
#Start reading timing information from file .timing_file_22464.tif.gz ...
#Read in timing information for 19 ports, 28 instances from timing file .timing_file_22464.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Mon Feb 20 13:58:16 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 47 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1173.73 (MB), peak = 1286.40 (MB)
#Merging special wires: starts on Mon Feb 20 13:58:17 2023 with memory = 1173.96 (MB), peak = 1286.40 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
#
#Finished routing data preparation on Mon Feb 20 13:58:17 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.63 (MB)
#Total memory = 1173.96 (MB)
#Peak memory = 1286.40 (MB)
#
#
#Start global routing on Mon Feb 20 13:58:17 2023
#
#
#Start global routing initialization on Mon Feb 20 13:58:17 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Feb 20 13:58:17 2023
#
#Start routing resource analysis on Mon Feb 20 13:58:17 2023
#
#Routing resource analysis is done on Mon Feb 20 13:58:17 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         120          69         182    27.47%
#  M2             V         129          75         182     7.69%
#  M3             H         189           0         182     1.65%
#  M4             V         148          56         182     5.49%
#  M5             H         189           0         182     0.00%
#  M6             V         204           0         182     0.00%
#  M7             H          47           0         182     0.00%
#  M8             V          51           0         182     0.00%
#  --------------------------------------------------------------
#  Total                   1078      12.53%        1456     5.29%
#
#  1 nets (2.04%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Feb 20 13:58:17 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.08 (MB), peak = 1286.40 (MB)
#
#
#Global routing initialization is done on Mon Feb 20 13:58:17 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.08 (MB), peak = 1286.40 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.95 (MB), peak = 1286.40 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.95 (MB), peak = 1286.40 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 47.
#Total number of nets in the design = 49.
#
#46 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              46  
#-----------------------------
#        Total              46  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              46  
#------------------------------------------------
#        Total                  1              46  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            0(0.00%)      1(0.58%)   (0.58%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      0(0.00%)      1(0.07%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.07% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.00 |          0.00 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 477 um.
#Total half perimeter of net bounding box = 526 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 109 um.
#Total wire length on LAYER M3 = 325 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 243
#Up-Via Summary (total 243):
#           
#-----------------------
# M1                113
# M2                109
# M3                 16
# M4                  3
# M5                  2
#-----------------------
#                   243 
#
#Max overcon = 2 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.57 (MB)
#Total memory = 1178.54 (MB)
#Peak memory = 1286.40 (MB)
#
#Finished global routing on Mon Feb 20 13:58:17 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.09 (MB), peak = 1286.40 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 27 vertical wires in 1 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.00 	  0.00%  	  0.00% 	  0.00%
# M2           107.00 	  0.19%  	  0.00% 	  0.00%
# M3           285.26 	  0.39%  	  0.00% 	  0.00%
# M4             0.00 	  0.00%  	  0.00% 	  0.00%
# M5             0.00 	  0.00%  	  0.00% 	  0.00%
# M6             0.00 	  0.00%  	  0.00% 	  0.00%
# M7             0.00 	  0.00%  	  0.00% 	  0.00%
# M8             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         392.26  	  0.33% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 509 um.
#Total half perimeter of net bounding box = 526 um.
#Total wire length on LAYER M1 = 23 um.
#Total wire length on LAYER M2 = 105 um.
#Total wire length on LAYER M3 = 338 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 243
#Up-Via Summary (total 243):
#           
#-----------------------
# M1                113
# M2                109
# M3                 16
# M4                  3
# M5                  2
#-----------------------
#                   243 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.80 (MB), peak = 1286.40 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.64 (MB)
#Total memory = 1178.98 (MB)
#Peak memory = 1286.40 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.07 (MB), peak = 1286.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 510 um.
#Total half perimeter of net bounding box = 526 um.
#Total wire length on LAYER M1 = 140 um.
#Total wire length on LAYER M2 = 127 um.
#Total wire length on LAYER M3 = 200 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Up-Via Summary (total 216):
#           
#-----------------------
# M1                107
# M2                 88
# M3                 16
# M4                  3
# M5                  2
#-----------------------
#                   216 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.86 (MB)
#Total memory = 1180.83 (MB)
#Peak memory = 1286.40 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1182.38 (MB), peak = 1286.40 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 510 um.
#Total half perimeter of net bounding box = 526 um.
#Total wire length on LAYER M1 = 140 um.
#Total wire length on LAYER M2 = 127 um.
#Total wire length on LAYER M3 = 200 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Up-Via Summary (total 216):
#           
#-----------------------
# M1                107
# M2                 88
# M3                 16
# M4                  3
# M5                  2
#-----------------------
#                   216 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 510 um.
#Total half perimeter of net bounding box = 526 um.
#Total wire length on LAYER M1 = 140 um.
#Total wire length on LAYER M2 = 127 um.
#Total wire length on LAYER M3 = 200 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Up-Via Summary (total 216):
#           
#-----------------------
# M1                107
# M2                 88
# M3                 16
# M4                  3
# M5                  2
#-----------------------
#                   216 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#99.45% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1183.00 (MB), peak = 1286.40 (MB)
#CELL_VIEW add,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 510 um.
#Total half perimeter of net bounding box = 526 um.
#Total wire length on LAYER M1 = 140 um.
#Total wire length on LAYER M2 = 127 um.
#Total wire length on LAYER M3 = 200 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 162 ( 75.0%)
#Total number of single cut vias = 54 ( 25.0%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                54 ( 50.5%)        53 ( 49.5%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   54 ( 25.0%)       162 ( 75.0%)        216 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.20 (MB), peak = 1286.40 (MB)
#CELL_VIEW add,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Feb 20 13:58:19 2023
#
#
#Start Post Route Wire Spread.
#Done with 10 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 516 um.
#Total half perimeter of net bounding box = 526 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 162 ( 75.0%)
#Total number of single cut vias = 54 ( 25.0%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                54 ( 50.5%)        53 ( 49.5%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   54 ( 25.0%)       162 ( 75.0%)        216 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.26 (MB), peak = 1286.40 (MB)
#CELL_VIEW add,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1184.82 (MB), peak = 1286.40 (MB)
#CELL_VIEW add,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 516 um.
#Total half perimeter of net bounding box = 526 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 162 ( 75.0%)
#Total number of single cut vias = 54 ( 25.0%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                54 ( 50.5%)        53 ( 49.5%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   54 ( 25.0%)       162 ( 75.0%)        216 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.11 (MB)
#Total memory = 1183.09 (MB)
#Peak memory = 1286.40 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -20.39 (MB)
#Total memory = 1180.86 (MB)
#Peak memory = 1286.40 (MB)
#Number of warnings = 1
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 20 13:58:19 2023
#
% End globalDetailRoute (date=02/20 13:58:20, total cpu=0:00:03.6, real=0:00:04.0, peak res=1201.2M, current mem=1180.3M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1171.06 (MB), peak = 1286.40 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=02/20 13:58:20, total cpu=0:00:06.2, real=0:00:06.0, peak res=1202.7M, current mem=1171.1M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1515.6M)
Extracted 10.4839% (CPU Time= 0:00:00.0  MEM= 1551.6M)
Extracted 20.5645% (CPU Time= 0:00:00.0  MEM= 1575.6M)
Extracted 30.6452% (CPU Time= 0:00:00.0  MEM= 1575.6M)
Extracted 40.7258% (CPU Time= 0:00:00.0  MEM= 1575.6M)
Extracted 50.8065% (CPU Time= 0:00:00.0  MEM= 1575.6M)
Extracted 60.4839% (CPU Time= 0:00:00.0  MEM= 1575.6M)
Extracted 70.5645% (CPU Time= 0:00:00.0  MEM= 1575.6M)
Extracted 80.6452% (CPU Time= 0:00:00.0  MEM= 1575.6M)
Extracted 90.7258% (CPU Time= 0:00:00.0  MEM= 1575.6M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1575.6M)
Number of Extracted Resistors     : 516
Number of Extracted Ground Cap.   : 507
Number of Extracted Coupling Cap. : 288
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1535.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1543.598M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1160.8M, totSessionCpu=0:02:21 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=1555.99 CPU=0:00:00.3 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1556.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1556.0M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT)
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT): 10%
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT): 20%
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT): 30%
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT): 40%
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT): 50%
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT): 60%
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT): 70%
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT): 80%
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT): 90%

Finished Levelizing
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT)

Starting Activity Propagation
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT)
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT): 10%
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:58:23 (2023-Feb-20 21:58:23 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1227.6M, totSessionCpu=0:02:28 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1577.7M, init mem=1577.7M)
*info: Placed = 83            
*info: Unplaced = 0           
Placement Density:97.31%(364/374)
Placement Density (including fixed std cells):97.31%(364/374)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1577.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 28

Instance distribution across the VT partitions:

 LVT : inst = 0 (0.0%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 0 (0.0%)

 HVT : inst = 28 (100.0%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28 (100.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1568.7M)
Extracted 10.4839% (CPU Time= 0:00:00.0  MEM= 1604.8M)
Extracted 20.5645% (CPU Time= 0:00:00.0  MEM= 1628.8M)
Extracted 30.6452% (CPU Time= 0:00:00.1  MEM= 1628.8M)
Extracted 40.7258% (CPU Time= 0:00:00.1  MEM= 1628.8M)
Extracted 50.8065% (CPU Time= 0:00:00.1  MEM= 1628.8M)
Extracted 60.4839% (CPU Time= 0:00:00.1  MEM= 1628.8M)
Extracted 70.5645% (CPU Time= 0:00:00.1  MEM= 1628.8M)
Extracted 80.6452% (CPU Time= 0:00:00.1  MEM= 1628.8M)
Extracted 90.7258% (CPU Time= 0:00:00.1  MEM= 1628.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1628.8M)
Number of Extracted Resistors     : 516
Number of Extracted Ground Cap.   : 507
Number of Extracted Coupling Cap. : 288
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1588.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1596.750M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.828125)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=0.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
*** QThread HoldInit [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1615.83)
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1683.12 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1656.04 CPU=0:00:00.4 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1656.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1656.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1609.16)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1615.31 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1615.31 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:30 mem=1615.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1615.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1615.3M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1615.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1630.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.376  |  0.376  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 1268.5M, totSessionCpu=0:02:30 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=0, noStatus=0, routed=46, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 374.400um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       18
      Delay constrained sinks:     18
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 18 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=0, noStatus=0, routed=46, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.2 real=0:00:01.2)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 1602.56M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:31.8/0:02:53.3 (0.9), mem = 1602.6M
(I,S,L,T): WC_VIEW: 0.124753, 0.00667203, 0.00258965, 0.134014
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.38|     0.00|       0|       0|       0|  97.31|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.38|     0.00|       0|       0|       0|  97.31| 0:00:00.0|  1768.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1768.9M) ***

(I,S,L,T): WC_VIEW: 0.124753, 0.00667203, 0.00258965, 0.134014
*** DrvOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:02:36.5/0:02:58.0 (0.9), mem = 1749.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1365.6M, totSessionCpu=0:02:36 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1687.82M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1687.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1687.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1697.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1697.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1687.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.376  |  0.376  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1697.8M
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1365.6M, totSessionCpu=0:02:37 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1365.6M, totSessionCpu=0:02:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=1678.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1678.3M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1688.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1688.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.376  |  0.376  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1688.3M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.89MB/2837.88MB/1365.89MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.89MB/2837.88MB/1365.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.89MB/2837.88MB/1365.89MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT)
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 10%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 20%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 30%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 40%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 50%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 60%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 70%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 80%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 90%

Finished Levelizing
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT)

Starting Activity Propagation
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT)
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 10%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.89MB/2837.88MB/1365.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT)
 ... Calculating switching power
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 10%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 20%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 30%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 40%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 50%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 70%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 80%
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT): 90%

Finished Calculating power
2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.92MB/2837.88MB/1365.92MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.92MB/2837.88MB/1365.92MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.92MB/2837.88MB/1365.92MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1365.92MB/2837.88MB/1365.92MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:58:38 (2023-Feb-20 21:58:38 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12440580 	   93.0702%
Total Switching Power:       0.00667203 	    4.9915%
Total Leakage Power:         0.00259093 	    1.9383%
Total Power:                 0.13366876
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002659   0.0009378      0.1149       85.94
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0    0.000942    0.000942      0.7048
Combinational                    0.01313    0.004013    0.000711     0.01786       13.36
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1244    0.006672    0.002591      0.1337         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1244    0.006672    0.002591      0.1337         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                out_reg_4_ (DFQD1):         0.006727
*              Highest Leakage Power:               intadd_0_U3 (FA1D0):        0.0001114
*                Total Cap:      8.03192e-14 F
*                Total instances in design:    83
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:    55
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1365.92MB/2837.88MB/1365.92MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:36.9/0:02:58.3 (0.9), mem = 1707.4M
(I,S,L,T): WC_VIEW: 0.124753, 0.00667203, 0.00258965, 0.134014
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 97.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.31%|        -|   0.000|   0.000|   0:00:00.0| 1707.4M|
|    97.31%|        2|   0.000|   0.000|   0:00:00.0| 1753.5M|
|    97.31%|        0|   0.000|   0.000|   0:00:00.0| 1753.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 97.31
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
(I,S,L,T): WC_VIEW: 0.124715, 0.00663353, 0.00258613, 0.133935
*** PowerOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:02:37.9/0:02:59.4 (0.9), mem = 1753.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:38 mem=1753.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1753.5MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1753.5MB
*** Finished refinePlace (0:02:38 mem=1753.5M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1367.5M, totSessionCpu=0:02:38 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:00, real=0:00:00, mem=1743.53M, totSessionCpu=0:02:38).
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1367.5M, totSessionCpu=0:02:38 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT)
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 10%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 20%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 30%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 40%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 50%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 60%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 70%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 80%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 90%

Finished Levelizing
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT)

Starting Activity Propagation
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT)
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 10%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT)
 ... Calculating switching power
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 10%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 20%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 30%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 40%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 50%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 70%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 80%
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT): 90%

Finished Calculating power
2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:58:39 (2023-Feb-20 21:58:39 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12435820 	   93.0969%
Total Switching Power:       0.00663353 	    4.9660%
Total Leakage Power:         0.00258753 	    1.9371%
Total Power:                 0.13357927
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002659   0.0009378      0.1149       85.99
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0    0.000942    0.000942      0.7052
Combinational                    0.01309    0.003974   0.0007076     0.01777        13.3
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1244    0.006634    0.002588      0.1336         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1244    0.006634    0.002588      0.1336         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                out_reg_4_ (DFQD1):         0.006727
*              Highest Leakage Power:               intadd_0_U3 (FA1D0):        0.0001114
*                Total Cap:      7.99192e-14 F
*                Total instances in design:    83
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:    55
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)

** Power Reclaim End WNS Slack 0.000  TNS Slack 0.000 
End: Power Optimization (cpu=0:00:01, real=0:00:01, mem=1686.45M, totSessionCpu=0:02:38).
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1367.1M, totSessionCpu=0:02:38 **
**ERROR: (IMPOPT-310):	Design density (97.31%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:39 mem=1687.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/coe_eosdata_Mi7zd3/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:01.0 totSessionCpu=0:02:39 mem=1687.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1687.5M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1697.5M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/coe_eosdata_Mi7zd3/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1697.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1697.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1697.5M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  0.190  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:21, mem = 1357.5M, totSessionCpu=0:02:39 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (65.5), totSession cpu/real = 0:02:39.2/0:03:01.9 (0.9), mem = 1679.5M
(I,S,L,T): WC_VIEW: 0.124715, 0.00663353, 0.00258613, 0.133935
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

(I,S,L,T): WC_VIEW: 0.124715, 0.00663353, 0.00258613, 0.133935
*** HoldOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:02:40.3/0:03:03.0 (0.9), mem = 1687.5M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 1357.5M, totSessionCpu=0:02:40 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1687.51M, totSessionCpu=0:02:41).
**optDesign ... cpu = 0:00:20, real = 0:00:23, mem = 1363.5M, totSessionCpu=0:02:41 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 0.351 ns

Start Layer Assignment ...
WNS(0.351ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 49.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.3510
        slack threshold: 1.8010
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.351 ns

Start Layer Assignment ...
WNS(0.351ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 49.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.3510
        slack threshold: 1.8010
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1757.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1757.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1757.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1757.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1757.8M
**optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 1303.5M, totSessionCpu=0:02:42 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Feb 20 13:58:44 2023
#
#num needed restored net=0
#need_extraction net=0 (total=49)
#Processed 2 dirty instances, 12 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(2 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 8 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Feb 20 13:58:44 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 47 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1302.16 (MB), peak = 1368.21 (MB)
#Merging special wires: starts on Mon Feb 20 13:58:45 2023 with memory = 1302.31 (MB), peak = 1368.21 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 25.22500 18.02500 ) on M1 for NET out_wire[5]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#6 routed nets are extracted.
#    1 (2.04%) extracted nets are partially routed.
#41 routed net(s) are imported.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 49.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Feb 20 13:58:45 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.83 (MB)
#Total memory = 1302.31 (MB)
#Peak memory = 1368.21 (MB)
#
#
#Start global routing on Mon Feb 20 13:58:45 2023
#
#
#Start global routing initialization on Mon Feb 20 13:58:45 2023
#
#Number of eco nets is 1
#
#Start global routing data preparation on Mon Feb 20 13:58:45 2023
#
#Start routing resource analysis on Mon Feb 20 13:58:45 2023
#
#Routing resource analysis is done on Mon Feb 20 13:58:45 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         120          69         182    27.47%
#  M2             V         129          75         182     7.69%
#  M3             H         189           0         182     1.65%
#  M4             V         148          56         182     5.49%
#  M5             H         189           0         182     0.00%
#  M6             V         204           0         182     0.00%
#  M7             H          47           0         182     0.00%
#  M8             V          51           0         182     0.00%
#  --------------------------------------------------------------
#  Total                   1078      12.53%        1456     5.29%
#
#  1 nets (2.04%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Feb 20 13:58:45 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.45 (MB), peak = 1368.21 (MB)
#
#
#Global routing initialization is done on Mon Feb 20 13:58:45 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.45 (MB), peak = 1368.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.97 (MB), peak = 1368.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.97 (MB), peak = 1368.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 47.
#Total number of nets in the design = 49.
#
#1 routable net has only global wires.
#46 routable nets have only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              46  
#------------------------------------------------
#        Total                  1              46  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 515 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 127 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 215
#Total number of multi-cut vias = 161 ( 74.9%)
#Total number of single cut vias = 54 ( 25.1%)
#Up-Via Summary (total 215):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                54 ( 50.9%)        52 ( 49.1%)        106
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   54 ( 25.1%)       161 ( 74.9%)        215 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.05 (MB)
#Total memory = 1303.40 (MB)
#Peak memory = 1368.21 (MB)
#
#Finished global routing on Mon Feb 20 13:58:45 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.98 (MB), peak = 1368.21 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 515 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 127 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 215
#Total number of multi-cut vias = 161 ( 74.9%)
#Total number of single cut vias = 54 ( 25.1%)
#Up-Via Summary (total 215):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                54 ( 50.9%)        52 ( 49.1%)        106
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   54 ( 25.1%)       161 ( 74.9%)        215 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1303.23 (MB), peak = 1368.21 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.93 (MB)
#Total memory = 1303.41 (MB)
#Peak memory = 1368.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 50.0% of the total area was rechecked for DRC, and 25.0% required routing.
#   number of violations = 0
#2 out of 83 instances (2.4%) need to be verified(marked ipoed), dirty area = 0.3%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1331.33 (MB), peak = 1368.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 517 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 159 ( 73.6%)
#Total number of single cut vias = 57 ( 26.4%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                57 ( 53.3%)        50 ( 46.7%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   57 ( 26.4%)       159 ( 73.6%)        216 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.38 (MB)
#Total memory = 1304.79 (MB)
#Peak memory = 1368.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1306.33 (MB), peak = 1368.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 517 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 159 ( 73.6%)
#Total number of single cut vias = 57 ( 26.4%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                57 ( 53.3%)        50 ( 46.7%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   57 ( 26.4%)       159 ( 73.6%)        216 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 517 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 159 ( 73.6%)
#Total number of single cut vias = 57 ( 26.4%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                57 ( 53.3%)        50 ( 46.7%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   57 ( 26.4%)       159 ( 73.6%)        216 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Feb 20 13:58:47 2023
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 517 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 159 ( 73.6%)
#Total number of single cut vias = 57 ( 26.4%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                57 ( 53.3%)        50 ( 46.7%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   57 ( 26.4%)       159 ( 73.6%)        216 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.96 (MB), peak = 1368.21 (MB)
#CELL_VIEW add,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 517 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 159 ( 73.6%)
#Total number of single cut vias = 57 ( 26.4%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                57 ( 53.3%)        50 ( 46.7%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   57 ( 26.4%)       159 ( 73.6%)        216 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.27 (MB)
#Total memory = 1304.68 (MB)
#Peak memory = 1368.21 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -18.79 (MB)
#Total memory = 1284.72 (MB)
#Peak memory = 1368.21 (MB)
#Number of warnings = 1
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 20 13:58:47 2023
#
**optDesign ... cpu = 0:00:24, real = 0:00:26, mem = 1254.6M, totSessionCpu=0:02:45 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1609.9M)
Extracted 10.4839% (CPU Time= 0:00:00.1  MEM= 1638.0M)
Extracted 20.5645% (CPU Time= 0:00:00.1  MEM= 1662.0M)
Extracted 30.6452% (CPU Time= 0:00:00.1  MEM= 1662.0M)
Extracted 40.7258% (CPU Time= 0:00:00.1  MEM= 1662.0M)
Extracted 50.8065% (CPU Time= 0:00:00.1  MEM= 1662.0M)
Extracted 60.4839% (CPU Time= 0:00:00.1  MEM= 1662.0M)
Extracted 70.5645% (CPU Time= 0:00:00.1  MEM= 1662.0M)
Extracted 80.6452% (CPU Time= 0:00:00.1  MEM= 1662.0M)
Extracted 90.7258% (CPU Time= 0:00:00.1  MEM= 1662.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1662.0M)
Number of Extracted Resistors     : 516
Number of Extracted Ground Cap.   : 507
Number of Extracted Coupling Cap. : 288
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1630.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1638.695M)
**optDesign ... cpu = 0:00:24, real = 0:00:27, mem = 1255.7M, totSessionCpu=0:02:45 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1610.23)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1669.52 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1669.52 CPU=0:00:00.5 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1669.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1669.5M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1634.64)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1640.79 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1640.79 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:46 mem=1640.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=1640.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1640.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1640.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1656.1M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1656.1M
**optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 1301.4M, totSessionCpu=0:02:47 **
**optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 1301.4M, totSessionCpu=0:02:47 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 1301.4M, totSessionCpu=0:02:47 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1618.05M, totSessionCpu=0:02:47).
**optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 1301.4M, totSessionCpu=0:02:47 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.73MB/2767.64MB/1367.51MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.73MB/2767.64MB/1367.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.73MB/2767.64MB/1367.51MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT)
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 10%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 20%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 30%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 40%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 50%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 60%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 70%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 80%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 90%

Finished Levelizing
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT)

Starting Activity Propagation
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT)
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 10%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.73MB/2767.64MB/1367.51MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT)
 ... Calculating switching power
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 10%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 20%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 30%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 40%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 50%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 70%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 80%
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT): 90%

Finished Calculating power
2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.75MB/2767.64MB/1367.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.75MB/2767.64MB/1367.51MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.75MB/2767.64MB/1367.51MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1301.75MB/2767.64MB/1367.51MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:58:50 (2023-Feb-20 21:58:50 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: add

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/add_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12435807 	   93.1064%
Total Switching Power:       0.00661988 	    4.9563%
Total Leakage Power:         0.00258753 	    1.9373%
Total Power:                 0.13356549
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113     0.00266   0.0009378      0.1149          86
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0    0.000942    0.000942      0.7053
Combinational                    0.01309     0.00396   0.0007076     0.01775       13.29
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1244     0.00662    0.002588      0.1336         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1244     0.00662    0.002588      0.1336         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1301.75MB/2767.64MB/1367.51MB)


Output file is ./timingReports/add_postRoute.power.
**optDesign ... cpu = 0:00:26, real = 0:00:29, mem = 1301.8M, totSessionCpu=0:02:47 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:26, real = 0:00:29, mem = 1290.8M, totSessionCpu=0:02:47 **
** Profile ** Start :  cpu=0:00:00.0, mem=1618.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1618.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1628.1M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1620.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1618.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  0.190  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1618.1M
**optDesign ... cpu = 0:00:26, real = 0:00:32, mem = 1289.1M, totSessionCpu=0:02:47 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1277.2M, totSessionCpu=0:02:47 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Feb-20 13:58:54 (2023-Feb-20 21:58:54 GMT)
2023-Feb-20 13:58:54 (2023-Feb-20 21:58:54 GMT): 10%
2023-Feb-20 13:58:54 (2023-Feb-20 21:58:54 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:58:54 (2023-Feb-20 21:58:54 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1353.8M, totSessionCpu=0:02:53 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1672.7M, init mem=1672.7M)
*info: Placed = 83            
*info: Unplaced = 0           
Placement Density:97.31%(364/374)
Placement Density (including fixed std cells):97.31%(364/374)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1672.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 28

Instance distribution across the VT partitions:

 LVT : inst = 0 (0.0%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 0 (0.0%)

 HVT : inst = 28 (100.0%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28 (100.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1661.7M)
Extracted 10.4839% (CPU Time= 0:00:00.1  MEM= 1689.7M)
Extracted 20.5645% (CPU Time= 0:00:00.1  MEM= 1713.7M)
Extracted 30.6452% (CPU Time= 0:00:00.1  MEM= 1713.7M)
Extracted 40.7258% (CPU Time= 0:00:00.1  MEM= 1713.7M)
Extracted 50.8065% (CPU Time= 0:00:00.1  MEM= 1713.7M)
Extracted 60.4839% (CPU Time= 0:00:00.1  MEM= 1713.7M)
Extracted 70.5645% (CPU Time= 0:00:00.1  MEM= 1713.7M)
Extracted 80.6452% (CPU Time= 0:00:00.1  MEM= 1713.7M)
Extracted 90.7258% (CPU Time= 0:00:00.1  MEM= 1713.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1713.7M)
Number of Extracted Resistors     : 516
Number of Extracted Ground Cap.   : 507
Number of Extracted Coupling Cap. : 288
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1682.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1690.461M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1670.73)
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1730.03 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1730.03 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1730.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1730.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1665.14)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1671.3 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1671.3 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:55 mem=1671.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1671.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1671.3M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1671.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1686.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1686.6M
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1336.7M, totSessionCpu=0:02:55 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=0, noStatus=0, routed=46, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 374.400um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       18
      Delay constrained sinks:     18
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 18 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=0, noStatus=0, routed=46, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.2 real=0:00:01.2)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 1658.47M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:56.8/0:03:23.4 (0.9), mem = 1658.5M
(I,S,L,T): WC_VIEW: 0.124716, 0.00661988, 0.00258613, 0.133922
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.35|     0.00|       0|       0|       0|  97.31|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.35|     0.00|       0|       0|       0|  97.31| 0:00:00.0|  1823.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1823.2M) ***

(I,S,L,T): WC_VIEW: 0.124716, 0.00661988, 0.00258613, 0.133922
*** DrvOpt [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:03:01.4/0:03:28.0 (0.9), mem = 1804.2M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1425.5M, totSessionCpu=0:03:01 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1742.16M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1742.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1742.2M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1752.2M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1752.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1742.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1752.2M
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1425.5M, totSessionCpu=0:03:02 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1425.5M, totSessionCpu=0:03:02 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1732.63M, totSessionCpu=0:03:02).
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1425.5M, totSessionCpu=0:03:02 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=1732.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1732.6M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1742.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1742.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1742.6M
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1425.5M, totSessionCpu=0:03:02 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:02 mem=1732.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1732.6MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1732.6MB
*** Finished refinePlace (0:03:02 mem=1732.6M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Feb 20 13:59:08 2023
#
#num needed restored net=0
#need_extraction net=0 (total=49)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Feb 20 13:59:08 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 47 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1421.12 (MB), peak = 1425.82 (MB)
#Merging special wires: starts on Mon Feb 20 13:59:09 2023 with memory = 1421.36 (MB), peak = 1425.82 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Feb 20 13:59:09 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.75 (MB)
#Total memory = 1421.36 (MB)
#Peak memory = 1425.82 (MB)
#
#
#Start global routing on Mon Feb 20 13:59:09 2023
#
#
#Start global routing initialization on Mon Feb 20 13:59:09 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.82 (MB)
#Total memory = 1421.36 (MB)
#Peak memory = 1425.82 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.09 (MB), peak = 1425.82 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 517 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 159 ( 73.6%)
#Total number of single cut vias = 57 ( 26.4%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                57 ( 53.3%)        50 ( 46.7%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   57 ( 26.4%)       159 ( 73.6%)        216 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.02 (MB)
#Total memory = 1421.38 (MB)
#Peak memory = 1425.82 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1422.92 (MB), peak = 1425.82 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 517 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 159 ( 73.6%)
#Total number of single cut vias = 57 ( 26.4%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                57 ( 53.3%)        50 ( 46.7%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   57 ( 26.4%)       159 ( 73.6%)        216 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 517 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 159 ( 73.6%)
#Total number of single cut vias = 57 ( 26.4%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                57 ( 53.3%)        50 ( 46.7%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   57 ( 26.4%)       159 ( 73.6%)        216 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.01 (MB)
#Total memory = 1423.36 (MB)
#Peak memory = 1425.82 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -6.41 (MB)
#Total memory = 1419.15 (MB)
#Peak memory = 1425.82 (MB)
#Number of warnings = 1
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 20 13:59:10 2023
#
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1419.1M, totSessionCpu=0:03:04 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1737.9M)
Extracted 10.4839% (CPU Time= 0:00:00.1  MEM= 1765.9M)
Extracted 20.5645% (CPU Time= 0:00:00.1  MEM= 1789.9M)
Extracted 30.6452% (CPU Time= 0:00:00.1  MEM= 1789.9M)
Extracted 40.7258% (CPU Time= 0:00:00.1  MEM= 1789.9M)
Extracted 50.8065% (CPU Time= 0:00:00.1  MEM= 1789.9M)
Extracted 60.4839% (CPU Time= 0:00:00.1  MEM= 1789.9M)
Extracted 70.5645% (CPU Time= 0:00:00.1  MEM= 1789.9M)
Extracted 80.6452% (CPU Time= 0:00:00.1  MEM= 1789.9M)
Extracted 90.7258% (CPU Time= 0:00:00.1  MEM= 1789.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1789.9M)
Number of Extracted Resistors     : 516
Number of Extracted Ground Cap.   : 507
Number of Extracted Coupling Cap. : 288
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1758.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1766.617M)
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1373.0M, totSessionCpu=0:03:04 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1715.42)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1776.71 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1776.71 CPU=0:00:00.5 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1776.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1776.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1741.83)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1747.98 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1747.98 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:06 mem=1748.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1748.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1748.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1748.0M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1763.2M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1763.2M
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1412.9M, totSessionCpu=0:03:06 **
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1412.9M, totSessionCpu=0:03:06 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1405.7M, totSessionCpu=0:03:06 **
** Profile ** Start :  cpu=0:00:00.0, mem=1725.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1725.3M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1735.3M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1727.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1725.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1725.3M
**optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 1403.5M, totSessionCpu=0:03:06 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1329.7M, totSessionCpu=0:03:06 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT)
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT): 10%
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT): 20%
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT): 30%
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT): 40%
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT): 50%
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT): 60%
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT): 70%
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT): 80%
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT): 90%

Finished Levelizing
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT)

Starting Activity Propagation
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT)
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT): 10%
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:59:16 (2023-Feb-20 21:59:16 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1404.8M, totSessionCpu=0:03:12 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1728.9M, init mem=1728.9M)
*info: Placed = 83            
*info: Unplaced = 0           
Placement Density:97.31%(364/374)
Placement Density (including fixed std cells):97.31%(364/374)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1728.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 28

Instance distribution across the VT partitions:

 LVT : inst = 0 (0.0%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 0 (0.0%)

 HVT : inst = 28 (100.0%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28 (100.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1715.9M)
Extracted 10.4839% (CPU Time= 0:00:00.1  MEM= 1743.9M)
Extracted 20.5645% (CPU Time= 0:00:00.1  MEM= 1767.9M)
Extracted 30.6452% (CPU Time= 0:00:00.1  MEM= 1767.9M)
Extracted 40.7258% (CPU Time= 0:00:00.1  MEM= 1767.9M)
Extracted 50.8065% (CPU Time= 0:00:00.1  MEM= 1767.9M)
Extracted 60.4839% (CPU Time= 0:00:00.1  MEM= 1767.9M)
Extracted 70.5645% (CPU Time= 0:00:00.1  MEM= 1767.9M)
Extracted 80.6452% (CPU Time= 0:00:00.1  MEM= 1767.9M)
Extracted 90.7258% (CPU Time= 0:00:00.1  MEM= 1767.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1767.9M)
Number of Extracted Resistors     : 516
Number of Extracted Ground Cap.   : 507
Number of Extracted Coupling Cap. : 288
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1736.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1744.656M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
*** QThread HoldInit [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1724.93)
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1784.22 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1784.22 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1784.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1784.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1717.34)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1723.49 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1723.49 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:14 mem=1723.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1723.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1723.5M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1723.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1738.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1388.9M, totSessionCpu=0:03:14 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.351 ns

Start Layer Assignment ...
WNS(0.351ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 49.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.3509
        slack threshold: 1.8009
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.351 ns

Start Layer Assignment ...
WNS(0.351ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 49.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.3509
        slack threshold: 1.8009
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1861.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1861.4M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1861.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1861.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1861.4M
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1415.0M, totSessionCpu=0:03:16 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:16 mem=1734.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1734.4MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1734.4MB
*** Finished refinePlace (0:03:16 mem=1734.4M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Feb 20 13:59:26 2023
#
#num needed restored net=0
#need_extraction net=0 (total=49)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Feb 20 13:59:26 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 47 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1416.93 (MB), peak = 1477.63 (MB)
#Merging special wires: starts on Mon Feb 20 13:59:27 2023 with memory = 1416.93 (MB), peak = 1477.63 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Feb 20 13:59:27 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.75 (MB)
#Total memory = 1416.93 (MB)
#Peak memory = 1477.63 (MB)
#
#
#Start global routing on Mon Feb 20 13:59:27 2023
#
#
#Start global routing initialization on Mon Feb 20 13:59:27 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.81 (MB)
#Total memory = 1416.93 (MB)
#Peak memory = 1477.63 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1418.67 (MB), peak = 1477.63 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 517 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 159 ( 73.6%)
#Total number of single cut vias = 57 ( 26.4%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                57 ( 53.3%)        50 ( 46.7%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   57 ( 26.4%)       159 ( 73.6%)        216 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.03 (MB)
#Total memory = 1416.95 (MB)
#Peak memory = 1477.63 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1418.50 (MB), peak = 1477.63 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 517 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 159 ( 73.6%)
#Total number of single cut vias = 57 ( 26.4%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                57 ( 53.3%)        50 ( 46.7%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   57 ( 26.4%)       159 ( 73.6%)        216 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 517 um.
#Total half perimeter of net bounding box = 525 um.
#Total wire length on LAYER M1 = 144 um.
#Total wire length on LAYER M2 = 128 um.
#Total wire length on LAYER M3 = 201 um.
#Total wire length on LAYER M4 = 23 um.
#Total wire length on LAYER M5 = 11 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 216
#Total number of multi-cut vias = 159 ( 73.6%)
#Total number of single cut vias = 57 ( 26.4%)
#Up-Via Summary (total 216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                57 ( 53.3%)        50 ( 46.7%)        107
# M2                 0 (  0.0%)        88 (100.0%)         88
# M3                 0 (  0.0%)        16 (100.0%)         16
# M4                 0 (  0.0%)         3 (100.0%)          3
# M5                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   57 ( 26.4%)       159 ( 73.6%)        216 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.02 (MB)
#Total memory = 1418.94 (MB)
#Peak memory = 1477.63 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.38 (MB)
#Total memory = 1414.73 (MB)
#Peak memory = 1477.63 (MB)
#Number of warnings = 1
#Total number of warnings = 13
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 20 13:59:28 2023
#
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1414.7M, totSessionCpu=0:03:18 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1737.4M)
Extracted 10.4839% (CPU Time= 0:00:00.0  MEM= 1765.4M)
Extracted 20.5645% (CPU Time= 0:00:00.0  MEM= 1789.4M)
Extracted 30.6452% (CPU Time= 0:00:00.0  MEM= 1789.4M)
Extracted 40.7258% (CPU Time= 0:00:00.0  MEM= 1789.4M)
Extracted 50.8065% (CPU Time= 0:00:00.0  MEM= 1789.4M)
Extracted 60.4839% (CPU Time= 0:00:00.0  MEM= 1789.4M)
Extracted 70.5645% (CPU Time= 0:00:00.0  MEM= 1789.4M)
Extracted 80.6452% (CPU Time= 0:00:00.0  MEM= 1789.4M)
Extracted 90.7258% (CPU Time= 0:00:00.0  MEM= 1789.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1789.4M)
Number of Extracted Resistors     : 516
Number of Extracted Ground Cap.   : 507
Number of Extracted Coupling Cap. : 288
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1758.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1766.125M)
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1366.4M, totSessionCpu=0:03:19 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1716.93)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1776.22 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1776.22 CPU=0:00:00.5 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1776.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1776.2M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1741.34)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1747.49 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1747.49 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:20 mem=1747.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1747.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1747.5M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1747.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1762.8M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1762.8M
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1407.4M, totSessionCpu=0:03:20 **
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1407.4M, totSessionCpu=0:03:20 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1407.4M, totSessionCpu=0:03:20 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1724.76M, totSessionCpu=0:03:20).
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1407.4M, totSessionCpu=0:03:20 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:00:16, mem = 1400.3M, totSessionCpu=0:03:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=1724.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1724.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1734.8M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1726.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1724.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1724.8M
**optDesign ... cpu = 0:00:14, real = 0:00:17, mem = 1397.1M, totSessionCpu=0:03:20 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/20 13:59:32, mem=1385.5M)
% Begin Save ccopt configuration ... (date=02/20 13:59:33, mem=1385.5M)
% End Save ccopt configuration ... (date=02/20 13:59:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1386.2M, current mem=1386.2M)
% Begin Save netlist data ... (date=02/20 13:59:33, mem=1386.2M)
Writing Binary DB to route.enc.dat/add.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/20 13:59:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.2M, current mem=1386.2M)
Saving congestion map file route.enc.dat/add.route.congmap.gz ...
% Begin Save AAE data ... (date=02/20 13:59:33, mem=1386.5M)
Saving AAE Data ...
% End Save AAE data ... (date=02/20 13:59:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.5M, current mem=1386.5M)
% Begin Save clock tree data ... (date=02/20 13:59:33, mem=1394.0M)
% End Save clock tree data ... (date=02/20 13:59:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.0M, current mem=1394.0M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/20 13:59:33, mem=1394.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/20 13:59:34, total cpu=0:00:00.0, real=0:00:01.0, peak res=1394.2M, current mem=1394.2M)
Saving PG file route.enc.dat/add.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1716.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/20 13:59:34, mem=1394.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=02/20 13:59:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.2M, current mem=1394.2M)
% Begin Save routing data ... (date=02/20 13:59:34, mem=1394.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1716.8M) ***
% End Save routing data ... (date=02/20 13:59:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.2M, current mem=1394.2M)
Saving property file route.enc.dat/add.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1719.8M) ***
#Saving pin access data to file route.enc.dat/add.apa ...
#
% Begin Save power constraints data ... (date=02/20 13:59:34, mem=1394.2M)
% End Save power constraints data ... (date=02/20 13:59:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.2M, current mem=1394.2M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=02/20 13:59:36, total cpu=0:00:02.0, real=0:00:03.0, peak res=1395.0M, current mem=1395.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1717.8) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 91.2M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Feb 20 13:59:36 2023

Design Name: add
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (40.8000, 38.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Feb 20 13:59:36 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile add.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.03MB/2958.57MB/1488.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.03MB/2958.57MB/1488.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.03MB/2958.57MB/1488.03MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT)
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 10%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 20%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 30%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 40%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 50%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 60%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 70%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 80%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 90%

Finished Levelizing
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT)

Starting Activity Propagation
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT)
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 10%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.03MB/2958.57MB/1488.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT)
 ... Calculating switching power
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 10%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 20%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 30%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 40%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 50%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 70%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 80%
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT): 90%

Finished Calculating power
2023-Feb-20 13:59:36 (2023-Feb-20 21:59:36 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.05MB/2958.57MB/1488.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.05MB/2958.57MB/1488.05MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.05MB/2958.57MB/1488.05MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1488.05MB/2958.57MB/1488.05MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12435807 	   93.1064%
Total Switching Power:       0.00661988 	    4.9563%
Total Leakage Power:         0.00258753 	    1.9373%
Total Power:                 0.13356549
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1488.05MB/2958.57MB/1488.05MB)


Output file is .//add.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile add.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell add.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file add.post_route.summary.rpt.
<CMD> streamOut add.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                             83

Ports/Pins                            19
    metal layer M1                    19

Nets                                 300
    metal layer M1                    47
    metal layer M2                   151
    metal layer M3                    84
    metal layer M4                    14
    metal layer M5                     3
    metal layer M6                     1

    Via Instances                    216

Special Nets                          45
    metal layer M1                    37
    metal layer M2                     4
    metal layer M4                     4

    Via Instances                    120

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  68
    metal layer M1                    26
    metal layer M2                    22
    metal layer M3                    20


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract add.lef
<CMD> defOut -netlist -routing add.def
Writing DEF file 'add.def', current time is Mon Feb 20 13:59:36 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'add.def' is written, current time is Mon Feb 20 13:59:36 2023 ...
<CMD> saveNetlist add.pnr.v
Writing Netlist "add.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.mmmc2gd0A0/modes/CON/CON.sdc' ...
Current (total cpu=0:03:24, real=0:04:00, peak res=1491.1M, current mem=1302.2M)
add
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1312.9M, current mem=1312.9M)
Current (total cpu=0:03:24, real=0:04:00, peak res=1491.1M, current mem=1312.9M)
Reading latency file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.mmmc2gd0A0/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=1693.85 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1704.13)
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1789.1 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1762.02 CPU=0:00:00.5 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1762.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1762.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1721.02)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1727.18 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1727.18 CPU=0:00:00.1 REAL=0:00:00.0)
TAMODEL Cpu User Time =    0.8 sec
TAMODEL Memory Usage  =   19.1 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1738.04)
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1778.26 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1778.26 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1778.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1778.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1733.26)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1739.41 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1739.41 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.mmmcRu9sR3/modes/CON/CON.sdc' ...
Current (total cpu=0:03:28, real=0:04:03, peak res=1491.1M, current mem=1301.4M)
add
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1312.1M, current mem=1312.1M)
Current (total cpu=0:03:28, real=0:04:03, peak res=1491.1M, current mem=1312.1M)
Reading latency file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.mmmcRu9sR3/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=1684.78 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1676.8M)
Extracted 10.4839% (CPU Time= 0:00:00.1  MEM= 1712.8M)
Extracted 20.5645% (CPU Time= 0:00:00.1  MEM= 1736.8M)
Extracted 30.6452% (CPU Time= 0:00:00.1  MEM= 1736.8M)
Extracted 40.7258% (CPU Time= 0:00:00.1  MEM= 1736.8M)
Extracted 50.8065% (CPU Time= 0:00:00.1  MEM= 1736.8M)
Extracted 60.4839% (CPU Time= 0:00:00.1  MEM= 1736.8M)
Extracted 70.5645% (CPU Time= 0:00:00.1  MEM= 1736.8M)
Extracted 80.6452% (CPU Time= 0:00:00.1  MEM= 1736.8M)
Extracted 90.7258% (CPU Time= 0:00:00.1  MEM= 1736.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1736.8M)
Number of Extracted Resistors     : 516
Number of Extracted Ground Cap.   : 507
Number of Extracted Coupling Cap. : 288
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1720.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1728.793M)
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1728.79)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1811.77 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1784.69 CPU=0:00:00.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1784.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1784.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1739.69)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1745.84 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1745.84 CPU=0:00:00.1 REAL=0:00:00.0)
TAMODEL Cpu User Time =    0.7 sec
TAMODEL Memory Usage  =   19.1 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1756.71)
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1796.92 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1796.92 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1796.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1796.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1747.92)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47. 
Total number of fetched objects 47
AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1754.07 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1754.07 CPU=0:00:00.1 REAL=0:00:01.0)

*** Memory Usage v#1 (Current mem = 1691.863M, initial mem = 283.785M) ***
*** Message Summary: 1707 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:04:03, real=0:06:56, mem=1691.9M) ---
