module mux4 (input reg[7:0] input1, input reg[7:0] input2, input reg[7:0] input3, input reg[7:0] input4, input wire select_hi, input wire select_lo output reg[7:0] out);

always @ (*)
begin
		case ({select_hi,select_lo})
		2'b00:	out <= input1;
		2'b01:	out <= input2;
		2'b10:	out <= input3;
		2'b11:	out <= input4;
		endcase
end
endmodule