==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/stencil_try1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 185.961 ; gain = 96.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 185.961 ; gain = 96.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 185.961 ; gain = 96.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'stencil2d' (../../../../Downloads/stencil_try1.cpp:26) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 215.418 ; gain = 125.934
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'stencil2d' (../../../../Downloads/stencil_try1.cpp:26) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'stencil2d' (../../../../Downloads/stencil_try1.cpp:10)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 274.492 ; gain = 185.008
INFO: [HLS 200-472] Inferring partial write operation for 'surface_store' (../../../../Downloads/stencil_try1.cpp:34:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 288.887 ; gain = 199.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stencil2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.552 seconds; current allocated memory: 219.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 220.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/surface' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/output_surface' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/target_time_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/dt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/dx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/diffusivity' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stencil2d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'stencil2d_surface_store' to 'stencil2d_surfacebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'stencil2d_dadddsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_dmul_64ns_64ns_64_6_max_dsp_1' to 'stencil2d_dmul_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_ddiv_64ns_64ns_64_31_1' to 'stencil2d_ddiv_64eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'stencil2d_dadddsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'stencil2d_ddiv_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'stencil2d_dmul_64dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil2d'.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 222.398 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 106.51 MHz
INFO: [RTMG 210-278] Implementing memory 'stencil2d_surfacebkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 293.215 ; gain = 203.730
INFO: [VHDL 208-304] Generating VHDL RTL for stencil2d.
INFO: [VLOG 209-307] Generating Verilog RTL for stencil2d.
INFO: [HLS 200-112] Total elapsed time: 26.083 seconds; peak allocated memory: 222.398 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/stencil_try1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 186.711 ; gain = 94.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 186.711 ; gain = 94.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 189.641 ; gain = 96.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'stencil2d' (../../../../Downloads/stencil_try1.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 214.766 ; gain = 122.113
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'stencil2d' (../../../../Downloads/stencil_try1.cpp:43) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'stencil2d' (../../../../Downloads/stencil_try1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 274.133 ; gain = 181.480
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/stencil_try1.cpp:30:19) in function 'stencil2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/stencil_try1.cpp:51:23) in function 'stencil2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2' (../../../../Downloads/stencil_try1.cpp:59:23) in function 'stencil2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/stencil_try1.cpp:48:26) in function 'stencil2d' : 

more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'surface_store' (../../../../Downloads/stencil_try1.cpp:54:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 288.562 ; gain = 195.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stencil2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (../../../../Downloads/stencil_try1.cpp:38) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (../../../../Downloads/stencil_try1.cpp:54) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 39.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.983 seconds; current allocated memory: 220.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 221.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/surface' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/output_surface' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/target_time_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/dt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/dx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/diffusivity' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stencil2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'output_surface', 'target_time_s', 'dt', 'dx' and 'diffusivity' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'stencil2d_surface_store' to 'stencil2d_surfacebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'stencil2d_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_fmul_32ns_32ns_32_4_max_dsp_1' to 'stencil2d_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_fdiv_32ns_32ns_32_16_1' to 'stencil2d_fdiv_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'stencil2d_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'stencil2d_fdiv_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'stencil2d_fmul_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil2d'.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 225.030 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.98 MHz
INFO: [RTMG 210-278] Implementing memory 'stencil2d_surfacebkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 298.531 ; gain = 205.879
INFO: [VHDL 208-304] Generating VHDL RTL for stencil2d.
INFO: [VLOG 209-307] Generating Verilog RTL for stencil2d.
INFO: [HLS 200-112] Total elapsed time: 30.538 seconds; peak allocated memory: 225.030 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'surface' has a depth of '65536'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'output_surface' has a depth of '65536'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/stencil_try1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 186.203 ; gain = 118.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 186.203 ; gain = 118.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 189.336 ; gain = 121.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'stencil2d' (../../../../Downloads/stencil_try1.cpp:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 215.059 ; gain = 147.379
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'stencil2d' (../../../../Downloads/stencil_try1.cpp:35) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'stencil2d' (../../../../Downloads/stencil_try1.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 274.621 ; gain = 206.941
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/stencil_try1.cpp:23:19) in function 'stencil2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/stencil_try1.cpp:48:16) in function 'stencil2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2' (../../../../Downloads/stencil_try1.cpp:56:23) in function 'stencil2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/stencil_try1.cpp:40:26) in function 'stencil2d' : 

more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'surface_store' (../../../../Downloads/stencil_try1.cpp:51:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 290.465 ; gain = 222.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stencil2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (../../../../Downloads/stencil_try1.cpp:30) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (../../../../Downloads/stencil_try1.cpp:51) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 39.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.6 seconds; current allocated memory: 220.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 221.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/surface' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/output_surface' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/target_time_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/dt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/dx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/diffusivity' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stencil2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'output_surface', 'target_time_s', 'dt', 'dx' and 'diffusivity' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'stencil2d_surface_store' to 'stencil2d_surfacebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'stencil2d_faddfsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_fmul_32ns_32ns_32_4_max_dsp_1' to 'stencil2d_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_fdiv_32ns_32ns_32_16_1' to 'stencil2d_fdiv_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'stencil2d_faddfsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'stencil2d_fdiv_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'stencil2d_fmul_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil2d'.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 224.992 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.98 MHz
INFO: [RTMG 210-278] Implementing memory 'stencil2d_surfacebkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 299.023 ; gain = 231.344
INFO: [VHDL 208-304] Generating VHDL RTL for stencil2d.
INFO: [VLOG 209-307] Generating Verilog RTL for stencil2d.
INFO: [HLS 200-112] Total elapsed time: 37.281 seconds; peak allocated memory: 224.992 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/stencil_try1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.699 ; gain = 94.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.699 ; gain = 94.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 187.746 ; gain = 95.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'stencil2d' (../../../../Downloads/stencil_try1.cpp:26) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 215.734 ; gain = 123.141
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'stencil2d' (../../../../Downloads/stencil_try1.cpp:26) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'stencil2d' (../../../../Downloads/stencil_try1.cpp:8)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 274.172 ; gain = 181.578
INFO: [HLS 200-472] Inferring partial write operation for 'surface_store' (../../../../Downloads/stencil_try1.cpp:41:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 289.332 ; gain = 196.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stencil2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.831 seconds; current allocated memory: 219.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 220.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/surface' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/output_surface' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/target_time_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/dt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/dx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/diffusivity' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stencil2d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'stencil2d_surface_store' to 'stencil2d_surfacebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'stencil2d_dadddsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_dmul_64ns_64ns_64_6_max_dsp_1' to 'stencil2d_dmul_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_ddiv_64ns_64ns_64_31_1' to 'stencil2d_ddiv_64eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'stencil2d_dadddsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'stencil2d_ddiv_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'stencil2d_dmul_64dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil2d'.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 222.462 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 106.51 MHz
INFO: [RTMG 210-278] Implementing memory 'stencil2d_surfacebkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 293.855 ; gain = 201.262
INFO: [VHDL 208-304] Generating VHDL RTL for stencil2d.
INFO: [VLOG 209-307] Generating Verilog RTL for stencil2d.
INFO: [HLS 200-112] Total elapsed time: 27.52 seconds; peak allocated memory: 222.462 MB.
