read_verilog ../top.v
synth -run begin:check
write_verilog synth.v
