/* Generated by Yosys 0.60+39 (git sha1 49feaa114, g++ 15.2.1 -fPIC -O3) */

module IntAdder_34_Freq400_uid11(clk, X, Y, Cin, R);
  input clk;
  wire clk;
  input [33:0] X;
  wire [33:0] X;
  input [33:0] Y;
  wire [33:0] Y;
  input Cin;
  wire Cin;
  output [33:0] R;
  wire [33:0] R;
  wire [33:0] _0_;
  wire [33:0] _1_;
  reg [33:0] _2_;
  reg [33:0] _3_;
  reg [33:0] _4_;
  reg [33:0] _5_;
  reg [33:0] _6_;
  reg [33:0] _7_;
  wire [33:0] rtmp;
  wire [33:0] y_d1;
  wire [33:0] y_d2;
  wire [33:0] y_d3;
  wire [33:0] y_d4;
  wire [33:0] y_d5;
  wire [33:0] y_d6;
  assign _0_ = X + y_d6;
  assign _1_ = _0_ + { 33'h000000000, Cin };
  always @(posedge clk)
    _2_ <= Y;
  always @(posedge clk)
    _3_ <= y_d1;
  always @(posedge clk)
    _4_ <= y_d2;
  always @(posedge clk)
    _5_ <= y_d3;
  always @(posedge clk)
    _6_ <= y_d4;
  always @(posedge clk)
    _7_ <= y_d5;
  assign rtmp = _1_;
  assign y_d1 = _2_;
  assign y_d2 = _3_;
  assign y_d3 = _4_;
  assign y_d4 = _5_;
  assign y_d5 = _6_;
  assign y_d6 = _7_;
  assign R = rtmp;
endmodule
