// Seed: 2740211334
module module_0;
  wire id_1;
endmodule
module module_1 ();
  wire id_1;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd72,
    parameter id_12 = 32'd46,
    parameter id_13 = 32'd39,
    parameter id_4  = 32'd11
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    _id_12
);
  input wire _id_12;
  input wire _id_11;
  inout wire id_10;
  inout wire id_9;
  inout uwire id_8;
  module_0 modCall_1 ();
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire _id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  parameter id_13 = 1;
  logic [id_11 : id_4] id_14;
  ;
  logic [1 : id_12] id_15;
  assign id_8 = -1;
  integer [id_13 : 1] id_16;
  assign id_2[1] = $clog2(id_13);
  ;
endmodule
