# Test Circuits

This folder contains example Verilog source files that serve as input to the demo.

### Files
- `example.v`: A small test design used to demonstrate Yosys synthesis via the SynPYosys Python wrapper.
