// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps
module dateport_top (
aresetn,
aclk
);

parameter RESET_ACTIVE_LOW = 1;
input aresetn ;

input aclk ;

wire aresetn;


wire sig_dateport_ap_rst_n;



dateport dateport_U(
    .ap_rst_n(sig_dateport_ap_rst_n),
    .ap_clk(aclk)
);

dateport_ap_rst_n_if #(
    .RESET_ACTIVE_LOW(RESET_ACTIVE_LOW))
ap_rst_n_if_U(
    .dout(sig_dateport_ap_rst_n),
    .din(aresetn));

endmodule
