# **Digital Design**
Documenting my learning journey of HDL and digital design.
This repository contains annotated modules covering the fundamental concepts in digital design. 
Written in Verilog 2001, and implemented on an ARTIX-7 FPGA (Nexys A7 Development Board).

## Topics Covered:

### [Guidelines](./Learning%20Modules)
- Verilog Testbench Guidelines
- Blocking & Non-Blocking Assignments
- Verilog Behavioural Modelling Guidelines
- Routing Networks
- Inferred Latches
- Clock Skew
- Vivado's Clocking Wizard

### [Arithmetic Circuits](./Arithmetic%20Circuits)
- Adders
- Subtractors
- Signed & Arithmetic Overflow
- Binary Representation in Verilog

### [Combinational Logic](./)
- [Multplexers](./Multiplexers)
- [Decoders](./Decoders)
- [Encoders](./Encoders)
- [Code Converters](./Seven%20Segment%20Display%20Driver)


### [Registers in Verilog](./Registers)
- [D Flip-Flops](./D%20Flip%20FLop)
- Latches
- Shift Registers
- LFSRs
- Synchronizers

### [Counters](./Counters)
- Asynchronous Counters
- Synchronous Counters
- Timers
- [T Flip Flops](/T%20Flip%20Flop)

### [Pulse Width Modulation (PWM) Design](./PWM)
- Duty Cycle Using Timers & Counters
- [Driving RGB LEDs Using PWM](./RGB%20LED%20Driver)

### [FSMs from State Diagrams](./Finite%20State%20Machines)
- ASM Charts
- [Debouncing & Edge Detection](./Button%20With%20Debouncer%20-%20SSEG%20Display)
- Swapping Memory Locations
- Traffic Controller 

### [Memory 'Arrays'](./Memory)
- BRAM
- Synch./Asynch. RAM
- ROM
- BRAM Macro Cells for Synch. ROM
- [FIFO Templates](/FIFO%20Template)


### [UART with FIFO Buffers](./UART)
- Baudrate Generator
- Receiver
- Transmitter
