#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 11 23:48:38 2023
# Process ID: 37837
# Current directory: /home/jmc/projects/source_hls
# Command line: vivado
# Log file: /home/jmc/projects/source_hls/vivado.log
# Journal file: /home/jmc/projects/source_hls/vivado.jou
# Running On: brutus, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 8, Host memory: 33499 MB
#-----------------------------------------------------------
start_gui
open_project /home/jmc/projects/vivado/presnetq/presnetq.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets ps8_0_axi_periph_M01_AXI] [get_bd_intf_nets simple_conv_0_strm_out] [get_bd_cells simple_conv_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/jmc/projects/ip_ap_ctrl_none [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv IST:hls:simple_conv:1.0 simple_conv_0
endgroup
set_property location {4.5 1797 157} [get_bd_cells simple_conv_0]
connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_out] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets simple_conv_0_strm_out] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_cells simple_conv_0]
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD] [get_bd_cells ps8_0_axi_periph]
delete_bd_objs [get_bd_nets rst_ps8_0_99M_peripheral_aresetn] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_resetn0] [get_bd_cells rst_ps8_0_99M]
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/axi_dma_0/M_AXI_SG} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_SG]
startgroup
set_property CONFIG.c_include_sg {0} [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
endgroup
startgroup
create_bd_cell -type ip -vlnv IST:hls:simple_conv:1.0 simple_conv_0
endgroup
connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_out] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_in] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins simple_conv_0/ap_clk]
regenerate_bd_layout
startgroup
set_property CONFIG.PSU__SAXIGP2__DATA_WIDTH {32} [get_bd_cells zynq_ultra_ps_e_0]
endgroup
startgroup
endgroup
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps8_0_99M_2] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1] }
catch { config_ip_cache -export [get_ips -all design_1_simple_conv_0_4] }
export_ip_user_files -of_objects [get_files /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_zynq_ultra_ps_e_0_1_synth_1 design_1_axi_dma_0_2_synth_1 design_1_axi_smc_1_synth_1 design_1_simple_conv_0_4_synth_1 -jobs 8
wait_on_run design_1_zynq_ultra_ps_e_0_1_synth_1
wait_on_run design_1_axi_dma_0_2_synth_1
wait_on_run design_1_axi_smc_1_synth_1
wait_on_run design_1_simple_conv_0_4_synth_1
export_simulation -of_objects [get_files /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jmc/projects/vivado/presnetq/presnetq.ip_user_files/sim_scripts -ip_user_files_dir /home/jmc/projects/vivado/presnetq/presnetq.ip_user_files -ipstatic_source_dir /home/jmc/projects/vivado/presnetq/presnetq.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/modelsim} {questa=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/questa} {xcelium=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/xcelium} {vcs=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/vcs} {riviera=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD] [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_cells ps8_0_axi_periph]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets simple_conv_0_strm_out] [get_bd_cells simple_conv_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_resetn0] [get_bd_nets rst_ps8_0_99M_peripheral_aresetn] [get_bd_cells rst_ps8_0_99M]
delete_bd_objs [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property CONFIG.c_include_sg {0} [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
startgroup
create_bd_cell -type ip -vlnv IST:hls:simple_conv:1.0 simple_conv_0
endgroup
connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_out] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
set_property location {1 161 -111} [get_bd_cells simple_conv_0]
connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_in] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins simple_conv_0/ap_clk]
regenerate_bd_layout
regenerate_bd_layout
undo
undo
undo
undo
connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_in] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins simple_conv_0/ap_clk]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps8_0_99M_3] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_2] }
catch { config_ip_cache -export [get_ips -all design_1_simple_conv_0_5] }
export_ip_user_files -of_objects [get_files /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_2_synth_1 design_1_simple_conv_0_5_synth_1 -jobs 8
wait_on_run design_1_axi_smc_2_synth_1
wait_on_run design_1_simple_conv_0_5_synth_1
export_simulation -of_objects [get_files /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jmc/projects/vivado/presnetq/presnetq.ip_user_files/sim_scripts -ip_user_files_dir /home/jmc/projects/vivado/presnetq/presnetq.ip_user_files -ipstatic_source_dir /home/jmc/projects/vivado/presnetq/presnetq.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/modelsim} {questa=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/questa} {xcelium=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/xcelium} {vcs=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/vcs} {riviera=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/jmc/projects/vivado/presnetq/design_1_wrapper_ap_ctrl_none.xsa
