
---------- Begin Simulation Statistics ----------
final_tick                               529472743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91770                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                    92075                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6683.96                       # Real time elapsed on the host
host_tick_rate                               79215485                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613388651                       # Number of instructions simulated
sim_ops                                     615427415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.529473                       # Number of seconds simulated
sim_ticks                                529472743500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.664480                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77269111                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89158916                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8528883                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119626857                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11614885                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11747756                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          132871                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155190036                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052937                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509400                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5609635                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138965496                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17208943                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532383                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       53971078                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561782658                       # Number of instructions committed
system.cpu0.commit.committedOps             562293332                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    908499521                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.618925                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.414750                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    644385358     70.93%     70.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    156685554     17.25%     88.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     35853410      3.95%     92.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34868835      3.84%     95.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11685498      1.29%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4392208      0.48%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1018128      0.11%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2401587      0.26%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17208943      1.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    908499521                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671907                       # Number of function calls committed.
system.cpu0.commit.int_insts                543430674                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174756406                       # Number of loads committed
system.cpu0.commit.membars                    1019957                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019963      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311040068     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175265798     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69812524     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562293332                       # Class of committed instruction
system.cpu0.commit.refs                     245078350                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561782658                       # Number of Instructions Simulated
system.cpu0.committedOps                    562293332                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.857153                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.857153                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            120408893                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2922860                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75675264                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             628467040                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               355835825                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                434637813                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5614646                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9506940                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2572568                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155190036                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102234585                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    562739769                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3034684                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     647495245                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           60                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17067804                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148747                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         347795760                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88883996                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.620613                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         919069745                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.705068                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.931334                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               465596650     50.66%     50.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               335467615     36.50%     87.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61057586      6.64%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43487706      4.73%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10549967      1.15%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1743495      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  145119      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     467      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021140      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           919069745                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      124246675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5719190                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146348076                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.585774                       # Inst execution rate
system.cpu0.iew.exec_refs                   275090399                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77227567                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               93823126                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197415439                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512695                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2730510                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78238961                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616248166                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197862832                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3923611                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611147643                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                515251                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3112490                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5614646                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4205910                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        91983                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9428946                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32687                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5377                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3508478                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22659033                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7917017                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5377                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       825804                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4893386                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271665301                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604493869                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837124                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227417449                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.579396                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604604495                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743625143                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386634071                       # number of integer regfile writes
system.cpu0.ipc                              0.538459                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.538459                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020982      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332051876     53.99%     54.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213253      0.69%     54.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018068      0.17%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199652231     32.46%     87.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77114793     12.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615071254                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     786857                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001279                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 140310     17.83%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                541353     68.80%     86.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               105186     13.37%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614837074                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2150066208                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604493818                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        670207659                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 614715318                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615071254                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532848                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       53954831                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            67204                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           465                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11982974                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    919069745                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.669232                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.866882                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          491246515     53.45%     53.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286333626     31.15%     84.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          103853844     11.30%     95.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31059353      3.38%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5692446      0.62%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             427905      0.05%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             316258      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              73360      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              66438      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      919069745                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.589535                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7428412                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1405645                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197415439                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78238961                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1039                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1043316420                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    15629094                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              102131526                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357814407                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3625608                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               361712379                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5882220                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                15306                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            761763055                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             624855748                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          401139298                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                430981272                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8981913                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5614646                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18524549                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43324887                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       761763011                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        105373                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3191                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7962939                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3172                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1507542027                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1243107238                       # The number of ROB writes
system.cpu0.timesIdled                       11689442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1006                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.157399                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2953821                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3685026                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           390782                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4887171                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            138831                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         142414                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3583                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5519822                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8864                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509193                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           290652                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419234                       # Number of branches committed
system.cpu1.commit.bw_lim_events               480925                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528265                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2462981                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19242601                       # Number of instructions committed
system.cpu1.commit.committedOps              19752003                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    120625823                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.163746                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.800509                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    112407825     93.19%     93.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4092758      3.39%     96.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1385946      1.15%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1273181      1.06%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323472      0.27%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       115241      0.10%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475008      0.39%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        71467      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       480925      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    120625823                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227417                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18551490                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5319970                       # Number of loads committed
system.cpu1.commit.membars                    1018451                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018451      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11644968     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829163     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259283      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19752003                       # Class of committed instruction
system.cpu1.commit.refs                       7088458                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19242601                       # Number of Instructions Simulated
system.cpu1.committedOps                     19752003                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.324616                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.324616                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            107102965                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               105446                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2796007                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23265656                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3853467                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8700901                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                291124                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               266809                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1183465                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5519822                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3667118                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    116625896                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71764                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23929023                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 782508                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045355                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4114771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3092652                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.196620                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         121131922                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.201760                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.625332                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               105863382     87.40%     87.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9425494      7.78%     95.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3487035      2.88%     98.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1724691      1.42%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  408152      0.34%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  106105      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  116871      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     182      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           121131922                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         570133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              309388                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4782876                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.176603                       # Inst execution rate
system.cpu1.iew.exec_refs                     7738541                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1854256                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               92096717                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5963818                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510014                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           308676                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1932116                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22209093                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5884285                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           271855                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21492891                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                392497                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1400761                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                291124                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2405705                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17407                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          154202                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7035                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          491                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1725                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       643848                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       163628                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           491                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93669                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        215719                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12226714                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21233014                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842502                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10301025                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.174467                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21242770                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26784257                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14224683                       # number of integer regfile writes
system.cpu1.ipc                              0.158112                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.158112                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018661      4.68%      4.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12921340     59.37%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6463341     29.70%     93.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1361259      6.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21764746                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     579660                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026633                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 103536     17.86%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                422397     72.87%     90.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                53723      9.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21325729                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         165273645                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21233002                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24666477                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20680515                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21764746                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528578                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2457089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            32599                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           313                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1082584                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    121131922                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.179678                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.621671                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          107638417     88.86%     88.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8811046      7.27%     96.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2717485      2.24%     98.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             937484      0.77%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             718062      0.59%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             108994      0.09%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             140616      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              33180      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26638      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      121131922                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.178836                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3289055                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          354573                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5963818                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1932116                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu1.numCycles                       121702055                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   937225398                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               98215415                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13164670                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3318576                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4405895                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1028564                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                13270                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28688525                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22896020                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15323743                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8950613                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4635616                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                291124                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9243375                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2159073                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28688513                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25500                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               798                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7077542                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           796                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   142358959                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44937196                       # The number of ROB writes
system.cpu1.timesIdled                          13296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            72.391696                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2432437                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3360105                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           395578                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4623883                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             99593                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         146030                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           46437                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5086848                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2686                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509132                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           249954                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3646875                       # Number of branches committed
system.cpu2.commit.bw_lim_events               425950                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528112                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3279254                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16503440                       # Number of instructions committed
system.cpu2.commit.committedOps              17012778                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    119797295                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.142013                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.750611                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    112746600     94.11%     94.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3503375      2.92%     97.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1201904      1.00%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1110595      0.93%     98.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       230585      0.19%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        86498      0.07%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       431136      0.36%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        60652      0.05%     99.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       425950      0.36%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    119797295                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174004                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15891270                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4696939                       # Number of loads committed
system.cpu2.commit.membars                    1018385                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018385      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9795389     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206071     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992795      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17012778                       # Class of committed instruction
system.cpu2.commit.refs                       6198878                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16503440                       # Number of Instructions Simulated
system.cpu2.committedOps                     17012778                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.309034                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.309034                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            107698113                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               148339                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2239219                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21422313                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3434015                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7968430                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                250291                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               294071                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1030469                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5086848                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3490285                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    116181463                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                50834                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      23432726                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                 280                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 791830                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.042171                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3803605                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2532030                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.194262                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         120381318                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.200773                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.650588                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               105834242     87.92%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8702350      7.23%     95.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3570180      2.97%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1414778      1.18%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  487964      0.41%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  100772      0.08%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  270820      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     203      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           120381318                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         242878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              264203                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4083826                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.153412                       # Inst execution rate
system.cpu2.iew.exec_refs                     6621628                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1527507                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               93982568                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5590035                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            587902                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           330493                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1707662                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20287303                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5094121                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           164525                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18505224                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                520699                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1485657                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                250291                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2520513                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        14146                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          109737                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4016                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          640                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       893096                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       205723                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           246                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       102699                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        161504                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10687124                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18355390                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.855536                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9143224                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.152170                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18360805                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22940465                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12341965                       # number of integer regfile writes
system.cpu2.ipc                              0.136817                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.136817                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018571      5.46%      5.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10988954     58.86%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5638123     30.20%     94.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1023959      5.48%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18669749                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     549680                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029442                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  96229     17.51%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     17.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                407554     74.14%     91.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                45893      8.35%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18200842                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         158305504                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18355378                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         23561987                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18502637                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18669749                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1784666                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3274524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            35036                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        256554                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1974973                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    120381318                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.155088                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.580639                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          108698049     90.29%     90.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7852659      6.52%     96.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2139316      1.78%     98.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             728009      0.60%     99.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             686927      0.57%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             108359      0.09%     99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             126597      0.11%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              25870      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              15532      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      120381318                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.154776                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3724912                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          478306                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5590035                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1707662                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    185                       # number of misc regfile reads
system.cpu2.numCycles                       120624196                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   938301720                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               99623860                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11440751                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2747451                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3962608                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1046120                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8059                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             25946059                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21001891                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14173863                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8204973                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4438990                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                250291                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8308885                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2733112                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        25946047                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30701                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               792                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  5866585                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           790                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   139662324                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41168382                       # The number of ROB writes
system.cpu2.timesIdled                           4779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            74.857579                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2441060                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3260939                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           463679                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4452362                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            116037                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         204260                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           88223                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4955765                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1276                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509154                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           275277                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470338                       # Number of branches committed
system.cpu3.commit.bw_lim_events               363190                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528176                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3493039                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859952                       # Number of instructions committed
system.cpu3.commit.committedOps              16369302                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    114262861                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.143260                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.747522                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    107411292     94.00%     94.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3419066      2.99%     97.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1182359      1.03%     98.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1065322      0.93%     98.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       212116      0.19%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        78431      0.07%     99.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       474182      0.41%     99.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        56903      0.05%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       363190      0.32%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    114262861                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151202                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254390                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568639                       # Number of loads committed
system.cpu3.commit.membars                    1018390                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018390      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353235     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077793     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919746      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369302                       # Class of committed instruction
system.cpu3.commit.refs                       5997551                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859952                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369302                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.254606                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.254606                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            102680599                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               189238                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2222509                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21356939                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3411721                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7339526                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                275538                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               314793                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1173848                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4955765                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3613304                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    110545411                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                44989                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      23787540                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 927880                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.043072                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3871870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2557097                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.206744                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         114881232                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.213375                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.660399                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               100220222     87.24%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8613943      7.50%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3491991      3.04%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1676475      1.46%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  640290      0.56%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  106061      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  132036      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     203      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           114881232                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         176472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              286608                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3900745                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.155566                       # Inst execution rate
system.cpu3.iew.exec_refs                     6364766                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441028                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               88650198                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5402846                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            595042                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           485094                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1628146                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19858814                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4923738                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           317178                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17899083                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                494015                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1328225                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                275538                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2436531                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        13528                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           90172                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2525                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          148                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       834207                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       199234                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            62                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        42878                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        243730                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10330154                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17767623                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.850949                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8790430                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.154424                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17772450                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22031384                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12014823                       # number of integer regfile writes
system.cpu3.ipc                              0.137843                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.137843                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018599      5.59%      5.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10798667     59.28%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5463282     29.99%     94.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             935571      5.14%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18216261                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     552711                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030342                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  99983     18.09%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                405936     73.44%     91.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                46788      8.47%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17750357                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         151915097                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17767611                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         23348369                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18075316                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18216261                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1783498                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3489511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            48660                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        255322                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2071622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    114881232                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.158566                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.586626                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          103445793     90.05%     90.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7741058      6.74%     96.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2033322      1.77%     98.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             736922      0.64%     99.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             652042      0.57%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             105465      0.09%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             121726      0.11%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              27288      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              17616      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      114881232                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.158323                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3599168                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          405648                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5402846                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1628146                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu3.numCycles                       115057704                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   943869066                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               94337241                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036470                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3225521                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4069630                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1051022                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 3337                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             25656155                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20872677                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14367103                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7538906                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4174874                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                275538                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8629013                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3330633                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        25656143                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30904                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               888                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6748820                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           887                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   133760777                       # The number of ROB reads
system.cpu3.rob.rob_writes                   40343662                       # The number of ROB writes
system.cpu3.timesIdled                           2474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          5774269                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              5459413                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12807239                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             958749                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1049057                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7496269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14961194                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311580                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        70974                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26050884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2797842                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52218606                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2868816                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6096229                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1570398                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5894406                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              996                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            658                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1393079                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1393041                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6096232                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5421                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22450460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22450460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    579818752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               579818752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1419                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7496386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7496386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7496386                       # Request fanout histogram
system.membus.respLayer1.occupancy        38491581703                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22763296635                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                207                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          104                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4507955302.884615                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   23674423884.636772                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          101     97.12%     97.12% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.96%     98.08% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.96%     99.04% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.96%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        72000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 208419740500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            104                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    60645392000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 468827351500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3484130                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3484130                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3484130                       # number of overall hits
system.cpu2.icache.overall_hits::total        3484130                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6154                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6154                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6154                       # number of overall misses
system.cpu2.icache.overall_misses::total         6154                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    251235000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    251235000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    251235000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    251235000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3490284                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3490284                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3490284                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3490284                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001763                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001763                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001763                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001763                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 40824.666883                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 40824.666883                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 40824.666883                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 40824.666883                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1042                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    57.888889                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5471                       # number of writebacks
system.cpu2.icache.writebacks::total             5471                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          651                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          651                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          651                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          651                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5503                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5503                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5503                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5503                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    227321500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    227321500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    227321500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    227321500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001577                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001577                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001577                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001577                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 41308.649827                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41308.649827                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 41308.649827                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41308.649827                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5471                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3484130                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3484130                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6154                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6154                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    251235000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    251235000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3490284                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3490284                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001763                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001763                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 40824.666883                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 40824.666883                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          651                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          651                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5503                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5503                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    227321500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    227321500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001577                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001577                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 41308.649827                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41308.649827                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.979700                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3426917                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5471                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           626.378541                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        333360000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.979700                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999366                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999366                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6986071                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6986071                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4694579                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4694579                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4694579                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4694579                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1217149                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1217149                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1217149                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1217149                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 170041178199                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 170041178199                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 170041178199                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 170041178199                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5911728                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5911728                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5911728                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5911728                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.205887                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.205887                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.205887                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.205887                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 139704.488275                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 139704.488275                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 139704.488275                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 139704.488275                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1271515                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        73006                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            14904                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            571                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    85.313674                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   127.856392                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       530913                       # number of writebacks
system.cpu2.dcache.writebacks::total           530913                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       892088                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       892088                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       892088                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       892088                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325061                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325061                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325061                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325061                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  40847099848                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  40847099848                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  40847099848                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  40847099848                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054986                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054986                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054986                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054986                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 125659.798770                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 125659.798770                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 125659.798770                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 125659.798770                       # average overall mshr miss latency
system.cpu2.dcache.replacements                530913                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4218625                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4218625                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       700706                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       700706                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  88675595000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  88675595000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4919331                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4919331                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.142439                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.142439                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 126551.784914                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 126551.784914                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       546027                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       546027                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       154679                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       154679                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  18817660000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  18817660000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031443                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031443                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 121656.204139                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 121656.204139                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       475954                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        475954                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       516443                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       516443                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  81365583199                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  81365583199                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992397                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992397                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.520400                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.520400                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 157549.977827                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 157549.977827                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       346061                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       346061                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170382                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170382                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  22029439848                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  22029439848                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171687                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171687                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129294.408142                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129294.408142                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          209                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5805500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5805500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.397338                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.397338                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27777.511962                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27777.511962                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       877500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       877500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.117871                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.117871                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14153.225806                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14153.225806                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1520000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1520000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.474255                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.474255                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8685.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8685.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          175                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          175                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1362000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1362000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.474255                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.474255                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7782.857143                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7782.857143                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       445000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       445000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       428000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       428000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284922                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284922                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224210                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224210                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21072050500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21072050500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509132                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509132                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440377                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440377                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93983.544445                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93983.544445                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224209                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224209                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20847840500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20847840500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440375                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440375                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92983.959163                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92983.959163                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.520275                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5527281                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549102                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.066037                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        333371500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.520275                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.891259                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.891259                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13392639                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13392639                       # Number of data accesses
system.cpu3.numPwrStateTransitions                227                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4136886785.087719                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22636542302.037807                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          111     97.37%     97.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     98.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 208419673500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    57867650000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 471605093500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3610167                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3610167                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3610167                       # number of overall hits
system.cpu3.icache.overall_hits::total        3610167                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3137                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3137                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3137                       # number of overall misses
system.cpu3.icache.overall_misses::total         3137                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    169879999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    169879999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    169879999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    169879999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3613304                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3613304                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3613304                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3613304                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000868                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000868                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000868                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000868                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 54153.649665                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54153.649665                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 54153.649665                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54153.649665                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          490                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2890                       # number of writebacks
system.cpu3.icache.writebacks::total             2890                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          215                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          215                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          215                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          215                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2922                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2922                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2922                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2922                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    155393000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    155393000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    155393000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    155393000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000809                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000809                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000809                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000809                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 53180.355921                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53180.355921                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 53180.355921                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53180.355921                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2890                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3610167                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3610167                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3137                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3137                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    169879999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    169879999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3613304                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3613304                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000868                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000868                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 54153.649665                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54153.649665                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          215                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          215                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2922                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2922                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    155393000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    155393000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000809                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000809                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 53180.355921                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53180.355921                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.979434                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3557745                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2890                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1231.053633                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        338869000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.979434                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999357                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999357                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7229530                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7229530                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4499929                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4499929                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4499929                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4499929                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1194889                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1194889                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1194889                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1194889                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 159255544568                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 159255544568                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 159255544568                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 159255544568                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5694818                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5694818                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5694818                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5694818                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.209820                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.209820                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.209820                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.209820                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 133280.618173                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 133280.618173                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 133280.618173                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 133280.618173                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1277205                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        61201                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            14296                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            470                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    89.340025                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   130.214894                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495138                       # number of writebacks
system.cpu3.dcache.writebacks::total           495138                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       890022                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       890022                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       890022                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       890022                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       304867                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       304867                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       304867                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       304867                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37737160910                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37737160910                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37737160910                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37737160910                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053534                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053534                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053534                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053534                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 123782.373658                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 123782.373658                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 123782.373658                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 123782.373658                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495138                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4076077                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4076077                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       699406                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       699406                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  84678662500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  84678662500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4775483                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4775483                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.146458                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.146458                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 121072.256315                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 121072.256315                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       550047                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       550047                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149359                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149359                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17990990000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17990990000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031276                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031276                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 120454.676317                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 120454.676317                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       423852                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        423852                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       495483                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       495483                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  74576882068                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  74576882068                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919335                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919335                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.538958                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.538958                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 150513.503123                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 150513.503123                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       339975                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       339975                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155508                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155508                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19746170910                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19746170910                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169153                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169153                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126978.489274                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126978.489274                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          339                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          339                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5034000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5034000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.374539                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.374539                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24798.029557                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24798.029557                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          139                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       685500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       685500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.118081                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.118081                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 10710.937500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10710.937500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1538500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1538500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.465608                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.465608                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8741.477273                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8741.477273                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1382500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1382500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.462963                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.462963                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         7900                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         7900                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       376000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       376000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       357000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       357000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305653                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305653                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203501                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203501                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  20271739000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  20271739000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509154                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509154                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399685                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399685                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 99614.935553                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 99614.935553                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203501                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203501                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  20068238000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  20068238000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399685                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399685                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 98614.935553                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 98614.935553                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.002115                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5312953                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508172                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.455029                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        338880500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.002115                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.875066                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.875066                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12917982                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12917982                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    710413863.636364                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1036813225.667576                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       162000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3079090000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   521658191000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7814552500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     87636723                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        87636723                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     87636723                       # number of overall hits
system.cpu0.icache.overall_hits::total       87636723                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14597861                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14597861                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14597861                       # number of overall misses
system.cpu0.icache.overall_misses::total     14597861                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 244504325997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 244504325997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 244504325997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 244504325997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102234584                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102234584                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102234584                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102234584                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142788                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.142788                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142788                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.142788                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16749.325535                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16749.325535                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16749.325535                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16749.325535                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3665                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.205479                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12851090                       # number of writebacks
system.cpu0.icache.writebacks::total         12851090                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1746738                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1746738                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1746738                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1746738                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12851123                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12851123                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12851123                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12851123                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 193223478998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 193223478998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 193223478998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 193223478998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125702                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125702                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125702                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125702                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 15035.532614                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15035.532614                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 15035.532614                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15035.532614                       # average overall mshr miss latency
system.cpu0.icache.replacements              12851090                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     87636723                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       87636723                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14597861                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14597861                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 244504325997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 244504325997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102234584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102234584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142788                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.142788                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16749.325535                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16749.325535                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1746738                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1746738                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12851123                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12851123                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 193223478998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 193223478998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125702                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125702                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 15035.532614                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15035.532614                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999913                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          100486426                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12851090                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.819292                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999913                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        217320290                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       217320290                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238557694                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238557694                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238557694                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238557694                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15716190                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15716190                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15716190                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15716190                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 508322024673                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 508322024673                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 508322024673                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 508322024673                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254273884                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254273884                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254273884                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254273884                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061808                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061808                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061808                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061808                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32343.845720                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32343.845720                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32343.845720                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32343.845720                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5900747                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       240563                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           100766                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2399                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.558909                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.276365                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11605458                       # number of writebacks
system.cpu0.dcache.writebacks::total         11605458                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4281259                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4281259                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4281259                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4281259                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11434931                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11434931                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11434931                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11434931                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 227550381890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 227550381890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 227550381890                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 227550381890                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044971                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19899.585043                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19899.585043                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19899.585043                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19899.585043                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11605458                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172473088                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172473088                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11990267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11990267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 327268129500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 327268129500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184463355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184463355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065001                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065001                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27294.482225                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27294.482225                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2493913                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2493913                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9496354                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9496354                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 169506427000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 169506427000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051481                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051481                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17849.632290                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17849.632290                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66084606                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66084606                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3725923                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3725923                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 181053895173                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 181053895173                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69810529                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69810529                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053372                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053372                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48593.031894                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48593.031894                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1787346                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1787346                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1938577                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1938577                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  58043954890                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  58043954890                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027769                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027769                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29941.526640                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29941.526640                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1563                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1563                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          571                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          571                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8048000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8048000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.267573                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.267573                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14094.570928                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14094.570928                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          536                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          536                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1514500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1514500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016401                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016401                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43271.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43271.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          273                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          273                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2902500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2902500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.135686                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.135686                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10631.868132                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10631.868132                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2639500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2639500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.132704                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.132704                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9885.767790                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9885.767790                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318340                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318340                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191060                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191060                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16415299500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16415299500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509400                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509400                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375069                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375069                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85916.986810                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85916.986810                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191060                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191060                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16224239500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16224239500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375069                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375069                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84916.986810                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84916.986810                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.855808                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250505675                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11625707                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.547565                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.855808                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995494                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995494                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521200599                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521200599                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12273833                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10831446                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12267                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               79193                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               67861                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1539                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               61567                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23331512                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12273833                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10831446                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12267                       # number of overall hits
system.l2.overall_hits::.cpu1.data              79193                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3806                       # number of overall hits
system.l2.overall_hits::.cpu2.data              67861                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1539                       # number of overall hits
system.l2.overall_hits::.cpu3.data              61567                       # number of overall hits
system.l2.overall_hits::total                23331512                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            577288                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            771759                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            461016                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1697                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            462168                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            432777                       # number of demand (read+write) misses
system.l2.demand_misses::total                2711223                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           577288                       # number of overall misses
system.l2.overall_misses::.cpu0.data           771759                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3135                       # number of overall misses
system.l2.overall_misses::.cpu1.data           461016                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1697                       # number of overall misses
system.l2.overall_misses::.cpu2.data           462168                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1383                       # number of overall misses
system.l2.overall_misses::.cpu3.data           432777                       # number of overall misses
system.l2.overall_misses::total               2711223                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  44335192912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  90278609612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    360532433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  59770587267                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    173400982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  59568953108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    132305980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  55852076892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     310471659186                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  44335192912                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  90278609612                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    360532433                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  59770587267                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    173400982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  59568953108                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    132305980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  55852076892                       # number of overall miss cycles
system.l2.overall_miss_latency::total    310471659186                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12851121                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11603205                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          540209                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5503                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          530029                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          494344                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26042735                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12851121                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11603205                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         540209                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5503                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         530029                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         494344                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26042735                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.044921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.203545                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.853403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.308377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.871967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.473306                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.875457                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.104107                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.044921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.203545                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.853403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.308377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.871967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.473306                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.875457                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.104107                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76799.089730                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116977.721817                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 115002.370973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 129649.702542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102180.896877                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 128890.258754                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95665.929140                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129055.095100                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114513.508917                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76799.089730                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116977.721817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 115002.370973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 129649.702542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102180.896877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 128890.258754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95665.929140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129055.095100                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114513.508917                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2442530                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     91151                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.796524                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4703980                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1570398                       # number of writebacks
system.l2.writebacks::total                   1570398                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          67423                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            334                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          13085                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            296                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          11832                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          10525                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              103861                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           121                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         67423                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           334                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         13085                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           296                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         11832                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         10525                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             103861                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       577167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       704336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       447931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       450336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       422252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2607362                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       577167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       704336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       447931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       450336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       422252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4988482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7595844                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  38553369416                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  78643518377                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    308110939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  54123820290                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    138771483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  53959494041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    104631981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50656854895                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 276488571422                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  38553369416                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  78643518377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    308110939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  54123820290                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    138771483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  53959494041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    104631981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50656854895                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 487298491121                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 763787062543                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.044912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.060702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.181859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.829181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.254588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.849644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.389459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.854166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100119                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.044912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.060702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.181859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.829181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.254588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.849644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.389459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.854166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.291668                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66797.598297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 111656.252665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 110000.335237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 120830.708948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 99051.736617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 119820.520769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91943.744288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 119968.300671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106041.497660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66797.598297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 111656.252665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 110000.335237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 120830.708948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 99051.736617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 119820.520769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91943.744288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 119968.300671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97684.724756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100553.284473                       # average overall mshr miss latency
system.l2.replacements                       10208044                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3392470                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3392470                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3392470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3392470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22545310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22545310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22545310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22545310                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4988482                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4988482                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 487298491121                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 487298491121                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97684.724756                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97684.724756                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   65                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                141                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       301500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        78500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       380000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              206                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.948052                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.560976                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.425000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.684466                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4130.136986                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3413.043478                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2695.035461                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           140                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1461000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       567000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       444000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       345000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2817000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.948052                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.536585                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.425000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.679612                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20013.698630                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20181.818182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20294.117647                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20121.428571                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           59                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              123                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.819444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.611111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.511111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.727811                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1282.608696                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   239.837398                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           59                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          123                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1190000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       219500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       456000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       602000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2467500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.819444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.611111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.511111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.727811                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20169.491525                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19954.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19826.086957                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20066.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20060.975610                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1661041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            41675                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            36839                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            32618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1772173                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         455155                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         330028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         339014                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         312934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1437131                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52847587038                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40797629756                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41548978844                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  38607869405                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  173802065043                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2116196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       371703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       375853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       345552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3209304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.215082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.901986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.905606                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.447801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116108.989329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123618.692220                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122558.298017                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 123373.840506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120936.828336                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31069                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5150                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4610                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         4199                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            45028                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       424086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       324878                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       334404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       308735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1392103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  46317216842                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37035501937                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37726698000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  35092835538                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 156172252317                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.200400                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.874026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.889720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.893455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.433771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109216.566550                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113998.183740                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 112817.723472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 113666.528052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112184.408996                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12273833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12291445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       577288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1697                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           583503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  44335192912                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    360532433                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    173400982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    132305980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  45001432307                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12851121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12874948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.044921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.203545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.308377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.473306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.045321                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76799.089730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 115002.370973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102180.896877                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95665.929140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77122.880786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          121                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          334                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          296                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          245                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           996                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       577167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       582507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  38553369416                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    308110939                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    138771483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    104631981                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  39104883819                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.044912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.181859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.254588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.389459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.045243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66797.598297                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 110000.335237                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 99051.736617                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91943.744288                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67132.041021                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9170405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        37518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        31022                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        28949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9267894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       316604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       130988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       123154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       119843                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          690589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  37431022574                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  18972957511                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  18019974264                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  17244207487                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  91668161836                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9487009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       168506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       148792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9958483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.777349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.798788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.805440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.069347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118226.625608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 144845.004970                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 146320.657583                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 143889.985122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 132739.099285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        36354                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7935                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         7222                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         6326                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        57837                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       280250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       123053                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       115932                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       113517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       632752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  32326301535                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  17088318353                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  16232796041                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15564019357                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  81211435286                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029540                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.730259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.751946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.762924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115348.087547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 138869.579393                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 140019.977582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 137107.387942                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 128346.390507                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           68                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           27                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               133                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1912                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1301                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         1274                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         1502                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            5989                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     22925876                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     12440909                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      9754918                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     12745883                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     57867586                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1980                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1322                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         1291                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         1529                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          6122                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.965657                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.984115                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.986832                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.982341                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.978275                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11990.520921                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9562.574174                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7656.921507                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  8485.940746                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9662.311905                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          236                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          106                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           92                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          134                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          568                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1676                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1195                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1368                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         5421                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     34660703                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     24931754                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     24669762                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     28619194                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    112881413                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.846465                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.903933                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.915569                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.894702                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.885495                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20680.610382                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20863.392469                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20871.203046                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20920.463450                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20822.987087                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999848                       # Cycle average of tags in use
system.l2.tags.total_refs                    56758677                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10208745                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.559809                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.324010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.799506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.260152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.017631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.147783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.024534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.133952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.009516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.167422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.115341                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.473813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.043742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.160315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.002309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.314302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 426104921                       # Number of tag accesses
system.l2.tags.data_accesses                426104921                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      36938624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      45141184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        179264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28676800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         89664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28829824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         72832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      27033344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    312351936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          479313472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     36938624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       179264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        89664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        72832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37280384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100505472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100505472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         577166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         705331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         448075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         450466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         422396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4880499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7489273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1570398                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1570398                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         69764921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         85256861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           338571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         54161051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           169346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         54450063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           137556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         51057102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    589930152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             905265621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     69764921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       338571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       169346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       137556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70410393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189821805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189821805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189821805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        69764921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        85256861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          338571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        54161051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          169346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        54450063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          137556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        51057102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    589930152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1095087426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1538882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    577166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    668525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    442429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    443923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    413664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4872736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002974871250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94924                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94925                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11539196                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1452329                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7489273                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1570398                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7489273                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1570398                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  65490                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 31516                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            355780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            356340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            412883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            833598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            400038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            691239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            441504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            425910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            447601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            468693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           472071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           400628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           399329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           379235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           367801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           571133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            101146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            123669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            112753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            123396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            136615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           119897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           102769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75879                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 361716816034                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                37118915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            500912747284                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48724.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67474.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6011129                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  936790                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7489273                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1570398                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1024198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  621231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  648116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  632721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  566169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  504651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  443113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  400691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  337804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  282629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 336803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 624726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 407301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 169439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 143073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 120232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  90166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  51813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  12721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  76159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  87462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  93600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  99525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 102771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  99632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2014711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    284.709245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.513439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.997587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       611081     30.33%     30.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       677924     33.65%     63.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       170845      8.48%     72.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       148667      7.38%     79.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       130672      6.49%     86.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37981      1.89%     88.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25700      1.28%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39320      1.95%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       172521      8.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2014711                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.206826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.707342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    657.070742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        94924    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94925                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.211369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.196381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.736785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            86447     91.07%     91.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              740      0.78%     91.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5346      5.63%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1525      1.61%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              505      0.53%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              220      0.23%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               85      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94924                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              475122112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4191360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98486848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               479313472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100505472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       897.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    905.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  529472725500                       # Total gap between requests
system.mem_ctrls.avgGap                      58442.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     36938624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     42785600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       179264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     28315456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        89664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     28411072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        72832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     26474496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    311855104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98486848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 69764920.769712865353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 80807936.811198681593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 338570.780461714196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 53478590.442304804921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 169345.827713981300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 53659177.641879886389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 137555.711590657185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 50001622.038170136511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 588991799.537269353867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186009287.936084300280                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       577166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       705331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       448075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1401                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       450466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1138                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       422396                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4880499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1570398                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  14869517721                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  49614240454                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    189242087                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35427961976                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     79434285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  35172363526                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     56556030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  33070513977                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 332432917228                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12796846111977                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25762.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70341.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     67562.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     79067.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     56698.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     78079.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49697.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78292.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68114.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8148791.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7542231900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4008768555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25036345740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4276860840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41795520000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     138839381340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      86400159840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       307899268215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.520526                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 223140017330                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17680000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 288652726170                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6842876040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3637055895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         27969464880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3755941380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41795520000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     183662555130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48654329280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       316317742605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.420257                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 124563099719                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17680000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 387229643781                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                277                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3369022086.330935                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20541116973.215347                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          136     97.84%     97.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     98.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 208419371500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61178673500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 468294070000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3649700                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3649700                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3649700                       # number of overall hits
system.cpu1.icache.overall_hits::total        3649700                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17418                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17418                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17418                       # number of overall misses
system.cpu1.icache.overall_misses::total        17418                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    583095500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    583095500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    583095500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    583095500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3667118                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3667118                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3667118                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3667118                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004750                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004750                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004750                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004750                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33476.604662                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33476.604662                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33476.604662                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33476.604662                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          166                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    18.444444                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15370                       # number of writebacks
system.cpu1.icache.writebacks::total            15370                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2016                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2016                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2016                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2016                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15402                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15402                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15402                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15402                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    527717500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    527717500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    527717500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    527717500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004200                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004200                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004200                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004200                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 34262.920400                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 34262.920400                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 34262.920400                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 34262.920400                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15370                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3649700                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3649700                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17418                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17418                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    583095500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    583095500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3667118                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3667118                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004750                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004750                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33476.604662                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33476.604662                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2016                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2016                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15402                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15402                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    527717500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    527717500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004200                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004200                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 34262.920400                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 34262.920400                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979926                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3585268                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15370                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           233.264021                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        327730000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979926                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999373                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999373                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7349638                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7349638                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5568304                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5568304                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5568304                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5568304                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1335536                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1335536                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1335536                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1335536                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 180729522833                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 180729522833                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 180729522833                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 180729522833                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6903840                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6903840                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6903840                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6903840                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193448                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193448                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193448                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193448                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 135323.587558                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135323.587558                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 135323.587558                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135323.587558                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1424606                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       126498                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18078                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1071                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.803297                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   118.112045                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542225                       # number of writebacks
system.cpu1.dcache.writebacks::total           542225                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       989908                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       989908                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       989908                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       989908                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       345628                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       345628                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       345628                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       345628                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  42754084591                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  42754084591                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  42754084591                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  42754084591                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050063                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050063                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050063                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050063                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 123699.713539                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 123699.713539                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 123699.713539                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 123699.713539                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542225                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4866270                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4866270                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       778686                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       778686                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  94159862000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  94159862000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5644956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5644956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137944                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137944                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 120921.477977                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120921.477977                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       609674                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       609674                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169012                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169012                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  19897734500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  19897734500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029940                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029940                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 117729.714458                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 117729.714458                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       702034                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        702034                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       556850                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       556850                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  86569660833                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  86569660833                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.442336                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.442336                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 155463.160336                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 155463.160336                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       380234                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       380234                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176616                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176616                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22856350091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22856350091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140296                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140296                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 129412.681133                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 129412.681133                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          251                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6639000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6639000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.457195                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.457195                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26450.199203                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26450.199203                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          167                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       985500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       985500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.153005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.153005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11732.142857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11732.142857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       900500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       900500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          342                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          342                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.423977                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.423977                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6210.344828                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6210.344828                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       773500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       773500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.415205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.415205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5447.183099                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5447.183099                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       323000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       323000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       308000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       308000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292193                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292193                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217000                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217000                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19560401000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19560401000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509193                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509193                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426165                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426165                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90140.096774                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90140.096774                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217000                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217000                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19343401000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19343401000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426165                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426165                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89140.096774                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89140.096774                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.013371                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6420706                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           562440                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.415806                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        327741500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.013371                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.937918                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.937918                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15390319                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15390319                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 529472743500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22835844                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4962868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22656058                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8637646                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8502478                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1052                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           704                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1756                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           55                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           55                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3278463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3278463                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12874950                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9960897                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6122                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         6122                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38553333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34837082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1646678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1611834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1499699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78220011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1644941440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1485354176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1969408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69275200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       702336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     67900160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       371968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63326656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3333841344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18783542                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105090368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         44852375                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077745                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.308356                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41697996     92.97%     92.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2984315      6.65%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36570      0.08%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 104395      0.23%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  29090      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           44852375                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52181017826                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         823077509                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8406144                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         761463009                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4500705                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17439095113                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19294092111                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         843131379                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23285573                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               577141284000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 436372                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746932                       # Number of bytes of host memory used
host_op_rate                                   437748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1646.84                       # Real time elapsed on the host
host_tick_rate                               28945498                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718633206                       # Number of instructions simulated
sim_ops                                     720899424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.047669                       # Number of seconds simulated
sim_ticks                                 47668540500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.283414                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7520192                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7892446                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1342528                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13667705                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34235                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          55707                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21472                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14680795                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12880                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4323                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1132787                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5984398                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1458523                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140332                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23150892                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27485686                       # Number of instructions committed
system.cpu0.commit.committedOps              27550839                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78277799                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.351962                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.300471                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     68207690     87.14%     87.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5495706      7.02%     94.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1388149      1.77%     95.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       750998      0.96%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       330600      0.42%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       159504      0.20%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       168666      0.22%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       317963      0.41%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1458523      1.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78277799                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70363                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27110816                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6790857                       # Number of loads committed
system.cpu0.commit.membars                      98050                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98734      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19586327     71.09%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6794606     24.66%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1059266      3.84%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27550839                       # Class of committed instruction
system.cpu0.commit.refs                       7854755                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27485686                       # Number of Instructions Simulated
system.cpu0.committedOps                     27550839                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.354356                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.354356                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             44326600                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               211659                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6465435                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56149228                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7700508                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28086676                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1135615                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               643119                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1031217                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14680795                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3795792                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     73959320                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                85361                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          684                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64492017                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          124                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2690728                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159233                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6975009                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7554427                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.699504                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82280616                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.788625                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.030250                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                43476265     52.84%     52.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20568341     25.00%     77.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11958177     14.53%     92.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5524467      6.71%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  256878      0.31%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  293663      0.36%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  136470      0.17%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15061      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   51294      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82280616                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2820                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2042                       # number of floating regfile writes
system.cpu0.idleCycles                        9916171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1264898                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9420514                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.482136                       # Inst execution rate
system.cpu0.iew.exec_refs                    12805369                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1156970                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               14056477                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12529285                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             75168                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           577048                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1261126                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50657388                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11648399                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1327705                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44451349                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 64869                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4443713                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1135615                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4567580                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       101640                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           21058                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5738428                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       197228                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           209                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       453432                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        811466                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31179520                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42488288                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.818729                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25527582                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.460843                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42773314                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57027455                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32184674                       # number of integer regfile writes
system.cpu0.ipc                              0.298120                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.298120                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101394      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32313303     70.59%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7039      0.02%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1949      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1380      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12188031     26.62%     97.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1164019      2.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            596      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45779054                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3358                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6689                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3298                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3430                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     283987                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006203                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 157889     55.60%     55.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     55.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     49      0.02%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     55.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                109166     38.44%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16838      5.93%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               22      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45958289                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         174188932                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42484990                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73760703                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50440080                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45779054                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             217308                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23106551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            72910                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         76976                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9632981                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82280616                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.556377                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.084606                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           57796861     70.24%     70.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13056776     15.87%     86.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5932131      7.21%     93.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2812078      3.42%     96.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1726735      2.10%     98.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             463268      0.56%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             288443      0.35%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             166748      0.20%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              37576      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82280616                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.496536                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           132343                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11593                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12529285                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1261126                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6194                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        92196787                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3140297                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               26703073                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20479816                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                403106                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9031226                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12381753                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               342604                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69725785                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53812549                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40393094                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27496003                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                547908                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1135615                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             13611122                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19913282                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2874                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69722911                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4303577                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             68693                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2450319                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         68691                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   127489417                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105413980                       # The number of ROB writes
system.cpu0.timesIdled                         112427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2649                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.133831                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7569715                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7713665                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1336403                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13610428                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12873                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17163                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4290                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14524926                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2060                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3988                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1138025                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5721255                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1345433                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129314                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23744962                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26098656                       # Number of instructions committed
system.cpu1.commit.committedOps              26160280                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     75283190                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.347492                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.284168                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     65526698     87.04%     87.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5424668      7.21%     94.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1350007      1.79%     96.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       690820      0.92%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       316325      0.42%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       154600      0.21%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       161099      0.21%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313540      0.42%     98.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1345433      1.79%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     75283190                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20433                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25738738                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6531078                       # Number of loads committed
system.cpu1.commit.membars                      92656                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92656      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18781564     71.79%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            197      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6535066     24.98%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        750443      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26160280                       # Class of committed instruction
system.cpu1.commit.refs                       7285509                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26098656                       # Number of Instructions Simulated
system.cpu1.committedOps                     26160280                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.129362                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.129362                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             43519651                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               199598                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6505785                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55445756                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5683797                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27990058                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1139594                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               629088                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1021065                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14524926                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3614678                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     73367775                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58775                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63678738                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2675944                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.177844                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4648343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7582588                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.779687                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          79354165                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.807054                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.023712                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                40838351     51.46%     51.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20463899     25.79%     77.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11919399     15.02%     92.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5480971      6.91%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  209340      0.26%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  275191      0.35%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  119835      0.15%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12310      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   34869      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            79354165                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2317973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1275529                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9256304                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.532017                       # Inst execution rate
system.cpu1.iew.exec_refs                    12335474                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    859326                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               14348698                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12366618                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             61138                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           578672                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1015683                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49862835                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11476148                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1329645                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43450938                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 65108                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4221244                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1139594                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4343777                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        91097                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11964                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5835540                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       261252                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       463970                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        811559                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30594804                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41462143                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819923                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25085398                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.507666                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41778318                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55681822                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31627563                       # number of integer regfile writes
system.cpu1.ipc                              0.319554                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.319554                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            94174      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31806516     71.03%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 248      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12013728     26.83%     98.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             865561      1.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              2      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44780583                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      2                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  4                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 6                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     246592                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005507                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 151659     61.50%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 93965     38.11%     99.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  968      0.39%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44932999                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         169239883                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41462143                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73565444                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49675870                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44780583                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             186965                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23702555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77964                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         57651                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10038741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     79354165                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.564313                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.083725                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           55366457     69.77%     69.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12664067     15.96%     85.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5962428      7.51%     93.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2796628      3.52%     96.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1692271      2.13%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             425398      0.54%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             257835      0.32%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             153956      0.19%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              35125      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       79354165                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.548297                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           135038                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9988                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12366618                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1015683                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1515                       # number of misc regfile reads
system.cpu1.numCycles                        81672138                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13584096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               26809067                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19638315                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                382103                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7027086                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12403015                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               355043                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             68851373                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53064732                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39986693                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27370732                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                126161                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1139594                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13194762                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20348378                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        68851373                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3812924                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             55979                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2407868                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         55966                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   123833808                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103888895                       # The number of ROB writes
system.cpu1.timesIdled                          23366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.036621                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7562812                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7793771                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1336489                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13495036                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12466                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17329                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4863                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14405176                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1969                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4047                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1142980                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5697600                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1279384                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115561                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24009566                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25982906                       # Number of instructions committed
system.cpu2.commit.committedOps              26037630                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     74076670                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.351496                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.276411                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     64116381     86.55%     86.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5617526      7.58%     94.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1392638      1.88%     96.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       705147      0.95%     96.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       324865      0.44%     97.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       167157      0.23%     97.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       165934      0.22%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307638      0.42%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1279384      1.73%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     74076670                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20516                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25625388                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6490505                       # Number of loads committed
system.cpu2.commit.membars                      82288                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82288      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18729589     71.93%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            213      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6494552     24.94%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        730634      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26037630                       # Class of committed instruction
system.cpu2.commit.refs                       7225186                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25982906                       # Number of Instructions Simulated
system.cpu2.committedOps                     26037630                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.097313                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.097313                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             42029775                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               194689                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6540033                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55603002                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5761198                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28221085                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1144577                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               620856                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1014715                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14405176                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3693708                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     72117459                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                58810                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63769950                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                 125                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2676172                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.178997                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4715648                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7575278                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.792398                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          78171350                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.819181                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.018874                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                39524627     50.56%     50.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20575284     26.32%     76.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11955009     15.29%     92.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5503773      7.04%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  212909      0.27%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  278601      0.36%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   81301      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11358      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28488      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            78171350                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2305839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1282762                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9239604                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.540169                       # Inst execution rate
system.cpu2.iew.exec_refs                    12291960                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    849936                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               13916843                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12336342                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             52348                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           567787                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1041596                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50007482                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11442024                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1349071                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43471296                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 64581                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3948187                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1144577                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4067721                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        85021                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11878                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5845837                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       306915                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            63                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       472159                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        810603                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30409347                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41498015                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.819335                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24915438                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.515649                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41829267                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55699973                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31711041                       # number of integer regfile writes
system.cpu2.ipc                              0.322861                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.322861                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83830      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31908254     71.19%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 263      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11976429     26.72%     98.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             851237      1.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44820367                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     235802                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005261                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 147818     62.69%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     62.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 87231     36.99%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  753      0.32%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44972339                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         168127749                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41498015                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73977392                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49846463                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44820367                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             161019                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23969852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            79863                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         45458                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10214922                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     78171350                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.573361                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.084349                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           54114676     69.23%     69.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12632623     16.16%     85.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6063503      7.76%     93.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2830809      3.62%     96.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1703353      2.18%     98.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             411531      0.53%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             240277      0.31%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             141042      0.18%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33536      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       78171350                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.556933                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           131962                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           10813                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12336342                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1041596                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1542                       # number of misc regfile reads
system.cpu2.numCycles                        80477189                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    14780581                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               26015661                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19566065                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                366165                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7100796                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              12313961                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               359256                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69106774                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53220581                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40151912                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27601282                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 98919                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1144577                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             13053864                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20585847                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69106774                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3255170                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             46939                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2359320                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         46929                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   122835213                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104196375                       # The number of ROB writes
system.cpu2.timesIdled                          23579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.063055                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7391712                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7694646                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1324846                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13230439                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12909                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17491                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4582                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14136895                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1831                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3863                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1123456                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5620544                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1275587                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          97985                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23718337                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25677307                       # Number of instructions committed
system.cpu3.commit.committedOps              25723260                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     72867597                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.353014                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.279954                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     63056618     86.54%     86.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5512383      7.56%     94.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1365930      1.87%     95.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       720621      0.99%     96.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       316591      0.43%     97.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       164371      0.23%     97.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       164233      0.23%     97.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       291263      0.40%     98.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1275587      1.75%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     72867597                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20259                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25325272                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6376066                       # Number of loads committed
system.cpu3.commit.membars                      69273                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69273      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18545356     72.10%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            221      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6379929     24.80%     97.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        728127      2.83%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25723260                       # Class of committed instruction
system.cpu3.commit.refs                       7108056                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25677307                       # Number of Instructions Simulated
system.cpu3.committedOps                     25723260                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.085815                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.085815                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             41200793                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               202515                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6411506                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              54917399                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5722387                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27875986                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1124961                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               647566                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               995421                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14136895                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3619880                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     70942344                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                57508                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62939041                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2652702                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.178416                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4650834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7404621                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.794330                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          76919548                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.821337                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.018959                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                38819918     50.47%     50.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20259896     26.34%     76.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11768608     15.30%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5460004      7.10%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  223518      0.29%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279063      0.36%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   74516      0.10%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8944      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25081      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            76919548                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2315871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1259080                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9093028                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.541457                       # Inst execution rate
system.cpu3.iew.exec_refs                    12055652                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    829547                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               14159768                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12146943                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             44871                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           554028                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1008555                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49403395                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11226105                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1335923                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             42902556                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 65947                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3769263                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1124961                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3890222                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        80248                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11856                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5770877                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       276565                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            54                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       461734                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        797346                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30087818                       # num instructions consuming a value
system.cpu3.iew.wb_count                     40984209                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.818526                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24627675                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.517246                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41301487                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                54952889                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31358495                       # number of integer regfile writes
system.cpu3.ipc                              0.324063                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.324063                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            70726      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31579704     71.39%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 256      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11758526     26.58%     98.13% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             828913      1.87%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44238479                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     234442                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005300                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 150021     63.99%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     63.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 83484     35.61%     99.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  937      0.40%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44402195                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         165709226                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     40984209                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73083582                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49267862                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44238479                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             135533                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23680135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            78278                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         37548                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10096628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     76919548                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.575127                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.087310                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           53237929     69.21%     69.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12375290     16.09%     85.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6002013      7.80%     93.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2805767      3.65%     96.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1677982      2.18%     98.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             402699      0.52%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             241995      0.31%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             142515      0.19%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              33358      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       76919548                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.558317                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           115190                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9073                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12146943                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1008555                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1453                       # number of misc regfile reads
system.cpu3.numCycles                        79235419                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16020658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               26118226                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19339830                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                362525                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7039099                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              11945291                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               341404                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68235025                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52591205                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39767943                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27263630                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                113725                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1124961                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             12689816                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20428113                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68235025                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2683816                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             39626                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2278568                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         39607                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   121024364                       # The number of ROB reads
system.cpu3.rob.rob_writes                  102942398                       # The number of ROB writes
system.cpu3.timesIdled                          23063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4777255                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4747927                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11650602                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            1770364                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                907135                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5998261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11739938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       742930                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       280121                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2624327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1983990                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5741449                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2264111                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5867488                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       387847                       # Transaction distribution
system.membus.trans_dist::WritebackClean           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5355116                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13359                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21929                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93993                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93585                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5867485                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           197                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17701011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17701011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    406331648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               406331648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30979                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5996963                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5996963    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5996963                       # Request fanout histogram
system.membus.respLayer1.occupancy        30387195203                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             63.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15007425302                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1682                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          842                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8824663.895487                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12928103.423414                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          842    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    129214000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            842                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    40238173500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7430367000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3668767                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3668767                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3668767                       # number of overall hits
system.cpu2.icache.overall_hits::total        3668767                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24940                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24940                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24940                       # number of overall misses
system.cpu2.icache.overall_misses::total        24940                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1821963999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1821963999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1821963999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1821963999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3693707                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3693707                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3693707                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3693707                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006752                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006752                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006752                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006752                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 73053.889294                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73053.889294                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 73053.889294                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73053.889294                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2944                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    61.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23215                       # number of writebacks
system.cpu2.icache.writebacks::total            23215                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1725                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1725                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1725                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1725                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23215                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23215                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23215                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23215                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1682393000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1682393000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1682393000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1682393000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006285                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006285                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006285                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006285                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 72470.083997                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72470.083997                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 72470.083997                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72470.083997                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23215                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3668767                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3668767                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24940                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24940                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1821963999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1821963999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3693707                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3693707                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006752                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006752                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 73053.889294                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73053.889294                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1725                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1725                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23215                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23215                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1682393000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1682393000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006285                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006285                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 72470.083997                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72470.083997                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3754698                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23247                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           161.513228                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7410629                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7410629                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8667459                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8667459                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8667459                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8667459                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2989559                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2989559                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2989559                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2989559                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 282504785524                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 282504785524                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 282504785524                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 282504785524                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11657018                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11657018                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11657018                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11657018                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.256460                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.256460                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.256460                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.256460                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 94497.143399                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94497.143399                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 94497.143399                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94497.143399                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5639361                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       339858                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            89674                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3503                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.887359                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    97.019126                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       616506                       # number of writebacks
system.cpu2.dcache.writebacks::total           616506                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2361016                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2361016                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2361016                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2361016                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       628543                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       628543                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       628543                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       628543                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  64630419891                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  64630419891                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  64630419891                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  64630419891                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053920                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053920                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053920                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053920                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 102825.773083                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102825.773083                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 102825.773083                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102825.773083                       # average overall mshr miss latency
system.cpu2.dcache.replacements                616505                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8146261                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8146261                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2807807                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2807807                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 266137378000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 266137378000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10954068                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10954068                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.256326                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.256326                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 94784.783285                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94784.783285                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2208004                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2208004                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       599803                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       599803                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  61538581000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  61538581000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054756                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054756                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 102597.988006                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102597.988006                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       521198                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        521198                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       181752                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       181752                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  16367407524                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16367407524                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       702950                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       702950                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.258556                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.258556                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 90053.520864                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90053.520864                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       153012                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       153012                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28740                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28740                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3091838891                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3091838891                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.040885                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040885                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107579.641301                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107579.641301                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27119                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27119                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1654                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1654                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     43848500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     43848500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.057484                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.057484                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26510.580411                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26510.580411                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          444                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          444                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1210                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1210                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     17476500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     17476500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.042053                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.042053                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14443.388430                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14443.388430                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21617                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21617                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5802                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5802                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     43874500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     43874500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27419                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27419                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.211605                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.211605                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7561.961393                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7561.961393                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5619                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5619                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     38420500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     38420500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.204931                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.204931                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6837.604556                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6837.604556                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3877500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3877500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3712500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3712500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1079                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1079                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2968                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2968                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     58505500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     58505500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4047                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4047                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.733383                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.733383                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 19712.095687                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 19712.095687                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2966                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2966                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     55530500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     55530500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.732889                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.732889                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 18722.353338                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 18722.353338                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.010446                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9359273                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           629762                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.861603                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.010446                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.969076                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.969076                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24064249                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24064249                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1508                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          755                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10663851.655629                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17302501.823684                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          755    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        53000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    233570000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            755                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    39617332500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8051208000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3595060                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3595060                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3595060                       # number of overall hits
system.cpu3.icache.overall_hits::total        3595060                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24820                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24820                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24820                       # number of overall misses
system.cpu3.icache.overall_misses::total        24820                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1836181999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1836181999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1836181999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1836181999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3619880                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3619880                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3619880                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3619880                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006857                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006857                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006857                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006857                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 73979.935496                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73979.935496                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 73979.935496                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73979.935496                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1953                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    47.634146                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22959                       # number of writebacks
system.cpu3.icache.writebacks::total            22959                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1861                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1861                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1861                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1861                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        22959                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22959                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        22959                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22959                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1690298999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1690298999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1690298999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1690298999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006342                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006342                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006342                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006342                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 73622.500936                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 73622.500936                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 73622.500936                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 73622.500936                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22959                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3595060                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3595060                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24820                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24820                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1836181999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1836181999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3619880                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3619880                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006857                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006857                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 73979.935496                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73979.935496                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1861                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1861                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        22959                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22959                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1690298999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1690298999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006342                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006342                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 73622.500936                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 73622.500936                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3673363                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22991                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           159.773955                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7262719                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7262719                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8529365                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8529365                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8529365                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8529365                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2942455                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2942455                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2942455                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2942455                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 280839553890                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 280839553890                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 280839553890                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 280839553890                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11471820                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11471820                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11471820                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11471820                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.256494                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.256494                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.256494                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.256494                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 95443.958834                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 95443.958834                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 95443.958834                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 95443.958834                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5373113                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       334708                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            84717                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3394                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    63.424260                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    98.617560                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       602722                       # number of writebacks
system.cpu3.dcache.writebacks::total           602722                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2326591                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2326591                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2326591                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2326591                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       615864                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       615864                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       615864                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       615864                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  63605855380                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  63605855380                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  63605855380                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  63605855380                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053685                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053685                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053685                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053685                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 103279.060604                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103279.060604                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 103279.060604                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103279.060604                       # average overall mshr miss latency
system.cpu3.dcache.replacements                602721                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8001483                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8001483                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2765606                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2765606                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 264748311500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 264748311500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10767089                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10767089                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.256857                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.256857                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 95728.860691                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95728.860691                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2179662                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2179662                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       585944                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       585944                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  60544049000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  60544049000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054420                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054420                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 103327.364048                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103327.364048                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       527882                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        527882                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       176849                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       176849                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  16091242390                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16091242390                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       704731                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       704731                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250945                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.250945                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 90988.596995                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 90988.596995                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       146929                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       146929                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29920                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29920                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3061806380                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3061806380                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042456                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042456                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 102333.100936                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 102333.100936                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23018                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23018                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1506                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1506                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     48779500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     48779500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.061409                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.061409                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 32390.106242                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 32390.106242                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          486                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          486                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1020                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1020                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16809000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16809000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.041592                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.041592                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16479.411765                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16479.411765                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18088                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18088                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5098                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5098                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     36318000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     36318000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.219874                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.219874                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7123.970184                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7123.970184                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         4988                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4988                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     31474000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     31474000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.215130                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.215130                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6309.943865                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6309.943865                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3510500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3510500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3366500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3366500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1119                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1119                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2744                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2744                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     57076500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     57076500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3863                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3863                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.710329                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.710329                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20800.473761                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20800.473761                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2744                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2744                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     54332500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     54332500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.710329                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.710329                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 19800.473761                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 19800.473761                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.840580                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9199409                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           615980                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.934590                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.840580                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.963768                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.963768                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23662740                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23662740                       # Number of data accesses
system.cpu0.numPwrStateTransitions                468                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          234                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6710536.324786                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12901726.411815                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          234    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    105529500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            234                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    46098275000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1570265500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3676854                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3676854                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3676854                       # number of overall hits
system.cpu0.icache.overall_hits::total        3676854                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       118937                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        118937                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       118937                       # number of overall misses
system.cpu0.icache.overall_misses::total       118937                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7968050491                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7968050491                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7968050491                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7968050491                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3795791                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3795791                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3795791                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3795791                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031334                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031334                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031334                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031334                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66993.874833                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66993.874833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66993.874833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66993.874833                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17220                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              325                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.984615                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           42                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110449                       # number of writebacks
system.cpu0.icache.writebacks::total           110449                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8488                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8488                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8488                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8488                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7380422492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7380422492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7380422492                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7380422492                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029098                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029098                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029098                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029098                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66821.994694                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66821.994694                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66821.994694                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66821.994694                       # average overall mshr miss latency
system.cpu0.icache.replacements                110449                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3676854                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3676854                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       118937                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       118937                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7968050491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7968050491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3795791                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3795791                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031334                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031334                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66993.874833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66993.874833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8488                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8488                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7380422492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7380422492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029098                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029098                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66821.994694                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66821.994694                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3788722                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110481                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.292973                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7702031                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7702031                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8887686                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8887686                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8887686                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8887686                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3227811                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3227811                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3227811                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3227811                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 298896882502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 298896882502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 298896882502                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 298896882502                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12115497                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12115497                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12115497                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12115497                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.266420                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.266420                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.266420                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.266420                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 92600.490705                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92600.490705                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 92600.490705                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92600.490705                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6710653                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       288239                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           111912                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2943                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.963659                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    97.940537                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       692895                       # number of writebacks
system.cpu0.dcache.writebacks::total           692895                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2523145                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2523145                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2523145                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2523145                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       704666                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       704666                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       704666                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       704666                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  70311274187                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  70311274187                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  70311274187                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  70311274187                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058162                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058162                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058162                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058162                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99779.575270                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99779.575270                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99779.575270                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99779.575270                       # average overall mshr miss latency
system.cpu0.dcache.replacements                692891                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8199569                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8199569                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2890978                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2890978                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 273130761500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 273130761500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11090547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11090547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.260670                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.260670                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 94476.942232                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94476.942232                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2245718                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2245718                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       645260                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       645260                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  65283041500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  65283041500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058181                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058181                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 101173.234820                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 101173.234820                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       688117                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        688117                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       336833                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       336833                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25766121002                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25766121002                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1024950                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1024950                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.328634                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.328634                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76495.239487                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76495.239487                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       277427                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       277427                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59406                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59406                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5028232687                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5028232687                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057960                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057960                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84641.832256                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84641.832256                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33076                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33076                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2645                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2645                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     73890500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     73890500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.074046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27935.916824                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27935.916824                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1966                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1966                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          679                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          679                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6385000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6385000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019008                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019008                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9403.534610                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9403.534610                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27448                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27448                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         7012                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7012                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     63459000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     63459000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34460                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34460                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.203482                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.203482                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9050.057045                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9050.057045                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6813                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6813                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     56700000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     56700000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.197707                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.197707                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8322.324967                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8322.324967                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       976000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       976000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       922000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       922000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2042                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2042                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2281                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2281                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     54737498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     54737498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4323                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4323                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.527643                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.527643                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23997.149496                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23997.149496                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2280                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2280                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     52456498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     52456498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.527412                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.527412                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23007.235965                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23007.235965                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.760949                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9665849                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           703868                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.732474                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.760949                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992530                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992530                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25083838                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25083838                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               34307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              148291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7193                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              139544                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7268                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              134135                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7046                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              131847                       # number of demand (read+write) hits
system.l2.demand_hits::total                   609631                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              34307                       # number of overall hits
system.l2.overall_hits::.cpu0.data             148291                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7193                       # number of overall hits
system.l2.overall_hits::.cpu1.data             139544                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7268                       # number of overall hits
system.l2.overall_hits::.cpu2.data             134135                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7046                       # number of overall hits
system.l2.overall_hits::.cpu3.data             131847                       # number of overall hits
system.l2.overall_hits::total                  609631                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             76141                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            541566                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16034                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15947                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            482640                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            471538                       # number of demand (read+write) misses
system.l2.demand_misses::total                2113671                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            76141                       # number of overall misses
system.l2.overall_misses::.cpu0.data           541566                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16034                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493892                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15947                       # number of overall misses
system.l2.overall_misses::.cpu2.data           482640                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15913                       # number of overall misses
system.l2.overall_misses::.cpu3.data           471538                       # number of overall misses
system.l2.overall_misses::total               2113671                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6828109875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  66236786980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1566974899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  62450961519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1554226417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  60800650776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1565093400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  59836690970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     260839494836                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6828109875                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  66236786980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1566974899                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  62450961519                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1554226417                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  60800650776                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1565093400                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  59836690970                       # number of overall miss cycles
system.l2.overall_miss_latency::total    260839494836                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          689857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          633436                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          616775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           22959                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          603385                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2723302                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         689857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         633436                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         616775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          22959                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         603385                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2723302                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.689383                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.785041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.690317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.779703                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.686927                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.782522                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.693105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.781488                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.776143                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.689383                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.785041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.690317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.779703                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.686927                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.782522                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.693105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.781488                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.776143                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89677.176226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 122306.029145                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97728.258638                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126446.594638                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97461.993917                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125975.159075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98353.132659                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 126896.858726                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123405.910776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89677.176226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 122306.029145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97728.258638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126446.594638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97461.993917                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125975.159075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98353.132659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 126896.858726                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123405.910776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            6459451                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    395202                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      16.344682                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3929810                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              387844                       # number of writebacks
system.l2.writebacks::total                    387844                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            779                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          66760                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3993                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          57230                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4027                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          56108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3594                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          55606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              248097                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           779                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         66760                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3993                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         57230                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4027                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         56108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3594                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         55606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             248097                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        75362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       474806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       436662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       426532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        12319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       415932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1865574                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        75362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       474806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       436662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       426532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        12319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       415932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4232996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6098570                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6023214891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  56958016726                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1092067415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  54035244270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1076843425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52660945011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1118082916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  51781550628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 224745965282                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6023214891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  56958016726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1092067415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  54035244270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1076843425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52660945011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1118082916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  51781550628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 451894818745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 676640784027                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.682330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.688267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.518405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.689355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.513461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.691552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.536565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.689331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.685041                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.682330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.688267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.518405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.689355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.513461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.691552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.536565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.689331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.239403                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79923.766500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 119960.608598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90695.740802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 123746.156684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90339.213507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 123463.057897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90760.850394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 124495.231499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 120470.142317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79923.766500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 119960.608598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90695.740802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 123746.156684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90339.213507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 123463.057897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90760.850394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 124495.231499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 106755.314379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110950.728454                       # average overall mshr miss latency
system.l2.replacements                        7839967                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       450563                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           450563                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       450566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       450566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1826157                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1826157                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           12                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             12                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1826169                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1826169                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           12                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           12                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4232996                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4232996                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 451894818745                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 451894818745                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 106755.314379                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 106755.314379                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             266                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             226                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             204                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             278                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  974                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           539                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           363                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           379                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           397                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1678                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2156000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       359500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2876500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          805                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          589                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          583                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          675                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2652                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.669565                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.616299                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.650086                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.588148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.632730                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         4000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   411.845730                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   558.047493                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   905.541562                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1714.243147                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          538                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          363                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          378                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          395                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1674                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10859997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      7331999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7673498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7969499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     33834993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.668323                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.616299                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.648370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.585185                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.631222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20185.868030                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20198.344353                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20300.259259                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20175.946835                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20212.062724                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           238                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           198                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           194                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           176                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                806                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1162                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          712                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          662                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          512                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3048                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4340000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3520498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3124499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1767500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12752497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1400                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          910                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          856                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          688                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3854                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.830000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.782418                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.773364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.744186                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.790867                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3734.939759                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4944.519663                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4719.787009                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3452.148438                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4183.890092                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            46                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1151                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          696                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          649                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          506                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3002                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     23534000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14748497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13605000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     10421999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     62309496                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.822143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.764835                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.758178                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.735465                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.778931                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20446.568202                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21190.369253                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20963.020031                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20596.835968                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20755.994670                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             9777                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             4413                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             4315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22727                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          45861                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23019                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          22775                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          23009                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              114664                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4754997868                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2997869778                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2944840105                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2914672685                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13612380436                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137391                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.824275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.839129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.843612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.842080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.834582                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103682.821308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 130234.579174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129301.431614                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 126675.330740                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118715.380904                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        12085                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3261                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         3021                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3209                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            21576                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        33776                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3691825058                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2564503502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2535104818                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2489645879                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11281079257                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.607067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.720254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.731711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.724638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.677541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109303.205175                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 129795.703108                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 128333.745975                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 125739.690859                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121187.255683                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         34307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7268                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              55814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        76141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16034                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15913                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           124035                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6828109875                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1566974899                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1554226417                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1565093400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11514404591                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110448                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        22959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179849                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.689383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.690317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.686927                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.693105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.689662                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89677.176226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97728.258638                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97461.993917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98353.132659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92831.898988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          779                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3993                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4027                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3594                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         12393                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        75362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12041                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        12319                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       111642                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6023214891                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1092067415                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1076843425                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1118082916                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9310208647                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.682330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.518405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.513461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.536565                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.620754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79923.766500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90695.740802                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90339.213507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90760.850394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83393.424043                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       138514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       135131                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       129913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       127532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            531090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       495705                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       470873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       459865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       448529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1874972                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  61481789112                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59453091741                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  57855810671                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  56922018285                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 235712709809                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       634219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       606004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589778                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       576061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2406062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.781599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.777013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.779726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.778614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.779270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 124028.987224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126261.416010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125810.424083                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126908.222846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125715.322580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        54675                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        53969                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        53087                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        52397                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       214128                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       441030                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       416904                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       406778                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       396132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1660844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  53266191668                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  51470740768                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  50125840193                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  49291904749                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 204154677378                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.695391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.687956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.689714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.687656                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.690275                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 120776.799011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 123459.455337                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 123226.526983                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 124433.029265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 122922.247591                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          172                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               192                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          218                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             337                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7398497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       400499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       360999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       434997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8594992                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          390                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           529                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.558974                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.882353                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.871795                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.816327                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.637051                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 33938.059633                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8899.977778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 10617.617647                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 10874.925000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25504.427300                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          124                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          141                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           94                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          196                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1855495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       815496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       598998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       675499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3945488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.241026                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.784314                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.743590                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.673469                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.370510                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19739.308511                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20387.400000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20655.103448                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20469.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20130.040816                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999706                       # Cycle average of tags in use
system.l2.tags.total_refs                     8849941                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7840363                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.128767                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.509991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.302893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.311206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.272086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.205109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.259140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.119353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.326133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.108987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    40.584809                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.273594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.020488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.005096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.634138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47897275                       # Number of tag accesses
system.l2.tags.data_accesses                 47897275                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4823360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      30446528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        770816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      27979328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        763072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      27329536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        788416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      26647424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    261960000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          381508480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4823360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       770816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       763072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       788416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7145664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24822208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24822208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          75365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         475727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         437177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         427024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          12319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         416366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4093125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5961070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       387847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             387847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        101185393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        638713241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         16170329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        586955835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         16007874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        573324371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         16539546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        559014892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5495448303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8003359784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    101185393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     16170329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     16007874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     16539546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        149903142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      520725152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            520725152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      520725152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       101185393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       638713241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        16170329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       586955835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        16007874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       573324371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        16539546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       559014892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5495448303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8524084936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    371978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     75365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    465091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    430158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    420115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     12319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    410134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4086427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000410550750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23141                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23140                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6489564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             351629                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5961070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     387859                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5961070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   387859                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  37494                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15881                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            278409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            302095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            309851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            313360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            384861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            382215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            397325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            392691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            390350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            320546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           339544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           292439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           314573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           381292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           506468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           617557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27357                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      37.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 356674870456                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29617880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            467741920456                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     60212.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78962.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5079428                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  336415                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5961070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               387859                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  101751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  109170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   85537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   76462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   69002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   65360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   64153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   65949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  118894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 639358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2057565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1435902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 309191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 254890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 193928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 120475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  56358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  20620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  12496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  13343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  13648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  13462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       879709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.010001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.037786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.313919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       179539     20.41%     20.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       183429     20.85%     41.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        92694     10.54%     51.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        86615      9.85%     61.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        59002      6.71%     68.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27690      3.15%     71.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18021      2.05%     73.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15815      1.80%     75.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       216904     24.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       879709                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     255.980294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    149.033227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    309.109516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         15126     65.37%     65.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4702     20.32%     85.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         2158      9.33%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          628      2.71%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          238      1.03%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          118      0.51%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           53      0.23%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           33      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           21      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           25      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           15      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23140                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.074543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.068548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.470128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22417     96.87%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              151      0.65%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              331      1.43%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              136      0.59%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.28%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23141                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              379108864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2399616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23806208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               381508480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24822976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7953.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       499.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8003.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    520.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        66.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    62.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   47668468000                       # Total gap between requests
system.mem_ctrls.avgGap                       7508.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4823360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     29765824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       770816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     27530112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       763072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     26887360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       788416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     26248576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    261531328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23806208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 101185392.911284953356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 624433298.938531517982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 16170329.360094420612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 577532093.729616045952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 16007874.207938041538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 564048316.100636601448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 16539545.614995280281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 550647779.954580307007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5486455537.693670272827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 499411304.610847055912                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        75365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       475727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       437177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       427024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        12319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       416366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4093125                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       387859                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2895374352                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  37093062891                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    585395491                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35732739007                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    575102963                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  34779653128                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    600299081                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  34341081229                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 321139212314                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1743426298663                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38418.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     77971.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48604.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     81735.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48234.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     81446.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48729.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     82478.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     78458.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4495000.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3726166080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1980523215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22582170660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          973237680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3763440720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21533314080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        171402720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54730255155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1148.142036                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    263625005                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1591980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45812935495                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2554927620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1357976235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19712161980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          968487480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3763440720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20936017350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        674389440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        49967400825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1048.225943                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1561388256                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1591980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44515172244                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1634                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          818                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8353154.034230                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10870651.765526                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          818    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     62149000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            818                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    40835660500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6832880000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3589810                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3589810                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3589810                       # number of overall hits
system.cpu1.icache.overall_hits::total        3589810                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24868                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24868                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24868                       # number of overall misses
system.cpu1.icache.overall_misses::total        24868                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1838061999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1838061999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1838061999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1838061999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3614678                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3614678                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3614678                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3614678                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006880                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006880                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006880                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006880                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73912.739223                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73912.739223                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73912.739223                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73912.739223                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2302                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           60                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    45.137255                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           60                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23227                       # number of writebacks
system.cpu1.icache.writebacks::total            23227                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1641                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1641                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1641                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1641                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23227                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23227                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23227                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23227                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1694533999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1694533999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1694533999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1694533999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006426                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006426                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006426                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006426                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72955.353640                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72955.353640                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72955.353640                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72955.353640                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23227                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3589810                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3589810                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24868                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24868                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1838061999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1838061999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3614678                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3614678                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006880                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006880                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73912.739223                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73912.739223                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1641                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1641                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23227                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23227                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1694533999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1694533999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006426                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006426                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72955.353640                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72955.353640                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3692871                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23259                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           158.771701                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7252583                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7252583                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8653272                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8653272                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8653272                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8653272                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3027145                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3027145                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3027145                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3027145                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 289410601604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 289410601604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 289410601604                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 289410601604                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11680417                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11680417                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11680417                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11680417                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.259164                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.259164                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.259164                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.259164                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95605.133419                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95605.133419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95605.133419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95605.133419                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6054591                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       305688                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            96425                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3144                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.790677                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    97.229008                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       633118                       # number of writebacks
system.cpu1.dcache.writebacks::total           633118                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2381462                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2381462                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2381462                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2381462                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       645683                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       645683                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       645683                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       645683                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  66337055409                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  66337055409                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  66337055409                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  66337055409                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055279                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055279                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055279                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055279                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102739.355704                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102739.355704                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102739.355704                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102739.355704                       # average overall mshr miss latency
system.cpu1.dcache.replacements                633117                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8121703                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8121703                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2839426                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2839426                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 271909286000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 271909286000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10961129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10961129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.259045                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.259045                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 95762.061064                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95762.061064                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2223099                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2223099                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       616327                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       616327                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  63200036500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  63200036500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056228                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056228                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102543.027484                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102543.027484                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       531569                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        531569                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       187719                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       187719                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  17501315604                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  17501315604                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       719288                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719288                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.260979                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.260979                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 93231.455548                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93231.455548                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       158363                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       158363                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29356                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29356                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3137018909                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3137018909                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106861.251839                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106861.251839                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30616                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30616                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1644                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1644                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43366500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43366500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.050961                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.050961                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26378.649635                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26378.649635                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          431                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          431                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1213                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1213                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     18145500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18145500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037601                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037601                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14959.192086                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14959.192086                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24845                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24845                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6010                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6010                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     46464000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     46464000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30855                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30855                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.194782                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.194782                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7731.114809                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7731.114809                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5825                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5825                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     40767000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     40767000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.188786                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.188786                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6998.626609                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6998.626609                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2941000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2941000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2813000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2813000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1062                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1062                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2926                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2926                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     57492500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     57492500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3988                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3988                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.733701                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.733701                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19648.838004                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19648.838004                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2925                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2925                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     54544000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     54544000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.733450                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.733450                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18647.521368                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18647.521368                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.150174                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9369986                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           646713                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.488631                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.150174                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.973443                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.973443                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24141722                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24141722                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  47668540500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2630339                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           13                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       838410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2274515                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7452126                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6839423                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14323                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22754                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37077                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          491                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          491                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144692                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179849                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2450502                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          529                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       331346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2099831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1923829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1873157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1832198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8268564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14137472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88496128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2973056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     81059520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2971520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     78929664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2938752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77190784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348696896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14762201                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28165184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17621883                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.208427                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.550919                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14791851     83.94%     83.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2302079     13.06%     97.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 275863      1.57%     98.57% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 189285      1.07%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  62805      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17621883                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5692704803                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         953169677                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          36829331                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         932363593                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36228774                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1064538378                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165880030                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         978856007                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36827808                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
